
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10344 
WARNING: [Synth 8-2507] parameter declaration becomes local in master_axi with formal parameter declaration list [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/uart/master_axi.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port RESETn is not allowed [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/top.v:62]
WARNING: [Synth 8-976] RESETn has already been declared [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/top.v:62]
WARNING: [Synth 8-2654] second declaration of RESETn ignored [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/top.v:62]
INFO: [Synth 8-994] RESETn is declared here [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/top.v:5]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 517.531 ; gain = 117.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider_2' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/dividers/divider_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'divider_2' (1#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/dividers/divider_2.v:4]
INFO: [Synth 8-6157] synthesizing module 'divider_4' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/dividers/divider_4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'divider_4' (2#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/dividers/divider_4.v:3]
INFO: [Synth 8-6157] synthesizing module 'debounce_inputs' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/debounce/debounce_inputs.v:3]
	Parameter NR bound to: 1 - type: integer 
	Parameter NUM bound to: 100000 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/debounce/debouncer.v:4]
	Parameter num bound to: 100000 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/debounce/debouncer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'debounce_inputs' (4#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/debounce/debounce_inputs.v:3]
INFO: [Synth 8-6157] synthesizing module 'debounce_inputs__parameterized0' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/debounce/debounce_inputs.v:3]
	Parameter NR bound to: 3 - type: integer 
	Parameter NUM bound to: 100000 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce_inputs__parameterized0' (4#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/debounce/debounce_inputs.v:3]
INFO: [Synth 8-6157] synthesizing module 'game_master' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/state_machine.v:156]
	Parameter round1 bound to: 3'b000 
	Parameter wait1 bound to: 3'b001 
	Parameter round2 bound to: 3'b010 
	Parameter wait2 bound to: 3'b011 
	Parameter round3 bound to: 3'b100 
	Parameter results bound to: 3'b101 
	Parameter rock bound to: 2'b10 
	Parameter paper bound to: 2'b01 
	Parameter scissors bound to: 2'b00 
	Parameter player bound to: 2'b01 
	Parameter computer bound to: 2'b10 
	Parameter neither bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'lfsr0' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/state_machine.v:124]
	Parameter seed bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfsr0' (5#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/state_machine.v:124]
INFO: [Synth 8-6157] synthesizing module 'prediction_state_machine' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/state_machine.v:1]
	Parameter strong_np bound to: 2'b00 
	Parameter weak_np bound to: 2'b01 
	Parameter weak_p bound to: 2'b10 
	Parameter strong_p bound to: 2'b11 
	Parameter win bound to: 1'b1 
	Parameter loss bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prediction_state_machine' (6#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/state_machine.v:1]
INFO: [Synth 8-6157] synthesizing module 'generate_prediction' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/state_machine.v:33]
	Parameter rock bound to: 2'b10 
	Parameter paper bound to: 2'b01 
	Parameter scissors bound to: 2'b00 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/state_machine.v:42]
INFO: [Synth 8-6155] done synthesizing module 'generate_prediction' (7#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/state_machine.v:33]
INFO: [Synth 8-6155] done synthesizing module 'game_master' (8#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/state_machine.v:156]
WARNING: [Synth 8-689] width (4) of port connection 'player_gesture' does not match port width (2) of module 'game_master' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/top.v:103]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (9#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (10#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ctrl' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hdmi/hdmi_ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'hdmi_out' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hdmi/hdmi_out.v:3]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hdmi/tmds_encoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (11#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hdmi/tmds_encoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_out' (12#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hdmi/hdmi_out.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ctrl' (13#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hdmi/hdmi_ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_ctrl' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/uart/uart_ctrl.v:3]
	Parameter INACTIVE bound to: 0 - type: integer 
	Parameter SET_CTRL bound to: 2 - type: integer 
	Parameter IDLE bound to: 3 - type: integer 
	Parameter GET_STATUS bound to: 4 - type: integer 
	Parameter GET_COMMAND bound to: 5 - type: integer 
	Parameter WAIT bound to: 7 - type: integer 
	Parameter TRANS_DATA bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_uartlite_0' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/axi_uartlite_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_uartlite_0' (14#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/axi_uartlite_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'master_axi' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/uart/master_axi.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/uart/master_axi.v:246]
INFO: [Synth 8-6155] done synthesizing module 'master_axi' (15#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/uart/master_axi.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/uart/uart_ctrl.v:155]
INFO: [Synth 8-6155] done synthesizing module 'uart_ctrl' (16#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/uart/uart_ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_ctrl' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/sccb/sccb_ctrl.v:3]
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_REG bound to: 1 - type: integer 
	Parameter VERIFY bound to: 2 - type: integer 
	Parameter DONE bound to: 3 - type: integer 
	Parameter READ_REG bound to: 4 - type: integer 
	Parameter WRITE_REG bound to: 5 - type: integer 
	Parameter WAIT bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sccb_write' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/sccb/sccb_write.v:3]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter WORK_FREQ bound to: 100000 - type: integer 
	Parameter CAM_ADDR bound to: 8'b01000010 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WAIT bound to: 1 - type: integer 
	Parameter SEND_START_SIG bound to: 2 - type: integer 
	Parameter SEND_BIT bound to: 4 - type: integer 
	Parameter SEND_END_SIG bound to: 8 - type: integer 
	Parameter DONE bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sccb_write' (17#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/sccb/sccb_write.v:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_read' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/sccb/sccb_read.v:3]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter WORK_FREQ bound to: 100000 - type: integer 
	Parameter CAM_ADDR bound to: 8'b01000010 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WAIT bound to: 1 - type: integer 
	Parameter SEND_START_SIG bound to: 2 - type: integer 
	Parameter SEND_BIT bound to: 4 - type: integer 
	Parameter SEND_END_SIG bound to: 8 - type: integer 
	Parameter DONE bound to: 12 - type: integer 
	Parameter RECEIVE_BIT bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sccb_read' (18#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/sccb/sccb_read.v:3]
INFO: [Synth 8-6157] synthesizing module 'ov7670_init_regs' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/video_stream/ov7670_init_regs.v:3]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001001001 is unreachable [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/video_stream/ov7670_init_regs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_init_regs' (19#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/video_stream/ov7670_init_regs.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/sccb/sccb_ctrl.v:137]
INFO: [Synth 8-6155] done synthesizing module 'sccb_ctrl' (20#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/sccb/sccb_ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'processing' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/video_stream/processing.v:3]
INFO: [Synth 8-6157] synthesizing module 'axi2bram' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/video_stream/axi2bram.v:3]
WARNING: [Synth 8-6014] Unused sequential element data1_reg was removed.  [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/video_stream/axi2bram.v:54]
WARNING: [Synth 8-6014] Unused sequential element data2_reg was removed.  [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/video_stream/axi2bram.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axi2bram' (21#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/video_stream/axi2bram.v:3]
INFO: [Synth 8-6157] synthesizing module 'img_filter' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:12]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state24 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state25 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state26 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state27 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state33 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:63]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:291]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:410]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'img_filter_lineBubkb' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_lineBubkb.v:58]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'img_filter_lineBubkb_ram' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_lineBubkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_lineBubkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_lineBubkb_ram' (22#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_lineBubkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_lineBubkb' (23#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_lineBubkb.v:58]
INFO: [Synth 8-6157] synthesizing module 'img_filter_lineBucud' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_lineBucud.v:58]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'img_filter_lineBucud_ram' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_lineBucud.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_lineBucud.v:25]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_lineBucud_ram' (24#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_lineBucud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_lineBucud' (25#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_lineBucud.v:58]
INFO: [Synth 8-6157] synthesizing module 'img_filter_mux_83eOg' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mux_83eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'img_filter_mux_83eOg' (26#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mux_83eOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'img_filter_mul_66fYi' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_66fYi.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 66 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'img_filter_mul_66fYi_MulnS_0' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_66fYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_mul_66fYi_MulnS_0' (27#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_66fYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_mul_66fYi' (28#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_66fYi.v:39]
INFO: [Synth 8-6157] synthesizing module 'img_filter_mul_42g8j' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_42g8j.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 42 - type: integer 
	Parameter din1_WIDTH bound to: 40 - type: integer 
	Parameter dout_WIDTH bound to: 81 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'img_filter_mul_42g8j_MulnS_1' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_42g8j.v:11]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_mul_42g8j_MulnS_1' (29#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_42g8j.v:11]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_mul_42g8j' (30#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_42g8j.v:29]
INFO: [Synth 8-6157] synthesizing module 'img_filter_am_addhbi' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_am_addhbi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'img_filter_am_addhbi_DSP48_0' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_am_addhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_am_addhbi_DSP48_0' (31#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_am_addhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_am_addhbi' (32#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_am_addhbi.v:34]
INFO: [Synth 8-6157] synthesizing module 'img_filter_mac_muibs' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mac_muibs.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'img_filter_mac_muibs_DSP48_1' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mac_muibs.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'img_filter_mac_muibs_DSP48_1' (33#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mac_muibs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_mac_muibs' (34#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mac_muibs.v:34]
INFO: [Synth 8-6157] synthesizing module 'img_filter_mac_mujbC' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mac_mujbC.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'img_filter_mac_mujbC_DSP48_2' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mac_mujbC.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'img_filter_mac_mujbC_DSP48_2' (35#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mac_mujbC.v:10]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_mac_mujbC' (36#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mac_mujbC.v:34]
INFO: [Synth 8-6157] synthesizing module 'img_filter_mac_mukbM' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mac_mukbM.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'img_filter_mac_mukbM_DSP48_3' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mac_mukbM.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'img_filter_mac_mukbM_DSP48_3' (37#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mac_mukbM.v:10]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_mac_mukbM' (38#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mac_mukbM.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:2246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:2252]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:2318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:2320]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:2324]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:2340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:2342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:2410]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:2416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:2432]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:2436]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:2488]
INFO: [Synth 8-6155] done synthesizing module 'img_filter' (39#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:12]
INFO: [Synth 8-6157] synthesizing module 'frame_read' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/video_stream/frame_read.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SENDING bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (40#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ov7670_read' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/sccb/ov7670_read.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READING bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/sccb/ov7670_read.v:71]
WARNING: [Synth 8-6014] Unused sequential element done_delay_reg was removed.  [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/sccb/ov7670_read.v:110]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_read' (41#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/sccb/ov7670_read.v:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_read' (42#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/video_stream/frame_read.v:3]
INFO: [Synth 8-6155] done synthesizing module 'processing' (43#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/video_stream/processing.v:3]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram' (44#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cmos_capture_data' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/cmos_capture_data.v:23]
	Parameter WAIT_FRAME bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'cmos_capture_data' (45#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/cmos_capture_data.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2bin_process' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/rgb2bin_process.v:21]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/rgb2ycbcr.v:2]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (46#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/rgb2ycbcr.v:2]
INFO: [Synth 8-6157] synthesizing module 'imopen' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/imopen.v:1]
INFO: [Synth 8-6157] synthesizing module 'erosion_detector' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/erosion_detector.v:2]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6157] synthesizing module 'Matrix_Generate_3x3_1Bit' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/Matrix_Generate_3x3_1Bit.v:2]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6157] synthesizing module 'shift_register_2taps_1Bit' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/shift_register_2taps_1Bit.v:4]
INFO: [Synth 8-6157] synthesizing module 'shift_reg_ram_1Bit' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/shift_reg_ram_1Bit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'shift_reg_ram_1Bit' (47#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/shift_reg_ram_1Bit_stub.v:6]
WARNING: [Synth 8-3848] Net shiftout in module/entity shift_register_2taps_1Bit does not have driver. [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/shift_register_2taps_1Bit.v:9]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_2taps_1Bit' (48#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/shift_register_2taps_1Bit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Generate_3x3_1Bit' (49#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/Matrix_Generate_3x3_1Bit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'erosion_detector' (50#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/erosion_detector.v:2]
INFO: [Synth 8-6157] synthesizing module 'dilation_detector' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/dilation_detector.v:2]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6155] done synthesizing module 'dilation_detector' (51#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/dilation_detector.v:2]
INFO: [Synth 8-6155] done synthesizing module 'imopen' (52#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/imopen.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'per_img_Bit' does not match port width (1) of module 'imopen' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/rgb2bin_process.v:78]
INFO: [Synth 8-6155] done synthesizing module 'rgb2bin_process' (53#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/rgb2bin_process.v:21]
INFO: [Synth 8-6157] synthesizing module 'key_debounce' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/key_debounce.v:2]
	Parameter CNT_MAX bound to: 20'b11110100001000111111 
INFO: [Synth 8-6155] done synthesizing module 'key_debounce' (54#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/key_debounce.v:2]
INFO: [Synth 8-6157] synthesizing module 'Mini_LeNet' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/Mini_LeNet.v:21]
INFO: [Synth 8-6157] synthesizing module 'ram_data_in' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/ram_data_in_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_data_in' (55#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/ram_data_in_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv1' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:22]
	Parameter INPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 24 - type: integer 
	Parameter DISP_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'linebuffer' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/linebuffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'linebuffer' (56#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/linebuffer_stub.v:6]
WARNING: [Synth 8-5856] 3D RAM window_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM window_mul_result_1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM window_mul_result_2_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM window_mul_result_3_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'conv1' (57#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:22]
INFO: [Synth 8-6157] synthesizing module 'maxpool' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/maxpool.v:21]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter DISP_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maxpool_linebuffer' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/maxpool_linebuffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'maxpool_linebuffer' (58#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/maxpool_linebuffer_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'doutb' does not match port width (32) of module 'maxpool_linebuffer' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/maxpool.v:122]
WARNING: [Synth 8-689] width (24) of port connection 'doutb' does not match port width (32) of module 'maxpool_linebuffer' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/maxpool.v:122]
WARNING: [Synth 8-689] width (24) of port connection 'doutb' does not match port width (32) of module 'maxpool_linebuffer' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/maxpool.v:122]
INFO: [Synth 8-6155] done synthesizing module 'maxpool' (59#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/maxpool.v:21]
INFO: [Synth 8-6157] synthesizing module 'conv2' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2.v:26]
	Parameter INPUT_DATA_WIDTH bound to: 24 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_data_buffer' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/fifo_data_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_data_buffer' (60#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/fifo_data_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv2_single' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:22]
	Parameter INPUT_DATA_WIDTH bound to: 24 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DISP_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2_linebuffer' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/conv2_linebuffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv2_linebuffer' (61#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/conv2_linebuffer_stub.v:6]
WARNING: [Synth 8-5856] 3D RAM window_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM c2_w_1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM c2_w_2_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM c2_w_3_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM window_mul_result_1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM window_mul_result_2_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM window_mul_result_3_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'conv2_single' (62#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:22]
INFO: [Synth 8-6157] synthesizing module 'fifo_conv2_result' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/fifo_conv2_result_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_conv2_result' (63#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/fifo_conv2_result_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv2' (64#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2.v:26]
INFO: [Synth 8-6157] synthesizing module 'maxpool__parameterized0' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/maxpool.v:21]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DISP_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'maxpool__parameterized0' (64#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/maxpool.v:21]
INFO: [Synth 8-6157] synthesizing module 'reshape' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/reshape.v:22]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_reshape' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/fifo_reshape_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_reshape' (65#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/fifo_reshape_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reshape' (66#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/reshape.v:22]
INFO: [Synth 8-6157] synthesizing module 'linear' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/linear.v:22]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'weights' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/weights_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'weights' (67#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/.Xil/Vivado-29824-pc/realtime/weights_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'linear' (68#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/linear.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (16) of module 'linear' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/Mini_LeNet.v:243]
WARNING: [Synth 8-689] width (320) of port connection 'data_out' does not match port width (96) of module 'linear' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/Mini_LeNet.v:246]
INFO: [Synth 8-6157] synthesizing module 'predict_index' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/predict_index.v:22]
INFO: [Synth 8-6155] done synthesizing module 'predict_index' (69#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/predict_index.v:22]
WARNING: [Synth 8-689] width (320) of port connection 'data_in' does not match port width (96) of module 'predict_index' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/Mini_LeNet.v:265]
WARNING: [Synth 8-6014] Unused sequential element busy_cnt_reg was removed.  [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/Mini_LeNet.v:87]
INFO: [Synth 8-6155] done synthesizing module 'Mini_LeNet' (70#1) [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/Mini_LeNet.v:21]
WARNING: [Synth 8-3848] Net clk in module/entity top does not have driver. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/top.v:103]
WARNING: [Synth 8-3848] Net key_in1 in module/entity top does not have driver. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/top.v:65]
WARNING: [Synth 8-3848] Net key_in2 in module/entity top does not have driver. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/top.v:66]
INFO: [Synth 8-6155] done synthesizing module 'top' (71#1) [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/top.v:3]
WARNING: [Synth 8-3917] design top has port OV7670_PWDN driven by constant 0
WARNING: [Synth 8-3331] design shift_register_2taps_1Bit has unconnected port shiftout
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port lcd_clk
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[7]
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[6]
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[5]
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[4]
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[3]
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[2]
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[1]
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[0]
WARNING: [Synth 8-3331] design ov7670_read has unconnected port block
WARNING: [Synth 8-3331] design img_filter_mul_42g8j has unconnected port reset
WARNING: [Synth 8-3331] design img_filter_mul_66fYi has unconnected port reset
WARNING: [Synth 8-3331] design img_filter_lineBucud has unconnected port reset
WARNING: [Synth 8-3331] design img_filter_lineBubkb has unconnected port reset
WARNING: [Synth 8-3331] design img_filter has unconnected port inStream_TLAST[0]
WARNING: [Synth 8-3331] design axi2bram has unconnected port TLAST
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[31]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[30]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[29]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[28]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[27]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[26]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[25]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[24]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[23]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[22]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[21]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[20]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[19]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[18]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[17]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[16]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[15]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[14]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[13]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[12]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[11]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[10]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[9]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[8]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[7]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[6]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[5]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[4]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[3]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[2]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[1]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RDATA[0]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design master_axi has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design hdmi_ctrl has unconnected port data[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 593.434 ; gain = 193.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin game:clk to constant 0 [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/top.v:103]
WARNING: [Synth 8-3295] tying undriven pin key_debounce:key_in1 to constant 0 [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/top.v:289]
WARNING: [Synth 8-3295] tying undriven pin key_debounce:key_in2 to constant 0 [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/top.v:289]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 593.434 ; gain = 193.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 593.434 ; gain = 193.711
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/ip/ram/ram/ram_in_context.xdc] for cell 'buffer_r'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/ip/ram/ram/ram_in_context.xdc] for cell 'buffer_r'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/ip/ram/ram/ram_in_context.xdc] for cell 'buffer_g'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/ip/ram/ram/ram_in_context.xdc] for cell 'buffer_g'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/ip/ram/ram/ram_in_context.xdc] for cell 'buffer_b'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/ip/ram/ram/ram_in_context.xdc] for cell 'buffer_b'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'mult_clk'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'mult_clk'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/ip/axi_uartlite_0_1/axi_uartlite_0/axi_uartlite_0_in_context.xdc] for cell 'uart/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/ip/axi_uartlite_0_1/axi_uartlite_0/axi_uartlite_0_in_context.xdc] for cell 'uart/axi_uartlite_0'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/ip/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'process/frame_read/frame_buff'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/ip/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'process/frame_read/frame_buff'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/shift_reg_ram_1Bit/shift_reg_ram_1Bit/shift_reg_ram_1Bit_in_context.xdc] for cell 'rgb2bin_process_inst0/imopen_inst0/erosion_detector_inst0/Matrix_Generate_3x3_1Bit_inst/u_shift_register_2taps_1Bit/shift_reg_ram_1Bit_inst1'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/shift_reg_ram_1Bit/shift_reg_ram_1Bit/shift_reg_ram_1Bit_in_context.xdc] for cell 'rgb2bin_process_inst0/imopen_inst0/erosion_detector_inst0/Matrix_Generate_3x3_1Bit_inst/u_shift_register_2taps_1Bit/shift_reg_ram_1Bit_inst1'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/shift_reg_ram_1Bit/shift_reg_ram_1Bit/shift_reg_ram_1Bit_in_context.xdc] for cell 'rgb2bin_process_inst0/imopen_inst0/erosion_detector_inst0/Matrix_Generate_3x3_1Bit_inst/u_shift_register_2taps_1Bit/shift_reg_ram_1Bit_inst2'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/shift_reg_ram_1Bit/shift_reg_ram_1Bit/shift_reg_ram_1Bit_in_context.xdc] for cell 'rgb2bin_process_inst0/imopen_inst0/erosion_detector_inst0/Matrix_Generate_3x3_1Bit_inst/u_shift_register_2taps_1Bit/shift_reg_ram_1Bit_inst2'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/shift_reg_ram_1Bit/shift_reg_ram_1Bit/shift_reg_ram_1Bit_in_context.xdc] for cell 'rgb2bin_process_inst0/imopen_inst0/dilation_detector_inst0/Matrix_Generate_3X3_1Bit_inst/u_shift_register_2taps_1Bit/shift_reg_ram_1Bit_inst1'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/shift_reg_ram_1Bit/shift_reg_ram_1Bit/shift_reg_ram_1Bit_in_context.xdc] for cell 'rgb2bin_process_inst0/imopen_inst0/dilation_detector_inst0/Matrix_Generate_3X3_1Bit_inst/u_shift_register_2taps_1Bit/shift_reg_ram_1Bit_inst1'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/shift_reg_ram_1Bit/shift_reg_ram_1Bit/shift_reg_ram_1Bit_in_context.xdc] for cell 'rgb2bin_process_inst0/imopen_inst0/dilation_detector_inst0/Matrix_Generate_3X3_1Bit_inst/u_shift_register_2taps_1Bit/shift_reg_ram_1Bit_inst2'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/shift_reg_ram_1Bit/shift_reg_ram_1Bit/shift_reg_ram_1Bit_in_context.xdc] for cell 'rgb2bin_process_inst0/imopen_inst0/dilation_detector_inst0/Matrix_Generate_3X3_1Bit_inst/u_shift_register_2taps_1Bit/shift_reg_ram_1Bit_inst2'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/ram_data_in/ram_data_in/ram_data_in_in_context.xdc] for cell 'Mini_LeNet_inst0/ram_data_in_inst0'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/ram_data_in/ram_data_in/ram_data_in_in_context.xdc] for cell 'Mini_LeNet_inst0/ram_data_in_inst0'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/linebuffer/linebuffer/linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/conv1/linebuffer_gaussian_layer2_inst0'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/linebuffer/linebuffer/linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/conv1/linebuffer_gaussian_layer2_inst0'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/linebuffer/linebuffer/linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/conv1/linebuffer_gaussian_layer2_inst1'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/linebuffer/linebuffer/linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/conv1/linebuffer_gaussian_layer2_inst1'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/maxpool_linebuffer/maxpool_linebuffer/maxpool_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/maxpool1/genblk2[0].maxpool_linebuffer_inst0'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/maxpool_linebuffer/maxpool_linebuffer/maxpool_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/maxpool1/genblk2[0].maxpool_linebuffer_inst0'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/maxpool_linebuffer/maxpool_linebuffer/maxpool_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/maxpool1/genblk2[1].maxpool_linebuffer_inst0'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/maxpool_linebuffer/maxpool_linebuffer/maxpool_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/maxpool1/genblk2[1].maxpool_linebuffer_inst0'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/maxpool_linebuffer/maxpool_linebuffer/maxpool_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/maxpool1/genblk2[2].maxpool_linebuffer_inst0'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/maxpool_linebuffer/maxpool_linebuffer/maxpool_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/maxpool1/genblk2[2].maxpool_linebuffer_inst0'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/maxpool_linebuffer/maxpool_linebuffer/maxpool_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/maxpool2/genblk2[0].maxpool_linebuffer_inst0'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/maxpool_linebuffer/maxpool_linebuffer/maxpool_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/maxpool2/genblk2[0].maxpool_linebuffer_inst0'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/maxpool_linebuffer/maxpool_linebuffer/maxpool_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/maxpool2/genblk2[1].maxpool_linebuffer_inst0'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/maxpool_linebuffer/maxpool_linebuffer/maxpool_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/maxpool2/genblk2[1].maxpool_linebuffer_inst0'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/maxpool_linebuffer/maxpool_linebuffer/maxpool_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/maxpool2/genblk2[2].maxpool_linebuffer_inst0'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/maxpool_linebuffer/maxpool_linebuffer/maxpool_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/maxpool2/genblk2[2].maxpool_linebuffer_inst0'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/fifo_data_buffer/fifo_data_buffer/fifo_data_buffer_in_context.xdc] for cell 'Mini_LeNet_inst0/conv2/fifo_data_buffer_inst0'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/fifo_data_buffer/fifo_data_buffer/fifo_data_buffer_in_context.xdc] for cell 'Mini_LeNet_inst0/conv2/fifo_data_buffer_inst0'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/fifo_data_buffer/fifo_data_buffer/fifo_data_buffer_in_context.xdc] for cell 'Mini_LeNet_inst0/conv2/fifo_data_buffer_inst1'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/fifo_data_buffer/fifo_data_buffer/fifo_data_buffer_in_context.xdc] for cell 'Mini_LeNet_inst0/conv2/fifo_data_buffer_inst1'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/fifo_data_buffer/fifo_data_buffer/fifo_data_buffer_in_context.xdc] for cell 'Mini_LeNet_inst0/conv2/fifo_data_buffer_inst2'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/fifo_data_buffer/fifo_data_buffer/fifo_data_buffer_in_context.xdc] for cell 'Mini_LeNet_inst0/conv2/fifo_data_buffer_inst2'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/fifo_conv2_result/fifo_conv2_result/fifo_conv2_result_in_context.xdc] for cell 'Mini_LeNet_inst0/conv2/fifo_conv2_result_inst0'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/fifo_conv2_result/fifo_conv2_result/fifo_conv2_result_in_context.xdc] for cell 'Mini_LeNet_inst0/conv2/fifo_conv2_result_inst0'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/fifo_conv2_result/fifo_conv2_result/fifo_conv2_result_in_context.xdc] for cell 'Mini_LeNet_inst0/conv2/fifo_conv2_result_inst1'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/fifo_conv2_result/fifo_conv2_result/fifo_conv2_result_in_context.xdc] for cell 'Mini_LeNet_inst0/conv2/fifo_conv2_result_inst1'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/conv2_linebuffer/conv2_linebuffer/conv2_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/conv2/conv2_single_inst0/conv2_linebuffer_inst0'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/conv2_linebuffer/conv2_linebuffer/conv2_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/conv2/conv2_single_inst0/conv2_linebuffer_inst0'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/conv2_linebuffer/conv2_linebuffer/conv2_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/conv2/conv2_single_inst0/conv2_linebuffer_inst1'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/conv2_linebuffer/conv2_linebuffer/conv2_linebuffer_in_context.xdc] for cell 'Mini_LeNet_inst0/conv2/conv2_single_inst0/conv2_linebuffer_inst1'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/fifo_reshape/fifo_reshape/fifo_reshape_in_context.xdc] for cell 'Mini_LeNet_inst0/reshape/fifo_reshape_inst0'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/fifo_reshape/fifo_reshape/fifo_reshape_in_context.xdc] for cell 'Mini_LeNet_inst0/reshape/fifo_reshape_inst0'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/fifo_reshape/fifo_reshape/fifo_reshape_in_context.xdc] for cell 'Mini_LeNet_inst0/reshape/fifo_reshape_inst1'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/fifo_reshape/fifo_reshape/fifo_reshape_in_context.xdc] for cell 'Mini_LeNet_inst0/reshape/fifo_reshape_inst1'
Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/weights/weights/weights_in_context.xdc] for cell 'Mini_LeNet_inst0/linear/weights_inst0'
Finished Parsing XDC File [c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.srcs/sources_1/ip/weights/weights/weights_in_context.xdc] for cell 'Mini_LeNet_inst0/linear/weights_inst0'
Parsing XDC File [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/constraints/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'OV7670_PCLK_IBUF'. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/constraints/constraints.xdc:94]
WARNING: [Constraints 18-619] A clock with name 'CLK' already exists, overwriting the previous clock with the same name. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/constraints/constraints.xdc:103]
Finished Parsing XDC File [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/constraints/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/constraints/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/constraints/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1000.289 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1000.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1000.359 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1000.359 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_g' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_r' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1000.359 ; gain = 600.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1000.359 ; gain = 600.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for buffer_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_g. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_r. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mult_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for process/frame_read/frame_buff. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2bin_process_inst0/imopen_inst0/erosion_detector_inst0/Matrix_Generate_3x3_1Bit_inst/u_shift_register_2taps_1Bit/shift_reg_ram_1Bit_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2bin_process_inst0/imopen_inst0/dilation_detector_inst0/Matrix_Generate_3X3_1Bit_inst/u_shift_register_2taps_1Bit/shift_reg_ram_1Bit_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2bin_process_inst0/imopen_inst0/erosion_detector_inst0/Matrix_Generate_3x3_1Bit_inst/u_shift_register_2taps_1Bit/shift_reg_ram_1Bit_inst2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2bin_process_inst0/imopen_inst0/dilation_detector_inst0/Matrix_Generate_3X3_1Bit_inst/u_shift_register_2taps_1Bit/shift_reg_ram_1Bit_inst2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/ram_data_in_inst0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/conv1/linebuffer_gaussian_layer2_inst0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/conv1/linebuffer_gaussian_layer2_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/maxpool1/\genblk2[0].maxpool_linebuffer_inst0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/maxpool2/\genblk2[0].maxpool_linebuffer_inst0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/maxpool1/\genblk2[1].maxpool_linebuffer_inst0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/maxpool2/\genblk2[1].maxpool_linebuffer_inst0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/maxpool1/\genblk2[2].maxpool_linebuffer_inst0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/maxpool2/\genblk2[2].maxpool_linebuffer_inst0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/conv2/fifo_data_buffer_inst0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/conv2/fifo_data_buffer_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/conv2/fifo_data_buffer_inst2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/conv2/fifo_conv2_result_inst0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/conv2/fifo_conv2_result_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/conv2/conv2_single_inst0/conv2_linebuffer_inst0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/conv2/conv2_single_inst0/conv2_linebuffer_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/reshape/fifo_reshape_inst0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/reshape/fifo_reshape_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_LeNet_inst0/linear/weights_inst0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1000.359 ; gain = 600.637
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'prediction_state_machine'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'game_master'
INFO: [Synth 8-5544] ROM "outcome" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outcome" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outcome" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outcome2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outcome2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outcome2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "player_score_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hdmi/tmds_encoder.v:43]
INFO: [Synth 8-5546] ROM "row_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'master_axi'
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'exec_state_reg' in module 'uart_ctrl'
INFO: [Synth 8-5546] ROM "r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'byte_cnt_reg' in module 'sccb_write'
INFO: [Synth 8-5544] ROM "siod_oe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cnt_fin" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "addr_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'byte_cnt_reg' in module 'sccb_read'
INFO: [Synth 8-5546] ROM "next_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "update_ret_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cnt_fin" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "update_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "update_siod" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "next_sioc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "update_sioc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "update_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "byte" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update_byte" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_return_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cnt_fin" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:2432]
WARNING: [Synth 8-3936] Found unconnected internal register 'neg_ti_reg_1767_reg' and it is trimmed from '21' to '13' bits. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:1297]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_reg_1582_reg' and it is trimmed from '32' to '10' bits. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:1393]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_52_0_1_reg_1619_reg' and it is trimmed from '32' to '10' bits. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:1458]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixConvolved_3_reg_1593_reg' and it is trimmed from '32' to '10' bits. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:1353]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_52_0_2_reg_1598_reg' and it is trimmed from '32' to '10' bits. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:1394]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_8_reg_1539_reg' and it is trimmed from '32' to '10' bits. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:1278]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_1227_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_9_fu_606_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:2276]
INFO: [Synth 8-5546] ROM "exitcond2_fu_1227_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_9_fu_606_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_data_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_data_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_last_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_last_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_data_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_data_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_last_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_last_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'exec_state_reg' in module 'ov7670_read'
INFO: [Synth 8-5544] ROM "write" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/key_debounce.v:56]
INFO: [Synth 8-5546] ROM "key_flag1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_flag2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_in_1_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_in_1_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "conv2_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_2_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_2_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_3_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_3_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "net_busy" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               strong_np |                               00 |                               00
                 weak_np |                               01 |                               01
                  weak_p |                               10 |                               10
                strong_p |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'prediction_state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  round1 |                           000001 |                              000
                   wait1 |                           000010 |                              001
                  round2 |                           000100 |                              010
                   wait2 |                           001000 |                              011
                  round3 |                           010000 |                              100
                 results |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'game_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'master_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                INACTIVE |                              000 |                             0000
                SET_CTRL |                              001 |                             0010
                    IDLE |                              010 |                             0011
              GET_STATUS |                              011 |                             0100
                  iSTATE |                              100 |                             0110
                    WAIT |                              101 |                             0111
              TRANS_DATA |                              110 |                             1000
             GET_COMMAND |                              111 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'exec_state_reg' using encoding 'sequential' in module 'uart_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'byte_cnt_reg' using encoding 'sequential' in module 'sccb_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                               00
                 iSTATE1 |                             0010 |                               01
                 iSTATE2 |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'byte_cnt_reg' using encoding 'one-hot' in module 'sccb_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                 READING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'exec_state_reg' using encoding 'sequential' in module 'ov7670_read'
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_1_reg[1][1]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:162]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_1_reg[1][2]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:162]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_1_reg[1][0]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:162]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_1_reg[2][1]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:162]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_1_reg[2][2]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:162]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_1_reg[2][0]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:162]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_1_reg[0][1]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:162]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_1_reg[0][2]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:162]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_1_reg[0][0]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:162]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_2_reg[1][1]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_2_reg[1][2]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_2_reg[1][0]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_2_reg[2][1]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_2_reg[2][2]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_2_reg[2][0]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_2_reg[0][1]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_2_reg[0][2]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_2_reg[0][0]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_3_reg[1][1]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_3_reg[1][2]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_3_reg[1][0]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_3_reg[2][1]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_3_reg[2][2]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_3_reg[2][0]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_3_reg[0][1]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_3_reg[0][2]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'c2_w_3_reg[0][0]' [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:180]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1000.359 ; gain = 600.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 14    
	   4 Input     32 Bit       Adders := 3     
	   3 Input     24 Bit       Adders := 10    
	   4 Input     24 Bit       Adders := 2     
	   3 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 23    
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 43    
+---Registers : 
	              129 Bit    Registers := 3     
	               96 Bit    Registers := 1     
	               81 Bit    Registers := 2     
	               72 Bit    Registers := 1     
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 61    
	               24 Bit    Registers := 50    
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 25    
	               15 Bit    Registers := 8     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 21    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 52    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 33    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 160   
+---Multipliers : 
	                64x66  Multipliers := 1     
	                40x42  Multipliers := 2     
	                24x32  Multipliers := 27    
	                16x32  Multipliers := 3     
+---RAMs : 
	               5K Bit         RAMs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 14    
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 36    
	   2 Input     10 Bit        Muxes := 23    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 63    
	   8 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 31    
	  16 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 16    
	   8 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 20    
	   3 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 141   
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 17    
	  13 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 11    
	  17 Input      1 Bit        Muxes := 1     
	  77 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divider_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module divider_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lfsr0 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module prediction_state_machine 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module generate_prediction 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
Module game_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module hdmi_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module hdmi_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module master_axi 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module uart_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 15    
Module sccb_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module sccb_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
Module ov7670_init_regs 
Detailed RTL Component Info : 
+---Muxes : 
	  77 Input      1 Bit        Muxes := 1     
Module sccb_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
Module axi2bram 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module img_filter_lineBubkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module img_filter_lineBucud_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module img_filter_mux_83eOg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
Module img_filter_mul_66fYi_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 3     
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 1     
+---Multipliers : 
	                64x66  Multipliers := 1     
Module img_filter_mul_42g8j_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 1     
+---Multipliers : 
	                40x42  Multipliers := 1     
Module img_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     21 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 8     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 15    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module ov7670_read 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module frame_read 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module cmos_capture_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module rgb2ycbcr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module Matrix_Generate_3x3_1Bit__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module erosion_detector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
Module Matrix_Generate_3x3_1Bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dilation_detector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
Module rgb2bin_process 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module key_debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 10    
	   4 Input     24 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               24 Bit    Registers := 39    
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module maxpool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               72 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module conv2_single 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 12    
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 39    
	               24 Bit    Registers := 9     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 27    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 27    
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module conv2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
Module maxpool__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               96 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module reshape 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module linear 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                16x32  Multipliers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module predict_index 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Mini_LeNet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_1762_reg' and it is trimmed from '15' to '13' bits. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:1426]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_44_reg_1757_reg' and it is trimmed from '15' to '13' bits. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:1452]
INFO: [Synth 8-5544] ROM "tmp_9_fu_606_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1227_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_56_1_reg_1426_reg[15:0]' into 'tmp_56_1_reg_1426_reg[15:0]' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:1465]
INFO: [Synth 8-4471] merging register 'tmp_56_2_reg_1437_reg[15:0]' into 'tmp_56_2_reg_1437_reg[15:0]' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:1468]
INFO: [Synth 8-4471] merging register 'tmp_5_reg_1415_reg[15:0]' into 'tmp_5_reg_1415_reg[15:0]' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter.v:1469]
INFO: [Synth 8-4471] merging register 'hdmi/encode_R/cnt_reg[4:0]' into 'hdmi/encode_R/cnt_reg[4:0]' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hdmi/tmds_encoder.v:81]
INFO: [Synth 8-4471] merging register 'hdmi/encode_G/cnt_reg[4:0]' into 'hdmi/encode_G/cnt_reg[4:0]' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hdmi/tmds_encoder.v:81]
INFO: [Synth 8-4471] merging register 'hdmi/encode_B/cnt_reg[4:0]' into 'hdmi/encode_B/cnt_reg[4:0]' [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hdmi/tmds_encoder.v:81]
INFO: [Synth 8-5546] ROM "hdmi/row_y" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP index0, operation Mode is: C'+(A:0x280)*B2.
DSP Report: register hdmi/row_y_reg is absorbed into DSP index0.
DSP Report: register hdmi/col_x_reg is absorbed into DSP index0.
DSP Report: operator index0 is absorbed into DSP index0.
DSP Report: operator index1 is absorbed into DSP index0.
INFO: [Synth 8-5546] ROM "r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read/next_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "write/cnt_fin" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "read/cnt_fin" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "init_regs/check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cnt_fin" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff2_reg' and it is trimmed from '129' to '78' bits. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_66fYi.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg' and it is trimmed from '129' to '78' bits. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_66fYi.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg' and it is trimmed from '129' to '78' bits. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_66fYi.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg' and it is trimmed from '81' to '53' bits. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_42g8j.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg' and it is trimmed from '81' to '53' bits. [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_42g8j.v:23]
INFO: [Synth 8-5546] ROM "exitcond1_fu_612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1227_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_66fYi.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_42g8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/src/hdl/hls_generated/img_filter_mul_42g8j.v:20]
DSP Report: Generating DSP window_val_2_0_reg_1695_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp_56_2_reg_1437_reg is absorbed into DSP window_val_2_0_reg_1695_reg.
DSP Report: register window_val_2_0_reg_1695_reg is absorbed into DSP window_val_2_0_reg_1695_reg.
DSP Report: operator window_val_2_0_fu_968_p2 is absorbed into DSP window_val_2_0_reg_1695_reg.
DSP Report: Generating DSP img_filter_mac_muibs_U15/img_filter_mac_muibs_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_56_2_1_reg_1443_reg is absorbed into DSP img_filter_mac_muibs_U15/img_filter_mac_muibs_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP img_filter_mac_muibs_U15/img_filter_mac_muibs_DSP48_1_U/p.
DSP Report: operator img_filter_mac_muibs_U15/img_filter_mac_muibs_DSP48_1_U/p is absorbed into DSP img_filter_mac_muibs_U15/img_filter_mac_muibs_DSP48_1_U/p.
DSP Report: operator img_filter_mac_muibs_U15/img_filter_mac_muibs_DSP48_1_U/m is absorbed into DSP img_filter_mac_muibs_U15/img_filter_mac_muibs_DSP48_1_U/p.
DSP Report: Generating DSP window_val_1_2_reg_1670_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp_56_1_reg_1426_reg is absorbed into DSP window_val_1_2_reg_1670_reg.
DSP Report: register window_val_1_2_reg_1670_reg is absorbed into DSP window_val_1_2_reg_1670_reg.
DSP Report: operator window_val_1_2_fu_945_p2 is absorbed into DSP window_val_1_2_reg_1670_reg.
DSP Report: Generating DSP img_filter_mac_mujbC_U12/img_filter_mac_mujbC_DSP48_2_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP img_filter_mac_mujbC_U12/img_filter_mac_mujbC_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP img_filter_mac_mujbC_U12/img_filter_mac_mujbC_DSP48_2_U/p.
DSP Report: operator img_filter_mac_mujbC_U12/img_filter_mac_mujbC_DSP48_2_U/p is absorbed into DSP img_filter_mac_mujbC_U12/img_filter_mac_mujbC_DSP48_2_U/p.
DSP Report: operator img_filter_mac_mujbC_U12/img_filter_mac_mujbC_DSP48_2_U/m is absorbed into DSP img_filter_mac_mujbC_U12/img_filter_mac_mujbC_DSP48_2_U/p.
DSP Report: Generating DSP window_val_0_1_reg_1640_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp_56_0_1_reg_1421_reg is absorbed into DSP window_val_0_1_reg_1640_reg.
DSP Report: register window_val_0_1_reg_1640_reg is absorbed into DSP window_val_0_1_reg_1640_reg.
DSP Report: operator window_val_0_1_fu_933_p2 is absorbed into DSP window_val_0_1_reg_1640_reg.
DSP Report: Generating DSP img_filter_mac_muibs_U11/img_filter_mac_muibs_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_5_reg_1415_reg is absorbed into DSP img_filter_mac_muibs_U11/img_filter_mac_muibs_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP img_filter_mac_muibs_U11/img_filter_mac_muibs_DSP48_1_U/p.
DSP Report: operator img_filter_mac_muibs_U11/img_filter_mac_muibs_DSP48_1_U/p is absorbed into DSP img_filter_mac_muibs_U11/img_filter_mac_muibs_DSP48_1_U/p.
DSP Report: operator img_filter_mac_muibs_U11/img_filter_mac_muibs_DSP48_1_U/m is absorbed into DSP img_filter_mac_muibs_U11/img_filter_mac_muibs_DSP48_1_U/p.
DSP Report: Generating DSP img_filter_mac_muibs_U13/img_filter_mac_muibs_DSP48_1_U/m, operation Mode is: A2*B2.
DSP Report: register tmp_56_2_reg_1437_reg is absorbed into DSP img_filter_mac_muibs_U13/img_filter_mac_muibs_DSP48_1_U/m.
DSP Report: register A is absorbed into DSP img_filter_mac_muibs_U13/img_filter_mac_muibs_DSP48_1_U/m.
DSP Report: operator img_filter_mac_muibs_U13/img_filter_mac_muibs_DSP48_1_U/m is absorbed into DSP img_filter_mac_muibs_U13/img_filter_mac_muibs_DSP48_1_U/m.
DSP Report: Generating DSP tmp6_reg_1710_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register tmp_5_reg_1415_reg is absorbed into DSP tmp6_reg_1710_reg.
DSP Report: register A is absorbed into DSP tmp6_reg_1710_reg.
DSP Report: register tmp6_reg_1710_reg is absorbed into DSP tmp6_reg_1710_reg.
DSP Report: operator img_filter_mac_muibs_U13/img_filter_mac_muibs_DSP48_1_U/p is absorbed into DSP tmp6_reg_1710_reg.
DSP Report: operator grp_fu_1389_p2 is absorbed into DSP tmp6_reg_1710_reg.
DSP Report: Generating DSP img_filter_mac_mukbM_U14/img_filter_mac_mukbM_DSP48_3_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_56_1_reg_1426_reg is absorbed into DSP img_filter_mac_mukbM_U14/img_filter_mac_mukbM_DSP48_3_U/p.
DSP Report: register A is absorbed into DSP img_filter_mac_mukbM_U14/img_filter_mac_mukbM_DSP48_3_U/p.
DSP Report: operator img_filter_mac_mukbM_U14/img_filter_mac_mukbM_DSP48_3_U/p is absorbed into DSP img_filter_mac_mukbM_U14/img_filter_mac_mukbM_DSP48_3_U/p.
DSP Report: operator img_filter_mac_mukbM_U14/img_filter_mac_mukbM_DSP48_3_U/m is absorbed into DSP img_filter_mac_mukbM_U14/img_filter_mac_mukbM_DSP48_3_U/p.
DSP Report: Generating DSP mul1_fu_1074_p2, operation Mode is: (A:0x202021)*B2.
DSP Report: register B is absorbed into DSP mul1_fu_1074_p2.
DSP Report: operator mul1_fu_1074_p2 is absorbed into DSP mul1_fu_1074_p2.
DSP Report: operator mul1_fu_1074_p2 is absorbed into DSP mul1_fu_1074_p2.
DSP Report: Generating DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product.
DSP Report: operator img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: operator img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: operator img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product.
DSP Report: operator img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: operator img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: operator img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product.
DSP Report: operator img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: operator img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: operator img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product.
DSP Report: operator img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: operator img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: operator img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product.
DSP Report: operator img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: operator img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: operator img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product.
DSP Report: operator img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: operator img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: operator img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/tmp_product is absorbed into DSP img_filter_mul_42g8j_U9/img_filter_mul_42g8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: register img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: operator img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/tmp_product is absorbed into DSP img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP img_filter_am_addhbi_U10/img_filter_am_addhbi_DSP48_0_U/m, operation Mode is: ((D'+A'')*(B:0x556))'.
DSP Report: register A is absorbed into DSP img_filter_am_addhbi_U10/img_filter_am_addhbi_DSP48_0_U/m.
DSP Report: register A is absorbed into DSP img_filter_am_addhbi_U10/img_filter_am_addhbi_DSP48_0_U/m.
DSP Report: register A is absorbed into DSP img_filter_am_addhbi_U10/img_filter_am_addhbi_DSP48_0_U/m.
DSP Report: register P is absorbed into DSP img_filter_am_addhbi_U10/img_filter_am_addhbi_DSP48_0_U/m.
DSP Report: operator img_filter_am_addhbi_U10/img_filter_am_addhbi_DSP48_0_U/m is absorbed into DSP img_filter_am_addhbi_U10/img_filter_am_addhbi_DSP48_0_U/m.
DSP Report: operator img_filter_am_addhbi_U10/img_filter_am_addhbi_DSP48_0_U/ad is absorbed into DSP img_filter_am_addhbi_U10/img_filter_am_addhbi_DSP48_0_U/m.
INFO: [Synth 8-5546] ROM "key_flag1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_flag2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xffffa5)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xffff73)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xffffa3)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xffff76)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xffffa9)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xffffef)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xffffa3)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xffff82)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xffffd5)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xffff9a)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xffffac)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xffffd0)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xffff7e)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xffffc4)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:271]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:271]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:271]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:271]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:271]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:271]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:271]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:271]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:271]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:272]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:272]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:272]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:272]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:272]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:272]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:272]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:272]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:272]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:273]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:273]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:273]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:273]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:273]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:273]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:273]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:273]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:273]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5544] ROM "conv2_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_in_1_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_in_1_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_3_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/linear.v:109]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/linear.v:109]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/linear.v:109]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5546] ROM "wait_flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port computer_gesture[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port OV7670_PWDN driven by constant 0
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port lcd_clk
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[7]
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[6]
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[5]
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[4]
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[3]
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[2]
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[1]
WARNING: [Synth 8-3331] design rgb2bin_process has unconnected port bin_threshod[0]
WARNING: [Synth 8-3331] design img_filter has unconnected port inStream_TLAST[0]
WARNING: [Synth 8-3331] design hdmi_ctrl has unconnected port data[5]
INFO: [Synth 8-3886] merging instance 'rgb2bin_process_inst0/rgb2ycbcr_inst/img_green_r0_reg[0]' (FDC) to 'rgb2bin_process_inst0/rgb2ycbcr_inst/img_blue_r0_reg[15]'
INFO: [Synth 8-3886] merging instance 'rgb2bin_process_inst0/rgb2ycbcr_inst/img_blue_r0_reg[13]' (FDC) to 'rgb2bin_process_inst0/rgb2ycbcr_inst/img_blue_r0_reg[15]'
INFO: [Synth 8-3886] merging instance 'rgb2bin_process_inst0/rgb2ycbcr_inst/img_blue_r0_reg[14]' (FDC) to 'rgb2bin_process_inst0/rgb2ycbcr_inst/img_blue_r0_reg[15]'
INFO: [Synth 8-3886] merging instance 'rgb2bin_process_inst0/rgb2ycbcr_inst/img_red_r0_reg[15]' (FDC) to 'rgb2bin_process_inst0/rgb2ycbcr_inst/img_blue_r0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rgb2bin_process_inst0/\rgb2ycbcr_inst/img_blue_r0_reg[15] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_reg[1][1][0]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][0]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_reg[1][1][1]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][1]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_reg[1][1][2]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][2]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_reg[1][1][3]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][3]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_reg[2][2][0]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[2][1][2]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_reg[2][2][1]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[2][1][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[0][2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[0][2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[0][2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[0][2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[0][2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[0][2][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[0][2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[0][2][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[0][2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[0][2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[1][2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[1][2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[1][2][2] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][14]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[1][2][14] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][15]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[1][2][15] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][16]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[1][2][16] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][17]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[1][2][17] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][18]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[1][2][18] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][19]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[1][2][19] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][20]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[1][2][20] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][21]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[1][2][21] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][22]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_3_reg[1][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[1][2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_3_reg[1][2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][2][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][2][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[2][1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[1][0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[1][0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[1][0][2] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][15]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][16]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][17]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][18]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][19]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][20]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][21]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][22]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][2][0]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[0][2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][11] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][12]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][12] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][13]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][13] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][14]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][14] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][15]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][15] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][16]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][16] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][17]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][17] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][18]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][18] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][19]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][19] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][20]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][20] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][21]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][21] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][22]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_2_reg[0][0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_2_reg[0][2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[0][2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[0][2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[0][2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[0][2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[0][2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[0][2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[0][2][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[0][2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[0][2][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[0][2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[0][2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[2][0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[2][0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[2][0][2] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][14]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][15]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][15]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][0][16]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][16]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][16]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][0][17]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][17]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][17]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][0][18]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][18]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][18]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][0][19]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][19]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][19]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][0][20]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][20]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][20]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][0][21]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][21]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][21]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][0][22]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][22]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][1][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][22]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[2][2][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][15]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][16]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][17]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][18]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][19]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][20]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][21]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][22]' (FDC) to 'Mini_LeNet_inst0/conv1/window_mul_result_1_reg[1][0][23]'
INFO: [Synth 8-3886] merging instance 'process/image_filer/r_V_reg_1498_reg[5]' (FDE) to 'process/image_filer/r_V_reg_1498_reg[6]'
INFO: [Synth 8-3886] merging instance 'process/image_filer/r_V_reg_1498_reg[6]' (FDE) to 'process/image_filer/r_V_reg_1498_reg[7]'
INFO: [Synth 8-3886] merging instance 'process/image_filer/r_V_1_reg_1493_reg[5]' (FDE) to 'process/image_filer/r_V_1_reg_1493_reg[6]'
INFO: [Synth 8-3886] merging instance 'process/image_filer/r_V_1_reg_1493_reg[6]' (FDE) to 'process/image_filer/r_V_1_reg_1493_reg[7]'
INFO: [Synth 8-3886] merging instance 'process/image_filer/tmp_2_reg_1477_reg[6]' (FDE) to 'process/image_filer/tmp_2_reg_1477_reg[7]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/maxpool1/delay_data_in_reg[71]' (FDC) to 'Mini_LeNet_inst0/maxpool1/delay_data_in_reg[23]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/maxpool1/delay_data_in_reg[47]' (FDC) to 'Mini_LeNet_inst0/maxpool1/delay_data_in_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/maxpool1/\delay_data_in_reg[23] )
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][0][0]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[1][0][1]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][0][1]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[1][0][1]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][0][2]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][2][3]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][0][3]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[1][0][1]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][0][4]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_3_reg[0][0][3]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][0][5]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_3_reg[0][0][3]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][0][6]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[1][0][0]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][0][8]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_3_reg[0][0][3]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][1][0]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_3_reg[0][0][3]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][1][2]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_3_reg[0][2][3]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][1][3]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[1][0][1]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][1][4]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][1][6]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][1][5]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][2][3]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][1][6]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][2][5]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][1][7]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][2][3]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][1][8]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][2][3]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][2][0]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[1][0][0]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][2][1]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_3_reg[0][2][3]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][2][2]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][2][3]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][2][3]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][1][9]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][2][4]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[1][0][1]'
INFO: [Synth 8-3886] merging instance 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[0][2][5]' (LD) to 'Mini_LeNet_inst0/conv2/conv2_single_inst0/c2_w_1_reg[2][0][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Mini_LeNet_inst0/conv2/conv2_single_inst0/\c2_w_3_reg[1][1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv2/conv2_single_inst0/\c2_w_3_reg[1][1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/maxpool2/\delay_data_in_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (process/\axi2bram/TREADY_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart/\uart_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccb/\return_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart/\master_axi/axi_araddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart/\master_axi/axi_awaddr_reg[1] )
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[47]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[46]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[45]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[44]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[43]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[42]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[41]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[40]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[39]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[38]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[37]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[36]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[35]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[34]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[33]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[32]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[31]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[30]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[29]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[28]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[27]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[26]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[25]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[24]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[23]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[22]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[21]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[20]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[19]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[18]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[17]) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[47]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[46]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[45]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[44]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[43]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[42]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[41]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[40]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[39]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[38]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[37]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[36]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[35]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[34]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[33]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[32]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[31]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[30]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[29]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[28]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[27]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[26]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[25]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[24]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[23]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[22]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[21]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[20]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[19]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[18]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[17]__0) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[47]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[46]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[45]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[44]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[43]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[42]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[41]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[40]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[39]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[38]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[37]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[36]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[35]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[34]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[33]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[32]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[31]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[30]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[29]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[28]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[27]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[26]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[25]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[24]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[23]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[22]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[21]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[20]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[19]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[18]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[17]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[15]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[14]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[13]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[12]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[11]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[10]__1) is unused and will be removed from module processing.
WARNING: [Synth 8-3332] Sequential element (image_filer/img_filter_mul_42g8j_U8/img_filter_mul_42g8j_MulnS_1_U/p_reg[9]__1) is unused and will be removed from module processing.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mini_LeNet_inst0/conv1/\window_mul_result_1_reg[1][0][0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:23 . Memory (MB): peak = 1000.359 ; gain = 600.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+----------------+---------------+----------------+
|Module Name      | RTL Object     | Depth x Width | Implemented As | 
+-----------------+----------------+---------------+----------------+
|ov7670_init_regs | dout           | 256x16        | LUT            | 
|sccb_ctrl        | init_regs/dout | 256x16        | LUT            | 
+-----------------+----------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|img_filter_lineBubkb_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|img_filter_lineBucud_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|img_filter_lineBucud_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object              | Inference      | Size (Depth x Width) | Primitives   | 
+------------+-------------------------+----------------+----------------------+--------------+
|game        | u2/prediction_table_reg | User Attribute | 64 x 2               | RAM64M x 1   | 
+------------+-------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hdmi_ctrl    | C'+(A:0x280)*B2       | 10     | 10     | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|img_filter   | (A*B2)'               | 9      | 8      | -      | -      | 17     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|img_filter   | PCIN+A2*B2            | 9      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|img_filter   | (A*B2)'               | 9      | 8      | -      | -      | 17     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|img_filter   | PCIN+A2*B2            | 9      | 5      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|img_filter   | (A*B2)'               | 9      | 8      | -      | -      | 17     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|img_filter   | PCIN+A2*B2            | 9      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|img_filter   | A2*B2                 | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|img_filter   | (C+A2*B2)'            | 9      | 8      | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|img_filter   | PCIN+A2*B2            | 9      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|img_filter   | (A:0x202021)*B2       | 23     | 18     | -      | -      | 44     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|img_filter   | A*B                   | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|img_filter   | (PCIN>>17)+A*B        | 24     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|img_filter   | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|img_filter   | (PCIN>>17)+A*B        | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|img_filter   | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|img_filter   | (PCIN>>17)+A*B        | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|img_filter   | A*B                   | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|img_filter   | (PCIN>>17)+A*B        | 24     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|img_filter   | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|img_filter   | (PCIN>>17)+A*B        | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|img_filter   | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|img_filter   | (PCIN>>17)+A*B        | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|img_filter   | (A2*B2)'              | 16     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|img_filter   | (A2*B2)'              | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|img_filter   | (PCIN>>17)+(A2*B2)'   | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|img_filter   | (PCIN+(A2*B2)')'      | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|img_filter   | (A2*B2)'              | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|img_filter   | (PCIN>>17)+(A2*B2)'   | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|img_filter   | (PCIN+(A2*B2)')'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|img_filter   | (A2*B2)'              | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|img_filter   | PCIN+(A2*B2)'         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|img_filter   | (PCIN+(A2*B2)')'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|img_filter   | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|img_filter   | PCIN+(A2*B2)'         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|img_filter   | (PCIN+(A2*B2)')'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|img_filter   | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|img_filter   | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|img_filter   | (PCIN+(A2*B2)')'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|img_filter   | ((D'+A'')*(B:0x556))' | 9      | 12     | -      | 10     | 20     | 2    | 0    | -    | 1    | 0     | 1    | 0    | 
|conv1        | (A:0xffffa5)*B        | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1        | (A:0xffff73)*B        | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1        | (A:0xffffa3)*B        | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1        | (A:0xffff76)*B        | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1        | (A:0xffffa9)*B        | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1        | (A:0xffffef)*B        | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1        | (A:0xffffa3)*B        | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1        | (A:0xffff82)*B        | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1        | (A:0xffffd5)*B        | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1        | (A:0xffff9a)*B        | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1        | (A:0xffffac)*B        | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1        | (A:0xffffd0)*B        | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1        | (A:0xffff7e)*B        | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1        | (A:0xffffc4)*B        | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | A*B                   | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_single | (PCIN>>17)+A*B        | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|linear       | A*B                   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|linear       | (PCIN>>17)+A*B        | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|linear       | A*B                   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|linear       | (PCIN>>17)+A*B        | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|linear       | A*B                   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|linear       | (PCIN>>17)+A*B        | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance process/i_0/image_filer/lineBuff_val_0_U/img_filter_lineBubkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance process/i_0/image_filer/lineBuff_val_0_U/img_filter_lineBubkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance process/i_1/image_filer/lineBuff_val_1_U/img_filter_lineBucud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance process/i_1/image_filer/lineBuff_val_1_U/img_filter_lineBucud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance process/i_2/image_filer/lineBuff_val_2_U/img_filter_lineBucud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance process/i_2/image_filer/lineBuff_val_2_U/img_filter_lineBucud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:45]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:126]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:111]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:111]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:45]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:126]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:111]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:45]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:45]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:111]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:111]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/linear.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/linear.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/linear.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/linear.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/linear.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/linear.v:46]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mult_clk/clk25' to pin 'mult_clk/bbstub_clk25/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mult_clk/clk250' to pin 'mult_clk/bbstub_clk250/O'
WARNING: [Synth 8-565] redefining clock 'CLK'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:39 . Memory (MB): peak = 1069.297 ; gain = 669.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:46 . Memory (MB): peak = 1112.074 ; gain = 712.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|img_filter_lineBubkb_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|img_filter_lineBucud_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|img_filter_lineBucud_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object              | Inference      | Size (Depth x Width) | Primitives   | 
+------------+-------------------------+----------------+----------------------+--------------+
|game        | u2/prediction_table_reg | User Attribute | 64 x 2               | RAM64M x 1   | 
+------------+-------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:198]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:198]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:198]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:198]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:199]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:199]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:199]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:199]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:200]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:200]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:200]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:200]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:200]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv1.v:200]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:262]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:262]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:262]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:262]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:262]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:262]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:262]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:262]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:262]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nuha/Desktop/ece532_project/include_these_files/integration/verilog/conv2_single.v:263]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\process/image_filer/r_V_1_reg_1493_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\process/image_filer/r_V_reg_1498_reg[13] )
INFO: [Synth 8-6837] The timing for the instance process/image_filer/lineBuff_val_0_U/img_filter_lineBubkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance process/image_filer/lineBuff_val_0_U/img_filter_lineBubkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance process/image_filer/lineBuff_val_1_U/img_filter_lineBucud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance process/image_filer/lineBuff_val_1_U/img_filter_lineBucud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance process/image_filer/lineBuff_val_2_U/img_filter_lineBucud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance process/image_filer/lineBuff_val_2_U/img_filter_lineBucud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:59 . Memory (MB): peak = 1220.738 ; gain = 821.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:02:01 . Memory (MB): peak = 1220.738 ; gain = 821.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:02:01 . Memory (MB): peak = 1220.738 ; gain = 821.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:02:06 . Memory (MB): peak = 1220.738 ; gain = 821.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:02:06 . Memory (MB): peak = 1220.738 ; gain = 821.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:02:06 . Memory (MB): peak = 1220.738 ; gain = 821.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:02:06 . Memory (MB): peak = 1220.738 ; gain = 821.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | process/image_filer/ap_reg_pp0_iter5_tmp_21_reg_1456_reg[0]          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Mini_LeNet_inst0/linear/data_cnt_equals783_delay3_reg                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Mini_LeNet_inst0/conv1/data_out_valid_temp_reg[3]                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | Mini_LeNet_inst0/conv2/conv2_single_inst0/data_out_valid_temp_reg[3] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | Mini_LeNet_inst0/conv2/conv2_single_inst0/conv_end_temp_reg[3]       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_0          |         1|
|2     |ram                |         3|
|3     |ram_data_in        |         1|
|4     |linebuffer         |         2|
|5     |fifo_data_buffer   |         3|
|6     |fifo_conv2_result  |         2|
|7     |conv2_linebuffer   |         2|
|8     |weights            |         1|
|9     |maxpool_linebuffer |         6|
|10    |fifo_reshape       |         2|
|11    |frame_buffer       |         1|
|12    |shift_reg_ram_1Bit |         4|
|13    |axi_uartlite_0     |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |axi_uartlite_0         |     1|
|2     |clk_wiz_0              |     1|
|3     |conv2_linebuffer       |     1|
|4     |conv2_linebuffer__2    |     1|
|5     |fifo_conv2_result      |     1|
|6     |fifo_conv2_result__2   |     1|
|7     |fifo_data_buffer       |     1|
|8     |fifo_data_buffer__3    |     1|
|9     |fifo_data_buffer__4    |     1|
|10    |fifo_reshape           |     1|
|11    |fifo_reshape__2        |     1|
|12    |frame_buffer           |     1|
|13    |linebuffer             |     1|
|14    |linebuffer__2          |     1|
|15    |maxpool_linebuffer     |     1|
|16    |maxpool_linebuffer__10 |     1|
|17    |maxpool_linebuffer__6  |     1|
|18    |maxpool_linebuffer__7  |     1|
|19    |maxpool_linebuffer__8  |     1|
|20    |maxpool_linebuffer__9  |     1|
|21    |ram                    |     1|
|22    |ram__7                 |     1|
|23    |ram__8                 |     1|
|24    |ram_data_in            |     1|
|25    |shift_reg_ram_1Bit     |     1|
|26    |shift_reg_ram_1Bit__4  |     1|
|27    |shift_reg_ram_1Bit__5  |     1|
|28    |shift_reg_ram_1Bit__6  |     1|
|29    |weights                |     1|
|30    |BUFG                   |     2|
|31    |CARRY4                 |   662|
|32    |DSP48E1                |     1|
|33    |DSP48E1_10             |     2|
|34    |DSP48E1_11             |     3|
|35    |DSP48E1_12             |     1|
|36    |DSP48E1_2              |     5|
|37    |DSP48E1_3              |     5|
|38    |DSP48E1_4              |     1|
|39    |DSP48E1_5              |    36|
|40    |DSP48E1_6              |    48|
|41    |DSP48E1_7              |     5|
|42    |DSP48E1_8              |     4|
|43    |LUT1                   |   407|
|44    |LUT2                   |  1124|
|45    |LUT3                   |   907|
|46    |LUT4                   |  1265|
|47    |LUT5                   |   941|
|48    |LUT6                   |  1271|
|49    |MUXF7                  |     2|
|50    |RAMB18E1               |     3|
|51    |SRL16E                 |     5|
|52    |FDCE                   |  2646|
|53    |FDPE                   |    26|
|54    |FDRE                   |  1372|
|55    |FDSE                   |    14|
|56    |LD                     |    11|
|57    |IBUF                   |    18|
|58    |IOBUF                  |     1|
|59    |OBUF                   |    12|
|60    |OBUFDS                 |     4|
+------+-----------------------+------+

Report Instance Areas: 
+------+---------------------------------------+-------------------------------------+------+
|      |Instance                               |Module                               |Cells |
+------+---------------------------------------+-------------------------------------+------+
|1     |top                                    |                                     | 11533|
|2     |  Mini_LeNet_inst0                     |Mini_LeNet                           |  6793|
|3     |    conv1                              |conv1                                |  1772|
|4     |    conv2                              |conv2                                |  3319|
|5     |      conv2_single_inst0               |conv2_single                         |  2226|
|6     |    linear                             |linear                               |   490|
|7     |    maxpool1                           |maxpool                              |   354|
|8     |    maxpool2                           |maxpool__parameterized0              |   404|
|9     |    predict_index_inst0                |predict_index                        |   246|
|10    |    reshape                            |reshape                              |   145|
|11    |  dbi                                  |debounce_inputs                      |    55|
|12    |    \loop_block1[0].d                  |debouncer_14                         |    55|
|13    |  dbi_reset_test                       |debounce_inputs_0                    |    54|
|14    |    \loop_block1[0].d                  |debouncer_13                         |    54|
|15    |  dbi_sw                               |debounce_inputs__parameterized0      |   161|
|16    |    \loop_block1[0].d                  |debouncer                            |    52|
|17    |    \loop_block1[1].d                  |debouncer_11                         |    54|
|18    |    \loop_block1[2].d                  |debouncer_12                         |    55|
|19    |  div2                                 |divider_2                            |     6|
|20    |  div4                                 |divider_4                            |     6|
|21    |  hdmi_ctrl                            |hdmi_ctrl                            |   482|
|22    |    hdmi                               |hdmi_out                             |   445|
|23    |      encode_B                         |tmds_encoder                         |    84|
|24    |      encode_G                         |tmds_encoder_9                       |    90|
|25    |      encode_R                         |tmds_encoder_10                      |    82|
|26    |  process                              |processing                           |  2233|
|27    |    axi2bram                           |axi2bram                             |    45|
|28    |    frame_read                         |frame_read                           |    62|
|29    |      ov7670_read                      |ov7670_read                          |    32|
|30    |    image_filer                        |img_filter                           |  2126|
|31    |      img_filter_am_addhbi_U10         |img_filter_am_addhbi                 |     4|
|32    |        img_filter_am_addhbi_DSP48_0_U |img_filter_am_addhbi_DSP48_0         |     4|
|33    |      img_filter_mac_muibs_U11         |img_filter_mac_muibs                 |     2|
|34    |        img_filter_mac_muibs_DSP48_1_U |img_filter_mac_muibs_DSP48_1_8       |     2|
|35    |      img_filter_mac_muibs_U13         |img_filter_mac_muibs_1               |     4|
|36    |        img_filter_mac_muibs_DSP48_1_U |img_filter_mac_muibs_DSP48_1_7       |     4|
|37    |      img_filter_mac_muibs_U15         |img_filter_mac_muibs_2               |     1|
|38    |        img_filter_mac_muibs_DSP48_1_U |img_filter_mac_muibs_DSP48_1         |     1|
|39    |      img_filter_mac_mujbC_U12         |img_filter_mac_mujbC                 |     2|
|40    |        img_filter_mac_mujbC_DSP48_2_U |img_filter_mac_mujbC_DSP48_2         |     2|
|41    |      img_filter_mac_mukbM_U14         |img_filter_mac_mukbM                 |     3|
|42    |        img_filter_mac_mukbM_DSP48_3_U |img_filter_mac_mukbM_DSP48_3         |     3|
|43    |      img_filter_mul_42g8j_U8          |img_filter_mul_42g8j                 |   176|
|44    |        img_filter_mul_42g8j_MulnS_1_U |img_filter_mul_42g8j_MulnS_1_6       |   176|
|45    |      img_filter_mul_42g8j_U9          |img_filter_mul_42g8j_3               |   176|
|46    |        img_filter_mul_42g8j_MulnS_1_U |img_filter_mul_42g8j_MulnS_1         |   176|
|47    |      img_filter_mul_66fYi_U7          |img_filter_mul_66fYi                 |   220|
|48    |        img_filter_mul_66fYi_MulnS_0_U |img_filter_mul_66fYi_MulnS_0         |   220|
|49    |      lineBuff_val_0_U                 |img_filter_lineBubkb                 |    37|
|50    |        img_filter_lineBubkb_ram_U     |img_filter_lineBubkb_ram             |    37|
|51    |      lineBuff_val_1_U                 |img_filter_lineBucud                 |    26|
|52    |        img_filter_lineBucud_ram_U     |img_filter_lineBucud_ram_5           |    26|
|53    |      lineBuff_val_2_U                 |img_filter_lineBucud_4               |    33|
|54    |        img_filter_lineBucud_ram_U     |img_filter_lineBucud_ram             |    33|
|55    |  rgb2bin_process_inst0                |rgb2bin_process                      |   297|
|56    |    imopen_inst0                       |imopen                               |    41|
|57    |      dilation_detector_inst0          |dilation_detector                    |     4|
|58    |        Matrix_Generate_3X3_1Bit_inst  |Matrix_Generate_3x3_1Bit             |     4|
|59    |          u_shift_register_2taps_1Bit  |shift_register_2taps_1Bit            |     2|
|60    |      erosion_detector_inst0           |erosion_detector                     |    37|
|61    |        Matrix_Generate_3x3_1Bit_inst  |Matrix_Generate_3x3_1Bit__xdcDup__1  |    25|
|62    |          u_shift_register_2taps_1Bit  |shift_register_2taps_1Bit__xdcDup__1 |     4|
|63    |    rgb2ycbcr_inst                     |rgb2ycbcr                            |   181|
|64    |  sccb                                 |sccb_ctrl                            |   614|
|65    |    init_regs                          |ov7670_init_regs                     |    50|
|66    |    read                               |sccb_read                            |   237|
|67    |    write                              |sccb_write                           |   209|
|68    |  u_cmos_capture_data                  |cmos_capture_data                    |   111|
|69    |  uart                                 |uart_ctrl                            |   185|
|70    |    master_axi                         |master_axi                           |    69|
+------+---------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:02:06 . Memory (MB): peak = 1220.738 ; gain = 821.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2319 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:39 . Memory (MB): peak = 1220.738 ; gain = 414.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:02:06 . Memory (MB): peak = 1220.738 ; gain = 821.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 794 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1220.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 11 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
646 Infos, 267 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:02:12 . Memory (MB): peak = 1220.738 ; gain = 832.664
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1220.738 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nuha/Desktop/ece532_project/camera-system-top/camera_system-master/proj/camera_system.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 17:29:16 2024...
