vsim -gui work.exstage
# vsim -gui work.exstage 
# Start time: 12:51:53 on Jan 07,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.exstage(exstage)
# Loading work.exmux1(exmux1)
# Loading work.fu(fu)
# Loading work.exmux2(exmux2)
# Loading work.exmux3(exmux3)
# Loading work.outportreg(out_reg)
# Loading work.alu(alu)
# Loading work.flagreg(my_reg)
# Loading work.exmux4(exmux4)
# Loading work.exmembuff(exmembuff)
add wave -position insertpoint  \
sim:/exstage/clk \
sim:/exstage/rst \
sim:/exstage/alusrc \
sim:/exstage/aluop \
sim:/exstage/immediate_in \
sim:/exstage/src1_in \
sim:/exstage/src2 \
sim:/exstage/port_write \
sim:/exstage/rti_in \
sim:/exstage/int_in
add wave -position insertpoint  \
sim:/exstage/addr_Rsrc1_in \
sim:/exstage/addr_Rsrc2_in \
sim:/exstage/addr_Rdst_in
add wave -position insertpoint  \
sim:/exstage/buff3_alu \
sim:/exstage/buff4_alu \
sim:/exstage/buff3_imm \
sim:/exstage/buff4_imm \
sim:/exstage/in_port \
sim:/exstage/buff3_wb \
sim:/exstage/buff4_wb \
sim:/exstage/buff3_ldm \
sim:/exstage/buff4_ldm \
sim:/exstage/buff3_portr \
sim:/exstage/buff4_portr \
sim:/exstage/buff3_address_dest \
sim:/exstage/buff4_address_dest
add wave -position insertpoint  \
sim:/exstage/mux1result \
sim:/exstage/aluout \
sim:/exstage/aluflagsout \
sim:/exstage/flags \
sim:/exstage/alu_operand1 \
sim:/exstage/alu_operand2 \
sim:/exstage/fu_sig1 \
sim:/exstage/fu_sig2 \
sim:/exstage/out_reg_q \
sim:/exstage/flags_reserved_out \
sim:/exstage/flags_reg_in
force -freeze sim:/exstage/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/exstage/rst 1 0
force -freeze sim:/exstage/alusrc 1 0
force -freeze sim:/exstage/aluop 011 0
force -freeze sim:/exstage/immediate_in 10#1 0
force -freeze sim:/exstage/src1_in 10#2 0
force -freeze sim:/exstage/src2 10#3 0
force -freeze sim:/exstage/port_write 0 0
force -freeze sim:/exstage/rti_in 0 0
force -freeze sim:/exstage/int_in 0 0
force -freeze sim:/exstage/addr_Rsrc1_in 000 0
force -freeze sim:/exstage/addr_Rsrc2_in 001 0
force -freeze sim:/exstage/addr_Rdst_in 010 0
force -freeze sim:/exstage/buff3_alu 10#100 0
force -freeze sim:/exstage/buff4_alu 10#101 0
force -freeze sim:/exstage/buff3_imm 10#102 0
force -freeze sim:/exstage/buff4_imm 10#103 0
force -freeze sim:/exstage/in_port 10#104 0
force -freeze sim:/exstage/buff3_wb 1 0
force -freeze sim:/exstage/buff4_wb 1 0
force -freeze sim:/exstage/buff3_ldm 0 0
force -freeze sim:/exstage/buff4_ldm 0 0
force -freeze sim:/exstage/buff3_portr 0 0
force -freeze sim:/exstage/buff4_portr 0 0
force -freeze sim:/exstage/buff3_address_dest 011 0
force -freeze sim:/exstage/buff4_address_dest 100 0
run
force -freeze sim:/exstage/buff3_ldm 1 0
force -freeze sim:/exstage/buff4_portr 1 0
force -freeze sim:/exstage/buff3_address_dest 000 0
force -freeze sim:/exstage/buff4_address_dest 010 0
force -freeze sim:/exstage/rst 0 0
run
force -freeze sim:/exstage/buff4_address_dest 001 0
run
force -freeze sim:/exstage/buff3_ldm 0 0
force -freeze sim:/exstage/buff4_portr 0 0
run
force -freeze sim:/exstage/buff4_ldm 1 0
force -freeze sim:/exstage/buff3_portr 1 0
run
force -freeze sim:/exstage/alusrc 0 0
force -freeze sim:/exstage/addr_Rsrc2_in 011 0
run
force -freeze sim:/exstage/port_write 1 0
force -freeze sim:/exstage/int_in 1 0
run
force -freeze sim:/exstage/in_port 10#0 0
run
force -freeze sim:/exstage/port_write 0 0
force -freeze sim:/exstage/aluop 100 0
force -freeze sim:/exstage/immediate_in 1000000000000001 0
run
run
force -freeze sim:/exstage/immediate_in 0000000000000000 0
force -freeze sim:/exstage/rti_in 1 0
force -freeze sim:/exstage/int_in 0 0
run
force -freeze sim:/exstage/rti_in 0 0
force -freeze sim:/exstage/int_in 1 0
run
run