
digiTOS-COMOD-SinBoard-CODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e4c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  08005f58  08005f58  00015f58  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006370  08006370  00016370  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006374  08006374  00016374  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000678  20000000  08006378  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000044c  20000678  080069f0  00020678  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  20000ac4  080069f0  00020ac4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020678  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002daf7  00000000  00000000  000206a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00005cad  00000000  00000000  0004e198  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00008e57  00000000  00000000  00053e45  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001098  00000000  00000000  0005cca0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001458  00000000  00000000  0005dd38  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ceb0  00000000  00000000  0005f190  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000537b  00000000  00000000  0006c040  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000713bb  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000032f8  00000000  00000000  00071438  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000678 	.word	0x20000678
 8000128:	00000000 	.word	0x00000000
 800012c:	08005f40 	.word	0x08005f40

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000067c 	.word	0x2000067c
 8000148:	08005f40 	.word	0x08005f40

0800014c <__aeabi_llsr>:
 800014c:	40d0      	lsrs	r0, r2
 800014e:	1c0b      	adds	r3, r1, #0
 8000150:	40d1      	lsrs	r1, r2
 8000152:	469c      	mov	ip, r3
 8000154:	3a20      	subs	r2, #32
 8000156:	40d3      	lsrs	r3, r2
 8000158:	4318      	orrs	r0, r3
 800015a:	4252      	negs	r2, r2
 800015c:	4663      	mov	r3, ip
 800015e:	4093      	lsls	r3, r2
 8000160:	4318      	orrs	r0, r3
 8000162:	4770      	bx	lr

08000164 <__aeabi_frsub>:
 8000164:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000168:	e002      	b.n	8000170 <__addsf3>
 800016a:	bf00      	nop

0800016c <__aeabi_fsub>:
 800016c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000170 <__addsf3>:
 8000170:	0042      	lsls	r2, r0, #1
 8000172:	bf1f      	itttt	ne
 8000174:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000178:	ea92 0f03 	teqne	r2, r3
 800017c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000180:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000184:	d06a      	beq.n	800025c <__addsf3+0xec>
 8000186:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800018a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800018e:	bfc1      	itttt	gt
 8000190:	18d2      	addgt	r2, r2, r3
 8000192:	4041      	eorgt	r1, r0
 8000194:	4048      	eorgt	r0, r1
 8000196:	4041      	eorgt	r1, r0
 8000198:	bfb8      	it	lt
 800019a:	425b      	neglt	r3, r3
 800019c:	2b19      	cmp	r3, #25
 800019e:	bf88      	it	hi
 80001a0:	4770      	bxhi	lr
 80001a2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80001a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001aa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001ae:	bf18      	it	ne
 80001b0:	4240      	negne	r0, r0
 80001b2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001ba:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001be:	bf18      	it	ne
 80001c0:	4249      	negne	r1, r1
 80001c2:	ea92 0f03 	teq	r2, r3
 80001c6:	d03f      	beq.n	8000248 <__addsf3+0xd8>
 80001c8:	f1a2 0201 	sub.w	r2, r2, #1
 80001cc:	fa41 fc03 	asr.w	ip, r1, r3
 80001d0:	eb10 000c 	adds.w	r0, r0, ip
 80001d4:	f1c3 0320 	rsb	r3, r3, #32
 80001d8:	fa01 f103 	lsl.w	r1, r1, r3
 80001dc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001e0:	d502      	bpl.n	80001e8 <__addsf3+0x78>
 80001e2:	4249      	negs	r1, r1
 80001e4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001ec:	d313      	bcc.n	8000216 <__addsf3+0xa6>
 80001ee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001f2:	d306      	bcc.n	8000202 <__addsf3+0x92>
 80001f4:	0840      	lsrs	r0, r0, #1
 80001f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80001fa:	f102 0201 	add.w	r2, r2, #1
 80001fe:	2afe      	cmp	r2, #254	; 0xfe
 8000200:	d251      	bcs.n	80002a6 <__addsf3+0x136>
 8000202:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000206:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800020a:	bf08      	it	eq
 800020c:	f020 0001 	biceq.w	r0, r0, #1
 8000210:	ea40 0003 	orr.w	r0, r0, r3
 8000214:	4770      	bx	lr
 8000216:	0049      	lsls	r1, r1, #1
 8000218:	eb40 0000 	adc.w	r0, r0, r0
 800021c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000220:	f1a2 0201 	sub.w	r2, r2, #1
 8000224:	d1ed      	bne.n	8000202 <__addsf3+0x92>
 8000226:	fab0 fc80 	clz	ip, r0
 800022a:	f1ac 0c08 	sub.w	ip, ip, #8
 800022e:	ebb2 020c 	subs.w	r2, r2, ip
 8000232:	fa00 f00c 	lsl.w	r0, r0, ip
 8000236:	bfaa      	itet	ge
 8000238:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800023c:	4252      	neglt	r2, r2
 800023e:	4318      	orrge	r0, r3
 8000240:	bfbc      	itt	lt
 8000242:	40d0      	lsrlt	r0, r2
 8000244:	4318      	orrlt	r0, r3
 8000246:	4770      	bx	lr
 8000248:	f092 0f00 	teq	r2, #0
 800024c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000250:	bf06      	itte	eq
 8000252:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000256:	3201      	addeq	r2, #1
 8000258:	3b01      	subne	r3, #1
 800025a:	e7b5      	b.n	80001c8 <__addsf3+0x58>
 800025c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000260:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000264:	bf18      	it	ne
 8000266:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800026a:	d021      	beq.n	80002b0 <__addsf3+0x140>
 800026c:	ea92 0f03 	teq	r2, r3
 8000270:	d004      	beq.n	800027c <__addsf3+0x10c>
 8000272:	f092 0f00 	teq	r2, #0
 8000276:	bf08      	it	eq
 8000278:	4608      	moveq	r0, r1
 800027a:	4770      	bx	lr
 800027c:	ea90 0f01 	teq	r0, r1
 8000280:	bf1c      	itt	ne
 8000282:	2000      	movne	r0, #0
 8000284:	4770      	bxne	lr
 8000286:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800028a:	d104      	bne.n	8000296 <__addsf3+0x126>
 800028c:	0040      	lsls	r0, r0, #1
 800028e:	bf28      	it	cs
 8000290:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000294:	4770      	bx	lr
 8000296:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800029a:	bf3c      	itt	cc
 800029c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80002a0:	4770      	bxcc	lr
 80002a2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002a6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002aa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002ae:	4770      	bx	lr
 80002b0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002b4:	bf16      	itet	ne
 80002b6:	4608      	movne	r0, r1
 80002b8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002bc:	4601      	movne	r1, r0
 80002be:	0242      	lsls	r2, r0, #9
 80002c0:	bf06      	itte	eq
 80002c2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002c6:	ea90 0f01 	teqeq	r0, r1
 80002ca:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_ui2f>:
 80002d0:	f04f 0300 	mov.w	r3, #0
 80002d4:	e004      	b.n	80002e0 <__aeabi_i2f+0x8>
 80002d6:	bf00      	nop

080002d8 <__aeabi_i2f>:
 80002d8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002dc:	bf48      	it	mi
 80002de:	4240      	negmi	r0, r0
 80002e0:	ea5f 0c00 	movs.w	ip, r0
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002ec:	4601      	mov	r1, r0
 80002ee:	f04f 0000 	mov.w	r0, #0
 80002f2:	e01c      	b.n	800032e <__aeabi_l2f+0x2a>

080002f4 <__aeabi_ul2f>:
 80002f4:	ea50 0201 	orrs.w	r2, r0, r1
 80002f8:	bf08      	it	eq
 80002fa:	4770      	bxeq	lr
 80002fc:	f04f 0300 	mov.w	r3, #0
 8000300:	e00a      	b.n	8000318 <__aeabi_l2f+0x14>
 8000302:	bf00      	nop

08000304 <__aeabi_l2f>:
 8000304:	ea50 0201 	orrs.w	r2, r0, r1
 8000308:	bf08      	it	eq
 800030a:	4770      	bxeq	lr
 800030c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000310:	d502      	bpl.n	8000318 <__aeabi_l2f+0x14>
 8000312:	4240      	negs	r0, r0
 8000314:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000318:	ea5f 0c01 	movs.w	ip, r1
 800031c:	bf02      	ittt	eq
 800031e:	4684      	moveq	ip, r0
 8000320:	4601      	moveq	r1, r0
 8000322:	2000      	moveq	r0, #0
 8000324:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000328:	bf08      	it	eq
 800032a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800032e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000332:	fabc f28c 	clz	r2, ip
 8000336:	3a08      	subs	r2, #8
 8000338:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800033c:	db10      	blt.n	8000360 <__aeabi_l2f+0x5c>
 800033e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000342:	4463      	add	r3, ip
 8000344:	fa00 fc02 	lsl.w	ip, r0, r2
 8000348:	f1c2 0220 	rsb	r2, r2, #32
 800034c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000350:	fa20 f202 	lsr.w	r2, r0, r2
 8000354:	eb43 0002 	adc.w	r0, r3, r2
 8000358:	bf08      	it	eq
 800035a:	f020 0001 	biceq.w	r0, r0, #1
 800035e:	4770      	bx	lr
 8000360:	f102 0220 	add.w	r2, r2, #32
 8000364:	fa01 fc02 	lsl.w	ip, r1, r2
 8000368:	f1c2 0220 	rsb	r2, r2, #32
 800036c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000370:	fa21 f202 	lsr.w	r2, r1, r2
 8000374:	eb43 0002 	adc.w	r0, r3, r2
 8000378:	bf08      	it	eq
 800037a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800037e:	4770      	bx	lr

08000380 <__aeabi_fmul>:
 8000380:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000384:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000388:	bf1e      	ittt	ne
 800038a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800038e:	ea92 0f0c 	teqne	r2, ip
 8000392:	ea93 0f0c 	teqne	r3, ip
 8000396:	d06f      	beq.n	8000478 <__aeabi_fmul+0xf8>
 8000398:	441a      	add	r2, r3
 800039a:	ea80 0c01 	eor.w	ip, r0, r1
 800039e:	0240      	lsls	r0, r0, #9
 80003a0:	bf18      	it	ne
 80003a2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003a6:	d01e      	beq.n	80003e6 <__aeabi_fmul+0x66>
 80003a8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003ac:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003b0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003b4:	fba0 3101 	umull	r3, r1, r0, r1
 80003b8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003bc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003c0:	bf3e      	ittt	cc
 80003c2:	0049      	lslcc	r1, r1, #1
 80003c4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c8:	005b      	lslcc	r3, r3, #1
 80003ca:	ea40 0001 	orr.w	r0, r0, r1
 80003ce:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003d2:	2afd      	cmp	r2, #253	; 0xfd
 80003d4:	d81d      	bhi.n	8000412 <__aeabi_fmul+0x92>
 80003d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003da:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003de:	bf08      	it	eq
 80003e0:	f020 0001 	biceq.w	r0, r0, #1
 80003e4:	4770      	bx	lr
 80003e6:	f090 0f00 	teq	r0, #0
 80003ea:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003ee:	bf08      	it	eq
 80003f0:	0249      	lsleq	r1, r1, #9
 80003f2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003f6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003fa:	3a7f      	subs	r2, #127	; 0x7f
 80003fc:	bfc2      	ittt	gt
 80003fe:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000402:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000406:	4770      	bxgt	lr
 8000408:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800040c:	f04f 0300 	mov.w	r3, #0
 8000410:	3a01      	subs	r2, #1
 8000412:	dc5d      	bgt.n	80004d0 <__aeabi_fmul+0x150>
 8000414:	f112 0f19 	cmn.w	r2, #25
 8000418:	bfdc      	itt	le
 800041a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800041e:	4770      	bxle	lr
 8000420:	f1c2 0200 	rsb	r2, r2, #0
 8000424:	0041      	lsls	r1, r0, #1
 8000426:	fa21 f102 	lsr.w	r1, r1, r2
 800042a:	f1c2 0220 	rsb	r2, r2, #32
 800042e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000432:	ea5f 0031 	movs.w	r0, r1, rrx
 8000436:	f140 0000 	adc.w	r0, r0, #0
 800043a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800043e:	bf08      	it	eq
 8000440:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000444:	4770      	bx	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0040      	lsleq	r0, r0, #1
 8000452:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000456:	3a01      	subeq	r2, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xce>
 800045a:	ea40 000c 	orr.w	r0, r0, ip
 800045e:	f093 0f00 	teq	r3, #0
 8000462:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000466:	bf02      	ittt	eq
 8000468:	0049      	lsleq	r1, r1, #1
 800046a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800046e:	3b01      	subeq	r3, #1
 8000470:	d0f9      	beq.n	8000466 <__aeabi_fmul+0xe6>
 8000472:	ea41 010c 	orr.w	r1, r1, ip
 8000476:	e78f      	b.n	8000398 <__aeabi_fmul+0x18>
 8000478:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800047c:	ea92 0f0c 	teq	r2, ip
 8000480:	bf18      	it	ne
 8000482:	ea93 0f0c 	teqne	r3, ip
 8000486:	d00a      	beq.n	800049e <__aeabi_fmul+0x11e>
 8000488:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800048c:	bf18      	it	ne
 800048e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000492:	d1d8      	bne.n	8000446 <__aeabi_fmul+0xc6>
 8000494:	ea80 0001 	eor.w	r0, r0, r1
 8000498:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800049c:	4770      	bx	lr
 800049e:	f090 0f00 	teq	r0, #0
 80004a2:	bf17      	itett	ne
 80004a4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a8:	4608      	moveq	r0, r1
 80004aa:	f091 0f00 	teqne	r1, #0
 80004ae:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004b2:	d014      	beq.n	80004de <__aeabi_fmul+0x15e>
 80004b4:	ea92 0f0c 	teq	r2, ip
 80004b8:	d101      	bne.n	80004be <__aeabi_fmul+0x13e>
 80004ba:	0242      	lsls	r2, r0, #9
 80004bc:	d10f      	bne.n	80004de <__aeabi_fmul+0x15e>
 80004be:	ea93 0f0c 	teq	r3, ip
 80004c2:	d103      	bne.n	80004cc <__aeabi_fmul+0x14c>
 80004c4:	024b      	lsls	r3, r1, #9
 80004c6:	bf18      	it	ne
 80004c8:	4608      	movne	r0, r1
 80004ca:	d108      	bne.n	80004de <__aeabi_fmul+0x15e>
 80004cc:	ea80 0001 	eor.w	r0, r0, r1
 80004d0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004d4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004dc:	4770      	bx	lr
 80004de:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004e2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004e6:	4770      	bx	lr

080004e8 <__aeabi_fdiv>:
 80004e8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004f0:	bf1e      	ittt	ne
 80004f2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004f6:	ea92 0f0c 	teqne	r2, ip
 80004fa:	ea93 0f0c 	teqne	r3, ip
 80004fe:	d069      	beq.n	80005d4 <__aeabi_fdiv+0xec>
 8000500:	eba2 0203 	sub.w	r2, r2, r3
 8000504:	ea80 0c01 	eor.w	ip, r0, r1
 8000508:	0249      	lsls	r1, r1, #9
 800050a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800050e:	d037      	beq.n	8000580 <__aeabi_fdiv+0x98>
 8000510:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000514:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000518:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800051c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000520:	428b      	cmp	r3, r1
 8000522:	bf38      	it	cc
 8000524:	005b      	lslcc	r3, r3, #1
 8000526:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800052a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800052e:	428b      	cmp	r3, r1
 8000530:	bf24      	itt	cs
 8000532:	1a5b      	subcs	r3, r3, r1
 8000534:	ea40 000c 	orrcs.w	r0, r0, ip
 8000538:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800053c:	bf24      	itt	cs
 800053e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000542:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000546:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800054a:	bf24      	itt	cs
 800054c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000550:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000554:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000558:	bf24      	itt	cs
 800055a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800055e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000562:	011b      	lsls	r3, r3, #4
 8000564:	bf18      	it	ne
 8000566:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800056a:	d1e0      	bne.n	800052e <__aeabi_fdiv+0x46>
 800056c:	2afd      	cmp	r2, #253	; 0xfd
 800056e:	f63f af50 	bhi.w	8000412 <__aeabi_fmul+0x92>
 8000572:	428b      	cmp	r3, r1
 8000574:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000578:	bf08      	it	eq
 800057a:	f020 0001 	biceq.w	r0, r0, #1
 800057e:	4770      	bx	lr
 8000580:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000584:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000588:	327f      	adds	r2, #127	; 0x7f
 800058a:	bfc2      	ittt	gt
 800058c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000590:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000594:	4770      	bxgt	lr
 8000596:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800059a:	f04f 0300 	mov.w	r3, #0
 800059e:	3a01      	subs	r2, #1
 80005a0:	e737      	b.n	8000412 <__aeabi_fmul+0x92>
 80005a2:	f092 0f00 	teq	r2, #0
 80005a6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0040      	lsleq	r0, r0, #1
 80005ae:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005b2:	3a01      	subeq	r2, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xc2>
 80005b6:	ea40 000c 	orr.w	r0, r0, ip
 80005ba:	f093 0f00 	teq	r3, #0
 80005be:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005c2:	bf02      	ittt	eq
 80005c4:	0049      	lsleq	r1, r1, #1
 80005c6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005ca:	3b01      	subeq	r3, #1
 80005cc:	d0f9      	beq.n	80005c2 <__aeabi_fdiv+0xda>
 80005ce:	ea41 010c 	orr.w	r1, r1, ip
 80005d2:	e795      	b.n	8000500 <__aeabi_fdiv+0x18>
 80005d4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d8:	ea92 0f0c 	teq	r2, ip
 80005dc:	d108      	bne.n	80005f0 <__aeabi_fdiv+0x108>
 80005de:	0242      	lsls	r2, r0, #9
 80005e0:	f47f af7d 	bne.w	80004de <__aeabi_fmul+0x15e>
 80005e4:	ea93 0f0c 	teq	r3, ip
 80005e8:	f47f af70 	bne.w	80004cc <__aeabi_fmul+0x14c>
 80005ec:	4608      	mov	r0, r1
 80005ee:	e776      	b.n	80004de <__aeabi_fmul+0x15e>
 80005f0:	ea93 0f0c 	teq	r3, ip
 80005f4:	d104      	bne.n	8000600 <__aeabi_fdiv+0x118>
 80005f6:	024b      	lsls	r3, r1, #9
 80005f8:	f43f af4c 	beq.w	8000494 <__aeabi_fmul+0x114>
 80005fc:	4608      	mov	r0, r1
 80005fe:	e76e      	b.n	80004de <__aeabi_fmul+0x15e>
 8000600:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000604:	bf18      	it	ne
 8000606:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800060a:	d1ca      	bne.n	80005a2 <__aeabi_fdiv+0xba>
 800060c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000610:	f47f af5c 	bne.w	80004cc <__aeabi_fmul+0x14c>
 8000614:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000618:	f47f af3c 	bne.w	8000494 <__aeabi_fmul+0x114>
 800061c:	e75f      	b.n	80004de <__aeabi_fmul+0x15e>
 800061e:	bf00      	nop

08000620 <__gesf2>:
 8000620:	f04f 3cff 	mov.w	ip, #4294967295
 8000624:	e006      	b.n	8000634 <__cmpsf2+0x4>
 8000626:	bf00      	nop

08000628 <__lesf2>:
 8000628:	f04f 0c01 	mov.w	ip, #1
 800062c:	e002      	b.n	8000634 <__cmpsf2+0x4>
 800062e:	bf00      	nop

08000630 <__cmpsf2>:
 8000630:	f04f 0c01 	mov.w	ip, #1
 8000634:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000638:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800063c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000640:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000644:	bf18      	it	ne
 8000646:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800064a:	d011      	beq.n	8000670 <__cmpsf2+0x40>
 800064c:	b001      	add	sp, #4
 800064e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000652:	bf18      	it	ne
 8000654:	ea90 0f01 	teqne	r0, r1
 8000658:	bf58      	it	pl
 800065a:	ebb2 0003 	subspl.w	r0, r2, r3
 800065e:	bf88      	it	hi
 8000660:	17c8      	asrhi	r0, r1, #31
 8000662:	bf38      	it	cc
 8000664:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000668:	bf18      	it	ne
 800066a:	f040 0001 	orrne.w	r0, r0, #1
 800066e:	4770      	bx	lr
 8000670:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000674:	d102      	bne.n	800067c <__cmpsf2+0x4c>
 8000676:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800067a:	d105      	bne.n	8000688 <__cmpsf2+0x58>
 800067c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000680:	d1e4      	bne.n	800064c <__cmpsf2+0x1c>
 8000682:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000686:	d0e1      	beq.n	800064c <__cmpsf2+0x1c>
 8000688:	f85d 0b04 	ldr.w	r0, [sp], #4
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop

08000690 <__aeabi_cfrcmple>:
 8000690:	4684      	mov	ip, r0
 8000692:	4608      	mov	r0, r1
 8000694:	4661      	mov	r1, ip
 8000696:	e7ff      	b.n	8000698 <__aeabi_cfcmpeq>

08000698 <__aeabi_cfcmpeq>:
 8000698:	b50f      	push	{r0, r1, r2, r3, lr}
 800069a:	f7ff ffc9 	bl	8000630 <__cmpsf2>
 800069e:	2800      	cmp	r0, #0
 80006a0:	bf48      	it	mi
 80006a2:	f110 0f00 	cmnmi.w	r0, #0
 80006a6:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006a8 <__aeabi_fcmpeq>:
 80006a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006ac:	f7ff fff4 	bl	8000698 <__aeabi_cfcmpeq>
 80006b0:	bf0c      	ite	eq
 80006b2:	2001      	moveq	r0, #1
 80006b4:	2000      	movne	r0, #0
 80006b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ba:	bf00      	nop

080006bc <__aeabi_fcmplt>:
 80006bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006c0:	f7ff ffea 	bl	8000698 <__aeabi_cfcmpeq>
 80006c4:	bf34      	ite	cc
 80006c6:	2001      	movcc	r0, #1
 80006c8:	2000      	movcs	r0, #0
 80006ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ce:	bf00      	nop

080006d0 <__aeabi_fcmple>:
 80006d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d4:	f7ff ffe0 	bl	8000698 <__aeabi_cfcmpeq>
 80006d8:	bf94      	ite	ls
 80006da:	2001      	movls	r0, #1
 80006dc:	2000      	movhi	r0, #0
 80006de:	f85d fb08 	ldr.w	pc, [sp], #8
 80006e2:	bf00      	nop

080006e4 <__aeabi_fcmpge>:
 80006e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e8:	f7ff ffd2 	bl	8000690 <__aeabi_cfrcmple>
 80006ec:	bf94      	ite	ls
 80006ee:	2001      	movls	r0, #1
 80006f0:	2000      	movhi	r0, #0
 80006f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f6:	bf00      	nop

080006f8 <__aeabi_fcmpgt>:
 80006f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006fc:	f7ff ffc8 	bl	8000690 <__aeabi_cfrcmple>
 8000700:	bf34      	ite	cc
 8000702:	2001      	movcc	r0, #1
 8000704:	2000      	movcs	r0, #0
 8000706:	f85d fb08 	ldr.w	pc, [sp], #8
 800070a:	bf00      	nop

0800070c <__aeabi_f2uiz>:
 800070c:	0042      	lsls	r2, r0, #1
 800070e:	d20e      	bcs.n	800072e <__aeabi_f2uiz+0x22>
 8000710:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000714:	d30b      	bcc.n	800072e <__aeabi_f2uiz+0x22>
 8000716:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800071a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800071e:	d409      	bmi.n	8000734 <__aeabi_f2uiz+0x28>
 8000720:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000724:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000728:	fa23 f002 	lsr.w	r0, r3, r2
 800072c:	4770      	bx	lr
 800072e:	f04f 0000 	mov.w	r0, #0
 8000732:	4770      	bx	lr
 8000734:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000738:	d101      	bne.n	800073e <__aeabi_f2uiz+0x32>
 800073a:	0242      	lsls	r2, r0, #9
 800073c:	d102      	bne.n	8000744 <__aeabi_f2uiz+0x38>
 800073e:	f04f 30ff 	mov.w	r0, #4294967295
 8000742:	4770      	bx	lr
 8000744:	f04f 0000 	mov.w	r0, #0
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop

0800074c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800074c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig = {0};

  /**Common config 
  */
  hadc1.Instance = ADC1;
 800074e:	481d      	ldr	r0, [pc, #116]	; (80007c4 <MX_ADC1_Init+0x78>)
 8000750:	4a1d      	ldr	r2, [pc, #116]	; (80007c8 <MX_ADC1_Init+0x7c>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8000752:	2300      	movs	r3, #0
  hadc1.Instance = ADC1;
 8000754:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000756:	f44f 7280 	mov.w	r2, #256	; 0x100
  ADC_ChannelConfTypeDef sConfig = {0};
 800075a:	9301      	str	r3, [sp, #4]
 800075c:	9302      	str	r3, [sp, #8]
 800075e:	9303      	str	r3, [sp, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000760:	6082      	str	r2, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000762:	2401      	movs	r4, #1
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000764:	6143      	str	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000766:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800076a:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 3;
 800076c:	2303      	movs	r3, #3
  hadc1.Init.ContinuousConvMode = ENABLE;
 800076e:	60c4      	str	r4, [r0, #12]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000770:	61c2      	str	r2, [r0, #28]
  hadc1.Init.NbrOfConversion = 3;
 8000772:	6103      	str	r3, [r0, #16]

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000774:	f002 fa04 	bl	8002b80 <HAL_ADC_Init>
 8000778:	b108      	cbz	r0, 800077e <MX_ADC1_Init+0x32>
  {
    Error_Handler();
 800077a:	f001 fa65 	bl	8001c48 <Error_Handler>
  }
  /**Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800077e:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000780:	a901      	add	r1, sp, #4
 8000782:	4810      	ldr	r0, [pc, #64]	; (80007c4 <MX_ADC1_Init+0x78>)
  sConfig.Channel = ADC_CHANNEL_1;
 8000784:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000786:	9402      	str	r4, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000788:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800078a:	f002 f861 	bl	8002850 <HAL_ADC_ConfigChannel>
 800078e:	b108      	cbz	r0, 8000794 <MX_ADC1_Init+0x48>
  {
    Error_Handler();
 8000790:	f001 fa5a 	bl	8001c48 <Error_Handler>
  }

  	/**Configure for the selected ADC regular channel to be converted.
    */
    sConfig.Channel = ADC_CHANNEL_2;
 8000794:	2302      	movs	r3, #2
    sConfig.Rank = ADC_REGULAR_RANK_2;
    //sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000796:	a901      	add	r1, sp, #4
 8000798:	480a      	ldr	r0, [pc, #40]	; (80007c4 <MX_ADC1_Init+0x78>)
    sConfig.Channel = ADC_CHANNEL_2;
 800079a:	9301      	str	r3, [sp, #4]
    sConfig.Rank = ADC_REGULAR_RANK_2;
 800079c:	9302      	str	r3, [sp, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800079e:	f002 f857 	bl	8002850 <HAL_ADC_ConfigChannel>
 80007a2:	b108      	cbz	r0, 80007a8 <MX_ADC1_Init+0x5c>
    {
      Error_Handler();
 80007a4:	f001 fa50 	bl	8001c48 <Error_Handler>

	#endif

    /**Configure for the selected ADC regular channel to be converted.
    */
    sConfig.Channel = ADC_CHANNEL_5;
 80007a8:	2305      	movs	r3, #5
 80007aa:	9301      	str	r3, [sp, #4]
    sConfig.Rank = ADC_REGULAR_RANK_3;
 80007ac:	2303      	movs	r3, #3
    //sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ae:	a901      	add	r1, sp, #4
 80007b0:	4804      	ldr	r0, [pc, #16]	; (80007c4 <MX_ADC1_Init+0x78>)
    sConfig.Rank = ADC_REGULAR_RANK_3;
 80007b2:	9302      	str	r3, [sp, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b4:	f002 f84c 	bl	8002850 <HAL_ADC_ConfigChannel>
 80007b8:	b108      	cbz	r0, 80007be <MX_ADC1_Init+0x72>
    {
      Error_Handler();
 80007ba:	f001 fa45 	bl	8001c48 <Error_Handler>
		  {
			Error_Handler();
		  }
	#endif

}
 80007be:	b004      	add	sp, #16
 80007c0:	bd10      	pop	{r4, pc}
 80007c2:	bf00      	nop
 80007c4:	20000730 	.word	0x20000730
 80007c8:	40012400 	.word	0x40012400

080007cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007cc:	b530      	push	{r4, r5, lr}
 80007ce:	4605      	mov	r5, r0
 80007d0:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d2:	2210      	movs	r2, #16
 80007d4:	2100      	movs	r1, #0
 80007d6:	a802      	add	r0, sp, #8
 80007d8:	f004 ff5a 	bl	8005690 <memset>
  if(adcHandle->Instance==ADC1)
 80007dc:	682a      	ldr	r2, [r5, #0]
 80007de:	4b22      	ldr	r3, [pc, #136]	; (8000868 <HAL_ADC_MspInit+0x9c>)
 80007e0:	429a      	cmp	r2, r3
 80007e2:	d13e      	bne.n	8000862 <HAL_ADC_MspInit+0x96>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007e4:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80007e8:	699a      	ldr	r2, [r3, #24]
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = V_OUT_Pin|C_OUT_Pin|V_IN_Pin|V_IN_WAVE_DETECTOR_Pin 
                          |DC_FEEDBACK_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ea:	4820      	ldr	r0, [pc, #128]	; (800086c <HAL_ADC_MspInit+0xa0>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80007f0:	619a      	str	r2, [r3, #24]
 80007f2:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f4:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007f6:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80007fa:	9200      	str	r2, [sp, #0]
 80007fc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fe:	699a      	ldr	r2, [r3, #24]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000800:	4c1b      	ldr	r4, [pc, #108]	; (8000870 <HAL_ADC_MspInit+0xa4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000802:	f042 0204 	orr.w	r2, r2, #4
 8000806:	619a      	str	r2, [r3, #24]
 8000808:	699b      	ldr	r3, [r3, #24]
 800080a:	f003 0304 	and.w	r3, r3, #4
 800080e:	9301      	str	r3, [sp, #4]
 8000810:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = V_OUT_Pin|C_OUT_Pin|V_IN_Pin|V_IN_WAVE_DETECTOR_Pin 
 8000812:	233e      	movs	r3, #62	; 0x3e
 8000814:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000816:	2303      	movs	r3, #3
 8000818:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081a:	f002 ff1f 	bl	800365c <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 800081e:	4b15      	ldr	r3, [pc, #84]	; (8000874 <HAL_ADC_MspInit+0xa8>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000820:	4620      	mov	r0, r4
    hdma_adc1.Instance = DMA1_Channel1;
 8000822:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000824:	2300      	movs	r3, #0
 8000826:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000828:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800082a:	2380      	movs	r3, #128	; 0x80
 800082c:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800082e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000832:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000834:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000838:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800083a:	2320      	movs	r3, #32
 800083c:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800083e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000842:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000844:	f002 fb24 	bl	8002e90 <HAL_DMA_Init>
 8000848:	b108      	cbz	r0, 800084e <HAL_ADC_MspInit+0x82>
    {
      Error_Handler();
 800084a:	f001 f9fd 	bl	8001c48 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800084e:	622c      	str	r4, [r5, #32]

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 3, 1);
 8000850:	2012      	movs	r0, #18
 8000852:	2201      	movs	r2, #1
 8000854:	2103      	movs	r1, #3
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000856:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 3, 1);
 8000858:	f002 fa8e 	bl	8002d78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800085c:	2012      	movs	r0, #18
 800085e:	f002 facd 	bl	8002dfc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000862:	b007      	add	sp, #28
 8000864:	bd30      	pop	{r4, r5, pc}
 8000866:	bf00      	nop
 8000868:	40012400 	.word	0x40012400
 800086c:	40010800 	.word	0x40010800
 8000870:	20000760 	.word	0x20000760
 8000874:	40020008 	.word	0x40020008

08000878 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000878:	b508      	push	{r3, lr}

  hcrc.Instance = CRC;
 800087a:	4805      	ldr	r0, [pc, #20]	; (8000890 <MX_CRC_Init+0x18>)
 800087c:	4b05      	ldr	r3, [pc, #20]	; (8000894 <MX_CRC_Init+0x1c>)
 800087e:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000880:	f002 fae8 	bl	8002e54 <HAL_CRC_Init>
 8000884:	b118      	cbz	r0, 800088e <MX_CRC_Init+0x16>
  {
    Error_Handler();
  }

}
 8000886:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800088a:	f001 b9dd 	b.w	8001c48 <Error_Handler>
 800088e:	bd08      	pop	{r3, pc}
 8000890:	200007a4 	.word	0x200007a4
 8000894:	40023000 	.word	0x40023000

08000898 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 8000898:	6802      	ldr	r2, [r0, #0]
 800089a:	4b08      	ldr	r3, [pc, #32]	; (80008bc <HAL_CRC_MspInit+0x24>)
{
 800089c:	b082      	sub	sp, #8
  if(crcHandle->Instance==CRC)
 800089e:	429a      	cmp	r2, r3
 80008a0:	d10a      	bne.n	80008b8 <HAL_CRC_MspInit+0x20>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80008a2:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 80008a6:	695a      	ldr	r2, [r3, #20]
 80008a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80008ac:	615a      	str	r2, [r3, #20]
 80008ae:	695b      	ldr	r3, [r3, #20]
 80008b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008b4:	9301      	str	r3, [sp, #4]
 80008b6:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80008b8:	b002      	add	sp, #8
 80008ba:	4770      	bx	lr
 80008bc:	40023000 	.word	0x40023000

080008c0 <StartADC>:
//uint32_t adc_cnt1=0;

void StartADC(){
	//HAL_ADC_Start_IT(&hadc);
	//ADC->CCR |= ADC_CCR_TSEN | ADC_CCR_VREFEN;
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*) &ADC_Data,ADC_ChannelCnt);
 80008c0:	2203      	movs	r2, #3
 80008c2:	4902      	ldr	r1, [pc, #8]	; (80008cc <StartADC+0xc>)
 80008c4:	4802      	ldr	r0, [pc, #8]	; (80008d0 <StartADC+0x10>)
 80008c6:	f002 b8a9 	b.w	8002a1c <HAL_ADC_Start_DMA>
 80008ca:	bf00      	nop
 80008cc:	200007b8 	.word	0x200007b8
 80008d0:	20000730 	.word	0x20000730

080008d4 <ResetV_data>:

//******* ADC **********//

//******* AMPLITUDE **********//
void ResetV_data() {
	 V_1=0;
 80008d4:	2300      	movs	r3, #0
 80008d6:	4a0d      	ldr	r2, [pc, #52]	; (800090c <ResetV_data+0x38>)
	 V_Cnt[1]=1;
	 V_Cnt[2]=1;
	 V_Cnt[3]=1;

	 V_Out_Cnt=1;
	 V_Out_RawData=0;
 80008d8:	2000      	movs	r0, #0
	 V_1=0;
 80008da:	6013      	str	r3, [r2, #0]
	 V_2=0;
 80008dc:	4a0c      	ldr	r2, [pc, #48]	; (8000910 <ResetV_data+0x3c>)
	 V_Out_RawData=0;
 80008de:	2100      	movs	r1, #0
	 V_2=0;
 80008e0:	6013      	str	r3, [r2, #0]
	 V_3=0;
 80008e2:	4a0c      	ldr	r2, [pc, #48]	; (8000914 <ResetV_data+0x40>)
 80008e4:	6013      	str	r3, [r2, #0]
	 V_4=0;
 80008e6:	4a0c      	ldr	r2, [pc, #48]	; (8000918 <ResetV_data+0x44>)
 80008e8:	6013      	str	r3, [r2, #0]
	 V_Cnt[0]=1;
 80008ea:	2301      	movs	r3, #1
 80008ec:	4a0b      	ldr	r2, [pc, #44]	; (800091c <ResetV_data+0x48>)
 80008ee:	6013      	str	r3, [r2, #0]
	 V_Cnt[1]=1;
 80008f0:	6053      	str	r3, [r2, #4]
	 V_Cnt[2]=1;
 80008f2:	6093      	str	r3, [r2, #8]
	 V_Cnt[3]=1;
 80008f4:	60d3      	str	r3, [r2, #12]
	 V_Out_Cnt=1;
 80008f6:	4a0a      	ldr	r2, [pc, #40]	; (8000920 <ResetV_data+0x4c>)
 80008f8:	6013      	str	r3, [r2, #0]
	 V_Out_RawData=0;
 80008fa:	4a0a      	ldr	r2, [pc, #40]	; (8000924 <ResetV_data+0x50>)
 80008fc:	e9c2 0100 	strd	r0, r1, [r2]

	 I_Out_Cnt=1;
 8000900:	4a09      	ldr	r2, [pc, #36]	; (8000928 <ResetV_data+0x54>)
 8000902:	6013      	str	r3, [r2, #0]
	 I_Out_RawData=0;
 8000904:	4b09      	ldr	r3, [pc, #36]	; (800092c <ResetV_data+0x58>)
 8000906:	e9c3 0100 	strd	r0, r1, [r3]
 800090a:	4770      	bx	lr
 800090c:	20000028 	.word	0x20000028
 8000910:	2000002c 	.word	0x2000002c
 8000914:	20000030 	.word	0x20000030
 8000918:	20000034 	.word	0x20000034
 800091c:	20000038 	.word	0x20000038
 8000920:	20000048 	.word	0x20000048
 8000924:	200006b8 	.word	0x200006b8
 8000928:	20000000 	.word	0x20000000
 800092c:	200006a8 	.word	0x200006a8

08000930 <CalcNewAmp>:
	//
}

float CalcNewAmp(uint32_t V_curr, uint32_t V_etalon) {
	float fRes=1;
	if (V_curr>V_etalon) {
 8000930:	4288      	cmp	r0, r1
float CalcNewAmp(uint32_t V_curr, uint32_t V_etalon) {
 8000932:	b510      	push	{r4, lr}
	if (V_curr>V_etalon) {
 8000934:	d923      	bls.n	800097e <CalcNewAmp+0x4e>
		fRes=fRes-(float)((V_curr-V_etalon)*Amp_CoefPlus);
 8000936:	1a40      	subs	r0, r0, r1
 8000938:	f7ff fcca 	bl	80002d0 <__aeabi_ui2f>
 800093c:	4913      	ldr	r1, [pc, #76]	; (800098c <CalcNewAmp+0x5c>)
 800093e:	f7ff fd1f 	bl	8000380 <__aeabi_fmul>
 8000942:	4601      	mov	r1, r0
 8000944:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8000948:	f7ff fc10 	bl	800016c <__aeabi_fsub>
	}
	if (V_curr<V_etalon) {
		fRes=fRes+(float)((V_etalon-V_curr)*Amp_CoefMinus);
	}

	if (fRes>Amp_max) {
 800094c:	4910      	ldr	r1, [pc, #64]	; (8000990 <CalcNewAmp+0x60>)
		fRes=fRes+(float)((V_etalon-V_curr)*Amp_CoefMinus);
 800094e:	4604      	mov	r4, r0
	if (fRes>Amp_max) {
 8000950:	f7ff fed2 	bl	80006f8 <__aeabi_fcmpgt>
 8000954:	b9b8      	cbnz	r0, 8000986 <CalcNewAmp+0x56>
		fRes=Amp_max;
	}
	if (fRes<Amp_min) {
 8000956:	490f      	ldr	r1, [pc, #60]	; (8000994 <CalcNewAmp+0x64>)
 8000958:	4620      	mov	r0, r4
 800095a:	f7ff feaf 	bl	80006bc <__aeabi_fcmplt>
 800095e:	b100      	cbz	r0, 8000962 <CalcNewAmp+0x32>
		fRes=Amp_min;
 8000960:	4c0c      	ldr	r4, [pc, #48]	; (8000994 <CalcNewAmp+0x64>)
	}

	return fRes;
}
 8000962:	4620      	mov	r0, r4
 8000964:	bd10      	pop	{r4, pc}
		fRes=fRes+(float)((V_etalon-V_curr)*Amp_CoefMinus);
 8000966:	1a08      	subs	r0, r1, r0
 8000968:	f7ff fcb2 	bl	80002d0 <__aeabi_ui2f>
 800096c:	4907      	ldr	r1, [pc, #28]	; (800098c <CalcNewAmp+0x5c>)
 800096e:	f7ff fd07 	bl	8000380 <__aeabi_fmul>
 8000972:	4601      	mov	r1, r0
 8000974:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8000978:	f7ff fbfa 	bl	8000170 <__addsf3>
 800097c:	e7e6      	b.n	800094c <CalcNewAmp+0x1c>
	if (V_curr<V_etalon) {
 800097e:	d3f2      	bcc.n	8000966 <CalcNewAmp+0x36>
	float fRes=1;
 8000980:	f04f 547e 	mov.w	r4, #1065353216	; 0x3f800000
 8000984:	e7ed      	b.n	8000962 <CalcNewAmp+0x32>
		fRes=Amp_max;
 8000986:	4c02      	ldr	r4, [pc, #8]	; (8000990 <CalcNewAmp+0x60>)
 8000988:	e7eb      	b.n	8000962 <CalcNewAmp+0x32>
 800098a:	bf00      	nop
 800098c:	3999999a 	.word	0x3999999a
 8000990:	3fcccccd 	.word	0x3fcccccd
 8000994:	3ecccccd 	.word	0x3ecccccd

08000998 <CalcNewAmpByStep>:

#ifdef AMP_CORRECTION_TYPE_STEP
float CalcNewAmpByStep(float CurrAmp, float TargetAmp) {
 8000998:	b538      	push	{r3, r4, r5, lr}
 800099a:	4605      	mov	r5, r0
 800099c:	460c      	mov	r4, r1
	float fRes=CurrAmp;
	if (TargetAmp>CurrAmp) {
 800099e:	f7ff fe8d 	bl	80006bc <__aeabi_fcmplt>
 80009a2:	b160      	cbz	r0, 80009be <CalcNewAmpByStep+0x26>
		fRes=fRes+amp_correction_step;
 80009a4:	490e      	ldr	r1, [pc, #56]	; (80009e0 <CalcNewAmpByStep+0x48>)
 80009a6:	4628      	mov	r0, r5
 80009a8:	f7ff fbe2 	bl	8000170 <__addsf3>
 80009ac:	4605      	mov	r5, r0
		if (fRes>=TargetAmp) {
 80009ae:	4601      	mov	r1, r0
 80009b0:	4620      	mov	r0, r4
 80009b2:	f7ff fe8d 	bl	80006d0 <__aeabi_fcmple>
		}
		return fRes;
	}
	if (TargetAmp<CurrAmp) {
		fRes=fRes-amp_correction_step;
		if (fRes<=TargetAmp) {
 80009b6:	b900      	cbnz	r0, 80009ba <CalcNewAmpByStep+0x22>
			fRes=TargetAmp;
		}
		return fRes;
	}
	return fRes;
 80009b8:	462c      	mov	r4, r5
}
 80009ba:	4620      	mov	r0, r4
 80009bc:	bd38      	pop	{r3, r4, r5, pc}
	if (TargetAmp<CurrAmp) {
 80009be:	4621      	mov	r1, r4
 80009c0:	4628      	mov	r0, r5
 80009c2:	f7ff fe99 	bl	80006f8 <__aeabi_fcmpgt>
 80009c6:	2800      	cmp	r0, #0
 80009c8:	d0f6      	beq.n	80009b8 <CalcNewAmpByStep+0x20>
		fRes=fRes-amp_correction_step;
 80009ca:	4905      	ldr	r1, [pc, #20]	; (80009e0 <CalcNewAmpByStep+0x48>)
 80009cc:	4628      	mov	r0, r5
 80009ce:	f7ff fbcd 	bl	800016c <__aeabi_fsub>
 80009d2:	4605      	mov	r5, r0
		if (fRes<=TargetAmp) {
 80009d4:	4601      	mov	r1, r0
 80009d6:	4620      	mov	r0, r4
 80009d8:	f7ff fe84 	bl	80006e4 <__aeabi_fcmpge>
 80009dc:	e7eb      	b.n	80009b6 <CalcNewAmpByStep+0x1e>
 80009de:	bf00      	nop
 80009e0:	3bc49ba6 	.word	0x3bc49ba6

080009e4 <asqrt>:
  op = x;
  res = 0;

  /* "one" starts at the highest power of four <= than the argument. */

  one = 1 << 30;	/* second-to-top bit set */
 80009e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
uint16_t asqrt(uint32_t x) {
 80009e8:	b530      	push	{r4, r5, lr}
  while (one > op) one >>= 2;
 80009ea:	4283      	cmp	r3, r0
 80009ec:	dc05      	bgt.n	80009fa <asqrt+0x16>
 80009ee:	2200      	movs	r2, #0
  while (one != 0) {
    if (op >= res + one) {
      op = op - (res + one);
      res = res +  2 * one;
    }
    res /= 2;
 80009f0:	2402      	movs	r4, #2
    one /= 4;
 80009f2:	2504      	movs	r5, #4
  while (one != 0) {
 80009f4:	b91b      	cbnz	r3, 80009fe <asqrt+0x1a>
  }
  return (uint16_t) (res);
}
 80009f6:	b290      	uxth	r0, r2
 80009f8:	bd30      	pop	{r4, r5, pc}
  while (one > op) one >>= 2;
 80009fa:	109b      	asrs	r3, r3, #2
 80009fc:	e7f5      	b.n	80009ea <asqrt+0x6>
    if (op >= res + one) {
 80009fe:	18d1      	adds	r1, r2, r3
 8000a00:	4288      	cmp	r0, r1
      res = res +  2 * one;
 8000a02:	bfa4      	itt	ge
 8000a04:	185a      	addge	r2, r3, r1
      op = op - (res + one);
 8000a06:	1a40      	subge	r0, r0, r1
    res /= 2;
 8000a08:	fb92 f2f4 	sdiv	r2, r2, r4
    one /= 4;
 8000a0c:	fb93 f3f5 	sdiv	r3, r3, r5
 8000a10:	e7f0      	b.n	80009f4 <asqrt+0x10>
	...

08000a14 <CalcAc_I_ByWave>:


void CalcAc_I_ByWave() {
 8000a14:	b538      	push	{r3, r4, r5, lr}
	// calc AC data for one wave form'
	#ifdef Detect_ZeroI_Point
		ZeroI_point=ADC_Data[1]; // Store last value of V_out via zero point
	#endif
	I_Out = (uint32_t) (I_Out_RawData_temp / I_Out_Cnt_temp);
 8000a16:	4a0c      	ldr	r2, [pc, #48]	; (8000a48 <CalcAc_I_ByWave+0x34>)
 8000a18:	4b0c      	ldr	r3, [pc, #48]	; (8000a4c <CalcAc_I_ByWave+0x38>)
 8000a1a:	4c0d      	ldr	r4, [pc, #52]	; (8000a50 <CalcAc_I_ByWave+0x3c>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	6812      	ldr	r2, [r2, #0]
 8000a20:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a24:	6023      	str	r3, [r4, #0]
	I_Out = asqrt(I_Out);
 8000a26:	6820      	ldr	r0, [r4, #0]
 8000a28:	f7ff ffdc 	bl	80009e4 <asqrt>
	I_Out = (uint32_t) (I_RATIO * I_Out);
 8000a2c:	4b09      	ldr	r3, [pc, #36]	; (8000a54 <CalcAc_I_ByWave+0x40>)
	I_Out = asqrt(I_Out);
 8000a2e:	6020      	str	r0, [r4, #0]
	I_Out = (uint32_t) (I_RATIO * I_Out);
 8000a30:	6820      	ldr	r0, [r4, #0]
 8000a32:	681d      	ldr	r5, [r3, #0]
 8000a34:	f7ff fc4c 	bl	80002d0 <__aeabi_ui2f>
 8000a38:	4629      	mov	r1, r5
 8000a3a:	f7ff fca1 	bl	8000380 <__aeabi_fmul>
 8000a3e:	f7ff fe65 	bl	800070c <__aeabi_f2uiz>
 8000a42:	6020      	str	r0, [r4, #0]
 8000a44:	bd38      	pop	{r3, r4, r5, pc}
 8000a46:	bf00      	nop
 8000a48:	200006e8 	.word	0x200006e8
 8000a4c:	200006ec 	.word	0x200006ec
 8000a50:	200006a0 	.word	0x200006a0
 8000a54:	20000004 	.word	0x20000004

08000a58 <CalcAc_V_ByWave>:
}


void CalcAc_V_ByWave() {
 8000a58:	b538      	push	{r3, r4, r5, lr}
	// calc AC data for one wave form'
	#ifdef Detect_ZeroV_Point
		ZeroV_point=ADC_Data[0]; // Store last value of V_out via zero point
	#endif
	V_Out = (uint32_t) (V_Out_RawData_temp / V_Out_Cnt_temp);
 8000a5a:	4a0c      	ldr	r2, [pc, #48]	; (8000a8c <CalcAc_V_ByWave+0x34>)
 8000a5c:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <CalcAc_V_ByWave+0x38>)
 8000a5e:	4c0d      	ldr	r4, [pc, #52]	; (8000a94 <CalcAc_V_ByWave+0x3c>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	6812      	ldr	r2, [r2, #0]
 8000a64:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a68:	6023      	str	r3, [r4, #0]
	V_Out = asqrt(V_Out);
 8000a6a:	6820      	ldr	r0, [r4, #0]
 8000a6c:	f7ff ffba 	bl	80009e4 <asqrt>
	V_Out = (uint32_t) (V_RATIO * V_Out);
 8000a70:	4b09      	ldr	r3, [pc, #36]	; (8000a98 <CalcAc_V_ByWave+0x40>)
	V_Out = asqrt(V_Out);
 8000a72:	6020      	str	r0, [r4, #0]
	V_Out = (uint32_t) (V_RATIO * V_Out);
 8000a74:	6820      	ldr	r0, [r4, #0]
 8000a76:	681d      	ldr	r5, [r3, #0]
 8000a78:	f7ff fc2a 	bl	80002d0 <__aeabi_ui2f>
 8000a7c:	4629      	mov	r1, r5
 8000a7e:	f7ff fc7f 	bl	8000380 <__aeabi_fmul>
 8000a82:	f7ff fe43 	bl	800070c <__aeabi_f2uiz>
 8000a86:	6020      	str	r0, [r4, #0]
 8000a88:	bd38      	pop	{r3, r4, r5, pc}
 8000a8a:	bf00      	nop
 8000a8c:	2000070c 	.word	0x2000070c
 8000a90:	20000710 	.word	0x20000710
 8000a94:	200006b0 	.word	0x200006b0
 8000a98:	2000004c 	.word	0x2000004c

08000a9c <ReadTempValue>:
		 DC_DataAverage=(DC_Data_temp/DC_DataCnt_temp);
	#endif
}

void ReadTempValue() {
		V_1_temp=V_1;
 8000a9c:	4b18      	ldr	r3, [pc, #96]	; (8000b00 <ReadTempValue+0x64>)
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	4b18      	ldr	r3, [pc, #96]	; (8000b04 <ReadTempValue+0x68>)
 8000aa2:	601a      	str	r2, [r3, #0]
		V_2_temp=V_2;
 8000aa4:	4b18      	ldr	r3, [pc, #96]	; (8000b08 <ReadTempValue+0x6c>)
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	4b18      	ldr	r3, [pc, #96]	; (8000b0c <ReadTempValue+0x70>)
 8000aaa:	601a      	str	r2, [r3, #0]
		V_3_temp=V_3;
 8000aac:	4b18      	ldr	r3, [pc, #96]	; (8000b10 <ReadTempValue+0x74>)
 8000aae:	681a      	ldr	r2, [r3, #0]
 8000ab0:	4b18      	ldr	r3, [pc, #96]	; (8000b14 <ReadTempValue+0x78>)
 8000ab2:	601a      	str	r2, [r3, #0]
		V_4_temp=V_4;
 8000ab4:	4b18      	ldr	r3, [pc, #96]	; (8000b18 <ReadTempValue+0x7c>)
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	4b18      	ldr	r3, [pc, #96]	; (8000b1c <ReadTempValue+0x80>)
 8000aba:	601a      	str	r2, [r3, #0]

		Vcnt_1_temp=V_Cnt[0];
 8000abc:	4b18      	ldr	r3, [pc, #96]	; (8000b20 <ReadTempValue+0x84>)
 8000abe:	4a19      	ldr	r2, [pc, #100]	; (8000b24 <ReadTempValue+0x88>)
 8000ac0:	6819      	ldr	r1, [r3, #0]
 8000ac2:	6011      	str	r1, [r2, #0]
		Vcnt_2_temp=V_Cnt[1];
 8000ac4:	6859      	ldr	r1, [r3, #4]
 8000ac6:	4a18      	ldr	r2, [pc, #96]	; (8000b28 <ReadTempValue+0x8c>)
 8000ac8:	6011      	str	r1, [r2, #0]
		Vcnt_3_temp=V_Cnt[2];
 8000aca:	6899      	ldr	r1, [r3, #8]
 8000acc:	4a17      	ldr	r2, [pc, #92]	; (8000b2c <ReadTempValue+0x90>)
 8000ace:	6011      	str	r1, [r2, #0]
		Vcnt_4_temp=V_Cnt[3];
 8000ad0:	68da      	ldr	r2, [r3, #12]
 8000ad2:	4b17      	ldr	r3, [pc, #92]	; (8000b30 <ReadTempValue+0x94>)
 8000ad4:	601a      	str	r2, [r3, #0]

		I_Out_RawData_temp=I_Out_RawData;
 8000ad6:	4b17      	ldr	r3, [pc, #92]	; (8000b34 <ReadTempValue+0x98>)
 8000ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000adc:	4b16      	ldr	r3, [pc, #88]	; (8000b38 <ReadTempValue+0x9c>)
 8000ade:	601a      	str	r2, [r3, #0]
		V_Out_RawData_temp=V_Out_RawData;
 8000ae0:	4b16      	ldr	r3, [pc, #88]	; (8000b3c <ReadTempValue+0xa0>)
 8000ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ae6:	4b16      	ldr	r3, [pc, #88]	; (8000b40 <ReadTempValue+0xa4>)
 8000ae8:	601a      	str	r2, [r3, #0]
		I_Out_Cnt_temp=I_Out_Cnt;
 8000aea:	4b16      	ldr	r3, [pc, #88]	; (8000b44 <ReadTempValue+0xa8>)
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	4b16      	ldr	r3, [pc, #88]	; (8000b48 <ReadTempValue+0xac>)
 8000af0:	601a      	str	r2, [r3, #0]
		V_Out_Cnt_temp=V_Out_Cnt;
 8000af2:	4b16      	ldr	r3, [pc, #88]	; (8000b4c <ReadTempValue+0xb0>)
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	4b16      	ldr	r3, [pc, #88]	; (8000b50 <ReadTempValue+0xb4>)
 8000af8:	601a      	str	r2, [r3, #0]
		#ifdef USE_VREF
			V_5_temp=V_5;
			Vcnt_5_temp=V_Cnt[4];
	    #endif

		ResetV_data();
 8000afa:	f7ff beeb 	b.w	80008d4 <ResetV_data>
 8000afe:	bf00      	nop
 8000b00:	20000028 	.word	0x20000028
 8000b04:	200006fc 	.word	0x200006fc
 8000b08:	2000002c 	.word	0x2000002c
 8000b0c:	20000700 	.word	0x20000700
 8000b10:	20000030 	.word	0x20000030
 8000b14:	20000704 	.word	0x20000704
 8000b18:	20000034 	.word	0x20000034
 8000b1c:	20000708 	.word	0x20000708
 8000b20:	20000038 	.word	0x20000038
 8000b24:	20000714 	.word	0x20000714
 8000b28:	20000718 	.word	0x20000718
 8000b2c:	2000071c 	.word	0x2000071c
 8000b30:	20000720 	.word	0x20000720
 8000b34:	200006a8 	.word	0x200006a8
 8000b38:	200006ec 	.word	0x200006ec
 8000b3c:	200006b8 	.word	0x200006b8
 8000b40:	20000710 	.word	0x20000710
 8000b44:	20000000 	.word	0x20000000
 8000b48:	200006e8 	.word	0x200006e8
 8000b4c:	20000048 	.word	0x20000048
 8000b50:	2000070c 	.word	0x2000070c

08000b54 <UpdateAmplitudeByV>:
}

void UpdateAmplitudeByV() {
 8000b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//store value in temp
	//ReadTempValue()
	//

	CalcAc_V_ByWave();
 8000b56:	f7ff ff7f 	bl	8000a58 <CalcAc_V_ByWave>
	CalcAc_I_ByWave();
 8000b5a:	f7ff ff5b 	bl	8000a14 <CalcAc_I_ByWave>
	CalcDC_Average();

	#ifndef USE_VREF_FOR_ADC_CORRECTION
		V_1_temp=(uint32_t) (V_1_temp/Vcnt_1_temp);
 8000b5e:	4b39      	ldr	r3, [pc, #228]	; (8000c44 <UpdateAmplitudeByV+0xf0>)
 8000b60:	4939      	ldr	r1, [pc, #228]	; (8000c48 <UpdateAmplitudeByV+0xf4>)
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	6809      	ldr	r1, [r1, #0]
		V_2_temp=(uint32_t) (V_2_temp/Vcnt_2_temp);
 8000b66:	4d39      	ldr	r5, [pc, #228]	; (8000c4c <UpdateAmplitudeByV+0xf8>)
		V_1_temp=(uint32_t) (V_1_temp/Vcnt_1_temp);
 8000b68:	fbb2 f2f1 	udiv	r2, r2, r1
		V_2_temp=(uint32_t) (V_2_temp/Vcnt_2_temp);
 8000b6c:	4938      	ldr	r1, [pc, #224]	; (8000c50 <UpdateAmplitudeByV+0xfc>)
		V_1_temp=(uint32_t) (V_1_temp/Vcnt_1_temp);
 8000b6e:	601a      	str	r2, [r3, #0]
		V_2_temp=(uint32_t) (V_2_temp/Vcnt_2_temp);
 8000b70:	682a      	ldr	r2, [r5, #0]
 8000b72:	6809      	ldr	r1, [r1, #0]
		V_3_temp=(uint32_t) (V_3_temp/Vcnt_3_temp);
 8000b74:	4e37      	ldr	r6, [pc, #220]	; (8000c54 <UpdateAmplitudeByV+0x100>)
		V_2_temp=(uint32_t) (V_2_temp/Vcnt_2_temp);
 8000b76:	fbb2 f2f1 	udiv	r2, r2, r1
		V_3_temp=(uint32_t) (V_3_temp/Vcnt_3_temp);
 8000b7a:	4937      	ldr	r1, [pc, #220]	; (8000c58 <UpdateAmplitudeByV+0x104>)
		V_2_temp=(uint32_t) (V_2_temp/Vcnt_2_temp);
 8000b7c:	602a      	str	r2, [r5, #0]
		V_3_temp=(uint32_t) (V_3_temp/Vcnt_3_temp);
 8000b7e:	6832      	ldr	r2, [r6, #0]
 8000b80:	6809      	ldr	r1, [r1, #0]
		V_4_temp=(uint32_t) (V_4_temp/Vcnt_4_temp);
 8000b82:	4f36      	ldr	r7, [pc, #216]	; (8000c5c <UpdateAmplitudeByV+0x108>)
		V_3_temp=(uint32_t) (V_3_temp/Vcnt_3_temp);
 8000b84:	fbb2 f2f1 	udiv	r2, r2, r1
		V_4_temp=(uint32_t) (V_4_temp/Vcnt_4_temp);
 8000b88:	4935      	ldr	r1, [pc, #212]	; (8000c60 <UpdateAmplitudeByV+0x10c>)
		V_3_temp=(uint32_t) (V_3_temp/Vcnt_3_temp);
 8000b8a:	6032      	str	r2, [r6, #0]
		V_4_temp=(uint32_t) (V_4_temp/Vcnt_4_temp);
 8000b8c:	683a      	ldr	r2, [r7, #0]
 8000b8e:	6809      	ldr	r1, [r1, #0]
		Sine_Amplitude_4=CalcNewAmp(V_4_temp,V4_etalon);
	#endif

	#ifdef AMP_CORRECTION_TYPE_STEP
		amp1_target=CalcNewAmp(V_1_temp,V1_etalon);
		Sine_Amplitude_1=CalcNewAmpByStep(Sine_Amplitude_1,amp1_target);
 8000b90:	4c34      	ldr	r4, [pc, #208]	; (8000c64 <UpdateAmplitudeByV+0x110>)
		V_4_temp=(uint32_t) (V_4_temp/Vcnt_4_temp);
 8000b92:	fbb2 f2f1 	udiv	r2, r2, r1
 8000b96:	603a      	str	r2, [r7, #0]
		amp1_target=CalcNewAmp(V_1_temp,V1_etalon);
 8000b98:	6818      	ldr	r0, [r3, #0]
 8000b9a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b9e:	f7ff fec7 	bl	8000930 <CalcNewAmp>
 8000ba2:	4b31      	ldr	r3, [pc, #196]	; (8000c68 <UpdateAmplitudeByV+0x114>)
 8000ba4:	4601      	mov	r1, r0
 8000ba6:	6018      	str	r0, [r3, #0]
		Sine_Amplitude_1=CalcNewAmpByStep(Sine_Amplitude_1,amp1_target);
 8000ba8:	6820      	ldr	r0, [r4, #0]
 8000baa:	f7ff fef5 	bl	8000998 <CalcNewAmpByStep>
 8000bae:	6020      	str	r0, [r4, #0]

		amp2_target=CalcNewAmp(V_2_temp,V2_etalon);
 8000bb0:	6828      	ldr	r0, [r5, #0]
 8000bb2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bb6:	f7ff febb 	bl	8000930 <CalcNewAmp>
		Sine_Amplitude_2=CalcNewAmpByStep(Sine_Amplitude_2,amp2_target);
 8000bba:	4d2c      	ldr	r5, [pc, #176]	; (8000c6c <UpdateAmplitudeByV+0x118>)
		amp2_target=CalcNewAmp(V_2_temp,V2_etalon);
 8000bbc:	4b2c      	ldr	r3, [pc, #176]	; (8000c70 <UpdateAmplitudeByV+0x11c>)
 8000bbe:	4601      	mov	r1, r0
 8000bc0:	6018      	str	r0, [r3, #0]
		Sine_Amplitude_2=CalcNewAmpByStep(Sine_Amplitude_2,amp2_target);
 8000bc2:	6828      	ldr	r0, [r5, #0]
 8000bc4:	f7ff fee8 	bl	8000998 <CalcNewAmpByStep>
 8000bc8:	6028      	str	r0, [r5, #0]

		amp3_target=CalcNewAmp(V_3_temp,V3_etalon);
 8000bca:	6830      	ldr	r0, [r6, #0]
 8000bcc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bd0:	f7ff feae 	bl	8000930 <CalcNewAmp>
		Sine_Amplitude_3=CalcNewAmpByStep(Sine_Amplitude_3,amp3_target);
 8000bd4:	4e27      	ldr	r6, [pc, #156]	; (8000c74 <UpdateAmplitudeByV+0x120>)
		amp3_target=CalcNewAmp(V_3_temp,V3_etalon);
 8000bd6:	4b28      	ldr	r3, [pc, #160]	; (8000c78 <UpdateAmplitudeByV+0x124>)
 8000bd8:	4601      	mov	r1, r0
 8000bda:	6018      	str	r0, [r3, #0]
		Sine_Amplitude_3=CalcNewAmpByStep(Sine_Amplitude_3,amp3_target);
 8000bdc:	6830      	ldr	r0, [r6, #0]
 8000bde:	f7ff fedb 	bl	8000998 <CalcNewAmpByStep>
 8000be2:	6030      	str	r0, [r6, #0]

		amp4_target=CalcNewAmp(V_4_temp,V4_etalon);
 8000be4:	6838      	ldr	r0, [r7, #0]
 8000be6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bea:	f7ff fea1 	bl	8000930 <CalcNewAmp>
		Sine_Amplitude_4=CalcNewAmpByStep(Sine_Amplitude_4,amp4_target);
 8000bee:	4f23      	ldr	r7, [pc, #140]	; (8000c7c <UpdateAmplitudeByV+0x128>)
		amp4_target=CalcNewAmp(V_4_temp,V4_etalon);
 8000bf0:	4b23      	ldr	r3, [pc, #140]	; (8000c80 <UpdateAmplitudeByV+0x12c>)
 8000bf2:	4601      	mov	r1, r0
 8000bf4:	6018      	str	r0, [r3, #0]
		Sine_Amplitude_4=CalcNewAmpByStep(Sine_Amplitude_4,amp4_target);
 8000bf6:	6838      	ldr	r0, [r7, #0]
 8000bf8:	f7ff fece 	bl	8000998 <CalcNewAmpByStep>
 8000bfc:	6038      	str	r0, [r7, #0]
	#endif

	#ifdef AMP_PROTECTION
		uint16_t AverageAmplitude=(uint16_t) (100*(float)(Sine_Amplitude_4+Sine_Amplitude_3+Sine_Amplitude_2+Sine_Amplitude_1));
 8000bfe:	6838      	ldr	r0, [r7, #0]
 8000c00:	6831      	ldr	r1, [r6, #0]
 8000c02:	682e      	ldr	r6, [r5, #0]
 8000c04:	6825      	ldr	r5, [r4, #0]
		if ((AMP_BLOCKED==0) && ((AverageAmplitude>=AMP_PROTECTION_MAX) || (AverageAmplitude<=AMP_PROTECTION_MIN))) {
 8000c06:	4c1f      	ldr	r4, [pc, #124]	; (8000c84 <UpdateAmplitudeByV+0x130>)
 8000c08:	6823      	ldr	r3, [r4, #0]
 8000c0a:	b9d3      	cbnz	r3, 8000c42 <UpdateAmplitudeByV+0xee>
		uint16_t AverageAmplitude=(uint16_t) (100*(float)(Sine_Amplitude_4+Sine_Amplitude_3+Sine_Amplitude_2+Sine_Amplitude_1));
 8000c0c:	f7ff fab0 	bl	8000170 <__addsf3>
 8000c10:	4631      	mov	r1, r6
 8000c12:	f7ff faad 	bl	8000170 <__addsf3>
 8000c16:	4629      	mov	r1, r5
 8000c18:	f7ff faaa 	bl	8000170 <__addsf3>
 8000c1c:	491a      	ldr	r1, [pc, #104]	; (8000c88 <UpdateAmplitudeByV+0x134>)
 8000c1e:	f7ff fbaf 	bl	8000380 <__aeabi_fmul>
 8000c22:	f7ff fd73 	bl	800070c <__aeabi_f2uiz>
		if ((AMP_BLOCKED==0) && ((AverageAmplitude>=AMP_PROTECTION_MAX) || (AverageAmplitude<=AMP_PROTECTION_MIN))) {
 8000c26:	38c9      	subs	r0, #201	; 0xc9
 8000c28:	b280      	uxth	r0, r0
 8000c2a:	f5b0 7fc7 	cmp.w	r0, #398	; 0x18e
 8000c2e:	d908      	bls.n	8000c42 <UpdateAmplitudeByV+0xee>
			AMP_PROTECTION_CNT++;
 8000c30:	4a16      	ldr	r2, [pc, #88]	; (8000c8c <UpdateAmplitudeByV+0x138>)
 8000c32:	6813      	ldr	r3, [r2, #0]
 8000c34:	3301      	adds	r3, #1
			if (AMP_PROTECTION_CNT>AMP_PROTECTION_MINMAX_CNT) {
 8000c36:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
			AMP_PROTECTION_CNT++;
 8000c3a:	6013      	str	r3, [r2, #0]
				AMP_BLOCKED=1;
 8000c3c:	bfc4      	itt	gt
 8000c3e:	2301      	movgt	r3, #1
 8000c40:	6023      	strgt	r3, [r4, #0]
 8000c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c44:	200006fc 	.word	0x200006fc
 8000c48:	20000714 	.word	0x20000714
 8000c4c:	20000700 	.word	0x20000700
 8000c50:	20000718 	.word	0x20000718
 8000c54:	20000704 	.word	0x20000704
 8000c58:	2000071c 	.word	0x2000071c
 8000c5c:	20000708 	.word	0x20000708
 8000c60:	20000720 	.word	0x20000720
 8000c64:	20000018 	.word	0x20000018
 8000c68:	20000050 	.word	0x20000050
 8000c6c:	2000001c 	.word	0x2000001c
 8000c70:	20000054 	.word	0x20000054
 8000c74:	20000020 	.word	0x20000020
 8000c78:	20000058 	.word	0x20000058
 8000c7c:	20000024 	.word	0x20000024
 8000c80:	2000005c 	.word	0x2000005c
 8000c84:	20000694 	.word	0x20000694
 8000c88:	42c80000 	.word	0x42c80000
 8000c8c:	20000698 	.word	0x20000698

08000c90 <CheckV_Feedback>:
}

void CheckV_Feedback() {
	//	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,GPIO_PIN_RESET);
		///Calc I_out data AC coltage
			I_Out_Cnt++;
 8000c90:	4a2a      	ldr	r2, [pc, #168]	; (8000d3c <CheckV_Feedback+0xac>)
void CheckV_Feedback() {
 8000c92:	b530      	push	{r4, r5, lr}
			I_Out_Cnt++;
 8000c94:	6813      	ldr	r3, [r2, #0]
					I_Out_RawData=I_Out_RawData+TempVal*TempVal;
				}
			#endif

			#ifndef Detect_ZeroV_Point
				I_Out_RawData=I_Out_RawData+ADC_Data[1]*ADC_Data[1];
 8000c96:	4c2a      	ldr	r4, [pc, #168]	; (8000d40 <CheckV_Feedback+0xb0>)
			I_Out_Cnt++;
 8000c98:	3301      	adds	r3, #1
 8000c9a:	6013      	str	r3, [r2, #0]
				I_Out_RawData=I_Out_RawData+ADC_Data[1]*ADC_Data[1];
 8000c9c:	4a29      	ldr	r2, [pc, #164]	; (8000d44 <CheckV_Feedback+0xb4>)
 8000c9e:	6855      	ldr	r5, [r2, #4]
 8000ca0:	6853      	ldr	r3, [r2, #4]
 8000ca2:	e9d4 0100 	ldrd	r0, r1, [r4]
 8000ca6:	436b      	muls	r3, r5
 8000ca8:	18c0      	adds	r0, r0, r3
 8000caa:	f141 0100 	adc.w	r1, r1, #0
 8000cae:	e9c4 0100 	strd	r0, r1, [r4]
			#endif

			//

	    //Calc V_out data AC coltage
		V_Out_Cnt++;
 8000cb2:	4925      	ldr	r1, [pc, #148]	; (8000d48 <CheckV_Feedback+0xb8>)
				V_Out_RawData=V_Out_RawData+TempVal*TempVal;
			}
		#endif

		#ifndef Detect_ZeroV_Point
			V_Out_RawData=V_Out_RawData+ADC_Data[0]*ADC_Data[0];
 8000cb4:	4c25      	ldr	r4, [pc, #148]	; (8000d4c <CheckV_Feedback+0xbc>)
		V_Out_Cnt++;
 8000cb6:	680b      	ldr	r3, [r1, #0]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	600b      	str	r3, [r1, #0]
			V_Out_RawData=V_Out_RawData+ADC_Data[0]*ADC_Data[0];
 8000cbc:	6815      	ldr	r5, [r2, #0]
 8000cbe:	6813      	ldr	r3, [r2, #0]
 8000cc0:	e9d4 0100 	ldrd	r0, r1, [r4]
 8000cc4:	436b      	muls	r3, r5
 8000cc6:	18c0      	adds	r0, r0, r3
 8000cc8:	f141 0100 	adc.w	r1, r1, #0
 8000ccc:	e9c4 0100 	strd	r0, r1, [r4]
			 DC_Data=DC_Data+ADC_Data[2];
			 DC_DataCnt=DC_DataCnt+1;
		#endif

//	    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,GPIO_PIN_SET);
		if (sin_step>Sin_Amp_ind[2]) {
 8000cd0:	491f      	ldr	r1, [pc, #124]	; (8000d50 <CheckV_Feedback+0xc0>)
 8000cd2:	4820      	ldr	r0, [pc, #128]	; (8000d54 <CheckV_Feedback+0xc4>)
 8000cd4:	880b      	ldrh	r3, [r1, #0]
 8000cd6:	6884      	ldr	r4, [r0, #8]
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	4b1e      	ldr	r3, [pc, #120]	; (8000d58 <CheckV_Feedback+0xc8>)
 8000cde:	dd08      	ble.n	8000cf2 <CheckV_Feedback+0x62>
			V_4=V_4+ADC_Data[0];
 8000ce0:	491e      	ldr	r1, [pc, #120]	; (8000d5c <CheckV_Feedback+0xcc>)
 8000ce2:	6812      	ldr	r2, [r2, #0]
 8000ce4:	6808      	ldr	r0, [r1, #0]
 8000ce6:	4402      	add	r2, r0
 8000ce8:	600a      	str	r2, [r1, #0]
			V_Cnt[3]= V_Cnt[3]+1;
 8000cea:	68da      	ldr	r2, [r3, #12]
 8000cec:	3201      	adds	r2, #1
 8000cee:	60da      	str	r2, [r3, #12]
			return;
 8000cf0:	bd30      	pop	{r4, r5, pc}
		}
		if (sin_step>Sin_Amp_ind[1]) {
 8000cf2:	880c      	ldrh	r4, [r1, #0]
 8000cf4:	6845      	ldr	r5, [r0, #4]
 8000cf6:	b2a4      	uxth	r4, r4
 8000cf8:	42ac      	cmp	r4, r5
 8000cfa:	dd08      	ble.n	8000d0e <CheckV_Feedback+0x7e>
			V_3=V_3+ADC_Data[0];
 8000cfc:	4918      	ldr	r1, [pc, #96]	; (8000d60 <CheckV_Feedback+0xd0>)
 8000cfe:	6812      	ldr	r2, [r2, #0]
 8000d00:	6808      	ldr	r0, [r1, #0]
 8000d02:	4402      	add	r2, r0
 8000d04:	600a      	str	r2, [r1, #0]
			V_Cnt[2]= V_Cnt[2]+1;
 8000d06:	689a      	ldr	r2, [r3, #8]
 8000d08:	3201      	adds	r2, #1
 8000d0a:	609a      	str	r2, [r3, #8]
			return;
 8000d0c:	bd30      	pop	{r4, r5, pc}
		}
		if (sin_step>Sin_Amp_ind[0]) {
 8000d0e:	8809      	ldrh	r1, [r1, #0]
 8000d10:	6800      	ldr	r0, [r0, #0]
 8000d12:	b289      	uxth	r1, r1
 8000d14:	4281      	cmp	r1, r0
			V_2=V_2+ADC_Data[0];
 8000d16:	6812      	ldr	r2, [r2, #0]
		if (sin_step>Sin_Amp_ind[0]) {
 8000d18:	dd07      	ble.n	8000d2a <CheckV_Feedback+0x9a>
			V_2=V_2+ADC_Data[0];
 8000d1a:	4912      	ldr	r1, [pc, #72]	; (8000d64 <CheckV_Feedback+0xd4>)
 8000d1c:	6808      	ldr	r0, [r1, #0]
 8000d1e:	4402      	add	r2, r0
 8000d20:	600a      	str	r2, [r1, #0]
			V_Cnt[1]= V_Cnt[1]+1;
 8000d22:	685a      	ldr	r2, [r3, #4]
 8000d24:	3201      	adds	r2, #1
 8000d26:	605a      	str	r2, [r3, #4]
			return;
 8000d28:	bd30      	pop	{r4, r5, pc}
		} else {
			V_1=V_1+ADC_Data[0];
 8000d2a:	490f      	ldr	r1, [pc, #60]	; (8000d68 <CheckV_Feedback+0xd8>)
 8000d2c:	6808      	ldr	r0, [r1, #0]
 8000d2e:	4402      	add	r2, r0
 8000d30:	600a      	str	r2, [r1, #0]
			V_Cnt[0]= V_Cnt[0]+1;
 8000d32:	681a      	ldr	r2, [r3, #0]
 8000d34:	3201      	adds	r2, #1
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	bd30      	pop	{r4, r5, pc}
 8000d3a:	bf00      	nop
 8000d3c:	20000000 	.word	0x20000000
 8000d40:	200006a8 	.word	0x200006a8
 8000d44:	200007b8 	.word	0x200007b8
 8000d48:	20000048 	.word	0x20000048
 8000d4c:	200006b8 	.word	0x200006b8
 8000d50:	200006c2 	.word	0x200006c2
 8000d54:	20000008 	.word	0x20000008
 8000d58:	20000038 	.word	0x20000038
 8000d5c:	20000034 	.word	0x20000034
 8000d60:	20000030 	.word	0x20000030
 8000d64:	2000002c 	.word	0x2000002c
 8000d68:	20000028 	.word	0x20000028

08000d6c <TM_CRC_Calculate8>:
		volatile uint32_t DC_Data_temp=0;
		volatile uint32_t DC_DataCnt_temp=0;
	#endif


uint32_t TM_CRC_Calculate8(uint8_t* arr, uint32_t count, uint8_t reset) {
 8000d6c:	b510      	push	{r4, lr}
	uint32_t cnt;

	/* Reset CRC data register if necessary */
	if (reset) {
 8000d6e:	b112      	cbz	r2, 8000d76 <TM_CRC_Calculate8+0xa>
		/* Reset generator */
		CRC->CR = CRC_CR_RESET;
 8000d70:	2201      	movs	r2, #1
 8000d72:	4b0c      	ldr	r3, [pc, #48]	; (8000da4 <TM_CRC_Calculate8+0x38>)
 8000d74:	609a      	str	r2, [r3, #8]
 8000d76:	f021 0303 	bic.w	r3, r1, #3
 8000d7a:	4a0a      	ldr	r2, [pc, #40]	; (8000da4 <TM_CRC_Calculate8+0x38>)
 8000d7c:	4403      	add	r3, r0

	/* Calculate number of 32-bit blocks */
	cnt = count >> 2;

	/* Calculate */
	while (cnt--) {
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d107      	bne.n	8000d92 <TM_CRC_Calculate8+0x26>
		/* Increase by 4 */
		arr += 4;
	}

	/* Calculate remaining data as 8-bit */
	cnt = count % 4;
 8000d82:	f001 0103 	and.w	r1, r1, #3

	/* Calculate */
	while (cnt--) {
		/* Set new value */
		*((uint8_t *)&CRC->DR) = *arr++;
 8000d86:	4807      	ldr	r0, [pc, #28]	; (8000da4 <TM_CRC_Calculate8+0x38>)
 8000d88:	4419      	add	r1, r3
	while (cnt--) {
 8000d8a:	428b      	cmp	r3, r1
 8000d8c:	d105      	bne.n	8000d9a <TM_CRC_Calculate8+0x2e>
	}

	/* Return data */
	return CRC->DR;
 8000d8e:	6810      	ldr	r0, [r2, #0]
}
 8000d90:	bd10      	pop	{r4, pc}
		CRC->DR = *(uint32_t *)arr;
 8000d92:	f850 4b04 	ldr.w	r4, [r0], #4
 8000d96:	6014      	str	r4, [r2, #0]
 8000d98:	e7f1      	b.n	8000d7e <TM_CRC_Calculate8+0x12>
		*((uint8_t *)&CRC->DR) = *arr++;
 8000d9a:	f813 4b01 	ldrb.w	r4, [r3], #1
 8000d9e:	7004      	strb	r4, [r0, #0]
 8000da0:	e7f3      	b.n	8000d8a <TM_CRC_Calculate8+0x1e>
 8000da2:	bf00      	nop
 8000da4:	40023000 	.word	0x40023000

08000da8 <TM_CRC_Calculate32>:

	/* Return data */
	return CRC->DR;
}

uint32_t TM_CRC_Calculate32(uint32_t* arr, uint32_t count, uint8_t reset) {
 8000da8:	b510      	push	{r4, lr}
 8000daa:	4b07      	ldr	r3, [pc, #28]	; (8000dc8 <TM_CRC_Calculate32+0x20>)
	/* Reset CRC data register if necessary */
	if (reset) {
 8000dac:	b10a      	cbz	r2, 8000db2 <TM_CRC_Calculate32+0xa>
		/* Reset generator */
		CRC->CR = CRC_CR_RESET;
 8000dae:	2201      	movs	r2, #1
 8000db0:	609a      	str	r2, [r3, #8]
	}

	/* Calculate CRC */
	while (count--) {
		/* Set new value */
		CRC->DR = *arr++;
 8000db2:	4a05      	ldr	r2, [pc, #20]	; (8000dc8 <TM_CRC_Calculate32+0x20>)
	while (count--) {
 8000db4:	f111 31ff 	adds.w	r1, r1, #4294967295
 8000db8:	d201      	bcs.n	8000dbe <TM_CRC_Calculate32+0x16>
	}

	/* Return data */
	return CRC->DR;
 8000dba:	6818      	ldr	r0, [r3, #0]
}
 8000dbc:	bd10      	pop	{r4, pc}
		CRC->DR = *arr++;
 8000dbe:	f850 4b04 	ldr.w	r4, [r0], #4
 8000dc2:	6014      	str	r4, [r2, #0]
 8000dc4:	e7f6      	b.n	8000db4 <TM_CRC_Calculate32+0xc>
 8000dc6:	bf00      	nop
 8000dc8:	40023000 	.word	0x40023000

08000dcc <AddUART_CRC>:
void AddUART_Header() {
	ClearUART_Buff();
	strcat(uart_buff,"@data@");
}

void AddUART_CRC() {
 8000dcc:	b538      	push	{r3, r4, r5, lr}
	memset(crc_buff, '\0', sizeof(crc_buff));
 8000dce:	4c0b      	ldr	r4, [pc, #44]	; (8000dfc <AddUART_CRC+0x30>)
	//uint32_t crc=Get_CRC((uint8_t *) &uart_buff, sizeof(uart_buff));
	uint32_t crc=TM_CRC_Calculate8((uint8_t *) &uart_buff, sizeof(uart_buff), 1);
 8000dd0:	4d0b      	ldr	r5, [pc, #44]	; (8000e00 <AddUART_CRC+0x34>)
	memset(crc_buff, '\0', sizeof(crc_buff));
 8000dd2:	2214      	movs	r2, #20
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4620      	mov	r0, r4
 8000dd8:	f004 fc5a 	bl	8005690 <memset>
	uint32_t crc=TM_CRC_Calculate8((uint8_t *) &uart_buff, sizeof(uart_buff), 1);
 8000ddc:	2201      	movs	r2, #1
 8000dde:	2164      	movs	r1, #100	; 0x64
 8000de0:	4628      	mov	r0, r5
 8000de2:	f7ff ffc3 	bl	8000d6c <TM_CRC_Calculate8>
	sprintf(crc_buff, "@crc@%08X@\r\n",  (unsigned int) crc);
 8000de6:	4907      	ldr	r1, [pc, #28]	; (8000e04 <AddUART_CRC+0x38>)
 8000de8:	4602      	mov	r2, r0
 8000dea:	4620      	mov	r0, r4
 8000dec:	f004 fc58 	bl	80056a0 <siprintf>
	strcat(uart_buff,crc_buff);
 8000df0:	4621      	mov	r1, r4
 8000df2:	4628      	mov	r0, r5

}
 8000df4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	strcat(uart_buff,crc_buff);
 8000df8:	f004 bc76 	b.w	80056e8 <strcat>
 8000dfc:	2000087c 	.word	0x2000087c
 8000e00:	200007fc 	.word	0x200007fc
 8000e04:	08005f68 	.word	0x08005f68

08000e08 <ClearUART_Buff>:
		WaitForUART_TX();
	}
}

void ClearUART_Buff() {
	memset(uart_buff, '\0', sizeof(uart_buff));
 8000e08:	2264      	movs	r2, #100	; 0x64
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	4801      	ldr	r0, [pc, #4]	; (8000e14 <ClearUART_Buff+0xc>)
 8000e0e:	f004 bc3f 	b.w	8005690 <memset>
 8000e12:	bf00      	nop
 8000e14:	200007fc 	.word	0x200007fc

08000e18 <Get_ChipID>:
void Get_ChipID(void) {
 8000e18:	b507      	push	{r0, r1, r2, lr}
	ClearUART_Buff();
 8000e1a:	f7ff fff5 	bl	8000e08 <ClearUART_Buff>
	sprintf(uart_buff, "@id@%08X-%08X-%08X",   (unsigned int) TM_ID_GetUnique32(0),
 8000e1e:	4b08      	ldr	r3, [pc, #32]	; (8000e40 <Get_ChipID+0x28>)
 8000e20:	4908      	ldr	r1, [pc, #32]	; (8000e44 <Get_ChipID+0x2c>)
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	3304      	adds	r3, #4
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	6809      	ldr	r1, [r1, #0]
 8000e2a:	4807      	ldr	r0, [pc, #28]	; (8000e48 <Get_ChipID+0x30>)
 8000e2c:	9100      	str	r1, [sp, #0]
 8000e2e:	4907      	ldr	r1, [pc, #28]	; (8000e4c <Get_ChipID+0x34>)
 8000e30:	f004 fc36 	bl	80056a0 <siprintf>
}
 8000e34:	b003      	add	sp, #12
 8000e36:	f85d eb04 	ldr.w	lr, [sp], #4
	AddUART_CRC();
 8000e3a:	f7ff bfc7 	b.w	8000dcc <AddUART_CRC>
 8000e3e:	bf00      	nop
 8000e40:	1ffff7ac 	.word	0x1ffff7ac
 8000e44:	1ffff7b4 	.word	0x1ffff7b4
 8000e48:	200007fc 	.word	0x200007fc
 8000e4c:	08005f83 	.word	0x08005f83

08000e50 <Get_FlashSize>:
void Get_FlashSize(void) {
 8000e50:	b508      	push	{r3, lr}
	ClearUART_Buff();
 8000e52:	f7ff ffd9 	bl	8000e08 <ClearUART_Buff>
    sprintf(uart_buff, "@flash_size@%02d", TM_ID_GetFlashSize());
 8000e56:	4b05      	ldr	r3, [pc, #20]	; (8000e6c <Get_FlashSize+0x1c>)
 8000e58:	4905      	ldr	r1, [pc, #20]	; (8000e70 <Get_FlashSize+0x20>)
 8000e5a:	881a      	ldrh	r2, [r3, #0]
 8000e5c:	4805      	ldr	r0, [pc, #20]	; (8000e74 <Get_FlashSize+0x24>)
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	f004 fc1e 	bl	80056a0 <siprintf>
}
 8000e64:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    AddUART_CRC();
 8000e68:	f7ff bfb0 	b.w	8000dcc <AddUART_CRC>
 8000e6c:	1ffff7cc 	.word	0x1ffff7cc
 8000e70:	08005f96 	.word	0x08005f96
 8000e74:	200007fc 	.word	0x200007fc

08000e78 <Get_Version>:
void Get_Version(void) {
 8000e78:	b510      	push	{r4, lr}
	strcat(uart_buff,"@version@");
 8000e7a:	4c07      	ldr	r4, [pc, #28]	; (8000e98 <Get_Version+0x20>)
	ClearUART_Buff();
 8000e7c:	f7ff ffc4 	bl	8000e08 <ClearUART_Buff>
	strcat(uart_buff,"@version@");
 8000e80:	4906      	ldr	r1, [pc, #24]	; (8000e9c <Get_Version+0x24>)
 8000e82:	4620      	mov	r0, r4
 8000e84:	f004 fc30 	bl	80056e8 <strcat>
    strcat(uart_buff,__DATE__);
 8000e88:	4620      	mov	r0, r4
 8000e8a:	4905      	ldr	r1, [pc, #20]	; (8000ea0 <Get_Version+0x28>)
 8000e8c:	f004 fc2c 	bl	80056e8 <strcat>
}
 8000e90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    AddUART_CRC();
 8000e94:	f7ff bf9a 	b.w	8000dcc <AddUART_CRC>
 8000e98:	200007fc 	.word	0x200007fc
 8000e9c:	08005fa7 	.word	0x08005fa7
 8000ea0:	08005fb1 	.word	0x08005fb1

08000ea4 <WaitForUART_TX>:
}

void WaitForUART_TX() {
	while (!huart1_finished_tx);
 8000ea4:	4a02      	ldr	r2, [pc, #8]	; (8000eb0 <WaitForUART_TX+0xc>)
 8000ea6:	6813      	ldr	r3, [r2, #0]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d0fc      	beq.n	8000ea6 <WaitForUART_TX+0x2>
}
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	20000604 	.word	0x20000604

08000eb4 <SerialPrintln>:
	huart1_finished_tx = 0;
 8000eb4:	2200      	movs	r2, #0
void SerialPrintln(int WaitForTX) {
 8000eb6:	b570      	push	{r4, r5, r6, lr}
 8000eb8:	4604      	mov	r4, r0
	huart1_finished_tx = 0;
 8000eba:	4b08      	ldr	r3, [pc, #32]	; (8000edc <SerialPrintln+0x28>)
	while (HAL_UART_Transmit_DMA(&huart1, (uint8_t*) uart_buff, sizeof(uart_buff)-1) == HAL_BUSY);
 8000ebc:	4e08      	ldr	r6, [pc, #32]	; (8000ee0 <SerialPrintln+0x2c>)
 8000ebe:	4d09      	ldr	r5, [pc, #36]	; (8000ee4 <SerialPrintln+0x30>)
	huart1_finished_tx = 0;
 8000ec0:	601a      	str	r2, [r3, #0]
	while (HAL_UART_Transmit_DMA(&huart1, (uint8_t*) uart_buff, sizeof(uart_buff)-1) == HAL_BUSY);
 8000ec2:	2263      	movs	r2, #99	; 0x63
 8000ec4:	4631      	mov	r1, r6
 8000ec6:	4628      	mov	r0, r5
 8000ec8:	f004 fa32 	bl	8005330 <HAL_UART_Transmit_DMA>
 8000ecc:	2802      	cmp	r0, #2
 8000ece:	d0f8      	beq.n	8000ec2 <SerialPrintln+0xe>
	if (WaitForTX) {
 8000ed0:	b11c      	cbz	r4, 8000eda <SerialPrintln+0x26>
}
 8000ed2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		WaitForUART_TX();
 8000ed6:	f7ff bfe5 	b.w	8000ea4 <WaitForUART_TX>
 8000eda:	bd70      	pop	{r4, r5, r6, pc}
 8000edc:	20000604 	.word	0x20000604
 8000ee0:	200007fc 	.word	0x200007fc
 8000ee4:	20000a5c 	.word	0x20000a5c

08000ee8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
    if (huart->Instance == USART1)  // change USART instance
 8000ee8:	6802      	ldr	r2, [r0, #0]
 8000eea:	4b04      	ldr	r3, [pc, #16]	; (8000efc <HAL_UART_TxCpltCallback+0x14>)
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d104      	bne.n	8000efa <HAL_UART_TxCpltCallback+0x12>
    {
    	huart1_finished_tx = 1;
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	4b03      	ldr	r3, [pc, #12]	; (8000f00 <HAL_UART_TxCpltCallback+0x18>)
 8000ef4:	601a      	str	r2, [r3, #0]
    	ClearUART_Buff();
 8000ef6:	f7ff bf87 	b.w	8000e08 <ClearUART_Buff>
 8000efa:	4770      	bx	lr
 8000efc:	40013800 	.word	0x40013800
 8000f00:	20000604 	.word	0x20000604

08000f04 <ResetWDG>:
    }
}

void ResetWDG() {
	 HAL_IWDG_Refresh(&hiwdg);
 8000f04:	4801      	ldr	r0, [pc, #4]	; (8000f0c <ResetWDG+0x8>)
 8000f06:	f002 bd8f 	b.w	8003a28 <HAL_IWDG_Refresh>
 8000f0a:	bf00      	nop
 8000f0c:	2000090c 	.word	0x2000090c

08000f10 <ResetEEPROM>:
	#endif
}

// EEPROM
void ResetEEPROM() {
	EEPROM_DATA[0]=0;
 8000f10:	2300      	movs	r3, #0
 8000f12:	4a03      	ldr	r2, [pc, #12]	; (8000f20 <ResetEEPROM+0x10>)
 8000f14:	6013      	str	r3, [r2, #0]
	EEPROM_DATA[1]=0;
 8000f16:	6053      	str	r3, [r2, #4]
	EEPROM_CRC=0;
 8000f18:	4a02      	ldr	r2, [pc, #8]	; (8000f24 <ResetEEPROM+0x14>)
 8000f1a:	6013      	str	r3, [r2, #0]
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	200006d4 	.word	0x200006d4
 8000f24:	200006d0 	.word	0x200006d0

08000f28 <CALC_RATIO>:
}

void CALC_RATIO() {
 8000f28:	b510      	push	{r4, lr}
	memcpy(&fVal, &EEPROM_DATA[1],sizeof(fVal));
	I_RATIO=(fVal*(3.3/4096));
	memcpy(&fVal, &EEPROM_DATA[0],sizeof(fVal));
	V_RATIO=(fVal*(3.3/4096));*/

	I_RATIO=(EEPROM_DATA[1]*IV_RATIO);
 8000f2a:	4c09      	ldr	r4, [pc, #36]	; (8000f50 <CALC_RATIO+0x28>)
 8000f2c:	6860      	ldr	r0, [r4, #4]
 8000f2e:	f7ff f9cf 	bl	80002d0 <__aeabi_ui2f>
 8000f32:	4908      	ldr	r1, [pc, #32]	; (8000f54 <CALC_RATIO+0x2c>)
 8000f34:	f7ff fa24 	bl	8000380 <__aeabi_fmul>
 8000f38:	4b07      	ldr	r3, [pc, #28]	; (8000f58 <CALC_RATIO+0x30>)
 8000f3a:	6018      	str	r0, [r3, #0]
	V_RATIO=(EEPROM_DATA[0]*IV_RATIO);
 8000f3c:	6820      	ldr	r0, [r4, #0]
 8000f3e:	f7ff f9c7 	bl	80002d0 <__aeabi_ui2f>
 8000f42:	4904      	ldr	r1, [pc, #16]	; (8000f54 <CALC_RATIO+0x2c>)
 8000f44:	f7ff fa1c 	bl	8000380 <__aeabi_fmul>
 8000f48:	4b04      	ldr	r3, [pc, #16]	; (8000f5c <CALC_RATIO+0x34>)
 8000f4a:	6018      	str	r0, [r3, #0]
 8000f4c:	bd10      	pop	{r4, pc}
 8000f4e:	bf00      	nop
 8000f50:	200006d4 	.word	0x200006d4
 8000f54:	3a533333 	.word	0x3a533333
 8000f58:	20000004 	.word	0x20000004
 8000f5c:	2000004c 	.word	0x2000004c

08000f60 <USE_DEF_CALIB>:
	//memcpy(&EEPROM_DATA[0], &fVal,sizeof(uint32_t));

	//fVal=3636;
	//memcpy(&EEPROM_DATA[1], &fVal,sizeof(uint32_t));
	EEPROM_DATA[0]=132;
	EEPROM_DATA[1]=3636;
 8000f60:	2184      	movs	r1, #132	; 0x84
 8000f62:	f640 6234 	movw	r2, #3636	; 0xe34
	EEPROM_DATA[0]=132;
 8000f66:	4b02      	ldr	r3, [pc, #8]	; (8000f70 <USE_DEF_CALIB+0x10>)
	EEPROM_DATA[1]=3636;
 8000f68:	e883 0006 	stmia.w	r3, {r1, r2}
	CALC_RATIO();
 8000f6c:	f7ff bfdc 	b.w	8000f28 <CALC_RATIO>
 8000f70:	200006d4 	.word	0x200006d4

08000f74 <USE_NEW_CALIB>:
}

void USE_NEW_CALIB() {
	if (EEPROM_CRC==0) {
 8000f74:	4b03      	ldr	r3, [pc, #12]	; (8000f84 <USE_NEW_CALIB+0x10>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	b90b      	cbnz	r3, 8000f7e <USE_NEW_CALIB+0xa>
		USE_DEF_CALIB();
 8000f7a:	f7ff bff1 	b.w	8000f60 <USE_DEF_CALIB>
		return;
	}
	CALC_RATIO();
 8000f7e:	f7ff bfd3 	b.w	8000f28 <CALC_RATIO>
 8000f82:	bf00      	nop
 8000f84:	200006d0 	.word	0x200006d0

08000f88 <StoreEEPROM>:
}

//void StoreEEPROM(float V_CAL, float I_CAL) {
void StoreEEPROM(uint32_t V_CAL, uint32_t I_CAL) {
 8000f88:	b570      	push	{r4, r5, r6, lr}
	EEPROM_FLAG=1;
 8000f8a:	2501      	movs	r5, #1
	//
	//memcpy(&EEPROM_DATA[0], &V_CAL,sizeof(uint32_t));
	//memcpy(&EEPROM_DATA[1], &I_CAL,sizeof(uint32_t));
	EEPROM_DATA[0]=V_CAL;
 8000f8c:	4c0d      	ldr	r4, [pc, #52]	; (8000fc4 <StoreEEPROM+0x3c>)
	EEPROM_FLAG=1;
 8000f8e:	4e0e      	ldr	r6, [pc, #56]	; (8000fc8 <StoreEEPROM+0x40>)
	EEPROM_DATA[1]=I_CAL;
	EEPROM_CRC=TM_CRC_Calculate32((uint32_t *) &EEPROM_DATA, sizeof(EEPROM_DATA), 1);
 8000f90:	462a      	mov	r2, r5
	EEPROM_DATA[1]=I_CAL;
 8000f92:	e884 0003 	stmia.w	r4, {r0, r1}
	EEPROM_CRC=TM_CRC_Calculate32((uint32_t *) &EEPROM_DATA, sizeof(EEPROM_DATA), 1);
 8000f96:	2108      	movs	r1, #8
 8000f98:	4620      	mov	r0, r4
	EEPROM_FLAG=1;
 8000f9a:	6035      	str	r5, [r6, #0]
	EEPROM_CRC=TM_CRC_Calculate32((uint32_t *) &EEPROM_DATA, sizeof(EEPROM_DATA), 1);
 8000f9c:	f7ff ff04 	bl	8000da8 <TM_CRC_Calculate32>
 8000fa0:	4b0a      	ldr	r3, [pc, #40]	; (8000fcc <StoreEEPROM+0x44>)
 8000fa2:	4601      	mov	r1, r0
 8000fa4:	6018      	str	r0, [r3, #0]
	EE_Write(0,EEPROM_CRC);
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	f000 fafa 	bl	80015a0 <EE_Write>
	EE_Write(1,EEPROM_DATA[0]);
 8000fac:	6821      	ldr	r1, [r4, #0]
 8000fae:	4628      	mov	r0, r5
 8000fb0:	f000 faf6 	bl	80015a0 <EE_Write>
	EE_Write(2,EEPROM_DATA[1]);
 8000fb4:	6861      	ldr	r1, [r4, #4]
 8000fb6:	2002      	movs	r0, #2
 8000fb8:	f000 faf2 	bl	80015a0 <EE_Write>
	//
	EEPROM_FLAG=0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	6033      	str	r3, [r6, #0]
 8000fc0:	bd70      	pop	{r4, r5, r6, pc}
 8000fc2:	bf00      	nop
 8000fc4:	200006d4 	.word	0x200006d4
 8000fc8:	200006dc 	.word	0x200006dc
 8000fcc:	200006d0 	.word	0x200006d0

08000fd0 <InitEEPROM>:
}

int InitEEPROM() {
 8000fd0:	b570      	push	{r4, r5, r6, lr}
	EEPROM_FLAG=1;
 8000fd2:	2401      	movs	r4, #1
 8000fd4:	4e10      	ldr	r6, [pc, #64]	; (8001018 <InitEEPROM+0x48>)
	//

	ResetEEPROM();
	EE_Read(0,&EEPROM_CRC);
 8000fd6:	4d11      	ldr	r5, [pc, #68]	; (800101c <InitEEPROM+0x4c>)
	EEPROM_FLAG=1;
 8000fd8:	6034      	str	r4, [r6, #0]
	ResetEEPROM();
 8000fda:	f7ff ff99 	bl	8000f10 <ResetEEPROM>
	EE_Read(0,&EEPROM_CRC);
 8000fde:	4629      	mov	r1, r5
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	f000 fabd 	bl	8001560 <EE_Read>
	EE_Read(1,&EEPROM_DATA[0]);
 8000fe6:	490e      	ldr	r1, [pc, #56]	; (8001020 <InitEEPROM+0x50>)
 8000fe8:	4620      	mov	r0, r4
 8000fea:	f000 fab9 	bl	8001560 <EE_Read>
	EE_Read(2,&EEPROM_DATA[1]);
 8000fee:	490d      	ldr	r1, [pc, #52]	; (8001024 <InitEEPROM+0x54>)
 8000ff0:	2002      	movs	r0, #2
 8000ff2:	f000 fab5 	bl	8001560 <EE_Read>

	uint32_t EEPROM_CRC_tmp=TM_CRC_Calculate32((uint32_t *) &EEPROM_DATA, sizeof(EEPROM_DATA), 1);
 8000ff6:	2108      	movs	r1, #8
 8000ff8:	4622      	mov	r2, r4
 8000ffa:	4809      	ldr	r0, [pc, #36]	; (8001020 <InitEEPROM+0x50>)
 8000ffc:	f7ff fed4 	bl	8000da8 <TM_CRC_Calculate32>
	EEPROM_FLAG=0;
 8001000:	2100      	movs	r1, #0

	if (EEPROM_CRC_tmp==EEPROM_CRC) {
 8001002:	682b      	ldr	r3, [r5, #0]
	EEPROM_FLAG=0;
 8001004:	6031      	str	r1, [r6, #0]
	if (EEPROM_CRC_tmp==EEPROM_CRC) {
 8001006:	4298      	cmp	r0, r3
 8001008:	d003      	beq.n	8001012 <InitEEPROM+0x42>
		return 1;
	} else {
		ResetEEPROM();
 800100a:	f7ff ff81 	bl	8000f10 <ResetEEPROM>
		return 0;
 800100e:	4608      	mov	r0, r1
 8001010:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
 8001012:	4620      	mov	r0, r4
	}
}
 8001014:	bd70      	pop	{r4, r5, r6, pc}
 8001016:	bf00      	nop
 8001018:	200006dc 	.word	0x200006dc
 800101c:	200006d0 	.word	0x200006d0
 8001020:	200006d4 	.word	0x200006d4
 8001024:	200006d8 	.word	0x200006d8

08001028 <CalibSave>:

//Calibration code
void CalibSave() {
 8001028:	b510      	push	{r4, lr}
						EEPROMStoredCnt=0;
 800102a:	2400      	movs	r4, #0
 800102c:	4b08      	ldr	r3, [pc, #32]	; (8001050 <CalibSave+0x28>)
 800102e:	801c      	strh	r4, [r3, #0]
		      			USE_NEW_CALIB();
 8001030:	f7ff ffa0 	bl	8000f74 <USE_NEW_CALIB>
		      			StoreEEPROM(EEPROM_DATA[0],EEPROM_DATA[1]);
 8001034:	4b07      	ldr	r3, [pc, #28]	; (8001054 <CalibSave+0x2c>)
 8001036:	e893 0003 	ldmia.w	r3, {r0, r1}
 800103a:	f7ff ffa5 	bl	8000f88 <StoreEEPROM>
		      			strcpy(uart_buff,"CALIB DONE!\r\n");
 800103e:	4906      	ldr	r1, [pc, #24]	; (8001058 <CalibSave+0x30>)
 8001040:	4806      	ldr	r0, [pc, #24]	; (800105c <CalibSave+0x34>)
 8001042:	f004 fb60 	bl	8005706 <strcpy>
		      			SerialPrintln(0);
 8001046:	4620      	mov	r0, r4
		      		//}
}
 8001048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		      			SerialPrintln(0);
 800104c:	f7ff bf32 	b.w	8000eb4 <SerialPrintln>
 8001050:	20000600 	.word	0x20000600
 8001054:	200006d4 	.word	0x200006d4
 8001058:	08005f75 	.word	0x08005f75
 800105c:	200007fc 	.word	0x200007fc

08001060 <CalibCmdCheck>:

int CalibCmdCheck() {
 8001060:	b510      	push	{r4, lr}
				button_state_t ICAL_FLAG=buttonUpdate(&CALIB_I);
 8001062:	481f      	ldr	r0, [pc, #124]	; (80010e0 <CalibCmdCheck+0x80>)
 8001064:	f000 fb03 	bl	800166e <buttonUpdate>
 8001068:	4604      	mov	r4, r0
				button_state_t VCAL_FLAG=buttonUpdate(&CALIB_V);
 800106a:	481e      	ldr	r0, [pc, #120]	; (80010e4 <CalibCmdCheck+0x84>)
 800106c:	f000 faff 	bl	800166e <buttonUpdate>

				if (EEPROMStoredCnt<EEPROMDelayBeforeNewStore) {
 8001070:	4a1d      	ldr	r2, [pc, #116]	; (80010e8 <CalibCmdCheck+0x88>)
 8001072:	8813      	ldrh	r3, [r2, #0]
 8001074:	2b09      	cmp	r3, #9
 8001076:	d803      	bhi.n	8001080 <CalibCmdCheck+0x20>
					EEPROMStoredCnt++;
 8001078:	3301      	adds	r3, #1
 800107a:	8013      	strh	r3, [r2, #0]
	      					StoreEEPROM(EEPROM_DATA[0],EEPROM_DATA[1]);
	      					//EEPROMStoredCnt=0;
	      					CalibSave();
	      					return 1;
	      		}
	      		return 0;
 800107c:	2000      	movs	r0, #0
}
 800107e:	bd10      	pop	{r4, pc}
				if ( (VCAL_FLAG == isPressed)
 8001080:	2802      	cmp	r0, #2
 8001082:	d114      	bne.n	80010ae <CalibCmdCheck+0x4e>
	      				  && (ICAL_FLAG != isPressed)){
 8001084:	2c02      	cmp	r4, #2
 8001086:	4c19      	ldr	r4, [pc, #100]	; (80010ec <CalibCmdCheck+0x8c>)
 8001088:	d023      	beq.n	80010d2 <CalibCmdCheck+0x72>
						EEPROM_DATA[0]=(VOLTAGE_ETALONE/(IV_RATIO*ADC_Data[0]));
 800108a:	4b19      	ldr	r3, [pc, #100]	; (80010f0 <CalibCmdCheck+0x90>)
 800108c:	6818      	ldr	r0, [r3, #0]
 800108e:	f7ff f91f 	bl	80002d0 <__aeabi_ui2f>
 8001092:	4918      	ldr	r1, [pc, #96]	; (80010f4 <CalibCmdCheck+0x94>)
 8001094:	f7ff f974 	bl	8000380 <__aeabi_fmul>
 8001098:	4601      	mov	r1, r0
 800109a:	4817      	ldr	r0, [pc, #92]	; (80010f8 <CalibCmdCheck+0x98>)
 800109c:	f7ff fa24 	bl	80004e8 <__aeabi_fdiv>
 80010a0:	f7ff fb34 	bl	800070c <__aeabi_f2uiz>
 80010a4:	6020      	str	r0, [r4, #0]
	      					CalibSave();
 80010a6:	f7ff ffbf 	bl	8001028 <CalibSave>
	      					return 1;
 80010aa:	2001      	movs	r0, #1
 80010ac:	bd10      	pop	{r4, pc}
	      		  if ( (ICAL_FLAG == isPressed)
 80010ae:	2c02      	cmp	r4, #2
 80010b0:	d1e4      	bne.n	800107c <CalibCmdCheck+0x1c>
	      			  	EEPROM_DATA[1]=(POWER_ETALONE/(IV_RATIO*ADC_Data[1]));
 80010b2:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <CalibCmdCheck+0x90>)
 80010b4:	6858      	ldr	r0, [r3, #4]
 80010b6:	f7ff f90b 	bl	80002d0 <__aeabi_ui2f>
 80010ba:	490e      	ldr	r1, [pc, #56]	; (80010f4 <CalibCmdCheck+0x94>)
 80010bc:	f7ff f960 	bl	8000380 <__aeabi_fmul>
 80010c0:	4601      	mov	r1, r0
 80010c2:	480e      	ldr	r0, [pc, #56]	; (80010fc <CalibCmdCheck+0x9c>)
 80010c4:	f7ff fa10 	bl	80004e8 <__aeabi_fdiv>
 80010c8:	f7ff fb20 	bl	800070c <__aeabi_f2uiz>
 80010cc:	4b07      	ldr	r3, [pc, #28]	; (80010ec <CalibCmdCheck+0x8c>)
 80010ce:	6058      	str	r0, [r3, #4]
 80010d0:	e7e9      	b.n	80010a6 <CalibCmdCheck+0x46>
	      					USE_DEF_CALIB();
 80010d2:	f7ff ff45 	bl	8000f60 <USE_DEF_CALIB>
	      					StoreEEPROM(EEPROM_DATA[0],EEPROM_DATA[1]);
 80010d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80010da:	f7ff ff55 	bl	8000f88 <StoreEEPROM>
 80010de:	e7e2      	b.n	80010a6 <CalibCmdCheck+0x46>
 80010e0:	200007e0 	.word	0x200007e0
 80010e4:	200007c4 	.word	0x200007c4
 80010e8:	20000600 	.word	0x20000600
 80010ec:	200006d4 	.word	0x200006d4
 80010f0:	200007b8 	.word	0x200007b8
 80010f4:	3a533333 	.word	0x3a533333
 80010f8:	43660000 	.word	0x43660000
 80010fc:	447a0000 	.word	0x447a0000

08001100 <Set50HzDeadTimeNS>:
//#define DeadTime64X 				1 //883,2ns
//#define DeadTime128X 				1 //1766,4ns
void Set50HzDeadTimeNS(void) {

		// Tdts = Tck_int //
	    TIM1->CR1 &= ~TIM_CR1_CKD;
 8001100:	4b0e      	ldr	r3, [pc, #56]	; (800113c <Set50HzDeadTimeNS+0x3c>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001108:	601a      	str	r2, [r3, #0]
	    TIM1->BDTR &= ~TIM_BDTR_DTG;
 800110a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800110c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001110:	645a      	str	r2, [r3, #68]	; 0x44

	    TIM1->BDTR  |= TIM_BDTR_DTG_7;//128x //1766,4ns
 8001112:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001114:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001118:	645a      	str	r2, [r3, #68]	; 0x44
	    //TIM1->BDTR  |= TIM_BDTR_DTG_6;//64x //883,2ns
	    //TIM1->BDTR  |= TIM_BDTR_DTG_5;//32x //441,6ns
	    //TIM1->BDTR  |= TIM_BDTR_DTG_4;//16x //220,8ns
	    TIM1->BDTR  |= TIM_BDTR_DTG_3;//8x //110,4ns
 800111a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800111c:	f042 0208 	orr.w	r2, r2, #8
 8001120:	645a      	str	r2, [r3, #68]	; 0x44
	    TIM1->BDTR  |= TIM_BDTR_DTG_2;//4x //55,2ns
 8001122:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001124:	f042 0204 	orr.w	r2, r2, #4
 8001128:	645a      	str	r2, [r3, #68]	; 0x44
	    TIM1->BDTR  |= TIM_BDTR_DTG_1;//2x  //27,6ns
 800112a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800112c:	f042 0202 	orr.w	r2, r2, #2
 8001130:	645a      	str	r2, [r3, #68]	; 0x44
	    TIM1->BDTR  |= TIM_BDTR_DTG_0;//1x // Dead time base value 1/Fosc=1/72000=13.8ns
 8001132:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001134:	f042 0201 	orr.w	r2, r2, #1
 8001138:	645a      	str	r2, [r3, #68]	; 0x44
 800113a:	4770      	bx	lr
 800113c:	40012c00 	.word	0x40012c00

08001140 <SetNormalSignal>:
////////////////////// DEAD TIME - END //////////////////////


////////////////////// SIGNAL INVERSE - BEGIN //////////////////////
void SetNormalSignal(void) {
		TIM1->CCER |= TIM_CCER_CC3NP; // active high level: 0 - high, 1 - low
 8001140:	4b04      	ldr	r3, [pc, #16]	; (8001154 <SetNormalSignal+0x14>)
 8001142:	6a1a      	ldr	r2, [r3, #32]
 8001144:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001148:	621a      	str	r2, [r3, #32]
		TIM1->CCER |= TIM_CCER_CC3P; // active high level: 0 - high, 1 - low
 800114a:	6a1a      	ldr	r2, [r3, #32]
 800114c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001150:	621a      	str	r2, [r3, #32]
 8001152:	4770      	bx	lr
 8001154:	40012c00 	.word	0x40012c00

08001158 <Idle_SET>:
////////////////////// SIGNAL INVERSE - END //////////////////////

////////////////////// IDLE STATE - BEGIN //////////////////////
void Idle_SET(void) {
	    /* output idle state HIGHT */
		TIM1->CR2 |= TIM_CR2_OIS3;
 8001158:	4b04      	ldr	r3, [pc, #16]	; (800116c <Idle_SET+0x14>)
 800115a:	685a      	ldr	r2, [r3, #4]
 800115c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001160:	605a      	str	r2, [r3, #4]
		TIM1->CR2 |= TIM_CR2_OIS3N;
 8001162:	685a      	ldr	r2, [r3, #4]
 8001164:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	4770      	bx	lr
 800116c:	40012c00 	.word	0x40012c00

08001170 <PWM_50Hz_Init>:
}
////////////////////// IDLE STAT - END //////////////////////


////////////////////// INIT GENERATOR 50Hz - BEGIN //////////////////////
void PWM_50Hz_Init (void) {
 8001170:	b508      	push	{r3, lr}
	//GPIOB->CRH	&= ~GPIO_CRH_MODE15;
	//GPIOB->CRH	|= GPIO_CRH_MODE15; // gpio speed 50 MHz

	/************************** Config PWM channel ************************************/

	TIM1->PSC = 1440-1; // div for clock: F = SYSCLK / [PSC + 1]
 8001172:	f240 539f 	movw	r3, #1439	; 0x59f
 8001176:	4911      	ldr	r1, [pc, #68]	; (80011bc <PWM_50Hz_Init+0x4c>)
 8001178:	628b      	str	r3, [r1, #40]	; 0x28
	TIM1->ARR = 999; // count to 1000
 800117a:	f240 33e7 	movw	r3, #999	; 0x3e7
 800117e:	62cb      	str	r3, [r1, #44]	; 0x2c
	TIM1->CCR3 = 500; // duty cycle 50%
 8001180:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001184:	63cb      	str	r3, [r1, #60]	; 0x3c
	TIM1->CR1 &= ~TIM_CR1_DIR; // count up: 0 - up, 1 - down
 8001186:	680b      	ldr	r3, [r1, #0]
 8001188:	f023 0310 	bic.w	r3, r3, #16
 800118c:	600b      	str	r3, [r1, #0]
    TIM1->CR1 &= ~TIM_CR1_CMS; // aligned on the front signal
 800118e:	680b      	ldr	r3, [r1, #0]
 8001190:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001194:	600b      	str	r3, [r1, #0]

    TIM1->CCMR2 &= ~TIM_CCMR2_OC3M;
 8001196:	69cb      	ldr	r3, [r1, #28]
 8001198:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800119c:	61cb      	str	r3, [r1, #28]
    TIM1->CCMR2 |= TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1; // positiv PWM
 800119e:	69cb      	ldr	r3, [r1, #28]
 80011a0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80011a4:	61cb      	str	r3, [r1, #28]

	/* Enable channel outputs */
//	TIM1->CCER |= TIM_CCER_CC3E | TIM_CCER_CC3NE; // enable PWM complementary out

	SetNormalSignal(); // NORMAL or INVERSE
 80011a6:	f7ff ffcb 	bl	8001140 <SetNormalSignal>
	Idle_SET(); // se idle state /* output idle state HIGHT */
 80011aa:	f7ff ffd5 	bl	8001158 <Idle_SET>

	Set50HzDeadTimeNS(); // 1976 ns
 80011ae:	f7ff ffa7 	bl	8001100 <Set50HzDeadTimeNS>
	/* Enable channel outputs */
	TIM1->CCER |= TIM_CCER_CC3E | TIM_CCER_CC3NE; // enable PWM complementary out
 80011b2:	6a0b      	ldr	r3, [r1, #32]
 80011b4:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 80011b8:	620b      	str	r3, [r1, #32]
 80011ba:	bd08      	pop	{r3, pc}
 80011bc:	40012c00 	.word	0x40012c00

080011c0 <PWM_50Hz_START>:
////////////////////// INIT GENERATOR 50Hz - END //////////////////////


////////////////////// CONTROL 50Hz - BEGIN //////////////////////
void PWM_50Hz_START(void)
{
 80011c0:	b508      	push	{r3, lr}
	ResetV_data();
 80011c2:	f7ff fb87 	bl	80008d4 <ResetV_data>
	UpdateAmplitudeByV();
 80011c6:	f7ff fcc5 	bl	8000b54 <UpdateAmplitudeByV>
	ResetAmplitude();
 80011ca:	f000 f945 	bl	8001458 <ResetAmplitude>
	TIM1->CNT = 0;
 80011ce:	2300      	movs	r3, #0
 80011d0:	490c      	ldr	r1, [pc, #48]	; (8001204 <PWM_50Hz_START+0x44>)
 80011d2:	624b      	str	r3, [r1, #36]	; 0x24
//	TIM3->CNT = 990;
//	TIM1->CCR3=500;
	/* Enable channel outputs */
	TIM1->CCER |= TIM_CCER_CC3E | TIM_CCER_CC3NE; // enable PWM complementary out
 80011d4:	6a0b      	ldr	r3, [r1, #32]
 80011d6:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 80011da:	620b      	str	r3, [r1, #32]
		SetNormalSignal(); // NORMAL or INVERSE
 80011dc:	f7ff ffb0 	bl	8001140 <SetNormalSignal>
		Idle_SET(); // se idle state /* output idle state HIGHT */
 80011e0:	f7ff ffba 	bl	8001158 <Idle_SET>

		Set50HzDeadTimeNS(); // 1976 ns
 80011e4:	f7ff ff8c 	bl	8001100 <Set50HzDeadTimeNS>
	TIM1->SR&=~TIM_SR_UIF; // clear update flag
 80011e8:	690b      	ldr	r3, [r1, #16]
 80011ea:	f023 0301 	bic.w	r3, r3, #1
 80011ee:	610b      	str	r3, [r1, #16]
	TIM1->DIER |= TIM_DIER_UIE;
 80011f0:	68cb      	ldr	r3, [r1, #12]
 80011f2:	f043 0301 	orr.w	r3, r3, #1
 80011f6:	60cb      	str	r3, [r1, #12]
	TIM1->CR1 |= TIM_CR1_CEN;
 80011f8:	680b      	ldr	r3, [r1, #0]
 80011fa:	f043 0301 	orr.w	r3, r3, #1
 80011fe:	600b      	str	r3, [r1, #0]
 8001200:	bd08      	pop	{r3, pc}
 8001202:	bf00      	nop
 8001204:	40012c00 	.word	0x40012c00

08001208 <PWM_50Hz_STOP>:
}

void PWM_50Hz_STOP(void)
{
	//TIM1->CNT = 0;
	TIM1->SR&=~TIM_SR_UIF; // clear update flag
 8001208:	4b07      	ldr	r3, [pc, #28]	; (8001228 <PWM_50Hz_STOP+0x20>)
 800120a:	691a      	ldr	r2, [r3, #16]
 800120c:	f022 0201 	bic.w	r2, r2, #1
 8001210:	611a      	str	r2, [r3, #16]

	TIM1->DIER &= ~TIM_DIER_UIE; // stop interrupt
 8001212:	68da      	ldr	r2, [r3, #12]
 8001214:	f022 0201 	bic.w	r2, r2, #1
 8001218:	60da      	str	r2, [r3, #12]
	TIM1->CR1 &= (uint16_t)~TIM_CR1_CEN; // stop cnt
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	f022 0201 	bic.w	r2, r2, #1
 8001220:	0412      	lsls	r2, r2, #16
 8001222:	0c12      	lsrs	r2, r2, #16
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	4770      	bx	lr
 8001228:	40012c00 	.word	0x40012c00

0800122c <PWM_50Hz_OUTEN>:

}

void PWM_50Hz_OUTEN(void)
{
	TIM1->BDTR |= TIM_BDTR_MOE | TIM_BDTR_AOE; // enable generation output
 800122c:	4a02      	ldr	r2, [pc, #8]	; (8001238 <PWM_50Hz_OUTEN+0xc>)
 800122e:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8001230:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001234:	6453      	str	r3, [r2, #68]	; 0x44
 8001236:	4770      	bx	lr
 8001238:	40012c00 	.word	0x40012c00

0800123c <PWM_50Hz_OUTDIS>:
	//HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
}

void PWM_50Hz_OUTDIS(void)
{
    TIM1->BDTR &= ~TIM_BDTR_MOE;
 800123c:	4a02      	ldr	r2, [pc, #8]	; (8001248 <PWM_50Hz_OUTDIS+0xc>)
 800123e:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8001240:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001244:	6453      	str	r3, [r2, #68]	; 0x44
 8001246:	4770      	bx	lr
 8001248:	40012c00 	.word	0x40012c00

0800124c <PWM_50Hz_OFF>:
		PWM_Sinus_START(); // start CNT

	PWM_50Hz_OUTEN(); // OUTPUT ENABLE
}

void PWM_50Hz_OFF(void){
 800124c:	b508      	push	{r3, lr}
	PWM_50Hz_OUTDIS(); // OUTPUT ENABLE
 800124e:	f7ff fff5 	bl	800123c <PWM_50Hz_OUTDIS>
	PWM_50Hz_STOP(); // start CNT
}
 8001252:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	PWM_50Hz_STOP(); // start CNT
 8001256:	f7ff bfd7 	b.w	8001208 <PWM_50Hz_STOP>
	...

0800125c <PWM_Sinus_START>:


////////////////////// INIT GENERATOR PWM LOW - BEGIN //////////////////////
void PWM_Sinus_START(void)
{
	sin_step=0;
 800125c:	2200      	movs	r2, #0
	sinStatus=0;
	TIM3->CNT = MaxSinusData+1;
 800125e:	f240 31cb 	movw	r1, #971	; 0x3cb
	sin_step=0;
 8001262:	4b0a      	ldr	r3, [pc, #40]	; (800128c <PWM_Sinus_START+0x30>)
 8001264:	801a      	strh	r2, [r3, #0]
	sinStatus=0;
 8001266:	4b0a      	ldr	r3, [pc, #40]	; (8001290 <PWM_Sinus_START+0x34>)
 8001268:	701a      	strb	r2, [r3, #0]
	TIM3->CNT = MaxSinusData+1;
 800126a:	4b0a      	ldr	r3, [pc, #40]	; (8001294 <PWM_Sinus_START+0x38>)
 800126c:	6259      	str	r1, [r3, #36]	; 0x24
	//TIM3->CCER |= TIM_CCER_CC1P;

	//TIM3->CCER |= TIM_CCER_CC2E; // enable PWM complementary out to PA9
	//TIM3->CCER |= TIM_CCER_CC2P;

	TIM3->CCR1=0;
 800126e:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2=0;
 8001270:	639a      	str	r2, [r3, #56]	; 0x38


	TIM3->SR&=~TIM_SR_UIF; // clear update flag
 8001272:	691a      	ldr	r2, [r3, #16]
 8001274:	f022 0201 	bic.w	r2, r2, #1
 8001278:	611a      	str	r2, [r3, #16]


	TIM3->DIER |= TIM_DIER_UIE;
 800127a:	68da      	ldr	r2, [r3, #12]
 800127c:	f042 0201 	orr.w	r2, r2, #1
 8001280:	60da      	str	r2, [r3, #12]
	TIM3->CR1 |= TIM_CR1_CEN;
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	f042 0201 	orr.w	r2, r2, #1
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	4770      	bx	lr
 800128c:	200006c2 	.word	0x200006c2
 8001290:	200006c0 	.word	0x200006c0
 8001294:	40000400 	.word	0x40000400

08001298 <PWM_Sinus_STOP>:
}

void PWM_Sinus_STOP(void)
{
	//TIM1->CNT = 0;
	TIM3->SR&=~TIM_SR_UIF; // clear update flag
 8001298:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <PWM_Sinus_STOP+0x28>)
 800129a:	691a      	ldr	r2, [r3, #16]
 800129c:	f022 0201 	bic.w	r2, r2, #1
 80012a0:	611a      	str	r2, [r3, #16]

	TIM3->CNT = MaxSinusData+1;
 80012a2:	f240 32cb 	movw	r2, #971	; 0x3cb
 80012a6:	625a      	str	r2, [r3, #36]	; 0x24

	TIM3->DIER &= ~TIM_DIER_UIE; // stop interrupt
 80012a8:	68da      	ldr	r2, [r3, #12]
 80012aa:	f022 0201 	bic.w	r2, r2, #1
 80012ae:	60da      	str	r2, [r3, #12]
	TIM3->CR1 &= (uint16_t)~TIM_CR1_CEN; // stop cnt
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	f022 0201 	bic.w	r2, r2, #1
 80012b6:	0412      	lsls	r2, r2, #16
 80012b8:	0c12      	lsrs	r2, r2, #16
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	40000400 	.word	0x40000400

080012c4 <PWM_Sinus_OUTEN>:
	//TIM3->CCR2=0;
}

void PWM_Sinus_OUTEN(void)
{
	TIM3->BDTR |= TIM_BDTR_MOE | TIM_BDTR_AOE; // enable generation output
 80012c4:	4a02      	ldr	r2, [pc, #8]	; (80012d0 <PWM_Sinus_OUTEN+0xc>)
 80012c6:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80012c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012cc:	6453      	str	r3, [r2, #68]	; 0x44
 80012ce:	4770      	bx	lr
 80012d0:	40000400 	.word	0x40000400

080012d4 <PWM_50Hz_ON>:
void PWM_50Hz_ON(void){
 80012d4:	b508      	push	{r3, lr}
	PWM_50Hz_START(); // start CNT
 80012d6:	f7ff ff73 	bl	80011c0 <PWM_50Hz_START>
		PWM_Sinus_OUTEN(); // OUTPUT ENABLE
 80012da:	f7ff fff3 	bl	80012c4 <PWM_Sinus_OUTEN>
		PWM_Sinus_START(); // start CNT
 80012de:	f7ff ffbd 	bl	800125c <PWM_Sinus_START>
}
 80012e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	PWM_50Hz_OUTEN(); // OUTPUT ENABLE
 80012e6:	f7ff bfa1 	b.w	800122c <PWM_50Hz_OUTEN>
	...

080012ec <PWM_Sinus_OUTDIS>:
	//HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
}

void PWM_Sinus_OUTDIS(void)
{
    TIM3->BDTR &= ~TIM_BDTR_MOE;
 80012ec:	4a02      	ldr	r2, [pc, #8]	; (80012f8 <PWM_Sinus_OUTDIS+0xc>)
 80012ee:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80012f0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80012f4:	6453      	str	r3, [r2, #68]	; 0x44
 80012f6:	4770      	bx	lr
 80012f8:	40000400 	.word	0x40000400

080012fc <PWM_Sinus_OFF>:
void PWM_Sinus_ON(void) {
//	PWM_Sinus_OUTEN(); // OUTPUT ENABLE
//	PWM_Sinus_START(); // start CNT
}

void PWM_Sinus_OFF(void){
 80012fc:	b508      	push	{r3, lr}
	PWM_Sinus_OUTDIS(); // OUTPUT ENABLE
 80012fe:	f7ff fff5 	bl	80012ec <PWM_Sinus_OUTDIS>
	PWM_Sinus_STOP(); // start CNT
}
 8001302:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	PWM_Sinus_STOP(); // start CNT
 8001306:	f7ff bfc7 	b.w	8001298 <PWM_Sinus_STOP>
	...

0800130c <PWM_Sinus_Init>:

	//GPIOA->CRL	&= ~GPIO_CRL_MODE1;
	//GPIOA->CRL	|= GPIO_CRL_MODE1; // gpio speed 50 MHz

	/*************************** Config PWM channel ***********************************/
		TIM3->PSC = SinResPSC; // div for clock: F = SYSCLK / [PSC + 1]
 800130c:	2200      	movs	r2, #0
		TIM3->ARR = 1000-1; // count to 1000
 800130e:	f240 31e7 	movw	r1, #999	; 0x3e7
		TIM3->PSC = SinResPSC; // div for clock: F = SYSCLK / [PSC + 1]
 8001312:	4b19      	ldr	r3, [pc, #100]	; (8001378 <PWM_Sinus_Init+0x6c>)
 8001314:	629a      	str	r2, [r3, #40]	; 0x28
		TIM3->ARR = 1000-1; // count to 1000
 8001316:	62d9      	str	r1, [r3, #44]	; 0x2c
		TIM3->CCR1 = 0; // duty cycle 0%
 8001318:	635a      	str	r2, [r3, #52]	; 0x34
		TIM3->CCR2 = 0; // duty cycle 0%
 800131a:	639a      	str	r2, [r3, #56]	; 0x38

		// se idle state
		TIM3->CR2 |= TIM_CR2_OIS1;
 800131c:	685a      	ldr	r2, [r3, #4]
 800131e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001322:	605a      	str	r2, [r3, #4]
		TIM3->CR2 |= TIM_CR2_OIS2;
 8001324:	685a      	ldr	r2, [r3, #4]
 8001326:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800132a:	605a      	str	r2, [r3, #4]

			TIM3->CCER |= TIM_CCER_CC1E; // enable PWM out to PA8
 800132c:	6a1a      	ldr	r2, [r3, #32]
 800132e:	f042 0201 	orr.w	r2, r2, #1
 8001332:	621a      	str	r2, [r3, #32]
			//TIM3->CCER &= ~TIM_CCER_CC1P; // active high level: 0 - high, 1 - low
			TIM3->CCER |= TIM_CCER_CC1P;
 8001334:	6a1a      	ldr	r2, [r3, #32]
 8001336:	f042 0202 	orr.w	r2, r2, #2
 800133a:	621a      	str	r2, [r3, #32]

			TIM3->CCER |= TIM_CCER_CC2E; // enable PWM complementary out to PA9
 800133c:	6a1a      	ldr	r2, [r3, #32]
 800133e:	f042 0210 	orr.w	r2, r2, #16
 8001342:	621a      	str	r2, [r3, #32]
			//TIM3->CCER &= ~TIM_CCER_CC2P; // active high level: 0 - high, 1 - low
			TIM3->CCER |= TIM_CCER_CC2P;
 8001344:	6a1a      	ldr	r2, [r3, #32]
 8001346:	f042 0220 	orr.w	r2, r2, #32
 800134a:	621a      	str	r2, [r3, #32]

		// se idle state
//		TIM3->CR2 |= TIM_CR2_OIS1;
//		TIM3->CR2 |= TIM_CR2_OIS2;

		TIM3->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
 800134c:	699a      	ldr	r2, [r3, #24]
 800134e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8001352:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001356:	619a      	str	r2, [r3, #24]
		TIM3->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 |
 8001358:	699a      	ldr	r2, [r3, #24]
 800135a:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 800135e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001362:	619a      	str	r2, [r3, #24]
		 TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1; // positiv PWM1_CH1 and PWM1_CH2

		/*******************************************************************************/

		TIM3->CR1 &= ~TIM_CR1_DIR; // count up: 0 - up, 1 - down
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	f022 0210 	bic.w	r2, r2, #16
 800136a:	601a      	str	r2, [r3, #0]
		TIM3->CR1 &= ~TIM_CR1_CMS; // aligned on the front signal: 00 - front; 01, 10, 11 - center
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	40000400 	.word	0x40000400

0800137c <DigiTOS_IWDG_Init>:
	
	/* Check if the system has resumed from IWDG reset */
#if defined(STM32F4xx)
	if (RCC->CSR & RCC_CSR_WDGRSTF) {
#else
	if (RCC->CSR & RCC_CSR_IWDGRSTF) {	
 800137c:	4a2a      	ldr	r2, [pc, #168]	; (8001428 <DigiTOS_IWDG_Init+0xac>)
uint8_t DigiTOS_IWDG_Init(DigiTOS_IWDG_Timeout_t timeout) {
 800137e:	4603      	mov	r3, r0
	if (RCC->CSR & RCC_CSR_IWDGRSTF) {	
 8001380:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8001382:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
#endif
		/* Reset by IWDG */
		result = 1;
		
		/* Clear reset flags */
		RCC->CSR |= RCC_CSR_RMVF;
 8001386:	bf1f      	itttt	ne
 8001388:	6a51      	ldrne	r1, [r2, #36]	; 0x24
		result = 1;
 800138a:	2001      	movne	r0, #1
		RCC->CSR |= RCC_CSR_RMVF;
 800138c:	f041 7180 	orrne.w	r1, r1, #16777216	; 0x1000000
 8001390:	6251      	strne	r1, [r2, #36]	; 0x24
	}

	/* Enable write access to IWDG_PR and IWDG_RLR registers */
	IWDG->KR = 0x5555;
 8001392:	f245 5155 	movw	r1, #21845	; 0x5555
 8001396:	4a25      	ldr	r2, [pc, #148]	; (800142c <DigiTOS_IWDG_Init+0xb0>)

	/* Set proper clock depending on timeout user select */
	if (timeout >= DigiTOS_IWDG_Timeout_8s) {
 8001398:	2b0a      	cmp	r3, #10
	IWDG->KR = 0x5555;
 800139a:	6011      	str	r1, [r2, #0]
	if (timeout >= DigiTOS_IWDG_Timeout_8s) {
 800139c:	d925      	bls.n	80013ea <DigiTOS_IWDG_Init+0x6e>
		/* IWDG counter clock: LSI/256 = 128Hz */
		IWDG->PR = 0x07;
 800139e:	2107      	movs	r1, #7
 80013a0:	6051      	str	r1, [r2, #4]
	/* Set counter reload value */
	if (timeout == DigiTOS_IWDG_Timeout_5ms) {
		reload = 5; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_10ms) {
		reload = 10; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_15ms) {
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d02a      	beq.n	80013fc <DigiTOS_IWDG_Init+0x80>
		reload = 15; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_30ms) {
 80013a6:	2b03      	cmp	r3, #3
 80013a8:	d02a      	beq.n	8001400 <DigiTOS_IWDG_Init+0x84>
		reload = 31; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_60ms) {
 80013aa:	2b04      	cmp	r3, #4
 80013ac:	d02a      	beq.n	8001404 <DigiTOS_IWDG_Init+0x88>
		reload = 61; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_120ms) {
 80013ae:	2b05      	cmp	r3, #5
 80013b0:	d02a      	beq.n	8001408 <DigiTOS_IWDG_Init+0x8c>
		reload = 123; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_250ms) {
 80013b2:	2b06      	cmp	r3, #6
 80013b4:	d02a      	beq.n	800140c <DigiTOS_IWDG_Init+0x90>
		reload = 255; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_500ms) {
 80013b6:	2b07      	cmp	r3, #7
 80013b8:	d02a      	beq.n	8001410 <DigiTOS_IWDG_Init+0x94>
		reload = 511; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_1s) {
 80013ba:	2b08      	cmp	r3, #8
 80013bc:	d02e      	beq.n	800141c <DigiTOS_IWDG_Init+0xa0>
		reload = 1023; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_2s) {
 80013be:	2b09      	cmp	r3, #9
 80013c0:	d02f      	beq.n	8001422 <DigiTOS_IWDG_Init+0xa6>
		reload = 2047; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_4s) {
 80013c2:	2b0a      	cmp	r3, #10
 80013c4:	d027      	beq.n	8001416 <DigiTOS_IWDG_Init+0x9a>
		reload = 4095; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_8s) {
 80013c6:	2b0b      	cmp	r3, #11
 80013c8:	d028      	beq.n	800141c <DigiTOS_IWDG_Init+0xa0>
		reload = 1023; /* 128 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_16s) {
 80013ca:	2b0c      	cmp	r3, #12
 80013cc:	d029      	beq.n	8001422 <DigiTOS_IWDG_Init+0xa6>
		reload = 2047; /* 128 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_32s) {
 80013ce:	2b0d      	cmp	r3, #13
		reload = 4095; /* 128 Hz IWDG ticking */
 80013d0:	f640 73ff 	movw	r3, #4095	; 0xfff
 80013d4:	bf18      	it	ne
 80013d6:	2300      	movne	r3, #0
	}
	
	/* Set reload */
	IWDG->RLR = reload;
 80013d8:	4a14      	ldr	r2, [pc, #80]	; (800142c <DigiTOS_IWDG_Init+0xb0>)
 80013da:	6093      	str	r3, [r2, #8]

	/* Reload IWDG counter */
	IWDG->KR = 0xAAAA;
 80013dc:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 80013e0:	6013      	str	r3, [r2, #0]

	/* Enable IWDG (the LSI oscillator will be enabled by hardware) */
	IWDG->KR = 0xCCCC;
 80013e2:	f64c 43cc 	movw	r3, #52428	; 0xcccc
 80013e6:	6013      	str	r3, [r2, #0]
	
	/* Return status */
	return result;
}
 80013e8:	4770      	bx	lr
		IWDG->PR = 0x03;
 80013ea:	2103      	movs	r1, #3
 80013ec:	6051      	str	r1, [r2, #4]
	if (timeout == DigiTOS_IWDG_Timeout_5ms) {
 80013ee:	b11b      	cbz	r3, 80013f8 <DigiTOS_IWDG_Init+0x7c>
	} else if (timeout == DigiTOS_IWDG_Timeout_10ms) {
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d1d6      	bne.n	80013a2 <DigiTOS_IWDG_Init+0x26>
		reload = 10; /* 1024 Hz IWDG ticking */
 80013f4:	230a      	movs	r3, #10
 80013f6:	e7ef      	b.n	80013d8 <DigiTOS_IWDG_Init+0x5c>
		reload = 5; /* 1024 Hz IWDG ticking */
 80013f8:	2305      	movs	r3, #5
 80013fa:	e7ed      	b.n	80013d8 <DigiTOS_IWDG_Init+0x5c>
		reload = 15; /* 1024 Hz IWDG ticking */
 80013fc:	230f      	movs	r3, #15
 80013fe:	e7eb      	b.n	80013d8 <DigiTOS_IWDG_Init+0x5c>
		reload = 31; /* 1024 Hz IWDG ticking */
 8001400:	231f      	movs	r3, #31
 8001402:	e7e9      	b.n	80013d8 <DigiTOS_IWDG_Init+0x5c>
		reload = 61; /* 1024 Hz IWDG ticking */
 8001404:	233d      	movs	r3, #61	; 0x3d
 8001406:	e7e7      	b.n	80013d8 <DigiTOS_IWDG_Init+0x5c>
		reload = 123; /* 1024 Hz IWDG ticking */
 8001408:	237b      	movs	r3, #123	; 0x7b
 800140a:	e7e5      	b.n	80013d8 <DigiTOS_IWDG_Init+0x5c>
		reload = 255; /* 1024 Hz IWDG ticking */
 800140c:	23ff      	movs	r3, #255	; 0xff
 800140e:	e7e3      	b.n	80013d8 <DigiTOS_IWDG_Init+0x5c>
		reload = 511; /* 1024 Hz IWDG ticking */
 8001410:	f240 13ff 	movw	r3, #511	; 0x1ff
 8001414:	e7e0      	b.n	80013d8 <DigiTOS_IWDG_Init+0x5c>
		reload = 4095; /* 1024 Hz IWDG ticking */
 8001416:	f640 73ff 	movw	r3, #4095	; 0xfff
 800141a:	e7dd      	b.n	80013d8 <DigiTOS_IWDG_Init+0x5c>
		reload = 1023; /* 1024 Hz IWDG ticking */
 800141c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8001420:	e7da      	b.n	80013d8 <DigiTOS_IWDG_Init+0x5c>
		reload = 2047; /* 1024 Hz IWDG ticking */
 8001422:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001426:	e7d7      	b.n	80013d8 <DigiTOS_IWDG_Init+0x5c>
 8001428:	40021000 	.word	0x40021000
 800142c:	40003000 	.word	0x40003000

08001430 <SetSoftstart>:
#include "digiTOS-Sinus.h"

#ifdef AMP_CORRECTION_TYPE_STEP
void SetSoftstart() {
		#ifdef USE_SOFT_START
			Sine_Amplitude_4=SOFT_START_FROM;
 8001430:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8001434:	4a04      	ldr	r2, [pc, #16]	; (8001448 <SetSoftstart+0x18>)
 8001436:	6013      	str	r3, [r2, #0]
			Sine_Amplitude_3=SOFT_START_FROM;
 8001438:	4a04      	ldr	r2, [pc, #16]	; (800144c <SetSoftstart+0x1c>)
 800143a:	6013      	str	r3, [r2, #0]
			Sine_Amplitude_2=SOFT_START_FROM;
 800143c:	4a04      	ldr	r2, [pc, #16]	; (8001450 <SetSoftstart+0x20>)
 800143e:	6013      	str	r3, [r2, #0]
			Sine_Amplitude_1=SOFT_START_FROM;
 8001440:	4a04      	ldr	r2, [pc, #16]	; (8001454 <SetSoftstart+0x24>)
 8001442:	6013      	str	r3, [r2, #0]
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	20000024 	.word	0x20000024
 800144c:	20000020 	.word	0x20000020
 8001450:	2000001c 	.word	0x2000001c
 8001454:	20000018 	.word	0x20000018

08001458 <ResetAmplitude>:
			Sine_Amplitude_1=1;
		#endif
}
#endif

void ResetAmplitude() {
 8001458:	b508      	push	{r3, lr}
		Sine_Amplitude_2=1;
		Sine_Amplitude_1=1;
	#endif

	#ifdef AMP_CORRECTION_TYPE_STEP
		SetSoftstart();
 800145a:	f7ff ffe9 	bl	8001430 <SetSoftstart>
	#endif

	#ifdef AMP_PROTECTION
			AMP_BLOCKED=0;
 800145e:	2300      	movs	r3, #0
 8001460:	4a03      	ldr	r2, [pc, #12]	; (8001470 <ResetAmplitude+0x18>)
 8001462:	6013      	str	r3, [r2, #0]
			AMP_PROTECTION_CNT_BEFORESTART=0;
 8001464:	4a03      	ldr	r2, [pc, #12]	; (8001474 <ResetAmplitude+0x1c>)
 8001466:	6013      	str	r3, [r2, #0]
			AMP_PROTECTION_CNT=0;
 8001468:	4a03      	ldr	r2, [pc, #12]	; (8001478 <ResetAmplitude+0x20>)
 800146a:	6013      	str	r3, [r2, #0]
 800146c:	bd08      	pop	{r3, pc}
 800146e:	bf00      	nop
 8001470:	20000694 	.word	0x20000694
 8001474:	2000069c 	.word	0x2000069c
 8001478:	20000698 	.word	0x20000698

0800147c <GetApmlitude>:
		return;
	}
}

float GetApmlitude() {
	if (sin_step>Sin_Amp_ind[2]) {
 800147c:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <GetApmlitude+0x34>)
 800147e:	4a0d      	ldr	r2, [pc, #52]	; (80014b4 <GetApmlitude+0x38>)
 8001480:	8819      	ldrh	r1, [r3, #0]
 8001482:	6890      	ldr	r0, [r2, #8]
 8001484:	b289      	uxth	r1, r1
 8001486:	4281      	cmp	r1, r0
 8001488:	dd02      	ble.n	8001490 <GetApmlitude+0x14>
		return Sine_Amplitude_4;
 800148a:	4b0b      	ldr	r3, [pc, #44]	; (80014b8 <GetApmlitude+0x3c>)
		return Sine_Amplitude_3;
	}
	if (sin_step>Sin_Amp_ind[0]) {
		return Sine_Amplitude_2;
	}
	return Sine_Amplitude_1;
 800148c:	6818      	ldr	r0, [r3, #0]
}
 800148e:	4770      	bx	lr
	if (sin_step>Sin_Amp_ind[1]) {
 8001490:	8819      	ldrh	r1, [r3, #0]
 8001492:	6850      	ldr	r0, [r2, #4]
 8001494:	b289      	uxth	r1, r1
 8001496:	4281      	cmp	r1, r0
 8001498:	dd01      	ble.n	800149e <GetApmlitude+0x22>
		return Sine_Amplitude_3;
 800149a:	4b08      	ldr	r3, [pc, #32]	; (80014bc <GetApmlitude+0x40>)
 800149c:	e7f6      	b.n	800148c <GetApmlitude+0x10>
	if (sin_step>Sin_Amp_ind[0]) {
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	6812      	ldr	r2, [r2, #0]
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	4293      	cmp	r3, r2
		return Sine_Amplitude_2;
 80014a6:	bfcc      	ite	gt
 80014a8:	4b05      	ldrgt	r3, [pc, #20]	; (80014c0 <GetApmlitude+0x44>)
	return Sine_Amplitude_1;
 80014aa:	4b06      	ldrle	r3, [pc, #24]	; (80014c4 <GetApmlitude+0x48>)
 80014ac:	e7ee      	b.n	800148c <GetApmlitude+0x10>
 80014ae:	bf00      	nop
 80014b0:	200006c2 	.word	0x200006c2
 80014b4:	20000008 	.word	0x20000008
 80014b8:	20000024 	.word	0x20000024
 80014bc:	20000020 	.word	0x20000020
 80014c0:	2000001c 	.word	0x2000001c
 80014c4:	20000018 	.word	0x20000018

080014c8 <GetSinus>:

uint16_t GetSinus() {
	if (sin_step >= SinRes-1) {
 80014c8:	f240 21ce 	movw	r1, #718	; 0x2ce
 80014cc:	4a13      	ldr	r2, [pc, #76]	; (800151c <GetSinus+0x54>)
uint16_t GetSinus() {
 80014ce:	b538      	push	{r3, r4, r5, lr}
	if (sin_step >= SinRes-1) {
 80014d0:	8813      	ldrh	r3, [r2, #0]
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	428b      	cmp	r3, r1
 80014d6:	d81f      	bhi.n	8001518 <GetSinus+0x50>
		//sin_step = 0;
		return 0;
	}
	uint16_t fSinusData=sin_data[sin_step];
 80014d8:	8813      	ldrh	r3, [r2, #0]
 80014da:	4a11      	ldr	r2, [pc, #68]	; (8001520 <GetSinus+0x58>)
 80014dc:	b29b      	uxth	r3, r3
 80014de:	f832 4013 	ldrh.w	r4, [r2, r3, lsl #1]

	float curAmplitude=GetApmlitude();
 80014e2:	f7ff ffcb 	bl	800147c <GetApmlitude>

	if (curAmplitude!=1) {
 80014e6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
	uint16_t fSinusData=sin_data[sin_step];
 80014ea:	b2a4      	uxth	r4, r4
	float curAmplitude=GetApmlitude();
 80014ec:	4605      	mov	r5, r0
	if (curAmplitude!=1) {
 80014ee:	f7ff f8db 	bl	80006a8 <__aeabi_fcmpeq>
 80014f2:	b940      	cbnz	r0, 8001506 <GetSinus+0x3e>
		fSinusData=(uint16_t) (curAmplitude*fSinusData);
 80014f4:	4620      	mov	r0, r4
 80014f6:	f7fe feef 	bl	80002d8 <__aeabi_i2f>
 80014fa:	4629      	mov	r1, r5
 80014fc:	f7fe ff40 	bl	8000380 <__aeabi_fmul>
 8001500:	f7ff f904 	bl	800070c <__aeabi_f2uiz>
 8001504:	b284      	uxth	r4, r0
 8001506:	f240 30ca 	movw	r0, #970	; 0x3ca
 800150a:	42a0      	cmp	r0, r4
 800150c:	bf28      	it	cs
 800150e:	4620      	movcs	r0, r4
 8001510:	281e      	cmp	r0, #30
 8001512:	bf38      	it	cc
 8001514:	201e      	movcc	r0, #30
 8001516:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
 8001518:	2000      	movs	r0, #0
	}
	if (fSinusData>=MaxSinusData) {
		return MaxSinusData;
	}
	return fSinusData;
}
 800151a:	bd38      	pop	{r3, r4, r5, pc}
 800151c:	200006c2 	.word	0x200006c2
 8001520:	20000060 	.word	0x20000060

08001524 <EE_Format>:

//##########################################################################################################
//##########################################################################################################
//##########################################################################################################
bool	EE_Format(void)
{
 8001524:	b510      	push	{r4, lr}
 8001526:	b086      	sub	sp, #24
	uint32_t	error;
	HAL_FLASH_Unlock();
 8001528:	f001 ff26 	bl	8003378 <HAL_FLASH_Unlock>
	FLASH_EraseInitTypeDef	flashErase;
	flashErase.NbPages=1;
 800152c:	2301      	movs	r3, #1
	//flashErase.Banks = FLASH_BANK_1;
	flashErase.PageAddress = _EEPROM_FLASH_PAGE_ADDRESS;
	flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 800152e:	2400      	movs	r4, #0
	flashErase.NbPages=1;
 8001530:	9305      	str	r3, [sp, #20]
	flashErase.PageAddress = _EEPROM_FLASH_PAGE_ADDRESS;
 8001532:	4b0a      	ldr	r3, [pc, #40]	; (800155c <EE_Format+0x38>)
	if(HAL_FLASHEx_Erase(&flashErase,&error)==HAL_OK)
 8001534:	a901      	add	r1, sp, #4
 8001536:	a802      	add	r0, sp, #8
	flashErase.PageAddress = _EEPROM_FLASH_PAGE_ADDRESS;
 8001538:	9304      	str	r3, [sp, #16]
	flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 800153a:	9402      	str	r4, [sp, #8]
	if(HAL_FLASHEx_Erase(&flashErase,&error)==HAL_OK)
 800153c:	f001 ffe6 	bl	800350c <HAL_FLASHEx_Erase>
 8001540:	b938      	cbnz	r0, 8001552 <EE_Format+0x2e>
	{
		HAL_FLASH_Lock();
 8001542:	f001 ff2b 	bl	800339c <HAL_FLASH_Lock>
		if(error != 0xFFFFFFFF)
 8001546:	9801      	ldr	r0, [sp, #4]
 8001548:	1c43      	adds	r3, r0, #1
 800154a:	4258      	negs	r0, r3
 800154c:	4158      	adcs	r0, r3
		else
			return true;	
	}
	HAL_FLASH_Lock();
	return false;	
}
 800154e:	b006      	add	sp, #24
 8001550:	bd10      	pop	{r4, pc}
	HAL_FLASH_Lock();
 8001552:	f001 ff23 	bl	800339c <HAL_FLASH_Lock>
	return false;	
 8001556:	4620      	mov	r0, r4
 8001558:	e7f9      	b.n	800154e <EE_Format+0x2a>
 800155a:	bf00      	nop
 800155c:	0800fc00 	.word	0x0800fc00

08001560 <EE_Read>:
//##########################################################################################################
bool EE_Read(uint16_t VirtualAddress, uint32_t* Data)
{
	if(VirtualAddress >=	(_EEPROM_SIZE))
 8001560:	2809      	cmp	r0, #9
		return false;
	*Data =  (*(__IO uint32_t*)((VirtualAddress*4)+_EEPROM_FLASH_PAGE_ADDRESS));
 8001562:	bf9f      	itttt	ls
 8001564:	0080      	lslls	r0, r0, #2
 8001566:	f100 6000 	addls.w	r0, r0, #134217728	; 0x8000000
 800156a:	f500 407c 	addls.w	r0, r0, #64512	; 0xfc00
 800156e:	6803      	ldrls	r3, [r0, #0]
	return true;
 8001570:	bf9a      	itte	ls
 8001572:	2001      	movls	r0, #1
	*Data =  (*(__IO uint32_t*)((VirtualAddress*4)+_EEPROM_FLASH_PAGE_ADDRESS));
 8001574:	600b      	strls	r3, [r1, #0]
		return false;
 8001576:	2000      	movhi	r0, #0
}
 8001578:	4770      	bx	lr

0800157a <EE_Reads>:

}
//##########################################################################################################
bool EE_Reads(uint16_t StartVirtualAddress,uint16_t HowMuchToRead,uint32_t* Data)
{
	if((StartVirtualAddress+HowMuchToRead) >	(_EEPROM_SIZE))
 800157a:	4401      	add	r1, r0
 800157c:	290a      	cmp	r1, #10
 800157e:	dd0b      	ble.n	8001598 <EE_Reads+0x1e>
		return false;
 8001580:	2000      	movs	r0, #0
	{
		*Data =  (*(__IO uint32_t*)((i*4)+_EEPROM_FLASH_PAGE_ADDRESS));
		Data++;
	}
	return true;
}
 8001582:	4770      	bx	lr
		*Data =  (*(__IO uint32_t*)((i*4)+_EEPROM_FLASH_PAGE_ADDRESS));
 8001584:	0083      	lsls	r3, r0, #2
 8001586:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800158a:	f503 437c 	add.w	r3, r3, #64512	; 0xfc00
 800158e:	681b      	ldr	r3, [r3, #0]
	for(uint16_t	i=StartVirtualAddress ; i<HowMuchToRead+StartVirtualAddress ; i++)
 8001590:	3001      	adds	r0, #1
		*Data =  (*(__IO uint32_t*)((i*4)+_EEPROM_FLASH_PAGE_ADDRESS));
 8001592:	f842 3b04 	str.w	r3, [r2], #4
	for(uint16_t	i=StartVirtualAddress ; i<HowMuchToRead+StartVirtualAddress ; i++)
 8001596:	b280      	uxth	r0, r0
 8001598:	4281      	cmp	r1, r0
 800159a:	dcf3      	bgt.n	8001584 <EE_Reads+0xa>
	return true;
 800159c:	2001      	movs	r0, #1
 800159e:	4770      	bx	lr

080015a0 <EE_Write>:
	if(VirtualAddress >=	(_EEPROM_SIZE))
 80015a0:	2809      	cmp	r0, #9
{
 80015a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80015a6:	4605      	mov	r5, r0
 80015a8:	460f      	mov	r7, r1
	if(VirtualAddress >=	(_EEPROM_SIZE))
 80015aa:	d819      	bhi.n	80015e0 <EE_Write+0x40>
	if((*(__IO uint32_t*)((VirtualAddress*4)+_EEPROM_FLASH_PAGE_ADDRESS)) != 0xFFFFFFFF)
 80015ac:	0084      	lsls	r4, r0, #2
 80015ae:	f104 6400 	add.w	r4, r4, #134217728	; 0x8000000
 80015b2:	f504 447c 	add.w	r4, r4, #64512	; 0xfc00
 80015b6:	6823      	ldr	r3, [r4, #0]
 80015b8:	3301      	adds	r3, #1
 80015ba:	d108      	bne.n	80015ce <EE_Write+0x2e>
	HAL_FLASH_Unlock();
 80015bc:	f001 fedc 	bl	8003378 <HAL_FLASH_Unlock>
	if(Data!=0xFFFFFFFF)
 80015c0:	1c7b      	adds	r3, r7, #1
 80015c2:	d129      	bne.n	8001618 <EE_Write+0x78>
			HAL_FLASH_Lock();
 80015c4:	f001 feea 	bl	800339c <HAL_FLASH_Lock>
			return true;
 80015c8:	2001      	movs	r0, #1
 80015ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if( EE_Reads(0,(_EEPROM_SIZE),EEPROMPageBackup)==false)
 80015ce:	4e17      	ldr	r6, [pc, #92]	; (800162c <EE_Write+0x8c>)
 80015d0:	210a      	movs	r1, #10
 80015d2:	4632      	mov	r2, r6
 80015d4:	2000      	movs	r0, #0
 80015d6:	f7ff ffd0 	bl	800157a <EE_Reads>
 80015da:	b920      	cbnz	r0, 80015e6 <EE_Write+0x46>
			HAL_FLASH_Lock();
 80015dc:	f001 fede 	bl	800339c <HAL_FLASH_Lock>
		return false;
 80015e0:	2000      	movs	r0, #0
}
 80015e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		EEPROMPageBackup[VirtualAddress]=Data;
 80015e6:	f846 7025 	str.w	r7, [r6, r5, lsl #2]
		EE_Format();
 80015ea:	f7ff ff9b 	bl	8001524 <EE_Format>
		HAL_FLASH_Unlock();
 80015ee:	f001 fec3 	bl	8003378 <HAL_FLASH_Unlock>
 80015f2:	4d0f      	ldr	r5, [pc, #60]	; (8001630 <EE_Write+0x90>)
		for(uint16_t	i=0 ; i<_EEPROM_SIZE ; i++)
 80015f4:	f8df 803c 	ldr.w	r8, [pc, #60]	; 8001634 <EE_Write+0x94>
      if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(i*4)+_EEPROM_FLASH_PAGE_ADDRESS,(uint64_t)EEPROMPageBackup[i])!=HAL_OK)
 80015f8:	f105 4378 	add.w	r3, r5, #4160749568	; 0xf8000000
 80015fc:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8001600:	58f2      	ldr	r2, [r6, r3]
 8001602:	4629      	mov	r1, r5
 8001604:	2300      	movs	r3, #0
 8001606:	2002      	movs	r0, #2
 8001608:	f001 fefc 	bl	8003404 <HAL_FLASH_Program>
 800160c:	2800      	cmp	r0, #0
 800160e:	d1e5      	bne.n	80015dc <EE_Write+0x3c>
 8001610:	3504      	adds	r5, #4
		for(uint16_t	i=0 ; i<_EEPROM_SIZE ; i++)
 8001612:	4545      	cmp	r5, r8
 8001614:	d1f0      	bne.n	80015f8 <EE_Write+0x58>
 8001616:	e7d1      	b.n	80015bc <EE_Write+0x1c>
		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(VirtualAddress*4)+_EEPROM_FLASH_PAGE_ADDRESS,(uint64_t)Data)==HAL_OK)
 8001618:	463a      	mov	r2, r7
 800161a:	2300      	movs	r3, #0
 800161c:	4621      	mov	r1, r4
 800161e:	2002      	movs	r0, #2
 8001620:	f001 fef0 	bl	8003404 <HAL_FLASH_Program>
 8001624:	2800      	cmp	r0, #0
 8001626:	d1d9      	bne.n	80015dc <EE_Write+0x3c>
 8001628:	e7cc      	b.n	80015c4 <EE_Write+0x24>
 800162a:	bf00      	nop
 800162c:	200008e4 	.word	0x200008e4
 8001630:	0800fc00 	.word	0x0800fc00
 8001634:	0800fc28 	.word	0x0800fc28

08001638 <buttonInit>:
			GPIO_InitStruct.Pull = GPIO_PULLDOWN;
		}	
		HAL_GPIO_Init(GPIO_Port, &GPIO_InitStruct);
	#endif
	
	button_struct->GPIO_Pin = GPIO_Pin;
 8001638:	6002      	str	r2, [r0, #0]
	button_struct->GPIO_Port = GPIO_Port;
	button_struct->debounce_time = debounce_time;
 800163a:	9a00      	ldr	r2, [sp, #0]
	button_struct->long_press_time = long_press_time;
	button_struct->active_state = active_state;
 800163c:	7203      	strb	r3, [r0, #8]
	button_struct->debounce_time = debounce_time;
 800163e:	60c2      	str	r2, [r0, #12]
	button_struct->long_press_time = long_press_time;
 8001640:	9a01      	ldr	r2, [sp, #4]
	
	button_struct->short_press_handled = 0;
 8001642:	2300      	movs	r3, #0
	button_struct->long_press_time = long_press_time;
 8001644:	6102      	str	r2, [r0, #16]
	button_struct->long_press_handled = 0;
	button_struct->_on_press_time = 0;
	button_struct->_previous_state = button_off;
 8001646:	2201      	movs	r2, #1
	button_struct->GPIO_Port = GPIO_Port;
 8001648:	6041      	str	r1, [r0, #4]
	button_struct->short_press_handled = 0;
 800164a:	7503      	strb	r3, [r0, #20]
	button_struct->long_press_handled = 0;
 800164c:	7543      	strb	r3, [r0, #21]
	button_struct->_on_press_time = 0;
 800164e:	6183      	str	r3, [r0, #24]
	button_struct->_previous_state = button_off;
 8001650:	75c2      	strb	r2, [r0, #23]
	button_struct->_state_changed = 0;
 8001652:	7583      	strb	r3, [r0, #22]
	button_struct->_state = noEvent;
 8001654:	7243      	strb	r3, [r0, #9]
 8001656:	4770      	bx	lr

08001658 <_button_state>:
/*	PRIVATE FUNCTIONS */
/**********************************************************/
/* Low level GPIO read routine.
button_on - button is currently read as pressed
*/
_phy_state_t _button_state(button_struct_t *button_struct){
 8001658:	b510      	push	{r4, lr}
 800165a:	4604      	mov	r4, r0
	if(HAL_GPIO_ReadPin(button_struct->GPIO_Port, button_struct->GPIO_Pin) == button_struct->active_state){
 800165c:	8801      	ldrh	r1, [r0, #0]
 800165e:	6840      	ldr	r0, [r0, #4]
 8001660:	f002 f968 	bl	8003934 <HAL_GPIO_ReadPin>
 8001664:	7a23      	ldrb	r3, [r4, #8]
		return button_on;
	}
	else{
		return button_off;
	}
}
 8001666:	1a18      	subs	r0, r3, r0
 8001668:	bf18      	it	ne
 800166a:	2001      	movne	r0, #1
 800166c:	bd10      	pop	{r4, pc}

0800166e <buttonUpdate>:
button_state_t buttonUpdate(button_struct_t *button_struct){
 800166e:	b570      	push	{r4, r5, r6, lr}
 8001670:	4604      	mov	r4, r0
	_phy_state_t state = _button_state(button_struct);	// get button state
 8001672:	f7ff fff1 	bl	8001658 <_button_state>
	if(state != button_struct->_previous_state){	// state is	different
 8001676:	7de6      	ldrb	r6, [r4, #23]
	_phy_state_t state = _button_state(button_struct);	// get button state
 8001678:	4605      	mov	r5, r0
	if(state != button_struct->_previous_state){	// state is	different
 800167a:	4286      	cmp	r6, r0
 800167c:	d01a      	beq.n	80016b4 <buttonUpdate+0x46>
		if(state == button_on){	
 800167e:	b938      	cbnz	r0, 8001690 <buttonUpdate+0x22>
			button_struct->_on_press_time = HAL_GetTick(); // get current time
 8001680:	f000 fffa 	bl	8002678 <HAL_GetTick>
			button_struct->_state_changed = 1;	// state is changed
 8001684:	2301      	movs	r3, #1
			button_struct->_on_press_time = HAL_GetTick(); // get current time
 8001686:	61a0      	str	r0, [r4, #24]
			button_struct->_state_changed = 1;	// state is changed
 8001688:	75a3      	strb	r3, [r4, #22]
			button_struct->_previous_state = button_on;
 800168a:	75e5      	strb	r5, [r4, #23]
			return_status = noEvent;
 800168c:	2000      	movs	r0, #0
 800168e:	bd70      	pop	{r4, r5, r6, pc}
			if(HAL_GetTick() >= (button_struct->_on_press_time + button_struct->debounce_time)){	
 8001690:	f000 fff2 	bl	8002678 <HAL_GetTick>
 8001694:	69a3      	ldr	r3, [r4, #24]
 8001696:	68e2      	ldr	r2, [r4, #12]
 8001698:	4413      	add	r3, r2
 800169a:	4298      	cmp	r0, r3
				button_struct->_state = isReleased;
 800169c:	bf28      	it	cs
 800169e:	2304      	movcs	r3, #4
 80016a0:	f04f 0001 	mov.w	r0, #1
 80016a4:	bf22      	ittt	cs
 80016a6:	7263      	strbcs	r3, [r4, #9]
				button_struct->_previous_state = button_off;
 80016a8:	75e0      	strbcs	r0, [r4, #23]
				return_status = button_struct->_state;
 80016aa:	4618      	movcs	r0, r3
			button_struct->long_press_handled = 0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	7563      	strb	r3, [r4, #21]
			button_struct->short_press_handled = 0;
 80016b0:	7523      	strb	r3, [r4, #20]
 80016b2:	bd70      	pop	{r4, r5, r6, pc}
		if(state == button_on){	// state = button_on, prevous state = button_on
 80016b4:	2e00      	cmp	r6, #0
 80016b6:	d1e9      	bne.n	800168c <buttonUpdate+0x1e>
			if(HAL_GetTick() >= (button_struct->_on_press_time + button_struct->long_press_time)){	
 80016b8:	f000 ffde 	bl	8002678 <HAL_GetTick>
 80016bc:	69a3      	ldr	r3, [r4, #24]
 80016be:	6922      	ldr	r2, [r4, #16]
 80016c0:	4413      	add	r3, r2
 80016c2:	4298      	cmp	r0, r3
 80016c4:	d308      	bcc.n	80016d8 <buttonUpdate+0x6a>
				if(button_struct->long_press_handled == 1){	//was button handled yet?
 80016c6:	7d63      	ldrb	r3, [r4, #21]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d102      	bne.n	80016d2 <buttonUpdate+0x64>
						button_struct->_state = noEvent;
 80016cc:	7266      	strb	r6, [r4, #9]
					return_status = button_struct->_state;
 80016ce:	7a60      	ldrb	r0, [r4, #9]
}
 80016d0:	bd70      	pop	{r4, r5, r6, pc}
					button_struct->_state = isPressedLong;
 80016d2:	2303      	movs	r3, #3
						button_struct->_state = isPressed;
 80016d4:	7263      	strb	r3, [r4, #9]
 80016d6:	e7fa      	b.n	80016ce <buttonUpdate+0x60>
				if(HAL_GetTick() >= (button_struct->_on_press_time + button_struct->debounce_time)){	
 80016d8:	f000 ffce 	bl	8002678 <HAL_GetTick>
 80016dc:	69a3      	ldr	r3, [r4, #24]
 80016de:	68e2      	ldr	r2, [r4, #12]
 80016e0:	4413      	add	r3, r2
 80016e2:	4298      	cmp	r0, r3
 80016e4:	d3d2      	bcc.n	800168c <buttonUpdate+0x1e>
					if(button_struct->short_press_handled == 1){	//was button handled yet?
 80016e6:	7d23      	ldrb	r3, [r4, #20]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d0ef      	beq.n	80016cc <buttonUpdate+0x5e>
						button_struct->_state = isPressed;
 80016ec:	2302      	movs	r3, #2
 80016ee:	e7f1      	b.n	80016d4 <buttonUpdate+0x66>

080016f0 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016f0:	4b0e      	ldr	r3, [pc, #56]	; (800172c <MX_DMA_Init+0x3c>)
{
 80016f2:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016f4:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80016f6:	2102      	movs	r1, #2
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016f8:	f042 0201 	orr.w	r2, r2, #1
 80016fc:	615a      	str	r2, [r3, #20]
 80016fe:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8001700:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8001708:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 800170a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 800170c:	f001 fb34 	bl	8002d78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001710:	200b      	movs	r0, #11
 8001712:	f001 fb73 	bl	8002dfc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 3, 0);
 8001716:	2200      	movs	r2, #0
 8001718:	2103      	movs	r1, #3
 800171a:	200e      	movs	r0, #14
 800171c:	f001 fb2c 	bl	8002d78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001720:	200e      	movs	r0, #14
 8001722:	f001 fb6b 	bl	8002dfc <HAL_NVIC_EnableIRQ>

}
 8001726:	b003      	add	sp, #12
 8001728:	f85d fb04 	ldr.w	pc, [sp], #4
 800172c:	40021000 	.word	0x40021000

08001730 <MX_GPIO_Init>:
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001730:	2210      	movs	r2, #16
{
 8001732:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001734:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001736:	eb0d 0002 	add.w	r0, sp, r2
 800173a:	2100      	movs	r1, #0
 800173c:	f003 ffa8 	bl	8005690 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001740:	4b32      	ldr	r3, [pc, #200]	; (800180c <MX_GPIO_Init+0xdc>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin|LED4_Pin|LED1_Pin 
 8001742:	4d33      	ldr	r5, [pc, #204]	; (8001810 <MX_GPIO_Init+0xe0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001744:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin|LED4_Pin|LED1_Pin 
 8001746:	4628      	mov	r0, r5
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001748:	f042 0210 	orr.w	r2, r2, #16
 800174c:	619a      	str	r2, [r3, #24]
 800174e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin|LED4_Pin|LED1_Pin 
 8001750:	f247 0121 	movw	r1, #28705	; 0x7021
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001754:	f002 0210 	and.w	r2, r2, #16
 8001758:	9200      	str	r2, [sp, #0]
 800175a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800175c:	699a      	ldr	r2, [r3, #24]
                          |RST_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800175e:	2603      	movs	r6, #3
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001760:	f042 0220 	orr.w	r2, r2, #32
 8001764:	619a      	str	r2, [r3, #24]
 8001766:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : PA0 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001768:	4f2a      	ldr	r7, [pc, #168]	; (8001814 <MX_GPIO_Init+0xe4>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800176a:	f002 0220 	and.w	r2, r2, #32
 800176e:	9201      	str	r2, [sp, #4]
 8001770:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001772:	699a      	ldr	r2, [r3, #24]
  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin|LED4_Pin|LED1_Pin 
                          |RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001776:	f042 0204 	orr.w	r2, r2, #4
 800177a:	619a      	str	r2, [r3, #24]
 800177c:	699a      	ldr	r2, [r3, #24]
 800177e:	f002 0204 	and.w	r2, r2, #4
 8001782:	9202      	str	r2, [sp, #8]
 8001784:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001786:	699a      	ldr	r2, [r3, #24]
 8001788:	f042 0208 	orr.w	r2, r2, #8
 800178c:	619a      	str	r2, [r3, #24]
 800178e:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin|LED4_Pin|LED1_Pin 
 8001790:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001792:	f003 0308 	and.w	r3, r3, #8
 8001796:	9303      	str	r3, [sp, #12]
 8001798:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin|LED4_Pin|LED1_Pin 
 800179a:	f002 f8dd 	bl	8003958 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800179e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a2:	a904      	add	r1, sp, #16
 80017a4:	481c      	ldr	r0, [pc, #112]	; (8001818 <MX_GPIO_Init+0xe8>)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80017a6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017a8:	9605      	str	r6, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017aa:	f001 ff57 	bl	800365c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_9;
 80017ae:	f240 2301 	movw	r3, #513	; 0x201
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b2:	a904      	add	r1, sp, #16
 80017b4:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_9;
 80017b6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017b8:	9605      	str	r6, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ba:	f001 ff4f 	bl	800365c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin|LED4_Pin|LED1_Pin 
 80017be:	f247 0321 	movw	r3, #28705	; 0x7021
 80017c2:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c4:	2301      	movs	r3, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c6:	a904      	add	r1, sp, #16
 80017c8:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ca:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017cc:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017ce:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d0:	f001 ff44 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DEV_MODE2_Pin|FAULT_FEEDBACK_Pin|CALIB_MODE_Pin;
 80017d4:	f44f 4306 	mov.w	r3, #34304	; 0x8600
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d8:	a904      	add	r1, sp, #16
 80017da:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = DEV_MODE2_Pin|FAULT_FEEDBACK_Pin|CALIB_MODE_Pin;
 80017dc:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017de:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e0:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e2:	f001 ff3b 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB4 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9;
 80017e6:	f44f 6331 	mov.w	r3, #2832	; 0xb10
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ea:	a904      	add	r1, sp, #16
 80017ec:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9;
 80017ee:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017f0:	9605      	str	r6, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f2:	f001 ff33 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DEV_MODE1_Pin|CALIB_V_Pin|CALIB_I_Pin;
 80017f6:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fa:	a904      	add	r1, sp, #16
 80017fc:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = DEV_MODE1_Pin|CALIB_V_Pin|CALIB_I_Pin;
 80017fe:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001800:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001804:	f001 ff2a 	bl	800365c <HAL_GPIO_Init>

}
 8001808:	b009      	add	sp, #36	; 0x24
 800180a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800180c:	40021000 	.word	0x40021000
 8001810:	40010c00 	.word	0x40010c00
 8001814:	40010800 	.word	0x40010800
 8001818:	40011000 	.word	0x40011000

0800181c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 800181c:	b508      	push	{r3, lr}

  hiwdg.Instance = IWDG;
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
  hiwdg.Init.Reload = 4095;
 800181e:	2206      	movs	r2, #6
 8001820:	f640 73ff 	movw	r3, #4095	; 0xfff
  hiwdg.Instance = IWDG;
 8001824:	4805      	ldr	r0, [pc, #20]	; (800183c <MX_IWDG_Init+0x20>)
  hiwdg.Init.Reload = 4095;
 8001826:	4906      	ldr	r1, [pc, #24]	; (8001840 <MX_IWDG_Init+0x24>)
 8001828:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800182c:	f002 f8be 	bl	80039ac <HAL_IWDG_Init>
 8001830:	b118      	cbz	r0, 800183a <MX_IWDG_Init+0x1e>
  {
    Error_Handler();
  }

}
 8001832:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001836:	f000 ba07 	b.w	8001c48 <Error_Handler>
 800183a:	bd08      	pop	{r3, pc}
 800183c:	2000090c 	.word	0x2000090c
 8001840:	40003000 	.word	0x40003000

08001844 <HAL_ADC_ConvCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1)
{
	CheckV_Feedback();
 8001844:	f7ff ba24 	b.w	8000c90 <CheckV_Feedback>

08001848 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001848:	2228      	movs	r2, #40	; 0x28
{
 800184a:	b510      	push	{r4, lr}
 800184c:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800184e:	eb0d 0002 	add.w	r0, sp, r2
 8001852:	2100      	movs	r1, #0
 8001854:	f003 ff1c 	bl	8005690 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001858:	2214      	movs	r2, #20
 800185a:	2100      	movs	r1, #0
 800185c:	eb0d 0002 	add.w	r0, sp, r2
 8001860:	f003 ff16 	bl	8005690 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001864:	2100      	movs	r1, #0
 8001866:	2210      	movs	r2, #16
 8001868:	a801      	add	r0, sp, #4
 800186a:	f003 ff11 	bl	8005690 <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800186e:	2309      	movs	r3, #9
 8001870:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001872:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001876:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001878:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800187a:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800187c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800187e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001882:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001884:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001886:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001888:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800188a:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800188c:	f002 f8e2 	bl	8003a54 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001890:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001892:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001896:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001898:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800189a:	4621      	mov	r1, r4
 800189c:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800189e:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018a0:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018a2:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018a4:	9406      	str	r4, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018a6:	f002 fb13 	bl	8003ed0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80018aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ae:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80018b0:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80018b2:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018b4:	f002 fc3c 	bl	8004130 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80018b8:	b014      	add	sp, #80	; 0x50
 80018ba:	bd10      	pop	{r4, pc}

080018bc <main>:
{
 80018bc:	b58f      	push	{r0, r1, r2, r3, r7, lr}
			DBGMCU->CR |=DBGMCU_CR_DBG_TIM1_STOP;
 80018be:	4bc7      	ldr	r3, [pc, #796]	; (8001bdc <main+0x320>)
    BoardStatus=sBoot;
 80018c0:	2400      	movs	r4, #0
			DBGMCU->CR |=DBGMCU_CR_DBG_TIM1_STOP;
 80018c2:	685a      	ldr	r2, [r3, #4]
      buttonInit(&CALIB_V, CALIB_V_GPIO_Port, CALIB_V_Pin, GPIO_PIN_RESET, 4000, 10000);
 80018c4:	f44f 667a 	mov.w	r6, #4000	; 0xfa0
			DBGMCU->CR |=DBGMCU_CR_DBG_TIM1_STOP;
 80018c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80018cc:	605a      	str	r2, [r3, #4]
				DBGMCU->CR |=DBGMCU_CR_DBG_TIM3_STOP;
 80018ce:	685a      	ldr	r2, [r3, #4]
      buttonInit(&CALIB_V, CALIB_V_GPIO_Port, CALIB_V_Pin, GPIO_PIN_RESET, 4000, 10000);
 80018d0:	f242 7710 	movw	r7, #10000	; 0x2710
				DBGMCU->CR |=DBGMCU_CR_DBG_TIM3_STOP;
 80018d4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80018d8:	605a      	str	r2, [r3, #4]
		__HAL_DBGMCU_FREEZE_IWDG();
 80018da:	685a      	ldr	r2, [r3, #4]
    BoardStatus=sBoot;
 80018dc:	4dc0      	ldr	r5, [pc, #768]	; (8001be0 <main+0x324>)
		__HAL_DBGMCU_FREEZE_IWDG();
 80018de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80018e2:	605a      	str	r2, [r3, #4]
  HAL_Init();
 80018e4:	f000 feaa 	bl	800263c <HAL_Init>
  SystemClock_Config();
 80018e8:	f7ff ffae 	bl	8001848 <SystemClock_Config>
  MX_GPIO_Init();
 80018ec:	f7ff ff20 	bl	8001730 <MX_GPIO_Init>
  MX_DMA_Init();
 80018f0:	f7ff fefe 	bl	80016f0 <MX_DMA_Init>
  MX_CRC_Init();
 80018f4:	f7fe ffc0 	bl	8000878 <MX_CRC_Init>
  MX_IWDG_Init();
 80018f8:	f7ff ff90 	bl	800181c <MX_IWDG_Init>
  MX_TIM1_Init();
 80018fc:	f000 fd2c 	bl	8002358 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001900:	f000 fd9c 	bl	800243c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001904:	f000 fc28 	bl	8002158 <MX_TIM4_Init>
  MX_TIM2_Init();
 8001908:	f000 fbf0 	bl	80020ec <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800190c:	f000 fdf0 	bl	80024f0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001910:	f7fe ff1c 	bl	800074c <MX_ADC1_Init>
    DigiTOS_IWDG_Init(DigiTOS_IWDG_Timeout_8s);
 8001914:	200b      	movs	r0, #11
 8001916:	f7ff fd31 	bl	800137c <DigiTOS_IWDG_Init>
    ResetWDG();
 800191a:	f7ff faf3 	bl	8000f04 <ResetWDG>
    StartADC();
 800191e:	f7fe ffcf 	bl	80008c0 <StartADC>
    SinWave=swNOP;
 8001922:	2203      	movs	r2, #3
 8001924:	4baf      	ldr	r3, [pc, #700]	; (8001be4 <main+0x328>)
 8001926:	701a      	strb	r2, [r3, #0]
    ResetWDG();
 8001928:	f7ff faec 	bl	8000f04 <ResetWDG>
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,GPIO_PIN_SET);
 800192c:	2201      	movs	r2, #1
 800192e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001932:	48ad      	ldr	r0, [pc, #692]	; (8001be8 <main+0x32c>)
 8001934:	f002 f810 	bl	8003958 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin,GPIO_PIN_SET);
 8001938:	2201      	movs	r2, #1
 800193a:	48ab      	ldr	r0, [pc, #684]	; (8001be8 <main+0x32c>)
 800193c:	4611      	mov	r1, r2
 800193e:	f002 f80b 	bl	8003958 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin,GPIO_PIN_SET);
 8001942:	2201      	movs	r2, #1
 8001944:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001948:	48a7      	ldr	r0, [pc, #668]	; (8001be8 <main+0x32c>)
 800194a:	f002 f805 	bl	8003958 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin,GPIO_PIN_SET);
 800194e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001952:	2201      	movs	r2, #1
 8001954:	48a4      	ldr	r0, [pc, #656]	; (8001be8 <main+0x32c>)
 8001956:	f001 ffff 	bl	8003958 <HAL_GPIO_WritePin>
    HAL_TIM_Base_Start(&htim2);
 800195a:	48a4      	ldr	r0, [pc, #656]	; (8001bec <main+0x330>)
 800195c:	f002 fd52 	bl	8004404 <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start_IT(&htim2);
 8001960:	48a2      	ldr	r0, [pc, #648]	; (8001bec <main+0x330>)
 8001962:	f002 fd77 	bl	8004454 <HAL_TIM_Base_Start_IT>
    TIM2->ARR=sBoot_Delay;
 8001966:	2264      	movs	r2, #100	; 0x64
 8001968:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    BoardStatus=sBoot;
 800196c:	702c      	strb	r4, [r5, #0]
    TIM2->ARR=sBoot_Delay;
 800196e:	62da      	str	r2, [r3, #44]	; 0x2c
      ResetWDG();
 8001970:	f7ff fac8 	bl	8000f04 <ResetWDG>
      buttonInit(&CALIB_V, CALIB_V_GPIO_Port, CALIB_V_Pin, GPIO_PIN_RESET, 4000, 10000);
 8001974:	e88d 00c0 	stmia.w	sp, {r6, r7}
 8001978:	4623      	mov	r3, r4
 800197a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800197e:	499c      	ldr	r1, [pc, #624]	; (8001bf0 <main+0x334>)
 8001980:	489c      	ldr	r0, [pc, #624]	; (8001bf4 <main+0x338>)
 8001982:	f7ff fe59 	bl	8001638 <buttonInit>
      buttonInit(&CALIB_I, CALIB_I_GPIO_Port, CALIB_I_Pin, GPIO_PIN_RESET, 4000, 10000);
 8001986:	e88d 00c0 	stmia.w	sp, {r6, r7}
      buttonInit(&CALIB_MODE, CALIB_MODE_GPIO_Port, CALIB_MODE_Pin, GPIO_PIN_RESET, 30, 2000);
 800198a:	261e      	movs	r6, #30
 800198c:	f44f 67fa 	mov.w	r7, #2000	; 0x7d0
      buttonInit(&CALIB_I, CALIB_I_GPIO_Port, CALIB_I_Pin, GPIO_PIN_RESET, 4000, 10000);
 8001990:	4623      	mov	r3, r4
 8001992:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001996:	4996      	ldr	r1, [pc, #600]	; (8001bf0 <main+0x334>)
 8001998:	4897      	ldr	r0, [pc, #604]	; (8001bf8 <main+0x33c>)
 800199a:	f7ff fe4d 	bl	8001638 <buttonInit>
      buttonInit(&CALIB_MODE, CALIB_MODE_GPIO_Port, CALIB_MODE_Pin, GPIO_PIN_RESET, 30, 2000);
 800199e:	e88d 00c0 	stmia.w	sp, {r6, r7}
 80019a2:	4623      	mov	r3, r4
 80019a4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80019a8:	498f      	ldr	r1, [pc, #572]	; (8001be8 <main+0x32c>)
 80019aa:	4894      	ldr	r0, [pc, #592]	; (8001bfc <main+0x340>)
 80019ac:	f7ff fe44 	bl	8001638 <buttonInit>
      buttonInit(&DevModeKey, DEV_MODE1_GPIO_Port, DEV_MODE1_Pin, GPIO_PIN_RESET, 30, 2000);
 80019b0:	e88d 00c0 	stmia.w	sp, {r6, r7}
      buttonInit(&DevModeKey2, DEV_MODE2_GPIO_Port, DEV_MODE2_Pin, GPIO_PIN_RESET, 30, 1000);
 80019b4:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
      buttonInit(&DevModeKey, DEV_MODE1_GPIO_Port, DEV_MODE1_Pin, GPIO_PIN_RESET, 30, 2000);
 80019b8:	4623      	mov	r3, r4
 80019ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019be:	498c      	ldr	r1, [pc, #560]	; (8001bf0 <main+0x334>)
 80019c0:	488f      	ldr	r0, [pc, #572]	; (8001c00 <main+0x344>)
 80019c2:	f7ff fe39 	bl	8001638 <buttonInit>
      buttonInit(&DevModeKey2, DEV_MODE2_GPIO_Port, DEV_MODE2_Pin, GPIO_PIN_RESET, 30, 1000);
 80019c6:	4623      	mov	r3, r4
 80019c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019cc:	4986      	ldr	r1, [pc, #536]	; (8001be8 <main+0x32c>)
 80019ce:	488d      	ldr	r0, [pc, #564]	; (8001c04 <main+0x348>)
 80019d0:	e88d 00c0 	stmia.w	sp, {r6, r7}
 80019d4:	f7ff fe30 	bl	8001638 <buttonInit>
      buttonInit(&FaultFlag, FAULT_FEEDBACK_GPIO_Port, FAULT_FEEDBACK_Pin, GPIO_PIN_RESET, 30, 1000);
 80019d8:	4623      	mov	r3, r4
 80019da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019de:	4982      	ldr	r1, [pc, #520]	; (8001be8 <main+0x32c>)
 80019e0:	4889      	ldr	r0, [pc, #548]	; (8001c08 <main+0x34c>)
 80019e2:	e88d 00c0 	stmia.w	sp, {r6, r7}
 80019e6:	f7ff fe27 	bl	8001638 <buttonInit>
      buttonUpdate(&DevModeKey);
 80019ea:	4885      	ldr	r0, [pc, #532]	; (8001c00 <main+0x344>)
 80019ec:	f7ff fe3f 	bl	800166e <buttonUpdate>
      buttonUpdate(&DevModeKey2);
 80019f0:	4884      	ldr	r0, [pc, #528]	; (8001c04 <main+0x348>)
 80019f2:	f7ff fe3c 	bl	800166e <buttonUpdate>
      buttonUpdate(&FaultFlag);
 80019f6:	4884      	ldr	r0, [pc, #528]	; (8001c08 <main+0x34c>)
 80019f8:	f7ff fe39 	bl	800166e <buttonUpdate>
      buttonUpdate(&CALIB_V);
 80019fc:	487d      	ldr	r0, [pc, #500]	; (8001bf4 <main+0x338>)
 80019fe:	f7ff fe36 	bl	800166e <buttonUpdate>
      buttonUpdate(&CALIB_I);
 8001a02:	487d      	ldr	r0, [pc, #500]	; (8001bf8 <main+0x33c>)
 8001a04:	f7ff fe33 	bl	800166e <buttonUpdate>
      buttonUpdate(&CALIB_MODE);
 8001a08:	487c      	ldr	r0, [pc, #496]	; (8001bfc <main+0x340>)
 8001a0a:	f7ff fe30 	bl	800166e <buttonUpdate>
      HAL_Delay(500);
 8001a0e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a12:	f000 fe37 	bl	8002684 <HAL_Delay>
                 if (InitEEPROM()==0) {
 8001a16:	f7ff fadb 	bl	8000fd0 <InitEEPROM>
 8001a1a:	2800      	cmp	r0, #0
 8001a1c:	f040 80d5 	bne.w	8001bca <main+0x30e>
               	  strcpy(uart_buff,"NO EEPROM\r\n");
 8001a20:	497a      	ldr	r1, [pc, #488]	; (8001c0c <main+0x350>)
 8001a22:	487b      	ldr	r0, [pc, #492]	; (8001c10 <main+0x354>)
 8001a24:	f003 fe6f 	bl	8005706 <strcpy>
               	  USE_DEF_CALIB();
 8001a28:	f7ff fa9a 	bl	8000f60 <USE_DEF_CALIB>
               	  SerialPrintln(1);
 8001a2c:	2001      	movs	r0, #1
 8001a2e:	f7ff fa41 	bl	8000eb4 <SerialPrintln>
      Get_Version();
 8001a32:	f7ff fa21 	bl	8000e78 <Get_Version>
      SerialPrintln(1);
 8001a36:	2001      	movs	r0, #1
 8001a38:	f7ff fa3c 	bl	8000eb4 <SerialPrintln>
      Get_ChipID();
 8001a3c:	f7ff f9ec 	bl	8000e18 <Get_ChipID>
      SerialPrintln(1);
 8001a40:	2001      	movs	r0, #1
 8001a42:	f7ff fa37 	bl	8000eb4 <SerialPrintln>
      Get_FlashSize();
 8001a46:	f7ff fa03 	bl	8000e50 <Get_FlashSize>
      SerialPrintln(1);
 8001a4a:	2001      	movs	r0, #1
 8001a4c:	f7ff fa32 	bl	8000eb4 <SerialPrintln>
      ClearUART_Buff();
 8001a50:	f7ff f9da 	bl	8000e08 <ClearUART_Buff>
      if(buttonUpdate(&CALIB_MODE) == isPressed){
 8001a54:	4869      	ldr	r0, [pc, #420]	; (8001bfc <main+0x340>)
 8001a56:	f7ff fe0a 	bl	800166e <buttonUpdate>
 8001a5a:	2802      	cmp	r0, #2
 8001a5c:	4c6d      	ldr	r4, [pc, #436]	; (8001c14 <main+0x358>)
 8001a5e:	f040 80bb 	bne.w	8001bd8 <main+0x31c>
    	  strcpy(uart_buff,"CALIB MODE ENABLED\r\n");
 8001a62:	496d      	ldr	r1, [pc, #436]	; (8001c18 <main+0x35c>)
 8001a64:	486a      	ldr	r0, [pc, #424]	; (8001c10 <main+0x354>)
 8001a66:	f003 fe4e 	bl	8005706 <strcpy>
    	  SerialPrintln(1);
 8001a6a:	2001      	movs	r0, #1
 8001a6c:	f7ff fa22 	bl	8000eb4 <SerialPrintln>
    	  CalibMode=1;
 8001a70:	2301      	movs	r3, #1
      buttonUpdate(&FaultFlag);
 8001a72:	4865      	ldr	r0, [pc, #404]	; (8001c08 <main+0x34c>)
    	  CalibMode=0;
 8001a74:	6023      	str	r3, [r4, #0]
      buttonUpdate(&FaultFlag);
 8001a76:	f7ff fdfa 	bl	800166e <buttonUpdate>
      if(buttonUpdate(&DevModeKey) == isPressed){
 8001a7a:	4861      	ldr	r0, [pc, #388]	; (8001c00 <main+0x344>)
 8001a7c:	f7ff fdf7 	bl	800166e <buttonUpdate>
 8001a80:	2802      	cmp	r0, #2
 8001a82:	d11b      	bne.n	8001abc <main+0x200>
    	strcpy(uart_buff,"DEV MODE - wait\r\n");
 8001a84:	4965      	ldr	r1, [pc, #404]	; (8001c1c <main+0x360>)
 8001a86:	4862      	ldr	r0, [pc, #392]	; (8001c10 <main+0x354>)
 8001a88:	f003 fe3d 	bl	8005706 <strcpy>
    	SerialPrintln(1);
 8001a8c:	2001      	movs	r0, #1
 8001a8e:	f7ff fa11 	bl	8000eb4 <SerialPrintln>
    	ResetWDG();
 8001a92:	f7ff fa37 	bl	8000f04 <ResetWDG>
        HAL_Delay(500);
 8001a96:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a9a:	f000 fdf3 	bl	8002684 <HAL_Delay>
    	if(buttonUpdate(&DevModeKey) == isPressed){
 8001a9e:	4858      	ldr	r0, [pc, #352]	; (8001c00 <main+0x344>)
 8001aa0:	f7ff fde5 	bl	800166e <buttonUpdate>
 8001aa4:	2802      	cmp	r0, #2
 8001aa6:	d109      	bne.n	8001abc <main+0x200>
    		strcpy(uart_buff,"DEV MODE - confirmed\r\n");
 8001aa8:	495d      	ldr	r1, [pc, #372]	; (8001c20 <main+0x364>)
 8001aaa:	4859      	ldr	r0, [pc, #356]	; (8001c10 <main+0x354>)
 8001aac:	f003 fe2b 	bl	8005706 <strcpy>
    	    SerialPrintln(1);
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	f7ff f9ff 	bl	8000eb4 <SerialPrintln>
    		DevMode1=1;
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	4b5a      	ldr	r3, [pc, #360]	; (8001c24 <main+0x368>)
 8001aba:	601a      	str	r2, [r3, #0]
      	BoardStatus=sGEN;
 8001abc:	2401      	movs	r4, #1
        strcpy(uart_buff,"Start Loop\r\n");
 8001abe:	495a      	ldr	r1, [pc, #360]	; (8001c28 <main+0x36c>)
 8001ac0:	4853      	ldr	r0, [pc, #332]	; (8001c10 <main+0x354>)
 8001ac2:	f003 fe20 	bl	8005706 <strcpy>
        SerialPrintln(1);
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	f7ff f9f4 	bl	8000eb4 <SerialPrintln>
        strcpy(uart_buff,"NOP\r\n");
 8001acc:	4957      	ldr	r1, [pc, #348]	; (8001c2c <main+0x370>)
 8001ace:	4850      	ldr	r0, [pc, #320]	; (8001c10 <main+0x354>)
 8001ad0:	f003 fe19 	bl	8005706 <strcpy>
                   SerialPrintln(1);
 8001ad4:	2001      	movs	r0, #1
 8001ad6:	f7ff f9ed 	bl	8000eb4 <SerialPrintln>
      	strcpy(uart_buff,"NOP\r\n");
 8001ada:	4954      	ldr	r1, [pc, #336]	; (8001c2c <main+0x370>)
 8001adc:	484c      	ldr	r0, [pc, #304]	; (8001c10 <main+0x354>)
      	BoardStatus=sGEN;
 8001ade:	702c      	strb	r4, [r5, #0]
      	strcpy(uart_buff,"NOP\r\n");
 8001ae0:	f003 fe11 	bl	8005706 <strcpy>
      	           SerialPrintln(1);
 8001ae4:	4620      	mov	r0, r4
 8001ae6:	f7ff f9e5 	bl	8000eb4 <SerialPrintln>
      	TIM2->ARR=sDEF_Delay;
 8001aea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001aee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
      	strcpy(uart_buff,"NOP\r\n");
 8001af2:	494e      	ldr	r1, [pc, #312]	; (8001c2c <main+0x370>)
      	TIM2->ARR=sDEF_Delay;
 8001af4:	62da      	str	r2, [r3, #44]	; 0x2c
      	strcpy(uart_buff,"NOP\r\n");
 8001af6:	4846      	ldr	r0, [pc, #280]	; (8001c10 <main+0x354>)
 8001af8:	f003 fe05 	bl	8005706 <strcpy>
      	           SerialPrintln(1);
 8001afc:	4620      	mov	r0, r4
 8001afe:	f7ff f9d9 	bl	8000eb4 <SerialPrintln>
          HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,GPIO_PIN_RESET);
 8001b02:	2200      	movs	r2, #0
 8001b04:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b08:	4837      	ldr	r0, [pc, #220]	; (8001be8 <main+0x32c>)
 8001b0a:	f001 ff25 	bl	8003958 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin,GPIO_PIN_RESET);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	4621      	mov	r1, r4
 8001b12:	4835      	ldr	r0, [pc, #212]	; (8001be8 <main+0x32c>)
 8001b14:	f001 ff20 	bl	8003958 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin,GPIO_PIN_RESET);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b1e:	4832      	ldr	r0, [pc, #200]	; (8001be8 <main+0x32c>)
 8001b20:	f001 ff1a 	bl	8003958 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin,GPIO_PIN_RESET);
 8001b24:	2200      	movs	r2, #0
 8001b26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b2a:	482f      	ldr	r0, [pc, #188]	; (8001be8 <main+0x32c>)
 8001b2c:	f001 ff14 	bl	8003958 <HAL_GPIO_WritePin>
           buttonUpdate(&FaultFlag);
 8001b30:	4835      	ldr	r0, [pc, #212]	; (8001c08 <main+0x34c>)
 8001b32:	f7ff fd9c 	bl	800166e <buttonUpdate>
           buttonUpdate(&DevModeKey2);
 8001b36:	4833      	ldr	r0, [pc, #204]	; (8001c04 <main+0x348>)
 8001b38:	f7ff fd99 	bl	800166e <buttonUpdate>
           HAL_Delay(500);
 8001b3c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b40:	f000 fda0 	bl	8002684 <HAL_Delay>
           if(buttonUpdate(&DevModeKey2) == isPressedLong){
 8001b44:	482f      	ldr	r0, [pc, #188]	; (8001c04 <main+0x348>)
 8001b46:	f7ff fd92 	bl	800166e <buttonUpdate>
 8001b4a:	2803      	cmp	r0, #3
 8001b4c:	d106      	bne.n	8001b5c <main+0x2a0>
        	   strcpy(uart_buff,"Start GENERATOR\r\n");
 8001b4e:	4938      	ldr	r1, [pc, #224]	; (8001c30 <main+0x374>)
 8001b50:	482f      	ldr	r0, [pc, #188]	; (8001c10 <main+0x354>)
 8001b52:	f003 fdd8 	bl	8005706 <strcpy>
        	   SerialPrintln(1);
 8001b56:	4620      	mov	r0, r4
 8001b58:	f7ff f9ac 	bl	8000eb4 <SerialPrintln>
           strcpy(uart_buff,"NOP\r\n");
 8001b5c:	4933      	ldr	r1, [pc, #204]	; (8001c2c <main+0x370>)
 8001b5e:	482c      	ldr	r0, [pc, #176]	; (8001c10 <main+0x354>)
 8001b60:	f003 fdd1 	bl	8005706 <strcpy>
           SerialPrintln(1);
 8001b64:	2001      	movs	r0, #1
 8001b66:	f7ff f9a5 	bl	8000eb4 <SerialPrintln>
           buttonUpdate(&FaultFlag);
 8001b6a:	4827      	ldr	r0, [pc, #156]	; (8001c08 <main+0x34c>)
 8001b6c:	f7ff fd7f 	bl	800166e <buttonUpdate>
           TIM4->PSC=SinResPSC;
 8001b70:	2200      	movs	r2, #0
 8001b72:	4b30      	ldr	r3, [pc, #192]	; (8001c34 <main+0x378>)
           HAL_TIM_Base_Start(&htim4);
 8001b74:	4830      	ldr	r0, [pc, #192]	; (8001c38 <main+0x37c>)
           TIM4->PSC=SinResPSC;
 8001b76:	629a      	str	r2, [r3, #40]	; 0x28
           HAL_TIM_Base_Start(&htim4);
 8001b78:	f002 fc44 	bl	8004404 <HAL_TIM_Base_Start>
           HAL_TIM_Base_Start_IT(&htim4);
 8001b7c:	482e      	ldr	r0, [pc, #184]	; (8001c38 <main+0x37c>)
 8001b7e:	f002 fc69 	bl	8004454 <HAL_TIM_Base_Start_IT>
	  			UpdateAmp_FLAG=2;//busy Flag
 8001b82:	2602      	movs	r6, #2
	  if (UpdateAmp_FLAG==1) {
 8001b84:	4c2d      	ldr	r4, [pc, #180]	; (8001c3c <main+0x380>)
 8001b86:	4d2e      	ldr	r5, [pc, #184]	; (8001c40 <main+0x384>)
 8001b88:	8823      	ldrh	r3, [r4, #0]
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d104      	bne.n	8001b9a <main+0x2de>
	  			UpdateAmp_FLAG=2;//busy Flag
 8001b90:	8026      	strh	r6, [r4, #0]
	  			UpdateAmplitudeByV();
 8001b92:	f7fe ffdf 	bl	8000b54 <UpdateAmplitudeByV>
	  			UpdateAmp_FLAG=0; // clear Flag
 8001b96:	2300      	movs	r3, #0
 8001b98:	8023      	strh	r3, [r4, #0]
	  volatile uint32_t tmp =HAL_GetTick();
 8001b9a:	f000 fd6d 	bl	8002678 <HAL_GetTick>
	  tmp=tmp %4307;
 8001b9e:	f241 03d3 	movw	r3, #4307	; 0x10d3
	  volatile uint32_t tmp =HAL_GetTick();
 8001ba2:	9003      	str	r0, [sp, #12]
	  tmp=tmp %4307;
 8001ba4:	9903      	ldr	r1, [sp, #12]
 8001ba6:	fbb1 f2f3 	udiv	r2, r1, r3
 8001baa:	fb03 1212 	mls	r2, r3, r2, r1
 8001bae:	9203      	str	r2, [sp, #12]
	    if(tmp %4307>2149){
 8001bb0:	9903      	ldr	r1, [sp, #12]
 8001bb2:	fbb1 f2f3 	udiv	r2, r1, r3
 8001bb6:	fb03 1312 	mls	r3, r3, r2, r1
 8001bba:	f640 0265 	movw	r2, #2149	; 0x865
 8001bbe:	4293      	cmp	r3, r2
			 GEN_FLAG=1;//	    	  SinWave=swStart;
 8001bc0:	bf8c      	ite	hi
 8001bc2:	2301      	movhi	r3, #1
	    	GEN_FLAG=0;// SinWave=swStop;
 8001bc4:	2300      	movls	r3, #0
 8001bc6:	802b      	strh	r3, [r5, #0]
 8001bc8:	e7de      	b.n	8001b88 <main+0x2cc>
              	  USE_NEW_CALIB();
 8001bca:	f7ff f9d3 	bl	8000f74 <USE_NEW_CALIB>
               	  strcpy(uart_buff,"OK EEPROM\r\n");
 8001bce:	491d      	ldr	r1, [pc, #116]	; (8001c44 <main+0x388>)
 8001bd0:	480f      	ldr	r0, [pc, #60]	; (8001c10 <main+0x354>)
 8001bd2:	f003 fd98 	bl	8005706 <strcpy>
 8001bd6:	e729      	b.n	8001a2c <main+0x170>
    	  CalibMode=0;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	e74a      	b.n	8001a72 <main+0x1b6>
 8001bdc:	e0042000 	.word	0xe0042000
 8001be0:	200006c4 	.word	0x200006c4
 8001be4:	200006f8 	.word	0x200006f8
 8001be8:	40010c00 	.word	0x40010c00
 8001bec:	200009d8 	.word	0x200009d8
 8001bf0:	40010800 	.word	0x40010800
 8001bf4:	200007c4 	.word	0x200007c4
 8001bf8:	200007e0 	.word	0x200007e0
 8001bfc:	20000890 	.word	0x20000890
 8001c00:	20000860 	.word	0x20000860
 8001c04:	200008c8 	.word	0x200008c8
 8001c08:	200008ac 	.word	0x200008ac
 8001c0c:	08005fbd 	.word	0x08005fbd
 8001c10:	200007fc 	.word	0x200007fc
 8001c14:	200006c8 	.word	0x200006c8
 8001c18:	08005fd5 	.word	0x08005fd5
 8001c1c:	08005fea 	.word	0x08005fea
 8001c20:	08005ffc 	.word	0x08005ffc
 8001c24:	200006cc 	.word	0x200006cc
 8001c28:	08006013 	.word	0x08006013
 8001c2c:	08006020 	.word	0x08006020
 8001c30:	08006026 	.word	0x08006026
 8001c34:	40000800 	.word	0x40000800
 8001c38:	20000918 	.word	0x20000918
 8001c3c:	200006fa 	.word	0x200006fa
 8001c40:	200006e6 	.word	0x200006e6
 8001c44:	08005fc9 	.word	0x08005fc9

08001c48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c48:	4770      	bx	lr

08001c4a <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 8001c4a:	4770      	bx	lr

08001c4c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c4c:	4b1c      	ldr	r3, [pc, #112]	; (8001cc0 <HAL_MspInit+0x74>)
{
 8001c4e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c50:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001c52:	2005      	movs	r0, #5
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c54:	f042 0201 	orr.w	r2, r2, #1
 8001c58:	619a      	str	r2, [r3, #24]
 8001c5a:	699a      	ldr	r2, [r3, #24]
 8001c5c:	f002 0201 	and.w	r2, r2, #1
 8001c60:	9200      	str	r2, [sp, #0]
 8001c62:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c64:	69da      	ldr	r2, [r3, #28]
 8001c66:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001c6a:	61da      	str	r2, [r3, #28]
 8001c6c:	69db      	ldr	r3, [r3, #28]
 8001c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c72:	9301      	str	r3, [sp, #4]
 8001c74:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001c76:	f001 f861 	bl	8002d3c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	2001      	movs	r0, #1
 8001c7e:	4611      	mov	r1, r2
 8001c80:	f001 f87a 	bl	8002d78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8001c84:	2001      	movs	r0, #1
 8001c86:	f001 f8b9 	bl	8002dfc <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2004      	movs	r0, #4
 8001c8e:	4611      	mov	r1, r2
 8001c90:	f001 f872 	bl	8002d78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8001c94:	2004      	movs	r0, #4
 8001c96:	f001 f8b1 	bl	8002dfc <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	2005      	movs	r0, #5
 8001c9e:	4611      	mov	r1, r2
 8001ca0:	f001 f86a 	bl	8002d78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001ca4:	2005      	movs	r0, #5
 8001ca6:	f001 f8a9 	bl	8002dfc <HAL_NVIC_EnableIRQ>

  /**NONJTRST: Full SWJ (JTAG-DP + SW-DP) but without NJTRST 
  */
  __HAL_AFIO_REMAP_SWJ_NONJTRST();
 8001caa:	4a06      	ldr	r2, [pc, #24]	; (8001cc4 <HAL_MspInit+0x78>)
 8001cac:	6853      	ldr	r3, [r2, #4]
 8001cae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001cb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cb6:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cb8:	b003      	add	sp, #12
 8001cba:	f85d fb04 	ldr.w	pc, [sp], #4
 8001cbe:	bf00      	nop
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	40010000 	.word	0x40010000

08001cc8 <NMI_Handler>:
 8001cc8:	4770      	bx	lr

08001cca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cca:	e7fe      	b.n	8001cca <HardFault_Handler>

08001ccc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ccc:	e7fe      	b.n	8001ccc <MemManage_Handler>

08001cce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cce:	e7fe      	b.n	8001cce <BusFault_Handler>

08001cd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cd0:	e7fe      	b.n	8001cd0 <UsageFault_Handler>

08001cd2 <SVC_Handler>:
 8001cd2:	4770      	bx	lr

08001cd4 <DebugMon_Handler>:
 8001cd4:	4770      	bx	lr

08001cd6 <PendSV_Handler>:
 8001cd6:	4770      	bx	lr

08001cd8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cd8:	f000 bcc2 	b.w	8002660 <HAL_IncTick>

08001cdc <PVD_IRQHandler>:
void PVD_IRQHandler(void)
{
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8001cdc:	f001 beac 	b.w	8003a38 <HAL_PWR_PVD_IRQHandler>

08001ce0 <FLASH_IRQHandler>:
void FLASH_IRQHandler(void)
{
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8001ce0:	f001 bac0 	b.w	8003264 <HAL_FLASH_IRQHandler>

08001ce4 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001ce4:	4770      	bx	lr
	...

08001ce8 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ce8:	4801      	ldr	r0, [pc, #4]	; (8001cf0 <DMA1_Channel1_IRQHandler+0x8>)
 8001cea:	f001 b9fd 	b.w	80030e8 <HAL_DMA_IRQHandler>
 8001cee:	bf00      	nop
 8001cf0:	20000760 	.word	0x20000760

08001cf4 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001cf4:	4801      	ldr	r0, [pc, #4]	; (8001cfc <DMA1_Channel4_IRQHandler+0x8>)
 8001cf6:	f001 b9f7 	b.w	80030e8 <HAL_DMA_IRQHandler>
 8001cfa:	bf00      	nop
 8001cfc:	20000a18 	.word	0x20000a18

08001d00 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001d00:	4801      	ldr	r0, [pc, #4]	; (8001d08 <ADC1_2_IRQHandler+0x8>)
 8001d02:	f000 bcff 	b.w	8002704 <HAL_ADC_IRQHandler>
 8001d06:	bf00      	nop
 8001d08:	20000730 	.word	0x20000730

08001d0c <TIM1_BRK_IRQHandler>:

  /* USER CODE END TIM1_BRK_IRQn 0 */
  //HAL_TIM_IRQHandler(&htim1);
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  __HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_UPDATE);
 8001d0c:	f06f 0201 	mvn.w	r2, #1
 8001d10:	4b06      	ldr	r3, [pc, #24]	; (8001d2c <TIM1_BRK_IRQHandler+0x20>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	611a      	str	r2, [r3, #16]

  //sinStatus=0;TempBuffer_Flag=0;ReadTempValue();

  //TIM3->CCR2=0;TIM3->CCR1=0;

  if (SinWave==swStart) {
 8001d16:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <TIM1_BRK_IRQHandler+0x24>)
 8001d18:	781a      	ldrb	r2, [r3, #0]
 8001d1a:	2a01      	cmp	r2, #1
 8001d1c:	d105      	bne.n	8001d2a <TIM1_BRK_IRQHandler+0x1e>
	  SinWave=swGEN;
 8001d1e:	2202      	movs	r2, #2
 8001d20:	701a      	strb	r2, [r3, #0]
	  TIM1->CCR3=500;
 8001d22:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001d26:	4b03      	ldr	r3, [pc, #12]	; (8001d34 <TIM1_BRK_IRQHandler+0x28>)
 8001d28:	63da      	str	r2, [r3, #60]	; 0x3c
 8001d2a:	4770      	bx	lr
 8001d2c:	20000998 	.word	0x20000998
 8001d30:	200006f8 	.word	0x200006f8
 8001d34:	40012c00 	.word	0x40012c00

08001d38 <TIM1_UP_IRQHandler>:
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
	TIM3->CNT=0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	4a06      	ldr	r2, [pc, #24]	; (8001d54 <TIM1_UP_IRQHandler+0x1c>)
 8001d3c:	6253      	str	r3, [r2, #36]	; 0x24
	sinStatus=0;
 8001d3e:	4a06      	ldr	r2, [pc, #24]	; (8001d58 <TIM1_UP_IRQHandler+0x20>)
 8001d40:	7013      	strb	r3, [r2, #0]
	sin_step=0;
 8001d42:	4a06      	ldr	r2, [pc, #24]	; (8001d5c <TIM1_UP_IRQHandler+0x24>)
 8001d44:	8013      	strh	r3, [r2, #0]
  /* USER CODE END TIM1_UP_IRQn 0 */
//  HAL_TIM_IRQHandler(&htim1);
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  __HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_UPDATE);
 8001d46:	f06f 0201 	mvn.w	r2, #1
 8001d4a:	4b05      	ldr	r3, [pc, #20]	; (8001d60 <TIM1_UP_IRQHandler+0x28>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	611a      	str	r2, [r3, #16]
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	40000400 	.word	0x40000400
 8001d58:	200006c0 	.word	0x200006c0
 8001d5c:	200006c2 	.word	0x200006c2
 8001d60:	20000998 	.word	0x20000998

08001d64 <TIM2_IRQHandler>:

  /* USER CODE END TIM2_IRQn 0 */
 // HAL_TIM_IRQHandler(&htim2);
  /* USER CODE BEGIN TIM2_IRQn 1 */

  __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 8001d64:	f06f 0201 	mvn.w	r2, #1
{
 8001d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 8001d6a:	4b4d      	ldr	r3, [pc, #308]	; (8001ea0 <TIM2_IRQHandler+0x13c>)

      	// Reset IWDG
        ResetWDG();

          //
          switch(BoardStatus) {
 8001d6c:	4c4d      	ldr	r4, [pc, #308]	; (8001ea4 <TIM2_IRQHandler+0x140>)
  __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	611a      	str	r2, [r3, #16]
        ResetWDG();
 8001d72:	f7ff f8c7 	bl	8000f04 <ResetWDG>
          switch(BoardStatus) {
 8001d76:	7823      	ldrb	r3, [r4, #0]
 8001d78:	2b03      	cmp	r3, #3
 8001d7a:	f200 8090 	bhi.w	8001e9e <TIM2_IRQHandler+0x13a>
 8001d7e:	e8df f003 	tbb	[pc, r3]
 8001d82:	1a02      	.short	0x1a02
 8001d84:	3e02      	.short	0x3e02
        	  case sBoot:
        	  case sUnknown:
        	  	  //TIM3->ARR=sBoot_Delay;
        	  	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001d86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d8a:	4847      	ldr	r0, [pc, #284]	; (8001ea8 <TIM2_IRQHandler+0x144>)
 8001d8c:	f001 fdfe 	bl	800398c <HAL_GPIO_TogglePin>
        	  	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001d90:	2101      	movs	r1, #1
 8001d92:	4845      	ldr	r0, [pc, #276]	; (8001ea8 <TIM2_IRQHandler+0x144>)
 8001d94:	f001 fdfa 	bl	800398c <HAL_GPIO_TogglePin>
        	  	  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8001d98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d9c:	4842      	ldr	r0, [pc, #264]	; (8001ea8 <TIM2_IRQHandler+0x144>)
 8001d9e:	f001 fdf5 	bl	800398c <HAL_GPIO_TogglePin>
        	  	  HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8001da2:	4841      	ldr	r0, [pc, #260]	; (8001ea8 <TIM2_IRQHandler+0x144>)
 8001da4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001da8:	f001 fdf0 	bl	800398c <HAL_GPIO_TogglePin>
        		  	  break;
          }


  /* USER CODE END TIM2_IRQn 1 */
}
 8001dac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        	  	  buttonUpdate(&FaultFlag);
 8001db0:	483e      	ldr	r0, [pc, #248]	; (8001eac <TIM2_IRQHandler+0x148>)
 8001db2:	f7ff bc5c 	b.w	800166e <buttonUpdate>
        		  if (CalibMode == 1) {
 8001db6:	4b3e      	ldr	r3, [pc, #248]	; (8001eb0 <TIM2_IRQHandler+0x14c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d00e      	beq.n	8001ddc <TIM2_IRQHandler+0x78>
        		  	if (Print_FLAG==0) {
 8001dbe:	4a3d      	ldr	r2, [pc, #244]	; (8001eb4 <TIM2_IRQHandler+0x150>)
 8001dc0:	8813      	ldrh	r3, [r2, #0]
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	b17b      	cbz	r3, 8001de6 <TIM2_IRQHandler+0x82>
        		  	  if (AMP_BLOCKED==1) {
 8001dc6:	493c      	ldr	r1, [pc, #240]	; (8001eb8 <TIM2_IRQHandler+0x154>)
 8001dc8:	680b      	ldr	r3, [r1, #0]
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d167      	bne.n	8001e9e <TIM2_IRQHandler+0x13a>
        		  		AMP_PROTECTION_CNT_BEFORESTART++;
 8001dce:	4a3b      	ldr	r2, [pc, #236]	; (8001ebc <TIM2_IRQHandler+0x158>)
 8001dd0:	6813      	ldr	r3, [r2, #0]
 8001dd2:	3301      	adds	r3, #1
        		  		if (AMP_PROTECTION_CNT_BEFORESTART>=DelaySecBeforeStartAfterAmpProtection) {
 8001dd4:	2b1d      	cmp	r3, #29
 8001dd6:	dc09      	bgt.n	8001dec <TIM2_IRQHandler+0x88>
        		  		AMP_PROTECTION_CNT_BEFORESTART++;
 8001dd8:	6013      	str	r3, [r2, #0]
 8001dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        			  if (CalibCmdCheck()==1) {
 8001ddc:	f7ff f940 	bl	8001060 <CalibCmdCheck>
 8001de0:	2801      	cmp	r0, #1
 8001de2:	d1ec      	bne.n	8001dbe <TIM2_IRQHandler+0x5a>
 8001de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        		  		Print_FLAG=1;
 8001de6:	2301      	movs	r3, #1
 8001de8:	8013      	strh	r3, [r2, #0]
 8001dea:	e7ec      	b.n	8001dc6 <TIM2_IRQHandler+0x62>
        		  			AMP_PROTECTION_CNT_BEFORESTART=0;
 8001dec:	2300      	movs	r3, #0
 8001dee:	6013      	str	r3, [r2, #0]
        		  			AMP_PROTECTION_CNT=0;
 8001df0:	4a33      	ldr	r2, [pc, #204]	; (8001ec0 <TIM2_IRQHandler+0x15c>)
        		  			AMP_BLOCKED=0;
 8001df2:	600b      	str	r3, [r1, #0]
        		  			AMP_PROTECTION_CNT=0;
 8001df4:	6013      	str	r3, [r2, #0]
}
 8001df6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        		  				SetSoftstart();
 8001dfa:	f7ff bb19 	b.w	8001430 <SetSoftstart>
        		      if (Print_FLAG==0) {
 8001dfe:	4a2d      	ldr	r2, [pc, #180]	; (8001eb4 <TIM2_IRQHandler+0x150>)
 8001e00:	8813      	ldrh	r3, [r2, #0]
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	b90b      	cbnz	r3, 8001e0a <TIM2_IRQHandler+0xa6>
        		    	  Print_FLAG=1;
 8001e06:	2301      	movs	r3, #1
 8001e08:	8013      	strh	r3, [r2, #0]
  					if ((buttonUpdate(&FaultFlag) == isPressed) || (buttonUpdate(&FaultFlag) == isPressedLong)
 8001e0a:	4828      	ldr	r0, [pc, #160]	; (8001eac <TIM2_IRQHandler+0x148>)
 8001e0c:	f7ff fc2f 	bl	800166e <buttonUpdate>
 8001e10:	2802      	cmp	r0, #2
 8001e12:	4d2c      	ldr	r5, [pc, #176]	; (8001ec4 <TIM2_IRQHandler+0x160>)
 8001e14:	4f2c      	ldr	r7, [pc, #176]	; (8001ec8 <TIM2_IRQHandler+0x164>)
 8001e16:	4e2d      	ldr	r6, [pc, #180]	; (8001ecc <TIM2_IRQHandler+0x168>)
 8001e18:	d11b      	bne.n	8001e52 <TIM2_IRQHandler+0xee>
  						RstCnt++;
 8001e1a:	682b      	ldr	r3, [r5, #0]
 8001e1c:	3301      	adds	r3, #1
  						if (RstCnt==DelaySecBeforeAttemRst) {
 8001e1e:	2b0a      	cmp	r3, #10
  						RstCnt++;
 8001e20:	602b      	str	r3, [r5, #0]
  						if (RstCnt==DelaySecBeforeAttemRst) {
 8001e22:	d12c      	bne.n	8001e7e <TIM2_IRQHandler+0x11a>
  							RstCnt=0;
 8001e24:	2300      	movs	r3, #0
  							HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin,GPIO_PIN_SET);
 8001e26:	2201      	movs	r2, #1
 8001e28:	2120      	movs	r1, #32
 8001e2a:	481f      	ldr	r0, [pc, #124]	; (8001ea8 <TIM2_IRQHandler+0x144>)
  							RstCnt=0;
 8001e2c:	602b      	str	r3, [r5, #0]
  							HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin,GPIO_PIN_SET);
 8001e2e:	f001 fd93 	bl	8003958 <HAL_GPIO_WritePin>
  							TIM2->ARR=sRST_Delay;
 8001e32:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  							TIM2->ARR=sDEF_Delay;
 8001e36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  						HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8001e3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  							TIM2->ARR=sDEF_Delay;
 8001e3e:	62da      	str	r2, [r3, #44]	; 0x2c
  						HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8001e40:	4819      	ldr	r0, [pc, #100]	; (8001ea8 <TIM2_IRQHandler+0x144>)
 8001e42:	f001 fda3 	bl	800398c <HAL_GPIO_TogglePin>
  						BoardStatus=sFaultFlag;
 8001e46:	2303      	movs	r3, #3
 8001e48:	7023      	strb	r3, [r4, #0]
  						SinWave=swNOP;
 8001e4a:	703b      	strb	r3, [r7, #0]
  						FaultWaitCnt=0;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	6033      	str	r3, [r6, #0]
 8001e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  					if ((buttonUpdate(&FaultFlag) == isPressed) || (buttonUpdate(&FaultFlag) == isPressedLong)
 8001e52:	4816      	ldr	r0, [pc, #88]	; (8001eac <TIM2_IRQHandler+0x148>)
 8001e54:	f7ff fc0b 	bl	800166e <buttonUpdate>
 8001e58:	2803      	cmp	r0, #3
 8001e5a:	d0de      	beq.n	8001e1a <TIM2_IRQHandler+0xb6>
  						  SinWave=swNOP;
 8001e5c:	2103      	movs	r1, #3
  						  RstCnt=0;
 8001e5e:	2200      	movs	r2, #0
  						  FaultWaitCnt++;
 8001e60:	6833      	ldr	r3, [r6, #0]
  						  SinWave=swNOP;
 8001e62:	7039      	strb	r1, [r7, #0]
  						  FaultWaitCnt++;
 8001e64:	3301      	adds	r3, #1
  						  if (FaultWaitCnt>=DelaySecBeforeStartAfterFault) {
 8001e66:	2b09      	cmp	r3, #9
  						  RstCnt=0;
 8001e68:	602a      	str	r2, [r5, #0]
  						  FaultWaitCnt++;
 8001e6a:	6033      	str	r3, [r6, #0]
  						  if (FaultWaitCnt>=DelaySecBeforeStartAfterFault) {
 8001e6c:	dd0f      	ble.n	8001e8e <TIM2_IRQHandler+0x12a>
  							  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin,GPIO_PIN_RESET);
 8001e6e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e72:	480d      	ldr	r0, [pc, #52]	; (8001ea8 <TIM2_IRQHandler+0x144>)
 8001e74:	f001 fd70 	bl	8003958 <HAL_GPIO_WritePin>
  							  BoardStatus=sGEN;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	7023      	strb	r3, [r4, #0]
 8001e7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  							HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin,GPIO_PIN_RESET);
 8001e7e:	2200      	movs	r2, #0
 8001e80:	2120      	movs	r1, #32
 8001e82:	4809      	ldr	r0, [pc, #36]	; (8001ea8 <TIM2_IRQHandler+0x144>)
 8001e84:	f001 fd68 	bl	8003958 <HAL_GPIO_WritePin>
  							TIM2->ARR=sDEF_Delay;
 8001e88:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e8c:	e7d3      	b.n	8001e36 <TIM2_IRQHandler+0xd2>
  							  BoardStatus=sFaultFlag;
 8001e8e:	7021      	strb	r1, [r4, #0]
  							  HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8001e90:	4805      	ldr	r0, [pc, #20]	; (8001ea8 <TIM2_IRQHandler+0x144>)
 8001e92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
}
 8001e96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  							  HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8001e9a:	f001 bd77 	b.w	800398c <HAL_GPIO_TogglePin>
 8001e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ea0:	200009d8 	.word	0x200009d8
 8001ea4:	200006c4 	.word	0x200006c4
 8001ea8:	40010c00 	.word	0x40010c00
 8001eac:	200008ac 	.word	0x200008ac
 8001eb0:	200006c8 	.word	0x200006c8
 8001eb4:	200006f0 	.word	0x200006f0
 8001eb8:	20000694 	.word	0x20000694
 8001ebc:	2000069c 	.word	0x2000069c
 8001ec0:	20000698 	.word	0x20000698
 8001ec4:	200006f4 	.word	0x200006f4
 8001ec8:	200006f8 	.word	0x200006f8
 8001ecc:	200006e0 	.word	0x200006e0

08001ed0 <TIM3_IRQHandler>:

  /* USER CODE END TIM3_IRQn 0 */
//  HAL_TIM_IRQHandler(&htim3);
  /* USER CODE BEGIN TIM3_IRQn 1 */

  __HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 8001ed0:	f06f 0201 	mvn.w	r2, #1
 8001ed4:	4b35      	ldr	r3, [pc, #212]	; (8001fac <TIM3_IRQHandler+0xdc>)
{
 8001ed6:	b570      	push	{r4, r5, r6, lr}
  __HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	611a      	str	r2, [r3, #16]


  	if ((SinWave==swStop) || (SinWave==swStart) || (SinWave==swNOP))  {
 8001edc:	4b34      	ldr	r3, [pc, #208]	; (8001fb0 <TIM3_IRQHandler+0xe0>)
 8001ede:	781a      	ldrb	r2, [r3, #0]
 8001ee0:	b12a      	cbz	r2, 8001eee <TIM3_IRQHandler+0x1e>
 8001ee2:	781a      	ldrb	r2, [r3, #0]
 8001ee4:	2a01      	cmp	r2, #1
 8001ee6:	d002      	beq.n	8001eee <TIM3_IRQHandler+0x1e>
 8001ee8:	781a      	ldrb	r2, [r3, #0]
 8001eea:	2a03      	cmp	r2, #3
 8001eec:	d10d      	bne.n	8001f0a <TIM3_IRQHandler+0x3a>
   		TIM3->CCR2=0;
 8001eee:	2200      	movs	r2, #0
 8001ef0:	4930      	ldr	r1, [pc, #192]	; (8001fb4 <TIM3_IRQHandler+0xe4>)
 8001ef2:	638a      	str	r2, [r1, #56]	; 0x38
   		TIM3->CCR1=0;
 8001ef4:	634a      	str	r2, [r1, #52]	; 0x34
   		//TIM1->CCR3=0;
   		sin_step=0;
 8001ef6:	4930      	ldr	r1, [pc, #192]	; (8001fb8 <TIM3_IRQHandler+0xe8>)
 8001ef8:	800a      	strh	r2, [r1, #0]
   	  	if (SinWave==swNOP) {return;}
 8001efa:	781a      	ldrb	r2, [r3, #0]
 8001efc:	2a03      	cmp	r2, #3
 8001efe:	d053      	beq.n	8001fa8 <TIM3_IRQHandler+0xd8>

   	     	if (SinWave==swStart)  {
 8001f00:	781a      	ldrb	r2, [r3, #0]
 8001f02:	2a01      	cmp	r2, #1
   	     		SinWave=swGEN;
 8001f04:	bf04      	itt	eq
 8001f06:	2202      	moveq	r2, #2
 8001f08:	701a      	strbeq	r2, [r3, #0]
   	     	}
  	}



     		if  ((TIM1->CNT>=498) && (sinStatus==0) ){
 8001f0a:	4b2c      	ldr	r3, [pc, #176]	; (8001fbc <TIM3_IRQHandler+0xec>)
 8001f0c:	4c2c      	ldr	r4, [pc, #176]	; (8001fc0 <TIM3_IRQHandler+0xf0>)
 8001f0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f10:	4619      	mov	r1, r3
 8001f12:	f5b2 7ff9 	cmp.w	r2, #498	; 0x1f2
 8001f16:	d319      	bcc.n	8001f4c <TIM3_IRQHandler+0x7c>
 8001f18:	7822      	ldrb	r2, [r4, #0]
 8001f1a:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 8001f1e:	b9aa      	cbnz	r2, 8001f4c <TIM3_IRQHandler+0x7c>
     			if  (TIM1->CNT>=500){
 8001f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     					sinStatus=1;/////////
     	     		     sin_step=0;
     			}
     		     TIM3->CCR1=0;
 8001f22:	2200      	movs	r2, #0
     			if  (TIM1->CNT>=500){
 8001f24:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
     					sinStatus=1;/////////
 8001f28:	bf21      	itttt	cs
 8001f2a:	2301      	movcs	r3, #1
 8001f2c:	7023      	strbcs	r3, [r4, #0]
     	     		     sin_step=0;
 8001f2e:	4b22      	ldrcs	r3, [pc, #136]	; (8001fb8 <TIM3_IRQHandler+0xe8>)
 8001f30:	8018      	strhcs	r0, [r3, #0]
     		     TIM3->CCR1=0;
 8001f32:	4b20      	ldr	r3, [pc, #128]	; (8001fb4 <TIM3_IRQHandler+0xe4>)
 8001f34:	635a      	str	r2, [r3, #52]	; 0x34
     		     TIM3->CCR2=0;
 8001f36:	639a      	str	r2, [r3, #56]	; 0x38
     		     ReadTempValue();
 8001f38:	f7fe fdb0 	bl	8000a9c <ReadTempValue>
     		     if (UpdateAmp_FLAG==0) {
 8001f3c:	4a21      	ldr	r2, [pc, #132]	; (8001fc4 <TIM3_IRQHandler+0xf4>)
 8001f3e:	8813      	ldrh	r3, [r2, #0]
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d130      	bne.n	8001fa8 <TIM3_IRQHandler+0xd8>
     		     	UpdateAmp_FLAG=1;
 8001f46:	2301      	movs	r3, #1
 8001f48:	8013      	strh	r3, [r2, #0]
 8001f4a:	bd70      	pop	{r4, r5, r6, pc}
     		      }
			   	return;
     		}

     		 if  ((TIM1->CNT>=998) && (sinStatus==1) ){
 8001f4c:	f240 33e5 	movw	r3, #997	; 0x3e5
 8001f50:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8001f52:	4e19      	ldr	r6, [pc, #100]	; (8001fb8 <TIM3_IRQHandler+0xe8>)
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d911      	bls.n	8001f7c <TIM3_IRQHandler+0xac>
 8001f58:	7825      	ldrb	r5, [r4, #0]
 8001f5a:	b2ed      	uxtb	r5, r5
 8001f5c:	2d01      	cmp	r5, #1
 8001f5e:	d10d      	bne.n	8001f7c <TIM3_IRQHandler+0xac>
     			 	 	 	sinStatus=0;
 8001f60:	2300      	movs	r3, #0
     			      		sin_step=0;
     			      		TIM3->CCR1=0;
 8001f62:	4a14      	ldr	r2, [pc, #80]	; (8001fb4 <TIM3_IRQHandler+0xe4>)
     			 	 	 	sinStatus=0;
 8001f64:	7023      	strb	r3, [r4, #0]
     			      		sin_step=0;
 8001f66:	8033      	strh	r3, [r6, #0]
     			      		TIM3->CCR1=0;
 8001f68:	6353      	str	r3, [r2, #52]	; 0x34
     			      		TIM3->CCR2=0;
 8001f6a:	6393      	str	r3, [r2, #56]	; 0x38
     			      		ReadTempValue();
 8001f6c:	f7fe fd96 	bl	8000a9c <ReadTempValue>
     			      	   	if (UpdateAmp_FLAG==0) {
 8001f70:	4a14      	ldr	r2, [pc, #80]	; (8001fc4 <TIM3_IRQHandler+0xf4>)
 8001f72:	8813      	ldrh	r3, [r2, #0]
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	b9bb      	cbnz	r3, 8001fa8 <TIM3_IRQHandler+0xd8>
     			      	    	UpdateAmp_FLAG=1;
 8001f78:	8015      	strh	r5, [r2, #0]
 8001f7a:	bd70      	pop	{r4, r5, r6, pc}
     			      	    }
     			      	   	return;
     	}


      	if (sinStatus==0) {
 8001f7c:	7823      	ldrb	r3, [r4, #0]
 8001f7e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001f82:	b923      	cbnz	r3, 8001f8e <TIM3_IRQHandler+0xbe>
      		   TIM3->CCR2=0;
 8001f84:	4d0b      	ldr	r5, [pc, #44]	; (8001fb4 <TIM3_IRQHandler+0xe4>)
 8001f86:	63aa      	str	r2, [r5, #56]	; 0x38
      		   TIM3->CCR1=GetSinus();
 8001f88:	f7ff fa9e 	bl	80014c8 <GetSinus>
 8001f8c:	6368      	str	r0, [r5, #52]	; 0x34
      	   }

      	   if (sinStatus==1) {
 8001f8e:	7823      	ldrb	r3, [r4, #0]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d105      	bne.n	8001fa0 <TIM3_IRQHandler+0xd0>
      		   TIM3->CCR1=0;
 8001f94:	2300      	movs	r3, #0
 8001f96:	4c07      	ldr	r4, [pc, #28]	; (8001fb4 <TIM3_IRQHandler+0xe4>)
 8001f98:	6363      	str	r3, [r4, #52]	; 0x34
      		   TIM3->CCR2=GetSinus();
 8001f9a:	f7ff fa95 	bl	80014c8 <GetSinus>
 8001f9e:	63a0      	str	r0, [r4, #56]	; 0x38
      	   }

      	 sin_step++;
 8001fa0:	8833      	ldrh	r3, [r6, #0]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	8033      	strh	r3, [r6, #0]
 8001fa8:	bd70      	pop	{r4, r5, r6, pc}
 8001faa:	bf00      	nop
 8001fac:	20000958 	.word	0x20000958
 8001fb0:	200006f8 	.word	0x200006f8
 8001fb4:	40000400 	.word	0x40000400
 8001fb8:	200006c2 	.word	0x200006c2
 8001fbc:	40012c00 	.word	0x40012c00
 8001fc0:	200006c0 	.word	0x200006c0
 8001fc4:	200006fa 	.word	0x200006fa

08001fc8 <TIM4_IRQHandler>:

  /* USER CODE END TIM4_IRQn 0 */
//  HAL_TIM_IRQHandler(&htim4);
  /* USER CODE BEGIN TIM4_IRQn 1 */

  __HAL_TIM_CLEAR_FLAG(&htim4, TIM_FLAG_UPDATE);
 8001fc8:	f06f 0201 	mvn.w	r2, #1
{
 8001fcc:	b508      	push	{r3, lr}
  __HAL_TIM_CLEAR_FLAG(&htim4, TIM_FLAG_UPDATE);
 8001fce:	4b27      	ldr	r3, [pc, #156]	; (800206c <TIM4_IRQHandler+0xa4>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	611a      	str	r2, [r3, #16]


    if (Fault_FLAG==1) {
 8001fd4:	4b26      	ldr	r3, [pc, #152]	; (8002070 <TIM4_IRQHandler+0xa8>)
 8001fd6:	881b      	ldrh	r3, [r3, #0]
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	4b25      	ldr	r3, [pc, #148]	; (8002074 <TIM4_IRQHandler+0xac>)
 8001fde:	d10a      	bne.n	8001ff6 <TIM4_IRQHandler+0x2e>
  	  BoardStatus=sFaultFlag;
 8001fe0:	2103      	movs	r1, #3
 8001fe2:	4a25      	ldr	r2, [pc, #148]	; (8002078 <TIM4_IRQHandler+0xb0>)
 8001fe4:	7011      	strb	r1, [r2, #0]
  	  FaultWaitCnt=0;
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4a24      	ldr	r2, [pc, #144]	; (800207c <TIM4_IRQHandler+0xb4>)
 8001fea:	6011      	str	r1, [r2, #0]
  		  if (SinWave!=swGEN) {
 8001fec:	781a      	ldrb	r2, [r3, #0]
 8001fee:	2a02      	cmp	r2, #2
 8001ff0:	d03a      	beq.n	8002068 <TIM4_IRQHandler+0xa0>
  			  SinWave=swGEN;
 8001ff2:	2202      	movs	r2, #2
 8001ff4:	701a      	strb	r2, [r3, #0]
    } else {
  	  //BoardStatus=sGEN;
    }


    	  if ((SinWave==swNOP) && (BoardStatus == sGEN) && (AMP_BLOCKED==0)
 8001ff6:	781a      	ldrb	r2, [r3, #0]
 8001ff8:	2a03      	cmp	r2, #3
 8001ffa:	d11a      	bne.n	8002032 <TIM4_IRQHandler+0x6a>
 8001ffc:	4a1e      	ldr	r2, [pc, #120]	; (8002078 <TIM4_IRQHandler+0xb0>)
 8001ffe:	7812      	ldrb	r2, [r2, #0]
 8002000:	2a01      	cmp	r2, #1
 8002002:	d116      	bne.n	8002032 <TIM4_IRQHandler+0x6a>
 8002004:	4a1e      	ldr	r2, [pc, #120]	; (8002080 <TIM4_IRQHandler+0xb8>)
 8002006:	6812      	ldr	r2, [r2, #0]
 8002008:	b99a      	cbnz	r2, 8002032 <TIM4_IRQHandler+0x6a>
    			  && (DC_BLOCKED==0) && (VOUT_BLOCKED==0)  && (IOUT_BLOCKED==0) && (EEPROM_FLAG==0)) {
 800200a:	4a1e      	ldr	r2, [pc, #120]	; (8002084 <TIM4_IRQHandler+0xbc>)
 800200c:	6811      	ldr	r1, [r2, #0]
 800200e:	b981      	cbnz	r1, 8002032 <TIM4_IRQHandler+0x6a>
    	  //sin_step=0;
    	  	  if  (GEN_FLAG==1) {
 8002010:	4a1d      	ldr	r2, [pc, #116]	; (8002088 <TIM4_IRQHandler+0xc0>)
 8002012:	8812      	ldrh	r2, [r2, #0]
 8002014:	b292      	uxth	r2, r2
 8002016:	2a01      	cmp	r2, #1
 8002018:	d10b      	bne.n	8002032 <TIM4_IRQHandler+0x6a>
      		SinWave=swStart;
 800201a:	701a      	strb	r2, [r3, #0]
      		//TIM3->CCR2=0;
      		 		//TIM3->CCR1=0;
      		 		//TIM1->CCR3=0;
      		 		//sin_step=0;
      		 		TIM1->CNT=0;
 800201c:	4b1b      	ldr	r3, [pc, #108]	; (800208c <TIM4_IRQHandler+0xc4>)
 800201e:	6259      	str	r1, [r3, #36]	; 0x24
      		 		//TIM3->CNT=0;
      	      		PWM_50Hz_ON();
 8002020:	f7ff f958 	bl	80012d4 <PWM_50Hz_ON>
      	      		if (TIM3->CNT>0) {
 8002024:	4b1a      	ldr	r3, [pc, #104]	; (8002090 <TIM4_IRQHandler+0xc8>)
 8002026:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002028:	b1f2      	cbz	r2, 8002068 <TIM4_IRQHandler+0xa0>
      	      			TIM3->CNT=990;
 800202a:	f240 32de 	movw	r2, #990	; 0x3de
 800202e:	625a      	str	r2, [r3, #36]	; 0x24
 8002030:	bd08      	pop	{r3, pc}
      		return;
      	  }
        }


    if (SinWave==swGEN) {
 8002032:	781a      	ldrb	r2, [r3, #0]
 8002034:	2a02      	cmp	r2, #2
 8002036:	d117      	bne.n	8002068 <TIM4_IRQHandler+0xa0>
  				if (  (BoardStatus == sFaultFlag) || (GEN_FLAG==0)
 8002038:	4a0f      	ldr	r2, [pc, #60]	; (8002078 <TIM4_IRQHandler+0xb0>)
 800203a:	7812      	ldrb	r2, [r2, #0]
  						|| (AMP_BLOCKED==1)  || (DC_BLOCKED==1) || (VOUT_BLOCKED==1)  || (IOUT_BLOCKED==1)) {
 800203c:	2a03      	cmp	r2, #3
 800203e:	d007      	beq.n	8002050 <TIM4_IRQHandler+0x88>
  				if (  (BoardStatus == sFaultFlag) || (GEN_FLAG==0)
 8002040:	4a11      	ldr	r2, [pc, #68]	; (8002088 <TIM4_IRQHandler+0xc0>)
 8002042:	8812      	ldrh	r2, [r2, #0]
 8002044:	b292      	uxth	r2, r2
 8002046:	b11a      	cbz	r2, 8002050 <TIM4_IRQHandler+0x88>
  						|| (AMP_BLOCKED==1)  || (DC_BLOCKED==1) || (VOUT_BLOCKED==1)  || (IOUT_BLOCKED==1)) {
 8002048:	4a0d      	ldr	r2, [pc, #52]	; (8002080 <TIM4_IRQHandler+0xb8>)
 800204a:	6812      	ldr	r2, [r2, #0]
 800204c:	2a01      	cmp	r2, #1
 800204e:	d10b      	bne.n	8002068 <TIM4_IRQHandler+0xa0>
  				//#ifndef AMP_PROTECTION
  			  	//  	  if ( (BoardStatus == sFaultFlag) || (buttonUpdate(&DevModeKey2) == isReleased) ) {
  				//#endif
  		  SinWave=swNOP;
 8002050:	2203      	movs	r2, #3
 8002052:	701a      	strb	r2, [r3, #0]
  		  	  	TIM3->CCR2=0;
 8002054:	2200      	movs	r2, #0
 8002056:	4b0e      	ldr	r3, [pc, #56]	; (8002090 <TIM4_IRQHandler+0xc8>)
 8002058:	639a      	str	r2, [r3, #56]	; 0x38
  		   		TIM3->CCR1=0;
 800205a:	635a      	str	r2, [r3, #52]	; 0x34
  		   		//TIM1->CCR3=0;
  		   		//sin_step=0;
  		  PWM_50Hz_OFF();
 800205c:	f7ff f8f6 	bl	800124c <PWM_50Hz_OFF>
    	    		sin_step = 0;
    	    	}*/


  /* USER CODE END TIM4_IRQn 1 */
}
 8002060:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  		  PWM_Sinus_OFF();
 8002064:	f7ff b94a 	b.w	80012fc <PWM_Sinus_OFF>
 8002068:	bd08      	pop	{r3, pc}
 800206a:	bf00      	nop
 800206c:	20000918 	.word	0x20000918
 8002070:	200006e4 	.word	0x200006e4
 8002074:	200006f8 	.word	0x200006f8
 8002078:	200006c4 	.word	0x200006c4
 800207c:	200006e0 	.word	0x200006e0
 8002080:	20000694 	.word	0x20000694
 8002084:	200006dc 	.word	0x200006dc
 8002088:	200006e6 	.word	0x200006e6
 800208c:	40012c00 	.word	0x40012c00
 8002090:	40000400 	.word	0x40000400

08002094 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002094:	4801      	ldr	r0, [pc, #4]	; (800209c <USART1_IRQHandler+0x8>)
 8002096:	f003 ba09 	b.w	80054ac <HAL_UART_IRQHandler>
 800209a:	bf00      	nop
 800209c:	20000a5c 	.word	0x20000a5c

080020a0 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80020a0:	4b0f      	ldr	r3, [pc, #60]	; (80020e0 <SystemInit+0x40>)
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	f042 0201 	orr.w	r2, r2, #1
 80020a8:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80020aa:	6859      	ldr	r1, [r3, #4]
 80020ac:	4a0d      	ldr	r2, [pc, #52]	; (80020e4 <SystemInit+0x44>)
 80020ae:	400a      	ands	r2, r1
 80020b0:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80020b8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80020bc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80020c4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80020c6:	685a      	ldr	r2, [r3, #4]
 80020c8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80020cc:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80020ce:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80020d2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80020d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80020d8:	4b03      	ldr	r3, [pc, #12]	; (80020e8 <SystemInit+0x48>)
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	40021000 	.word	0x40021000
 80020e4:	f8ff0000 	.word	0xf8ff0000
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <MX_TIM2_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80020ec:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ee:	2210      	movs	r2, #16
 80020f0:	2100      	movs	r1, #0
 80020f2:	a802      	add	r0, sp, #8
 80020f4:	f003 facc 	bl	8005690 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020f8:	2300      	movs	r3, #0

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 35999;
 80020fa:	f648 429f 	movw	r2, #35999	; 0x8c9f
 80020fe:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 8002102:	4814      	ldr	r0, [pc, #80]	; (8002154 <MX_TIM2_Init+0x68>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002104:	9300      	str	r3, [sp, #0]
 8002106:	9301      	str	r3, [sp, #4]
  htim2.Init.Prescaler = 35999;
 8002108:	e880 0006 	stmia.w	r0, {r1, r2}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800210c:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 1000;
 800210e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002112:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002114:	2380      	movs	r3, #128	; 0x80
  htim2.Init.Period = 1000;
 8002116:	60c2      	str	r2, [r0, #12]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002118:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800211a:	f002 fc1b 	bl	8004954 <HAL_TIM_Base_Init>
 800211e:	b108      	cbz	r0, 8002124 <MX_TIM2_Init+0x38>
  {
    Error_Handler();
 8002120:	f7ff fd92 	bl	8001c48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002124:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002128:	a902      	add	r1, sp, #8
 800212a:	480a      	ldr	r0, [pc, #40]	; (8002154 <MX_TIM2_Init+0x68>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800212c:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800212e:	f002 f9b9 	bl	80044a4 <HAL_TIM_ConfigClockSource>
 8002132:	b108      	cbz	r0, 8002138 <MX_TIM2_Init+0x4c>
  {
    Error_Handler();
 8002134:	f7ff fd88 	bl	8001c48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002138:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800213a:	4669      	mov	r1, sp
 800213c:	4805      	ldr	r0, [pc, #20]	; (8002154 <MX_TIM2_Init+0x68>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800213e:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002140:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002142:	f002 ff5f 	bl	8005004 <HAL_TIMEx_MasterConfigSynchronization>
 8002146:	b108      	cbz	r0, 800214c <MX_TIM2_Init+0x60>
  {
    Error_Handler();
 8002148:	f7ff fd7e 	bl	8001c48 <Error_Handler>
  }

}
 800214c:	b007      	add	sp, #28
 800214e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002152:	bf00      	nop
 8002154:	200009d8 	.word	0x200009d8

08002158 <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim3);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002158:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800215a:	2210      	movs	r2, #16
 800215c:	2100      	movs	r1, #0
 800215e:	a802      	add	r0, sp, #8
 8002160:	f003 fa96 	bl	8005690 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002164:	2300      	movs	r3, #0

  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 36000-1;//1000
 8002166:	f648 429f 	movw	r2, #35999	; 0x8c9f
  htim4.Instance = TIM4;
 800216a:	4814      	ldr	r0, [pc, #80]	; (80021bc <MX_TIM4_Init+0x64>)
  htim4.Init.Prescaler = 36000-1;//1000
 800216c:	4914      	ldr	r1, [pc, #80]	; (80021c0 <MX_TIM4_Init+0x68>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800216e:	9300      	str	r3, [sp, #0]
 8002170:	9301      	str	r3, [sp, #4]
  htim4.Init.Prescaler = 36000-1;//1000
 8002172:	e880 0006 	stmia.w	r0, {r1, r2}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002176:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 1000;
 8002178:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800217c:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800217e:	2380      	movs	r3, #128	; 0x80
  htim4.Init.Period = 1000;
 8002180:	60c2      	str	r2, [r0, #12]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002182:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002184:	f002 fbe6 	bl	8004954 <HAL_TIM_Base_Init>
 8002188:	b108      	cbz	r0, 800218e <MX_TIM4_Init+0x36>
  {
    Error_Handler();
 800218a:	f7ff fd5d 	bl	8001c48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800218e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002192:	a902      	add	r1, sp, #8
 8002194:	4809      	ldr	r0, [pc, #36]	; (80021bc <MX_TIM4_Init+0x64>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002196:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002198:	f002 f984 	bl	80044a4 <HAL_TIM_ConfigClockSource>
 800219c:	b108      	cbz	r0, 80021a2 <MX_TIM4_Init+0x4a>
  {
    Error_Handler();
 800219e:	f7ff fd53 	bl	8001c48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021a2:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80021a4:	4669      	mov	r1, sp
 80021a6:	4805      	ldr	r0, [pc, #20]	; (80021bc <MX_TIM4_Init+0x64>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021a8:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021aa:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80021ac:	f002 ff2a 	bl	8005004 <HAL_TIMEx_MasterConfigSynchronization>
 80021b0:	b108      	cbz	r0, 80021b6 <MX_TIM4_Init+0x5e>
  {
    Error_Handler();
 80021b2:	f7ff fd49 	bl	8001c48 <Error_Handler>
  }

}
 80021b6:	b007      	add	sp, #28
 80021b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80021bc:	20000918 	.word	0x20000918
 80021c0:	40000800 	.word	0x40000800

080021c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(tim_baseHandle->Instance==TIM1)
 80021c6:	6803      	ldr	r3, [r0, #0]
 80021c8:	4a2e      	ldr	r2, [pc, #184]	; (8002284 <HAL_TIM_Base_MspInit+0xc0>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d11c      	bne.n	8002208 <HAL_TIM_Base_MspInit+0x44>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021ce:	4b2e      	ldr	r3, [pc, #184]	; (8002288 <HAL_TIM_Base_MspInit+0xc4>)

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 80021d0:	2018      	movs	r0, #24
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021d2:	699a      	ldr	r2, [r3, #24]
 80021d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021d8:	619a      	str	r2, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 80021da:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021dc:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 80021de:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021e4:	9300      	str	r3, [sp, #0]
 80021e6:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 80021e8:	f000 fdc6 	bl	8002d78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 80021ec:	2018      	movs	r0, #24
 80021ee:	f000 fe05 	bl	8002dfc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80021f2:	2200      	movs	r2, #0
 80021f4:	2019      	movs	r0, #25
 80021f6:	4611      	mov	r1, r2
 80021f8:	f000 fdbe 	bl	8002d78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80021fc:	2019      	movs	r0, #25
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80021fe:	f000 fdfd 	bl	8002dfc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002202:	b005      	add	sp, #20
 8002204:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM2)
 8002208:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800220c:	d111      	bne.n	8002232 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800220e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002212:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 3);
 8002214:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002216:	f042 0201 	orr.w	r2, r2, #1
 800221a:	61da      	str	r2, [r3, #28]
 800221c:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 3);
 800221e:	2203      	movs	r2, #3
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 3);
 8002226:	2101      	movs	r1, #1
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002228:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 3);
 800222a:	f000 fda5 	bl	8002d78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800222e:	201c      	movs	r0, #28
 8002230:	e7e5      	b.n	80021fe <HAL_TIM_Base_MspInit+0x3a>
  else if(tim_baseHandle->Instance==TIM3)
 8002232:	4a16      	ldr	r2, [pc, #88]	; (800228c <HAL_TIM_Base_MspInit+0xc8>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d110      	bne.n	800225a <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002238:	4b13      	ldr	r3, [pc, #76]	; (8002288 <HAL_TIM_Base_MspInit+0xc4>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 1);
 800223a:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 800223c:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 1);
 800223e:	2100      	movs	r1, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002240:	f042 0202 	orr.w	r2, r2, #2
 8002244:	61da      	str	r2, [r3, #28]
 8002246:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 1);
 8002248:	2201      	movs	r2, #1
    __HAL_RCC_TIM3_CLK_ENABLE();
 800224a:	f003 0302 	and.w	r3, r3, #2
 800224e:	9302      	str	r3, [sp, #8]
 8002250:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 1);
 8002252:	f000 fd91 	bl	8002d78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002256:	201d      	movs	r0, #29
 8002258:	e7d1      	b.n	80021fe <HAL_TIM_Base_MspInit+0x3a>
  else if(tim_baseHandle->Instance==TIM4)
 800225a:	4a0d      	ldr	r2, [pc, #52]	; (8002290 <HAL_TIM_Base_MspInit+0xcc>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d1d0      	bne.n	8002202 <HAL_TIM_Base_MspInit+0x3e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002260:	4b09      	ldr	r3, [pc, #36]	; (8002288 <HAL_TIM_Base_MspInit+0xc4>)
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8002262:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002264:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8002266:	2101      	movs	r1, #1
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002268:	f042 0204 	orr.w	r2, r2, #4
 800226c:	61da      	str	r2, [r3, #28]
 800226e:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8002270:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002272:	f003 0304 	and.w	r3, r3, #4
 8002276:	9303      	str	r3, [sp, #12]
 8002278:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 800227a:	f000 fd7d 	bl	8002d78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800227e:	201e      	movs	r0, #30
 8002280:	e7bd      	b.n	80021fe <HAL_TIM_Base_MspInit+0x3a>
 8002282:	bf00      	nop
 8002284:	40012c00 	.word	0x40012c00
 8002288:	40021000 	.word	0x40021000
 800228c:	40000400 	.word	0x40000400
 8002290:	40000800 	.word	0x40000800

08002294 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002294:	2210      	movs	r2, #16
{
 8002296:	b510      	push	{r4, lr}
 8002298:	4604      	mov	r4, r0
 800229a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229c:	eb0d 0002 	add.w	r0, sp, r2
 80022a0:	2100      	movs	r1, #0
 80022a2:	f003 f9f5 	bl	8005690 <memset>
  if(timHandle->Instance==TIM1)
 80022a6:	6823      	ldr	r3, [r4, #0]
 80022a8:	4a25      	ldr	r2, [pc, #148]	; (8002340 <HAL_TIM_MspPostInit+0xac>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d12f      	bne.n	800230e <HAL_TIM_MspPostInit+0x7a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ae:	4b25      	ldr	r3, [pc, #148]	; (8002344 <HAL_TIM_MspPostInit+0xb0>)
 80022b0:	699a      	ldr	r2, [r3, #24]
 80022b2:	f042 0208 	orr.w	r2, r2, #8
 80022b6:	619a      	str	r2, [r3, #24]
 80022b8:	699a      	ldr	r2, [r3, #24]
 80022ba:	f002 0208 	and.w	r2, r2, #8
 80022be:	9202      	str	r2, [sp, #8]
 80022c0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022c2:	699a      	ldr	r2, [r3, #24]
 80022c4:	f042 0204 	orr.w	r2, r2, #4
 80022c8:	619a      	str	r2, [r3, #24]
 80022ca:	699b      	ldr	r3, [r3, #24]

    /**TIM1 GPIO Configuration    
    PB1     ------> TIM1_CH3N
    PA10     ------> TIM1_CH3 
    */
    AFIO->MAPR |=AFIO_MAPR_TIM1_REMAP_PARTIALREMAP;
 80022cc:	4a1e      	ldr	r2, [pc, #120]	; (8002348 <HAL_TIM_MspPostInit+0xb4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ce:	f003 0304 	and.w	r3, r3, #4
 80022d2:	9303      	str	r3, [sp, #12]
 80022d4:	9b03      	ldr	r3, [sp, #12]
    AFIO->MAPR |=AFIO_MAPR_TIM1_REMAP_PARTIALREMAP;
 80022d6:	6853      	ldr	r3, [r2, #4]
 80022d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022dc:	6053      	str	r3, [r2, #4]
    // . / - 50 Mhz.
    GPIOB->CRL |= GPIO_CRL_CNF1_1|GPIO_CRL_MODE1;;//|GPIO_CRH_CNF14_1|GPIO_CRH_CNF15_1|GPIO_CRH_MODE15|GPIO_CRH_MODE14|GPIO_CRH_MODE13;
 80022de:	4b1b      	ldr	r3, [pc, #108]	; (800234c <HAL_TIM_MspPostInit+0xb8>)
 80022e0:	681a      	ldr	r2, [r3, #0]
    GPIOB->CRL &= ~(GPIO_CRL_CNF1_0);//|GPIO_CRH_CNF14_0|GPIO_CRH_CNF13_0);

    // . / - 50 Mhz.
    GPIOA->CRH |= GPIO_CRH_CNF10_1|GPIO_CRH_MODE10;//|GPIO_CRH_CNF9_1|GPIO_CRH_CNF10_1|GPIO_CRH_MODE8|GPIO_CRH_MODE9|GPIO_CRH_MODE10;
 80022e2:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
    GPIOB->CRL |= GPIO_CRL_CNF1_1|GPIO_CRL_MODE1;;//|GPIO_CRH_CNF14_1|GPIO_CRH_CNF15_1|GPIO_CRH_MODE15|GPIO_CRH_MODE14|GPIO_CRH_MODE13;
 80022e6:	f042 02b0 	orr.w	r2, r2, #176	; 0xb0
 80022ea:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    GPIOB->CRL &= ~(GPIO_CRL_CNF1_0);//|GPIO_CRH_CNF14_0|GPIO_CRH_CNF13_0);
 80022ee:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80022f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022f6:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    GPIOA->CRH |= GPIO_CRH_CNF10_1|GPIO_CRH_MODE10;//|GPIO_CRH_CNF9_1|GPIO_CRH_CNF10_1|GPIO_CRH_MODE8|GPIO_CRH_MODE9|GPIO_CRH_MODE10;
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	f442 6230 	orr.w	r2, r2, #2816	; 0xb00
 8002300:	605a      	str	r2, [r3, #4]
    GPIOA->CRH &= ~(GPIO_CRH_CNF10_0);//|GPIO_CRH_CNF9_0|GPIO_CRH_CNF10_0);
 8002302:	685a      	ldr	r2, [r3, #4]
 8002304:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002308:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800230a:	b008      	add	sp, #32
 800230c:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM3)
 800230e:	4a10      	ldr	r2, [pc, #64]	; (8002350 <HAL_TIM_MspPostInit+0xbc>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d1fa      	bne.n	800230a <HAL_TIM_MspPostInit+0x76>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002314:	4b0b      	ldr	r3, [pc, #44]	; (8002344 <HAL_TIM_MspPostInit+0xb0>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002316:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002318:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800231a:	480e      	ldr	r0, [pc, #56]	; (8002354 <HAL_TIM_MspPostInit+0xc0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800231c:	f042 0204 	orr.w	r2, r2, #4
 8002320:	619a      	str	r2, [r3, #24]
 8002322:	699b      	ldr	r3, [r3, #24]
 8002324:	f003 0304 	and.w	r3, r3, #4
 8002328:	9301      	str	r3, [sp, #4]
 800232a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = CH1_Pin|CH2_Pin;
 800232c:	23c0      	movs	r3, #192	; 0xc0
 800232e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002330:	2302      	movs	r3, #2
 8002332:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002334:	2303      	movs	r3, #3
 8002336:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002338:	f001 f990 	bl	800365c <HAL_GPIO_Init>
}
 800233c:	e7e5      	b.n	800230a <HAL_TIM_MspPostInit+0x76>
 800233e:	bf00      	nop
 8002340:	40012c00 	.word	0x40012c00
 8002344:	40021000 	.word	0x40021000
 8002348:	40010000 	.word	0x40010000
 800234c:	40010c00 	.word	0x40010c00
 8002350:	40000400 	.word	0x40000400
 8002354:	40010800 	.word	0x40010800

08002358 <MX_TIM1_Init>:
{
 8002358:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800235a:	2400      	movs	r4, #0
{
 800235c:	b094      	sub	sp, #80	; 0x50
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800235e:	2210      	movs	r2, #16
 8002360:	2100      	movs	r1, #0
 8002362:	a802      	add	r0, sp, #8
 8002364:	f003 f994 	bl	8005690 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002368:	221c      	movs	r2, #28
 800236a:	4621      	mov	r1, r4
 800236c:	a806      	add	r0, sp, #24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800236e:	9400      	str	r4, [sp, #0]
 8002370:	9401      	str	r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002372:	f003 f98d 	bl	8005690 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002376:	221c      	movs	r2, #28
 8002378:	4621      	mov	r1, r4
 800237a:	a80d      	add	r0, sp, #52	; 0x34
 800237c:	f003 f988 	bl	8005690 <memset>
  htim1.Instance = TIM1;
 8002380:	482c      	ldr	r0, [pc, #176]	; (8002434 <MX_TIM1_Init+0xdc>)
	TIM1->CNT = 0;
 8002382:	4b2d      	ldr	r3, [pc, #180]	; (8002438 <MX_TIM1_Init+0xe0>)
 8002384:	625c      	str	r4, [r3, #36]	; 0x24
  htim1.Instance = TIM1;
 8002386:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 1439;
 8002388:	f240 539f 	movw	r3, #1439	; 0x59f
 800238c:	6043      	str	r3, [r0, #4]
  htim1.Init.Period = 1000;
 800238e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002392:	60c3      	str	r3, [r0, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002394:	2380      	movs	r3, #128	; 0x80
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002396:	6084      	str	r4, [r0, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002398:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800239a:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800239c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800239e:	f002 fad9 	bl	8004954 <HAL_TIM_Base_Init>
 80023a2:	b108      	cbz	r0, 80023a8 <MX_TIM1_Init+0x50>
    Error_Handler();
 80023a4:	f7ff fc50 	bl	8001c48 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80023ac:	a902      	add	r1, sp, #8
 80023ae:	4821      	ldr	r0, [pc, #132]	; (8002434 <MX_TIM1_Init+0xdc>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023b0:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80023b2:	f002 f877 	bl	80044a4 <HAL_TIM_ConfigClockSource>
 80023b6:	b108      	cbz	r0, 80023bc <MX_TIM1_Init+0x64>
    Error_Handler();
 80023b8:	f7ff fc46 	bl	8001c48 <Error_Handler>
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80023bc:	481d      	ldr	r0, [pc, #116]	; (8002434 <MX_TIM1_Init+0xdc>)
 80023be:	f002 fb1d 	bl	80049fc <HAL_TIM_OC_Init>
 80023c2:	b108      	cbz	r0, 80023c8 <MX_TIM1_Init+0x70>
    Error_Handler();
 80023c4:	f7ff fc40 	bl	8001c48 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023c8:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023ca:	4669      	mov	r1, sp
 80023cc:	4819      	ldr	r0, [pc, #100]	; (8002434 <MX_TIM1_Init+0xdc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023ce:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023d0:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023d2:	f002 fe17 	bl	8005004 <HAL_TIMEx_MasterConfigSynchronization>
 80023d6:	b108      	cbz	r0, 80023dc <MX_TIM1_Init+0x84>
    Error_Handler();
 80023d8:	f7ff fc36 	bl	8001c48 <Error_Handler>
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 80023dc:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80023e0:	2208      	movs	r2, #8
 80023e2:	a906      	add	r1, sp, #24
 80023e4:	4813      	ldr	r0, [pc, #76]	; (8002434 <MX_TIM1_Init+0xdc>)
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80023e6:	9406      	str	r4, [sp, #24]
  sConfigOC.Pulse = 0;//500;
 80023e8:	9407      	str	r4, [sp, #28]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023ea:	9408      	str	r4, [sp, #32]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80023ec:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023ee:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 80023f0:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCNIdleState = TIM_OCIDLESTATE_SET;
 80023f2:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80023f4:	f002 fc00 	bl	8004bf8 <HAL_TIM_OC_ConfigChannel>
 80023f8:	b108      	cbz	r0, 80023fe <MX_TIM1_Init+0xa6>
    Error_Handler();
 80023fa:	f7ff fc25 	bl	8001c48 <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80023fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002402:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8002406:	930d      	str	r3, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSR_ENABLE;
 8002408:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800240a:	2300      	movs	r3, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800240c:	a90d      	add	r1, sp, #52	; 0x34
 800240e:	4809      	ldr	r0, [pc, #36]	; (8002434 <MX_TIM1_Init+0xdc>)
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002410:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = 0;
 8002412:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002414:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002416:	9212      	str	r2, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002418:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800241a:	f002 fd7f 	bl	8004f1c <HAL_TIMEx_ConfigBreakDeadTime>
 800241e:	b108      	cbz	r0, 8002424 <MX_TIM1_Init+0xcc>
    Error_Handler();
 8002420:	f7ff fc12 	bl	8001c48 <Error_Handler>
  PWM_50Hz_Init();
 8002424:	f7fe fea4 	bl	8001170 <PWM_50Hz_Init>
  HAL_TIM_MspPostInit(&htim1);
 8002428:	4802      	ldr	r0, [pc, #8]	; (8002434 <MX_TIM1_Init+0xdc>)
 800242a:	f7ff ff33 	bl	8002294 <HAL_TIM_MspPostInit>
}
 800242e:	b014      	add	sp, #80	; 0x50
 8002430:	bd10      	pop	{r4, pc}
 8002432:	bf00      	nop
 8002434:	20000998 	.word	0x20000998
 8002438:	40012c00 	.word	0x40012c00

0800243c <MX_TIM3_Init>:
{
 800243c:	b510      	push	{r4, lr}
 800243e:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002440:	2210      	movs	r2, #16
 8002442:	2100      	movs	r1, #0
 8002444:	a803      	add	r0, sp, #12
 8002446:	f003 f923 	bl	8005690 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800244a:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 800244c:	221c      	movs	r2, #28
 800244e:	4621      	mov	r1, r4
 8002450:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002454:	9401      	str	r4, [sp, #4]
 8002456:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002458:	f003 f91a 	bl	8005690 <memset>
  htim3.Instance = TIM3;
 800245c:	4822      	ldr	r0, [pc, #136]	; (80024e8 <MX_TIM3_Init+0xac>)
 800245e:	4b23      	ldr	r3, [pc, #140]	; (80024ec <MX_TIM3_Init+0xb0>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002460:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 0;//0
 8002462:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.Period = 1000;
 8002466:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800246a:	60c3      	str	r3, [r0, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800246c:	2380      	movs	r3, #128	; 0x80
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800246e:	6104      	str	r4, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002470:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002472:	f002 fa6f 	bl	8004954 <HAL_TIM_Base_Init>
 8002476:	b108      	cbz	r0, 800247c <MX_TIM3_Init+0x40>
    Error_Handler();
 8002478:	f7ff fbe6 	bl	8001c48 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800247c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002480:	a903      	add	r1, sp, #12
 8002482:	4819      	ldr	r0, [pc, #100]	; (80024e8 <MX_TIM3_Init+0xac>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002484:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002486:	f002 f80d 	bl	80044a4 <HAL_TIM_ConfigClockSource>
 800248a:	b108      	cbz	r0, 8002490 <MX_TIM3_Init+0x54>
    Error_Handler();
 800248c:	f7ff fbdc 	bl	8001c48 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002490:	4815      	ldr	r0, [pc, #84]	; (80024e8 <MX_TIM3_Init+0xac>)
 8002492:	f002 fb0b 	bl	8004aac <HAL_TIM_PWM_Init>
 8002496:	b108      	cbz	r0, 800249c <MX_TIM3_Init+0x60>
    Error_Handler();
 8002498:	f7ff fbd6 	bl	8001c48 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800249c:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800249e:	a901      	add	r1, sp, #4
 80024a0:	4811      	ldr	r0, [pc, #68]	; (80024e8 <MX_TIM3_Init+0xac>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024a2:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024a4:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80024a6:	f002 fdad 	bl	8005004 <HAL_TIMEx_MasterConfigSynchronization>
 80024aa:	b108      	cbz	r0, 80024b0 <MX_TIM3_Init+0x74>
    Error_Handler();
 80024ac:	f7ff fbcc 	bl	8001c48 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024b0:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024b2:	2200      	movs	r2, #0
 80024b4:	a907      	add	r1, sp, #28
 80024b6:	480c      	ldr	r0, [pc, #48]	; (80024e8 <MX_TIM3_Init+0xac>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024b8:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 80024ba:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024bc:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024be:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024c0:	f002 fc44 	bl	8004d4c <HAL_TIM_PWM_ConfigChannel>
 80024c4:	b108      	cbz	r0, 80024ca <MX_TIM3_Init+0x8e>
    Error_Handler();
 80024c6:	f7ff fbbf 	bl	8001c48 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80024ca:	2204      	movs	r2, #4
 80024cc:	a907      	add	r1, sp, #28
 80024ce:	4806      	ldr	r0, [pc, #24]	; (80024e8 <MX_TIM3_Init+0xac>)
 80024d0:	f002 fc3c 	bl	8004d4c <HAL_TIM_PWM_ConfigChannel>
 80024d4:	b108      	cbz	r0, 80024da <MX_TIM3_Init+0x9e>
    Error_Handler();
 80024d6:	f7ff fbb7 	bl	8001c48 <Error_Handler>
  PWM_Sinus_Init();
 80024da:	f7fe ff17 	bl	800130c <PWM_Sinus_Init>
  HAL_TIM_MspPostInit(&htim3);
 80024de:	4802      	ldr	r0, [pc, #8]	; (80024e8 <MX_TIM3_Init+0xac>)
 80024e0:	f7ff fed8 	bl	8002294 <HAL_TIM_MspPostInit>
}
 80024e4:	b00e      	add	sp, #56	; 0x38
 80024e6:	bd10      	pop	{r4, pc}
 80024e8:	20000958 	.word	0x20000958
 80024ec:	40000400 	.word	0x40000400

080024f0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80024f0:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
 80024f2:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart1.Instance = USART1;
 80024f6:	480a      	ldr	r0, [pc, #40]	; (8002520 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 80024f8:	4b0a      	ldr	r3, [pc, #40]	; (8002524 <MX_USART1_UART_Init+0x34>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80024fa:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 80024fc:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002500:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002502:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002504:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002506:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002508:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800250a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800250c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800250e:	f002 fea7 	bl	8005260 <HAL_UART_Init>
 8002512:	b118      	cbz	r0, 800251c <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8002514:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002518:	f7ff bb96 	b.w	8001c48 <Error_Handler>
 800251c:	bd08      	pop	{r3, pc}
 800251e:	bf00      	nop
 8002520:	20000a5c 	.word	0x20000a5c
 8002524:	40013800 	.word	0x40013800

08002528 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800252c:	2710      	movs	r7, #16
{
 800252e:	4606      	mov	r6, r0
 8002530:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002532:	463a      	mov	r2, r7
 8002534:	2100      	movs	r1, #0
 8002536:	a802      	add	r0, sp, #8
 8002538:	f003 f8aa 	bl	8005690 <memset>
  if(uartHandle->Instance==USART1)
 800253c:	6832      	ldr	r2, [r6, #0]
 800253e:	4b28      	ldr	r3, [pc, #160]	; (80025e0 <HAL_UART_MspInit+0xb8>)
 8002540:	429a      	cmp	r2, r3
 8002542:	d14a      	bne.n	80025da <HAL_UART_MspInit+0xb2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002544:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002548:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(TX_GPIO_Port, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800254a:	2500      	movs	r5, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 800254c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002550:	619a      	str	r2, [r3, #24]
 8002552:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = RX_Pin;
 8002554:	f04f 0880 	mov.w	r8, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8002558:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800255c:	9200      	str	r2, [sp, #0]
 800255e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002560:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(TX_GPIO_Port, &GPIO_InitStruct);
 8002562:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002564:	f042 0208 	orr.w	r2, r2, #8
 8002568:	619a      	str	r2, [r3, #24]
 800256a:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(TX_GPIO_Port, &GPIO_InitStruct);
 800256c:	481d      	ldr	r0, [pc, #116]	; (80025e4 <HAL_UART_MspInit+0xbc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800256e:	f003 0308 	and.w	r3, r3, #8
 8002572:	9301      	str	r3, [sp, #4]
 8002574:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = TX_Pin;
 8002576:	2340      	movs	r3, #64	; 0x40
 8002578:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800257a:	2302      	movs	r3, #2
 800257c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800257e:	2303      	movs	r3, #3
 8002580:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(TX_GPIO_Port, &GPIO_InitStruct);
 8002582:	f001 f86b 	bl	800365c <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(RX_GPIO_Port, &GPIO_InitStruct);
 8002586:	4817      	ldr	r0, [pc, #92]	; (80025e4 <HAL_UART_MspInit+0xbc>)
 8002588:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = RX_Pin;
 800258a:	f8cd 8008 	str.w	r8, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800258e:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002590:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(RX_GPIO_Port, &GPIO_InitStruct);
 8002592:	f001 f863 	bl	800365c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8002596:	4a14      	ldr	r2, [pc, #80]	; (80025e8 <HAL_UART_MspInit+0xc0>)

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8002598:	4c14      	ldr	r4, [pc, #80]	; (80025ec <HAL_UART_MspInit+0xc4>)
    __HAL_AFIO_REMAP_USART1_ENABLE();
 800259a:	6853      	ldr	r3, [r2, #4]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800259c:	4620      	mov	r0, r4
    __HAL_AFIO_REMAP_USART1_ENABLE();
 800259e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80025a2:	f043 0304 	orr.w	r3, r3, #4
 80025a6:	6053      	str	r3, [r2, #4]
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80025a8:	4b11      	ldr	r3, [pc, #68]	; (80025f0 <HAL_UART_MspInit+0xc8>)
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025aa:	60a5      	str	r5, [r4, #8]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025ac:	e884 0088 	stmia.w	r4, {r3, r7}
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80025b0:	f8c4 800c 	str.w	r8, [r4, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025b4:	6125      	str	r5, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025b6:	6165      	str	r5, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80025b8:	61a5      	str	r5, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80025ba:	61e5      	str	r5, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80025bc:	f000 fc68 	bl	8002e90 <HAL_DMA_Init>
 80025c0:	b108      	cbz	r0, 80025c6 <HAL_UART_MspInit+0x9e>
    {
      Error_Handler();
 80025c2:	f7ff fb41 	bl	8001c48 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 2);
 80025c6:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80025c8:	6334      	str	r4, [r6, #48]	; 0x30
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 2);
 80025ca:	2202      	movs	r2, #2
 80025cc:	2103      	movs	r1, #3
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80025ce:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 2);
 80025d0:	f000 fbd2 	bl	8002d78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80025d4:	2025      	movs	r0, #37	; 0x25
 80025d6:	f000 fc11 	bl	8002dfc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80025da:	b006      	add	sp, #24
 80025dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80025e0:	40013800 	.word	0x40013800
 80025e4:	40010c00 	.word	0x40010c00
 80025e8:	40010000 	.word	0x40010000
 80025ec:	20000a18 	.word	0x20000a18
 80025f0:	40020044 	.word	0x40020044

080025f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025f4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025f6:	4b0e      	ldr	r3, [pc, #56]	; (8002630 <HAL_InitTick+0x3c>)
{
 80025f8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025fa:	7818      	ldrb	r0, [r3, #0]
 80025fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002600:	fbb3 f3f0 	udiv	r3, r3, r0
 8002604:	4a0b      	ldr	r2, [pc, #44]	; (8002634 <HAL_InitTick+0x40>)
 8002606:	6810      	ldr	r0, [r2, #0]
 8002608:	fbb0 f0f3 	udiv	r0, r0, r3
 800260c:	f000 fc0c 	bl	8002e28 <HAL_SYSTICK_Config>
 8002610:	4604      	mov	r4, r0
 8002612:	b958      	cbnz	r0, 800262c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002614:	2d0f      	cmp	r5, #15
 8002616:	d809      	bhi.n	800262c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002618:	4602      	mov	r2, r0
 800261a:	4629      	mov	r1, r5
 800261c:	f04f 30ff 	mov.w	r0, #4294967295
 8002620:	f000 fbaa 	bl	8002d78 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002624:	4b04      	ldr	r3, [pc, #16]	; (8002638 <HAL_InitTick+0x44>)
 8002626:	4620      	mov	r0, r4
 8002628:	601d      	str	r5, [r3, #0]
 800262a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800262c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800262e:	bd38      	pop	{r3, r4, r5, pc}
 8002630:	2000060c 	.word	0x2000060c
 8002634:	20000608 	.word	0x20000608
 8002638:	20000610 	.word	0x20000610

0800263c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800263c:	4a07      	ldr	r2, [pc, #28]	; (800265c <HAL_Init+0x20>)
{
 800263e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002640:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002642:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002644:	f043 0310 	orr.w	r3, r3, #16
 8002648:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800264a:	f000 fb77 	bl	8002d3c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800264e:	2000      	movs	r0, #0
 8002650:	f7ff ffd0 	bl	80025f4 <HAL_InitTick>
  HAL_MspInit();
 8002654:	f7ff fafa 	bl	8001c4c <HAL_MspInit>
}
 8002658:	2000      	movs	r0, #0
 800265a:	bd08      	pop	{r3, pc}
 800265c:	40022000 	.word	0x40022000

08002660 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002660:	4a03      	ldr	r2, [pc, #12]	; (8002670 <HAL_IncTick+0x10>)
 8002662:	4b04      	ldr	r3, [pc, #16]	; (8002674 <HAL_IncTick+0x14>)
 8002664:	6811      	ldr	r1, [r2, #0]
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	440b      	add	r3, r1
 800266a:	6013      	str	r3, [r2, #0]
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	20000a9c 	.word	0x20000a9c
 8002674:	2000060c 	.word	0x2000060c

08002678 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002678:	4b01      	ldr	r3, [pc, #4]	; (8002680 <HAL_GetTick+0x8>)
 800267a:	6818      	ldr	r0, [r3, #0]
}
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	20000a9c 	.word	0x20000a9c

08002684 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002684:	b538      	push	{r3, r4, r5, lr}
 8002686:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002688:	f7ff fff6 	bl	8002678 <HAL_GetTick>
 800268c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800268e:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8002690:	bf1e      	ittt	ne
 8002692:	4b04      	ldrne	r3, [pc, #16]	; (80026a4 <HAL_Delay+0x20>)
 8002694:	781b      	ldrbne	r3, [r3, #0]
 8002696:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002698:	f7ff ffee 	bl	8002678 <HAL_GetTick>
 800269c:	1b40      	subs	r0, r0, r5
 800269e:	4284      	cmp	r4, r0
 80026a0:	d8fa      	bhi.n	8002698 <HAL_Delay+0x14>
  {
  }
}
 80026a2:	bd38      	pop	{r3, r4, r5, pc}
 80026a4:	2000060c 	.word	0x2000060c

080026a8 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80026a8:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80026aa:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80026ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026ae:	f012 0f50 	tst.w	r2, #80	; 0x50
 80026b2:	d11b      	bne.n	80026ec <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026ba:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	6892      	ldr	r2, [r2, #8]
 80026c0:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80026c4:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80026c8:	d10c      	bne.n	80026e4 <ADC_DMAConvCplt+0x3c>
 80026ca:	68da      	ldr	r2, [r3, #12]
 80026cc:	b952      	cbnz	r2, 80026e4 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80026ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026d4:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026d8:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026da:	bf5e      	ittt	pl
 80026dc:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 80026de:	f042 0201 	orrpl.w	r2, r2, #1
 80026e2:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7ff f8ad 	bl	8001844 <HAL_ADC_ConvCpltCallback>
 80026ea:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80026ec:	6a1b      	ldr	r3, [r3, #32]
  }
}
 80026ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80026f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f4:	4718      	bx	r3

080026f6 <HAL_ADC_ConvHalfCpltCallback>:
 80026f6:	4770      	bx	lr

080026f8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80026f8:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80026fa:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80026fc:	f7ff fffb 	bl	80026f6 <HAL_ADC_ConvHalfCpltCallback>
 8002700:	bd08      	pop	{r3, pc}

08002702 <HAL_ADC_LevelOutOfWindowCallback>:
 8002702:	4770      	bx	lr

08002704 <HAL_ADC_IRQHandler>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002704:	6803      	ldr	r3, [r0, #0]
 8002706:	4a49      	ldr	r2, [pc, #292]	; (800282c <HAL_ADC_IRQHandler+0x128>)
{
 8002708:	b510      	push	{r4, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800270a:	4293      	cmp	r3, r2
{
 800270c:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800270e:	d008      	beq.n	8002722 <HAL_ADC_IRQHandler+0x1e>
 8002710:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002714:	4293      	cmp	r3, r2
 8002716:	d004      	beq.n	8002722 <HAL_ADC_IRQHandler+0x1e>
 8002718:	f240 51d9 	movw	r1, #1497	; 0x5d9
 800271c:	4844      	ldr	r0, [pc, #272]	; (8002830 <HAL_ADC_IRQHandler+0x12c>)
 800271e:	f7ff fa94 	bl	8001c4a <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002722:	68e3      	ldr	r3, [r4, #12]
 8002724:	2b01      	cmp	r3, #1
 8002726:	d904      	bls.n	8002732 <HAL_ADC_IRQHandler+0x2e>
 8002728:	f240 51da 	movw	r1, #1498	; 0x5da
 800272c:	4840      	ldr	r0, [pc, #256]	; (8002830 <HAL_ADC_IRQHandler+0x12c>)
 800272e:	f7ff fa8c 	bl	8001c4a <assert_failed>
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8002732:	6923      	ldr	r3, [r4, #16]
 8002734:	3b01      	subs	r3, #1
 8002736:	2b0f      	cmp	r3, #15
 8002738:	d904      	bls.n	8002744 <HAL_ADC_IRQHandler+0x40>
 800273a:	f240 51db 	movw	r1, #1499	; 0x5db
 800273e:	483c      	ldr	r0, [pc, #240]	; (8002830 <HAL_ADC_IRQHandler+0x12c>)
 8002740:	f7ff fa83 	bl	8001c4a <assert_failed>
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002744:	6823      	ldr	r3, [r4, #0]
 8002746:	685a      	ldr	r2, [r3, #4]
 8002748:	0690      	lsls	r0, r2, #26
 800274a:	d527      	bpl.n	800279c <HAL_ADC_IRQHandler+0x98>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	0791      	lsls	r1, r2, #30
 8002750:	d524      	bpl.n	800279c <HAL_ADC_IRQHandler+0x98>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002752:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002754:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002756:	bf5e      	ittt	pl
 8002758:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 800275a:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 800275e:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002760:	689a      	ldr	r2, [r3, #8]
 8002762:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8002766:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800276a:	d110      	bne.n	800278e <HAL_ADC_IRQHandler+0x8a>
 800276c:	68e2      	ldr	r2, [r4, #12]
 800276e:	b972      	cbnz	r2, 800278e <HAL_ADC_IRQHandler+0x8a>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002770:	685a      	ldr	r2, [r3, #4]
 8002772:	f022 0220 	bic.w	r2, r2, #32
 8002776:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002778:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800277a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800277e:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002780:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002782:	04db      	lsls	r3, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002784:	bf5e      	ittt	pl
 8002786:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8002788:	f043 0301 	orrpl.w	r3, r3, #1
 800278c:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 800278e:	4620      	mov	r0, r4
 8002790:	f7ff f858 	bl	8001844 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002794:	f06f 0212 	mvn.w	r2, #18
 8002798:	6823      	ldr	r3, [r4, #0]
 800279a:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 800279c:	6823      	ldr	r3, [r4, #0]
 800279e:	685a      	ldr	r2, [r3, #4]
 80027a0:	0610      	lsls	r0, r2, #24
 80027a2:	d530      	bpl.n	8002806 <HAL_ADC_IRQHandler+0x102>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	0751      	lsls	r1, r2, #29
 80027a8:	d52d      	bpl.n	8002806 <HAL_ADC_IRQHandler+0x102>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027aa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80027ac:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80027ae:	bf5e      	ittt	pl
 80027b0:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 80027b2:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 80027b6:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80027b8:	689a      	ldr	r2, [r3, #8]
 80027ba:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 80027be:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 80027c2:	d00a      	beq.n	80027da <HAL_ADC_IRQHandler+0xd6>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80027c4:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80027c6:	0550      	lsls	r0, r2, #21
 80027c8:	d416      	bmi.n	80027f8 <HAL_ADC_IRQHandler+0xf4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80027d0:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80027d4:	d110      	bne.n	80027f8 <HAL_ADC_IRQHandler+0xf4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80027d6:	68e2      	ldr	r2, [r4, #12]
 80027d8:	b972      	cbnz	r2, 80027f8 <HAL_ADC_IRQHandler+0xf4>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80027da:	685a      	ldr	r2, [r3, #4]
 80027dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027e0:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80027e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80027e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80027e8:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80027ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80027ec:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027ee:	bf5e      	ittt	pl
 80027f0:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 80027f2:	f043 0301 	orrpl.w	r3, r3, #1
 80027f6:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80027f8:	4620      	mov	r0, r4
 80027fa:	f000 fa9d 	bl	8002d38 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80027fe:	f06f 020c 	mvn.w	r2, #12
 8002802:	6823      	ldr	r3, [r4, #0]
 8002804:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002806:	6823      	ldr	r3, [r4, #0]
 8002808:	685a      	ldr	r2, [r3, #4]
 800280a:	0652      	lsls	r2, r2, #25
 800280c:	d50d      	bpl.n	800282a <HAL_ADC_IRQHandler+0x126>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	07db      	lsls	r3, r3, #31
 8002812:	d50a      	bpl.n	800282a <HAL_ADC_IRQHandler+0x126>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002814:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002816:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002818:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800281c:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800281e:	f7ff ff70 	bl	8002702 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002822:	f06f 0201 	mvn.w	r2, #1
 8002826:	6823      	ldr	r3, [r4, #0]
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	bd10      	pop	{r4, pc}
 800282c:	40012400 	.word	0x40012400
 8002830:	08006050 	.word	0x08006050

08002834 <HAL_ADC_ErrorCallback>:
{
 8002834:	4770      	bx	lr

08002836 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002836:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8002838:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800283a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800283c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002840:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002842:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002844:	f043 0304 	orr.w	r3, r3, #4
 8002848:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800284a:	f7ff fff3 	bl	8002834 <HAL_ADC_ErrorCallback>
 800284e:	bd08      	pop	{r3, pc}

08002850 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8002850:	2300      	movs	r3, #0
{ 
 8002852:	b573      	push	{r0, r1, r4, r5, r6, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002854:	4a51      	ldr	r2, [pc, #324]	; (800299c <HAL_ADC_ConfigChannel+0x14c>)
  __IO uint32_t wait_loop_index = 0U;
 8002856:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002858:	6803      	ldr	r3, [r0, #0]
{ 
 800285a:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800285c:	4293      	cmp	r3, r2
{ 
 800285e:	460d      	mov	r5, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002860:	d008      	beq.n	8002874 <HAL_ADC_ConfigChannel+0x24>
 8002862:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002866:	4293      	cmp	r3, r2
 8002868:	d004      	beq.n	8002874 <HAL_ADC_ConfigChannel+0x24>
 800286a:	f240 61aa 	movw	r1, #1706	; 0x6aa
 800286e:	484c      	ldr	r0, [pc, #304]	; (80029a0 <HAL_ADC_ConfigChannel+0x150>)
 8002870:	f7ff f9eb 	bl	8001c4a <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002874:	682b      	ldr	r3, [r5, #0]
 8002876:	2b11      	cmp	r3, #17
 8002878:	d904      	bls.n	8002884 <HAL_ADC_ConfigChannel+0x34>
 800287a:	f240 61ab 	movw	r1, #1707	; 0x6ab
 800287e:	4848      	ldr	r0, [pc, #288]	; (80029a0 <HAL_ADC_ConfigChannel+0x150>)
 8002880:	f7ff f9e3 	bl	8001c4a <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002884:	686b      	ldr	r3, [r5, #4]
 8002886:	3b01      	subs	r3, #1
 8002888:	2b0f      	cmp	r3, #15
 800288a:	d904      	bls.n	8002896 <HAL_ADC_ConfigChannel+0x46>
 800288c:	f240 61ac 	movw	r1, #1708	; 0x6ac
 8002890:	4843      	ldr	r0, [pc, #268]	; (80029a0 <HAL_ADC_ConfigChannel+0x150>)
 8002892:	f7ff f9da 	bl	8001c4a <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002896:	68ab      	ldr	r3, [r5, #8]
 8002898:	2b07      	cmp	r3, #7
 800289a:	d904      	bls.n	80028a6 <HAL_ADC_ConfigChannel+0x56>
 800289c:	f240 61ad 	movw	r1, #1709	; 0x6ad
 80028a0:	483f      	ldr	r0, [pc, #252]	; (80029a0 <HAL_ADC_ConfigChannel+0x150>)
 80028a2:	f7ff f9d2 	bl	8001c4a <assert_failed>
  __HAL_LOCK(hadc);
 80028a6:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d073      	beq.n	8002996 <HAL_ADC_ConfigChannel+0x146>
 80028ae:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 80028b0:	6868      	ldr	r0, [r5, #4]
  __HAL_LOCK(hadc);
 80028b2:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  if (sConfig->Rank < 7U)
 80028b6:	2806      	cmp	r0, #6
 80028b8:	6822      	ldr	r2, [r4, #0]
 80028ba:	6829      	ldr	r1, [r5, #0]
 80028bc:	ea4f 0380 	mov.w	r3, r0, lsl #2
 80028c0:	d824      	bhi.n	800290c <HAL_ADC_ConfigChannel+0xbc>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80028c2:	4403      	add	r3, r0
 80028c4:	201f      	movs	r0, #31
 80028c6:	6b56      	ldr	r6, [r2, #52]	; 0x34
 80028c8:	3b05      	subs	r3, #5
 80028ca:	4098      	lsls	r0, r3
 80028cc:	ea26 0000 	bic.w	r0, r6, r0
 80028d0:	fa01 f303 	lsl.w	r3, r1, r3
 80028d4:	4303      	orrs	r3, r0
 80028d6:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80028d8:	2909      	cmp	r1, #9
 80028da:	68ad      	ldr	r5, [r5, #8]
 80028dc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80028e0:	d92e      	bls.n	8002940 <HAL_ADC_ConfigChannel+0xf0>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80028e2:	2607      	movs	r6, #7
 80028e4:	440b      	add	r3, r1
 80028e6:	68d0      	ldr	r0, [r2, #12]
 80028e8:	3b1e      	subs	r3, #30
 80028ea:	409e      	lsls	r6, r3
 80028ec:	ea20 0006 	bic.w	r0, r0, r6
 80028f0:	fa05 f303 	lsl.w	r3, r5, r3
 80028f4:	4303      	orrs	r3, r0
 80028f6:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80028f8:	f1a1 0310 	sub.w	r3, r1, #16
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d92a      	bls.n	8002956 <HAL_ADC_ConfigChannel+0x106>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002900:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8002902:	2300      	movs	r3, #0
 8002904:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8002908:	b002      	add	sp, #8
 800290a:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800290c:	280c      	cmp	r0, #12
 800290e:	d80b      	bhi.n	8002928 <HAL_ADC_ConfigChannel+0xd8>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002910:	4403      	add	r3, r0
 8002912:	201f      	movs	r0, #31
 8002914:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8002916:	3b23      	subs	r3, #35	; 0x23
 8002918:	4098      	lsls	r0, r3
 800291a:	ea26 0000 	bic.w	r0, r6, r0
 800291e:	fa01 f303 	lsl.w	r3, r1, r3
 8002922:	4303      	orrs	r3, r0
 8002924:	6313      	str	r3, [r2, #48]	; 0x30
 8002926:	e7d7      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x88>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002928:	4403      	add	r3, r0
 800292a:	201f      	movs	r0, #31
 800292c:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 800292e:	3b41      	subs	r3, #65	; 0x41
 8002930:	4098      	lsls	r0, r3
 8002932:	ea26 0000 	bic.w	r0, r6, r0
 8002936:	fa01 f303 	lsl.w	r3, r1, r3
 800293a:	4303      	orrs	r3, r0
 800293c:	62d3      	str	r3, [r2, #44]	; 0x2c
 800293e:	e7cb      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x88>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002940:	2607      	movs	r6, #7
 8002942:	6910      	ldr	r0, [r2, #16]
 8002944:	440b      	add	r3, r1
 8002946:	409e      	lsls	r6, r3
 8002948:	ea20 0006 	bic.w	r0, r0, r6
 800294c:	fa05 f303 	lsl.w	r3, r5, r3
 8002950:	4303      	orrs	r3, r0
 8002952:	6113      	str	r3, [r2, #16]
 8002954:	e7d0      	b.n	80028f8 <HAL_ADC_ConfigChannel+0xa8>
    if (hadc->Instance == ADC1)
 8002956:	4b11      	ldr	r3, [pc, #68]	; (800299c <HAL_ADC_ConfigChannel+0x14c>)
 8002958:	429a      	cmp	r2, r3
 800295a:	d116      	bne.n	800298a <HAL_ADC_ConfigChannel+0x13a>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800295c:	6893      	ldr	r3, [r2, #8]
 800295e:	021b      	lsls	r3, r3, #8
 8002960:	d4ce      	bmi.n	8002900 <HAL_ADC_ConfigChannel+0xb0>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002962:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002964:	2910      	cmp	r1, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002966:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800296a:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800296c:	d1c8      	bne.n	8002900 <HAL_ADC_ConfigChannel+0xb0>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800296e:	4b0d      	ldr	r3, [pc, #52]	; (80029a4 <HAL_ADC_ConfigChannel+0x154>)
 8002970:	4a0d      	ldr	r2, [pc, #52]	; (80029a8 <HAL_ADC_ConfigChannel+0x158>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	fbb3 f2f2 	udiv	r2, r3, r2
 8002978:	230a      	movs	r3, #10
 800297a:	4353      	muls	r3, r2
            wait_loop_index--;
 800297c:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800297e:	9b01      	ldr	r3, [sp, #4]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d0bd      	beq.n	8002900 <HAL_ADC_ConfigChannel+0xb0>
            wait_loop_index--;
 8002984:	9b01      	ldr	r3, [sp, #4]
 8002986:	3b01      	subs	r3, #1
 8002988:	e7f8      	b.n	800297c <HAL_ADC_ConfigChannel+0x12c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800298a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 800298c:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800298e:	f043 0320 	orr.w	r3, r3, #32
 8002992:	62a3      	str	r3, [r4, #40]	; 0x28
 8002994:	e7b5      	b.n	8002902 <HAL_ADC_ConfigChannel+0xb2>
  __HAL_LOCK(hadc);
 8002996:	2002      	movs	r0, #2
 8002998:	e7b6      	b.n	8002908 <HAL_ADC_ConfigChannel+0xb8>
 800299a:	bf00      	nop
 800299c:	40012400 	.word	0x40012400
 80029a0:	08006050 	.word	0x08006050
 80029a4:	20000608 	.word	0x20000608
 80029a8:	000f4240 	.word	0x000f4240

080029ac <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 80029ac:	2300      	movs	r3, #0
{
 80029ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80029b0:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80029b2:	6803      	ldr	r3, [r0, #0]
{
 80029b4:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80029b6:	689a      	ldr	r2, [r3, #8]
 80029b8:	07d2      	lsls	r2, r2, #31
 80029ba:	d502      	bpl.n	80029c2 <ADC_Enable+0x16>
  return HAL_OK;
 80029bc:	2000      	movs	r0, #0
}
 80029be:	b002      	add	sp, #8
 80029c0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	f042 0201 	orr.w	r2, r2, #1
 80029c8:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80029ca:	4b12      	ldr	r3, [pc, #72]	; (8002a14 <ADC_Enable+0x68>)
 80029cc:	4a12      	ldr	r2, [pc, #72]	; (8002a18 <ADC_Enable+0x6c>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 80029d4:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80029d6:	9b01      	ldr	r3, [sp, #4]
 80029d8:	b9c3      	cbnz	r3, 8002a0c <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 80029da:	f7ff fe4d 	bl	8002678 <HAL_GetTick>
 80029de:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80029e0:	6823      	ldr	r3, [r4, #0]
 80029e2:	689d      	ldr	r5, [r3, #8]
 80029e4:	f015 0501 	ands.w	r5, r5, #1
 80029e8:	d1e8      	bne.n	80029bc <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80029ea:	f7ff fe45 	bl	8002678 <HAL_GetTick>
 80029ee:	1b80      	subs	r0, r0, r6
 80029f0:	2802      	cmp	r0, #2
 80029f2:	d9f5      	bls.n	80029e0 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 80029f6:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029fa:	f043 0310 	orr.w	r3, r3, #16
 80029fe:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a00:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8002a02:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a04:	f043 0301 	orr.w	r3, r3, #1
 8002a08:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002a0a:	e7d8      	b.n	80029be <ADC_Enable+0x12>
      wait_loop_index--;
 8002a0c:	9b01      	ldr	r3, [sp, #4]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	e7e0      	b.n	80029d4 <ADC_Enable+0x28>
 8002a12:	bf00      	nop
 8002a14:	20000608 	.word	0x20000608
 8002a18:	000f4240 	.word	0x000f4240

08002a1c <HAL_ADC_Start_DMA>:
{
 8002a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a1e:	4617      	mov	r7, r2
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 8002a20:	4d40      	ldr	r5, [pc, #256]	; (8002b24 <HAL_ADC_Start_DMA+0x108>)
 8002a22:	6802      	ldr	r2, [r0, #0]
{
 8002a24:	4604      	mov	r4, r0
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 8002a26:	42aa      	cmp	r2, r5
{
 8002a28:	460e      	mov	r6, r1
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 8002a2a:	d004      	beq.n	8002a36 <HAL_ADC_Start_DMA+0x1a>
 8002a2c:	f240 41fc 	movw	r1, #1276	; 0x4fc
 8002a30:	483d      	ldr	r0, [pc, #244]	; (8002b28 <HAL_ADC_Start_DMA+0x10c>)
 8002a32:	f7ff f90a 	bl	8001c4a <assert_failed>
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002a36:	6823      	ldr	r3, [r4, #0]
 8002a38:	42ab      	cmp	r3, r5
 8002a3a:	d002      	beq.n	8002a42 <HAL_ADC_Start_DMA+0x26>
 8002a3c:	4a3b      	ldr	r2, [pc, #236]	; (8002b2c <HAL_ADC_Start_DMA+0x110>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d104      	bne.n	8002a4c <HAL_ADC_Start_DMA+0x30>
 8002a42:	4b38      	ldr	r3, [pc, #224]	; (8002b24 <HAL_ADC_Start_DMA+0x108>)
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8002a4a:	d167      	bne.n	8002b1c <HAL_ADC_Start_DMA+0x100>
    __HAL_LOCK(hadc);
 8002a4c:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d065      	beq.n	8002b20 <HAL_ADC_Start_DMA+0x104>
 8002a54:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8002a56:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8002a58:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8002a5c:	f7ff ffa6 	bl	80029ac <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002a60:	4605      	mov	r5, r0
 8002a62:	2800      	cmp	r0, #0
 8002a64:	d156      	bne.n	8002b14 <HAL_ADC_Start_DMA+0xf8>
      ADC_STATE_CLR_SET(hadc->State,
 8002a66:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002a68:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8002a6a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002a6e:	f023 0301 	bic.w	r3, r3, #1
 8002a72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a76:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002a78:	4b2c      	ldr	r3, [pc, #176]	; (8002b2c <HAL_ADC_Start_DMA+0x110>)
 8002a7a:	4299      	cmp	r1, r3
 8002a7c:	d104      	bne.n	8002a88 <HAL_ADC_Start_DMA+0x6c>
 8002a7e:	4a29      	ldr	r2, [pc, #164]	; (8002b24 <HAL_ADC_Start_DMA+0x108>)
 8002a80:	6853      	ldr	r3, [r2, #4]
 8002a82:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8002a86:	d13f      	bne.n	8002b08 <HAL_ADC_Start_DMA+0xec>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a88:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002a8a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002a8e:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a90:	684b      	ldr	r3, [r1, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002a92:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a94:	bf48      	it	mi
 8002a96:	6aa3      	ldrmi	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002a98:	6a20      	ldr	r0, [r4, #32]
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a9a:	bf42      	ittt	mi
 8002a9c:	f423 5340 	bicmi.w	r3, r3, #12288	; 0x3000
 8002aa0:	f443 5380 	orrmi.w	r3, r3, #4096	; 0x1000
 8002aa4:	62a3      	strmi	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002aa6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002aa8:	4632      	mov	r2, r6
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002aaa:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002aae:	bf18      	it	ne
 8002ab0:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ab2:	f101 014c 	add.w	r1, r1, #76	; 0x4c
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ab6:	bf18      	it	ne
 8002ab8:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8002abc:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8002abe:	2300      	movs	r3, #0
 8002ac0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002ac4:	4b1a      	ldr	r3, [pc, #104]	; (8002b30 <HAL_ADC_Start_DMA+0x114>)
 8002ac6:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002ac8:	4b1a      	ldr	r3, [pc, #104]	; (8002b34 <HAL_ADC_Start_DMA+0x118>)
 8002aca:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002acc:	4b1a      	ldr	r3, [pc, #104]	; (8002b38 <HAL_ADC_Start_DMA+0x11c>)
 8002ace:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002ad0:	f06f 0302 	mvn.w	r3, #2
 8002ad4:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002ad8:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8002adc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ae0:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ae4:	463b      	mov	r3, r7
 8002ae6:	f000 fa63 	bl	8002fb0 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002aea:	6823      	ldr	r3, [r4, #0]
 8002aec:	689a      	ldr	r2, [r3, #8]
 8002aee:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8002af2:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002af6:	689a      	ldr	r2, [r3, #8]
 8002af8:	bf0c      	ite	eq
 8002afa:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002afe:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8002b02:	609a      	str	r2, [r3, #8]
}
 8002b04:	4628      	mov	r0, r5
 8002b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b08:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002b0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b0e:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002b10:	6853      	ldr	r3, [r2, #4]
 8002b12:	e7be      	b.n	8002a92 <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 8002b14:	2300      	movs	r3, #0
 8002b16:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8002b1a:	e7f3      	b.n	8002b04 <HAL_ADC_Start_DMA+0xe8>
    tmp_hal_status = HAL_ERROR;
 8002b1c:	2501      	movs	r5, #1
 8002b1e:	e7f1      	b.n	8002b04 <HAL_ADC_Start_DMA+0xe8>
    __HAL_LOCK(hadc);
 8002b20:	2502      	movs	r5, #2
 8002b22:	e7ef      	b.n	8002b04 <HAL_ADC_Start_DMA+0xe8>
 8002b24:	40012400 	.word	0x40012400
 8002b28:	08006050 	.word	0x08006050
 8002b2c:	40012800 	.word	0x40012800
 8002b30:	080026a9 	.word	0x080026a9
 8002b34:	080026f9 	.word	0x080026f9
 8002b38:	08002837 	.word	0x08002837

08002b3c <ADC_ConversionStop_Disable>:
{
 8002b3c:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002b3e:	6803      	ldr	r3, [r0, #0]
{
 8002b40:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002b42:	689a      	ldr	r2, [r3, #8]
 8002b44:	07d2      	lsls	r2, r2, #31
 8002b46:	d401      	bmi.n	8002b4c <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8002b48:	2000      	movs	r0, #0
 8002b4a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8002b4c:	689a      	ldr	r2, [r3, #8]
 8002b4e:	f022 0201 	bic.w	r2, r2, #1
 8002b52:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002b54:	f7ff fd90 	bl	8002678 <HAL_GetTick>
 8002b58:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b5a:	6823      	ldr	r3, [r4, #0]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	07db      	lsls	r3, r3, #31
 8002b60:	d5f2      	bpl.n	8002b48 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b62:	f7ff fd89 	bl	8002678 <HAL_GetTick>
 8002b66:	1b40      	subs	r0, r0, r5
 8002b68:	2802      	cmp	r0, #2
 8002b6a:	d9f6      	bls.n	8002b5a <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b6c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b6e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b70:	f043 0310 	orr.w	r3, r3, #16
 8002b74:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b76:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002b78:	f043 0301 	orr.w	r3, r3, #1
 8002b7c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002b7e:	bd38      	pop	{r3, r4, r5, pc}

08002b80 <HAL_ADC_Init>:
{
 8002b80:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8002b82:	4604      	mov	r4, r0
 8002b84:	2800      	cmp	r0, #0
 8002b86:	f000 80c9 	beq.w	8002d1c <HAL_ADC_Init+0x19c>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002b8a:	6803      	ldr	r3, [r0, #0]
 8002b8c:	4a66      	ldr	r2, [pc, #408]	; (8002d28 <HAL_ADC_Init+0x1a8>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d008      	beq.n	8002ba4 <HAL_ADC_Init+0x24>
 8002b92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d004      	beq.n	8002ba4 <HAL_ADC_Init+0x24>
 8002b9a:	f44f 71c1 	mov.w	r1, #386	; 0x182
 8002b9e:	4863      	ldr	r0, [pc, #396]	; (8002d2c <HAL_ADC_Init+0x1ac>)
 8002ba0:	f7ff f853 	bl	8001c4a <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8002ba4:	6863      	ldr	r3, [r4, #4]
 8002ba6:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8002baa:	d004      	beq.n	8002bb6 <HAL_ADC_Init+0x36>
 8002bac:	f240 1183 	movw	r1, #387	; 0x183
 8002bb0:	485e      	ldr	r0, [pc, #376]	; (8002d2c <HAL_ADC_Init+0x1ac>)
 8002bb2:	f7ff f84a 	bl	8001c4a <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8002bb6:	68a3      	ldr	r3, [r4, #8]
 8002bb8:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8002bbc:	d004      	beq.n	8002bc8 <HAL_ADC_Init+0x48>
 8002bbe:	f44f 71c2 	mov.w	r1, #388	; 0x184
 8002bc2:	485a      	ldr	r0, [pc, #360]	; (8002d2c <HAL_ADC_Init+0x1ac>)
 8002bc4:	f7ff f841 	bl	8001c4a <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002bc8:	68e3      	ldr	r3, [r4, #12]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d904      	bls.n	8002bd8 <HAL_ADC_Init+0x58>
 8002bce:	f240 1185 	movw	r1, #389	; 0x185
 8002bd2:	4856      	ldr	r0, [pc, #344]	; (8002d2c <HAL_ADC_Init+0x1ac>)
 8002bd4:	f7ff f839 	bl	8001c4a <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8002bd8:	69e3      	ldr	r3, [r4, #28]
 8002bda:	f433 2220 	bics.w	r2, r3, #655360	; 0xa0000
 8002bde:	d00c      	beq.n	8002bfa <HAL_ADC_Init+0x7a>
 8002be0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8002be4:	f5b2 2fc0 	cmp.w	r2, #393216	; 0x60000
 8002be8:	d007      	beq.n	8002bfa <HAL_ADC_Init+0x7a>
 8002bea:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002bee:	d004      	beq.n	8002bfa <HAL_ADC_Init+0x7a>
 8002bf0:	f44f 71c3 	mov.w	r1, #390	; 0x186
 8002bf4:	484d      	ldr	r0, [pc, #308]	; (8002d2c <HAL_ADC_Init+0x1ac>)
 8002bf6:	f7ff f828 	bl	8001c4a <assert_failed>
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002bfa:	68a3      	ldr	r3, [r4, #8]
 8002bfc:	b1db      	cbz	r3, 8002c36 <HAL_ADC_Init+0xb6>
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8002bfe:	6923      	ldr	r3, [r4, #16]
 8002c00:	3b01      	subs	r3, #1
 8002c02:	2b0f      	cmp	r3, #15
 8002c04:	d904      	bls.n	8002c10 <HAL_ADC_Init+0x90>
 8002c06:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 8002c0a:	4848      	ldr	r0, [pc, #288]	; (8002d2c <HAL_ADC_Init+0x1ac>)
 8002c0c:	f7ff f81d 	bl	8001c4a <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8002c10:	6963      	ldr	r3, [r4, #20]
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d904      	bls.n	8002c20 <HAL_ADC_Init+0xa0>
 8002c16:	f240 118b 	movw	r1, #395	; 0x18b
 8002c1a:	4844      	ldr	r0, [pc, #272]	; (8002d2c <HAL_ADC_Init+0x1ac>)
 8002c1c:	f7ff f815 	bl	8001c4a <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002c20:	6963      	ldr	r3, [r4, #20]
 8002c22:	b143      	cbz	r3, 8002c36 <HAL_ADC_Init+0xb6>
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002c24:	69a3      	ldr	r3, [r4, #24]
 8002c26:	3b01      	subs	r3, #1
 8002c28:	2b07      	cmp	r3, #7
 8002c2a:	d904      	bls.n	8002c36 <HAL_ADC_Init+0xb6>
 8002c2c:	f44f 71c7 	mov.w	r1, #398	; 0x18e
 8002c30:	483e      	ldr	r0, [pc, #248]	; (8002d2c <HAL_ADC_Init+0x1ac>)
 8002c32:	f7ff f80a 	bl	8001c4a <assert_failed>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c36:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002c38:	b92b      	cbnz	r3, 8002c46 <HAL_ADC_Init+0xc6>
    ADC_CLEAR_ERRORCODE(hadc);
 8002c3a:	62e3      	str	r3, [r4, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8002c3c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8002c40:	4620      	mov	r0, r4
 8002c42:	f7fd fdc3 	bl	80007cc <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002c46:	4620      	mov	r0, r4
 8002c48:	f7ff ff78 	bl	8002b3c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002c4c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002c4e:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8002c52:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002c54:	d164      	bne.n	8002d20 <HAL_ADC_Init+0x1a0>
 8002c56:	2800      	cmp	r0, #0
 8002c58:	d162      	bne.n	8002d20 <HAL_ADC_Init+0x1a0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002c5a:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8002c5c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002c60:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8002c62:	f023 0302 	bic.w	r3, r3, #2
 8002c66:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002c6a:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002c6c:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8002c6e:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8002c70:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002c72:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002c76:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002c7a:	d038      	beq.n	8002cee <HAL_ADC_Init+0x16e>
 8002c7c:	2901      	cmp	r1, #1
 8002c7e:	bf14      	ite	ne
 8002c80:	4606      	movne	r6, r0
 8002c82:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c86:	6965      	ldr	r5, [r4, #20]
 8002c88:	2d01      	cmp	r5, #1
 8002c8a:	d107      	bne.n	8002c9c <HAL_ADC_Init+0x11c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d130      	bne.n	8002cf2 <HAL_ADC_Init+0x172>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002c90:	69a3      	ldr	r3, [r4, #24]
 8002c92:	3b01      	subs	r3, #1
 8002c94:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8002c98:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8002c9c:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002c9e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8002ca2:	685d      	ldr	r5, [r3, #4]
 8002ca4:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8002ca8:	ea45 0506 	orr.w	r5, r5, r6
 8002cac:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8002cae:	689e      	ldr	r6, [r3, #8]
 8002cb0:	4d1f      	ldr	r5, [pc, #124]	; (8002d30 <HAL_ADC_Init+0x1b0>)
 8002cb2:	ea05 0506 	and.w	r5, r5, r6
 8002cb6:	ea45 0502 	orr.w	r5, r5, r2
 8002cba:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002cbc:	d001      	beq.n	8002cc2 <HAL_ADC_Init+0x142>
 8002cbe:	2901      	cmp	r1, #1
 8002cc0:	d120      	bne.n	8002d04 <HAL_ADC_Init+0x184>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002cc2:	6921      	ldr	r1, [r4, #16]
 8002cc4:	3901      	subs	r1, #1
 8002cc6:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8002cc8:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8002cca:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8002cce:	4329      	orrs	r1, r5
 8002cd0:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002cd2:	6899      	ldr	r1, [r3, #8]
 8002cd4:	4b17      	ldr	r3, [pc, #92]	; (8002d34 <HAL_ADC_Init+0x1b4>)
 8002cd6:	400b      	ands	r3, r1
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d115      	bne.n	8002d08 <HAL_ADC_Init+0x188>
      ADC_CLEAR_ERRORCODE(hadc);
 8002cdc:	2300      	movs	r3, #0
 8002cde:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8002ce0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002ce2:	f023 0303 	bic.w	r3, r3, #3
 8002ce6:	f043 0301 	orr.w	r3, r3, #1
 8002cea:	62a3      	str	r3, [r4, #40]	; 0x28
 8002cec:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002cee:	460e      	mov	r6, r1
 8002cf0:	e7c9      	b.n	8002c86 <HAL_ADC_Init+0x106>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cf2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002cf4:	f043 0320 	orr.w	r3, r3, #32
 8002cf8:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cfa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002cfc:	f043 0301 	orr.w	r3, r3, #1
 8002d00:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002d02:	e7cb      	b.n	8002c9c <HAL_ADC_Init+0x11c>
  uint32_t tmp_sqr1 = 0U;
 8002d04:	2100      	movs	r1, #0
 8002d06:	e7df      	b.n	8002cc8 <HAL_ADC_Init+0x148>
      ADC_STATE_CLR_SET(hadc->State,
 8002d08:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002d0a:	f023 0312 	bic.w	r3, r3, #18
 8002d0e:	f043 0310 	orr.w	r3, r3, #16
 8002d12:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d14:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002d16:	f043 0301 	orr.w	r3, r3, #1
 8002d1a:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8002d1c:	2001      	movs	r0, #1
}
 8002d1e:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d20:	f043 0310 	orr.w	r3, r3, #16
 8002d24:	62a3      	str	r3, [r4, #40]	; 0x28
 8002d26:	e7f9      	b.n	8002d1c <HAL_ADC_Init+0x19c>
 8002d28:	40012400 	.word	0x40012400
 8002d2c:	08006050 	.word	0x08006050
 8002d30:	ffe1f7fd 	.word	0xffe1f7fd
 8002d34:	ff1f0efe 	.word	0xff1f0efe

08002d38 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d38:	4770      	bx	lr
	...

08002d3c <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002d3c:	1ec3      	subs	r3, r0, #3
 8002d3e:	2b04      	cmp	r3, #4
{
 8002d40:	b510      	push	{r4, lr}
 8002d42:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002d44:	d903      	bls.n	8002d4e <HAL_NVIC_SetPriorityGrouping+0x12>
 8002d46:	21a2      	movs	r1, #162	; 0xa2
 8002d48:	4809      	ldr	r0, [pc, #36]	; (8002d70 <HAL_NVIC_SetPriorityGrouping+0x34>)
 8002d4a:	f7fe ff7e 	bl	8001c4a <assert_failed>
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d4e:	4a09      	ldr	r2, [pc, #36]	; (8002d74 <HAL_NVIC_SetPriorityGrouping+0x38>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8002d50:	0224      	lsls	r4, r4, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d52:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8002d54:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d58:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d5c:	041b      	lsls	r3, r3, #16
 8002d5e:	0c1b      	lsrs	r3, r3, #16
 8002d60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8002d68:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 8002d6a:	60d4      	str	r4, [r2, #12]
 8002d6c:	bd10      	pop	{r4, pc}
 8002d6e:	bf00      	nop
 8002d70:	08006088 	.word	0x08006088
 8002d74:	e000ed00 	.word	0xe000ed00

08002d78 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002d78:	2a0f      	cmp	r2, #15
{ 
 8002d7a:	b570      	push	{r4, r5, r6, lr}
 8002d7c:	4604      	mov	r4, r0
 8002d7e:	460e      	mov	r6, r1
 8002d80:	4615      	mov	r5, r2
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002d82:	d903      	bls.n	8002d8c <HAL_NVIC_SetPriority+0x14>
 8002d84:	21ba      	movs	r1, #186	; 0xba
 8002d86:	481a      	ldr	r0, [pc, #104]	; (8002df0 <HAL_NVIC_SetPriority+0x78>)
 8002d88:	f7fe ff5f 	bl	8001c4a <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002d8c:	2e0f      	cmp	r6, #15
 8002d8e:	d903      	bls.n	8002d98 <HAL_NVIC_SetPriority+0x20>
 8002d90:	21bb      	movs	r1, #187	; 0xbb
 8002d92:	4817      	ldr	r0, [pc, #92]	; (8002df0 <HAL_NVIC_SetPriority+0x78>)
 8002d94:	f7fe ff59 	bl	8001c4a <assert_failed>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d98:	4b16      	ldr	r3, [pc, #88]	; (8002df4 <HAL_NVIC_SetPriority+0x7c>)

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d9a:	2001      	movs	r0, #1
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d9c:	68d9      	ldr	r1, [r3, #12]
 8002d9e:	f3c1 2102 	ubfx	r1, r1, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002da2:	f1c1 0307 	rsb	r3, r1, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002da6:	1d0a      	adds	r2, r1, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002da8:	2b04      	cmp	r3, #4
 8002daa:	bf28      	it	cs
 8002dac:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dae:	2a06      	cmp	r2, #6
 8002db0:	bf94      	ite	ls
 8002db2:	2100      	movls	r1, #0
 8002db4:	3903      	subhi	r1, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db6:	fa00 f203 	lsl.w	r2, r0, r3
 8002dba:	3a01      	subs	r2, #1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dbc:	4088      	lsls	r0, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dbe:	4032      	ands	r2, r6
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dc0:	3801      	subs	r0, #1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dc2:	408a      	lsls	r2, r1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dc4:	4005      	ands	r5, r0
  if ((int32_t)(IRQn) < 0)
 8002dc6:	2c00      	cmp	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dc8:	ea42 0205 	orr.w	r2, r2, r5
 8002dcc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd0:	bfaf      	iteee	ge
 8002dd2:	f104 4460 	addge.w	r4, r4, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd6:	4b08      	ldrlt	r3, [pc, #32]	; (8002df8 <HAL_NVIC_SetPriority+0x80>)
 8002dd8:	f004 040f 	andlt.w	r4, r4, #15
 8002ddc:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dde:	bfa5      	ittet	ge
 8002de0:	b2d2      	uxtbge	r2, r2
 8002de2:	f504 4461 	addge.w	r4, r4, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002de6:	551a      	strblt	r2, [r3, r4]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002de8:	f884 2300 	strbge.w	r2, [r4, #768]	; 0x300
 8002dec:	bd70      	pop	{r4, r5, r6, pc}
 8002dee:	bf00      	nop
 8002df0:	08006088 	.word	0x08006088
 8002df4:	e000ed00 	.word	0xe000ed00
 8002df8:	e000ed14 	.word	0xe000ed14

08002dfc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dfc:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002dfe:	1e04      	subs	r4, r0, #0
 8002e00:	da03      	bge.n	8002e0a <HAL_NVIC_EnableIRQ+0xe>
 8002e02:	21ce      	movs	r1, #206	; 0xce
 8002e04:	4806      	ldr	r0, [pc, #24]	; (8002e20 <HAL_NVIC_EnableIRQ+0x24>)
 8002e06:	f7fe ff20 	bl	8001c4a <assert_failed>
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	0962      	lsrs	r2, r4, #5
 8002e0e:	f004 041f 	and.w	r4, r4, #31
 8002e12:	fa03 f404 	lsl.w	r4, r3, r4
 8002e16:	4b03      	ldr	r3, [pc, #12]	; (8002e24 <HAL_NVIC_EnableIRQ+0x28>)
 8002e18:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8002e1c:	bd10      	pop	{r4, pc}
 8002e1e:	bf00      	nop
 8002e20:	08006088 	.word	0x08006088
 8002e24:	e000e100 	.word	0xe000e100

08002e28 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e28:	3801      	subs	r0, #1
 8002e2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002e2e:	d20a      	bcs.n	8002e46 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e30:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e32:	4b06      	ldr	r3, [pc, #24]	; (8002e4c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e34:	4a06      	ldr	r2, [pc, #24]	; (8002e50 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e36:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e38:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e3c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e3e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e40:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e42:	601a      	str	r2, [r3, #0]
 8002e44:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002e46:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	e000e010 	.word	0xe000e010
 8002e50:	e000ed00 	.word	0xe000ed00

08002e54 <HAL_CRC_Init>:
  * @param  hcrc: pointer to a CRC_HandleTypeDef structure that contains
  *         the configuration information for CRC
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002e54:	b510      	push	{r4, lr}
  /* Check the CRC handle allocation */
  if(hcrc == NULL)
 8002e56:	4604      	mov	r4, r0
 8002e58:	b198      	cbz	r0, 8002e82 <HAL_CRC_Init+0x2e>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8002e5a:	6802      	ldr	r2, [r0, #0]
 8002e5c:	4b0a      	ldr	r3, [pc, #40]	; (8002e88 <HAL_CRC_Init+0x34>)
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d003      	beq.n	8002e6a <HAL_CRC_Init+0x16>
 8002e62:	2177      	movs	r1, #119	; 0x77
 8002e64:	4809      	ldr	r0, [pc, #36]	; (8002e8c <HAL_CRC_Init+0x38>)
 8002e66:	f7fe fef0 	bl	8001c4a <assert_failed>

  if(hcrc->State == HAL_CRC_STATE_RESET)
 8002e6a:	7963      	ldrb	r3, [r4, #5]
 8002e6c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002e70:	b91b      	cbnz	r3, 8002e7a <HAL_CRC_Init+0x26>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002e72:	7122      	strb	r2, [r4, #4]
    
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002e74:	4620      	mov	r0, r4
 8002e76:	f7fd fd0f 	bl	8000898 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002e7a:	2301      	movs	r3, #1
  
  /* Return function status */
  return HAL_OK;
 8002e7c:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 8002e7e:	7163      	strb	r3, [r4, #5]
  return HAL_OK;
 8002e80:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002e82:	2001      	movs	r0, #1
}
 8002e84:	bd10      	pop	{r4, pc}
 8002e86:	bf00      	nop
 8002e88:	40023000 	.word	0x40023000
 8002e8c:	080060c3 	.word	0x080060c3

08002e90 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e90:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002e92:	4604      	mov	r4, r0
 8002e94:	2800      	cmp	r0, #0
 8002e96:	f000 8081 	beq.w	8002f9c <HAL_DMA_Init+0x10c>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8002e9a:	6803      	ldr	r3, [r0, #0]
 8002e9c:	4a40      	ldr	r2, [pc, #256]	; (8002fa0 <HAL_DMA_Init+0x110>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d015      	beq.n	8002ece <HAL_DMA_Init+0x3e>
 8002ea2:	3214      	adds	r2, #20
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d012      	beq.n	8002ece <HAL_DMA_Init+0x3e>
 8002ea8:	3214      	adds	r2, #20
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d00f      	beq.n	8002ece <HAL_DMA_Init+0x3e>
 8002eae:	3214      	adds	r2, #20
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d00c      	beq.n	8002ece <HAL_DMA_Init+0x3e>
 8002eb4:	3214      	adds	r2, #20
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d009      	beq.n	8002ece <HAL_DMA_Init+0x3e>
 8002eba:	3214      	adds	r2, #20
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d006      	beq.n	8002ece <HAL_DMA_Init+0x3e>
 8002ec0:	3214      	adds	r2, #20
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d003      	beq.n	8002ece <HAL_DMA_Init+0x3e>
 8002ec6:	21aa      	movs	r1, #170	; 0xaa
 8002ec8:	4836      	ldr	r0, [pc, #216]	; (8002fa4 <HAL_DMA_Init+0x114>)
 8002eca:	f7fe febe 	bl	8001c4a <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002ece:	6863      	ldr	r3, [r4, #4]
 8002ed0:	f033 0210 	bics.w	r2, r3, #16
 8002ed4:	d006      	beq.n	8002ee4 <HAL_DMA_Init+0x54>
 8002ed6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002eda:	d003      	beq.n	8002ee4 <HAL_DMA_Init+0x54>
 8002edc:	21ab      	movs	r1, #171	; 0xab
 8002ede:	4831      	ldr	r0, [pc, #196]	; (8002fa4 <HAL_DMA_Init+0x114>)
 8002ee0:	f7fe feb3 	bl	8001c4a <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002ee4:	68a3      	ldr	r3, [r4, #8]
 8002ee6:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 8002eea:	d003      	beq.n	8002ef4 <HAL_DMA_Init+0x64>
 8002eec:	21ac      	movs	r1, #172	; 0xac
 8002eee:	482d      	ldr	r0, [pc, #180]	; (8002fa4 <HAL_DMA_Init+0x114>)
 8002ef0:	f7fe feab 	bl	8001c4a <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002ef4:	68e3      	ldr	r3, [r4, #12]
 8002ef6:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8002efa:	d003      	beq.n	8002f04 <HAL_DMA_Init+0x74>
 8002efc:	21ad      	movs	r1, #173	; 0xad
 8002efe:	4829      	ldr	r0, [pc, #164]	; (8002fa4 <HAL_DMA_Init+0x114>)
 8002f00:	f7fe fea3 	bl	8001c4a <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002f04:	6923      	ldr	r3, [r4, #16]
 8002f06:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8002f0a:	d006      	beq.n	8002f1a <HAL_DMA_Init+0x8a>
 8002f0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f10:	d003      	beq.n	8002f1a <HAL_DMA_Init+0x8a>
 8002f12:	21ae      	movs	r1, #174	; 0xae
 8002f14:	4823      	ldr	r0, [pc, #140]	; (8002fa4 <HAL_DMA_Init+0x114>)
 8002f16:	f7fe fe98 	bl	8001c4a <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002f1a:	6963      	ldr	r3, [r4, #20]
 8002f1c:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8002f20:	d006      	beq.n	8002f30 <HAL_DMA_Init+0xa0>
 8002f22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f26:	d003      	beq.n	8002f30 <HAL_DMA_Init+0xa0>
 8002f28:	21af      	movs	r1, #175	; 0xaf
 8002f2a:	481e      	ldr	r0, [pc, #120]	; (8002fa4 <HAL_DMA_Init+0x114>)
 8002f2c:	f7fe fe8d 	bl	8001c4a <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002f30:	69a3      	ldr	r3, [r4, #24]
 8002f32:	f033 0320 	bics.w	r3, r3, #32
 8002f36:	d003      	beq.n	8002f40 <HAL_DMA_Init+0xb0>
 8002f38:	21b0      	movs	r1, #176	; 0xb0
 8002f3a:	481a      	ldr	r0, [pc, #104]	; (8002fa4 <HAL_DMA_Init+0x114>)
 8002f3c:	f7fe fe85 	bl	8001c4a <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8002f40:	69e3      	ldr	r3, [r4, #28]
 8002f42:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8002f46:	d003      	beq.n	8002f50 <HAL_DMA_Init+0xc0>
 8002f48:	21b1      	movs	r1, #177	; 0xb1
 8002f4a:	4816      	ldr	r0, [pc, #88]	; (8002fa4 <HAL_DMA_Init+0x114>)
 8002f4c:	f7fe fe7d 	bl	8001c4a <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002f50:	2214      	movs	r2, #20
 8002f52:	6821      	ldr	r1, [r4, #0]
 8002f54:	4b14      	ldr	r3, [pc, #80]	; (8002fa8 <HAL_DMA_Init+0x118>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002f56:	68a0      	ldr	r0, [r4, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002f58:	440b      	add	r3, r1
 8002f5a:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	6423      	str	r3, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002f62:	4b12      	ldr	r3, [pc, #72]	; (8002fac <HAL_DMA_Init+0x11c>)
  tmp = hdma->Instance->CCR;
 8002f64:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8002f66:	63e3      	str	r3, [r4, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8002f68:	6863      	ldr	r3, [r4, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002f6a:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8002f6e:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f70:	68e0      	ldr	r0, [r4, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002f72:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f76:	4303      	orrs	r3, r0
 8002f78:	6920      	ldr	r0, [r4, #16]
 8002f7a:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f7c:	6960      	ldr	r0, [r4, #20]
 8002f7e:	4303      	orrs	r3, r0
 8002f80:	69a0      	ldr	r0, [r4, #24]
 8002f82:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f84:	69e0      	ldr	r0, [r4, #28]
 8002f86:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8002f88:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f8a:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f8c:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f8e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f90:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8002f92:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002f96:	f884 0020 	strb.w	r0, [r4, #32]

  return HAL_OK;
 8002f9a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002f9c:	2001      	movs	r0, #1
}
 8002f9e:	bd10      	pop	{r4, pc}
 8002fa0:	40020008 	.word	0x40020008
 8002fa4:	080060fb 	.word	0x080060fb
 8002fa8:	bffdfff8 	.word	0xbffdfff8
 8002fac:	40020000 	.word	0x40020000

08002fb0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fb4:	4617      	mov	r7, r2
 8002fb6:	4698      	mov	r8, r3
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8002fb8:	1e5a      	subs	r2, r3, #1
 8002fba:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002fbe:	429a      	cmp	r2, r3
{
 8002fc0:	4604      	mov	r4, r0
 8002fc2:	460e      	mov	r6, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8002fc4:	d904      	bls.n	8002fd0 <HAL_DMA_Start_IT+0x20>
 8002fc6:	f240 117f 	movw	r1, #383	; 0x17f
 8002fca:	4822      	ldr	r0, [pc, #136]	; (8003054 <HAL_DMA_Start_IT+0xa4>)
 8002fcc:	f7fe fe3d 	bl	8001c4a <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8002fd0:	f894 3020 	ldrb.w	r3, [r4, #32]
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d039      	beq.n	800304c <HAL_DMA_Start_IT+0x9c>
 8002fd8:	2301      	movs	r3, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002fda:	f894 5021 	ldrb.w	r5, [r4, #33]	; 0x21
  __HAL_LOCK(hdma);
 8002fde:	f884 3020 	strb.w	r3, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8002fe2:	429d      	cmp	r5, r3
 8002fe4:	f04f 0002 	mov.w	r0, #2
 8002fe8:	f04f 0300 	mov.w	r3, #0
 8002fec:	d12a      	bne.n	8003044 <HAL_DMA_Start_IT+0x94>
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002fee:	6821      	ldr	r1, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ff0:	63a3      	str	r3, [r4, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ff2:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ff6:	6c22      	ldr	r2, [r4, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8002ff8:	6808      	ldr	r0, [r1, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ffa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ffc:	4095      	lsls	r5, r2
    __HAL_DMA_DISABLE(hdma);
 8002ffe:	f020 0001 	bic.w	r0, r0, #1
 8003002:	6008      	str	r0, [r1, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003004:	605d      	str	r5, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003006:	6863      	ldr	r3, [r4, #4]
  hdma->Instance->CNDTR = DataLength;
 8003008:	f8c1 8004 	str.w	r8, [r1, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800300c:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 800300e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003010:	6822      	ldr	r2, [r4, #0]
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003012:	bf0b      	itete	eq
 8003014:	608f      	streq	r7, [r1, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003016:	608e      	strne	r6, [r1, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003018:	60ce      	streq	r6, [r1, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800301a:	60cf      	strne	r7, [r1, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 800301c:	b153      	cbz	r3, 8003034 <HAL_DMA_Start_IT+0x84>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800301e:	680b      	ldr	r3, [r1, #0]
 8003020:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003024:	600b      	str	r3, [r1, #0]
    __HAL_DMA_ENABLE(hdma);
 8003026:	6813      	ldr	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003028:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800302a:	f043 0301 	orr.w	r3, r3, #1
 800302e:	6013      	str	r3, [r2, #0]
 8003030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003034:	680b      	ldr	r3, [r1, #0]
 8003036:	f023 0304 	bic.w	r3, r3, #4
 800303a:	600b      	str	r3, [r1, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800303c:	680b      	ldr	r3, [r1, #0]
 800303e:	f043 030a 	orr.w	r3, r3, #10
 8003042:	e7ef      	b.n	8003024 <HAL_DMA_Start_IT+0x74>
    __HAL_UNLOCK(hdma); 
 8003044:	f884 3020 	strb.w	r3, [r4, #32]
 8003048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hdma);
 800304c:	2002      	movs	r0, #2
}
 800304e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003052:	bf00      	nop
 8003054:	080060fb 	.word	0x080060fb

08003058 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003058:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 800305c:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800305e:	2b02      	cmp	r3, #2
 8003060:	d003      	beq.n	800306a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003062:	2304      	movs	r3, #4
 8003064:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8003066:	2001      	movs	r0, #1
 8003068:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800306a:	6803      	ldr	r3, [r0, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	f022 020e 	bic.w	r2, r2, #14
 8003072:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	f022 0201 	bic.w	r2, r2, #1
 800307a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800307c:	4a18      	ldr	r2, [pc, #96]	; (80030e0 <HAL_DMA_Abort_IT+0x88>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d01f      	beq.n	80030c2 <HAL_DMA_Abort_IT+0x6a>
 8003082:	3214      	adds	r2, #20
 8003084:	4293      	cmp	r3, r2
 8003086:	d01e      	beq.n	80030c6 <HAL_DMA_Abort_IT+0x6e>
 8003088:	3214      	adds	r2, #20
 800308a:	4293      	cmp	r3, r2
 800308c:	d01d      	beq.n	80030ca <HAL_DMA_Abort_IT+0x72>
 800308e:	3214      	adds	r2, #20
 8003090:	4293      	cmp	r3, r2
 8003092:	d01d      	beq.n	80030d0 <HAL_DMA_Abort_IT+0x78>
 8003094:	3214      	adds	r2, #20
 8003096:	4293      	cmp	r3, r2
 8003098:	d01d      	beq.n	80030d6 <HAL_DMA_Abort_IT+0x7e>
 800309a:	3214      	adds	r2, #20
 800309c:	4293      	cmp	r3, r2
 800309e:	bf0c      	ite	eq
 80030a0:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 80030a4:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 80030a8:	4a0e      	ldr	r2, [pc, #56]	; (80030e4 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 80030aa:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80030ac:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80030ae:	2301      	movs	r3, #1
 80030b0:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 80030b4:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80030b6:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80030ba:	b17b      	cbz	r3, 80030dc <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 80030bc:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80030be:	4620      	mov	r0, r4
 80030c0:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80030c2:	2301      	movs	r3, #1
 80030c4:	e7f0      	b.n	80030a8 <HAL_DMA_Abort_IT+0x50>
 80030c6:	2310      	movs	r3, #16
 80030c8:	e7ee      	b.n	80030a8 <HAL_DMA_Abort_IT+0x50>
 80030ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030ce:	e7eb      	b.n	80030a8 <HAL_DMA_Abort_IT+0x50>
 80030d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030d4:	e7e8      	b.n	80030a8 <HAL_DMA_Abort_IT+0x50>
 80030d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030da:	e7e5      	b.n	80030a8 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 80030dc:	4618      	mov	r0, r3
}
 80030de:	bd10      	pop	{r4, pc}
 80030e0:	40020008 	.word	0x40020008
 80030e4:	40020000 	.word	0x40020000

080030e8 <HAL_DMA_IRQHandler>:
{
 80030e8:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80030ea:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80030ec:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80030ee:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80030f0:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80030f2:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80030f4:	4095      	lsls	r5, r2
 80030f6:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80030f8:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80030fa:	d032      	beq.n	8003162 <HAL_DMA_IRQHandler+0x7a>
 80030fc:	074d      	lsls	r5, r1, #29
 80030fe:	d530      	bpl.n	8003162 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003104:	bf5e      	ittt	pl
 8003106:	681a      	ldrpl	r2, [r3, #0]
 8003108:	f022 0204 	bicpl.w	r2, r2, #4
 800310c:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800310e:	4a3e      	ldr	r2, [pc, #248]	; (8003208 <HAL_DMA_IRQHandler+0x120>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d019      	beq.n	8003148 <HAL_DMA_IRQHandler+0x60>
 8003114:	3214      	adds	r2, #20
 8003116:	4293      	cmp	r3, r2
 8003118:	d018      	beq.n	800314c <HAL_DMA_IRQHandler+0x64>
 800311a:	3214      	adds	r2, #20
 800311c:	4293      	cmp	r3, r2
 800311e:	d017      	beq.n	8003150 <HAL_DMA_IRQHandler+0x68>
 8003120:	3214      	adds	r2, #20
 8003122:	4293      	cmp	r3, r2
 8003124:	d017      	beq.n	8003156 <HAL_DMA_IRQHandler+0x6e>
 8003126:	3214      	adds	r2, #20
 8003128:	4293      	cmp	r3, r2
 800312a:	d017      	beq.n	800315c <HAL_DMA_IRQHandler+0x74>
 800312c:	3214      	adds	r2, #20
 800312e:	4293      	cmp	r3, r2
 8003130:	bf0c      	ite	eq
 8003132:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8003136:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 800313a:	4a34      	ldr	r2, [pc, #208]	; (800320c <HAL_DMA_IRQHandler+0x124>)
 800313c:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800313e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8003140:	2b00      	cmp	r3, #0
 8003142:	d05e      	beq.n	8003202 <HAL_DMA_IRQHandler+0x11a>
}
 8003144:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8003146:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003148:	2304      	movs	r3, #4
 800314a:	e7f6      	b.n	800313a <HAL_DMA_IRQHandler+0x52>
 800314c:	2340      	movs	r3, #64	; 0x40
 800314e:	e7f4      	b.n	800313a <HAL_DMA_IRQHandler+0x52>
 8003150:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003154:	e7f1      	b.n	800313a <HAL_DMA_IRQHandler+0x52>
 8003156:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800315a:	e7ee      	b.n	800313a <HAL_DMA_IRQHandler+0x52>
 800315c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003160:	e7eb      	b.n	800313a <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003162:	2502      	movs	r5, #2
 8003164:	4095      	lsls	r5, r2
 8003166:	4225      	tst	r5, r4
 8003168:	d035      	beq.n	80031d6 <HAL_DMA_IRQHandler+0xee>
 800316a:	078d      	lsls	r5, r1, #30
 800316c:	d533      	bpl.n	80031d6 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	0694      	lsls	r4, r2, #26
 8003172:	d406      	bmi.n	8003182 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	f022 020a 	bic.w	r2, r2, #10
 800317a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800317c:	2201      	movs	r2, #1
 800317e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003182:	4a21      	ldr	r2, [pc, #132]	; (8003208 <HAL_DMA_IRQHandler+0x120>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d019      	beq.n	80031bc <HAL_DMA_IRQHandler+0xd4>
 8003188:	3214      	adds	r2, #20
 800318a:	4293      	cmp	r3, r2
 800318c:	d018      	beq.n	80031c0 <HAL_DMA_IRQHandler+0xd8>
 800318e:	3214      	adds	r2, #20
 8003190:	4293      	cmp	r3, r2
 8003192:	d017      	beq.n	80031c4 <HAL_DMA_IRQHandler+0xdc>
 8003194:	3214      	adds	r2, #20
 8003196:	4293      	cmp	r3, r2
 8003198:	d017      	beq.n	80031ca <HAL_DMA_IRQHandler+0xe2>
 800319a:	3214      	adds	r2, #20
 800319c:	4293      	cmp	r3, r2
 800319e:	d017      	beq.n	80031d0 <HAL_DMA_IRQHandler+0xe8>
 80031a0:	3214      	adds	r2, #20
 80031a2:	4293      	cmp	r3, r2
 80031a4:	bf0c      	ite	eq
 80031a6:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 80031aa:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 80031ae:	4a17      	ldr	r2, [pc, #92]	; (800320c <HAL_DMA_IRQHandler+0x124>)
 80031b0:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 80031b2:	2300      	movs	r3, #0
 80031b4:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80031b8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80031ba:	e7c1      	b.n	8003140 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80031bc:	2302      	movs	r3, #2
 80031be:	e7f6      	b.n	80031ae <HAL_DMA_IRQHandler+0xc6>
 80031c0:	2320      	movs	r3, #32
 80031c2:	e7f4      	b.n	80031ae <HAL_DMA_IRQHandler+0xc6>
 80031c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80031c8:	e7f1      	b.n	80031ae <HAL_DMA_IRQHandler+0xc6>
 80031ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80031ce:	e7ee      	b.n	80031ae <HAL_DMA_IRQHandler+0xc6>
 80031d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031d4:	e7eb      	b.n	80031ae <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80031d6:	2508      	movs	r5, #8
 80031d8:	4095      	lsls	r5, r2
 80031da:	4225      	tst	r5, r4
 80031dc:	d011      	beq.n	8003202 <HAL_DMA_IRQHandler+0x11a>
 80031de:	0709      	lsls	r1, r1, #28
 80031e0:	d50f      	bpl.n	8003202 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031e2:	6819      	ldr	r1, [r3, #0]
 80031e4:	f021 010e 	bic.w	r1, r1, #14
 80031e8:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80031ea:	2301      	movs	r3, #1
 80031ec:	fa03 f202 	lsl.w	r2, r3, r2
 80031f0:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80031f2:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80031f4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80031f8:	2300      	movs	r3, #0
 80031fa:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80031fe:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003200:	e79e      	b.n	8003140 <HAL_DMA_IRQHandler+0x58>
}
 8003202:	bc70      	pop	{r4, r5, r6}
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	40020008 	.word	0x40020008
 800320c:	40020000 	.word	0x40020000

08003210 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003210:	4a11      	ldr	r2, [pc, #68]	; (8003258 <FLASH_SetErrorCode+0x48>)
 8003212:	68d3      	ldr	r3, [r2, #12]
 8003214:	f013 0310 	ands.w	r3, r3, #16
 8003218:	d005      	beq.n	8003226 <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800321a:	4910      	ldr	r1, [pc, #64]	; (800325c <FLASH_SetErrorCode+0x4c>)
 800321c:	69cb      	ldr	r3, [r1, #28]
 800321e:	f043 0302 	orr.w	r3, r3, #2
 8003222:	61cb      	str	r3, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8003224:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003226:	68d2      	ldr	r2, [r2, #12]
 8003228:	0750      	lsls	r0, r2, #29
 800322a:	d506      	bpl.n	800323a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800322c:	490b      	ldr	r1, [pc, #44]	; (800325c <FLASH_SetErrorCode+0x4c>)
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800322e:	f043 0304 	orr.w	r3, r3, #4
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003232:	69ca      	ldr	r2, [r1, #28]
 8003234:	f042 0201 	orr.w	r2, r2, #1
 8003238:	61ca      	str	r2, [r1, #28]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800323a:	4a07      	ldr	r2, [pc, #28]	; (8003258 <FLASH_SetErrorCode+0x48>)
 800323c:	69d1      	ldr	r1, [r2, #28]
 800323e:	07c9      	lsls	r1, r1, #31
 8003240:	d508      	bpl.n	8003254 <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8003242:	4806      	ldr	r0, [pc, #24]	; (800325c <FLASH_SetErrorCode+0x4c>)
 8003244:	69c1      	ldr	r1, [r0, #28]
 8003246:	f041 0104 	orr.w	r1, r1, #4
 800324a:	61c1      	str	r1, [r0, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800324c:	69d1      	ldr	r1, [r2, #28]
 800324e:	f021 0101 	bic.w	r1, r1, #1
 8003252:	61d1      	str	r1, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003254:	60d3      	str	r3, [r2, #12]
 8003256:	4770      	bx	lr
 8003258:	40022000 	.word	0x40022000
 800325c:	20000aa0 	.word	0x20000aa0

08003260 <HAL_FLASH_EndOfOperationCallback>:
 8003260:	4770      	bx	lr

08003262 <HAL_FLASH_OperationErrorCallback>:
{
 8003262:	4770      	bx	lr

08003264 <HAL_FLASH_IRQHandler>:
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003264:	4b42      	ldr	r3, [pc, #264]	; (8003370 <HAL_FLASH_IRQHandler+0x10c>)
{
 8003266:	b570      	push	{r4, r5, r6, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003268:	68da      	ldr	r2, [r3, #12]
 800326a:	4c42      	ldr	r4, [pc, #264]	; (8003374 <HAL_FLASH_IRQHandler+0x110>)
 800326c:	f012 0f10 	tst.w	r2, #16
 8003270:	d102      	bne.n	8003278 <HAL_FLASH_IRQHandler+0x14>
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	075a      	lsls	r2, r3, #29
 8003276:	d50a      	bpl.n	800328e <HAL_FLASH_IRQHandler+0x2a>
    pFlash.Address = 0xFFFFFFFFU;
 8003278:	f04f 33ff 	mov.w	r3, #4294967295
    addresstmp = pFlash.Address;
 800327c:	68a5      	ldr	r5, [r4, #8]
    pFlash.Address = 0xFFFFFFFFU;
 800327e:	60a3      	str	r3, [r4, #8]
    FLASH_SetErrorCode();
 8003280:	f7ff ffc6 	bl	8003210 <FLASH_SetErrorCode>
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8003284:	4628      	mov	r0, r5
 8003286:	f7ff ffec 	bl	8003262 <HAL_FLASH_OperationErrorCallback>
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800328a:	2300      	movs	r3, #0
 800328c:	7023      	strb	r3, [r4, #0]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800328e:	4d38      	ldr	r5, [pc, #224]	; (8003370 <HAL_FLASH_IRQHandler+0x10c>)
 8003290:	68eb      	ldr	r3, [r5, #12]
 8003292:	069b      	lsls	r3, r3, #26
 8003294:	d518      	bpl.n	80032c8 <HAL_FLASH_IRQHandler+0x64>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003296:	2320      	movs	r3, #32
 8003298:	60eb      	str	r3, [r5, #12]
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 800329a:	7823      	ldrb	r3, [r4, #0]
 800329c:	b1a3      	cbz	r3, 80032c8 <HAL_FLASH_IRQHandler+0x64>
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 800329e:	7823      	ldrb	r3, [r4, #0]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d127      	bne.n	80032f4 <HAL_FLASH_IRQHandler+0x90>
        pFlash.DataRemaining--;
 80032a4:	6863      	ldr	r3, [r4, #4]
 80032a6:	3b01      	subs	r3, #1
 80032a8:	6063      	str	r3, [r4, #4]
        if(pFlash.DataRemaining != 0U)
 80032aa:	6863      	ldr	r3, [r4, #4]
 80032ac:	b1db      	cbz	r3, 80032e6 <HAL_FLASH_IRQHandler+0x82>
          addresstmp = pFlash.Address;
 80032ae:	68a0      	ldr	r0, [r4, #8]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 80032b0:	f7ff ffd6 	bl	8003260 <HAL_FLASH_EndOfOperationCallback>
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 80032b4:	68a0      	ldr	r0, [r4, #8]
 80032b6:	f500 6080 	add.w	r0, r0, #1024	; 0x400
          pFlash.Address = addresstmp;
 80032ba:	60a0      	str	r0, [r4, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80032bc:	692b      	ldr	r3, [r5, #16]
 80032be:	f023 0302 	bic.w	r3, r3, #2
 80032c2:	612b      	str	r3, [r5, #16]
          FLASH_PageErase(addresstmp);
 80032c4:	f000 f910 	bl	80034e8 <FLASH_PageErase>
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 80032c8:	7823      	ldrb	r3, [r4, #0]
 80032ca:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 80032ce:	b94b      	cbnz	r3, 80032e4 <HAL_FLASH_IRQHandler+0x80>
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 80032d0:	4b27      	ldr	r3, [pc, #156]	; (8003370 <HAL_FLASH_IRQHandler+0x10c>)
 80032d2:	691a      	ldr	r2, [r3, #16]
 80032d4:	f022 0207 	bic.w	r2, r2, #7
 80032d8:	611a      	str	r2, [r3, #16]
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 80032da:	691a      	ldr	r2, [r3, #16]
 80032dc:	f422 52a0 	bic.w	r2, r2, #5120	; 0x1400
 80032e0:	611a      	str	r2, [r3, #16]
    __HAL_UNLOCK(&pFlash);
 80032e2:	7621      	strb	r1, [r4, #24]
 80032e4:	bd70      	pop	{r4, r5, r6, pc}
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 80032e6:	f04f 30ff 	mov.w	r0, #4294967295
 80032ea:	60a0      	str	r0, [r4, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80032ec:	7023      	strb	r3, [r4, #0]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 80032ee:	f7ff ffb7 	bl	8003260 <HAL_FLASH_EndOfOperationCallback>
 80032f2:	e7e9      	b.n	80032c8 <HAL_FLASH_IRQHandler+0x64>
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 80032f4:	7823      	ldrb	r3, [r4, #0]
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d109      	bne.n	800330e <HAL_FLASH_IRQHandler+0xaa>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80032fa:	692b      	ldr	r3, [r5, #16]
          HAL_FLASH_EndOfOperationCallback(0U);
 80032fc:	2000      	movs	r0, #0
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80032fe:	f023 0304 	bic.w	r3, r3, #4
 8003302:	612b      	str	r3, [r5, #16]
          HAL_FLASH_EndOfOperationCallback(0U);
 8003304:	f7ff ffac 	bl	8003260 <HAL_FLASH_EndOfOperationCallback>
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003308:	2300      	movs	r3, #0
 800330a:	7023      	strb	r3, [r4, #0]
 800330c:	e7dc      	b.n	80032c8 <HAL_FLASH_IRQHandler+0x64>
        pFlash.DataRemaining--;
 800330e:	6863      	ldr	r3, [r4, #4]
 8003310:	3b01      	subs	r3, #1
 8003312:	6063      	str	r3, [r4, #4]
        if(pFlash.DataRemaining != 0U)
 8003314:	6863      	ldr	r3, [r4, #4]
 8003316:	b1d3      	cbz	r3, 800334e <HAL_FLASH_IRQHandler+0xea>
          pFlash.Address += 2U;
 8003318:	68a3      	ldr	r3, [r4, #8]
 800331a:	3302      	adds	r3, #2
 800331c:	60a3      	str	r3, [r4, #8]
          addresstmp = pFlash.Address;
 800331e:	68a6      	ldr	r6, [r4, #8]
          pFlash.Data = (pFlash.Data >> 16U);
 8003320:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
 8003324:	0c02      	lsrs	r2, r0, #16
 8003326:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800332a:	0c0b      	lsrs	r3, r1, #16
 800332c:	e9c4 2304 	strd	r2, r3, [r4, #16]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003330:	692b      	ldr	r3, [r5, #16]
 8003332:	f023 0301 	bic.w	r3, r3, #1
 8003336:	612b      	str	r3, [r5, #16]
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8003338:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800333c:	2300      	movs	r3, #0
 800333e:	61e3      	str	r3, [r4, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003340:	692b      	ldr	r3, [r5, #16]
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8003342:	b292      	uxth	r2, r2
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003344:	f043 0301 	orr.w	r3, r3, #1
 8003348:	612b      	str	r3, [r5, #16]
  *(__IO uint16_t*)Address = Data;
 800334a:	8032      	strh	r2, [r6, #0]
 800334c:	e7bc      	b.n	80032c8 <HAL_FLASH_IRQHandler+0x64>
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 800334e:	7823      	ldrb	r3, [r4, #0]
 8003350:	2b03      	cmp	r3, #3
 8003352:	d106      	bne.n	8003362 <HAL_FLASH_IRQHandler+0xfe>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8003354:	68a0      	ldr	r0, [r4, #8]
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 8003356:	f7ff ff83 	bl	8003260 <HAL_FLASH_EndOfOperationCallback>
          pFlash.Address = 0xFFFFFFFFU;
 800335a:	f04f 33ff 	mov.w	r3, #4294967295
 800335e:	60a3      	str	r3, [r4, #8]
 8003360:	e7d2      	b.n	8003308 <HAL_FLASH_IRQHandler+0xa4>
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8003362:	7823      	ldrb	r3, [r4, #0]
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8003364:	68a0      	ldr	r0, [r4, #8]
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8003366:	2b04      	cmp	r3, #4
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8003368:	bf0c      	ite	eq
 800336a:	3802      	subeq	r0, #2
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 800336c:	3806      	subne	r0, #6
 800336e:	e7f2      	b.n	8003356 <HAL_FLASH_IRQHandler+0xf2>
 8003370:	40022000 	.word	0x40022000
 8003374:	20000aa0 	.word	0x20000aa0

08003378 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003378:	4b06      	ldr	r3, [pc, #24]	; (8003394 <HAL_FLASH_Unlock+0x1c>)
 800337a:	6918      	ldr	r0, [r3, #16]
 800337c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003380:	d007      	beq.n	8003392 <HAL_FLASH_Unlock+0x1a>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003382:	4a05      	ldr	r2, [pc, #20]	; (8003398 <HAL_FLASH_Unlock+0x20>)
 8003384:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003386:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800338a:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800338c:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800338e:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 8003392:	4770      	bx	lr
 8003394:	40022000 	.word	0x40022000
 8003398:	45670123 	.word	0x45670123

0800339c <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800339c:	4a03      	ldr	r2, [pc, #12]	; (80033ac <HAL_FLASH_Lock+0x10>)
}
 800339e:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80033a0:	6913      	ldr	r3, [r2, #16]
 80033a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033a6:	6113      	str	r3, [r2, #16]
}
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	40022000 	.word	0x40022000

080033b0 <FLASH_WaitForLastOperation>:
{
 80033b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033b2:	4606      	mov	r6, r0
  uint32_t tickstart = HAL_GetTick();
 80033b4:	f7ff f960 	bl	8002678 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80033b8:	4c11      	ldr	r4, [pc, #68]	; (8003400 <FLASH_WaitForLastOperation+0x50>)
  uint32_t tickstart = HAL_GetTick();
 80033ba:	4607      	mov	r7, r0
 80033bc:	4625      	mov	r5, r4
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80033be:	68e3      	ldr	r3, [r4, #12]
 80033c0:	07d8      	lsls	r0, r3, #31
 80033c2:	d412      	bmi.n	80033ea <FLASH_WaitForLastOperation+0x3a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80033c4:	68e3      	ldr	r3, [r4, #12]
 80033c6:	0699      	lsls	r1, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80033c8:	bf44      	itt	mi
 80033ca:	2320      	movmi	r3, #32
 80033cc:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80033ce:	68eb      	ldr	r3, [r5, #12]
 80033d0:	06da      	lsls	r2, r3, #27
 80033d2:	d406      	bmi.n	80033e2 <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80033d4:	69eb      	ldr	r3, [r5, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80033d6:	07db      	lsls	r3, r3, #31
 80033d8:	d403      	bmi.n	80033e2 <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80033da:	68e8      	ldr	r0, [r5, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80033dc:	f010 0004 	ands.w	r0, r0, #4
 80033e0:	d002      	beq.n	80033e8 <FLASH_WaitForLastOperation+0x38>
    FLASH_SetErrorCode();
 80033e2:	f7ff ff15 	bl	8003210 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80033e6:	2001      	movs	r0, #1
}
 80033e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 80033ea:	1c73      	adds	r3, r6, #1
 80033ec:	d0e7      	beq.n	80033be <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80033ee:	b90e      	cbnz	r6, 80033f4 <FLASH_WaitForLastOperation+0x44>
        return HAL_TIMEOUT;
 80033f0:	2003      	movs	r0, #3
 80033f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80033f4:	f7ff f940 	bl	8002678 <HAL_GetTick>
 80033f8:	1bc0      	subs	r0, r0, r7
 80033fa:	4286      	cmp	r6, r0
 80033fc:	d2df      	bcs.n	80033be <FLASH_WaitForLastOperation+0xe>
 80033fe:	e7f7      	b.n	80033f0 <FLASH_WaitForLastOperation+0x40>
 8003400:	40022000 	.word	0x40022000

08003404 <HAL_FLASH_Program>:
{
 8003404:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003408:	461f      	mov	r7, r3
  __HAL_LOCK(&pFlash);
 800340a:	4b2f      	ldr	r3, [pc, #188]	; (80034c8 <HAL_FLASH_Program+0xc4>)
{
 800340c:	4616      	mov	r6, r2
  __HAL_LOCK(&pFlash);
 800340e:	7e1a      	ldrb	r2, [r3, #24]
{
 8003410:	4683      	mov	fp, r0
  __HAL_LOCK(&pFlash);
 8003412:	2a01      	cmp	r2, #1
{
 8003414:	4689      	mov	r9, r1
 8003416:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 8003418:	d052      	beq.n	80034c0 <HAL_FLASH_Program+0xbc>
 800341a:	2301      	movs	r3, #1
 800341c:	f888 3018 	strb.w	r3, [r8, #24]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 8003420:	1e43      	subs	r3, r0, #1
 8003422:	2b02      	cmp	r3, #2
 8003424:	d903      	bls.n	800342e <HAL_FLASH_Program+0x2a>
 8003426:	21c2      	movs	r1, #194	; 0xc2
 8003428:	4828      	ldr	r0, [pc, #160]	; (80034cc <HAL_FLASH_Program+0xc8>)
 800342a:	f7fe fc0e 	bl	8001c4a <assert_failed>
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));
 800342e:	f1b9 6f00 	cmp.w	r9, #134217728	; 0x8000000
 8003432:	d306      	bcc.n	8003442 <HAL_FLASH_Program+0x3e>
 8003434:	4b26      	ldr	r3, [pc, #152]	; (80034d0 <HAL_FLASH_Program+0xcc>)
 8003436:	881b      	ldrh	r3, [r3, #0]
 8003438:	2b80      	cmp	r3, #128	; 0x80
 800343a:	d138      	bne.n	80034ae <HAL_FLASH_Program+0xaa>
 800343c:	4b25      	ldr	r3, [pc, #148]	; (80034d4 <HAL_FLASH_Program+0xd0>)
 800343e:	4599      	cmp	r9, r3
 8003440:	d903      	bls.n	800344a <HAL_FLASH_Program+0x46>
 8003442:	21c3      	movs	r1, #195	; 0xc3
 8003444:	4821      	ldr	r0, [pc, #132]	; (80034cc <HAL_FLASH_Program+0xc8>)
 8003446:	f7fe fc00 	bl	8001c4a <assert_failed>
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800344a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800344e:	f7ff ffaf 	bl	80033b0 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8003452:	bb38      	cbnz	r0, 80034a4 <HAL_FLASH_Program+0xa0>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003454:	f1bb 0f01 	cmp.w	fp, #1
 8003458:	d006      	beq.n	8003468 <HAL_FLASH_Program+0x64>
      nbiterations = 4U;
 800345a:	f1bb 0f02 	cmp.w	fp, #2
 800345e:	bf0c      	ite	eq
 8003460:	f04f 0b02 	moveq.w	fp, #2
 8003464:	f04f 0b04 	movne.w	fp, #4
 8003468:	2400      	movs	r4, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800346a:	46a2      	mov	sl, r4
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800346c:	4d1a      	ldr	r5, [pc, #104]	; (80034d8 <HAL_FLASH_Program+0xd4>)
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 800346e:	0122      	lsls	r2, r4, #4
 8003470:	4630      	mov	r0, r6
 8003472:	4639      	mov	r1, r7
 8003474:	f7fc fe6a 	bl	800014c <__aeabi_llsr>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003478:	f8c8 a01c 	str.w	sl, [r8, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800347c:	692b      	ldr	r3, [r5, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 800347e:	b280      	uxth	r0, r0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003480:	f043 0301 	orr.w	r3, r3, #1
 8003484:	612b      	str	r3, [r5, #16]
  *(__IO uint16_t*)Address = Data;
 8003486:	f829 0014 	strh.w	r0, [r9, r4, lsl #1]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800348a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800348e:	f7ff ff8f 	bl	80033b0 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003492:	692b      	ldr	r3, [r5, #16]
 8003494:	f023 0301 	bic.w	r3, r3, #1
 8003498:	612b      	str	r3, [r5, #16]
      if (status != HAL_OK)
 800349a:	b918      	cbnz	r0, 80034a4 <HAL_FLASH_Program+0xa0>
 800349c:	3401      	adds	r4, #1
    for (index = 0U; index < nbiterations; index++)
 800349e:	b2e3      	uxtb	r3, r4
 80034a0:	459b      	cmp	fp, r3
 80034a2:	d8e4      	bhi.n	800346e <HAL_FLASH_Program+0x6a>
  __HAL_UNLOCK(&pFlash);
 80034a4:	2300      	movs	r3, #0
 80034a6:	f888 3018 	strb.w	r3, [r8, #24]
  return status;
 80034aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));
 80034ae:	2b40      	cmp	r3, #64	; 0x40
 80034b0:	d101      	bne.n	80034b6 <HAL_FLASH_Program+0xb2>
 80034b2:	4b0a      	ldr	r3, [pc, #40]	; (80034dc <HAL_FLASH_Program+0xd8>)
 80034b4:	e7c3      	b.n	800343e <HAL_FLASH_Program+0x3a>
 80034b6:	2b20      	cmp	r3, #32
 80034b8:	bf0c      	ite	eq
 80034ba:	4b09      	ldreq	r3, [pc, #36]	; (80034e0 <HAL_FLASH_Program+0xdc>)
 80034bc:	4b09      	ldrne	r3, [pc, #36]	; (80034e4 <HAL_FLASH_Program+0xe0>)
 80034be:	e7be      	b.n	800343e <HAL_FLASH_Program+0x3a>
  __HAL_LOCK(&pFlash);
 80034c0:	2002      	movs	r0, #2
}
 80034c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034c6:	bf00      	nop
 80034c8:	20000aa0 	.word	0x20000aa0
 80034cc:	08006133 	.word	0x08006133
 80034d0:	1ffff7e0 	.word	0x1ffff7e0
 80034d4:	0801ffff 	.word	0x0801ffff
 80034d8:	40022000 	.word	0x40022000
 80034dc:	0800ffff 	.word	0x0800ffff
 80034e0:	08007fff 	.word	0x08007fff
 80034e4:	08003fff 	.word	0x08003fff

080034e8 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80034e8:	2200      	movs	r2, #0
 80034ea:	4b06      	ldr	r3, [pc, #24]	; (8003504 <FLASH_PageErase+0x1c>)
 80034ec:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80034ee:	4b06      	ldr	r3, [pc, #24]	; (8003508 <FLASH_PageErase+0x20>)
 80034f0:	691a      	ldr	r2, [r3, #16]
 80034f2:	f042 0202 	orr.w	r2, r2, #2
 80034f6:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80034f8:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80034fa:	691a      	ldr	r2, [r3, #16]
 80034fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003500:	611a      	str	r2, [r3, #16]
 8003502:	4770      	bx	lr
 8003504:	20000aa0 	.word	0x20000aa0
 8003508:	40022000 	.word	0x40022000

0800350c <HAL_FLASHEx_Erase>:
{
 800350c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8003510:	4c4a      	ldr	r4, [pc, #296]	; (800363c <HAL_FLASHEx_Erase+0x130>)
{
 8003512:	4606      	mov	r6, r0
  __HAL_LOCK(&pFlash);
 8003514:	7e23      	ldrb	r3, [r4, #24]
{
 8003516:	460d      	mov	r5, r1
  __HAL_LOCK(&pFlash);
 8003518:	2b01      	cmp	r3, #1
 800351a:	f000 808b 	beq.w	8003634 <HAL_FLASHEx_Erase+0x128>
 800351e:	2301      	movs	r3, #1
 8003520:	7623      	strb	r3, [r4, #24]
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 8003522:	6803      	ldr	r3, [r0, #0]
 8003524:	f033 0302 	bics.w	r3, r3, #2
 8003528:	d003      	beq.n	8003532 <HAL_FLASHEx_Erase+0x26>
 800352a:	21b8      	movs	r1, #184	; 0xb8
 800352c:	4844      	ldr	r0, [pc, #272]	; (8003640 <HAL_FLASHEx_Erase+0x134>)
 800352e:	f7fe fb8c 	bl	8001c4a <assert_failed>
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003532:	6833      	ldr	r3, [r6, #0]
 8003534:	2b02      	cmp	r3, #2
 8003536:	d11c      	bne.n	8003572 <HAL_FLASHEx_Erase+0x66>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003538:	f24c 3050 	movw	r0, #50000	; 0xc350
 800353c:	f7ff ff38 	bl	80033b0 <FLASH_WaitForLastOperation>
 8003540:	b120      	cbz	r0, 800354c <HAL_FLASHEx_Erase+0x40>
  HAL_StatusTypeDef status = HAL_ERROR;
 8003542:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8003544:	2300      	movs	r3, #0
 8003546:	7623      	strb	r3, [r4, #24]
  return status;
 8003548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800354c:	4d3d      	ldr	r5, [pc, #244]	; (8003644 <HAL_FLASHEx_Erase+0x138>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800354e:	61e0      	str	r0, [r4, #28]
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003550:	692b      	ldr	r3, [r5, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003552:	f24c 3050 	movw	r0, #50000	; 0xc350
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003556:	f043 0304 	orr.w	r3, r3, #4
 800355a:	612b      	str	r3, [r5, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800355c:	692b      	ldr	r3, [r5, #16]
 800355e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003562:	612b      	str	r3, [r5, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003564:	f7ff ff24 	bl	80033b0 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003568:	692b      	ldr	r3, [r5, #16]
 800356a:	f023 0304 	bic.w	r3, r3, #4
 800356e:	612b      	str	r3, [r5, #16]
 8003570:	e7e8      	b.n	8003544 <HAL_FLASHEx_Erase+0x38>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
 8003572:	68b3      	ldr	r3, [r6, #8]
 8003574:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003578:	d306      	bcc.n	8003588 <HAL_FLASHEx_Erase+0x7c>
 800357a:	4a33      	ldr	r2, [pc, #204]	; (8003648 <HAL_FLASHEx_Erase+0x13c>)
 800357c:	8812      	ldrh	r2, [r2, #0]
 800357e:	2a80      	cmp	r2, #128	; 0x80
 8003580:	d13c      	bne.n	80035fc <HAL_FLASHEx_Erase+0xf0>
 8003582:	4a32      	ldr	r2, [pc, #200]	; (800364c <HAL_FLASHEx_Erase+0x140>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d903      	bls.n	8003590 <HAL_FLASHEx_Erase+0x84>
 8003588:	21f9      	movs	r1, #249	; 0xf9
 800358a:	482d      	ldr	r0, [pc, #180]	; (8003640 <HAL_FLASHEx_Erase+0x134>)
 800358c:	f7fe fb5d 	bl	8001c4a <assert_failed>
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
 8003590:	4b2d      	ldr	r3, [pc, #180]	; (8003648 <HAL_FLASHEx_Erase+0x13c>)
 8003592:	68b2      	ldr	r2, [r6, #8]
 8003594:	881b      	ldrh	r3, [r3, #0]
 8003596:	68f1      	ldr	r1, [r6, #12]
 8003598:	2b80      	cmp	r3, #128	; 0x80
 800359a:	d138      	bne.n	800360e <HAL_FLASHEx_Erase+0x102>
 800359c:	3a01      	subs	r2, #1
 800359e:	eb02 2381 	add.w	r3, r2, r1, lsl #10
 80035a2:	4a2a      	ldr	r2, [pc, #168]	; (800364c <HAL_FLASHEx_Erase+0x140>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	bf8c      	ite	hi
 80035a8:	2300      	movhi	r3, #0
 80035aa:	2301      	movls	r3, #1
 80035ac:	b91b      	cbnz	r3, 80035b6 <HAL_FLASHEx_Erase+0xaa>
 80035ae:	21fa      	movs	r1, #250	; 0xfa
 80035b0:	4823      	ldr	r0, [pc, #140]	; (8003640 <HAL_FLASHEx_Erase+0x134>)
 80035b2:	f7fe fb4a 	bl	8001c4a <assert_failed>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80035b6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80035ba:	f7ff fef9 	bl	80033b0 <FLASH_WaitForLastOperation>
 80035be:	2800      	cmp	r0, #0
 80035c0:	d1bf      	bne.n	8003542 <HAL_FLASHEx_Erase+0x36>
        *PageError = 0xFFFFFFFFU;
 80035c2:	f04f 33ff 	mov.w	r3, #4294967295
  HAL_StatusTypeDef status = HAL_ERROR;
 80035c6:	2001      	movs	r0, #1
        *PageError = 0xFFFFFFFFU;
 80035c8:	602b      	str	r3, [r5, #0]
        for(address = pEraseInit->PageAddress;
 80035ca:	68b7      	ldr	r7, [r6, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80035cc:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8003644 <HAL_FLASHEx_Erase+0x138>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80035d0:	68f2      	ldr	r2, [r6, #12]
 80035d2:	68b3      	ldr	r3, [r6, #8]
 80035d4:	eb03 2382 	add.w	r3, r3, r2, lsl #10
        for(address = pEraseInit->PageAddress;
 80035d8:	429f      	cmp	r7, r3
 80035da:	d2b3      	bcs.n	8003544 <HAL_FLASHEx_Erase+0x38>
          FLASH_PageErase(address);
 80035dc:	4638      	mov	r0, r7
 80035de:	f7ff ff83 	bl	80034e8 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80035e2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80035e6:	f7ff fee3 	bl	80033b0 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80035ea:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80035ee:	f023 0302 	bic.w	r3, r3, #2
 80035f2:	f8c8 3010 	str.w	r3, [r8, #16]
          if (status != HAL_OK)
 80035f6:	b1d0      	cbz	r0, 800362e <HAL_FLASHEx_Erase+0x122>
            *PageError = address;
 80035f8:	602f      	str	r7, [r5, #0]
            break;
 80035fa:	e7a3      	b.n	8003544 <HAL_FLASHEx_Erase+0x38>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
 80035fc:	2a40      	cmp	r2, #64	; 0x40
 80035fe:	d101      	bne.n	8003604 <HAL_FLASHEx_Erase+0xf8>
 8003600:	4a13      	ldr	r2, [pc, #76]	; (8003650 <HAL_FLASHEx_Erase+0x144>)
 8003602:	e7bf      	b.n	8003584 <HAL_FLASHEx_Erase+0x78>
 8003604:	2a20      	cmp	r2, #32
 8003606:	bf0c      	ite	eq
 8003608:	4a12      	ldreq	r2, [pc, #72]	; (8003654 <HAL_FLASHEx_Erase+0x148>)
 800360a:	4a13      	ldrne	r2, [pc, #76]	; (8003658 <HAL_FLASHEx_Erase+0x14c>)
 800360c:	e7ba      	b.n	8003584 <HAL_FLASHEx_Erase+0x78>
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
 800360e:	2b40      	cmp	r3, #64	; 0x40
 8003610:	d104      	bne.n	800361c <HAL_FLASHEx_Erase+0x110>
 8003612:	1e53      	subs	r3, r2, #1
 8003614:	eb03 2381 	add.w	r3, r3, r1, lsl #10
 8003618:	4a0d      	ldr	r2, [pc, #52]	; (8003650 <HAL_FLASHEx_Erase+0x144>)
 800361a:	e7c3      	b.n	80035a4 <HAL_FLASHEx_Erase+0x98>
 800361c:	2b20      	cmp	r3, #32
 800361e:	f102 33ff 	add.w	r3, r2, #4294967295
 8003622:	eb03 2381 	add.w	r3, r3, r1, lsl #10
 8003626:	bf0c      	ite	eq
 8003628:	4a0a      	ldreq	r2, [pc, #40]	; (8003654 <HAL_FLASHEx_Erase+0x148>)
 800362a:	4a0b      	ldrne	r2, [pc, #44]	; (8003658 <HAL_FLASHEx_Erase+0x14c>)
 800362c:	e7ba      	b.n	80035a4 <HAL_FLASHEx_Erase+0x98>
            address += FLASH_PAGE_SIZE)
 800362e:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8003632:	e7cd      	b.n	80035d0 <HAL_FLASHEx_Erase+0xc4>
  __HAL_LOCK(&pFlash);
 8003634:	2002      	movs	r0, #2
}
 8003636:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800363a:	bf00      	nop
 800363c:	20000aa0 	.word	0x20000aa0
 8003640:	0800616d 	.word	0x0800616d
 8003644:	40022000 	.word	0x40022000
 8003648:	1ffff7e0 	.word	0x1ffff7e0
 800364c:	0801ffff 	.word	0x0801ffff
 8003650:	0800ffff 	.word	0x0800ffff
 8003654:	08007fff 	.word	0x08007fff
 8003658:	08003fff 	.word	0x08003fff

0800365c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800365c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t config = 0x00U;
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003660:	4aaa      	ldr	r2, [pc, #680]	; (800390c <HAL_GPIO_Init+0x2b0>)
{
 8003662:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003664:	4290      	cmp	r0, r2
{
 8003666:	4604      	mov	r4, r0
 8003668:	468b      	mov	fp, r1
 800366a:	9201      	str	r2, [sp, #4]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800366c:	d013      	beq.n	8003696 <HAL_GPIO_Init+0x3a>
 800366e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003672:	4290      	cmp	r0, r2
 8003674:	d00f      	beq.n	8003696 <HAL_GPIO_Init+0x3a>
 8003676:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800367a:	4290      	cmp	r0, r2
 800367c:	d00b      	beq.n	8003696 <HAL_GPIO_Init+0x3a>
 800367e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003682:	4290      	cmp	r0, r2
 8003684:	d007      	beq.n	8003696 <HAL_GPIO_Init+0x3a>
 8003686:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800368a:	4290      	cmp	r0, r2
 800368c:	d003      	beq.n	8003696 <HAL_GPIO_Init+0x3a>
 800368e:	21cd      	movs	r1, #205	; 0xcd
 8003690:	489f      	ldr	r0, [pc, #636]	; (8003910 <HAL_GPIO_Init+0x2b4>)
 8003692:	f7fe fada 	bl	8001c4a <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003696:	f8db 2000 	ldr.w	r2, [fp]
 800369a:	b291      	uxth	r1, r2
 800369c:	b111      	cbz	r1, 80036a4 <HAL_GPIO_Init+0x48>
 800369e:	0c12      	lsrs	r2, r2, #16
 80036a0:	0412      	lsls	r2, r2, #16
 80036a2:	b11a      	cbz	r2, 80036ac <HAL_GPIO_Init+0x50>
 80036a4:	21ce      	movs	r1, #206	; 0xce
 80036a6:	489a      	ldr	r0, [pc, #616]	; (8003910 <HAL_GPIO_Init+0x2b4>)
 80036a8:	f7fe facf 	bl	8001c4a <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80036ac:	f8db 2004 	ldr.w	r2, [fp, #4]
 80036b0:	2a03      	cmp	r2, #3
 80036b2:	d917      	bls.n	80036e4 <HAL_GPIO_Init+0x88>
 80036b4:	f1a2 0111 	sub.w	r1, r2, #17
 80036b8:	2901      	cmp	r1, #1
 80036ba:	d913      	bls.n	80036e4 <HAL_GPIO_Init+0x88>
 80036bc:	4895      	ldr	r0, [pc, #596]	; (8003914 <HAL_GPIO_Init+0x2b8>)
 80036be:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 80036c2:	4281      	cmp	r1, r0
 80036c4:	d00e      	beq.n	80036e4 <HAL_GPIO_Init+0x88>
 80036c6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80036ca:	4282      	cmp	r2, r0
 80036cc:	d00a      	beq.n	80036e4 <HAL_GPIO_Init+0x88>
 80036ce:	f5a0 2070 	sub.w	r0, r0, #983040	; 0xf0000
 80036d2:	4281      	cmp	r1, r0
 80036d4:	d006      	beq.n	80036e4 <HAL_GPIO_Init+0x88>
 80036d6:	4990      	ldr	r1, [pc, #576]	; (8003918 <HAL_GPIO_Init+0x2bc>)
 80036d8:	428a      	cmp	r2, r1
 80036da:	d003      	beq.n	80036e4 <HAL_GPIO_Init+0x88>
 80036dc:	21cf      	movs	r1, #207	; 0xcf
 80036de:	488c      	ldr	r0, [pc, #560]	; (8003910 <HAL_GPIO_Init+0x2b4>)
 80036e0:	f7fe fab3 	bl	8001c4a <assert_failed>
{
 80036e4:	2500      	movs	r5, #0
 80036e6:	46a8      	mov	r8, r5
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80036e8:	f8df a244 	ldr.w	sl, [pc, #580]	; 8003930 <HAL_GPIO_Init+0x2d4>
 80036ec:	4e8b      	ldr	r6, [pc, #556]	; (800391c <HAL_GPIO_Init+0x2c0>)
    ioposition = (0x01U << position);
 80036ee:	2201      	movs	r2, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036f0:	f8db 7000 	ldr.w	r7, [fp]
    ioposition = (0x01U << position);
 80036f4:	fa02 f908 	lsl.w	r9, r2, r8
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036f8:	ea09 0707 	and.w	r7, r9, r7
    if (iocurrent == ioposition)
 80036fc:	45b9      	cmp	r9, r7
 80036fe:	f040 808f 	bne.w	8003820 <HAL_GPIO_Init+0x1c4>
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8003702:	9b01      	ldr	r3, [sp, #4]
 8003704:	429c      	cmp	r4, r3
 8003706:	d011      	beq.n	800372c <HAL_GPIO_Init+0xd0>
 8003708:	4985      	ldr	r1, [pc, #532]	; (8003920 <HAL_GPIO_Init+0x2c4>)
 800370a:	428c      	cmp	r4, r1
 800370c:	d00e      	beq.n	800372c <HAL_GPIO_Init+0xd0>
 800370e:	4b85      	ldr	r3, [pc, #532]	; (8003924 <HAL_GPIO_Init+0x2c8>)
 8003710:	429c      	cmp	r4, r3
 8003712:	d00b      	beq.n	800372c <HAL_GPIO_Init+0xd0>
 8003714:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003718:	428c      	cmp	r4, r1
 800371a:	d007      	beq.n	800372c <HAL_GPIO_Init+0xd0>
 800371c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003720:	428c      	cmp	r4, r1
 8003722:	d003      	beq.n	800372c <HAL_GPIO_Init+0xd0>
 8003724:	21dd      	movs	r1, #221	; 0xdd
 8003726:	487a      	ldr	r0, [pc, #488]	; (8003910 <HAL_GPIO_Init+0x2b4>)
 8003728:	f7fe fa8f 	bl	8001c4a <assert_failed>
      switch (GPIO_Init->Mode)
 800372c:	f8db 1004 	ldr.w	r1, [fp, #4]
 8003730:	2912      	cmp	r1, #18
 8003732:	f000 80d3 	beq.w	80038dc <HAL_GPIO_Init+0x280>
 8003736:	f200 808d 	bhi.w	8003854 <HAL_GPIO_Init+0x1f8>
 800373a:	2902      	cmp	r1, #2
 800373c:	f000 80c1 	beq.w	80038c2 <HAL_GPIO_Init+0x266>
 8003740:	d877      	bhi.n	8003832 <HAL_GPIO_Init+0x1d6>
 8003742:	2900      	cmp	r1, #0
 8003744:	f000 8093 	beq.w	800386e <HAL_GPIO_Init+0x212>
 8003748:	2901      	cmp	r1, #1
 800374a:	f000 80ae 	beq.w	80038aa <HAL_GPIO_Init+0x24e>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800374e:	2fff      	cmp	r7, #255	; 0xff
 8003750:	bf82      	ittt	hi
 8003752:	f108 4e80 	addhi.w	lr, r8, #1073741824	; 0x40000000
 8003756:	f1ae 0e08 	subhi.w	lr, lr, #8
 800375a:	ea4f 018e 	movhi.w	r1, lr, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800375e:	f04f 0e0f 	mov.w	lr, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003762:	bf9d      	ittte	ls
 8003764:	4620      	movls	r0, r4
 8003766:	6822      	ldrls	r2, [r4, #0]
 8003768:	ea4f 0188 	movls.w	r1, r8, lsl #2
 800376c:	6862      	ldrhi	r2, [r4, #4]
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800376e:	fa0e fc01 	lsl.w	ip, lr, r1
 8003772:	ea22 020c 	bic.w	r2, r2, ip
 8003776:	fa05 f101 	lsl.w	r1, r5, r1
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800377a:	bf88      	it	hi
 800377c:	1d20      	addhi	r0, r4, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800377e:	4311      	orrs	r1, r2
 8003780:	6001      	str	r1, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003782:	f8db 0004 	ldr.w	r0, [fp, #4]
 8003786:	00c3      	lsls	r3, r0, #3
 8003788:	d54a      	bpl.n	8003820 <HAL_GPIO_Init+0x1c4>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800378a:	f8da 2018 	ldr.w	r2, [sl, #24]
 800378e:	f028 0103 	bic.w	r1, r8, #3
 8003792:	f042 0201 	orr.w	r2, r2, #1
 8003796:	f8ca 2018 	str.w	r2, [sl, #24]
 800379a:	f8da 2018 	ldr.w	r2, [sl, #24]
 800379e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80037a2:	f002 0201 	and.w	r2, r2, #1
 80037a6:	9203      	str	r2, [sp, #12]
 80037a8:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80037ac:	f008 0c03 	and.w	ip, r8, #3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037b0:	9b01      	ldr	r3, [sp, #4]
        __HAL_RCC_AFIO_CLK_ENABLE();
 80037b2:	9a03      	ldr	r2, [sp, #12]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80037b4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80037b8:	688a      	ldr	r2, [r1, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80037ba:	fa0e fe0c 	lsl.w	lr, lr, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037be:	429c      	cmp	r4, r3
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80037c0:	ea22 0e0e 	bic.w	lr, r2, lr
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037c4:	f000 809b 	beq.w	80038fe <HAL_GPIO_Init+0x2a2>
 80037c8:	4a55      	ldr	r2, [pc, #340]	; (8003920 <HAL_GPIO_Init+0x2c4>)
 80037ca:	4294      	cmp	r4, r2
 80037cc:	f000 8099 	beq.w	8003902 <HAL_GPIO_Init+0x2a6>
 80037d0:	4b54      	ldr	r3, [pc, #336]	; (8003924 <HAL_GPIO_Init+0x2c8>)
 80037d2:	429c      	cmp	r4, r3
 80037d4:	f000 8097 	beq.w	8003906 <HAL_GPIO_Init+0x2aa>
 80037d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80037dc:	4294      	cmp	r4, r2
 80037de:	bf14      	ite	ne
 80037e0:	2204      	movne	r2, #4
 80037e2:	2203      	moveq	r2, #3
 80037e4:	fa02 f20c 	lsl.w	r2, r2, ip
 80037e8:	ea42 020e 	orr.w	r2, r2, lr
        AFIO->EXTICR[position >> 2U] = temp;
 80037ec:	608a      	str	r2, [r1, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80037ee:	6832      	ldr	r2, [r6, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037f0:	03c1      	lsls	r1, r0, #15
          SET_BIT(EXTI->IMR, iocurrent);
 80037f2:	bf4c      	ite	mi
 80037f4:	433a      	orrmi	r2, r7
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80037f6:	43ba      	bicpl	r2, r7
 80037f8:	6032      	str	r2, [r6, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80037fa:	6872      	ldr	r2, [r6, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80037fc:	0383      	lsls	r3, r0, #14
          SET_BIT(EXTI->EMR, iocurrent);
 80037fe:	bf4c      	ite	mi
 8003800:	433a      	orrmi	r2, r7
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003802:	43ba      	bicpl	r2, r7
 8003804:	6072      	str	r2, [r6, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003806:	68b2      	ldr	r2, [r6, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003808:	02c1      	lsls	r1, r0, #11
          SET_BIT(EXTI->RTSR, iocurrent);
 800380a:	bf4c      	ite	mi
 800380c:	433a      	orrmi	r2, r7
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800380e:	43ba      	bicpl	r2, r7
 8003810:	60b2      	str	r2, [r6, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003812:	68f2      	ldr	r2, [r6, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003814:	0283      	lsls	r3, r0, #10
          SET_BIT(EXTI->FTSR, iocurrent);
 8003816:	bf4c      	ite	mi
 8003818:	4317      	orrmi	r7, r2
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800381a:	ea22 0707 	bicpl.w	r7, r2, r7
 800381e:	60f7      	str	r7, [r6, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8003820:	f108 0801 	add.w	r8, r8, #1
 8003824:	f1b8 0f10 	cmp.w	r8, #16
 8003828:	f47f af61 	bne.w	80036ee <HAL_GPIO_Init+0x92>
        }
      }
    }
  }
}
 800382c:	b005      	add	sp, #20
 800382e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8003832:	2903      	cmp	r1, #3
 8003834:	d05f      	beq.n	80038f6 <HAL_GPIO_Init+0x29a>
 8003836:	2911      	cmp	r1, #17
 8003838:	d189      	bne.n	800374e <HAL_GPIO_Init+0xf2>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800383a:	f8db 200c 	ldr.w	r2, [fp, #12]
 800383e:	3a01      	subs	r2, #1
 8003840:	2a02      	cmp	r2, #2
 8003842:	d903      	bls.n	800384c <HAL_GPIO_Init+0x1f0>
 8003844:	21ec      	movs	r1, #236	; 0xec
 8003846:	4832      	ldr	r0, [pc, #200]	; (8003910 <HAL_GPIO_Init+0x2b4>)
 8003848:	f7fe f9ff 	bl	8001c4a <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800384c:	f8db 500c 	ldr.w	r5, [fp, #12]
 8003850:	3504      	adds	r5, #4
          break;
 8003852:	e77c      	b.n	800374e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003854:	4834      	ldr	r0, [pc, #208]	; (8003928 <HAL_GPIO_Init+0x2cc>)
 8003856:	4281      	cmp	r1, r0
 8003858:	d009      	beq.n	800386e <HAL_GPIO_Init+0x212>
 800385a:	d81c      	bhi.n	8003896 <HAL_GPIO_Init+0x23a>
 800385c:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8003860:	4281      	cmp	r1, r0
 8003862:	d004      	beq.n	800386e <HAL_GPIO_Init+0x212>
 8003864:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 8003868:	4281      	cmp	r1, r0
 800386a:	f47f af70 	bne.w	800374e <HAL_GPIO_Init+0xf2>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800386e:	f8db 1008 	ldr.w	r1, [fp, #8]
 8003872:	2902      	cmp	r1, #2
 8003874:	d904      	bls.n	8003880 <HAL_GPIO_Init+0x224>
 8003876:	f240 1107 	movw	r1, #263	; 0x107
 800387a:	4825      	ldr	r0, [pc, #148]	; (8003910 <HAL_GPIO_Init+0x2b4>)
 800387c:	f7fe f9e5 	bl	8001c4a <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003880:	f8db 1008 	ldr.w	r1, [fp, #8]
 8003884:	b3c9      	cbz	r1, 80038fa <HAL_GPIO_Init+0x29e>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003886:	2901      	cmp	r1, #1
            GPIOx->BSRR = ioposition;
 8003888:	bf0c      	ite	eq
 800388a:	f8c4 9010 	streq.w	r9, [r4, #16]
            GPIOx->BRR = ioposition;
 800388e:	f8c4 9014 	strne.w	r9, [r4, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003892:	2508      	movs	r5, #8
 8003894:	e75b      	b.n	800374e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003896:	4825      	ldr	r0, [pc, #148]	; (800392c <HAL_GPIO_Init+0x2d0>)
 8003898:	4281      	cmp	r1, r0
 800389a:	d0e8      	beq.n	800386e <HAL_GPIO_Init+0x212>
 800389c:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 80038a0:	4281      	cmp	r1, r0
 80038a2:	d0e4      	beq.n	800386e <HAL_GPIO_Init+0x212>
 80038a4:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 80038a8:	e7de      	b.n	8003868 <HAL_GPIO_Init+0x20c>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80038aa:	f8db 200c 	ldr.w	r2, [fp, #12]
 80038ae:	3a01      	subs	r2, #1
 80038b0:	2a02      	cmp	r2, #2
 80038b2:	d903      	bls.n	80038bc <HAL_GPIO_Init+0x260>
 80038b4:	21e5      	movs	r1, #229	; 0xe5
 80038b6:	4816      	ldr	r0, [pc, #88]	; (8003910 <HAL_GPIO_Init+0x2b4>)
 80038b8:	f7fe f9c7 	bl	8001c4a <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80038bc:	f8db 500c 	ldr.w	r5, [fp, #12]
          break;
 80038c0:	e745      	b.n	800374e <HAL_GPIO_Init+0xf2>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80038c2:	f8db 200c 	ldr.w	r2, [fp, #12]
 80038c6:	3a01      	subs	r2, #1
 80038c8:	2a02      	cmp	r2, #2
 80038ca:	d903      	bls.n	80038d4 <HAL_GPIO_Init+0x278>
 80038cc:	21f3      	movs	r1, #243	; 0xf3
 80038ce:	4810      	ldr	r0, [pc, #64]	; (8003910 <HAL_GPIO_Init+0x2b4>)
 80038d0:	f7fe f9bb 	bl	8001c4a <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80038d4:	f8db 500c 	ldr.w	r5, [fp, #12]
 80038d8:	3508      	adds	r5, #8
          break;
 80038da:	e738      	b.n	800374e <HAL_GPIO_Init+0xf2>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80038dc:	f8db 200c 	ldr.w	r2, [fp, #12]
 80038e0:	3a01      	subs	r2, #1
 80038e2:	2a02      	cmp	r2, #2
 80038e4:	d903      	bls.n	80038ee <HAL_GPIO_Init+0x292>
 80038e6:	21fa      	movs	r1, #250	; 0xfa
 80038e8:	4809      	ldr	r0, [pc, #36]	; (8003910 <HAL_GPIO_Init+0x2b4>)
 80038ea:	f7fe f9ae 	bl	8001c4a <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80038ee:	f8db 500c 	ldr.w	r5, [fp, #12]
 80038f2:	350c      	adds	r5, #12
          break;
 80038f4:	e72b      	b.n	800374e <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80038f6:	2500      	movs	r5, #0
 80038f8:	e729      	b.n	800374e <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80038fa:	2504      	movs	r5, #4
 80038fc:	e727      	b.n	800374e <HAL_GPIO_Init+0xf2>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038fe:	2200      	movs	r2, #0
 8003900:	e770      	b.n	80037e4 <HAL_GPIO_Init+0x188>
 8003902:	2201      	movs	r2, #1
 8003904:	e76e      	b.n	80037e4 <HAL_GPIO_Init+0x188>
 8003906:	2202      	movs	r2, #2
 8003908:	e76c      	b.n	80037e4 <HAL_GPIO_Init+0x188>
 800390a:	bf00      	nop
 800390c:	40010800 	.word	0x40010800
 8003910:	080061aa 	.word	0x080061aa
 8003914:	10110000 	.word	0x10110000
 8003918:	10220000 	.word	0x10220000
 800391c:	40010400 	.word	0x40010400
 8003920:	40010c00 	.word	0x40010c00
 8003924:	40011000 	.word	0x40011000
 8003928:	10210000 	.word	0x10210000
 800392c:	10310000 	.word	0x10310000
 8003930:	40021000 	.word	0x40021000

08003934 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003934:	b538      	push	{r3, r4, r5, lr}
 8003936:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003938:	460c      	mov	r4, r1
 800393a:	b921      	cbnz	r1, 8003946 <HAL_GPIO_ReadPin+0x12>
 800393c:	f240 11c3 	movw	r1, #451	; 0x1c3
 8003940:	4804      	ldr	r0, [pc, #16]	; (8003954 <HAL_GPIO_ReadPin+0x20>)
 8003942:	f7fe f982 	bl	8001c4a <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003946:	68ab      	ldr	r3, [r5, #8]
 8003948:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800394a:	bf14      	ite	ne
 800394c:	2001      	movne	r0, #1
 800394e:	2000      	moveq	r0, #0
 8003950:	bd38      	pop	{r3, r4, r5, pc}
 8003952:	bf00      	nop
 8003954:	080061aa 	.word	0x080061aa

08003958 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003958:	b570      	push	{r4, r5, r6, lr}
 800395a:	4605      	mov	r5, r0
 800395c:	4616      	mov	r6, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800395e:	460c      	mov	r4, r1
 8003960:	b921      	cbnz	r1, 800396c <HAL_GPIO_WritePin+0x14>
 8003962:	f240 11e3 	movw	r1, #483	; 0x1e3
 8003966:	4808      	ldr	r0, [pc, #32]	; (8003988 <HAL_GPIO_WritePin+0x30>)
 8003968:	f7fe f96f 	bl	8001c4a <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800396c:	2e01      	cmp	r6, #1
 800396e:	d906      	bls.n	800397e <HAL_GPIO_WritePin+0x26>
 8003970:	f44f 71f2 	mov.w	r1, #484	; 0x1e4
 8003974:	4804      	ldr	r0, [pc, #16]	; (8003988 <HAL_GPIO_WritePin+0x30>)
 8003976:	f7fe f968 	bl	8001c4a <assert_failed>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800397a:	612c      	str	r4, [r5, #16]
 800397c:	bd70      	pop	{r4, r5, r6, pc}
  if (PinState != GPIO_PIN_RESET)
 800397e:	2e00      	cmp	r6, #0
 8003980:	d1fb      	bne.n	800397a <HAL_GPIO_WritePin+0x22>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003982:	0424      	lsls	r4, r4, #16
 8003984:	e7f9      	b.n	800397a <HAL_GPIO_WritePin+0x22>
 8003986:	bf00      	nop
 8003988:	080061aa 	.word	0x080061aa

0800398c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800398c:	b538      	push	{r3, r4, r5, lr}
 800398e:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003990:	460c      	mov	r4, r1
 8003992:	b921      	cbnz	r1, 800399e <HAL_GPIO_TogglePin+0x12>
 8003994:	f240 11f9 	movw	r1, #505	; 0x1f9
 8003998:	4803      	ldr	r0, [pc, #12]	; (80039a8 <HAL_GPIO_TogglePin+0x1c>)
 800399a:	f7fe f956 	bl	8001c4a <assert_failed>

  GPIOx->ODR ^= GPIO_Pin;
 800399e:	68eb      	ldr	r3, [r5, #12]
 80039a0:	405c      	eors	r4, r3
 80039a2:	60ec      	str	r4, [r5, #12]
 80039a4:	bd38      	pop	{r3, r4, r5, pc}
 80039a6:	bf00      	nop
 80039a8:	080061aa 	.word	0x080061aa

080039ac <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80039ac:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80039ae:	4604      	mov	r4, r0
 80039b0:	2800      	cmp	r0, #0
 80039b2:	d032      	beq.n	8003a1a <HAL_IWDG_Init+0x6e>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 80039b4:	6802      	ldr	r2, [r0, #0]
 80039b6:	4b1a      	ldr	r3, [pc, #104]	; (8003a20 <HAL_IWDG_Init+0x74>)
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d003      	beq.n	80039c4 <HAL_IWDG_Init+0x18>
 80039bc:	21ad      	movs	r1, #173	; 0xad
 80039be:	4819      	ldr	r0, [pc, #100]	; (8003a24 <HAL_IWDG_Init+0x78>)
 80039c0:	f7fe f943 	bl	8001c4a <assert_failed>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 80039c4:	6863      	ldr	r3, [r4, #4]
 80039c6:	2b06      	cmp	r3, #6
 80039c8:	d903      	bls.n	80039d2 <HAL_IWDG_Init+0x26>
 80039ca:	21ae      	movs	r1, #174	; 0xae
 80039cc:	4815      	ldr	r0, [pc, #84]	; (8003a24 <HAL_IWDG_Init+0x78>)
 80039ce:	f7fe f93c 	bl	8001c4a <assert_failed>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 80039d2:	68a3      	ldr	r3, [r4, #8]
 80039d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039d8:	d303      	bcc.n	80039e2 <HAL_IWDG_Init+0x36>
 80039da:	21af      	movs	r1, #175	; 0xaf
 80039dc:	4811      	ldr	r0, [pc, #68]	; (8003a24 <HAL_IWDG_Init+0x78>)
 80039de:	f7fe f934 	bl	8001c4a <assert_failed>

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 80039e2:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80039e6:	6823      	ldr	r3, [r4, #0]
 80039e8:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing 0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80039ea:	f245 5255 	movw	r2, #21845	; 0x5555
 80039ee:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80039f0:	6862      	ldr	r2, [r4, #4]
 80039f2:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80039f4:	68a2      	ldr	r2, [r4, #8]
 80039f6:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80039f8:	f7fe fe3e 	bl	8002678 <HAL_GetTick>
 80039fc:	4605      	mov	r5, r0

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != RESET)
 80039fe:	6823      	ldr	r3, [r4, #0]
 8003a00:	68d8      	ldr	r0, [r3, #12]
 8003a02:	b918      	cbnz	r0, 8003a0c <HAL_IWDG_Init+0x60>
      return HAL_TIMEOUT;
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003a04:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003a08:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003a0a:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003a0c:	f7fe fe34 	bl	8002678 <HAL_GetTick>
 8003a10:	1b40      	subs	r0, r0, r5
 8003a12:	2830      	cmp	r0, #48	; 0x30
 8003a14:	d9f3      	bls.n	80039fe <HAL_IWDG_Init+0x52>
      return HAL_TIMEOUT;
 8003a16:	2003      	movs	r0, #3
}
 8003a18:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003a1a:	2001      	movs	r0, #1
 8003a1c:	bd38      	pop	{r3, r4, r5, pc}
 8003a1e:	bf00      	nop
 8003a20:	40003000 	.word	0x40003000
 8003a24:	080061e3 	.word	0x080061e3

08003a28 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003a28:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003a2c:	6803      	ldr	r3, [r0, #0]

  /* Return function status */
  return HAL_OK;
}
 8003a2e:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003a30:	601a      	str	r2, [r3, #0]
}
 8003a32:	4770      	bx	lr

08003a34 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8003a34:	4770      	bx	lr
	...

08003a38 <HAL_PWR_PVD_IRQHandler>:
{
 8003a38:	b510      	push	{r4, lr}
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8003a3a:	4c05      	ldr	r4, [pc, #20]	; (8003a50 <HAL_PWR_PVD_IRQHandler+0x18>)
 8003a3c:	6963      	ldr	r3, [r4, #20]
 8003a3e:	03db      	lsls	r3, r3, #15
 8003a40:	d504      	bpl.n	8003a4c <HAL_PWR_PVD_IRQHandler+0x14>
    HAL_PWR_PVDCallback();
 8003a42:	f7ff fff7 	bl	8003a34 <HAL_PWR_PVDCallback>
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8003a46:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a4a:	6163      	str	r3, [r4, #20]
 8003a4c:	bd10      	pop	{r4, pc}
 8003a4e:	bf00      	nop
 8003a50:	40010400 	.word	0x40010400

08003a54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a54:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   uint32_t tickstart = 0U;
  
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
 8003a58:	4604      	mov	r4, r0
 8003a5a:	b920      	cbnz	r0, 8003a66 <HAL_RCC_OscConfig+0x12>
 8003a5c:	f44f 71b8 	mov.w	r1, #368	; 0x170
 8003a60:	48a5      	ldr	r0, [pc, #660]	; (8003cf8 <HAL_RCC_OscConfig+0x2a4>)
 8003a62:	f7fe f8f2 	bl	8001c4a <assert_failed>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003a66:	6823      	ldr	r3, [r4, #0]
 8003a68:	b133      	cbz	r3, 8003a78 <HAL_RCC_OscConfig+0x24>
 8003a6a:	071a      	lsls	r2, r3, #28
 8003a6c:	d104      	bne.n	8003a78 <HAL_RCC_OscConfig+0x24>
 8003a6e:	f240 1171 	movw	r1, #369	; 0x171
 8003a72:	48a1      	ldr	r0, [pc, #644]	; (8003cf8 <HAL_RCC_OscConfig+0x2a4>)
 8003a74:	f7fe f8e9 	bl	8001c4a <assert_failed>
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a78:	6823      	ldr	r3, [r4, #0]
 8003a7a:	07db      	lsls	r3, r3, #31
 8003a7c:	d418      	bmi.n	8003ab0 <HAL_RCC_OscConfig+0x5c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a7e:	6823      	ldr	r3, [r4, #0]
 8003a80:	079f      	lsls	r7, r3, #30
 8003a82:	d472      	bmi.n	8003b6a <HAL_RCC_OscConfig+0x116>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a84:	6823      	ldr	r3, [r4, #0]
 8003a86:	0719      	lsls	r1, r3, #28
 8003a88:	f100 80b9 	bmi.w	8003bfe <HAL_RCC_OscConfig+0x1aa>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a8c:	6823      	ldr	r3, [r4, #0]
 8003a8e:	075a      	lsls	r2, r3, #29
 8003a90:	f100 80eb 	bmi.w	8003c6a <HAL_RCC_OscConfig+0x216>
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003a94:	69e3      	ldr	r3, [r4, #28]
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d904      	bls.n	8003aa4 <HAL_RCC_OscConfig+0x50>
 8003a9a:	f240 21b9 	movw	r1, #697	; 0x2b9
 8003a9e:	4896      	ldr	r0, [pc, #600]	; (8003cf8 <HAL_RCC_OscConfig+0x2a4>)
 8003aa0:	f7fe f8d3 	bl	8001c4a <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003aa4:	69e2      	ldr	r2, [r4, #28]
 8003aa6:	2a00      	cmp	r2, #0
 8003aa8:	f040 815e 	bne.w	8003d68 <HAL_RCC_OscConfig+0x314>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8003aac:	2000      	movs	r0, #0
 8003aae:	e020      	b.n	8003af2 <HAL_RCC_OscConfig+0x9e>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003ab0:	6863      	ldr	r3, [r4, #4]
 8003ab2:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 8003ab6:	d007      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x74>
 8003ab8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003abc:	d004      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x74>
 8003abe:	f240 1177 	movw	r1, #375	; 0x177
 8003ac2:	488d      	ldr	r0, [pc, #564]	; (8003cf8 <HAL_RCC_OscConfig+0x2a4>)
 8003ac4:	f7fe f8c1 	bl	8001c4a <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003ac8:	4d8c      	ldr	r5, [pc, #560]	; (8003cfc <HAL_RCC_OscConfig+0x2a8>)
 8003aca:	686b      	ldr	r3, [r5, #4]
 8003acc:	f003 030c 	and.w	r3, r3, #12
 8003ad0:	2b04      	cmp	r3, #4
 8003ad2:	d007      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x90>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ad4:	686b      	ldr	r3, [r5, #4]
 8003ad6:	f003 030c 	and.w	r3, r3, #12
 8003ada:	2b08      	cmp	r3, #8
 8003adc:	d10c      	bne.n	8003af8 <HAL_RCC_OscConfig+0xa4>
 8003ade:	686b      	ldr	r3, [r5, #4]
 8003ae0:	03de      	lsls	r6, r3, #15
 8003ae2:	d509      	bpl.n	8003af8 <HAL_RCC_OscConfig+0xa4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ae4:	682b      	ldr	r3, [r5, #0]
 8003ae6:	039d      	lsls	r5, r3, #14
 8003ae8:	d5c9      	bpl.n	8003a7e <HAL_RCC_OscConfig+0x2a>
 8003aea:	6863      	ldr	r3, [r4, #4]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d1c6      	bne.n	8003a7e <HAL_RCC_OscConfig+0x2a>
        return HAL_ERROR;
 8003af0:	2001      	movs	r0, #1
}
 8003af2:	b002      	add	sp, #8
 8003af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003af8:	6863      	ldr	r3, [r4, #4]
 8003afa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003afe:	d110      	bne.n	8003b22 <HAL_RCC_OscConfig+0xce>
 8003b00:	682b      	ldr	r3, [r5, #0]
 8003b02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b06:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003b08:	f7fe fdb6 	bl	8002678 <HAL_GetTick>
 8003b0c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b0e:	682b      	ldr	r3, [r5, #0]
 8003b10:	0398      	lsls	r0, r3, #14
 8003b12:	d4b4      	bmi.n	8003a7e <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b14:	f7fe fdb0 	bl	8002678 <HAL_GetTick>
 8003b18:	1b80      	subs	r0, r0, r6
 8003b1a:	2864      	cmp	r0, #100	; 0x64
 8003b1c:	d9f7      	bls.n	8003b0e <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 8003b1e:	2003      	movs	r0, #3
 8003b20:	e7e7      	b.n	8003af2 <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b22:	b99b      	cbnz	r3, 8003b4c <HAL_RCC_OscConfig+0xf8>
 8003b24:	682b      	ldr	r3, [r5, #0]
 8003b26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b2a:	602b      	str	r3, [r5, #0]
 8003b2c:	682b      	ldr	r3, [r5, #0]
 8003b2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b32:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003b34:	f7fe fda0 	bl	8002678 <HAL_GetTick>
 8003b38:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b3a:	682b      	ldr	r3, [r5, #0]
 8003b3c:	0399      	lsls	r1, r3, #14
 8003b3e:	d59e      	bpl.n	8003a7e <HAL_RCC_OscConfig+0x2a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b40:	f7fe fd9a 	bl	8002678 <HAL_GetTick>
 8003b44:	1b80      	subs	r0, r0, r6
 8003b46:	2864      	cmp	r0, #100	; 0x64
 8003b48:	d9f7      	bls.n	8003b3a <HAL_RCC_OscConfig+0xe6>
 8003b4a:	e7e8      	b.n	8003b1e <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b50:	682b      	ldr	r3, [r5, #0]
 8003b52:	d103      	bne.n	8003b5c <HAL_RCC_OscConfig+0x108>
 8003b54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b58:	602b      	str	r3, [r5, #0]
 8003b5a:	e7d1      	b.n	8003b00 <HAL_RCC_OscConfig+0xac>
 8003b5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b60:	602b      	str	r3, [r5, #0]
 8003b62:	682b      	ldr	r3, [r5, #0]
 8003b64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b68:	e7cd      	b.n	8003b06 <HAL_RCC_OscConfig+0xb2>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003b6a:	6923      	ldr	r3, [r4, #16]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d904      	bls.n	8003b7a <HAL_RCC_OscConfig+0x126>
 8003b70:	f240 11ab 	movw	r1, #427	; 0x1ab
 8003b74:	4860      	ldr	r0, [pc, #384]	; (8003cf8 <HAL_RCC_OscConfig+0x2a4>)
 8003b76:	f7fe f868 	bl	8001c4a <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003b7a:	6963      	ldr	r3, [r4, #20]
 8003b7c:	2b1f      	cmp	r3, #31
 8003b7e:	d904      	bls.n	8003b8a <HAL_RCC_OscConfig+0x136>
 8003b80:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8003b84:	485c      	ldr	r0, [pc, #368]	; (8003cf8 <HAL_RCC_OscConfig+0x2a4>)
 8003b86:	f7fe f860 	bl	8001c4a <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003b8a:	4d5c      	ldr	r5, [pc, #368]	; (8003cfc <HAL_RCC_OscConfig+0x2a8>)
 8003b8c:	686b      	ldr	r3, [r5, #4]
 8003b8e:	f013 0f0c 	tst.w	r3, #12
 8003b92:	d007      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x150>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003b94:	686b      	ldr	r3, [r5, #4]
 8003b96:	f003 030c 	and.w	r3, r3, #12
 8003b9a:	2b08      	cmp	r3, #8
 8003b9c:	d110      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x16c>
 8003b9e:	686b      	ldr	r3, [r5, #4]
 8003ba0:	03da      	lsls	r2, r3, #15
 8003ba2:	d40d      	bmi.n	8003bc0 <HAL_RCC_OscConfig+0x16c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ba4:	682b      	ldr	r3, [r5, #0]
 8003ba6:	079b      	lsls	r3, r3, #30
 8003ba8:	d502      	bpl.n	8003bb0 <HAL_RCC_OscConfig+0x15c>
 8003baa:	6923      	ldr	r3, [r4, #16]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d19f      	bne.n	8003af0 <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bb0:	682b      	ldr	r3, [r5, #0]
 8003bb2:	6962      	ldr	r2, [r4, #20]
 8003bb4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003bb8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003bbc:	602b      	str	r3, [r5, #0]
 8003bbe:	e761      	b.n	8003a84 <HAL_RCC_OscConfig+0x30>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bc0:	6922      	ldr	r2, [r4, #16]
 8003bc2:	4b4f      	ldr	r3, [pc, #316]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003bc4:	b16a      	cbz	r2, 8003be2 <HAL_RCC_OscConfig+0x18e>
        __HAL_RCC_HSI_ENABLE();
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003bca:	f7fe fd55 	bl	8002678 <HAL_GetTick>
 8003bce:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bd0:	682b      	ldr	r3, [r5, #0]
 8003bd2:	079f      	lsls	r7, r3, #30
 8003bd4:	d4ec      	bmi.n	8003bb0 <HAL_RCC_OscConfig+0x15c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bd6:	f7fe fd4f 	bl	8002678 <HAL_GetTick>
 8003bda:	1b80      	subs	r0, r0, r6
 8003bdc:	2802      	cmp	r0, #2
 8003bde:	d9f7      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x17c>
 8003be0:	e79d      	b.n	8003b1e <HAL_RCC_OscConfig+0xca>
        __HAL_RCC_HSI_DISABLE();
 8003be2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003be4:	f7fe fd48 	bl	8002678 <HAL_GetTick>
 8003be8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bea:	682b      	ldr	r3, [r5, #0]
 8003bec:	0798      	lsls	r0, r3, #30
 8003bee:	f57f af49 	bpl.w	8003a84 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bf2:	f7fe fd41 	bl	8002678 <HAL_GetTick>
 8003bf6:	1b80      	subs	r0, r0, r6
 8003bf8:	2802      	cmp	r0, #2
 8003bfa:	d9f6      	bls.n	8003bea <HAL_RCC_OscConfig+0x196>
 8003bfc:	e78f      	b.n	8003b1e <HAL_RCC_OscConfig+0xca>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003bfe:	69a3      	ldr	r3, [r4, #24]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d904      	bls.n	8003c0e <HAL_RCC_OscConfig+0x1ba>
 8003c04:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
 8003c08:	483b      	ldr	r0, [pc, #236]	; (8003cf8 <HAL_RCC_OscConfig+0x2a4>)
 8003c0a:	f7fe f81e 	bl	8001c4a <assert_failed>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c0e:	69a2      	ldr	r2, [r4, #24]
 8003c10:	4d3a      	ldr	r5, [pc, #232]	; (8003cfc <HAL_RCC_OscConfig+0x2a8>)
 8003c12:	4b3c      	ldr	r3, [pc, #240]	; (8003d04 <HAL_RCC_OscConfig+0x2b0>)
 8003c14:	b1da      	cbz	r2, 8003c4e <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_LSI_ENABLE();
 8003c16:	2201      	movs	r2, #1
 8003c18:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8003c1a:	f7fe fd2d 	bl	8002678 <HAL_GetTick>
 8003c1e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c20:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003c22:	079b      	lsls	r3, r3, #30
 8003c24:	d50d      	bpl.n	8003c42 <HAL_RCC_OscConfig+0x1ee>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003c26:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003c2a:	4b37      	ldr	r3, [pc, #220]	; (8003d08 <HAL_RCC_OscConfig+0x2b4>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c32:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8003c34:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8003c36:	9b01      	ldr	r3, [sp, #4]
 8003c38:	1e5a      	subs	r2, r3, #1
 8003c3a:	9201      	str	r2, [sp, #4]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1f9      	bne.n	8003c34 <HAL_RCC_OscConfig+0x1e0>
 8003c40:	e724      	b.n	8003a8c <HAL_RCC_OscConfig+0x38>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c42:	f7fe fd19 	bl	8002678 <HAL_GetTick>
 8003c46:	1b80      	subs	r0, r0, r6
 8003c48:	2802      	cmp	r0, #2
 8003c4a:	d9e9      	bls.n	8003c20 <HAL_RCC_OscConfig+0x1cc>
 8003c4c:	e767      	b.n	8003b1e <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_LSI_DISABLE();
 8003c4e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8003c50:	f7fe fd12 	bl	8002678 <HAL_GetTick>
 8003c54:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003c58:	079f      	lsls	r7, r3, #30
 8003c5a:	f57f af17 	bpl.w	8003a8c <HAL_RCC_OscConfig+0x38>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c5e:	f7fe fd0b 	bl	8002678 <HAL_GetTick>
 8003c62:	1b80      	subs	r0, r0, r6
 8003c64:	2802      	cmp	r0, #2
 8003c66:	d9f6      	bls.n	8003c56 <HAL_RCC_OscConfig+0x202>
 8003c68:	e759      	b.n	8003b1e <HAL_RCC_OscConfig+0xca>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003c6a:	68e3      	ldr	r3, [r4, #12]
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d906      	bls.n	8003c7e <HAL_RCC_OscConfig+0x22a>
 8003c70:	2b05      	cmp	r3, #5
 8003c72:	d004      	beq.n	8003c7e <HAL_RCC_OscConfig+0x22a>
 8003c74:	f240 211b 	movw	r1, #539	; 0x21b
 8003c78:	481f      	ldr	r0, [pc, #124]	; (8003cf8 <HAL_RCC_OscConfig+0x2a4>)
 8003c7a:	f7fd ffe6 	bl	8001c4a <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c7e:	4d1f      	ldr	r5, [pc, #124]	; (8003cfc <HAL_RCC_OscConfig+0x2a8>)
 8003c80:	69eb      	ldr	r3, [r5, #28]
 8003c82:	00d8      	lsls	r0, r3, #3
 8003c84:	d424      	bmi.n	8003cd0 <HAL_RCC_OscConfig+0x27c>
      pwrclkchanged = SET;
 8003c86:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c88:	69eb      	ldr	r3, [r5, #28]
 8003c8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c8e:	61eb      	str	r3, [r5, #28]
 8003c90:	69eb      	ldr	r3, [r5, #28]
 8003c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c9a:	4e1c      	ldr	r6, [pc, #112]	; (8003d0c <HAL_RCC_OscConfig+0x2b8>)
 8003c9c:	6833      	ldr	r3, [r6, #0]
 8003c9e:	05d9      	lsls	r1, r3, #23
 8003ca0:	d518      	bpl.n	8003cd4 <HAL_RCC_OscConfig+0x280>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ca2:	68e3      	ldr	r3, [r4, #12]
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d133      	bne.n	8003d10 <HAL_RCC_OscConfig+0x2bc>
 8003ca8:	6a2b      	ldr	r3, [r5, #32]
 8003caa:	f043 0301 	orr.w	r3, r3, #1
 8003cae:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8003cb0:	f7fe fce2 	bl	8002678 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cb4:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8003cb8:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cba:	6a2b      	ldr	r3, [r5, #32]
 8003cbc:	079b      	lsls	r3, r3, #30
 8003cbe:	d54c      	bpl.n	8003d5a <HAL_RCC_OscConfig+0x306>
    if(pwrclkchanged == SET)
 8003cc0:	2f00      	cmp	r7, #0
 8003cc2:	f43f aee7 	beq.w	8003a94 <HAL_RCC_OscConfig+0x40>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cc6:	69eb      	ldr	r3, [r5, #28]
 8003cc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ccc:	61eb      	str	r3, [r5, #28]
 8003cce:	e6e1      	b.n	8003a94 <HAL_RCC_OscConfig+0x40>
    FlagStatus       pwrclkchanged = RESET;
 8003cd0:	2700      	movs	r7, #0
 8003cd2:	e7e2      	b.n	8003c9a <HAL_RCC_OscConfig+0x246>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cd4:	6833      	ldr	r3, [r6, #0]
 8003cd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cda:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003cdc:	f7fe fccc 	bl	8002678 <HAL_GetTick>
 8003ce0:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ce2:	6833      	ldr	r3, [r6, #0]
 8003ce4:	05da      	lsls	r2, r3, #23
 8003ce6:	d4dc      	bmi.n	8003ca2 <HAL_RCC_OscConfig+0x24e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ce8:	f7fe fcc6 	bl	8002678 <HAL_GetTick>
 8003cec:	eba0 0008 	sub.w	r0, r0, r8
 8003cf0:	2864      	cmp	r0, #100	; 0x64
 8003cf2:	d9f6      	bls.n	8003ce2 <HAL_RCC_OscConfig+0x28e>
 8003cf4:	e713      	b.n	8003b1e <HAL_RCC_OscConfig+0xca>
 8003cf6:	bf00      	nop
 8003cf8:	0800621c 	.word	0x0800621c
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	42420000 	.word	0x42420000
 8003d04:	42420480 	.word	0x42420480
 8003d08:	20000608 	.word	0x20000608
 8003d0c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d10:	b9ab      	cbnz	r3, 8003d3e <HAL_RCC_OscConfig+0x2ea>
 8003d12:	6a2b      	ldr	r3, [r5, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d14:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d18:	f023 0301 	bic.w	r3, r3, #1
 8003d1c:	622b      	str	r3, [r5, #32]
 8003d1e:	6a2b      	ldr	r3, [r5, #32]
 8003d20:	f023 0304 	bic.w	r3, r3, #4
 8003d24:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8003d26:	f7fe fca7 	bl	8002678 <HAL_GetTick>
 8003d2a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d2c:	6a2b      	ldr	r3, [r5, #32]
 8003d2e:	0798      	lsls	r0, r3, #30
 8003d30:	d5c6      	bpl.n	8003cc0 <HAL_RCC_OscConfig+0x26c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d32:	f7fe fca1 	bl	8002678 <HAL_GetTick>
 8003d36:	1b80      	subs	r0, r0, r6
 8003d38:	4540      	cmp	r0, r8
 8003d3a:	d9f7      	bls.n	8003d2c <HAL_RCC_OscConfig+0x2d8>
 8003d3c:	e6ef      	b.n	8003b1e <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d3e:	2b05      	cmp	r3, #5
 8003d40:	6a2b      	ldr	r3, [r5, #32]
 8003d42:	d103      	bne.n	8003d4c <HAL_RCC_OscConfig+0x2f8>
 8003d44:	f043 0304 	orr.w	r3, r3, #4
 8003d48:	622b      	str	r3, [r5, #32]
 8003d4a:	e7ad      	b.n	8003ca8 <HAL_RCC_OscConfig+0x254>
 8003d4c:	f023 0301 	bic.w	r3, r3, #1
 8003d50:	622b      	str	r3, [r5, #32]
 8003d52:	6a2b      	ldr	r3, [r5, #32]
 8003d54:	f023 0304 	bic.w	r3, r3, #4
 8003d58:	e7a9      	b.n	8003cae <HAL_RCC_OscConfig+0x25a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d5a:	f7fe fc8d 	bl	8002678 <HAL_GetTick>
 8003d5e:	eba0 0008 	sub.w	r0, r0, r8
 8003d62:	42b0      	cmp	r0, r6
 8003d64:	d9a9      	bls.n	8003cba <HAL_RCC_OscConfig+0x266>
 8003d66:	e6da      	b.n	8003b1e <HAL_RCC_OscConfig+0xca>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d68:	4d38      	ldr	r5, [pc, #224]	; (8003e4c <HAL_RCC_OscConfig+0x3f8>)
 8003d6a:	686b      	ldr	r3, [r5, #4]
 8003d6c:	f003 030c 	and.w	r3, r3, #12
 8003d70:	2b08      	cmp	r3, #8
 8003d72:	f43f aebd 	beq.w	8003af0 <HAL_RCC_OscConfig+0x9c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d76:	2a02      	cmp	r2, #2
 8003d78:	4e35      	ldr	r6, [pc, #212]	; (8003e50 <HAL_RCC_OscConfig+0x3fc>)
 8003d7a:	d157      	bne.n	8003e2c <HAL_RCC_OscConfig+0x3d8>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8003d7c:	6a23      	ldr	r3, [r4, #32]
 8003d7e:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8003d82:	d004      	beq.n	8003d8e <HAL_RCC_OscConfig+0x33a>
 8003d84:	f240 21c2 	movw	r1, #706	; 0x2c2
 8003d88:	4832      	ldr	r0, [pc, #200]	; (8003e54 <HAL_RCC_OscConfig+0x400>)
 8003d8a:	f7fd ff5e 	bl	8001c4a <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8003d8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003d90:	f433 2240 	bics.w	r2, r3, #786432	; 0xc0000
 8003d94:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003d98:	d010      	beq.n	8003dbc <HAL_RCC_OscConfig+0x368>
 8003d9a:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8003d9e:	d00d      	beq.n	8003dbc <HAL_RCC_OscConfig+0x368>
 8003da0:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8003da4:	d00a      	beq.n	8003dbc <HAL_RCC_OscConfig+0x368>
 8003da6:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 8003daa:	d007      	beq.n	8003dbc <HAL_RCC_OscConfig+0x368>
 8003dac:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8003db0:	d004      	beq.n	8003dbc <HAL_RCC_OscConfig+0x368>
 8003db2:	f240 21c3 	movw	r1, #707	; 0x2c3
 8003db6:	4827      	ldr	r0, [pc, #156]	; (8003e54 <HAL_RCC_OscConfig+0x400>)
 8003db8:	f7fd ff47 	bl	8001c4a <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8003dc0:	f7fe fc5a 	bl	8002678 <HAL_GetTick>
 8003dc4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dc6:	682b      	ldr	r3, [r5, #0]
 8003dc8:	0199      	lsls	r1, r3, #6
 8003dca:	d429      	bmi.n	8003e20 <HAL_RCC_OscConfig+0x3cc>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003dcc:	6a23      	ldr	r3, [r4, #32]
 8003dce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dd2:	d10e      	bne.n	8003df2 <HAL_RCC_OscConfig+0x39e>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8003dd4:	68a3      	ldr	r3, [r4, #8]
 8003dd6:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 8003dda:	d004      	beq.n	8003de6 <HAL_RCC_OscConfig+0x392>
 8003ddc:	f240 21d9 	movw	r1, #729	; 0x2d9
 8003de0:	481c      	ldr	r0, [pc, #112]	; (8003e54 <HAL_RCC_OscConfig+0x400>)
 8003de2:	f7fd ff32 	bl	8001c4a <assert_failed>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003de6:	686b      	ldr	r3, [r5, #4]
 8003de8:	68a2      	ldr	r2, [r4, #8]
 8003dea:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003dee:	4313      	orrs	r3, r2
 8003df0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003df2:	6a23      	ldr	r3, [r4, #32]
 8003df4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003df6:	686a      	ldr	r2, [r5, #4]
 8003df8:	430b      	orrs	r3, r1
 8003dfa:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8003e02:	2301      	movs	r3, #1
 8003e04:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8003e06:	f7fe fc37 	bl	8002678 <HAL_GetTick>
 8003e0a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e0c:	682b      	ldr	r3, [r5, #0]
 8003e0e:	019a      	lsls	r2, r3, #6
 8003e10:	f53f ae4c 	bmi.w	8003aac <HAL_RCC_OscConfig+0x58>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e14:	f7fe fc30 	bl	8002678 <HAL_GetTick>
 8003e18:	1b00      	subs	r0, r0, r4
 8003e1a:	2802      	cmp	r0, #2
 8003e1c:	d9f6      	bls.n	8003e0c <HAL_RCC_OscConfig+0x3b8>
 8003e1e:	e67e      	b.n	8003b1e <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e20:	f7fe fc2a 	bl	8002678 <HAL_GetTick>
 8003e24:	1bc0      	subs	r0, r0, r7
 8003e26:	2802      	cmp	r0, #2
 8003e28:	d9cd      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x372>
 8003e2a:	e678      	b.n	8003b1e <HAL_RCC_OscConfig+0xca>
        __HAL_RCC_PLL_DISABLE();
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8003e30:	f7fe fc22 	bl	8002678 <HAL_GetTick>
 8003e34:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e36:	682b      	ldr	r3, [r5, #0]
 8003e38:	019b      	lsls	r3, r3, #6
 8003e3a:	f57f ae37 	bpl.w	8003aac <HAL_RCC_OscConfig+0x58>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e3e:	f7fe fc1b 	bl	8002678 <HAL_GetTick>
 8003e42:	1b00      	subs	r0, r0, r4
 8003e44:	2802      	cmp	r0, #2
 8003e46:	d9f6      	bls.n	8003e36 <HAL_RCC_OscConfig+0x3e2>
 8003e48:	e669      	b.n	8003b1e <HAL_RCC_OscConfig+0xca>
 8003e4a:	bf00      	nop
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	42420060 	.word	0x42420060
 8003e54:	0800621c 	.word	0x0800621c

08003e58 <HAL_RCC_GetSysClockFreq>:
{
 8003e58:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003e5a:	4b19      	ldr	r3, [pc, #100]	; (8003ec0 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8003e5c:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003e5e:	ac02      	add	r4, sp, #8
 8003e60:	f103 0510 	add.w	r5, r3, #16
 8003e64:	4622      	mov	r2, r4
 8003e66:	6818      	ldr	r0, [r3, #0]
 8003e68:	6859      	ldr	r1, [r3, #4]
 8003e6a:	3308      	adds	r3, #8
 8003e6c:	c203      	stmia	r2!, {r0, r1}
 8003e6e:	42ab      	cmp	r3, r5
 8003e70:	4614      	mov	r4, r2
 8003e72:	d1f7      	bne.n	8003e64 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003e74:	2301      	movs	r3, #1
 8003e76:	f88d 3004 	strb.w	r3, [sp, #4]
 8003e7a:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8003e7c:	4911      	ldr	r1, [pc, #68]	; (8003ec4 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003e7e:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8003e82:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003e84:	f003 020c 	and.w	r2, r3, #12
 8003e88:	2a08      	cmp	r2, #8
 8003e8a:	d117      	bne.n	8003ebc <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e8c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8003e90:	a806      	add	r0, sp, #24
 8003e92:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e94:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e96:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e9a:	d50c      	bpl.n	8003eb6 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003e9c:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003e9e:	480a      	ldr	r0, [pc, #40]	; (8003ec8 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ea0:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003ea4:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ea6:	aa06      	add	r2, sp, #24
 8003ea8:	4413      	add	r3, r2
 8003eaa:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003eae:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8003eb2:	b007      	add	sp, #28
 8003eb4:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003eb6:	4805      	ldr	r0, [pc, #20]	; (8003ecc <HAL_RCC_GetSysClockFreq+0x74>)
 8003eb8:	4350      	muls	r0, r2
 8003eba:	e7fa      	b.n	8003eb2 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8003ebc:	4802      	ldr	r0, [pc, #8]	; (8003ec8 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8003ebe:	e7f8      	b.n	8003eb2 <HAL_RCC_GetSysClockFreq+0x5a>
 8003ec0:	08005f58 	.word	0x08005f58
 8003ec4:	40021000 	.word	0x40021000
 8003ec8:	007a1200 	.word	0x007a1200
 8003ecc:	003d0900 	.word	0x003d0900

08003ed0 <HAL_RCC_ClockConfig>:
{
 8003ed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ed4:	460e      	mov	r6, r1
  assert_param(RCC_ClkInitStruct != NULL);
 8003ed6:	4604      	mov	r4, r0
 8003ed8:	b920      	cbnz	r0, 8003ee4 <HAL_RCC_ClockConfig+0x14>
 8003eda:	f240 312e 	movw	r1, #814	; 0x32e
 8003ede:	487f      	ldr	r0, [pc, #508]	; (80040dc <HAL_RCC_ClockConfig+0x20c>)
 8003ee0:	f7fd feb3 	bl	8001c4a <assert_failed>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003ee4:	6823      	ldr	r3, [r4, #0]
 8003ee6:	071d      	lsls	r5, r3, #28
 8003ee8:	d104      	bne.n	8003ef4 <HAL_RCC_ClockConfig+0x24>
 8003eea:	f240 312f 	movw	r1, #815	; 0x32f
 8003eee:	487b      	ldr	r0, [pc, #492]	; (80040dc <HAL_RCC_ClockConfig+0x20c>)
 8003ef0:	f7fd feab 	bl	8001c4a <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003ef4:	2e02      	cmp	r6, #2
 8003ef6:	d904      	bls.n	8003f02 <HAL_RCC_ClockConfig+0x32>
 8003ef8:	f44f 714c 	mov.w	r1, #816	; 0x330
 8003efc:	4877      	ldr	r0, [pc, #476]	; (80040dc <HAL_RCC_ClockConfig+0x20c>)
 8003efe:	f7fd fea4 	bl	8001c4a <assert_failed>
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003f02:	4a77      	ldr	r2, [pc, #476]	; (80040e0 <HAL_RCC_ClockConfig+0x210>)
 8003f04:	6813      	ldr	r3, [r2, #0]
 8003f06:	f003 0307 	and.w	r3, r3, #7
 8003f0a:	429e      	cmp	r6, r3
 8003f0c:	d83d      	bhi.n	8003f8a <HAL_RCC_ClockConfig+0xba>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f0e:	6823      	ldr	r3, [r4, #0]
 8003f10:	0798      	lsls	r0, r3, #30
 8003f12:	d447      	bmi.n	8003fa4 <HAL_RCC_ClockConfig+0xd4>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f14:	6823      	ldr	r3, [r4, #0]
 8003f16:	07da      	lsls	r2, r3, #31
 8003f18:	d470      	bmi.n	8003ffc <HAL_RCC_ClockConfig+0x12c>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003f1a:	4a71      	ldr	r2, [pc, #452]	; (80040e0 <HAL_RCC_ClockConfig+0x210>)
 8003f1c:	6813      	ldr	r3, [r2, #0]
 8003f1e:	f003 0307 	and.w	r3, r3, #7
 8003f22:	429e      	cmp	r6, r3
 8003f24:	f0c0 80b5 	bcc.w	8004092 <HAL_RCC_ClockConfig+0x1c2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f28:	6823      	ldr	r3, [r4, #0]
 8003f2a:	4d6e      	ldr	r5, [pc, #440]	; (80040e4 <HAL_RCC_ClockConfig+0x214>)
 8003f2c:	f013 0f04 	tst.w	r3, #4
 8003f30:	f040 80bb 	bne.w	80040aa <HAL_RCC_ClockConfig+0x1da>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f34:	6823      	ldr	r3, [r4, #0]
 8003f36:	071b      	lsls	r3, r3, #28
 8003f38:	d517      	bpl.n	8003f6a <HAL_RCC_ClockConfig+0x9a>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8003f3a:	6923      	ldr	r3, [r4, #16]
 8003f3c:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8003f40:	d00c      	beq.n	8003f5c <HAL_RCC_ClockConfig+0x8c>
 8003f42:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003f46:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8003f4a:	d007      	beq.n	8003f5c <HAL_RCC_ClockConfig+0x8c>
 8003f4c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003f50:	d004      	beq.n	8003f5c <HAL_RCC_ClockConfig+0x8c>
 8003f52:	f44f 716e 	mov.w	r1, #952	; 0x3b8
 8003f56:	4861      	ldr	r0, [pc, #388]	; (80040dc <HAL_RCC_ClockConfig+0x20c>)
 8003f58:	f7fd fe77 	bl	8001c4a <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f5c:	686b      	ldr	r3, [r5, #4]
 8003f5e:	6922      	ldr	r2, [r4, #16]
 8003f60:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003f64:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003f68:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f6a:	f7ff ff75 	bl	8003e58 <HAL_RCC_GetSysClockFreq>
 8003f6e:	686b      	ldr	r3, [r5, #4]
 8003f70:	4a5d      	ldr	r2, [pc, #372]	; (80040e8 <HAL_RCC_ClockConfig+0x218>)
 8003f72:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003f76:	5cd3      	ldrb	r3, [r2, r3]
 8003f78:	40d8      	lsrs	r0, r3
 8003f7a:	4b5c      	ldr	r3, [pc, #368]	; (80040ec <HAL_RCC_ClockConfig+0x21c>)
 8003f7c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003f7e:	2000      	movs	r0, #0
 8003f80:	f7fe fb38 	bl	80025f4 <HAL_InitTick>
  return HAL_OK;
 8003f84:	2000      	movs	r0, #0
}
 8003f86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f8a:	6813      	ldr	r3, [r2, #0]
 8003f8c:	f023 0307 	bic.w	r3, r3, #7
 8003f90:	4333      	orrs	r3, r6
 8003f92:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003f94:	6813      	ldr	r3, [r2, #0]
 8003f96:	f003 0307 	and.w	r3, r3, #7
 8003f9a:	429e      	cmp	r6, r3
 8003f9c:	d0b7      	beq.n	8003f0e <HAL_RCC_ClockConfig+0x3e>
      return HAL_ERROR;
 8003f9e:	2001      	movs	r0, #1
 8003fa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fa4:	4d4f      	ldr	r5, [pc, #316]	; (80040e4 <HAL_RCC_ClockConfig+0x214>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fa6:	f013 0f04 	tst.w	r3, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003faa:	bf1e      	ittt	ne
 8003fac:	686a      	ldrne	r2, [r5, #4]
 8003fae:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8003fb2:	606a      	strne	r2, [r5, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fb4:	0719      	lsls	r1, r3, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fb6:	bf42      	ittt	mi
 8003fb8:	686b      	ldrmi	r3, [r5, #4]
 8003fba:	f443 5360 	orrmi.w	r3, r3, #14336	; 0x3800
 8003fbe:	606b      	strmi	r3, [r5, #4]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8003fc0:	68a3      	ldr	r3, [r4, #8]
 8003fc2:	f033 0280 	bics.w	r2, r3, #128	; 0x80
 8003fc6:	d012      	beq.n	8003fee <HAL_RCC_ClockConfig+0x11e>
 8003fc8:	f023 0220 	bic.w	r2, r3, #32
 8003fcc:	2a90      	cmp	r2, #144	; 0x90
 8003fce:	d00e      	beq.n	8003fee <HAL_RCC_ClockConfig+0x11e>
 8003fd0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003fd4:	2aa0      	cmp	r2, #160	; 0xa0
 8003fd6:	d00a      	beq.n	8003fee <HAL_RCC_ClockConfig+0x11e>
 8003fd8:	f023 0210 	bic.w	r2, r3, #16
 8003fdc:	2ac0      	cmp	r2, #192	; 0xc0
 8003fde:	d006      	beq.n	8003fee <HAL_RCC_ClockConfig+0x11e>
 8003fe0:	2bf0      	cmp	r3, #240	; 0xf0
 8003fe2:	d004      	beq.n	8003fee <HAL_RCC_ClockConfig+0x11e>
 8003fe4:	f240 3156 	movw	r1, #854	; 0x356
 8003fe8:	483c      	ldr	r0, [pc, #240]	; (80040dc <HAL_RCC_ClockConfig+0x20c>)
 8003fea:	f7fd fe2e 	bl	8001c4a <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fee:	686b      	ldr	r3, [r5, #4]
 8003ff0:	68a2      	ldr	r2, [r4, #8]
 8003ff2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	606b      	str	r3, [r5, #4]
 8003ffa:	e78b      	b.n	8003f14 <HAL_RCC_ClockConfig+0x44>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003ffc:	6863      	ldr	r3, [r4, #4]
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d904      	bls.n	800400c <HAL_RCC_ClockConfig+0x13c>
 8004002:	f240 315d 	movw	r1, #861	; 0x35d
 8004006:	4835      	ldr	r0, [pc, #212]	; (80040dc <HAL_RCC_ClockConfig+0x20c>)
 8004008:	f7fd fe1f 	bl	8001c4a <assert_failed>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800400c:	6862      	ldr	r2, [r4, #4]
 800400e:	4d35      	ldr	r5, [pc, #212]	; (80040e4 <HAL_RCC_ClockConfig+0x214>)
 8004010:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004012:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004014:	d11d      	bne.n	8004052 <HAL_RCC_ClockConfig+0x182>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004016:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800401a:	d0c0      	beq.n	8003f9e <HAL_RCC_ClockConfig+0xce>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800401c:	686b      	ldr	r3, [r5, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800401e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004022:	f023 0303 	bic.w	r3, r3, #3
 8004026:	4313      	orrs	r3, r2
 8004028:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 800402a:	f7fe fb25 	bl	8002678 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800402e:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8004030:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004032:	2b01      	cmp	r3, #1
 8004034:	d115      	bne.n	8004062 <HAL_RCC_ClockConfig+0x192>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004036:	686b      	ldr	r3, [r5, #4]
 8004038:	f003 030c 	and.w	r3, r3, #12
 800403c:	2b04      	cmp	r3, #4
 800403e:	f43f af6c 	beq.w	8003f1a <HAL_RCC_ClockConfig+0x4a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004042:	f7fe fb19 	bl	8002678 <HAL_GetTick>
 8004046:	1bc0      	subs	r0, r0, r7
 8004048:	4540      	cmp	r0, r8
 800404a:	d9f4      	bls.n	8004036 <HAL_RCC_ClockConfig+0x166>
          return HAL_TIMEOUT;
 800404c:	2003      	movs	r0, #3
 800404e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004052:	2a02      	cmp	r2, #2
 8004054:	d102      	bne.n	800405c <HAL_RCC_ClockConfig+0x18c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004056:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800405a:	e7de      	b.n	800401a <HAL_RCC_ClockConfig+0x14a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800405c:	f013 0f02 	tst.w	r3, #2
 8004060:	e7db      	b.n	800401a <HAL_RCC_ClockConfig+0x14a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004062:	2b02      	cmp	r3, #2
 8004064:	d110      	bne.n	8004088 <HAL_RCC_ClockConfig+0x1b8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004066:	686b      	ldr	r3, [r5, #4]
 8004068:	f003 030c 	and.w	r3, r3, #12
 800406c:	2b08      	cmp	r3, #8
 800406e:	f43f af54 	beq.w	8003f1a <HAL_RCC_ClockConfig+0x4a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004072:	f7fe fb01 	bl	8002678 <HAL_GetTick>
 8004076:	1bc0      	subs	r0, r0, r7
 8004078:	4540      	cmp	r0, r8
 800407a:	d9f4      	bls.n	8004066 <HAL_RCC_ClockConfig+0x196>
 800407c:	e7e6      	b.n	800404c <HAL_RCC_ClockConfig+0x17c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800407e:	f7fe fafb 	bl	8002678 <HAL_GetTick>
 8004082:	1bc0      	subs	r0, r0, r7
 8004084:	4540      	cmp	r0, r8
 8004086:	d8e1      	bhi.n	800404c <HAL_RCC_ClockConfig+0x17c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004088:	686b      	ldr	r3, [r5, #4]
 800408a:	f013 0f0c 	tst.w	r3, #12
 800408e:	d1f6      	bne.n	800407e <HAL_RCC_ClockConfig+0x1ae>
 8004090:	e743      	b.n	8003f1a <HAL_RCC_ClockConfig+0x4a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004092:	6813      	ldr	r3, [r2, #0]
 8004094:	f023 0307 	bic.w	r3, r3, #7
 8004098:	4333      	orrs	r3, r6
 800409a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800409c:	6813      	ldr	r3, [r2, #0]
 800409e:	f003 0307 	and.w	r3, r3, #7
 80040a2:	429e      	cmp	r6, r3
 80040a4:	f47f af7b 	bne.w	8003f9e <HAL_RCC_ClockConfig+0xce>
 80040a8:	e73e      	b.n	8003f28 <HAL_RCC_ClockConfig+0x58>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80040aa:	68e3      	ldr	r3, [r4, #12]
 80040ac:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 80040b0:	d00c      	beq.n	80040cc <HAL_RCC_ClockConfig+0x1fc>
 80040b2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80040b6:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 80040ba:	d007      	beq.n	80040cc <HAL_RCC_ClockConfig+0x1fc>
 80040bc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80040c0:	d004      	beq.n	80040cc <HAL_RCC_ClockConfig+0x1fc>
 80040c2:	f240 31b1 	movw	r1, #945	; 0x3b1
 80040c6:	4805      	ldr	r0, [pc, #20]	; (80040dc <HAL_RCC_ClockConfig+0x20c>)
 80040c8:	f7fd fdbf 	bl	8001c4a <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040cc:	686b      	ldr	r3, [r5, #4]
 80040ce:	68e2      	ldr	r2, [r4, #12]
 80040d0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80040d4:	4313      	orrs	r3, r2
 80040d6:	606b      	str	r3, [r5, #4]
 80040d8:	e72c      	b.n	8003f34 <HAL_RCC_ClockConfig+0x64>
 80040da:	bf00      	nop
 80040dc:	0800621c 	.word	0x0800621c
 80040e0:	40022000 	.word	0x40022000
 80040e4:	40021000 	.word	0x40021000
 80040e8:	08006038 	.word	0x08006038
 80040ec:	20000608 	.word	0x20000608

080040f0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80040f0:	4b04      	ldr	r3, [pc, #16]	; (8004104 <HAL_RCC_GetPCLK1Freq+0x14>)
 80040f2:	4a05      	ldr	r2, [pc, #20]	; (8004108 <HAL_RCC_GetPCLK1Freq+0x18>)
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80040fa:	5cd3      	ldrb	r3, [r2, r3]
 80040fc:	4a03      	ldr	r2, [pc, #12]	; (800410c <HAL_RCC_GetPCLK1Freq+0x1c>)
 80040fe:	6810      	ldr	r0, [r2, #0]
}    
 8004100:	40d8      	lsrs	r0, r3
 8004102:	4770      	bx	lr
 8004104:	40021000 	.word	0x40021000
 8004108:	08006048 	.word	0x08006048
 800410c:	20000608 	.word	0x20000608

08004110 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004110:	4b04      	ldr	r3, [pc, #16]	; (8004124 <HAL_RCC_GetPCLK2Freq+0x14>)
 8004112:	4a05      	ldr	r2, [pc, #20]	; (8004128 <HAL_RCC_GetPCLK2Freq+0x18>)
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800411a:	5cd3      	ldrb	r3, [r2, r3]
 800411c:	4a03      	ldr	r2, [pc, #12]	; (800412c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800411e:	6810      	ldr	r0, [r2, #0]
} 
 8004120:	40d8      	lsrs	r0, r3
 8004122:	4770      	bx	lr
 8004124:	40021000 	.word	0x40021000
 8004128:	08006048 	.word	0x08006048
 800412c:	20000608 	.word	0x20000608

08004130 <HAL_RCCEx_PeriphCLKConfig>:
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004130:	6803      	ldr	r3, [r0, #0]
{
 8004132:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004136:	f013 0f13 	tst.w	r3, #19
{
 800413a:	4605      	mov	r5, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800413c:	d103      	bne.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x16>
 800413e:	217c      	movs	r1, #124	; 0x7c
 8004140:	4845      	ldr	r0, [pc, #276]	; (8004258 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8004142:	f7fd fd82 	bl	8001c4a <assert_failed>
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004146:	682b      	ldr	r3, [r5, #0]
 8004148:	07d9      	lsls	r1, r3, #31
 800414a:	d528      	bpl.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x6e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800414c:	686b      	ldr	r3, [r5, #4]
 800414e:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8004152:	d003      	beq.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x2c>
 8004154:	2182      	movs	r1, #130	; 0x82
 8004156:	4840      	ldr	r0, [pc, #256]	; (8004258 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8004158:	f7fd fd77 	bl	8001c4a <assert_failed>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800415c:	4c3f      	ldr	r4, [pc, #252]	; (800425c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 800415e:	69e3      	ldr	r3, [r4, #28]
 8004160:	00da      	lsls	r2, r3, #3
 8004162:	d444      	bmi.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0xbe>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8004164:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8004166:	69e3      	ldr	r3, [r4, #28]
 8004168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800416c:	61e3      	str	r3, [r4, #28]
 800416e:	69e3      	ldr	r3, [r4, #28]
 8004170:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004174:	9301      	str	r3, [sp, #4]
 8004176:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004178:	4e39      	ldr	r6, [pc, #228]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800417a:	6833      	ldr	r3, [r6, #0]
 800417c:	05db      	lsls	r3, r3, #23
 800417e:	d538      	bpl.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004180:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004182:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8004186:	d148      	bne.n	800421a <HAL_RCCEx_PeriphCLKConfig+0xea>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004188:	6a23      	ldr	r3, [r4, #32]
 800418a:	686a      	ldr	r2, [r5, #4]
 800418c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004190:	4313      	orrs	r3, r2
 8004192:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004194:	b11f      	cbz	r7, 800419e <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004196:	69e3      	ldr	r3, [r4, #28]
 8004198:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800419c:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800419e:	682b      	ldr	r3, [r5, #0]
 80041a0:	079b      	lsls	r3, r3, #30
 80041a2:	d50e      	bpl.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 80041a4:	68ab      	ldr	r3, [r5, #8]
 80041a6:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 80041aa:	d003      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x84>
 80041ac:	21c9      	movs	r1, #201	; 0xc9
 80041ae:	482a      	ldr	r0, [pc, #168]	; (8004258 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 80041b0:	f7fd fd4b 	bl	8001c4a <assert_failed>
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041b4:	4a29      	ldr	r2, [pc, #164]	; (800425c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80041b6:	68a9      	ldr	r1, [r5, #8]
 80041b8:	6853      	ldr	r3, [r2, #4]
 80041ba:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80041be:	430b      	orrs	r3, r1
 80041c0:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80041c2:	6828      	ldr	r0, [r5, #0]
 80041c4:	f010 0010 	ands.w	r0, r0, #16
 80041c8:	d024      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 80041ca:	68eb      	ldr	r3, [r5, #12]
 80041cc:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 80041d0:	d004      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0xac>
 80041d2:	f240 1125 	movw	r1, #293	; 0x125
 80041d6:	4820      	ldr	r0, [pc, #128]	; (8004258 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 80041d8:	f7fd fd37 	bl	8001c4a <assert_failed>
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041dc:	4a1f      	ldr	r2, [pc, #124]	; (800425c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80041de:	68e9      	ldr	r1, [r5, #12]
 80041e0:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80041e2:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041e4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80041e8:	430b      	orrs	r3, r1
 80041ea:	6053      	str	r3, [r2, #4]
 80041ec:	e012      	b.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    FlagStatus       pwrclkchanged = RESET;
 80041ee:	2700      	movs	r7, #0
 80041f0:	e7c2      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x48>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041f2:	6833      	ldr	r3, [r6, #0]
 80041f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041f8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80041fa:	f7fe fa3d 	bl	8002678 <HAL_GetTick>
 80041fe:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004200:	6833      	ldr	r3, [r6, #0]
 8004202:	05d8      	lsls	r0, r3, #23
 8004204:	d4bc      	bmi.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x50>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004206:	f7fe fa37 	bl	8002678 <HAL_GetTick>
 800420a:	eba0 0008 	sub.w	r0, r0, r8
 800420e:	2864      	cmp	r0, #100	; 0x64
 8004210:	d9f6      	bls.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0xd0>
          return HAL_TIMEOUT;
 8004212:	2003      	movs	r0, #3
}
 8004214:	b002      	add	sp, #8
 8004216:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800421a:	686a      	ldr	r2, [r5, #4]
 800421c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8004220:	4293      	cmp	r3, r2
 8004222:	d0b1      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_BACKUPRESET_FORCE();
 8004224:	2001      	movs	r0, #1
 8004226:	4a0f      	ldr	r2, [pc, #60]	; (8004264 <HAL_RCCEx_PeriphCLKConfig+0x134>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004228:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800422a:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800422c:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800422e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004232:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8004234:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004236:	07d9      	lsls	r1, r3, #31
 8004238:	d5a6      	bpl.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x58>
        tickstart = HAL_GetTick();
 800423a:	f7fe fa1d 	bl	8002678 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800423e:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8004242:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004244:	6a23      	ldr	r3, [r4, #32]
 8004246:	079a      	lsls	r2, r3, #30
 8004248:	d49e      	bmi.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x58>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800424a:	f7fe fa15 	bl	8002678 <HAL_GetTick>
 800424e:	1b80      	subs	r0, r0, r6
 8004250:	4540      	cmp	r0, r8
 8004252:	d9f7      	bls.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8004254:	e7dd      	b.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004256:	bf00      	nop
 8004258:	08006254 	.word	0x08006254
 800425c:	40021000 	.word	0x40021000
 8004260:	40007000 	.word	0x40007000
 8004264:	42420440 	.word	0x42420440

08004268 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004268:	6a03      	ldr	r3, [r0, #32]
{
 800426a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800426e:	f023 0301 	bic.w	r3, r3, #1
 8004272:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004274:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004276:	f8d0 8004 	ldr.w	r8, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800427a:	6986      	ldr	r6, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800427c:	680b      	ldr	r3, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800427e:	f026 0673 	bic.w	r6, r6, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8004282:	431e      	orrs	r6, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004284:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8004286:	f024 0402 	bic.w	r4, r4, #2
  tmpccer |= OC_Config->OCPolarity;
 800428a:	431c      	orrs	r4, r3

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800428c:	4b1a      	ldr	r3, [pc, #104]	; (80042f8 <TIM_OC1_SetConfig+0x90>)
{
 800428e:	4605      	mov	r5, r0
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004290:	4298      	cmp	r0, r3
{
 8004292:	460f      	mov	r7, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004294:	d127      	bne.n	80042e6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8004296:	68cb      	ldr	r3, [r1, #12]
 8004298:	f033 0308 	bics.w	r3, r3, #8
 800429c:	d004      	beq.n	80042a8 <TIM_OC1_SetConfig+0x40>
 800429e:	f241 213f 	movw	r1, #4671	; 0x123f
 80042a2:	4816      	ldr	r0, [pc, #88]	; (80042fc <TIM_OC1_SetConfig+0x94>)
 80042a4:	f7fd fcd1 	bl	8001c4a <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80042a8:	68fb      	ldr	r3, [r7, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80042aa:	f024 0408 	bic.w	r4, r4, #8
    tmpccer |= OC_Config->OCNPolarity;
 80042ae:	431c      	orrs	r4, r3
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80042b0:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC1NE;
 80042b2:	f024 0404 	bic.w	r4, r4, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80042b6:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 80042ba:	d004      	beq.n	80042c6 <TIM_OC1_SetConfig+0x5e>
 80042bc:	f241 214c 	movw	r1, #4684	; 0x124c
 80042c0:	480e      	ldr	r0, [pc, #56]	; (80042fc <TIM_OC1_SetConfig+0x94>)
 80042c2:	f7fd fcc2 	bl	8001c4a <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 80042cc:	d004      	beq.n	80042d8 <TIM_OC1_SetConfig+0x70>
 80042ce:	f241 214d 	movw	r1, #4685	; 0x124d
 80042d2:	480a      	ldr	r0, [pc, #40]	; (80042fc <TIM_OC1_SetConfig+0x94>)
 80042d4:	f7fd fcb9 	bl	8001c4a <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80042dc:	f428 7840 	bic.w	r8, r8, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80042e0:	4313      	orrs	r3, r2
 80042e2:	ea43 0808 	orr.w	r8, r3, r8

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042e6:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 80042e8:	f8c5 8004 	str.w	r8, [r5, #4]
  TIMx->CCMR1 = tmpccmrx;
 80042ec:	61ae      	str	r6, [r5, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80042ee:	636b      	str	r3, [r5, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042f0:	622c      	str	r4, [r5, #32]
 80042f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042f6:	bf00      	nop
 80042f8:	40012c00 	.word	0x40012c00
 80042fc:	0800628f 	.word	0x0800628f

08004300 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004300:	6a03      	ldr	r3, [r0, #32]
{
 8004302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004306:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800430a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800430c:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800430e:	f8d0 8004 	ldr.w	r8, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004312:	69c6      	ldr	r6, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004314:	680b      	ldr	r3, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004316:	f026 0673 	bic.w	r6, r6, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800431a:	431e      	orrs	r6, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800431c:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800431e:	f424 7400 	bic.w	r4, r4, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004322:	ea44 2403 	orr.w	r4, r4, r3, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004326:	4b1b      	ldr	r3, [pc, #108]	; (8004394 <TIM_OC3_SetConfig+0x94>)
{
 8004328:	4605      	mov	r5, r0
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800432a:	4298      	cmp	r0, r3
{
 800432c:	460f      	mov	r7, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800432e:	d128      	bne.n	8004382 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8004330:	68cb      	ldr	r3, [r1, #12]
 8004332:	f033 0308 	bics.w	r3, r3, #8
 8004336:	d004      	beq.n	8004342 <TIM_OC3_SetConfig+0x42>
 8004338:	f241 21d4 	movw	r1, #4820	; 0x12d4
 800433c:	4816      	ldr	r0, [pc, #88]	; (8004398 <TIM_OC3_SetConfig+0x98>)
 800433e:	f7fd fc84 	bl	8001c4a <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004342:	68fb      	ldr	r3, [r7, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8004344:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004348:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800434c:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC3NE;
 800434e:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8004352:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8004356:	d004      	beq.n	8004362 <TIM_OC3_SetConfig+0x62>
 8004358:	f241 21e1 	movw	r1, #4833	; 0x12e1
 800435c:	480e      	ldr	r0, [pc, #56]	; (8004398 <TIM_OC3_SetConfig+0x98>)
 800435e:	f7fd fc74 	bl	8001c4a <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8004368:	d004      	beq.n	8004374 <TIM_OC3_SetConfig+0x74>
 800436a:	f241 21e2 	movw	r1, #4834	; 0x12e2
 800436e:	480a      	ldr	r0, [pc, #40]	; (8004398 <TIM_OC3_SetConfig+0x98>)
 8004370:	f7fd fc6b 	bl	8001c4a <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004374:	697b      	ldr	r3, [r7, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004376:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004378:	f428 5840 	bic.w	r8, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800437c:	4313      	orrs	r3, r2
 800437e:	ea48 1803 	orr.w	r8, r8, r3, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004382:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 8004384:	f8c5 8004 	str.w	r8, [r5, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004388:	61ee      	str	r6, [r5, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800438a:	63eb      	str	r3, [r5, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800438c:	622c      	str	r4, [r5, #32]
 800438e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004392:	bf00      	nop
 8004394:	40012c00 	.word	0x40012c00
 8004398:	0800628f 	.word	0x0800628f

0800439c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800439c:	6a03      	ldr	r3, [r0, #32]
{
 800439e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043a6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043a8:	6a05      	ldr	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043aa:	f8d0 8004 	ldr.w	r8, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043ae:	69c7      	ldr	r7, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043b0:	680b      	ldr	r3, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043b2:	f427 47e6 	bic.w	r7, r7, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043b6:	ea47 2703 	orr.w	r7, r7, r3, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043ba:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80043bc:	f425 5500 	bic.w	r5, r5, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043c0:	ea45 3503 	orr.w	r5, r5, r3, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80043c4:	4b0d      	ldr	r3, [pc, #52]	; (80043fc <TIM_OC4_SetConfig+0x60>)
{
 80043c6:	4604      	mov	r4, r0
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80043c8:	4298      	cmp	r0, r3
{
 80043ca:	460e      	mov	r6, r1
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80043cc:	d10d      	bne.n	80043ea <TIM_OC4_SetConfig+0x4e>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80043ce:	694b      	ldr	r3, [r1, #20]
 80043d0:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 80043d4:	d004      	beq.n	80043e0 <TIM_OC4_SetConfig+0x44>
 80043d6:	f241 311f 	movw	r1, #4895	; 0x131f
 80043da:	4809      	ldr	r0, [pc, #36]	; (8004400 <TIM_OC4_SetConfig+0x64>)
 80043dc:	f7fd fc35 	bl	8001c4a <assert_failed>

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80043e0:	6973      	ldr	r3, [r6, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80043e2:	f428 4880 	bic.w	r8, r8, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80043e6:	ea48 1883 	orr.w	r8, r8, r3, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80043ea:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 80043ec:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 80043f0:	61e7      	str	r7, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80043f2:	6423      	str	r3, [r4, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043f4:	6225      	str	r5, [r4, #32]
 80043f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043fa:	bf00      	nop
 80043fc:	40012c00 	.word	0x40012c00
 8004400:	0800628f 	.word	0x0800628f

08004404 <HAL_TIM_Base_Start>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004404:	6803      	ldr	r3, [r0, #0]
 8004406:	4a11      	ldr	r2, [pc, #68]	; (800444c <HAL_TIM_Base_Start+0x48>)
{
 8004408:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800440a:	4293      	cmp	r3, r2
{
 800440c:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800440e:	d00f      	beq.n	8004430 <HAL_TIM_Base_Start+0x2c>
 8004410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004414:	d00c      	beq.n	8004430 <HAL_TIM_Base_Start+0x2c>
 8004416:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800441a:	4293      	cmp	r3, r2
 800441c:	d008      	beq.n	8004430 <HAL_TIM_Base_Start+0x2c>
 800441e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004422:	4293      	cmp	r3, r2
 8004424:	d004      	beq.n	8004430 <HAL_TIM_Base_Start+0x2c>
 8004426:	f240 1133 	movw	r1, #307	; 0x133
 800442a:	4809      	ldr	r0, [pc, #36]	; (8004450 <HAL_TIM_Base_Start+0x4c>)
 800442c:	f7fd fc0d 	bl	8001c4a <assert_failed>
  htim->State= HAL_TIM_STATE_BUSY;
 8004430:	2302      	movs	r3, #2
  __HAL_TIM_ENABLE(htim);
 8004432:	6822      	ldr	r2, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8004434:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 8004438:	6813      	ldr	r3, [r2, #0]
}
 800443a:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 800443c:	f043 0301 	orr.w	r3, r3, #1
 8004440:	6013      	str	r3, [r2, #0]
  htim->State= HAL_TIM_STATE_READY;
 8004442:	2301      	movs	r3, #1
 8004444:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004448:	bd10      	pop	{r4, pc}
 800444a:	bf00      	nop
 800444c:	40012c00 	.word	0x40012c00
 8004450:	0800628f 	.word	0x0800628f

08004454 <HAL_TIM_Base_Start_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004454:	6803      	ldr	r3, [r0, #0]
 8004456:	4a10      	ldr	r2, [pc, #64]	; (8004498 <HAL_TIM_Base_Start_IT+0x44>)
{
 8004458:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800445a:	4293      	cmp	r3, r2
{
 800445c:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800445e:	d00f      	beq.n	8004480 <HAL_TIM_Base_Start_IT+0x2c>
 8004460:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004464:	d00c      	beq.n	8004480 <HAL_TIM_Base_Start_IT+0x2c>
 8004466:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800446a:	4293      	cmp	r3, r2
 800446c:	d008      	beq.n	8004480 <HAL_TIM_Base_Start_IT+0x2c>
 800446e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004472:	4293      	cmp	r3, r2
 8004474:	d004      	beq.n	8004480 <HAL_TIM_Base_Start_IT+0x2c>
 8004476:	f240 1161 	movw	r1, #353	; 0x161
 800447a:	4808      	ldr	r0, [pc, #32]	; (800449c <HAL_TIM_Base_Start_IT+0x48>)
 800447c:	f7fd fbe5 	bl	8001c4a <assert_failed>
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004480:	6823      	ldr	r3, [r4, #0]
}
 8004482:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004484:	68da      	ldr	r2, [r3, #12]
 8004486:	f042 0201 	orr.w	r2, r2, #1
 800448a:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	f042 0201 	orr.w	r2, r2, #1
 8004492:	601a      	str	r2, [r3, #0]
}
 8004494:	bd10      	pop	{r4, pc}
 8004496:	bf00      	nop
 8004498:	40012c00 	.word	0x40012c00
 800449c:	0800628f 	.word	0x0800628f

080044a0 <HAL_TIM_OC_MspInit>:
 80044a0:	4770      	bx	lr

080044a2 <HAL_TIM_PWM_MspInit>:
 80044a2:	4770      	bx	lr

080044a4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80044a4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80044a8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80044aa:	2b01      	cmp	r3, #1
{
 80044ac:	4605      	mov	r5, r0
 80044ae:	460c      	mov	r4, r1
 80044b0:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80044b4:	d02e      	beq.n	8004514 <HAL_TIM_ConfigClockSource+0x70>
 80044b6:	2301      	movs	r3, #1
 80044b8:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80044bc:	680b      	ldr	r3, [r1, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80044be:	f885 003d 	strb.w	r0, [r5, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80044c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044c6:	d00c      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0x3e>
 80044c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044cc:	d009      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0x3e>
 80044ce:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 80044d2:	d006      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0x3e>
 80044d4:	2b40      	cmp	r3, #64	; 0x40
 80044d6:	d004      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0x3e>
 80044d8:	f640 7171 	movw	r1, #3953	; 0xf71
 80044dc:	48b5      	ldr	r0, [pc, #724]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 80044de:	f7fd fbb4 	bl	8001c4a <assert_failed>
  tmpsmcr = htim->Instance->SMCR;
 80044e2:	682b      	ldr	r3, [r5, #0]
 80044e4:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044e6:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80044ea:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80044ee:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80044f0:	6822      	ldr	r2, [r4, #0]
 80044f2:	2a40      	cmp	r2, #64	; 0x40
 80044f4:	f000 8162 	beq.w	80047bc <HAL_TIM_ConfigClockSource+0x318>
 80044f8:	d82c      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0xb0>
 80044fa:	2a10      	cmp	r2, #16
 80044fc:	f000 81b9 	beq.w	8004872 <HAL_TIM_ConfigClockSource+0x3ce>
 8004500:	d809      	bhi.n	8004516 <HAL_TIM_ConfigClockSource+0x72>
 8004502:	2a00      	cmp	r2, #0
 8004504:	f000 819b 	beq.w	800483e <HAL_TIM_ConfigClockSource+0x39a>
  htim->State = HAL_TIM_STATE_READY;
 8004508:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800450a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800450c:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004510:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
}
 8004514:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8004516:	2a20      	cmp	r2, #32
 8004518:	f000 81c5 	beq.w	80048a6 <HAL_TIM_ConfigClockSource+0x402>
 800451c:	2a30      	cmp	r2, #48	; 0x30
 800451e:	d1f3      	bne.n	8004508 <HAL_TIM_ConfigClockSource+0x64>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8004520:	4aa5      	ldr	r2, [pc, #660]	; (80047b8 <HAL_TIM_ConfigClockSource+0x314>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d00f      	beq.n	8004546 <HAL_TIM_ConfigClockSource+0xa2>
 8004526:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800452a:	d00c      	beq.n	8004546 <HAL_TIM_ConfigClockSource+0xa2>
 800452c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004530:	4293      	cmp	r3, r2
 8004532:	d008      	beq.n	8004546 <HAL_TIM_ConfigClockSource+0xa2>
 8004534:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004538:	4293      	cmp	r3, r2
 800453a:	d004      	beq.n	8004546 <HAL_TIM_ConfigClockSource+0xa2>
 800453c:	f640 71f9 	movw	r1, #4089	; 0xff9
 8004540:	489c      	ldr	r0, [pc, #624]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 8004542:	f7fd fb82 	bl	8001c4a <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8004546:	682a      	ldr	r2, [r5, #0]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8004548:	6893      	ldr	r3, [r2, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800454a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800454e:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 8004552:	e0a9      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x204>
  switch (sClockSourceConfig->ClockSource)
 8004554:	2a70      	cmp	r2, #112	; 0x70
 8004556:	f000 80a9 	beq.w	80046ac <HAL_TIM_ConfigClockSource+0x208>
 800455a:	d846      	bhi.n	80045ea <HAL_TIM_ConfigClockSource+0x146>
 800455c:	2a50      	cmp	r2, #80	; 0x50
 800455e:	f000 80e7 	beq.w	8004730 <HAL_TIM_ConfigClockSource+0x28c>
 8004562:	2a60      	cmp	r2, #96	; 0x60
 8004564:	d1d0      	bne.n	8004508 <HAL_TIM_ConfigClockSource+0x64>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004566:	4a94      	ldr	r2, [pc, #592]	; (80047b8 <HAL_TIM_ConfigClockSource+0x314>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d00f      	beq.n	800458c <HAL_TIM_ConfigClockSource+0xe8>
 800456c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004570:	d00c      	beq.n	800458c <HAL_TIM_ConfigClockSource+0xe8>
 8004572:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004576:	4293      	cmp	r3, r2
 8004578:	d008      	beq.n	800458c <HAL_TIM_ConfigClockSource+0xe8>
 800457a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800457e:	4293      	cmp	r3, r2
 8004580:	d004      	beq.n	800458c <HAL_TIM_ConfigClockSource+0xe8>
 8004582:	f640 71c3 	movw	r1, #4035	; 0xfc3
 8004586:	488b      	ldr	r0, [pc, #556]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 8004588:	f7fd fb5f 	bl	8001c4a <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800458c:	6863      	ldr	r3, [r4, #4]
 800458e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004592:	d009      	beq.n	80045a8 <HAL_TIM_ConfigClockSource+0x104>
 8004594:	f033 0202 	bics.w	r2, r3, #2
 8004598:	d006      	beq.n	80045a8 <HAL_TIM_ConfigClockSource+0x104>
 800459a:	2b0a      	cmp	r3, #10
 800459c:	d004      	beq.n	80045a8 <HAL_TIM_ConfigClockSource+0x104>
 800459e:	f640 71c6 	movw	r1, #4038	; 0xfc6
 80045a2:	4884      	ldr	r0, [pc, #528]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 80045a4:	f7fd fb51 	bl	8001c4a <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80045a8:	68e3      	ldr	r3, [r4, #12]
 80045aa:	2b0f      	cmp	r3, #15
 80045ac:	d904      	bls.n	80045b8 <HAL_TIM_ConfigClockSource+0x114>
 80045ae:	f640 71c7 	movw	r1, #4039	; 0xfc7
 80045b2:	4880      	ldr	r0, [pc, #512]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 80045b4:	f7fd fb49 	bl	8001c4a <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045b8:	682b      	ldr	r3, [r5, #0]
 80045ba:	6866      	ldr	r6, [r4, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045bc:	6a18      	ldr	r0, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045be:	68e4      	ldr	r4, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045c0:	f020 0010 	bic.w	r0, r0, #16
 80045c4:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045c6:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80045c8:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045ca:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045ce:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80045d2:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045d6:	ea41 3104 	orr.w	r1, r1, r4, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80045da:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80045dc:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80045de:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80045e0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80045e4:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80045e8:	e0e2      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x30c>
  switch (sClockSourceConfig->ClockSource)
 80045ea:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80045ee:	d044      	beq.n	800467a <HAL_TIM_ConfigClockSource+0x1d6>
 80045f0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80045f4:	d188      	bne.n	8004508 <HAL_TIM_ConfigClockSource+0x64>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 80045f6:	4a70      	ldr	r2, [pc, #448]	; (80047b8 <HAL_TIM_ConfigClockSource+0x314>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d00f      	beq.n	800461c <HAL_TIM_ConfigClockSource+0x178>
 80045fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004600:	d00c      	beq.n	800461c <HAL_TIM_ConfigClockSource+0x178>
 8004602:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004606:	4293      	cmp	r3, r2
 8004608:	d008      	beq.n	800461c <HAL_TIM_ConfigClockSource+0x178>
 800460a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800460e:	4293      	cmp	r3, r2
 8004610:	d004      	beq.n	800461c <HAL_TIM_ConfigClockSource+0x178>
 8004612:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8004616:	4867      	ldr	r0, [pc, #412]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 8004618:	f7fd fb17 	bl	8001c4a <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800461c:	68a3      	ldr	r3, [r4, #8]
 800461e:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8004622:	d004      	beq.n	800462e <HAL_TIM_ConfigClockSource+0x18a>
 8004624:	f640 71a3 	movw	r1, #4003	; 0xfa3
 8004628:	4862      	ldr	r0, [pc, #392]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 800462a:	f7fd fb0e 	bl	8001c4a <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800462e:	6863      	ldr	r3, [r4, #4]
 8004630:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004634:	d009      	beq.n	800464a <HAL_TIM_ConfigClockSource+0x1a6>
 8004636:	f033 0202 	bics.w	r2, r3, #2
 800463a:	d006      	beq.n	800464a <HAL_TIM_ConfigClockSource+0x1a6>
 800463c:	2b0a      	cmp	r3, #10
 800463e:	d004      	beq.n	800464a <HAL_TIM_ConfigClockSource+0x1a6>
 8004640:	f640 71a4 	movw	r1, #4004	; 0xfa4
 8004644:	485b      	ldr	r0, [pc, #364]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 8004646:	f7fd fb00 	bl	8001c4a <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800464a:	68e3      	ldr	r3, [r4, #12]
 800464c:	2b0f      	cmp	r3, #15
 800464e:	d904      	bls.n	800465a <HAL_TIM_ConfigClockSource+0x1b6>
 8004650:	f640 71a5 	movw	r1, #4005	; 0xfa5
 8004654:	4857      	ldr	r0, [pc, #348]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 8004656:	f7fd faf8 	bl	8001c4a <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 800465a:	682a      	ldr	r2, [r5, #0]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800465c:	6860      	ldr	r0, [r4, #4]
 800465e:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr = TIMx->SMCR;
 8004660:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004662:	4303      	orrs	r3, r0
 8004664:	68e0      	ldr	r0, [r4, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004666:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800466a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800466e:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004670:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004672:	6893      	ldr	r3, [r2, #8]
 8004674:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004678:	e016      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x204>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800467a:	4a4f      	ldr	r2, [pc, #316]	; (80047b8 <HAL_TIM_ConfigClockSource+0x314>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d00f      	beq.n	80046a0 <HAL_TIM_ConfigClockSource+0x1fc>
 8004680:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004684:	d00c      	beq.n	80046a0 <HAL_TIM_ConfigClockSource+0x1fc>
 8004686:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800468a:	4293      	cmp	r3, r2
 800468c:	d008      	beq.n	80046a0 <HAL_TIM_ConfigClockSource+0x1fc>
 800468e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004692:	4293      	cmp	r3, r2
 8004694:	d004      	beq.n	80046a0 <HAL_TIM_ConfigClockSource+0x1fc>
 8004696:	f640 717d 	movw	r1, #3965	; 0xf7d
 800469a:	4846      	ldr	r0, [pc, #280]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 800469c:	f7fd fad5 	bl	8001c4a <assert_failed>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80046a0:	682a      	ldr	r2, [r5, #0]
 80046a2:	6893      	ldr	r3, [r2, #8]
 80046a4:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 80046a8:	6093      	str	r3, [r2, #8]
 80046aa:	e72d      	b.n	8004508 <HAL_TIM_ConfigClockSource+0x64>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 80046ac:	4a42      	ldr	r2, [pc, #264]	; (80047b8 <HAL_TIM_ConfigClockSource+0x314>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d00f      	beq.n	80046d2 <HAL_TIM_ConfigClockSource+0x22e>
 80046b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046b6:	d00c      	beq.n	80046d2 <HAL_TIM_ConfigClockSource+0x22e>
 80046b8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80046bc:	4293      	cmp	r3, r2
 80046be:	d008      	beq.n	80046d2 <HAL_TIM_ConfigClockSource+0x22e>
 80046c0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d004      	beq.n	80046d2 <HAL_TIM_ConfigClockSource+0x22e>
 80046c8:	f640 7186 	movw	r1, #3974	; 0xf86
 80046cc:	4839      	ldr	r0, [pc, #228]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 80046ce:	f7fd fabc 	bl	8001c4a <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80046d2:	68a3      	ldr	r3, [r4, #8]
 80046d4:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 80046d8:	d004      	beq.n	80046e4 <HAL_TIM_ConfigClockSource+0x240>
 80046da:	f640 7189 	movw	r1, #3977	; 0xf89
 80046de:	4835      	ldr	r0, [pc, #212]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 80046e0:	f7fd fab3 	bl	8001c4a <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80046e4:	6863      	ldr	r3, [r4, #4]
 80046e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046ea:	d009      	beq.n	8004700 <HAL_TIM_ConfigClockSource+0x25c>
 80046ec:	f033 0202 	bics.w	r2, r3, #2
 80046f0:	d006      	beq.n	8004700 <HAL_TIM_ConfigClockSource+0x25c>
 80046f2:	2b0a      	cmp	r3, #10
 80046f4:	d004      	beq.n	8004700 <HAL_TIM_ConfigClockSource+0x25c>
 80046f6:	f640 718a 	movw	r1, #3978	; 0xf8a
 80046fa:	482e      	ldr	r0, [pc, #184]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 80046fc:	f7fd faa5 	bl	8001c4a <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004700:	68e3      	ldr	r3, [r4, #12]
 8004702:	2b0f      	cmp	r3, #15
 8004704:	d904      	bls.n	8004710 <HAL_TIM_ConfigClockSource+0x26c>
 8004706:	f640 718b 	movw	r1, #3979	; 0xf8b
 800470a:	482a      	ldr	r0, [pc, #168]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 800470c:	f7fd fa9d 	bl	8001c4a <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8004710:	682a      	ldr	r2, [r5, #0]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004712:	6860      	ldr	r0, [r4, #4]
 8004714:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr = TIMx->SMCR;
 8004716:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004718:	4303      	orrs	r3, r0
 800471a:	68e0      	ldr	r0, [r4, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800471c:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004720:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8004724:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8004726:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8004728:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800472a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800472e:	e7bb      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x204>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004730:	4a21      	ldr	r2, [pc, #132]	; (80047b8 <HAL_TIM_ConfigClockSource+0x314>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d00f      	beq.n	8004756 <HAL_TIM_ConfigClockSource+0x2b2>
 8004736:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800473a:	d00c      	beq.n	8004756 <HAL_TIM_ConfigClockSource+0x2b2>
 800473c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004740:	4293      	cmp	r3, r2
 8004742:	d008      	beq.n	8004756 <HAL_TIM_ConfigClockSource+0x2b2>
 8004744:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004748:	4293      	cmp	r3, r2
 800474a:	d004      	beq.n	8004756 <HAL_TIM_ConfigClockSource+0x2b2>
 800474c:	f640 71b4 	movw	r1, #4020	; 0xfb4
 8004750:	4818      	ldr	r0, [pc, #96]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 8004752:	f7fd fa7a 	bl	8001c4a <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004756:	6863      	ldr	r3, [r4, #4]
 8004758:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800475c:	d009      	beq.n	8004772 <HAL_TIM_ConfigClockSource+0x2ce>
 800475e:	f033 0202 	bics.w	r2, r3, #2
 8004762:	d006      	beq.n	8004772 <HAL_TIM_ConfigClockSource+0x2ce>
 8004764:	2b0a      	cmp	r3, #10
 8004766:	d004      	beq.n	8004772 <HAL_TIM_ConfigClockSource+0x2ce>
 8004768:	f640 71b7 	movw	r1, #4023	; 0xfb7
 800476c:	4811      	ldr	r0, [pc, #68]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 800476e:	f7fd fa6c 	bl	8001c4a <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004772:	68e3      	ldr	r3, [r4, #12]
 8004774:	2b0f      	cmp	r3, #15
 8004776:	d904      	bls.n	8004782 <HAL_TIM_ConfigClockSource+0x2de>
 8004778:	f640 71b8 	movw	r1, #4024	; 0xfb8
 800477c:	480d      	ldr	r0, [pc, #52]	; (80047b4 <HAL_TIM_ConfigClockSource+0x310>)
 800477e:	f7fd fa64 	bl	8001c4a <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004782:	682b      	ldr	r3, [r5, #0]
 8004784:	6861      	ldr	r1, [r4, #4]
  tmpccer = TIMx->CCER;
 8004786:	6a18      	ldr	r0, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004788:	68e6      	ldr	r6, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800478a:	6a1c      	ldr	r4, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800478c:	f020 000a 	bic.w	r0, r0, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004790:	f024 0401 	bic.w	r4, r4, #1
 8004794:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004796:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8004798:	4301      	orrs	r1, r0
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800479a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800479e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80047a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047a4:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80047a6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80047a8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80047ac:	f042 0257 	orr.w	r2, r2, #87	; 0x57
   TIMx->SMCR = tmpsmcr;
 80047b0:	609a      	str	r2, [r3, #8]
 80047b2:	e6a9      	b.n	8004508 <HAL_TIM_ConfigClockSource+0x64>
 80047b4:	0800628f 	.word	0x0800628f
 80047b8:	40012c00 	.word	0x40012c00
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80047bc:	4a47      	ldr	r2, [pc, #284]	; (80048dc <HAL_TIM_ConfigClockSource+0x438>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d00f      	beq.n	80047e2 <HAL_TIM_ConfigClockSource+0x33e>
 80047c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047c6:	d00c      	beq.n	80047e2 <HAL_TIM_ConfigClockSource+0x33e>
 80047c8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d008      	beq.n	80047e2 <HAL_TIM_ConfigClockSource+0x33e>
 80047d0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d004      	beq.n	80047e2 <HAL_TIM_ConfigClockSource+0x33e>
 80047d8:	f640 71d2 	movw	r1, #4050	; 0xfd2
 80047dc:	4840      	ldr	r0, [pc, #256]	; (80048e0 <HAL_TIM_ConfigClockSource+0x43c>)
 80047de:	f7fd fa34 	bl	8001c4a <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80047e2:	6863      	ldr	r3, [r4, #4]
 80047e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047e8:	d009      	beq.n	80047fe <HAL_TIM_ConfigClockSource+0x35a>
 80047ea:	f033 0202 	bics.w	r2, r3, #2
 80047ee:	d006      	beq.n	80047fe <HAL_TIM_ConfigClockSource+0x35a>
 80047f0:	2b0a      	cmp	r3, #10
 80047f2:	d004      	beq.n	80047fe <HAL_TIM_ConfigClockSource+0x35a>
 80047f4:	f640 71d5 	movw	r1, #4053	; 0xfd5
 80047f8:	4839      	ldr	r0, [pc, #228]	; (80048e0 <HAL_TIM_ConfigClockSource+0x43c>)
 80047fa:	f7fd fa26 	bl	8001c4a <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80047fe:	68e3      	ldr	r3, [r4, #12]
 8004800:	2b0f      	cmp	r3, #15
 8004802:	d904      	bls.n	800480e <HAL_TIM_ConfigClockSource+0x36a>
 8004804:	f640 71d6 	movw	r1, #4054	; 0xfd6
 8004808:	4835      	ldr	r0, [pc, #212]	; (80048e0 <HAL_TIM_ConfigClockSource+0x43c>)
 800480a:	f7fd fa1e 	bl	8001c4a <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800480e:	682b      	ldr	r3, [r5, #0]
 8004810:	6861      	ldr	r1, [r4, #4]
  tmpccer = TIMx->CCER;
 8004812:	6a18      	ldr	r0, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004814:	68e6      	ldr	r6, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004816:	6a1c      	ldr	r4, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004818:	f020 000a 	bic.w	r0, r0, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800481c:	f024 0401 	bic.w	r4, r4, #1
 8004820:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004822:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8004824:	4301      	orrs	r1, r0
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004826:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800482a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800482e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004830:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8004832:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004834:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004838:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 800483c:	e7b8      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x30c>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800483e:	4a27      	ldr	r2, [pc, #156]	; (80048dc <HAL_TIM_ConfigClockSource+0x438>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d00f      	beq.n	8004864 <HAL_TIM_ConfigClockSource+0x3c0>
 8004844:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004848:	d00c      	beq.n	8004864 <HAL_TIM_ConfigClockSource+0x3c0>
 800484a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800484e:	4293      	cmp	r3, r2
 8004850:	d008      	beq.n	8004864 <HAL_TIM_ConfigClockSource+0x3c0>
 8004852:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004856:	4293      	cmp	r3, r2
 8004858:	d004      	beq.n	8004864 <HAL_TIM_ConfigClockSource+0x3c0>
 800485a:	f640 71e1 	movw	r1, #4065	; 0xfe1
 800485e:	4820      	ldr	r0, [pc, #128]	; (80048e0 <HAL_TIM_ConfigClockSource+0x43c>)
 8004860:	f7fd f9f3 	bl	8001c4a <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8004864:	682a      	ldr	r2, [r5, #0]
   tmpsmcr = TIMx->SMCR;
 8004866:	6893      	ldr	r3, [r2, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004868:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800486c:	f043 0307 	orr.w	r3, r3, #7
 8004870:	e71a      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x204>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8004872:	4a1a      	ldr	r2, [pc, #104]	; (80048dc <HAL_TIM_ConfigClockSource+0x438>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d00f      	beq.n	8004898 <HAL_TIM_ConfigClockSource+0x3f4>
 8004878:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800487c:	d00c      	beq.n	8004898 <HAL_TIM_ConfigClockSource+0x3f4>
 800487e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004882:	4293      	cmp	r3, r2
 8004884:	d008      	beq.n	8004898 <HAL_TIM_ConfigClockSource+0x3f4>
 8004886:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800488a:	4293      	cmp	r3, r2
 800488c:	d004      	beq.n	8004898 <HAL_TIM_ConfigClockSource+0x3f4>
 800488e:	f640 71e9 	movw	r1, #4073	; 0xfe9
 8004892:	4813      	ldr	r0, [pc, #76]	; (80048e0 <HAL_TIM_ConfigClockSource+0x43c>)
 8004894:	f7fd f9d9 	bl	8001c4a <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8004898:	682a      	ldr	r2, [r5, #0]
   tmpsmcr = TIMx->SMCR;
 800489a:	6893      	ldr	r3, [r2, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800489c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80048a0:	f043 0317 	orr.w	r3, r3, #23
 80048a4:	e700      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x204>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80048a6:	4a0d      	ldr	r2, [pc, #52]	; (80048dc <HAL_TIM_ConfigClockSource+0x438>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d00f      	beq.n	80048cc <HAL_TIM_ConfigClockSource+0x428>
 80048ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048b0:	d00c      	beq.n	80048cc <HAL_TIM_ConfigClockSource+0x428>
 80048b2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d008      	beq.n	80048cc <HAL_TIM_ConfigClockSource+0x428>
 80048ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80048be:	4293      	cmp	r3, r2
 80048c0:	d004      	beq.n	80048cc <HAL_TIM_ConfigClockSource+0x428>
 80048c2:	f640 71f1 	movw	r1, #4081	; 0xff1
 80048c6:	4806      	ldr	r0, [pc, #24]	; (80048e0 <HAL_TIM_ConfigClockSource+0x43c>)
 80048c8:	f7fd f9bf 	bl	8001c4a <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80048cc:	682a      	ldr	r2, [r5, #0]
   tmpsmcr = TIMx->SMCR;
 80048ce:	6893      	ldr	r3, [r2, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80048d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80048d4:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 80048d8:	e6e6      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x204>
 80048da:	bf00      	nop
 80048dc:	40012c00 	.word	0x40012c00
 80048e0:	0800628f 	.word	0x0800628f

080048e4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048e4:	4a1a      	ldr	r2, [pc, #104]	; (8004950 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80048e6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048e8:	4290      	cmp	r0, r2
 80048ea:	d00a      	beq.n	8004902 <TIM_Base_SetConfig+0x1e>
 80048ec:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80048f0:	d007      	beq.n	8004902 <TIM_Base_SetConfig+0x1e>
 80048f2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80048f6:	4290      	cmp	r0, r2
 80048f8:	d003      	beq.n	8004902 <TIM_Base_SetConfig+0x1e>
 80048fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80048fe:	4290      	cmp	r0, r2
 8004900:	d115      	bne.n	800492e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8004902:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004904:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004908:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800490a:	4a11      	ldr	r2, [pc, #68]	; (8004950 <TIM_Base_SetConfig+0x6c>)
 800490c:	4290      	cmp	r0, r2
 800490e:	d00a      	beq.n	8004926 <TIM_Base_SetConfig+0x42>
 8004910:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004914:	d007      	beq.n	8004926 <TIM_Base_SetConfig+0x42>
 8004916:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800491a:	4290      	cmp	r0, r2
 800491c:	d003      	beq.n	8004926 <TIM_Base_SetConfig+0x42>
 800491e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004922:	4290      	cmp	r0, r2
 8004924:	d103      	bne.n	800492e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004926:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004928:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800492c:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800492e:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8004930:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8004934:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004936:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004938:	688b      	ldr	r3, [r1, #8]
 800493a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800493c:	680b      	ldr	r3, [r1, #0]
 800493e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004940:	4b03      	ldr	r3, [pc, #12]	; (8004950 <TIM_Base_SetConfig+0x6c>)
 8004942:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8004944:	bf04      	itt	eq
 8004946:	690b      	ldreq	r3, [r1, #16]
 8004948:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800494a:	2301      	movs	r3, #1
 800494c:	6143      	str	r3, [r0, #20]
 800494e:	4770      	bx	lr
 8004950:	40012c00 	.word	0x40012c00

08004954 <HAL_TIM_Base_Init>:
{
 8004954:	b510      	push	{r4, lr}
  if(htim == NULL)
 8004956:	4604      	mov	r4, r0
 8004958:	2800      	cmp	r0, #0
 800495a:	d049      	beq.n	80049f0 <HAL_TIM_Base_Init+0x9c>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800495c:	6803      	ldr	r3, [r0, #0]
 800495e:	4a25      	ldr	r2, [pc, #148]	; (80049f4 <HAL_TIM_Base_Init+0xa0>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d00e      	beq.n	8004982 <HAL_TIM_Base_Init+0x2e>
 8004964:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004968:	d00b      	beq.n	8004982 <HAL_TIM_Base_Init+0x2e>
 800496a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800496e:	4293      	cmp	r3, r2
 8004970:	d007      	beq.n	8004982 <HAL_TIM_Base_Init+0x2e>
 8004972:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004976:	4293      	cmp	r3, r2
 8004978:	d003      	beq.n	8004982 <HAL_TIM_Base_Init+0x2e>
 800497a:	21d9      	movs	r1, #217	; 0xd9
 800497c:	481e      	ldr	r0, [pc, #120]	; (80049f8 <HAL_TIM_Base_Init+0xa4>)
 800497e:	f7fd f964 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004982:	68a3      	ldr	r3, [r4, #8]
 8004984:	f033 0210 	bics.w	r2, r3, #16
 8004988:	d009      	beq.n	800499e <HAL_TIM_Base_Init+0x4a>
 800498a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800498e:	2a20      	cmp	r2, #32
 8004990:	d005      	beq.n	800499e <HAL_TIM_Base_Init+0x4a>
 8004992:	2b40      	cmp	r3, #64	; 0x40
 8004994:	d003      	beq.n	800499e <HAL_TIM_Base_Init+0x4a>
 8004996:	21da      	movs	r1, #218	; 0xda
 8004998:	4817      	ldr	r0, [pc, #92]	; (80049f8 <HAL_TIM_Base_Init+0xa4>)
 800499a:	f7fd f956 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800499e:	6923      	ldr	r3, [r4, #16]
 80049a0:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80049a4:	d006      	beq.n	80049b4 <HAL_TIM_Base_Init+0x60>
 80049a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049aa:	d003      	beq.n	80049b4 <HAL_TIM_Base_Init+0x60>
 80049ac:	21db      	movs	r1, #219	; 0xdb
 80049ae:	4812      	ldr	r0, [pc, #72]	; (80049f8 <HAL_TIM_Base_Init+0xa4>)
 80049b0:	f7fd f94b 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80049b4:	69a3      	ldr	r3, [r4, #24]
 80049b6:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80049ba:	d003      	beq.n	80049c4 <HAL_TIM_Base_Init+0x70>
 80049bc:	21dc      	movs	r1, #220	; 0xdc
 80049be:	480e      	ldr	r0, [pc, #56]	; (80049f8 <HAL_TIM_Base_Init+0xa4>)
 80049c0:	f7fd f943 	bl	8001c4a <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 80049c4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80049c8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80049cc:	b923      	cbnz	r3, 80049d8 <HAL_TIM_Base_Init+0x84>
    htim->Lock = HAL_UNLOCKED;
 80049ce:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80049d2:	4620      	mov	r0, r4
 80049d4:	f7fd fbf6 	bl	80021c4 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80049d8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049da:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80049dc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049e0:	1d21      	adds	r1, r4, #4
 80049e2:	f7ff ff7f 	bl	80048e4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80049e6:	2301      	movs	r3, #1
  return HAL_OK;
 80049e8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80049ea:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80049ee:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80049f0:	2001      	movs	r0, #1
}
 80049f2:	bd10      	pop	{r4, pc}
 80049f4:	40012c00 	.word	0x40012c00
 80049f8:	0800628f 	.word	0x0800628f

080049fc <HAL_TIM_OC_Init>:
{
 80049fc:	b510      	push	{r4, lr}
  if(htim == NULL)
 80049fe:	4604      	mov	r4, r0
 8004a00:	2800      	cmp	r0, #0
 8004a02:	d04d      	beq.n	8004aa0 <HAL_TIM_OC_Init+0xa4>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004a04:	6803      	ldr	r3, [r0, #0]
 8004a06:	4a27      	ldr	r2, [pc, #156]	; (8004aa4 <HAL_TIM_OC_Init+0xa8>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d00f      	beq.n	8004a2c <HAL_TIM_OC_Init+0x30>
 8004a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a10:	d00c      	beq.n	8004a2c <HAL_TIM_OC_Init+0x30>
 8004a12:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d008      	beq.n	8004a2c <HAL_TIM_OC_Init+0x30>
 8004a1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d004      	beq.n	8004a2c <HAL_TIM_OC_Init+0x30>
 8004a22:	f240 11f1 	movw	r1, #497	; 0x1f1
 8004a26:	4820      	ldr	r0, [pc, #128]	; (8004aa8 <HAL_TIM_OC_Init+0xac>)
 8004a28:	f7fd f90f 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004a2c:	68a3      	ldr	r3, [r4, #8]
 8004a2e:	f033 0210 	bics.w	r2, r3, #16
 8004a32:	d00a      	beq.n	8004a4a <HAL_TIM_OC_Init+0x4e>
 8004a34:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004a38:	2a20      	cmp	r2, #32
 8004a3a:	d006      	beq.n	8004a4a <HAL_TIM_OC_Init+0x4e>
 8004a3c:	2b40      	cmp	r3, #64	; 0x40
 8004a3e:	d004      	beq.n	8004a4a <HAL_TIM_OC_Init+0x4e>
 8004a40:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 8004a44:	4818      	ldr	r0, [pc, #96]	; (8004aa8 <HAL_TIM_OC_Init+0xac>)
 8004a46:	f7fd f900 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004a4a:	6923      	ldr	r3, [r4, #16]
 8004a4c:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8004a50:	d007      	beq.n	8004a62 <HAL_TIM_OC_Init+0x66>
 8004a52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a56:	d004      	beq.n	8004a62 <HAL_TIM_OC_Init+0x66>
 8004a58:	f240 11f3 	movw	r1, #499	; 0x1f3
 8004a5c:	4812      	ldr	r0, [pc, #72]	; (8004aa8 <HAL_TIM_OC_Init+0xac>)
 8004a5e:	f7fd f8f4 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004a62:	69a3      	ldr	r3, [r4, #24]
 8004a64:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8004a68:	d004      	beq.n	8004a74 <HAL_TIM_OC_Init+0x78>
 8004a6a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004a6e:	480e      	ldr	r0, [pc, #56]	; (8004aa8 <HAL_TIM_OC_Init+0xac>)
 8004a70:	f7fd f8eb 	bl	8001c4a <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 8004a74:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004a78:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004a7c:	b923      	cbnz	r3, 8004a88 <HAL_TIM_OC_Init+0x8c>
    htim->Lock = HAL_UNLOCKED;
 8004a7e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8004a82:	4620      	mov	r0, r4
 8004a84:	f7ff fd0c 	bl	80044a0 <HAL_TIM_OC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8004a88:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004a8a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8004a8c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004a90:	1d21      	adds	r1, r4, #4
 8004a92:	f7ff ff27 	bl	80048e4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8004a96:	2301      	movs	r3, #1
  return HAL_OK;
 8004a98:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8004a9a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004a9e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004aa0:	2001      	movs	r0, #1
}
 8004aa2:	bd10      	pop	{r4, pc}
 8004aa4:	40012c00 	.word	0x40012c00
 8004aa8:	0800628f 	.word	0x0800628f

08004aac <HAL_TIM_PWM_Init>:
{
 8004aac:	b510      	push	{r4, lr}
  if(htim == NULL)
 8004aae:	4604      	mov	r4, r0
 8004ab0:	2800      	cmp	r0, #0
 8004ab2:	d04d      	beq.n	8004b50 <HAL_TIM_PWM_Init+0xa4>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004ab4:	6803      	ldr	r3, [r0, #0]
 8004ab6:	4a27      	ldr	r2, [pc, #156]	; (8004b54 <HAL_TIM_PWM_Init+0xa8>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d00f      	beq.n	8004adc <HAL_TIM_PWM_Init+0x30>
 8004abc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ac0:	d00c      	beq.n	8004adc <HAL_TIM_PWM_Init+0x30>
 8004ac2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d008      	beq.n	8004adc <HAL_TIM_PWM_Init+0x30>
 8004aca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d004      	beq.n	8004adc <HAL_TIM_PWM_Init+0x30>
 8004ad2:	f240 31ee 	movw	r1, #1006	; 0x3ee
 8004ad6:	4820      	ldr	r0, [pc, #128]	; (8004b58 <HAL_TIM_PWM_Init+0xac>)
 8004ad8:	f7fd f8b7 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004adc:	68a3      	ldr	r3, [r4, #8]
 8004ade:	f033 0210 	bics.w	r2, r3, #16
 8004ae2:	d00a      	beq.n	8004afa <HAL_TIM_PWM_Init+0x4e>
 8004ae4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004ae8:	2a20      	cmp	r2, #32
 8004aea:	d006      	beq.n	8004afa <HAL_TIM_PWM_Init+0x4e>
 8004aec:	2b40      	cmp	r3, #64	; 0x40
 8004aee:	d004      	beq.n	8004afa <HAL_TIM_PWM_Init+0x4e>
 8004af0:	f240 31ef 	movw	r1, #1007	; 0x3ef
 8004af4:	4818      	ldr	r0, [pc, #96]	; (8004b58 <HAL_TIM_PWM_Init+0xac>)
 8004af6:	f7fd f8a8 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004afa:	6923      	ldr	r3, [r4, #16]
 8004afc:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8004b00:	d007      	beq.n	8004b12 <HAL_TIM_PWM_Init+0x66>
 8004b02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b06:	d004      	beq.n	8004b12 <HAL_TIM_PWM_Init+0x66>
 8004b08:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 8004b0c:	4812      	ldr	r0, [pc, #72]	; (8004b58 <HAL_TIM_PWM_Init+0xac>)
 8004b0e:	f7fd f89c 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004b12:	69a3      	ldr	r3, [r4, #24]
 8004b14:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8004b18:	d004      	beq.n	8004b24 <HAL_TIM_PWM_Init+0x78>
 8004b1a:	f240 31f1 	movw	r1, #1009	; 0x3f1
 8004b1e:	480e      	ldr	r0, [pc, #56]	; (8004b58 <HAL_TIM_PWM_Init+0xac>)
 8004b20:	f7fd f893 	bl	8001c4a <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 8004b24:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004b28:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004b2c:	b923      	cbnz	r3, 8004b38 <HAL_TIM_PWM_Init+0x8c>
    htim->Lock = HAL_UNLOCKED;
 8004b2e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004b32:	4620      	mov	r0, r4
 8004b34:	f7ff fcb5 	bl	80044a2 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8004b38:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b3a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8004b3c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b40:	1d21      	adds	r1, r4, #4
 8004b42:	f7ff fecf 	bl	80048e4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8004b46:	2301      	movs	r3, #1
  return HAL_OK;
 8004b48:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8004b4a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004b4e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004b50:	2001      	movs	r0, #1
}
 8004b52:	bd10      	pop	{r4, pc}
 8004b54:	40012c00 	.word	0x40012c00
 8004b58:	0800628f 	.word	0x0800628f

08004b5c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b5c:	6a03      	ldr	r3, [r0, #32]
{
 8004b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b62:	f023 0310 	bic.w	r3, r3, #16
 8004b66:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8004b68:	6a04      	ldr	r4, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8004b6a:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8004b6e:	6986      	ldr	r6, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b70:	680b      	ldr	r3, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b72:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b76:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b7a:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8004b7c:	f024 0420 	bic.w	r4, r4, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b80:	ea44 1403 	orr.w	r4, r4, r3, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b84:	4b1a      	ldr	r3, [pc, #104]	; (8004bf0 <TIM_OC2_SetConfig+0x94>)
{
 8004b86:	4605      	mov	r5, r0
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b88:	4298      	cmp	r0, r3
{
 8004b8a:	460f      	mov	r7, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b8c:	d128      	bne.n	8004be0 <TIM_OC2_SetConfig+0x84>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8004b8e:	68cb      	ldr	r3, [r1, #12]
 8004b90:	f033 0308 	bics.w	r3, r3, #8
 8004b94:	d004      	beq.n	8004ba0 <TIM_OC2_SetConfig+0x44>
 8004b96:	f241 2189 	movw	r1, #4745	; 0x1289
 8004b9a:	4816      	ldr	r0, [pc, #88]	; (8004bf4 <TIM_OC2_SetConfig+0x98>)
 8004b9c:	f7fd f855 	bl	8001c4a <assert_failed>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ba2:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ba6:	ea44 1403 	orr.w	r4, r4, r3, lsl #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8004baa:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bac:	f024 0440 	bic.w	r4, r4, #64	; 0x40
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8004bb0:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8004bb4:	d004      	beq.n	8004bc0 <TIM_OC2_SetConfig+0x64>
 8004bb6:	f241 2197 	movw	r1, #4759	; 0x1297
 8004bba:	480e      	ldr	r0, [pc, #56]	; (8004bf4 <TIM_OC2_SetConfig+0x98>)
 8004bbc:	f7fd f845 	bl	8001c4a <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8004bc6:	d004      	beq.n	8004bd2 <TIM_OC2_SetConfig+0x76>
 8004bc8:	f241 2198 	movw	r1, #4760	; 0x1298
 8004bcc:	4809      	ldr	r0, [pc, #36]	; (8004bf4 <TIM_OC2_SetConfig+0x98>)
 8004bce:	f7fd f83c 	bl	8001c4a <assert_failed>
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8004bd2:	697b      	ldr	r3, [r7, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8004bd4:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bd6:	f428 6840 	bic.w	r8, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	ea48 0883 	orr.w	r8, r8, r3, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8004be0:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 8004be2:	f8c5 8004 	str.w	r8, [r5, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004be6:	61ae      	str	r6, [r5, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004be8:	63ab      	str	r3, [r5, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004bea:	622c      	str	r4, [r5, #32]
 8004bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bf0:	40012c00 	.word	0x40012c00
 8004bf4:	0800628f 	.word	0x0800628f

08004bf8 <HAL_TIM_OC_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 8004bf8:	2a18      	cmp	r2, #24
{
 8004bfa:	b570      	push	{r4, r5, r6, lr}
 8004bfc:	4604      	mov	r4, r0
 8004bfe:	460d      	mov	r5, r1
 8004c00:	4616      	mov	r6, r2
  assert_param(IS_TIM_CHANNELS(Channel));
 8004c02:	d803      	bhi.n	8004c0c <HAL_TIM_OC_ConfigChannel+0x14>
 8004c04:	4b4e      	ldr	r3, [pc, #312]	; (8004d40 <HAL_TIM_OC_ConfigChannel+0x148>)
 8004c06:	40d3      	lsrs	r3, r2
 8004c08:	07db      	lsls	r3, r3, #31
 8004c0a:	d404      	bmi.n	8004c16 <HAL_TIM_OC_ConfigChannel+0x1e>
 8004c0c:	f44f 6139 	mov.w	r1, #2960	; 0xb90
 8004c10:	484c      	ldr	r0, [pc, #304]	; (8004d44 <HAL_TIM_OC_ConfigChannel+0x14c>)
 8004c12:	f7fd f81a 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 8004c16:	682b      	ldr	r3, [r5, #0]
 8004c18:	f023 0210 	bic.w	r2, r3, #16
 8004c1c:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8004c20:	d006      	beq.n	8004c30 <HAL_TIM_OC_ConfigChannel+0x38>
 8004c22:	2a40      	cmp	r2, #64	; 0x40
 8004c24:	d004      	beq.n	8004c30 <HAL_TIM_OC_ConfigChannel+0x38>
 8004c26:	f640 3191 	movw	r1, #2961	; 0xb91
 8004c2a:	4846      	ldr	r0, [pc, #280]	; (8004d44 <HAL_TIM_OC_ConfigChannel+0x14c>)
 8004c2c:	f7fd f80d 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8004c30:	68ab      	ldr	r3, [r5, #8]
 8004c32:	f033 0302 	bics.w	r3, r3, #2
 8004c36:	d004      	beq.n	8004c42 <HAL_TIM_OC_ConfigChannel+0x4a>
 8004c38:	f640 3192 	movw	r1, #2962	; 0xb92
 8004c3c:	4841      	ldr	r0, [pc, #260]	; (8004d44 <HAL_TIM_OC_ConfigChannel+0x14c>)
 8004c3e:	f7fd f804 	bl	8001c4a <assert_failed>
  __HAL_LOCK(htim);
 8004c42:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8004c46:	2002      	movs	r0, #2
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d02d      	beq.n	8004ca8 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004c4c:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8004c4e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8004c52:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8004c56:	2e0c      	cmp	r6, #12
 8004c58:	d820      	bhi.n	8004c9c <HAL_TIM_OC_ConfigChannel+0xa4>
 8004c5a:	e8df f006 	tbb	[pc, r6]
 8004c5e:	1f07      	.short	0x1f07
 8004c60:	1f261f1f 	.word	0x1f261f1f
 8004c64:	1f3f1f1f 	.word	0x1f3f1f1f
 8004c68:	1f1f      	.short	0x1f1f
 8004c6a:	58          	.byte	0x58
 8004c6b:	00          	.byte	0x00
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8004c6c:	6823      	ldr	r3, [r4, #0]
 8004c6e:	4a36      	ldr	r2, [pc, #216]	; (8004d48 <HAL_TIM_OC_ConfigChannel+0x150>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d00f      	beq.n	8004c94 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c78:	d00c      	beq.n	8004c94 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004c7a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d008      	beq.n	8004c94 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004c82:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d004      	beq.n	8004c94 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004c8a:	f640 319d 	movw	r1, #2973	; 0xb9d
 8004c8e:	482d      	ldr	r0, [pc, #180]	; (8004d44 <HAL_TIM_OC_ConfigChannel+0x14c>)
 8004c90:	f7fc ffdb 	bl	8001c4a <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c94:	4629      	mov	r1, r5
 8004c96:	6820      	ldr	r0, [r4, #0]
 8004c98:	f7ff fae6 	bl	8004268 <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8004c9c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8004c9e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004ca0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004ca4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8004ca8:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8004caa:	6823      	ldr	r3, [r4, #0]
 8004cac:	4a26      	ldr	r2, [pc, #152]	; (8004d48 <HAL_TIM_OC_ConfigChannel+0x150>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d00f      	beq.n	8004cd2 <HAL_TIM_OC_ConfigChannel+0xda>
 8004cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cb6:	d00c      	beq.n	8004cd2 <HAL_TIM_OC_ConfigChannel+0xda>
 8004cb8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d008      	beq.n	8004cd2 <HAL_TIM_OC_ConfigChannel+0xda>
 8004cc0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d004      	beq.n	8004cd2 <HAL_TIM_OC_ConfigChannel+0xda>
 8004cc8:	f640 31a5 	movw	r1, #2981	; 0xba5
 8004ccc:	481d      	ldr	r0, [pc, #116]	; (8004d44 <HAL_TIM_OC_ConfigChannel+0x14c>)
 8004cce:	f7fc ffbc 	bl	8001c4a <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cd2:	4629      	mov	r1, r5
 8004cd4:	6820      	ldr	r0, [r4, #0]
 8004cd6:	f7ff ff41 	bl	8004b5c <TIM_OC2_SetConfig>
    break;
 8004cda:	e7df      	b.n	8004c9c <HAL_TIM_OC_ConfigChannel+0xa4>
       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8004cdc:	6823      	ldr	r3, [r4, #0]
 8004cde:	4a1a      	ldr	r2, [pc, #104]	; (8004d48 <HAL_TIM_OC_ConfigChannel+0x150>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d00f      	beq.n	8004d04 <HAL_TIM_OC_ConfigChannel+0x10c>
 8004ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ce8:	d00c      	beq.n	8004d04 <HAL_TIM_OC_ConfigChannel+0x10c>
 8004cea:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d008      	beq.n	8004d04 <HAL_TIM_OC_ConfigChannel+0x10c>
 8004cf2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d004      	beq.n	8004d04 <HAL_TIM_OC_ConfigChannel+0x10c>
 8004cfa:	f640 31ad 	movw	r1, #2989	; 0xbad
 8004cfe:	4811      	ldr	r0, [pc, #68]	; (8004d44 <HAL_TIM_OC_ConfigChannel+0x14c>)
 8004d00:	f7fc ffa3 	bl	8001c4a <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d04:	4629      	mov	r1, r5
 8004d06:	6820      	ldr	r0, [r4, #0]
 8004d08:	f7ff fafa 	bl	8004300 <TIM_OC3_SetConfig>
    break;
 8004d0c:	e7c6      	b.n	8004c9c <HAL_TIM_OC_ConfigChannel+0xa4>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8004d0e:	6823      	ldr	r3, [r4, #0]
 8004d10:	4a0d      	ldr	r2, [pc, #52]	; (8004d48 <HAL_TIM_OC_ConfigChannel+0x150>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d00f      	beq.n	8004d36 <HAL_TIM_OC_ConfigChannel+0x13e>
 8004d16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d1a:	d00c      	beq.n	8004d36 <HAL_TIM_OC_ConfigChannel+0x13e>
 8004d1c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d008      	beq.n	8004d36 <HAL_TIM_OC_ConfigChannel+0x13e>
 8004d24:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d004      	beq.n	8004d36 <HAL_TIM_OC_ConfigChannel+0x13e>
 8004d2c:	f640 31b5 	movw	r1, #2997	; 0xbb5
 8004d30:	4804      	ldr	r0, [pc, #16]	; (8004d44 <HAL_TIM_OC_ConfigChannel+0x14c>)
 8004d32:	f7fc ff8a 	bl	8001c4a <assert_failed>
       TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d36:	4629      	mov	r1, r5
 8004d38:	6820      	ldr	r0, [r4, #0]
 8004d3a:	f7ff fb2f 	bl	800439c <TIM_OC4_SetConfig>
    break;
 8004d3e:	e7ad      	b.n	8004c9c <HAL_TIM_OC_ConfigChannel+0xa4>
 8004d40:	01001111 	.word	0x01001111
 8004d44:	0800628f 	.word	0x0800628f
 8004d48:	40012c00 	.word	0x40012c00

08004d4c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8004d4c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8004d50:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8004d52:	2b01      	cmp	r3, #1
{
 8004d54:	4604      	mov	r4, r0
 8004d56:	460d      	mov	r5, r1
 8004d58:	4616      	mov	r6, r2
  __HAL_LOCK(htim);
 8004d5a:	f000 80d6 	beq.w	8004f0a <HAL_TIM_PWM_ConfigChannel+0x1be>
 8004d5e:	2301      	movs	r3, #1
  assert_param(IS_TIM_CHANNELS(Channel));
 8004d60:	2a18      	cmp	r2, #24
  __HAL_LOCK(htim);
 8004d62:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
 8004d66:	d803      	bhi.n	8004d70 <HAL_TIM_PWM_ConfigChannel+0x24>
 8004d68:	4b69      	ldr	r3, [pc, #420]	; (8004f10 <HAL_TIM_PWM_ConfigChannel+0x1c4>)
 8004d6a:	40d3      	lsrs	r3, r2
 8004d6c:	07db      	lsls	r3, r3, #31
 8004d6e:	d404      	bmi.n	8004d7a <HAL_TIM_PWM_ConfigChannel+0x2e>
 8004d70:	f640 4137 	movw	r1, #3127	; 0xc37
 8004d74:	4867      	ldr	r0, [pc, #412]	; (8004f14 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8004d76:	f7fc ff68 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8004d7a:	682b      	ldr	r3, [r5, #0]
 8004d7c:	f023 0310 	bic.w	r3, r3, #16
 8004d80:	2b60      	cmp	r3, #96	; 0x60
 8004d82:	d004      	beq.n	8004d8e <HAL_TIM_PWM_ConfigChannel+0x42>
 8004d84:	f640 4138 	movw	r1, #3128	; 0xc38
 8004d88:	4862      	ldr	r0, [pc, #392]	; (8004f14 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8004d8a:	f7fc ff5e 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8004d8e:	68ab      	ldr	r3, [r5, #8]
 8004d90:	f033 0302 	bics.w	r3, r3, #2
 8004d94:	d004      	beq.n	8004da0 <HAL_TIM_PWM_ConfigChannel+0x54>
 8004d96:	f640 4139 	movw	r1, #3129	; 0xc39
 8004d9a:	485e      	ldr	r0, [pc, #376]	; (8004f14 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8004d9c:	f7fc ff55 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8004da0:	692b      	ldr	r3, [r5, #16]
 8004da2:	f033 0304 	bics.w	r3, r3, #4
 8004da6:	d004      	beq.n	8004db2 <HAL_TIM_PWM_ConfigChannel+0x66>
 8004da8:	f640 413a 	movw	r1, #3130	; 0xc3a
 8004dac:	4859      	ldr	r0, [pc, #356]	; (8004f14 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8004dae:	f7fc ff4c 	bl	8001c4a <assert_failed>
  htim->State = HAL_TIM_STATE_BUSY;
 8004db2:	2302      	movs	r3, #2
 8004db4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  switch (Channel)
 8004db8:	2e0c      	cmp	r6, #12
 8004dba:	d82d      	bhi.n	8004e18 <HAL_TIM_PWM_ConfigChannel+0xcc>
 8004dbc:	e8df f006 	tbb	[pc, r6]
 8004dc0:	2c2c2c07 	.word	0x2c2c2c07
 8004dc4:	2c2c2c33 	.word	0x2c2c2c33
 8004dc8:	2c2c2c59 	.word	0x2c2c2c59
 8004dcc:	7f          	.byte	0x7f
 8004dcd:	00          	.byte	0x00
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8004dce:	6823      	ldr	r3, [r4, #0]
 8004dd0:	4a51      	ldr	r2, [pc, #324]	; (8004f18 <HAL_TIM_PWM_ConfigChannel+0x1cc>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d00f      	beq.n	8004df6 <HAL_TIM_PWM_ConfigChannel+0xaa>
 8004dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dda:	d00c      	beq.n	8004df6 <HAL_TIM_PWM_ConfigChannel+0xaa>
 8004ddc:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d008      	beq.n	8004df6 <HAL_TIM_PWM_ConfigChannel+0xaa>
 8004de4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d004      	beq.n	8004df6 <HAL_TIM_PWM_ConfigChannel+0xaa>
 8004dec:	f640 4142 	movw	r1, #3138	; 0xc42
 8004df0:	4848      	ldr	r0, [pc, #288]	; (8004f14 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8004df2:	f7fc ff2a 	bl	8001c4a <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004df6:	4629      	mov	r1, r5
 8004df8:	6820      	ldr	r0, [r4, #0]
 8004dfa:	f7ff fa35 	bl	8004268 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004dfe:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e00:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e02:	699a      	ldr	r2, [r3, #24]
 8004e04:	f042 0208 	orr.w	r2, r2, #8
 8004e08:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e0a:	699a      	ldr	r2, [r3, #24]
 8004e0c:	f022 0204 	bic.w	r2, r2, #4
 8004e10:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e12:	699a      	ldr	r2, [r3, #24]
 8004e14:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8004e16:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8004e18:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8004e1a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004e1c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004e20:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8004e24:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8004e26:	6823      	ldr	r3, [r4, #0]
 8004e28:	4a3b      	ldr	r2, [pc, #236]	; (8004f18 <HAL_TIM_PWM_ConfigChannel+0x1cc>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d00f      	beq.n	8004e4e <HAL_TIM_PWM_ConfigChannel+0x102>
 8004e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e32:	d00c      	beq.n	8004e4e <HAL_TIM_PWM_ConfigChannel+0x102>
 8004e34:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d008      	beq.n	8004e4e <HAL_TIM_PWM_ConfigChannel+0x102>
 8004e3c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d004      	beq.n	8004e4e <HAL_TIM_PWM_ConfigChannel+0x102>
 8004e44:	f640 4151 	movw	r1, #3153	; 0xc51
 8004e48:	4832      	ldr	r0, [pc, #200]	; (8004f14 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8004e4a:	f7fc fefe 	bl	8001c4a <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e4e:	4629      	mov	r1, r5
 8004e50:	6820      	ldr	r0, [r4, #0]
 8004e52:	f7ff fe83 	bl	8004b5c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e56:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8004e58:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e5a:	699a      	ldr	r2, [r3, #24]
 8004e5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e60:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e62:	699a      	ldr	r2, [r3, #24]
 8004e64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e68:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8004e6a:	699a      	ldr	r2, [r3, #24]
 8004e6c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004e70:	e7d1      	b.n	8004e16 <HAL_TIM_PWM_ConfigChannel+0xca>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8004e72:	6823      	ldr	r3, [r4, #0]
 8004e74:	4a28      	ldr	r2, [pc, #160]	; (8004f18 <HAL_TIM_PWM_ConfigChannel+0x1cc>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d00f      	beq.n	8004e9a <HAL_TIM_PWM_ConfigChannel+0x14e>
 8004e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e7e:	d00c      	beq.n	8004e9a <HAL_TIM_PWM_ConfigChannel+0x14e>
 8004e80:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d008      	beq.n	8004e9a <HAL_TIM_PWM_ConfigChannel+0x14e>
 8004e88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d004      	beq.n	8004e9a <HAL_TIM_PWM_ConfigChannel+0x14e>
 8004e90:	f44f 6146 	mov.w	r1, #3168	; 0xc60
 8004e94:	481f      	ldr	r0, [pc, #124]	; (8004f14 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8004e96:	f7fc fed8 	bl	8001c4a <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e9a:	4629      	mov	r1, r5
 8004e9c:	6820      	ldr	r0, [r4, #0]
 8004e9e:	f7ff fa2f 	bl	8004300 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ea2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ea4:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ea6:	69da      	ldr	r2, [r3, #28]
 8004ea8:	f042 0208 	orr.w	r2, r2, #8
 8004eac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004eae:	69da      	ldr	r2, [r3, #28]
 8004eb0:	f022 0204 	bic.w	r2, r2, #4
 8004eb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004eb6:	69da      	ldr	r2, [r3, #28]
 8004eb8:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8004eba:	61da      	str	r2, [r3, #28]
    break;
 8004ebc:	e7ac      	b.n	8004e18 <HAL_TIM_PWM_ConfigChannel+0xcc>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8004ebe:	6823      	ldr	r3, [r4, #0]
 8004ec0:	4a15      	ldr	r2, [pc, #84]	; (8004f18 <HAL_TIM_PWM_ConfigChannel+0x1cc>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d00f      	beq.n	8004ee6 <HAL_TIM_PWM_ConfigChannel+0x19a>
 8004ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eca:	d00c      	beq.n	8004ee6 <HAL_TIM_PWM_ConfigChannel+0x19a>
 8004ecc:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d008      	beq.n	8004ee6 <HAL_TIM_PWM_ConfigChannel+0x19a>
 8004ed4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d004      	beq.n	8004ee6 <HAL_TIM_PWM_ConfigChannel+0x19a>
 8004edc:	f640 416f 	movw	r1, #3183	; 0xc6f
 8004ee0:	480c      	ldr	r0, [pc, #48]	; (8004f14 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8004ee2:	f7fc feb2 	bl	8001c4a <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ee6:	4629      	mov	r1, r5
 8004ee8:	6820      	ldr	r0, [r4, #0]
 8004eea:	f7ff fa57 	bl	800439c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004eee:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8004ef0:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004ef2:	69da      	ldr	r2, [r3, #28]
 8004ef4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ef8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004efa:	69da      	ldr	r2, [r3, #28]
 8004efc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8004f02:	69da      	ldr	r2, [r3, #28]
 8004f04:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004f08:	e7d7      	b.n	8004eba <HAL_TIM_PWM_ConfigChannel+0x16e>
  __HAL_LOCK(htim);
 8004f0a:	2002      	movs	r0, #2
}
 8004f0c:	bd70      	pop	{r4, r5, r6, pc}
 8004f0e:	bf00      	nop
 8004f10:	01001111 	.word	0x01001111
 8004f14:	0800628f 	.word	0x0800628f
 8004f18:	40012c00 	.word	0x40012c00

08004f1c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004f1c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmpbdtr = 0U;

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8004f1e:	6802      	ldr	r2, [r0, #0]
 8004f20:	4b36      	ldr	r3, [pc, #216]	; (8004ffc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>)
{
 8004f22:	4604      	mov	r4, r0
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8004f24:	429a      	cmp	r2, r3
{
 8004f26:	460d      	mov	r5, r1
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8004f28:	d004      	beq.n	8004f34 <HAL_TIMEx_ConfigBreakDeadTime+0x18>
 8004f2a:	f44f 61c1 	mov.w	r1, #1544	; 0x608
 8004f2e:	4834      	ldr	r0, [pc, #208]	; (8005000 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 8004f30:	f7fc fe8b 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8004f34:	682b      	ldr	r3, [r5, #0]
 8004f36:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8004f3a:	d004      	beq.n	8004f46 <HAL_TIMEx_ConfigBreakDeadTime+0x2a>
 8004f3c:	f240 6109 	movw	r1, #1545	; 0x609
 8004f40:	482f      	ldr	r0, [pc, #188]	; (8005000 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 8004f42:	f7fc fe82 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8004f46:	686b      	ldr	r3, [r5, #4]
 8004f48:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8004f4c:	d004      	beq.n	8004f58 <HAL_TIMEx_ConfigBreakDeadTime+0x3c>
 8004f4e:	f240 610a 	movw	r1, #1546	; 0x60a
 8004f52:	482b      	ldr	r0, [pc, #172]	; (8005000 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 8004f54:	f7fc fe79 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8004f58:	68ab      	ldr	r3, [r5, #8]
 8004f5a:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8004f5e:	d004      	beq.n	8004f6a <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 8004f60:	f240 610b 	movw	r1, #1547	; 0x60b
 8004f64:	4826      	ldr	r0, [pc, #152]	; (8005000 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 8004f66:	f7fc fe70 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8004f6a:	68eb      	ldr	r3, [r5, #12]
 8004f6c:	2bff      	cmp	r3, #255	; 0xff
 8004f6e:	d904      	bls.n	8004f7a <HAL_TIMEx_ConfigBreakDeadTime+0x5e>
 8004f70:	f240 610c 	movw	r1, #1548	; 0x60c
 8004f74:	4822      	ldr	r0, [pc, #136]	; (8005000 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 8004f76:	f7fc fe68 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8004f7a:	692b      	ldr	r3, [r5, #16]
 8004f7c:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8004f80:	d004      	beq.n	8004f8c <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 8004f82:	f240 610d 	movw	r1, #1549	; 0x60d
 8004f86:	481e      	ldr	r0, [pc, #120]	; (8005000 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 8004f88:	f7fc fe5f 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8004f8c:	696b      	ldr	r3, [r5, #20]
 8004f8e:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8004f92:	d004      	beq.n	8004f9e <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8004f94:	f240 610e 	movw	r1, #1550	; 0x60e
 8004f98:	4819      	ldr	r0, [pc, #100]	; (8005000 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 8004f9a:	f7fc fe56 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8004f9e:	69ab      	ldr	r3, [r5, #24]
 8004fa0:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8004fa4:	d004      	beq.n	8004fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8004fa6:	f240 610f 	movw	r1, #1551	; 0x60f
 8004faa:	4815      	ldr	r0, [pc, #84]	; (8005000 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 8004fac:	f7fc fe4d 	bl	8001c4a <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fb0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d01e      	beq.n	8004ff6 <HAL_TIMEx_ConfigBreakDeadTime+0xda>
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8004fb8:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004fba:	68eb      	ldr	r3, [r5, #12]
 8004fbc:	68aa      	ldr	r2, [r5, #8]
 8004fbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fc2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004fc4:	686a      	ldr	r2, [r5, #4]
 8004fc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004fca:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004fcc:	682a      	ldr	r2, [r5, #0]
 8004fce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004fd2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004fd4:	692a      	ldr	r2, [r5, #16]
 8004fd6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004fda:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004fdc:	696a      	ldr	r2, [r5, #20]
 8004fde:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004fe2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004fe4:	69aa      	ldr	r2, [r5, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004fe6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004fea:	4313      	orrs	r3, r2
  htim->Instance->BDTR = tmpbdtr;
 8004fec:	6822      	ldr	r2, [r4, #0]
 8004fee:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8004ff0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
 8004ff4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8004ff6:	2002      	movs	r0, #2
}
 8004ff8:	bd38      	pop	{r3, r4, r5, pc}
 8004ffa:	bf00      	nop
 8004ffc:	40012c00 	.word	0x40012c00
 8005000:	080062c7 	.word	0x080062c7

08005004 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8005004:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8005006:	4a24      	ldr	r2, [pc, #144]	; (8005098 <HAL_TIMEx_MasterConfigSynchronization+0x94>)
 8005008:	6803      	ldr	r3, [r0, #0]
{
 800500a:	4604      	mov	r4, r0
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800500c:	4293      	cmp	r3, r2
{
 800500e:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8005010:	d00f      	beq.n	8005032 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
 8005012:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005016:	d00c      	beq.n	8005032 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
 8005018:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800501c:	4293      	cmp	r3, r2
 800501e:	d008      	beq.n	8005032 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
 8005020:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005024:	4293      	cmp	r3, r2
 8005026:	d004      	beq.n	8005032 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
 8005028:	f44f 61c7 	mov.w	r1, #1592	; 0x638
 800502c:	481b      	ldr	r0, [pc, #108]	; (800509c <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 800502e:	f7fc fe0c 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8005032:	682b      	ldr	r3, [r5, #0]
 8005034:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8005038:	d006      	beq.n	8005048 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 800503a:	2b40      	cmp	r3, #64	; 0x40
 800503c:	d004      	beq.n	8005048 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 800503e:	f240 6139 	movw	r1, #1593	; 0x639
 8005042:	4816      	ldr	r0, [pc, #88]	; (800509c <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8005044:	f7fc fe01 	bl	8001c4a <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8005048:	686b      	ldr	r3, [r5, #4]
 800504a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800504e:	d004      	beq.n	800505a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005050:	f240 613a 	movw	r1, #1594	; 0x63a
 8005054:	4811      	ldr	r0, [pc, #68]	; (800509c <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8005056:	f7fc fdf8 	bl	8001c4a <assert_failed>

  __HAL_LOCK(htim);
 800505a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800505e:	2002      	movs	r0, #2
 8005060:	2b01      	cmp	r3, #1
 8005062:	d018      	beq.n	8005096 <HAL_TIMEx_MasterConfigSynchronization+0x92>

  htim->State = HAL_TIM_STATE_BUSY;

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005064:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005066:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800506a:	685a      	ldr	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800506c:	6829      	ldr	r1, [r5, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800506e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005072:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8005074:	685a      	ldr	r2, [r3, #4]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005076:	2000      	movs	r0, #0
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8005078:	430a      	orrs	r2, r1
 800507a:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800507c:	689a      	ldr	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800507e:	6869      	ldr	r1, [r5, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8005080:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005084:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8005086:	689a      	ldr	r2, [r3, #8]
 8005088:	430a      	orrs	r2, r1
 800508a:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 800508c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800508e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 8005092:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  return HAL_OK;
}
 8005096:	bd38      	pop	{r3, r4, r5, pc}
 8005098:	40012c00 	.word	0x40012c00
 800509c:	080062c7 	.word	0x080062c7

080050a0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050a0:	6803      	ldr	r3, [r0, #0]
 80050a2:	68da      	ldr	r2, [r3, #12]
 80050a4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80050a8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050aa:	695a      	ldr	r2, [r3, #20]
 80050ac:	f022 0201 	bic.w	r2, r2, #1
 80050b0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050b2:	2320      	movs	r3, #32
 80050b4:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80050b8:	4770      	bx	lr
	...

080050bc <UART_SetConfig>:
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg = 0x00U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80050bc:	6842      	ldr	r2, [r0, #4]
 80050be:	4b65      	ldr	r3, [pc, #404]	; (8005254 <UART_SetConfig+0x198>)
{
 80050c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80050c4:	429a      	cmp	r2, r3
{
 80050c6:	4681      	mov	r9, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80050c8:	d904      	bls.n	80050d4 <UART_SetConfig+0x18>
 80050ca:	f640 11a7 	movw	r1, #2471	; 0x9a7
 80050ce:	4862      	ldr	r0, [pc, #392]	; (8005258 <UART_SetConfig+0x19c>)
 80050d0:	f7fc fdbb 	bl	8001c4a <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80050d4:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80050d8:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 80050dc:	d004      	beq.n	80050e8 <UART_SetConfig+0x2c>
 80050de:	f640 11a8 	movw	r1, #2472	; 0x9a8
 80050e2:	485d      	ldr	r0, [pc, #372]	; (8005258 <UART_SetConfig+0x19c>)
 80050e4:	f7fc fdb1 	bl	8001c4a <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80050e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80050ec:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 80050f0:	d007      	beq.n	8005102 <UART_SetConfig+0x46>
 80050f2:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80050f6:	d004      	beq.n	8005102 <UART_SetConfig+0x46>
 80050f8:	f640 11a9 	movw	r1, #2473	; 0x9a9
 80050fc:	4856      	ldr	r0, [pc, #344]	; (8005258 <UART_SetConfig+0x19c>)
 80050fe:	f7fc fda4 	bl	8001c4a <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8005102:	f64f 72f3 	movw	r2, #65523	; 0xfff3
 8005106:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800510a:	4213      	tst	r3, r2
 800510c:	d100      	bne.n	8005110 <UART_SetConfig+0x54>
 800510e:	b923      	cbnz	r3, 800511a <UART_SetConfig+0x5e>
 8005110:	f640 11aa 	movw	r1, #2474	; 0x9aa
 8005114:	4850      	ldr	r0, [pc, #320]	; (8005258 <UART_SetConfig+0x19c>)
 8005116:	f7fc fd98 	bl	8001c4a <assert_failed>

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800511a:	f8d9 5000 	ldr.w	r5, [r9]
 800511e:	f8d9 200c 	ldr.w	r2, [r9, #12]
 8005122:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005124:	f8d9 1010 	ldr.w	r1, [r9, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005128:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800512c:	4313      	orrs	r3, r2
 800512e:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005130:	f8d9 3008 	ldr.w	r3, [r9, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8005134:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005136:	430b      	orrs	r3, r1
 8005138:	f8d9 1014 	ldr.w	r1, [r9, #20]
  MODIFY_REG(huart->Instance->CR1, 
 800513c:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8005140:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005144:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8005146:	4313      	orrs	r3, r2
 8005148:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800514a:	696b      	ldr	r3, [r5, #20]
 800514c:	f8d9 2018 	ldr.w	r2, [r9, #24]
 8005150:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005154:	4313      	orrs	r3, r2
 8005156:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005158:	4b40      	ldr	r3, [pc, #256]	; (800525c <UART_SetConfig+0x1a0>)
 800515a:	2419      	movs	r4, #25
 800515c:	429d      	cmp	r5, r3
 800515e:	d146      	bne.n	80051ee <UART_SetConfig+0x132>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005160:	f7fe ffd6 	bl	8004110 <HAL_RCC_GetPCLK2Freq>
 8005164:	fb04 f300 	mul.w	r3, r4, r0
 8005168:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800516c:	f04f 0864 	mov.w	r8, #100	; 0x64
 8005170:	00b6      	lsls	r6, r6, #2
 8005172:	fbb3 f3f6 	udiv	r3, r3, r6
 8005176:	fbb3 f3f8 	udiv	r3, r3, r8
 800517a:	011e      	lsls	r6, r3, #4
 800517c:	f7fe ffc8 	bl	8004110 <HAL_RCC_GetPCLK2Freq>
 8005180:	4360      	muls	r0, r4
 8005182:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	fbb0 f7f3 	udiv	r7, r0, r3
 800518c:	f7fe ffc0 	bl	8004110 <HAL_RCC_GetPCLK2Freq>
 8005190:	4360      	muls	r0, r4
 8005192:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005196:	009b      	lsls	r3, r3, #2
 8005198:	fbb0 f3f3 	udiv	r3, r0, r3
 800519c:	fbb3 f3f8 	udiv	r3, r3, r8
 80051a0:	fb08 7313 	mls	r3, r8, r3, r7
 80051a4:	011b      	lsls	r3, r3, #4
 80051a6:	3332      	adds	r3, #50	; 0x32
 80051a8:	fbb3 f3f8 	udiv	r3, r3, r8
 80051ac:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80051b0:	f7fe ffae 	bl	8004110 <HAL_RCC_GetPCLK2Freq>
 80051b4:	4360      	muls	r0, r4
 80051b6:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80051ba:	0092      	lsls	r2, r2, #2
 80051bc:	fbb0 faf2 	udiv	sl, r0, r2
 80051c0:	f7fe ffa6 	bl	8004110 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80051c4:	4360      	muls	r0, r4
 80051c6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80051d0:	fbb3 f3f8 	udiv	r3, r3, r8
 80051d4:	fb08 a313 	mls	r3, r8, r3, sl
 80051d8:	011b      	lsls	r3, r3, #4
 80051da:	3332      	adds	r3, #50	; 0x32
 80051dc:	fbb3 f3f8 	udiv	r3, r3, r8
 80051e0:	f003 030f 	and.w	r3, r3, #15
 80051e4:	433b      	orrs	r3, r7
 80051e6:	4433      	add	r3, r6
 80051e8:	60ab      	str	r3, [r5, #8]
 80051ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051ee:	f7fe ff7f 	bl	80040f0 <HAL_RCC_GetPCLK1Freq>
 80051f2:	fb04 f300 	mul.w	r3, r4, r0
 80051f6:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80051fa:	f04f 0864 	mov.w	r8, #100	; 0x64
 80051fe:	00b6      	lsls	r6, r6, #2
 8005200:	fbb3 f3f6 	udiv	r3, r3, r6
 8005204:	fbb3 f3f8 	udiv	r3, r3, r8
 8005208:	011e      	lsls	r6, r3, #4
 800520a:	f7fe ff71 	bl	80040f0 <HAL_RCC_GetPCLK1Freq>
 800520e:	4360      	muls	r0, r4
 8005210:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	fbb0 f7f3 	udiv	r7, r0, r3
 800521a:	f7fe ff69 	bl	80040f0 <HAL_RCC_GetPCLK1Freq>
 800521e:	4360      	muls	r0, r4
 8005220:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	fbb0 f3f3 	udiv	r3, r0, r3
 800522a:	fbb3 f3f8 	udiv	r3, r3, r8
 800522e:	fb08 7313 	mls	r3, r8, r3, r7
 8005232:	011b      	lsls	r3, r3, #4
 8005234:	3332      	adds	r3, #50	; 0x32
 8005236:	fbb3 f3f8 	udiv	r3, r3, r8
 800523a:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800523e:	f7fe ff57 	bl	80040f0 <HAL_RCC_GetPCLK1Freq>
 8005242:	4360      	muls	r0, r4
 8005244:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8005248:	0092      	lsls	r2, r2, #2
 800524a:	fbb0 faf2 	udiv	sl, r0, r2
 800524e:	f7fe ff4f 	bl	80040f0 <HAL_RCC_GetPCLK1Freq>
 8005252:	e7b7      	b.n	80051c4 <UART_SetConfig+0x108>
 8005254:	0044aa20 	.word	0x0044aa20
 8005258:	08006302 	.word	0x08006302
 800525c:	40013800 	.word	0x40013800

08005260 <HAL_UART_Init>:
{
 8005260:	b510      	push	{r4, lr}
  if(huart == NULL)
 8005262:	4604      	mov	r4, r0
 8005264:	2800      	cmp	r0, #0
 8005266:	d05b      	beq.n	8005320 <HAL_UART_Init+0xc0>
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8005268:	6981      	ldr	r1, [r0, #24]
 800526a:	6803      	ldr	r3, [r0, #0]
 800526c:	4a2d      	ldr	r2, [pc, #180]	; (8005324 <HAL_UART_Init+0xc4>)
 800526e:	2900      	cmp	r1, #0
 8005270:	d04a      	beq.n	8005308 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8005272:	4293      	cmp	r3, r2
 8005274:	d00c      	beq.n	8005290 <HAL_UART_Init+0x30>
 8005276:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 800527a:	4293      	cmp	r3, r2
 800527c:	d008      	beq.n	8005290 <HAL_UART_Init+0x30>
 800527e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005282:	4293      	cmp	r3, r2
 8005284:	d004      	beq.n	8005290 <HAL_UART_Init+0x30>
 8005286:	f240 110f 	movw	r1, #271	; 0x10f
 800528a:	4827      	ldr	r0, [pc, #156]	; (8005328 <HAL_UART_Init+0xc8>)
 800528c:	f7fc fcdd 	bl	8001c4a <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8005290:	69a3      	ldr	r3, [r4, #24]
 8005292:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8005296:	d004      	beq.n	80052a2 <HAL_UART_Init+0x42>
 8005298:	f44f 7188 	mov.w	r1, #272	; 0x110
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800529c:	4822      	ldr	r0, [pc, #136]	; (8005328 <HAL_UART_Init+0xc8>)
 800529e:	f7fc fcd4 	bl	8001c4a <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80052a2:	68a3      	ldr	r3, [r4, #8]
 80052a4:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 80052a8:	d004      	beq.n	80052b4 <HAL_UART_Init+0x54>
 80052aa:	f44f 718b 	mov.w	r1, #278	; 0x116
 80052ae:	481e      	ldr	r0, [pc, #120]	; (8005328 <HAL_UART_Init+0xc8>)
 80052b0:	f7fc fccb 	bl	8001c4a <assert_failed>
  if(huart->gState == HAL_UART_STATE_RESET)
 80052b4:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 80052b8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80052bc:	b923      	cbnz	r3, 80052c8 <HAL_UART_Init+0x68>
    huart->Lock = HAL_UNLOCKED;
 80052be:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80052c2:	4620      	mov	r0, r4
 80052c4:	f7fd f930 	bl	8002528 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80052c8:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80052ca:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80052cc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80052d0:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80052d2:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80052d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80052d8:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80052da:	f7ff feef 	bl	80050bc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052de:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052e0:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052e2:	691a      	ldr	r2, [r3, #16]
 80052e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80052e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052ea:	695a      	ldr	r2, [r3, #20]
 80052ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052f0:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80052f2:	68da      	ldr	r2, [r3, #12]
 80052f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052f8:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 80052fa:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052fc:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80052fe:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8005302:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8005306:	bd10      	pop	{r4, pc}
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8005308:	4293      	cmp	r3, r2
 800530a:	d0ca      	beq.n	80052a2 <HAL_UART_Init+0x42>
 800530c:	4a07      	ldr	r2, [pc, #28]	; (800532c <HAL_UART_Init+0xcc>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d0c7      	beq.n	80052a2 <HAL_UART_Init+0x42>
 8005312:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005316:	4293      	cmp	r3, r2
 8005318:	d0c3      	beq.n	80052a2 <HAL_UART_Init+0x42>
 800531a:	f44f 718a 	mov.w	r1, #276	; 0x114
 800531e:	e7bd      	b.n	800529c <HAL_UART_Init+0x3c>
    return HAL_ERROR;
 8005320:	2001      	movs	r0, #1
}
 8005322:	bd10      	pop	{r4, pc}
 8005324:	40013800 	.word	0x40013800
 8005328:	08006302 	.word	0x08006302
 800532c:	40004400 	.word	0x40004400

08005330 <HAL_UART_Transmit_DMA>:
{
 8005330:	b538      	push	{r3, r4, r5, lr}
 8005332:	4604      	mov	r4, r0
 8005334:	4613      	mov	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8005336:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800533a:	2a20      	cmp	r2, #32
 800533c:	d12a      	bne.n	8005394 <HAL_UART_Transmit_DMA+0x64>
    if((pData == NULL) || (Size == 0U))
 800533e:	b339      	cbz	r1, 8005390 <HAL_UART_Transmit_DMA+0x60>
 8005340:	b333      	cbz	r3, 8005390 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8005342:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8005346:	2a01      	cmp	r2, #1
 8005348:	d024      	beq.n	8005394 <HAL_UART_Transmit_DMA+0x64>
 800534a:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800534c:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 800534e:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005352:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 8005354:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005356:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005358:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800535a:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800535e:	4a0e      	ldr	r2, [pc, #56]	; (8005398 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8005360:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8005362:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005364:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005366:	4a0d      	ldr	r2, [pc, #52]	; (800539c <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferAbortCallback = NULL;
 8005368:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800536a:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800536c:	4a0c      	ldr	r2, [pc, #48]	; (80053a0 <HAL_UART_Transmit_DMA+0x70>)
 800536e:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005370:	6822      	ldr	r2, [r4, #0]
 8005372:	3204      	adds	r2, #4
 8005374:	f7fd fe1c 	bl	8002fb0 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005378:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800537c:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 800537e:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005380:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005382:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8005384:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005388:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800538c:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 800538e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8005390:	2001      	movs	r0, #1
 8005392:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8005394:	2002      	movs	r0, #2
}
 8005396:	bd38      	pop	{r3, r4, r5, pc}
 8005398:	080053a5 	.word	0x080053a5
 800539c:	080053d3 	.word	0x080053d3
 80053a0:	0800545d 	.word	0x0800545d

080053a4 <UART_DMATransmitCplt>:
{
 80053a4:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80053a6:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80053a8:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f013 0320 	ands.w	r3, r3, #32
 80053b0:	d10a      	bne.n	80053c8 <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0U;
 80053b2:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80053b4:	6813      	ldr	r3, [r2, #0]
 80053b6:	695a      	ldr	r2, [r3, #20]
 80053b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80053bc:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80053be:	68da      	ldr	r2, [r3, #12]
 80053c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80053c4:	60da      	str	r2, [r3, #12]
 80053c6:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80053c8:	4610      	mov	r0, r2
 80053ca:	f7fb fd8d 	bl	8000ee8 <HAL_UART_TxCpltCallback>
 80053ce:	bd08      	pop	{r3, pc}

080053d0 <HAL_UART_TxHalfCpltCallback>:
 80053d0:	4770      	bx	lr

080053d2 <UART_DMATxHalfCplt>:
{
 80053d2:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 80053d4:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80053d6:	f7ff fffb 	bl	80053d0 <HAL_UART_TxHalfCpltCallback>
 80053da:	bd08      	pop	{r3, pc}

080053dc <HAL_UART_RxCpltCallback>:
 80053dc:	4770      	bx	lr

080053de <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80053de:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 80053e2:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80053e4:	2b22      	cmp	r3, #34	; 0x22
 80053e6:	d136      	bne.n	8005456 <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80053e8:	6883      	ldr	r3, [r0, #8]
 80053ea:	6901      	ldr	r1, [r0, #16]
 80053ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053f0:	6802      	ldr	r2, [r0, #0]
 80053f2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80053f4:	d123      	bne.n	800543e <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80053f6:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80053f8:	b9e9      	cbnz	r1, 8005436 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80053fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053fe:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8005402:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8005404:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8005406:	3c01      	subs	r4, #1
 8005408:	b2a4      	uxth	r4, r4
 800540a:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800540c:	b98c      	cbnz	r4, 8005432 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800540e:	6803      	ldr	r3, [r0, #0]
 8005410:	68da      	ldr	r2, [r3, #12]
 8005412:	f022 0220 	bic.w	r2, r2, #32
 8005416:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005418:	68da      	ldr	r2, [r3, #12]
 800541a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800541e:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005420:	695a      	ldr	r2, [r3, #20]
 8005422:	f022 0201 	bic.w	r2, r2, #1
 8005426:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8005428:	2320      	movs	r3, #32
 800542a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 800542e:	f7ff ffd5 	bl	80053dc <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8005432:	2000      	movs	r0, #0
}
 8005434:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005436:	b2d2      	uxtb	r2, r2
 8005438:	f823 2b01 	strh.w	r2, [r3], #1
 800543c:	e7e1      	b.n	8005402 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 800543e:	b921      	cbnz	r1, 800544a <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005440:	1c59      	adds	r1, r3, #1
 8005442:	6852      	ldr	r2, [r2, #4]
 8005444:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005446:	701a      	strb	r2, [r3, #0]
 8005448:	e7dc      	b.n	8005404 <UART_Receive_IT+0x26>
 800544a:	6852      	ldr	r2, [r2, #4]
 800544c:	1c59      	adds	r1, r3, #1
 800544e:	6281      	str	r1, [r0, #40]	; 0x28
 8005450:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005454:	e7f7      	b.n	8005446 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8005456:	2002      	movs	r0, #2
 8005458:	bd10      	pop	{r4, pc}

0800545a <HAL_UART_ErrorCallback>:
 800545a:	4770      	bx	lr

0800545c <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800545c:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 800545e:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005460:	680b      	ldr	r3, [r1, #0]
 8005462:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005464:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8005468:	2821      	cmp	r0, #33	; 0x21
 800546a:	d10a      	bne.n	8005482 <UART_DMAError+0x26>
 800546c:	0612      	lsls	r2, r2, #24
 800546e:	d508      	bpl.n	8005482 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 8005470:	2200      	movs	r2, #0
 8005472:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005474:	68da      	ldr	r2, [r3, #12]
 8005476:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800547a:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800547c:	2220      	movs	r2, #32
 800547e:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8005482:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005484:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8005488:	2a22      	cmp	r2, #34	; 0x22
 800548a:	d106      	bne.n	800549a <UART_DMAError+0x3e>
 800548c:	065b      	lsls	r3, r3, #25
 800548e:	d504      	bpl.n	800549a <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 8005490:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 8005492:	4608      	mov	r0, r1
    huart->RxXferCount = 0U;
 8005494:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005496:	f7ff fe03 	bl	80050a0 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800549a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 800549c:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800549e:	f043 0310 	orr.w	r3, r3, #16
 80054a2:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80054a4:	f7ff ffd9 	bl	800545a <HAL_UART_ErrorCallback>
 80054a8:	bd08      	pop	{r3, pc}
	...

080054ac <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80054ac:	6803      	ldr	r3, [r0, #0]
{
 80054ae:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80054b0:	681a      	ldr	r2, [r3, #0]
{
 80054b2:	4604      	mov	r4, r0
  if(errorflags == RESET)
 80054b4:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054b6:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054b8:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 80054ba:	d107      	bne.n	80054cc <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054bc:	0696      	lsls	r6, r2, #26
 80054be:	d55a      	bpl.n	8005576 <HAL_UART_IRQHandler+0xca>
 80054c0:	068d      	lsls	r5, r1, #26
 80054c2:	d558      	bpl.n	8005576 <HAL_UART_IRQHandler+0xca>
}
 80054c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80054c8:	f7ff bf89 	b.w	80053de <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80054cc:	f015 0501 	ands.w	r5, r5, #1
 80054d0:	d102      	bne.n	80054d8 <HAL_UART_IRQHandler+0x2c>
 80054d2:	f411 7f90 	tst.w	r1, #288	; 0x120
 80054d6:	d04e      	beq.n	8005576 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80054d8:	07d3      	lsls	r3, r2, #31
 80054da:	d505      	bpl.n	80054e8 <HAL_UART_IRQHandler+0x3c>
 80054dc:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054de:	bf42      	ittt	mi
 80054e0:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80054e2:	f043 0301 	orrmi.w	r3, r3, #1
 80054e6:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054e8:	0750      	lsls	r0, r2, #29
 80054ea:	d504      	bpl.n	80054f6 <HAL_UART_IRQHandler+0x4a>
 80054ec:	b11d      	cbz	r5, 80054f6 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054ee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80054f0:	f043 0302 	orr.w	r3, r3, #2
 80054f4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054f6:	0793      	lsls	r3, r2, #30
 80054f8:	d504      	bpl.n	8005504 <HAL_UART_IRQHandler+0x58>
 80054fa:	b11d      	cbz	r5, 8005504 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054fc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80054fe:	f043 0304 	orr.w	r3, r3, #4
 8005502:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005504:	0716      	lsls	r6, r2, #28
 8005506:	d504      	bpl.n	8005512 <HAL_UART_IRQHandler+0x66>
 8005508:	b11d      	cbz	r5, 8005512 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800550a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800550c:	f043 0308 	orr.w	r3, r3, #8
 8005510:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005512:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005514:	2b00      	cmp	r3, #0
 8005516:	d066      	beq.n	80055e6 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005518:	0695      	lsls	r5, r2, #26
 800551a:	d504      	bpl.n	8005526 <HAL_UART_IRQHandler+0x7a>
 800551c:	0688      	lsls	r0, r1, #26
 800551e:	d502      	bpl.n	8005526 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8005520:	4620      	mov	r0, r4
 8005522:	f7ff ff5c 	bl	80053de <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005526:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8005528:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800552a:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800552c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800552e:	0711      	lsls	r1, r2, #28
 8005530:	d402      	bmi.n	8005538 <HAL_UART_IRQHandler+0x8c>
 8005532:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8005536:	d01a      	beq.n	800556e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8005538:	f7ff fdb2 	bl	80050a0 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800553c:	6823      	ldr	r3, [r4, #0]
 800553e:	695a      	ldr	r2, [r3, #20]
 8005540:	0652      	lsls	r2, r2, #25
 8005542:	d510      	bpl.n	8005566 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005544:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8005546:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005548:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800554c:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800554e:	b150      	cbz	r0, 8005566 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005550:	4b25      	ldr	r3, [pc, #148]	; (80055e8 <HAL_UART_IRQHandler+0x13c>)
 8005552:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005554:	f7fd fd80 	bl	8003058 <HAL_DMA_Abort_IT>
 8005558:	2800      	cmp	r0, #0
 800555a:	d044      	beq.n	80055e6 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800555c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800555e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005562:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005564:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8005566:	4620      	mov	r0, r4
 8005568:	f7ff ff77 	bl	800545a <HAL_UART_ErrorCallback>
 800556c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800556e:	f7ff ff74 	bl	800545a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005572:	63e5      	str	r5, [r4, #60]	; 0x3c
 8005574:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005576:	0616      	lsls	r6, r2, #24
 8005578:	d527      	bpl.n	80055ca <HAL_UART_IRQHandler+0x11e>
 800557a:	060d      	lsls	r5, r1, #24
 800557c:	d525      	bpl.n	80055ca <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800557e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8005582:	2a21      	cmp	r2, #33	; 0x21
 8005584:	d12f      	bne.n	80055e6 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005586:	68a2      	ldr	r2, [r4, #8]
 8005588:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800558c:	6a22      	ldr	r2, [r4, #32]
 800558e:	d117      	bne.n	80055c0 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005590:	8811      	ldrh	r1, [r2, #0]
 8005592:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8005596:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005598:	6921      	ldr	r1, [r4, #16]
 800559a:	b979      	cbnz	r1, 80055bc <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 800559c:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800559e:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 80055a0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80055a2:	3a01      	subs	r2, #1
 80055a4:	b292      	uxth	r2, r2
 80055a6:	84e2      	strh	r2, [r4, #38]	; 0x26
 80055a8:	b9ea      	cbnz	r2, 80055e6 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80055aa:	68da      	ldr	r2, [r3, #12]
 80055ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055b0:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80055b2:	68da      	ldr	r2, [r3, #12]
 80055b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055b8:	60da      	str	r2, [r3, #12]
 80055ba:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80055bc:	3201      	adds	r2, #1
 80055be:	e7ee      	b.n	800559e <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80055c0:	1c51      	adds	r1, r2, #1
 80055c2:	6221      	str	r1, [r4, #32]
 80055c4:	7812      	ldrb	r2, [r2, #0]
 80055c6:	605a      	str	r2, [r3, #4]
 80055c8:	e7ea      	b.n	80055a0 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80055ca:	0650      	lsls	r0, r2, #25
 80055cc:	d50b      	bpl.n	80055e6 <HAL_UART_IRQHandler+0x13a>
 80055ce:	064a      	lsls	r2, r1, #25
 80055d0:	d509      	bpl.n	80055e6 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055d2:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80055d4:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055da:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80055dc:	2320      	movs	r3, #32
 80055de:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80055e2:	f7fb fc81 	bl	8000ee8 <HAL_UART_TxCpltCallback>
 80055e6:	bd70      	pop	{r4, r5, r6, pc}
 80055e8:	080055ed 	.word	0x080055ed

080055ec <UART_DMAAbortOnError>:
{
 80055ec:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 80055ee:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80055f0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80055f2:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80055f4:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80055f6:	f7ff ff30 	bl	800545a <HAL_UART_ErrorCallback>
 80055fa:	bd08      	pop	{r3, pc}

080055fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80055fc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80055fe:	e003      	b.n	8005608 <LoopCopyDataInit>

08005600 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005600:	4b0b      	ldr	r3, [pc, #44]	; (8005630 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8005602:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005604:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005606:	3104      	adds	r1, #4

08005608 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005608:	480a      	ldr	r0, [pc, #40]	; (8005634 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800560a:	4b0b      	ldr	r3, [pc, #44]	; (8005638 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800560c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800560e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005610:	d3f6      	bcc.n	8005600 <CopyDataInit>
  ldr r2, =_sbss
 8005612:	4a0a      	ldr	r2, [pc, #40]	; (800563c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8005614:	e002      	b.n	800561c <LoopFillZerobss>

08005616 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005616:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005618:	f842 3b04 	str.w	r3, [r2], #4

0800561c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800561c:	4b08      	ldr	r3, [pc, #32]	; (8005640 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800561e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005620:	d3f9      	bcc.n	8005616 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005622:	f7fc fd3d 	bl	80020a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005626:	f000 f80f 	bl	8005648 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800562a:	f7fc f947 	bl	80018bc <main>
  bx lr
 800562e:	4770      	bx	lr
  ldr r3, =_sidata
 8005630:	08006378 	.word	0x08006378
  ldr r0, =_sdata
 8005634:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005638:	20000678 	.word	0x20000678
  ldr r2, =_sbss
 800563c:	20000678 	.word	0x20000678
  ldr r3, = _ebss
 8005640:	20000ac4 	.word	0x20000ac4

08005644 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005644:	e7fe      	b.n	8005644 <CAN1_RX1_IRQHandler>
	...

08005648 <__libc_init_array>:
 8005648:	b570      	push	{r4, r5, r6, lr}
 800564a:	2500      	movs	r5, #0
 800564c:	4e0c      	ldr	r6, [pc, #48]	; (8005680 <__libc_init_array+0x38>)
 800564e:	4c0d      	ldr	r4, [pc, #52]	; (8005684 <__libc_init_array+0x3c>)
 8005650:	1ba4      	subs	r4, r4, r6
 8005652:	10a4      	asrs	r4, r4, #2
 8005654:	42a5      	cmp	r5, r4
 8005656:	d109      	bne.n	800566c <__libc_init_array+0x24>
 8005658:	f000 fc72 	bl	8005f40 <_init>
 800565c:	2500      	movs	r5, #0
 800565e:	4e0a      	ldr	r6, [pc, #40]	; (8005688 <__libc_init_array+0x40>)
 8005660:	4c0a      	ldr	r4, [pc, #40]	; (800568c <__libc_init_array+0x44>)
 8005662:	1ba4      	subs	r4, r4, r6
 8005664:	10a4      	asrs	r4, r4, #2
 8005666:	42a5      	cmp	r5, r4
 8005668:	d105      	bne.n	8005676 <__libc_init_array+0x2e>
 800566a:	bd70      	pop	{r4, r5, r6, pc}
 800566c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005670:	4798      	blx	r3
 8005672:	3501      	adds	r5, #1
 8005674:	e7ee      	b.n	8005654 <__libc_init_array+0xc>
 8005676:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800567a:	4798      	blx	r3
 800567c:	3501      	adds	r5, #1
 800567e:	e7f2      	b.n	8005666 <__libc_init_array+0x1e>
 8005680:	08006370 	.word	0x08006370
 8005684:	08006370 	.word	0x08006370
 8005688:	08006370 	.word	0x08006370
 800568c:	08006374 	.word	0x08006374

08005690 <memset>:
 8005690:	4603      	mov	r3, r0
 8005692:	4402      	add	r2, r0
 8005694:	4293      	cmp	r3, r2
 8005696:	d100      	bne.n	800569a <memset+0xa>
 8005698:	4770      	bx	lr
 800569a:	f803 1b01 	strb.w	r1, [r3], #1
 800569e:	e7f9      	b.n	8005694 <memset+0x4>

080056a0 <siprintf>:
 80056a0:	b40e      	push	{r1, r2, r3}
 80056a2:	f44f 7102 	mov.w	r1, #520	; 0x208
 80056a6:	b500      	push	{lr}
 80056a8:	b09c      	sub	sp, #112	; 0x70
 80056aa:	f8ad 1014 	strh.w	r1, [sp, #20]
 80056ae:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80056b2:	9104      	str	r1, [sp, #16]
 80056b4:	9107      	str	r1, [sp, #28]
 80056b6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80056ba:	ab1d      	add	r3, sp, #116	; 0x74
 80056bc:	9002      	str	r0, [sp, #8]
 80056be:	9006      	str	r0, [sp, #24]
 80056c0:	4808      	ldr	r0, [pc, #32]	; (80056e4 <siprintf+0x44>)
 80056c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80056c6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80056ca:	6800      	ldr	r0, [r0, #0]
 80056cc:	a902      	add	r1, sp, #8
 80056ce:	9301      	str	r3, [sp, #4]
 80056d0:	f000 f87c 	bl	80057cc <_svfiprintf_r>
 80056d4:	2200      	movs	r2, #0
 80056d6:	9b02      	ldr	r3, [sp, #8]
 80056d8:	701a      	strb	r2, [r3, #0]
 80056da:	b01c      	add	sp, #112	; 0x70
 80056dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80056e0:	b003      	add	sp, #12
 80056e2:	4770      	bx	lr
 80056e4:	20000614 	.word	0x20000614

080056e8 <strcat>:
 80056e8:	4602      	mov	r2, r0
 80056ea:	b510      	push	{r4, lr}
 80056ec:	4613      	mov	r3, r2
 80056ee:	781c      	ldrb	r4, [r3, #0]
 80056f0:	3201      	adds	r2, #1
 80056f2:	2c00      	cmp	r4, #0
 80056f4:	d1fa      	bne.n	80056ec <strcat+0x4>
 80056f6:	3b01      	subs	r3, #1
 80056f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80056fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005700:	2a00      	cmp	r2, #0
 8005702:	d1f9      	bne.n	80056f8 <strcat+0x10>
 8005704:	bd10      	pop	{r4, pc}

08005706 <strcpy>:
 8005706:	4603      	mov	r3, r0
 8005708:	f811 2b01 	ldrb.w	r2, [r1], #1
 800570c:	f803 2b01 	strb.w	r2, [r3], #1
 8005710:	2a00      	cmp	r2, #0
 8005712:	d1f9      	bne.n	8005708 <strcpy+0x2>
 8005714:	4770      	bx	lr

08005716 <__ssputs_r>:
 8005716:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800571a:	688e      	ldr	r6, [r1, #8]
 800571c:	4682      	mov	sl, r0
 800571e:	429e      	cmp	r6, r3
 8005720:	460c      	mov	r4, r1
 8005722:	4691      	mov	r9, r2
 8005724:	4698      	mov	r8, r3
 8005726:	d835      	bhi.n	8005794 <__ssputs_r+0x7e>
 8005728:	898a      	ldrh	r2, [r1, #12]
 800572a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800572e:	d031      	beq.n	8005794 <__ssputs_r+0x7e>
 8005730:	2302      	movs	r3, #2
 8005732:	6825      	ldr	r5, [r4, #0]
 8005734:	6909      	ldr	r1, [r1, #16]
 8005736:	1a6f      	subs	r7, r5, r1
 8005738:	6965      	ldr	r5, [r4, #20]
 800573a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800573e:	fb95 f5f3 	sdiv	r5, r5, r3
 8005742:	f108 0301 	add.w	r3, r8, #1
 8005746:	443b      	add	r3, r7
 8005748:	429d      	cmp	r5, r3
 800574a:	bf38      	it	cc
 800574c:	461d      	movcc	r5, r3
 800574e:	0553      	lsls	r3, r2, #21
 8005750:	d531      	bpl.n	80057b6 <__ssputs_r+0xa0>
 8005752:	4629      	mov	r1, r5
 8005754:	f000 fb46 	bl	8005de4 <_malloc_r>
 8005758:	4606      	mov	r6, r0
 800575a:	b950      	cbnz	r0, 8005772 <__ssputs_r+0x5c>
 800575c:	230c      	movs	r3, #12
 800575e:	f8ca 3000 	str.w	r3, [sl]
 8005762:	89a3      	ldrh	r3, [r4, #12]
 8005764:	f04f 30ff 	mov.w	r0, #4294967295
 8005768:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800576c:	81a3      	strh	r3, [r4, #12]
 800576e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005772:	463a      	mov	r2, r7
 8005774:	6921      	ldr	r1, [r4, #16]
 8005776:	f000 fac3 	bl	8005d00 <memcpy>
 800577a:	89a3      	ldrh	r3, [r4, #12]
 800577c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005784:	81a3      	strh	r3, [r4, #12]
 8005786:	6126      	str	r6, [r4, #16]
 8005788:	443e      	add	r6, r7
 800578a:	6026      	str	r6, [r4, #0]
 800578c:	4646      	mov	r6, r8
 800578e:	6165      	str	r5, [r4, #20]
 8005790:	1bed      	subs	r5, r5, r7
 8005792:	60a5      	str	r5, [r4, #8]
 8005794:	4546      	cmp	r6, r8
 8005796:	bf28      	it	cs
 8005798:	4646      	movcs	r6, r8
 800579a:	4649      	mov	r1, r9
 800579c:	4632      	mov	r2, r6
 800579e:	6820      	ldr	r0, [r4, #0]
 80057a0:	f000 fab9 	bl	8005d16 <memmove>
 80057a4:	68a3      	ldr	r3, [r4, #8]
 80057a6:	2000      	movs	r0, #0
 80057a8:	1b9b      	subs	r3, r3, r6
 80057aa:	60a3      	str	r3, [r4, #8]
 80057ac:	6823      	ldr	r3, [r4, #0]
 80057ae:	441e      	add	r6, r3
 80057b0:	6026      	str	r6, [r4, #0]
 80057b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057b6:	462a      	mov	r2, r5
 80057b8:	f000 fb72 	bl	8005ea0 <_realloc_r>
 80057bc:	4606      	mov	r6, r0
 80057be:	2800      	cmp	r0, #0
 80057c0:	d1e1      	bne.n	8005786 <__ssputs_r+0x70>
 80057c2:	6921      	ldr	r1, [r4, #16]
 80057c4:	4650      	mov	r0, sl
 80057c6:	f000 fac1 	bl	8005d4c <_free_r>
 80057ca:	e7c7      	b.n	800575c <__ssputs_r+0x46>

080057cc <_svfiprintf_r>:
 80057cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d0:	b09d      	sub	sp, #116	; 0x74
 80057d2:	9303      	str	r3, [sp, #12]
 80057d4:	898b      	ldrh	r3, [r1, #12]
 80057d6:	4680      	mov	r8, r0
 80057d8:	061c      	lsls	r4, r3, #24
 80057da:	460d      	mov	r5, r1
 80057dc:	4616      	mov	r6, r2
 80057de:	d50f      	bpl.n	8005800 <_svfiprintf_r+0x34>
 80057e0:	690b      	ldr	r3, [r1, #16]
 80057e2:	b96b      	cbnz	r3, 8005800 <_svfiprintf_r+0x34>
 80057e4:	2140      	movs	r1, #64	; 0x40
 80057e6:	f000 fafd 	bl	8005de4 <_malloc_r>
 80057ea:	6028      	str	r0, [r5, #0]
 80057ec:	6128      	str	r0, [r5, #16]
 80057ee:	b928      	cbnz	r0, 80057fc <_svfiprintf_r+0x30>
 80057f0:	230c      	movs	r3, #12
 80057f2:	f8c8 3000 	str.w	r3, [r8]
 80057f6:	f04f 30ff 	mov.w	r0, #4294967295
 80057fa:	e0c4      	b.n	8005986 <_svfiprintf_r+0x1ba>
 80057fc:	2340      	movs	r3, #64	; 0x40
 80057fe:	616b      	str	r3, [r5, #20]
 8005800:	2300      	movs	r3, #0
 8005802:	9309      	str	r3, [sp, #36]	; 0x24
 8005804:	2320      	movs	r3, #32
 8005806:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800580a:	2330      	movs	r3, #48	; 0x30
 800580c:	f04f 0b01 	mov.w	fp, #1
 8005810:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005814:	4637      	mov	r7, r6
 8005816:	463c      	mov	r4, r7
 8005818:	f814 3b01 	ldrb.w	r3, [r4], #1
 800581c:	2b00      	cmp	r3, #0
 800581e:	d13c      	bne.n	800589a <_svfiprintf_r+0xce>
 8005820:	ebb7 0a06 	subs.w	sl, r7, r6
 8005824:	d00b      	beq.n	800583e <_svfiprintf_r+0x72>
 8005826:	4653      	mov	r3, sl
 8005828:	4632      	mov	r2, r6
 800582a:	4629      	mov	r1, r5
 800582c:	4640      	mov	r0, r8
 800582e:	f7ff ff72 	bl	8005716 <__ssputs_r>
 8005832:	3001      	adds	r0, #1
 8005834:	f000 80a2 	beq.w	800597c <_svfiprintf_r+0x1b0>
 8005838:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800583a:	4453      	add	r3, sl
 800583c:	9309      	str	r3, [sp, #36]	; 0x24
 800583e:	783b      	ldrb	r3, [r7, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	f000 809b 	beq.w	800597c <_svfiprintf_r+0x1b0>
 8005846:	2300      	movs	r3, #0
 8005848:	f04f 32ff 	mov.w	r2, #4294967295
 800584c:	9304      	str	r3, [sp, #16]
 800584e:	9307      	str	r3, [sp, #28]
 8005850:	9205      	str	r2, [sp, #20]
 8005852:	9306      	str	r3, [sp, #24]
 8005854:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005858:	931a      	str	r3, [sp, #104]	; 0x68
 800585a:	2205      	movs	r2, #5
 800585c:	7821      	ldrb	r1, [r4, #0]
 800585e:	4850      	ldr	r0, [pc, #320]	; (80059a0 <_svfiprintf_r+0x1d4>)
 8005860:	f000 fa40 	bl	8005ce4 <memchr>
 8005864:	1c67      	adds	r7, r4, #1
 8005866:	9b04      	ldr	r3, [sp, #16]
 8005868:	b9d8      	cbnz	r0, 80058a2 <_svfiprintf_r+0xd6>
 800586a:	06d9      	lsls	r1, r3, #27
 800586c:	bf44      	itt	mi
 800586e:	2220      	movmi	r2, #32
 8005870:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005874:	071a      	lsls	r2, r3, #28
 8005876:	bf44      	itt	mi
 8005878:	222b      	movmi	r2, #43	; 0x2b
 800587a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800587e:	7822      	ldrb	r2, [r4, #0]
 8005880:	2a2a      	cmp	r2, #42	; 0x2a
 8005882:	d016      	beq.n	80058b2 <_svfiprintf_r+0xe6>
 8005884:	2100      	movs	r1, #0
 8005886:	200a      	movs	r0, #10
 8005888:	9a07      	ldr	r2, [sp, #28]
 800588a:	4627      	mov	r7, r4
 800588c:	783b      	ldrb	r3, [r7, #0]
 800588e:	3401      	adds	r4, #1
 8005890:	3b30      	subs	r3, #48	; 0x30
 8005892:	2b09      	cmp	r3, #9
 8005894:	d950      	bls.n	8005938 <_svfiprintf_r+0x16c>
 8005896:	b1c9      	cbz	r1, 80058cc <_svfiprintf_r+0x100>
 8005898:	e011      	b.n	80058be <_svfiprintf_r+0xf2>
 800589a:	2b25      	cmp	r3, #37	; 0x25
 800589c:	d0c0      	beq.n	8005820 <_svfiprintf_r+0x54>
 800589e:	4627      	mov	r7, r4
 80058a0:	e7b9      	b.n	8005816 <_svfiprintf_r+0x4a>
 80058a2:	4a3f      	ldr	r2, [pc, #252]	; (80059a0 <_svfiprintf_r+0x1d4>)
 80058a4:	463c      	mov	r4, r7
 80058a6:	1a80      	subs	r0, r0, r2
 80058a8:	fa0b f000 	lsl.w	r0, fp, r0
 80058ac:	4318      	orrs	r0, r3
 80058ae:	9004      	str	r0, [sp, #16]
 80058b0:	e7d3      	b.n	800585a <_svfiprintf_r+0x8e>
 80058b2:	9a03      	ldr	r2, [sp, #12]
 80058b4:	1d11      	adds	r1, r2, #4
 80058b6:	6812      	ldr	r2, [r2, #0]
 80058b8:	9103      	str	r1, [sp, #12]
 80058ba:	2a00      	cmp	r2, #0
 80058bc:	db01      	blt.n	80058c2 <_svfiprintf_r+0xf6>
 80058be:	9207      	str	r2, [sp, #28]
 80058c0:	e004      	b.n	80058cc <_svfiprintf_r+0x100>
 80058c2:	4252      	negs	r2, r2
 80058c4:	f043 0302 	orr.w	r3, r3, #2
 80058c8:	9207      	str	r2, [sp, #28]
 80058ca:	9304      	str	r3, [sp, #16]
 80058cc:	783b      	ldrb	r3, [r7, #0]
 80058ce:	2b2e      	cmp	r3, #46	; 0x2e
 80058d0:	d10d      	bne.n	80058ee <_svfiprintf_r+0x122>
 80058d2:	787b      	ldrb	r3, [r7, #1]
 80058d4:	1c79      	adds	r1, r7, #1
 80058d6:	2b2a      	cmp	r3, #42	; 0x2a
 80058d8:	d132      	bne.n	8005940 <_svfiprintf_r+0x174>
 80058da:	9b03      	ldr	r3, [sp, #12]
 80058dc:	3702      	adds	r7, #2
 80058de:	1d1a      	adds	r2, r3, #4
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	9203      	str	r2, [sp, #12]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	bfb8      	it	lt
 80058e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80058ec:	9305      	str	r3, [sp, #20]
 80058ee:	4c2d      	ldr	r4, [pc, #180]	; (80059a4 <_svfiprintf_r+0x1d8>)
 80058f0:	2203      	movs	r2, #3
 80058f2:	7839      	ldrb	r1, [r7, #0]
 80058f4:	4620      	mov	r0, r4
 80058f6:	f000 f9f5 	bl	8005ce4 <memchr>
 80058fa:	b138      	cbz	r0, 800590c <_svfiprintf_r+0x140>
 80058fc:	2340      	movs	r3, #64	; 0x40
 80058fe:	1b00      	subs	r0, r0, r4
 8005900:	fa03 f000 	lsl.w	r0, r3, r0
 8005904:	9b04      	ldr	r3, [sp, #16]
 8005906:	3701      	adds	r7, #1
 8005908:	4303      	orrs	r3, r0
 800590a:	9304      	str	r3, [sp, #16]
 800590c:	7839      	ldrb	r1, [r7, #0]
 800590e:	2206      	movs	r2, #6
 8005910:	4825      	ldr	r0, [pc, #148]	; (80059a8 <_svfiprintf_r+0x1dc>)
 8005912:	1c7e      	adds	r6, r7, #1
 8005914:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005918:	f000 f9e4 	bl	8005ce4 <memchr>
 800591c:	2800      	cmp	r0, #0
 800591e:	d035      	beq.n	800598c <_svfiprintf_r+0x1c0>
 8005920:	4b22      	ldr	r3, [pc, #136]	; (80059ac <_svfiprintf_r+0x1e0>)
 8005922:	b9fb      	cbnz	r3, 8005964 <_svfiprintf_r+0x198>
 8005924:	9b03      	ldr	r3, [sp, #12]
 8005926:	3307      	adds	r3, #7
 8005928:	f023 0307 	bic.w	r3, r3, #7
 800592c:	3308      	adds	r3, #8
 800592e:	9303      	str	r3, [sp, #12]
 8005930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005932:	444b      	add	r3, r9
 8005934:	9309      	str	r3, [sp, #36]	; 0x24
 8005936:	e76d      	b.n	8005814 <_svfiprintf_r+0x48>
 8005938:	fb00 3202 	mla	r2, r0, r2, r3
 800593c:	2101      	movs	r1, #1
 800593e:	e7a4      	b.n	800588a <_svfiprintf_r+0xbe>
 8005940:	2300      	movs	r3, #0
 8005942:	240a      	movs	r4, #10
 8005944:	4618      	mov	r0, r3
 8005946:	9305      	str	r3, [sp, #20]
 8005948:	460f      	mov	r7, r1
 800594a:	783a      	ldrb	r2, [r7, #0]
 800594c:	3101      	adds	r1, #1
 800594e:	3a30      	subs	r2, #48	; 0x30
 8005950:	2a09      	cmp	r2, #9
 8005952:	d903      	bls.n	800595c <_svfiprintf_r+0x190>
 8005954:	2b00      	cmp	r3, #0
 8005956:	d0ca      	beq.n	80058ee <_svfiprintf_r+0x122>
 8005958:	9005      	str	r0, [sp, #20]
 800595a:	e7c8      	b.n	80058ee <_svfiprintf_r+0x122>
 800595c:	fb04 2000 	mla	r0, r4, r0, r2
 8005960:	2301      	movs	r3, #1
 8005962:	e7f1      	b.n	8005948 <_svfiprintf_r+0x17c>
 8005964:	ab03      	add	r3, sp, #12
 8005966:	9300      	str	r3, [sp, #0]
 8005968:	462a      	mov	r2, r5
 800596a:	4b11      	ldr	r3, [pc, #68]	; (80059b0 <_svfiprintf_r+0x1e4>)
 800596c:	a904      	add	r1, sp, #16
 800596e:	4640      	mov	r0, r8
 8005970:	f3af 8000 	nop.w
 8005974:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005978:	4681      	mov	r9, r0
 800597a:	d1d9      	bne.n	8005930 <_svfiprintf_r+0x164>
 800597c:	89ab      	ldrh	r3, [r5, #12]
 800597e:	065b      	lsls	r3, r3, #25
 8005980:	f53f af39 	bmi.w	80057f6 <_svfiprintf_r+0x2a>
 8005984:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005986:	b01d      	add	sp, #116	; 0x74
 8005988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800598c:	ab03      	add	r3, sp, #12
 800598e:	9300      	str	r3, [sp, #0]
 8005990:	462a      	mov	r2, r5
 8005992:	4b07      	ldr	r3, [pc, #28]	; (80059b0 <_svfiprintf_r+0x1e4>)
 8005994:	a904      	add	r1, sp, #16
 8005996:	4640      	mov	r0, r8
 8005998:	f000 f884 	bl	8005aa4 <_printf_i>
 800599c:	e7ea      	b.n	8005974 <_svfiprintf_r+0x1a8>
 800599e:	bf00      	nop
 80059a0:	0800633b 	.word	0x0800633b
 80059a4:	08006341 	.word	0x08006341
 80059a8:	08006345 	.word	0x08006345
 80059ac:	00000000 	.word	0x00000000
 80059b0:	08005717 	.word	0x08005717

080059b4 <_printf_common>:
 80059b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059b8:	4691      	mov	r9, r2
 80059ba:	461f      	mov	r7, r3
 80059bc:	688a      	ldr	r2, [r1, #8]
 80059be:	690b      	ldr	r3, [r1, #16]
 80059c0:	4606      	mov	r6, r0
 80059c2:	4293      	cmp	r3, r2
 80059c4:	bfb8      	it	lt
 80059c6:	4613      	movlt	r3, r2
 80059c8:	f8c9 3000 	str.w	r3, [r9]
 80059cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80059d0:	460c      	mov	r4, r1
 80059d2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80059d6:	b112      	cbz	r2, 80059de <_printf_common+0x2a>
 80059d8:	3301      	adds	r3, #1
 80059da:	f8c9 3000 	str.w	r3, [r9]
 80059de:	6823      	ldr	r3, [r4, #0]
 80059e0:	0699      	lsls	r1, r3, #26
 80059e2:	bf42      	ittt	mi
 80059e4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80059e8:	3302      	addmi	r3, #2
 80059ea:	f8c9 3000 	strmi.w	r3, [r9]
 80059ee:	6825      	ldr	r5, [r4, #0]
 80059f0:	f015 0506 	ands.w	r5, r5, #6
 80059f4:	d107      	bne.n	8005a06 <_printf_common+0x52>
 80059f6:	f104 0a19 	add.w	sl, r4, #25
 80059fa:	68e3      	ldr	r3, [r4, #12]
 80059fc:	f8d9 2000 	ldr.w	r2, [r9]
 8005a00:	1a9b      	subs	r3, r3, r2
 8005a02:	429d      	cmp	r5, r3
 8005a04:	db2a      	blt.n	8005a5c <_printf_common+0xa8>
 8005a06:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005a0a:	6822      	ldr	r2, [r4, #0]
 8005a0c:	3300      	adds	r3, #0
 8005a0e:	bf18      	it	ne
 8005a10:	2301      	movne	r3, #1
 8005a12:	0692      	lsls	r2, r2, #26
 8005a14:	d42f      	bmi.n	8005a76 <_printf_common+0xc2>
 8005a16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a1a:	4639      	mov	r1, r7
 8005a1c:	4630      	mov	r0, r6
 8005a1e:	47c0      	blx	r8
 8005a20:	3001      	adds	r0, #1
 8005a22:	d022      	beq.n	8005a6a <_printf_common+0xb6>
 8005a24:	6823      	ldr	r3, [r4, #0]
 8005a26:	68e5      	ldr	r5, [r4, #12]
 8005a28:	f003 0306 	and.w	r3, r3, #6
 8005a2c:	2b04      	cmp	r3, #4
 8005a2e:	bf18      	it	ne
 8005a30:	2500      	movne	r5, #0
 8005a32:	f8d9 2000 	ldr.w	r2, [r9]
 8005a36:	f04f 0900 	mov.w	r9, #0
 8005a3a:	bf08      	it	eq
 8005a3c:	1aad      	subeq	r5, r5, r2
 8005a3e:	68a3      	ldr	r3, [r4, #8]
 8005a40:	6922      	ldr	r2, [r4, #16]
 8005a42:	bf08      	it	eq
 8005a44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	bfc4      	itt	gt
 8005a4c:	1a9b      	subgt	r3, r3, r2
 8005a4e:	18ed      	addgt	r5, r5, r3
 8005a50:	341a      	adds	r4, #26
 8005a52:	454d      	cmp	r5, r9
 8005a54:	d11b      	bne.n	8005a8e <_printf_common+0xda>
 8005a56:	2000      	movs	r0, #0
 8005a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	4652      	mov	r2, sl
 8005a60:	4639      	mov	r1, r7
 8005a62:	4630      	mov	r0, r6
 8005a64:	47c0      	blx	r8
 8005a66:	3001      	adds	r0, #1
 8005a68:	d103      	bne.n	8005a72 <_printf_common+0xbe>
 8005a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8005a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a72:	3501      	adds	r5, #1
 8005a74:	e7c1      	b.n	80059fa <_printf_common+0x46>
 8005a76:	2030      	movs	r0, #48	; 0x30
 8005a78:	18e1      	adds	r1, r4, r3
 8005a7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a7e:	1c5a      	adds	r2, r3, #1
 8005a80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a84:	4422      	add	r2, r4
 8005a86:	3302      	adds	r3, #2
 8005a88:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a8c:	e7c3      	b.n	8005a16 <_printf_common+0x62>
 8005a8e:	2301      	movs	r3, #1
 8005a90:	4622      	mov	r2, r4
 8005a92:	4639      	mov	r1, r7
 8005a94:	4630      	mov	r0, r6
 8005a96:	47c0      	blx	r8
 8005a98:	3001      	adds	r0, #1
 8005a9a:	d0e6      	beq.n	8005a6a <_printf_common+0xb6>
 8005a9c:	f109 0901 	add.w	r9, r9, #1
 8005aa0:	e7d7      	b.n	8005a52 <_printf_common+0x9e>
	...

08005aa4 <_printf_i>:
 8005aa4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005aa8:	4617      	mov	r7, r2
 8005aaa:	7e0a      	ldrb	r2, [r1, #24]
 8005aac:	b085      	sub	sp, #20
 8005aae:	2a6e      	cmp	r2, #110	; 0x6e
 8005ab0:	4698      	mov	r8, r3
 8005ab2:	4606      	mov	r6, r0
 8005ab4:	460c      	mov	r4, r1
 8005ab6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ab8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8005abc:	f000 80bc 	beq.w	8005c38 <_printf_i+0x194>
 8005ac0:	d81a      	bhi.n	8005af8 <_printf_i+0x54>
 8005ac2:	2a63      	cmp	r2, #99	; 0x63
 8005ac4:	d02e      	beq.n	8005b24 <_printf_i+0x80>
 8005ac6:	d80a      	bhi.n	8005ade <_printf_i+0x3a>
 8005ac8:	2a00      	cmp	r2, #0
 8005aca:	f000 80c8 	beq.w	8005c5e <_printf_i+0x1ba>
 8005ace:	2a58      	cmp	r2, #88	; 0x58
 8005ad0:	f000 808a 	beq.w	8005be8 <_printf_i+0x144>
 8005ad4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ad8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005adc:	e02a      	b.n	8005b34 <_printf_i+0x90>
 8005ade:	2a64      	cmp	r2, #100	; 0x64
 8005ae0:	d001      	beq.n	8005ae6 <_printf_i+0x42>
 8005ae2:	2a69      	cmp	r2, #105	; 0x69
 8005ae4:	d1f6      	bne.n	8005ad4 <_printf_i+0x30>
 8005ae6:	6821      	ldr	r1, [r4, #0]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005aee:	d023      	beq.n	8005b38 <_printf_i+0x94>
 8005af0:	1d11      	adds	r1, r2, #4
 8005af2:	6019      	str	r1, [r3, #0]
 8005af4:	6813      	ldr	r3, [r2, #0]
 8005af6:	e027      	b.n	8005b48 <_printf_i+0xa4>
 8005af8:	2a73      	cmp	r2, #115	; 0x73
 8005afa:	f000 80b4 	beq.w	8005c66 <_printf_i+0x1c2>
 8005afe:	d808      	bhi.n	8005b12 <_printf_i+0x6e>
 8005b00:	2a6f      	cmp	r2, #111	; 0x6f
 8005b02:	d02a      	beq.n	8005b5a <_printf_i+0xb6>
 8005b04:	2a70      	cmp	r2, #112	; 0x70
 8005b06:	d1e5      	bne.n	8005ad4 <_printf_i+0x30>
 8005b08:	680a      	ldr	r2, [r1, #0]
 8005b0a:	f042 0220 	orr.w	r2, r2, #32
 8005b0e:	600a      	str	r2, [r1, #0]
 8005b10:	e003      	b.n	8005b1a <_printf_i+0x76>
 8005b12:	2a75      	cmp	r2, #117	; 0x75
 8005b14:	d021      	beq.n	8005b5a <_printf_i+0xb6>
 8005b16:	2a78      	cmp	r2, #120	; 0x78
 8005b18:	d1dc      	bne.n	8005ad4 <_printf_i+0x30>
 8005b1a:	2278      	movs	r2, #120	; 0x78
 8005b1c:	496f      	ldr	r1, [pc, #444]	; (8005cdc <_printf_i+0x238>)
 8005b1e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8005b22:	e064      	b.n	8005bee <_printf_i+0x14a>
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8005b2a:	1d11      	adds	r1, r2, #4
 8005b2c:	6019      	str	r1, [r3, #0]
 8005b2e:	6813      	ldr	r3, [r2, #0]
 8005b30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b34:	2301      	movs	r3, #1
 8005b36:	e0a3      	b.n	8005c80 <_printf_i+0x1dc>
 8005b38:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005b3c:	f102 0104 	add.w	r1, r2, #4
 8005b40:	6019      	str	r1, [r3, #0]
 8005b42:	d0d7      	beq.n	8005af4 <_printf_i+0x50>
 8005b44:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	da03      	bge.n	8005b54 <_printf_i+0xb0>
 8005b4c:	222d      	movs	r2, #45	; 0x2d
 8005b4e:	425b      	negs	r3, r3
 8005b50:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005b54:	4962      	ldr	r1, [pc, #392]	; (8005ce0 <_printf_i+0x23c>)
 8005b56:	220a      	movs	r2, #10
 8005b58:	e017      	b.n	8005b8a <_printf_i+0xe6>
 8005b5a:	6820      	ldr	r0, [r4, #0]
 8005b5c:	6819      	ldr	r1, [r3, #0]
 8005b5e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005b62:	d003      	beq.n	8005b6c <_printf_i+0xc8>
 8005b64:	1d08      	adds	r0, r1, #4
 8005b66:	6018      	str	r0, [r3, #0]
 8005b68:	680b      	ldr	r3, [r1, #0]
 8005b6a:	e006      	b.n	8005b7a <_printf_i+0xd6>
 8005b6c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005b70:	f101 0004 	add.w	r0, r1, #4
 8005b74:	6018      	str	r0, [r3, #0]
 8005b76:	d0f7      	beq.n	8005b68 <_printf_i+0xc4>
 8005b78:	880b      	ldrh	r3, [r1, #0]
 8005b7a:	2a6f      	cmp	r2, #111	; 0x6f
 8005b7c:	bf14      	ite	ne
 8005b7e:	220a      	movne	r2, #10
 8005b80:	2208      	moveq	r2, #8
 8005b82:	4957      	ldr	r1, [pc, #348]	; (8005ce0 <_printf_i+0x23c>)
 8005b84:	2000      	movs	r0, #0
 8005b86:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8005b8a:	6865      	ldr	r5, [r4, #4]
 8005b8c:	2d00      	cmp	r5, #0
 8005b8e:	60a5      	str	r5, [r4, #8]
 8005b90:	f2c0 809c 	blt.w	8005ccc <_printf_i+0x228>
 8005b94:	6820      	ldr	r0, [r4, #0]
 8005b96:	f020 0004 	bic.w	r0, r0, #4
 8005b9a:	6020      	str	r0, [r4, #0]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d13f      	bne.n	8005c20 <_printf_i+0x17c>
 8005ba0:	2d00      	cmp	r5, #0
 8005ba2:	f040 8095 	bne.w	8005cd0 <_printf_i+0x22c>
 8005ba6:	4675      	mov	r5, lr
 8005ba8:	2a08      	cmp	r2, #8
 8005baa:	d10b      	bne.n	8005bc4 <_printf_i+0x120>
 8005bac:	6823      	ldr	r3, [r4, #0]
 8005bae:	07da      	lsls	r2, r3, #31
 8005bb0:	d508      	bpl.n	8005bc4 <_printf_i+0x120>
 8005bb2:	6923      	ldr	r3, [r4, #16]
 8005bb4:	6862      	ldr	r2, [r4, #4]
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	bfde      	ittt	le
 8005bba:	2330      	movle	r3, #48	; 0x30
 8005bbc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005bc0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005bc4:	ebae 0305 	sub.w	r3, lr, r5
 8005bc8:	6123      	str	r3, [r4, #16]
 8005bca:	f8cd 8000 	str.w	r8, [sp]
 8005bce:	463b      	mov	r3, r7
 8005bd0:	aa03      	add	r2, sp, #12
 8005bd2:	4621      	mov	r1, r4
 8005bd4:	4630      	mov	r0, r6
 8005bd6:	f7ff feed 	bl	80059b4 <_printf_common>
 8005bda:	3001      	adds	r0, #1
 8005bdc:	d155      	bne.n	8005c8a <_printf_i+0x1e6>
 8005bde:	f04f 30ff 	mov.w	r0, #4294967295
 8005be2:	b005      	add	sp, #20
 8005be4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005be8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005bec:	493c      	ldr	r1, [pc, #240]	; (8005ce0 <_printf_i+0x23c>)
 8005bee:	6822      	ldr	r2, [r4, #0]
 8005bf0:	6818      	ldr	r0, [r3, #0]
 8005bf2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005bf6:	f100 0504 	add.w	r5, r0, #4
 8005bfa:	601d      	str	r5, [r3, #0]
 8005bfc:	d001      	beq.n	8005c02 <_printf_i+0x15e>
 8005bfe:	6803      	ldr	r3, [r0, #0]
 8005c00:	e002      	b.n	8005c08 <_printf_i+0x164>
 8005c02:	0655      	lsls	r5, r2, #25
 8005c04:	d5fb      	bpl.n	8005bfe <_printf_i+0x15a>
 8005c06:	8803      	ldrh	r3, [r0, #0]
 8005c08:	07d0      	lsls	r0, r2, #31
 8005c0a:	bf44      	itt	mi
 8005c0c:	f042 0220 	orrmi.w	r2, r2, #32
 8005c10:	6022      	strmi	r2, [r4, #0]
 8005c12:	b91b      	cbnz	r3, 8005c1c <_printf_i+0x178>
 8005c14:	6822      	ldr	r2, [r4, #0]
 8005c16:	f022 0220 	bic.w	r2, r2, #32
 8005c1a:	6022      	str	r2, [r4, #0]
 8005c1c:	2210      	movs	r2, #16
 8005c1e:	e7b1      	b.n	8005b84 <_printf_i+0xe0>
 8005c20:	4675      	mov	r5, lr
 8005c22:	fbb3 f0f2 	udiv	r0, r3, r2
 8005c26:	fb02 3310 	mls	r3, r2, r0, r3
 8005c2a:	5ccb      	ldrb	r3, [r1, r3]
 8005c2c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005c30:	4603      	mov	r3, r0
 8005c32:	2800      	cmp	r0, #0
 8005c34:	d1f5      	bne.n	8005c22 <_printf_i+0x17e>
 8005c36:	e7b7      	b.n	8005ba8 <_printf_i+0x104>
 8005c38:	6808      	ldr	r0, [r1, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005c40:	6949      	ldr	r1, [r1, #20]
 8005c42:	d004      	beq.n	8005c4e <_printf_i+0x1aa>
 8005c44:	1d10      	adds	r0, r2, #4
 8005c46:	6018      	str	r0, [r3, #0]
 8005c48:	6813      	ldr	r3, [r2, #0]
 8005c4a:	6019      	str	r1, [r3, #0]
 8005c4c:	e007      	b.n	8005c5e <_printf_i+0x1ba>
 8005c4e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005c52:	f102 0004 	add.w	r0, r2, #4
 8005c56:	6018      	str	r0, [r3, #0]
 8005c58:	6813      	ldr	r3, [r2, #0]
 8005c5a:	d0f6      	beq.n	8005c4a <_printf_i+0x1a6>
 8005c5c:	8019      	strh	r1, [r3, #0]
 8005c5e:	2300      	movs	r3, #0
 8005c60:	4675      	mov	r5, lr
 8005c62:	6123      	str	r3, [r4, #16]
 8005c64:	e7b1      	b.n	8005bca <_printf_i+0x126>
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	1d11      	adds	r1, r2, #4
 8005c6a:	6019      	str	r1, [r3, #0]
 8005c6c:	6815      	ldr	r5, [r2, #0]
 8005c6e:	2100      	movs	r1, #0
 8005c70:	6862      	ldr	r2, [r4, #4]
 8005c72:	4628      	mov	r0, r5
 8005c74:	f000 f836 	bl	8005ce4 <memchr>
 8005c78:	b108      	cbz	r0, 8005c7e <_printf_i+0x1da>
 8005c7a:	1b40      	subs	r0, r0, r5
 8005c7c:	6060      	str	r0, [r4, #4]
 8005c7e:	6863      	ldr	r3, [r4, #4]
 8005c80:	6123      	str	r3, [r4, #16]
 8005c82:	2300      	movs	r3, #0
 8005c84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c88:	e79f      	b.n	8005bca <_printf_i+0x126>
 8005c8a:	6923      	ldr	r3, [r4, #16]
 8005c8c:	462a      	mov	r2, r5
 8005c8e:	4639      	mov	r1, r7
 8005c90:	4630      	mov	r0, r6
 8005c92:	47c0      	blx	r8
 8005c94:	3001      	adds	r0, #1
 8005c96:	d0a2      	beq.n	8005bde <_printf_i+0x13a>
 8005c98:	6823      	ldr	r3, [r4, #0]
 8005c9a:	079b      	lsls	r3, r3, #30
 8005c9c:	d507      	bpl.n	8005cae <_printf_i+0x20a>
 8005c9e:	2500      	movs	r5, #0
 8005ca0:	f104 0919 	add.w	r9, r4, #25
 8005ca4:	68e3      	ldr	r3, [r4, #12]
 8005ca6:	9a03      	ldr	r2, [sp, #12]
 8005ca8:	1a9b      	subs	r3, r3, r2
 8005caa:	429d      	cmp	r5, r3
 8005cac:	db05      	blt.n	8005cba <_printf_i+0x216>
 8005cae:	68e0      	ldr	r0, [r4, #12]
 8005cb0:	9b03      	ldr	r3, [sp, #12]
 8005cb2:	4298      	cmp	r0, r3
 8005cb4:	bfb8      	it	lt
 8005cb6:	4618      	movlt	r0, r3
 8005cb8:	e793      	b.n	8005be2 <_printf_i+0x13e>
 8005cba:	2301      	movs	r3, #1
 8005cbc:	464a      	mov	r2, r9
 8005cbe:	4639      	mov	r1, r7
 8005cc0:	4630      	mov	r0, r6
 8005cc2:	47c0      	blx	r8
 8005cc4:	3001      	adds	r0, #1
 8005cc6:	d08a      	beq.n	8005bde <_printf_i+0x13a>
 8005cc8:	3501      	adds	r5, #1
 8005cca:	e7eb      	b.n	8005ca4 <_printf_i+0x200>
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1a7      	bne.n	8005c20 <_printf_i+0x17c>
 8005cd0:	780b      	ldrb	r3, [r1, #0]
 8005cd2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cd6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005cda:	e765      	b.n	8005ba8 <_printf_i+0x104>
 8005cdc:	0800635d 	.word	0x0800635d
 8005ce0:	0800634c 	.word	0x0800634c

08005ce4 <memchr>:
 8005ce4:	b510      	push	{r4, lr}
 8005ce6:	b2c9      	uxtb	r1, r1
 8005ce8:	4402      	add	r2, r0
 8005cea:	4290      	cmp	r0, r2
 8005cec:	4603      	mov	r3, r0
 8005cee:	d101      	bne.n	8005cf4 <memchr+0x10>
 8005cf0:	2000      	movs	r0, #0
 8005cf2:	bd10      	pop	{r4, pc}
 8005cf4:	781c      	ldrb	r4, [r3, #0]
 8005cf6:	3001      	adds	r0, #1
 8005cf8:	428c      	cmp	r4, r1
 8005cfa:	d1f6      	bne.n	8005cea <memchr+0x6>
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	bd10      	pop	{r4, pc}

08005d00 <memcpy>:
 8005d00:	b510      	push	{r4, lr}
 8005d02:	1e43      	subs	r3, r0, #1
 8005d04:	440a      	add	r2, r1
 8005d06:	4291      	cmp	r1, r2
 8005d08:	d100      	bne.n	8005d0c <memcpy+0xc>
 8005d0a:	bd10      	pop	{r4, pc}
 8005d0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d10:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d14:	e7f7      	b.n	8005d06 <memcpy+0x6>

08005d16 <memmove>:
 8005d16:	4288      	cmp	r0, r1
 8005d18:	b510      	push	{r4, lr}
 8005d1a:	eb01 0302 	add.w	r3, r1, r2
 8005d1e:	d803      	bhi.n	8005d28 <memmove+0x12>
 8005d20:	1e42      	subs	r2, r0, #1
 8005d22:	4299      	cmp	r1, r3
 8005d24:	d10c      	bne.n	8005d40 <memmove+0x2a>
 8005d26:	bd10      	pop	{r4, pc}
 8005d28:	4298      	cmp	r0, r3
 8005d2a:	d2f9      	bcs.n	8005d20 <memmove+0xa>
 8005d2c:	1881      	adds	r1, r0, r2
 8005d2e:	1ad2      	subs	r2, r2, r3
 8005d30:	42d3      	cmn	r3, r2
 8005d32:	d100      	bne.n	8005d36 <memmove+0x20>
 8005d34:	bd10      	pop	{r4, pc}
 8005d36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d3a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005d3e:	e7f7      	b.n	8005d30 <memmove+0x1a>
 8005d40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d44:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005d48:	e7eb      	b.n	8005d22 <memmove+0xc>
	...

08005d4c <_free_r>:
 8005d4c:	b538      	push	{r3, r4, r5, lr}
 8005d4e:	4605      	mov	r5, r0
 8005d50:	2900      	cmp	r1, #0
 8005d52:	d043      	beq.n	8005ddc <_free_r+0x90>
 8005d54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d58:	1f0c      	subs	r4, r1, #4
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	bfb8      	it	lt
 8005d5e:	18e4      	addlt	r4, r4, r3
 8005d60:	f000 f8d4 	bl	8005f0c <__malloc_lock>
 8005d64:	4a1e      	ldr	r2, [pc, #120]	; (8005de0 <_free_r+0x94>)
 8005d66:	6813      	ldr	r3, [r2, #0]
 8005d68:	4610      	mov	r0, r2
 8005d6a:	b933      	cbnz	r3, 8005d7a <_free_r+0x2e>
 8005d6c:	6063      	str	r3, [r4, #4]
 8005d6e:	6014      	str	r4, [r2, #0]
 8005d70:	4628      	mov	r0, r5
 8005d72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d76:	f000 b8ca 	b.w	8005f0e <__malloc_unlock>
 8005d7a:	42a3      	cmp	r3, r4
 8005d7c:	d90b      	bls.n	8005d96 <_free_r+0x4a>
 8005d7e:	6821      	ldr	r1, [r4, #0]
 8005d80:	1862      	adds	r2, r4, r1
 8005d82:	4293      	cmp	r3, r2
 8005d84:	bf01      	itttt	eq
 8005d86:	681a      	ldreq	r2, [r3, #0]
 8005d88:	685b      	ldreq	r3, [r3, #4]
 8005d8a:	1852      	addeq	r2, r2, r1
 8005d8c:	6022      	streq	r2, [r4, #0]
 8005d8e:	6063      	str	r3, [r4, #4]
 8005d90:	6004      	str	r4, [r0, #0]
 8005d92:	e7ed      	b.n	8005d70 <_free_r+0x24>
 8005d94:	4613      	mov	r3, r2
 8005d96:	685a      	ldr	r2, [r3, #4]
 8005d98:	b10a      	cbz	r2, 8005d9e <_free_r+0x52>
 8005d9a:	42a2      	cmp	r2, r4
 8005d9c:	d9fa      	bls.n	8005d94 <_free_r+0x48>
 8005d9e:	6819      	ldr	r1, [r3, #0]
 8005da0:	1858      	adds	r0, r3, r1
 8005da2:	42a0      	cmp	r0, r4
 8005da4:	d10b      	bne.n	8005dbe <_free_r+0x72>
 8005da6:	6820      	ldr	r0, [r4, #0]
 8005da8:	4401      	add	r1, r0
 8005daa:	1858      	adds	r0, r3, r1
 8005dac:	4282      	cmp	r2, r0
 8005dae:	6019      	str	r1, [r3, #0]
 8005db0:	d1de      	bne.n	8005d70 <_free_r+0x24>
 8005db2:	6810      	ldr	r0, [r2, #0]
 8005db4:	6852      	ldr	r2, [r2, #4]
 8005db6:	4401      	add	r1, r0
 8005db8:	6019      	str	r1, [r3, #0]
 8005dba:	605a      	str	r2, [r3, #4]
 8005dbc:	e7d8      	b.n	8005d70 <_free_r+0x24>
 8005dbe:	d902      	bls.n	8005dc6 <_free_r+0x7a>
 8005dc0:	230c      	movs	r3, #12
 8005dc2:	602b      	str	r3, [r5, #0]
 8005dc4:	e7d4      	b.n	8005d70 <_free_r+0x24>
 8005dc6:	6820      	ldr	r0, [r4, #0]
 8005dc8:	1821      	adds	r1, r4, r0
 8005dca:	428a      	cmp	r2, r1
 8005dcc:	bf01      	itttt	eq
 8005dce:	6811      	ldreq	r1, [r2, #0]
 8005dd0:	6852      	ldreq	r2, [r2, #4]
 8005dd2:	1809      	addeq	r1, r1, r0
 8005dd4:	6021      	streq	r1, [r4, #0]
 8005dd6:	6062      	str	r2, [r4, #4]
 8005dd8:	605c      	str	r4, [r3, #4]
 8005dda:	e7c9      	b.n	8005d70 <_free_r+0x24>
 8005ddc:	bd38      	pop	{r3, r4, r5, pc}
 8005dde:	bf00      	nop
 8005de0:	20000724 	.word	0x20000724

08005de4 <_malloc_r>:
 8005de4:	b570      	push	{r4, r5, r6, lr}
 8005de6:	1ccd      	adds	r5, r1, #3
 8005de8:	f025 0503 	bic.w	r5, r5, #3
 8005dec:	3508      	adds	r5, #8
 8005dee:	2d0c      	cmp	r5, #12
 8005df0:	bf38      	it	cc
 8005df2:	250c      	movcc	r5, #12
 8005df4:	2d00      	cmp	r5, #0
 8005df6:	4606      	mov	r6, r0
 8005df8:	db01      	blt.n	8005dfe <_malloc_r+0x1a>
 8005dfa:	42a9      	cmp	r1, r5
 8005dfc:	d903      	bls.n	8005e06 <_malloc_r+0x22>
 8005dfe:	230c      	movs	r3, #12
 8005e00:	6033      	str	r3, [r6, #0]
 8005e02:	2000      	movs	r0, #0
 8005e04:	bd70      	pop	{r4, r5, r6, pc}
 8005e06:	f000 f881 	bl	8005f0c <__malloc_lock>
 8005e0a:	4a23      	ldr	r2, [pc, #140]	; (8005e98 <_malloc_r+0xb4>)
 8005e0c:	6814      	ldr	r4, [r2, #0]
 8005e0e:	4621      	mov	r1, r4
 8005e10:	b991      	cbnz	r1, 8005e38 <_malloc_r+0x54>
 8005e12:	4c22      	ldr	r4, [pc, #136]	; (8005e9c <_malloc_r+0xb8>)
 8005e14:	6823      	ldr	r3, [r4, #0]
 8005e16:	b91b      	cbnz	r3, 8005e20 <_malloc_r+0x3c>
 8005e18:	4630      	mov	r0, r6
 8005e1a:	f000 f867 	bl	8005eec <_sbrk_r>
 8005e1e:	6020      	str	r0, [r4, #0]
 8005e20:	4629      	mov	r1, r5
 8005e22:	4630      	mov	r0, r6
 8005e24:	f000 f862 	bl	8005eec <_sbrk_r>
 8005e28:	1c43      	adds	r3, r0, #1
 8005e2a:	d126      	bne.n	8005e7a <_malloc_r+0x96>
 8005e2c:	230c      	movs	r3, #12
 8005e2e:	4630      	mov	r0, r6
 8005e30:	6033      	str	r3, [r6, #0]
 8005e32:	f000 f86c 	bl	8005f0e <__malloc_unlock>
 8005e36:	e7e4      	b.n	8005e02 <_malloc_r+0x1e>
 8005e38:	680b      	ldr	r3, [r1, #0]
 8005e3a:	1b5b      	subs	r3, r3, r5
 8005e3c:	d41a      	bmi.n	8005e74 <_malloc_r+0x90>
 8005e3e:	2b0b      	cmp	r3, #11
 8005e40:	d90f      	bls.n	8005e62 <_malloc_r+0x7e>
 8005e42:	600b      	str	r3, [r1, #0]
 8005e44:	18cc      	adds	r4, r1, r3
 8005e46:	50cd      	str	r5, [r1, r3]
 8005e48:	4630      	mov	r0, r6
 8005e4a:	f000 f860 	bl	8005f0e <__malloc_unlock>
 8005e4e:	f104 000b 	add.w	r0, r4, #11
 8005e52:	1d23      	adds	r3, r4, #4
 8005e54:	f020 0007 	bic.w	r0, r0, #7
 8005e58:	1ac3      	subs	r3, r0, r3
 8005e5a:	d01b      	beq.n	8005e94 <_malloc_r+0xb0>
 8005e5c:	425a      	negs	r2, r3
 8005e5e:	50e2      	str	r2, [r4, r3]
 8005e60:	bd70      	pop	{r4, r5, r6, pc}
 8005e62:	428c      	cmp	r4, r1
 8005e64:	bf0b      	itete	eq
 8005e66:	6863      	ldreq	r3, [r4, #4]
 8005e68:	684b      	ldrne	r3, [r1, #4]
 8005e6a:	6013      	streq	r3, [r2, #0]
 8005e6c:	6063      	strne	r3, [r4, #4]
 8005e6e:	bf18      	it	ne
 8005e70:	460c      	movne	r4, r1
 8005e72:	e7e9      	b.n	8005e48 <_malloc_r+0x64>
 8005e74:	460c      	mov	r4, r1
 8005e76:	6849      	ldr	r1, [r1, #4]
 8005e78:	e7ca      	b.n	8005e10 <_malloc_r+0x2c>
 8005e7a:	1cc4      	adds	r4, r0, #3
 8005e7c:	f024 0403 	bic.w	r4, r4, #3
 8005e80:	42a0      	cmp	r0, r4
 8005e82:	d005      	beq.n	8005e90 <_malloc_r+0xac>
 8005e84:	1a21      	subs	r1, r4, r0
 8005e86:	4630      	mov	r0, r6
 8005e88:	f000 f830 	bl	8005eec <_sbrk_r>
 8005e8c:	3001      	adds	r0, #1
 8005e8e:	d0cd      	beq.n	8005e2c <_malloc_r+0x48>
 8005e90:	6025      	str	r5, [r4, #0]
 8005e92:	e7d9      	b.n	8005e48 <_malloc_r+0x64>
 8005e94:	bd70      	pop	{r4, r5, r6, pc}
 8005e96:	bf00      	nop
 8005e98:	20000724 	.word	0x20000724
 8005e9c:	20000728 	.word	0x20000728

08005ea0 <_realloc_r>:
 8005ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ea2:	4607      	mov	r7, r0
 8005ea4:	4614      	mov	r4, r2
 8005ea6:	460e      	mov	r6, r1
 8005ea8:	b921      	cbnz	r1, 8005eb4 <_realloc_r+0x14>
 8005eaa:	4611      	mov	r1, r2
 8005eac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005eb0:	f7ff bf98 	b.w	8005de4 <_malloc_r>
 8005eb4:	b922      	cbnz	r2, 8005ec0 <_realloc_r+0x20>
 8005eb6:	f7ff ff49 	bl	8005d4c <_free_r>
 8005eba:	4625      	mov	r5, r4
 8005ebc:	4628      	mov	r0, r5
 8005ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ec0:	f000 f826 	bl	8005f10 <_malloc_usable_size_r>
 8005ec4:	4284      	cmp	r4, r0
 8005ec6:	d90f      	bls.n	8005ee8 <_realloc_r+0x48>
 8005ec8:	4621      	mov	r1, r4
 8005eca:	4638      	mov	r0, r7
 8005ecc:	f7ff ff8a 	bl	8005de4 <_malloc_r>
 8005ed0:	4605      	mov	r5, r0
 8005ed2:	2800      	cmp	r0, #0
 8005ed4:	d0f2      	beq.n	8005ebc <_realloc_r+0x1c>
 8005ed6:	4631      	mov	r1, r6
 8005ed8:	4622      	mov	r2, r4
 8005eda:	f7ff ff11 	bl	8005d00 <memcpy>
 8005ede:	4631      	mov	r1, r6
 8005ee0:	4638      	mov	r0, r7
 8005ee2:	f7ff ff33 	bl	8005d4c <_free_r>
 8005ee6:	e7e9      	b.n	8005ebc <_realloc_r+0x1c>
 8005ee8:	4635      	mov	r5, r6
 8005eea:	e7e7      	b.n	8005ebc <_realloc_r+0x1c>

08005eec <_sbrk_r>:
 8005eec:	b538      	push	{r3, r4, r5, lr}
 8005eee:	2300      	movs	r3, #0
 8005ef0:	4c05      	ldr	r4, [pc, #20]	; (8005f08 <_sbrk_r+0x1c>)
 8005ef2:	4605      	mov	r5, r0
 8005ef4:	4608      	mov	r0, r1
 8005ef6:	6023      	str	r3, [r4, #0]
 8005ef8:	f000 f814 	bl	8005f24 <_sbrk>
 8005efc:	1c43      	adds	r3, r0, #1
 8005efe:	d102      	bne.n	8005f06 <_sbrk_r+0x1a>
 8005f00:	6823      	ldr	r3, [r4, #0]
 8005f02:	b103      	cbz	r3, 8005f06 <_sbrk_r+0x1a>
 8005f04:	602b      	str	r3, [r5, #0]
 8005f06:	bd38      	pop	{r3, r4, r5, pc}
 8005f08:	20000ac0 	.word	0x20000ac0

08005f0c <__malloc_lock>:
 8005f0c:	4770      	bx	lr

08005f0e <__malloc_unlock>:
 8005f0e:	4770      	bx	lr

08005f10 <_malloc_usable_size_r>:
 8005f10:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8005f14:	2800      	cmp	r0, #0
 8005f16:	f1a0 0004 	sub.w	r0, r0, #4
 8005f1a:	bfbc      	itt	lt
 8005f1c:	580b      	ldrlt	r3, [r1, r0]
 8005f1e:	18c0      	addlt	r0, r0, r3
 8005f20:	4770      	bx	lr
	...

08005f24 <_sbrk>:
 8005f24:	4b04      	ldr	r3, [pc, #16]	; (8005f38 <_sbrk+0x14>)
 8005f26:	4602      	mov	r2, r0
 8005f28:	6819      	ldr	r1, [r3, #0]
 8005f2a:	b909      	cbnz	r1, 8005f30 <_sbrk+0xc>
 8005f2c:	4903      	ldr	r1, [pc, #12]	; (8005f3c <_sbrk+0x18>)
 8005f2e:	6019      	str	r1, [r3, #0]
 8005f30:	6818      	ldr	r0, [r3, #0]
 8005f32:	4402      	add	r2, r0
 8005f34:	601a      	str	r2, [r3, #0]
 8005f36:	4770      	bx	lr
 8005f38:	2000072c 	.word	0x2000072c
 8005f3c:	20000ac4 	.word	0x20000ac4

08005f40 <_init>:
 8005f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f42:	bf00      	nop
 8005f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f46:	bc08      	pop	{r3}
 8005f48:	469e      	mov	lr, r3
 8005f4a:	4770      	bx	lr

08005f4c <_fini>:
 8005f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f4e:	bf00      	nop
 8005f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f52:	bc08      	pop	{r3}
 8005f54:	469e      	mov	lr, r3
 8005f56:	4770      	bx	lr
