
{
  "kernel"              : "_Z6kernelPiS_S_",
  "targetFunction"      : false,
  "targetNested"        : true,
  "targetLoopsID"       : [0, 1],
  "doCGRAMapping"       : true,
  "row"                 : 4,
  "column"              : 8,
  "precisionAware"      : true,
  "heterogeneity"       : true,
  "isTrimmedDemo"       : true,
  "heuristicMapping"    : true,
  "bypassConstraint"    : 4,
  "isStaticElasticCGRA" : false,
  "ctrlMemConstraint"   : 200,
  "regConstraint"       : 8,
  "optLatency"          : {
                            "store": 2
                          },
  "optPipelined"        : ["store"],
  "additionalFunc"      : {
                            "store": [4]
                          },

  "operations":
{
"0": {
"0": [],
"1": [],
"2": [],
"3": ["br", "zext", "sext"],
"4": ["add", "load", "store"],
"5": ["icmp", "add"],
"6": [],
"7": []
},
"1": {
"0": [],
"1": [],
"2": [],
"3": ["add", "fadd"],
"4": ["add", "fadd"],
"5": [],
"6": [],
"7": []
},
"2": {
"0": [],
"1": [],
"2": ["add", "fadd"],
"3": ["add", "fadd"],
"4": ["add", "fadd"],
"5": ["add", "fadd"],
"6": [],
"7": []
},
"3": {
"0": ["mul", "fmul"],
"1": ["mul", "fmul"],
"2": ["mul", "fmul"],
"3": ["mul", "fmul"],
"4": ["mul", "fmul"],
"5": ["mul", "fmul"],
"6": ["mul", "fmul"],
"7": ["mul", "fmul"]
}
}
}
