
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v' to AST representation.
Generating RTLIL representation for module `\elementwise_add_core_18_18_48'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: elementwise_add_core_18_18_48
Automatically selected elementwise_add_core_18_18_48 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \elementwise_add_core_18_18_48

2.3. Analyzing design hierarchy..
Top module:  \elementwise_add_core_18_18_48
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1 in module elementwise_add_core_18_18_48.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
     1/146: $0\valid_C[0:0]
     2/146: $0\valid_A_B[0:0]
     3/146: $0\reg_C_47[17:0]
     4/146: $0\reg_B_47[17:0]
     5/146: $0\reg_A_47[17:0]
     6/146: $0\reg_C_46[17:0]
     7/146: $0\reg_B_46[17:0]
     8/146: $0\reg_A_46[17:0]
     9/146: $0\reg_C_45[17:0]
    10/146: $0\reg_B_45[17:0]
    11/146: $0\reg_A_45[17:0]
    12/146: $0\reg_C_44[17:0]
    13/146: $0\reg_B_44[17:0]
    14/146: $0\reg_A_44[17:0]
    15/146: $0\reg_C_43[17:0]
    16/146: $0\reg_B_43[17:0]
    17/146: $0\reg_A_43[17:0]
    18/146: $0\reg_C_42[17:0]
    19/146: $0\reg_B_42[17:0]
    20/146: $0\reg_A_42[17:0]
    21/146: $0\reg_C_41[17:0]
    22/146: $0\reg_B_41[17:0]
    23/146: $0\reg_A_41[17:0]
    24/146: $0\reg_C_40[17:0]
    25/146: $0\reg_B_40[17:0]
    26/146: $0\reg_A_40[17:0]
    27/146: $0\reg_C_39[17:0]
    28/146: $0\reg_B_39[17:0]
    29/146: $0\reg_A_39[17:0]
    30/146: $0\reg_C_38[17:0]
    31/146: $0\reg_B_38[17:0]
    32/146: $0\reg_A_38[17:0]
    33/146: $0\reg_C_37[17:0]
    34/146: $0\reg_B_37[17:0]
    35/146: $0\reg_A_37[17:0]
    36/146: $0\reg_C_36[17:0]
    37/146: $0\reg_B_36[17:0]
    38/146: $0\reg_A_36[17:0]
    39/146: $0\reg_C_35[17:0]
    40/146: $0\reg_B_35[17:0]
    41/146: $0\reg_A_35[17:0]
    42/146: $0\reg_C_34[17:0]
    43/146: $0\reg_B_34[17:0]
    44/146: $0\reg_A_34[17:0]
    45/146: $0\reg_C_33[17:0]
    46/146: $0\reg_B_33[17:0]
    47/146: $0\reg_A_33[17:0]
    48/146: $0\reg_C_32[17:0]
    49/146: $0\reg_B_32[17:0]
    50/146: $0\reg_A_32[17:0]
    51/146: $0\reg_C_31[17:0]
    52/146: $0\reg_B_31[17:0]
    53/146: $0\reg_A_31[17:0]
    54/146: $0\reg_C_30[17:0]
    55/146: $0\reg_B_30[17:0]
    56/146: $0\reg_A_30[17:0]
    57/146: $0\reg_C_29[17:0]
    58/146: $0\reg_B_29[17:0]
    59/146: $0\reg_A_29[17:0]
    60/146: $0\reg_C_28[17:0]
    61/146: $0\reg_B_28[17:0]
    62/146: $0\reg_A_28[17:0]
    63/146: $0\reg_C_27[17:0]
    64/146: $0\reg_B_27[17:0]
    65/146: $0\reg_A_27[17:0]
    66/146: $0\reg_C_26[17:0]
    67/146: $0\reg_B_26[17:0]
    68/146: $0\reg_A_26[17:0]
    69/146: $0\reg_C_25[17:0]
    70/146: $0\reg_B_25[17:0]
    71/146: $0\reg_A_25[17:0]
    72/146: $0\reg_C_24[17:0]
    73/146: $0\reg_B_24[17:0]
    74/146: $0\reg_A_24[17:0]
    75/146: $0\reg_C_23[17:0]
    76/146: $0\reg_B_23[17:0]
    77/146: $0\reg_A_23[17:0]
    78/146: $0\reg_C_22[17:0]
    79/146: $0\reg_B_22[17:0]
    80/146: $0\reg_A_22[17:0]
    81/146: $0\reg_C_21[17:0]
    82/146: $0\reg_B_21[17:0]
    83/146: $0\reg_A_21[17:0]
    84/146: $0\reg_C_20[17:0]
    85/146: $0\reg_B_20[17:0]
    86/146: $0\reg_A_20[17:0]
    87/146: $0\reg_C_19[17:0]
    88/146: $0\reg_B_19[17:0]
    89/146: $0\reg_A_19[17:0]
    90/146: $0\reg_C_18[17:0]
    91/146: $0\reg_B_18[17:0]
    92/146: $0\reg_A_18[17:0]
    93/146: $0\reg_C_17[17:0]
    94/146: $0\reg_B_17[17:0]
    95/146: $0\reg_A_17[17:0]
    96/146: $0\reg_C_16[17:0]
    97/146: $0\reg_B_16[17:0]
    98/146: $0\reg_A_16[17:0]
    99/146: $0\reg_C_15[17:0]
   100/146: $0\reg_B_15[17:0]
   101/146: $0\reg_A_15[17:0]
   102/146: $0\reg_C_14[17:0]
   103/146: $0\reg_B_14[17:0]
   104/146: $0\reg_A_14[17:0]
   105/146: $0\reg_C_13[17:0]
   106/146: $0\reg_B_13[17:0]
   107/146: $0\reg_A_13[17:0]
   108/146: $0\reg_C_12[17:0]
   109/146: $0\reg_B_12[17:0]
   110/146: $0\reg_A_12[17:0]
   111/146: $0\reg_C_11[17:0]
   112/146: $0\reg_B_11[17:0]
   113/146: $0\reg_A_11[17:0]
   114/146: $0\reg_C_10[17:0]
   115/146: $0\reg_B_10[17:0]
   116/146: $0\reg_A_10[17:0]
   117/146: $0\reg_C_9[17:0]
   118/146: $0\reg_B_9[17:0]
   119/146: $0\reg_A_9[17:0]
   120/146: $0\reg_C_8[17:0]
   121/146: $0\reg_B_8[17:0]
   122/146: $0\reg_A_8[17:0]
   123/146: $0\reg_C_7[17:0]
   124/146: $0\reg_B_7[17:0]
   125/146: $0\reg_A_7[17:0]
   126/146: $0\reg_C_6[17:0]
   127/146: $0\reg_B_6[17:0]
   128/146: $0\reg_A_6[17:0]
   129/146: $0\reg_C_5[17:0]
   130/146: $0\reg_B_5[17:0]
   131/146: $0\reg_A_5[17:0]
   132/146: $0\reg_C_4[17:0]
   133/146: $0\reg_B_4[17:0]
   134/146: $0\reg_A_4[17:0]
   135/146: $0\reg_C_3[17:0]
   136/146: $0\reg_B_3[17:0]
   137/146: $0\reg_A_3[17:0]
   138/146: $0\reg_C_2[17:0]
   139/146: $0\reg_B_2[17:0]
   140/146: $0\reg_A_2[17:0]
   141/146: $0\reg_C_1[17:0]
   142/146: $0\reg_B_1[17:0]
   143/146: $0\reg_A_1[17:0]
   144/146: $0\reg_C_0[17:0]
   145/146: $0\reg_B_0[17:0]
   146/146: $0\reg_A_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_0' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$781' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_0' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$782' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_0' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$783' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_1' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$784' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_1' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$785' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_1' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$786' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_2' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$787' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_2' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$788' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_2' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$789' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_3' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$790' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_3' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$791' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_3' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$792' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_4' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$793' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_4' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$794' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_4' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$795' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_5' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$796' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_5' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$797' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_5' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$798' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_6' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$799' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_6' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$800' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_6' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$801' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_7' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$802' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_7' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$803' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_7' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$804' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_8' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$805' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_8' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$806' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_8' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$807' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_9' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$808' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_9' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$809' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_9' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$810' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_10' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$811' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_10' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$812' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_10' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$813' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_11' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$814' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_11' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$815' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_11' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$816' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_12' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$817' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_12' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$818' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_12' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$819' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_13' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$820' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_13' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$821' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_13' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$822' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_14' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$823' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_14' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$824' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_14' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$825' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_15' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$826' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_15' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$827' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_15' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$828' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_16' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$829' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_16' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$830' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_16' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$831' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_17' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$832' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_17' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$833' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_17' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$834' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_18' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$835' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_18' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$836' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_18' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$837' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_19' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$838' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_19' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$839' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_19' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$840' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_20' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$841' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_20' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$842' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_20' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$843' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_21' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$844' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_21' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$845' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_21' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$846' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_22' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$847' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_22' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$848' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_22' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$849' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_23' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$850' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_23' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$851' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_23' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$852' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_24' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$853' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_24' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$854' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_24' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$855' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_25' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$856' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_25' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$857' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_25' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$858' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_26' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$859' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_26' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$860' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_26' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$861' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_27' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$862' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_27' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$863' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_27' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$864' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_28' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$865' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_28' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$866' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_28' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$867' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_29' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$868' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_29' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$869' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_29' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$870' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_30' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_30' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_30' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_31' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_31' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_31' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_32' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_32' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_32' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_33' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_33' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_33' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$882' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_34' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_34' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_34' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_35' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_35' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_35' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_36' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_36' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_36' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_37' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_37' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_37' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_38' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_38' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_38' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_39' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_39' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$899' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_39' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$900' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_40' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_40' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_40' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_41' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$904' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_41' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$905' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_41' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$906' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_42' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$907' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_42' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$908' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_42' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$909' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_43' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$910' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_43' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$911' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_43' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$912' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_44' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$913' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_44' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$914' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_44' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$915' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_45' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$916' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_45' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$917' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_45' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$918' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_46' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$919' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_46' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$920' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_46' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$921' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_47' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$922' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_47' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$923' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_47' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$924' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\valid_A_B' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$925' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\valid_C' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
  created $dff cell `$procdff$926' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
Removing empty process `elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:305$1'.
Cleaned up 2 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_48.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_48.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\elementwise_add_core_18_18_48'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \elementwise_add_core_18_18_48..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~146 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \elementwise_add_core_18_18_48.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\elementwise_add_core_18_18_48'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$781 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$776_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$927 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$782 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$771_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$929 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$783 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$766_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$931 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:456$2_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$784 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$761_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$933 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$785 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$756_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$935 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$786 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$751_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$937 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:459$3_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$787 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$746_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$939 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$788 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$741_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$941 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$789 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$736_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$943 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:462$4_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$790 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$731_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$945 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$791 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$726_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$947 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$792 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$721_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$949 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:465$5_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$793 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$716_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$951 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$794 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$711_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$953 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$795 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$706_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$955 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:468$6_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$796 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$701_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$957 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$797 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$696_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$959 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$798 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$691_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$961 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:471$7_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$799 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$686_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$963 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$800 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$681_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$965 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$801 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$676_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$967 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:474$8_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$802 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$671_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$969 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$803 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$666_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$971 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$804 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$661_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$973 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:477$9_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$805 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$656_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$975 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$806 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$651_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$977 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$807 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$646_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$979 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:480$10_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$808 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$641_Y, Q = \reg_A_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$981 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_9, Q = \reg_A_9).
Adding SRST signal on $procdff$809 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$636_Y, Q = \reg_B_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$983 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_9, Q = \reg_B_9).
Adding SRST signal on $procdff$810 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$631_Y, Q = \reg_C_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$985 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:483$11_Y, Q = \reg_C_9).
Adding SRST signal on $procdff$811 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$626_Y, Q = \reg_A_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$987 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_10, Q = \reg_A_10).
Adding SRST signal on $procdff$812 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$621_Y, Q = \reg_B_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$989 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_10, Q = \reg_B_10).
Adding SRST signal on $procdff$813 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$616_Y, Q = \reg_C_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$991 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:486$12_Y, Q = \reg_C_10).
Adding SRST signal on $procdff$814 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$611_Y, Q = \reg_A_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$993 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_11, Q = \reg_A_11).
Adding SRST signal on $procdff$815 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$606_Y, Q = \reg_B_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$995 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_11, Q = \reg_B_11).
Adding SRST signal on $procdff$816 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$601_Y, Q = \reg_C_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$997 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:489$13_Y, Q = \reg_C_11).
Adding SRST signal on $procdff$817 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$596_Y, Q = \reg_A_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$999 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_12, Q = \reg_A_12).
Adding SRST signal on $procdff$818 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$591_Y, Q = \reg_B_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1001 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_12, Q = \reg_B_12).
Adding SRST signal on $procdff$819 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$586_Y, Q = \reg_C_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1003 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:492$14_Y, Q = \reg_C_12).
Adding SRST signal on $procdff$820 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$581_Y, Q = \reg_A_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1005 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_13, Q = \reg_A_13).
Adding SRST signal on $procdff$821 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$576_Y, Q = \reg_B_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1007 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_13, Q = \reg_B_13).
Adding SRST signal on $procdff$822 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$571_Y, Q = \reg_C_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1009 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:495$15_Y, Q = \reg_C_13).
Adding SRST signal on $procdff$823 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$566_Y, Q = \reg_A_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1011 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_14, Q = \reg_A_14).
Adding SRST signal on $procdff$824 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$561_Y, Q = \reg_B_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1013 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_14, Q = \reg_B_14).
Adding SRST signal on $procdff$825 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$556_Y, Q = \reg_C_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1015 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:498$16_Y, Q = \reg_C_14).
Adding SRST signal on $procdff$826 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$551_Y, Q = \reg_A_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1017 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_15, Q = \reg_A_15).
Adding SRST signal on $procdff$827 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$546_Y, Q = \reg_B_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1019 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_15, Q = \reg_B_15).
Adding SRST signal on $procdff$828 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$541_Y, Q = \reg_C_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1021 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:501$17_Y, Q = \reg_C_15).
Adding SRST signal on $procdff$829 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$536_Y, Q = \reg_A_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1023 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_16, Q = \reg_A_16).
Adding SRST signal on $procdff$830 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$531_Y, Q = \reg_B_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1025 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_16, Q = \reg_B_16).
Adding SRST signal on $procdff$831 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$526_Y, Q = \reg_C_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1027 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:504$18_Y, Q = \reg_C_16).
Adding SRST signal on $procdff$832 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$521_Y, Q = \reg_A_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1029 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_17, Q = \reg_A_17).
Adding SRST signal on $procdff$833 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$516_Y, Q = \reg_B_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1031 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_17, Q = \reg_B_17).
Adding SRST signal on $procdff$834 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$511_Y, Q = \reg_C_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1033 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:507$19_Y, Q = \reg_C_17).
Adding SRST signal on $procdff$835 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$506_Y, Q = \reg_A_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1035 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_18, Q = \reg_A_18).
Adding SRST signal on $procdff$836 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$501_Y, Q = \reg_B_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1037 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_18, Q = \reg_B_18).
Adding SRST signal on $procdff$837 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$496_Y, Q = \reg_C_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1039 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:510$20_Y, Q = \reg_C_18).
Adding SRST signal on $procdff$838 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$491_Y, Q = \reg_A_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1041 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_19, Q = \reg_A_19).
Adding SRST signal on $procdff$839 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$486_Y, Q = \reg_B_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1043 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_19, Q = \reg_B_19).
Adding SRST signal on $procdff$840 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$481_Y, Q = \reg_C_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1045 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:513$21_Y, Q = \reg_C_19).
Adding SRST signal on $procdff$841 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$476_Y, Q = \reg_A_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1047 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_20, Q = \reg_A_20).
Adding SRST signal on $procdff$842 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$471_Y, Q = \reg_B_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1049 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_20, Q = \reg_B_20).
Adding SRST signal on $procdff$843 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$466_Y, Q = \reg_C_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1051 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:516$22_Y, Q = \reg_C_20).
Adding SRST signal on $procdff$844 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$461_Y, Q = \reg_A_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1053 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_21, Q = \reg_A_21).
Adding SRST signal on $procdff$845 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$456_Y, Q = \reg_B_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1055 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_21, Q = \reg_B_21).
Adding SRST signal on $procdff$846 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$451_Y, Q = \reg_C_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1057 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:519$23_Y, Q = \reg_C_21).
Adding SRST signal on $procdff$847 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$446_Y, Q = \reg_A_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1059 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_22, Q = \reg_A_22).
Adding SRST signal on $procdff$848 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$441_Y, Q = \reg_B_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1061 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_22, Q = \reg_B_22).
Adding SRST signal on $procdff$849 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$436_Y, Q = \reg_C_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1063 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:522$24_Y, Q = \reg_C_22).
Adding SRST signal on $procdff$850 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$431_Y, Q = \reg_A_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1065 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_23, Q = \reg_A_23).
Adding SRST signal on $procdff$851 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$426_Y, Q = \reg_B_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1067 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_23, Q = \reg_B_23).
Adding SRST signal on $procdff$852 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$421_Y, Q = \reg_C_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1069 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:525$25_Y, Q = \reg_C_23).
Adding SRST signal on $procdff$853 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$416_Y, Q = \reg_A_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1071 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_24, Q = \reg_A_24).
Adding SRST signal on $procdff$854 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$411_Y, Q = \reg_B_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1073 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_24, Q = \reg_B_24).
Adding SRST signal on $procdff$855 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$406_Y, Q = \reg_C_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1075 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:528$26_Y, Q = \reg_C_24).
Adding SRST signal on $procdff$856 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$401_Y, Q = \reg_A_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1077 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_25, Q = \reg_A_25).
Adding SRST signal on $procdff$857 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$396_Y, Q = \reg_B_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1079 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_25, Q = \reg_B_25).
Adding SRST signal on $procdff$858 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$391_Y, Q = \reg_C_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1081 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:531$27_Y, Q = \reg_C_25).
Adding SRST signal on $procdff$859 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$386_Y, Q = \reg_A_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1083 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_26, Q = \reg_A_26).
Adding SRST signal on $procdff$860 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$381_Y, Q = \reg_B_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1085 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_26, Q = \reg_B_26).
Adding SRST signal on $procdff$861 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$376_Y, Q = \reg_C_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1087 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:534$28_Y, Q = \reg_C_26).
Adding SRST signal on $procdff$862 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$371_Y, Q = \reg_A_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1089 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_27, Q = \reg_A_27).
Adding SRST signal on $procdff$863 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$366_Y, Q = \reg_B_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1091 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_27, Q = \reg_B_27).
Adding SRST signal on $procdff$864 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$361_Y, Q = \reg_C_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1093 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:537$29_Y, Q = \reg_C_27).
Adding SRST signal on $procdff$865 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$356_Y, Q = \reg_A_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1095 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_28, Q = \reg_A_28).
Adding SRST signal on $procdff$866 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$351_Y, Q = \reg_B_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1097 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_28, Q = \reg_B_28).
Adding SRST signal on $procdff$867 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$346_Y, Q = \reg_C_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1099 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:540$30_Y, Q = \reg_C_28).
Adding SRST signal on $procdff$868 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$341_Y, Q = \reg_A_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1101 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_29, Q = \reg_A_29).
Adding SRST signal on $procdff$869 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$336_Y, Q = \reg_B_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1103 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_29, Q = \reg_B_29).
Adding SRST signal on $procdff$870 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$331_Y, Q = \reg_C_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1105 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:543$31_Y, Q = \reg_C_29).
Adding SRST signal on $procdff$871 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$326_Y, Q = \reg_A_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1107 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_30, Q = \reg_A_30).
Adding SRST signal on $procdff$872 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$321_Y, Q = \reg_B_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1109 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_30, Q = \reg_B_30).
Adding SRST signal on $procdff$873 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$316_Y, Q = \reg_C_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1111 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:546$32_Y, Q = \reg_C_30).
Adding SRST signal on $procdff$874 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$311_Y, Q = \reg_A_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1113 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_31, Q = \reg_A_31).
Adding SRST signal on $procdff$875 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$306_Y, Q = \reg_B_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1115 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_31, Q = \reg_B_31).
Adding SRST signal on $procdff$876 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$301_Y, Q = \reg_C_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1117 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:549$33_Y, Q = \reg_C_31).
Adding SRST signal on $procdff$877 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$296_Y, Q = \reg_A_32, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1119 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_32, Q = \reg_A_32).
Adding SRST signal on $procdff$878 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$291_Y, Q = \reg_B_32, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1121 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_32, Q = \reg_B_32).
Adding SRST signal on $procdff$879 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$286_Y, Q = \reg_C_32, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1123 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:552$34_Y, Q = \reg_C_32).
Adding SRST signal on $procdff$880 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$281_Y, Q = \reg_A_33, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1125 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_33, Q = \reg_A_33).
Adding SRST signal on $procdff$881 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$276_Y, Q = \reg_B_33, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1127 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_33, Q = \reg_B_33).
Adding SRST signal on $procdff$882 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$271_Y, Q = \reg_C_33, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1129 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:555$35_Y, Q = \reg_C_33).
Adding SRST signal on $procdff$883 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$266_Y, Q = \reg_A_34, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1131 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_34, Q = \reg_A_34).
Adding SRST signal on $procdff$884 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$261_Y, Q = \reg_B_34, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1133 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_34, Q = \reg_B_34).
Adding SRST signal on $procdff$885 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$256_Y, Q = \reg_C_34, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1135 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:558$36_Y, Q = \reg_C_34).
Adding SRST signal on $procdff$886 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$251_Y, Q = \reg_A_35, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1137 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_35, Q = \reg_A_35).
Adding SRST signal on $procdff$887 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$246_Y, Q = \reg_B_35, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1139 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_35, Q = \reg_B_35).
Adding SRST signal on $procdff$888 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$241_Y, Q = \reg_C_35, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1141 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:561$37_Y, Q = \reg_C_35).
Adding SRST signal on $procdff$889 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$236_Y, Q = \reg_A_36, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1143 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_36, Q = \reg_A_36).
Adding SRST signal on $procdff$890 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$231_Y, Q = \reg_B_36, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1145 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_36, Q = \reg_B_36).
Adding SRST signal on $procdff$891 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$226_Y, Q = \reg_C_36, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1147 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:564$38_Y, Q = \reg_C_36).
Adding SRST signal on $procdff$892 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$221_Y, Q = \reg_A_37, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1149 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_37, Q = \reg_A_37).
Adding SRST signal on $procdff$893 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$216_Y, Q = \reg_B_37, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1151 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_37, Q = \reg_B_37).
Adding SRST signal on $procdff$894 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$211_Y, Q = \reg_C_37, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1153 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:567$39_Y, Q = \reg_C_37).
Adding SRST signal on $procdff$895 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$206_Y, Q = \reg_A_38, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1155 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_38, Q = \reg_A_38).
Adding SRST signal on $procdff$896 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$201_Y, Q = \reg_B_38, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1157 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_38, Q = \reg_B_38).
Adding SRST signal on $procdff$897 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$196_Y, Q = \reg_C_38, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1159 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:570$40_Y, Q = \reg_C_38).
Adding SRST signal on $procdff$898 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$191_Y, Q = \reg_A_39, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1161 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_39, Q = \reg_A_39).
Adding SRST signal on $procdff$899 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$186_Y, Q = \reg_B_39, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1163 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_39, Q = \reg_B_39).
Adding SRST signal on $procdff$900 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$181_Y, Q = \reg_C_39, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1165 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:573$41_Y, Q = \reg_C_39).
Adding SRST signal on $procdff$901 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$176_Y, Q = \reg_A_40, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1167 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_40, Q = \reg_A_40).
Adding SRST signal on $procdff$902 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$171_Y, Q = \reg_B_40, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1169 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_40, Q = \reg_B_40).
Adding SRST signal on $procdff$903 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$166_Y, Q = \reg_C_40, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1171 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:576$42_Y, Q = \reg_C_40).
Adding SRST signal on $procdff$904 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$161_Y, Q = \reg_A_41, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1173 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_41, Q = \reg_A_41).
Adding SRST signal on $procdff$905 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$156_Y, Q = \reg_B_41, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1175 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_41, Q = \reg_B_41).
Adding SRST signal on $procdff$906 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$151_Y, Q = \reg_C_41, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1177 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:579$43_Y, Q = \reg_C_41).
Adding SRST signal on $procdff$907 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$146_Y, Q = \reg_A_42, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1179 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_42, Q = \reg_A_42).
Adding SRST signal on $procdff$908 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$141_Y, Q = \reg_B_42, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1181 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_42, Q = \reg_B_42).
Adding SRST signal on $procdff$909 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$136_Y, Q = \reg_C_42, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1183 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:582$44_Y, Q = \reg_C_42).
Adding SRST signal on $procdff$910 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$131_Y, Q = \reg_A_43, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1185 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_43, Q = \reg_A_43).
Adding SRST signal on $procdff$911 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$126_Y, Q = \reg_B_43, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1187 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_43, Q = \reg_B_43).
Adding SRST signal on $procdff$912 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$121_Y, Q = \reg_C_43, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1189 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:585$45_Y, Q = \reg_C_43).
Adding SRST signal on $procdff$913 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$116_Y, Q = \reg_A_44, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1191 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_44, Q = \reg_A_44).
Adding SRST signal on $procdff$914 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$111_Y, Q = \reg_B_44, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1193 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_44, Q = \reg_B_44).
Adding SRST signal on $procdff$915 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$106_Y, Q = \reg_C_44, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1195 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:588$46_Y, Q = \reg_C_44).
Adding SRST signal on $procdff$916 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$101_Y, Q = \reg_A_45, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1197 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_45, Q = \reg_A_45).
Adding SRST signal on $procdff$917 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$96_Y, Q = \reg_B_45, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1199 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_45, Q = \reg_B_45).
Adding SRST signal on $procdff$918 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$91_Y, Q = \reg_C_45, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1201 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:591$47_Y, Q = \reg_C_45).
Adding SRST signal on $procdff$919 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$86_Y, Q = \reg_A_46, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1203 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_46, Q = \reg_A_46).
Adding SRST signal on $procdff$920 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$81_Y, Q = \reg_B_46, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1205 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_46, Q = \reg_B_46).
Adding SRST signal on $procdff$921 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$76_Y, Q = \reg_C_46, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1207 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:594$48_Y, Q = \reg_C_46).
Adding SRST signal on $procdff$922 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$71_Y, Q = \reg_A_47, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1209 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_47, Q = \reg_A_47).
Adding SRST signal on $procdff$923 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$66_Y, Q = \reg_B_47, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1211 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_47, Q = \reg_B_47).
Adding SRST signal on $procdff$924 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$61_Y, Q = \reg_C_47, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1213 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:597$49_Y, Q = \reg_C_47).
Adding SRST signal on $procdff$925 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$56_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1215 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$926 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$51_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1217 ($sdff) from module elementwise_add_core_18_18_48 (D = \valid_A_B, Q = \valid_C).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \elementwise_add_core_18_18_48..
Removed 292 unused cells and 731 unused wires.
<suppressed ~293 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_48.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \elementwise_add_core_18_18_48..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \elementwise_add_core_18_18_48.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\elementwise_add_core_18_18_48'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \elementwise_add_core_18_18_48..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_48.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== elementwise_add_core_18_18_48 ===

   Number of wires:                345
   Number of wire bits:           6057
   Number of public wires:         297
   Number of public wire bits:    5193
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                195
     $add                          864
     $and                            1
     $sdffe                       2594

End of script. Logfile hash: b2134f9f49, CPU: user 0.56s system 0.00s, MEM: 23.12 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 20% 1x proc_mux (0 sec), 15% 2x opt_clean (0 sec), ...
