==20462== Cachegrind, a cache and branch-prediction profiler
==20462== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20462== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20462== Command: ./srr-large
==20462== 
--20462-- warning: L3 cache found, using its data for the LL simulation.
--20462-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20462-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20462== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20462== (see section Limitations in user manual)
==20462== NOTE: further instances of this message will not be shown
==20462== 
==20462== I   refs:      919,217,731,571
==20462== I1  misses:              1,748
==20462== LLi misses:              1,650
==20462== I1  miss rate:            0.00%
==20462== LLi miss rate:            0.00%
==20462== 
==20462== D   refs:      356,699,040,286  (240,279,389,405 rd   + 116,419,650,881 wr)
==20462== D1  misses:     13,747,745,636  ( 13,577,783,818 rd   +     169,961,818 wr)
==20462== LLd misses:            800,344  (        248,275 rd   +         552,069 wr)
==20462== D1  miss rate:             3.9% (            5.7%     +             0.1%  )
==20462== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20462== 
==20462== LL refs:        13,747,747,384  ( 13,577,785,566 rd   +     169,961,818 wr)
==20462== LL misses:             801,994  (        249,925 rd   +         552,069 wr)
==20462== LL miss rate:              0.0% (            0.0%     +             0.0%  )
