0.7
2020.2
Nov 18 2020
09:47:47
D:/work_FPGA/20240508_Gates/20240508_Gates.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/work_FPGA/20240508_Gates/20240508_Gates.srcs/sim_1/new/tb_gates.v,1715147284,verilog,,,,tb_gates,,,,,,,,
D:/work_FPGA/20240508_Gates/20240508_Gates.srcs/sources_1/new/gates.v,1715147437,verilog,,D:/work_FPGA/20240508_Gates/20240508_Gates.srcs/sim_1/new/tb_gates.v,,gates,,,,,,,,
