{
    "Papers": [
        {
            "Contents": "Minotaur: Adapting Software Testing Techniques for Hardware Errors, Abdulrahman Mahmoud, Radha Venkatagiri, Khalique Ahmed, Sasa Misailovic, Darko Marinov, Christopher W. Fletcher, Sarita V. Adve, to appear in the 24th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), April 2019.",
            "Display Time": "",
            "Potential Time": "",
            "Display Participants": "",
            "Potential Participants": [
            ],
            "Keyword_Link": {
                "Minotaur: Adapting Software Testing Techniques for Hardware Errors":"https://dl.acm.org/authorize?N678241"
            }
        },
        {
            "Contents": "Optimizing Software-Directed Instruction Replication for GPU Error Detection, Abdulrahman Mahmoud, Siva Kumar Sastry Hari, Michael B. Sullivan, Timothy Tsai, and Stephen W. Keckler, in the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC), November 2018.",
            "Display Time": "",
            "Potential Time": "",
            "Display Participants": "",
            "Potential Participants": [
            ],
            "Keyword_Link": {
                "Optimizing Software-Directed Instruction Replication for GPU Error Detection":"/Pubs/18-SC-SInRG.pdf"
            }
        },
        {
            "Contents": "Spandex: A Flexible Interface for Efficient Heterogeneous Coherence, Johnathan Alsop, Matthew D. Sinclair, and Sarita V. Adve, in the 45th International Symposium on Computer Architecture (ISCA), June 2018.",
            "Display Time": "",
            "Potential Time": "",
            "Display Participants": "",
            "Potential Participants": [
            ],
            "Keyword_Link": {
                "Spandex: A Flexible Interface for Efficient Heterogeneous Coherence":"/Pubs/18-ISCA-Spandex.pdf"
            }
        },
        {
            "Contents": "Impact of Software Approximations on the Resiliency of a Video Summarization System",
            "Display Time": "June 2018",
            "Potential Time": "",
            "Display Participants": [
                "Radha Venkatagiri",
                "Karthik Swaminathan",
                "Chung-Ching Lin",
                "Liang Wang",
                "Alper Buyuktosunoglu",
                "Pradip Bose",
                "Sarita V. Adve"
            ],
            "Potential Participants": [
            ],
            "Keyword_Link": {
                "Impact of Software Approximations on the Resiliency of a Video Summarization System":"/Pubs/DSN_final_CR_Venkatagiri.pdf"
            }
        },
        {
            "Contents": "HPVM: Heterogeneous Parallel Virtual Machine , Maria Kotsifakou, Prakalp Srivastava, Matthew D. Sinclair, Rakesh Komuravelli, Vikram Adve, and Sarita Adve, to appear in the Principles and Practice of Parallel Programming (PPoPP), February 2018.",
            "Display Time": "",
            "Potential Time": "2018 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "Matthew Sinclair",
                "D. Sinclair",
                "Rakesh Komuravelli",
                "Vikram Adve",
                "Sarita V. Adve"
            ],
            "Keyword_Link": {
                "HPVM: Heterogeneous Parallel Virtual Machine": "/Pubs/17-PPOPP-HPVM.pdf"
            }
        },
        {
            "Contents": "HeteroSync: A Benchmark Suite for Fine-Grained Synchronization on Tightly Coupled GPUs , Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve, in the IEEE International Symposium on Workload Characterization (IISWC), October 2017.",
            "Display Time": "",
            "Potential Time": "2017 Oct",
            "Display Participants": "",
            "Potential Participants": [
                "A. Benchmark",
                "Matthew Sinclair",
                "D. Sinclair",
                "John Alsop",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "HeteroSync: A Benchmark Suite for Fine-Grained Synchronization on Tightly Coupled GPUs": "/Pubs/17-IISWC-HeteroSync.pdf"
            }
        },
        {
            "Contents": "Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems , Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve, in the 44th International Symposium on Computer Architecture (ISCA), June 2017.",
            "Display Time": "",
            "Potential Time": "2017 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Matthew Sinclair",
                "D. Sinclair",
                "John Alsop",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems": "http://dl.acm.org/authorize?N32493"
            }
        },
        {
            "Contents": "Leveraging Software Testing to Explore Input Dependence for Approximate Computing , Abdulrahman Mahmoud, Radha Venkatagiri, Khalique Ahmed, Sarita V. Adve, Darko Marinov, and Sasa Misailovic in the 2017 Workshop on Approximate Computing Across the Stack (WAX), April 2017.",
            "Display Time": "",
            "Potential Time": "2017 Apr",
            "Display Participants": "",
            "Potential Participants": [
                "Abdulrahman Mahmoud",
                "Radha Venkatagiri",
                "Khalique Ahmed",
                "Sarita V. Adve",
                "V. Adve",
                "Darko Marinov",
                "Sasa Misailovic",
                "Ruchira Sasanka"
            ],
            "Keyword_Link": {
                " Leveraging Software Testing to Explore Input Dependence for Approximate Computing": "/Pubs/17-WAX-SW_testing.pdf"
            }
        },
        {
            "Contents": "Approxilyzer: Towards A Systematic Framework for Instruction-Level Approximate Computing and its Applications to Hardware Resiliency , Radha Venkatagiri, Abdulrahman Mahmoud, Siva Kumar Sastry Hari, and Sarita V. Adve, in the 49th IEEE/ACM International Symposium on Microarchitecture (MICRO), October 2016.",
            "Display Time": "",
            "Potential Time": "2016 Oct",
            "Display Participants": "",
            "Potential Participants": [
                "A. Systematic",
                "Radha Venkatagiri",
                "Abdulrahman Mahmoud",
                "Siva Hari",
                "Siva Kumar Sastry Hari",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                " Approxilyzer: Towards A Systematic Framework for Instruction-Level Approximate Computing and its Applications to Hardware Resiliency": "/Pubs/16-MICRO-approxilyzer.pdf"
            }
        },
        {
            "Contents": "Lazy Release Consistency for GPUs , Johnathan Alsop, Bradford Beckmann, Marc Orr, David Wood, in the 49th IEEE/ACM International Symposium on Microarchitecture (MICRO), October 2016.",
            "Display Time": "",
            "Potential Time": "2016 Oct",
            "Display Participants": "",
            "Potential Participants": [
                "John Alsop"
            ],
            "Keyword_Link": {
                " Lazy Release Consistency for GPUs": "/Pubs/16-MICRO-hlrc.pdf"
            }
        },
        {
            "Contents": "Resilience Characterization of a Vision Analytics Application Under Varying Degrees of Approximation , Radha Venkatagiri, Karthik Swaminathan, Chung-Ching Lin, Liang Want, Alper Buyuktosunoglu, Pradip Bose, and Sarita V. Adve, in the 2016 IEEE International Symposium on Workload Characterization (IISWC), September 2016.",
            "Display Time": "",
            "Potential Time": "2016 Sep",
            "Display Participants": "",
            "Potential Participants": [
                "a. Vision",
                "Radha Venkatagiri",
                "Lin Cheng",
                "Alper Buyuktosunoglu",
                "Pradip Bose",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                " Resilience Characterization of a Vision Analytics Application Under Varying Degrees of Approximation": "/Pubs/16-IISWC.pdf"
            }
        },
        {
            "Contents": "POSTER: hVISC: A Portable Abstraction for Heterogeneous Parallel Systems , Prakalp Srivastava, Maria Kotsifakou, Matthew D. Sinclair, Rakesh Komuravelli, Vikram Adve, Sarita Adve, in the Proceedings of the 2016 International Conference on Parallel Architectures and Compilation (PACT), September 2016.",
            "Display Time": "",
            "Potential Time": "2016 Sep",
            "Display Participants": "",
            "Potential Participants": [
                "A. Portable",
                "Matthew Sinclair",
                "D. Sinclair",
                "Rakesh Komuravelli",
                "Vikram Adve",
                "Sarita V. Adve"
            ],
            "Keyword_Link": {
                " POSTER: hVISC: A Portable Abstraction for Heterogeneous Parallel Systems": "http://dl.acm.org/authorize?N11709"
            }
        },
        {
            "Contents": "Towards More Precision in Approximate Computing , Radha Venkatagiri, Abdulrahman Mahmoud, and Sarita V. Adve, in the 2016 Workshop on Approximate Computing Across the Stack (WAX), April 2016.",
            "Display Time": "",
            "Potential Time": "2016 Apr",
            "Display Participants": "",
            "Potential Participants": [
                "Radha Venkatagiri",
                "Abdulrahman Mahmoud",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                " Towards More Precision in Approximate Computing": "/Pubs/16-WAX-approximate.pdf"
            }
        },
        {
            "Contents": "GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs , Johnathan Alsop, Matthew D. Sinclair, Rakesh Komuravelli, and Sarita V. Adve, in the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2016.",
            "Display Time": "",
            "Potential Time": "2016 Apr",
            "Display Participants": "",
            "Potential Participants": [
                "A. GPU",
                "John Alsop",
                "Matthew Sinclair",
                "D. Sinclair",
                "Rakesh Komuravelli",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                " GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs": "/Pubs/16-ISPASS-GSI.pdf"
            }
        },
        {
            "Contents": "Efficient GPU Synchronization without Scopes: Saying No to Complex Consistency Models , Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve, in the 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) December 2015. Selected as an IEEE MICRO Top Picks Honorable Mention from the 2015 Computer Architecture Conferences",
            "Display Time": "",
            "Potential Time": "2015 Dec",
            "Display Participants": "",
            "Potential Participants": [
                "Matthew Sinclair",
                "D. Sinclair",
                "John Alsop",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "Efficient GPU Synchronization without Scopes: Saying No to Complex Consistency Models": "http://dl.acm.org/authorize?N08874"
            }
        },
        {
            "Contents": "Stash: Have Your Scratchpad and Cache it Too , Rakesh Komuravelli, Matthew D. Sinclair, Johnathan Alsop, Muhammad Huzaifa, Maria Kotsifakou, Prakalp Srivastava, Sarita V. Adve, and Vikram Adve, in the 42nd International Symposium on Computer Architecture (ISCA) June 2015. Selected as an IEEE MICRO Top Picks Honorable Mention from the 2015 Computer Architecture Conferences",
            "Display Time": "",
            "Potential Time": "2015 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Rakesh Komuravelli",
                "Matthew Sinclair",
                "D. Sinclair",
                "John Alsop",
                "Muhammad Huzaifa",
                "Sarita V. Adve",
                "V. Adve",
                "Vikram Adve"
            ],
            "Keyword_Link": {
                " Stash: Have Your Scratchpad and Cache it Too": "http://dl.acm.org/authorize?N92330"
            }
        },
        {
            "Contents": "DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations , Hyojin Sung, Sarita V. Adve, in the Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems, 2015 March 2015.",
            "Display Time": "",
            "Potential Time": "2015 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "Hyojin Sung",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                " DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations": "http://dl.acm.org/authorize?N92331"
            }
        },
        {
            "Contents": "Eliminating On-Chip Traffic Waste: Are We There Yet? , Robert Smolinski, Rakesh Komuravelli, Hyojin Sung, and Sarita V. Adve, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), March 2015. Find an extended version of the paper here .",
            "Display Time": "",
            "Potential Time": "2015 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "Robert Smolinski",
                "Rakesh Komuravelli",
                "Hyojin Sung",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                " Eliminating On-Chip Traffic Waste: Are We There Yet?": "/denovo/Pubs/15-ISPASS.pdf",
                "here": "/denovo/Pubs/15-ISPASS-extended.pdf"
            }
        },
        {
            "Contents": "Revisiting the Complexity of Hardware Cache Coherence and Some Implications , Rakesh Komuravelli, Sarita V. Adve, Ching-Tsun Chou, ACM Transactions on Architecture and Code Optimization (TACO), January 2015.",
            "Display Time": "",
            "Potential Time": "2015 Jan",
            "Display Participants": "",
            "Potential Participants": [
                "Rakesh Komuravelli",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                " Revisiting the Complexity of Hardware Cache Coherence and Some Implications": "http://dl.acm.org/authorize?N92332"
            }
        },
        {
            "Contents": "Hardware Fault Recovery for I/O Intensive Applications , Pradeep Ramachandran, Siva Kumar Sastry Hari, Manlap Li, Sarita V. Adve, ACM Transactions on Architecture and Code Optimization (TACO), October 2014.",
            "Display Time": "",
            "Potential Time": "2014 Oct",
            "Display Participants": "",
            "Potential Participants": [
                "Pradeep Ramachandran",
                "Siva Hari",
                "Siva Kumar Sastry Hari",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "Hardware Fault Recovery for I/O Intensive Applications": "http://dl.acm.org/authorize?N92333"
            }
        },
        {
            "Contents": "GangES: Gang Error Simulation for Hardware Resiliency Evaluation , S. Hari, R. Venkatagiri, S. V. Adve, and H. Naeimi, in the Proceedings of the International Symposium on Computer Architecture (ISCA), June 2014.",
            "Display Time": "",
            "Potential Time": "2014 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "S. Hari",
                "R. Venkatagiri",
                "S.V. Adve",
                "H. Naeimi"
            ],
            "Keyword_Link": {
                " GangES: Gang Error Simulation for Hardware Resiliency Evaluation": "/Pubs/14-ISCA-Hari.pdf"
            }
        },
        {
            "Contents": "Addressing Failures in Exascale Computing , M. Snir, R. W. Wisniewski, J. A. Abraham, S. V. Adve, S. Bagchi, P. Balaji, J. Belak, P. Bose, F. Cappello, B. Carlson, A. A. Chien, P. Coteus, N. A. Debardeleben, P. Diniz, C. Engelmann, M. Erez, S. Fazzari, A. Geist, R. Gupta, F. Johnson, S. Krishnamoorthy, S. Leyffer, D. Liberty, S. Mitra, T. Munson, R. Schreiber, J. Stearley, E. V. Hensbergen. International Journal of High Performance Computing Applications, vol. 28, issue 2, May 2014, pp 129-173, first published online on March 21, 2014. (Preliminary version available as an ANL technical report.)",
            "Display Time": "",
            "Potential Time": "2014 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "M. Snir",
                "R.W. Wisniewski",
                "J.A. Abraham",
                "S.V. Adve",
                "S. Bagchi",
                "P. Balaji",
                "J. Belak",
                "P. Bose",
                "F. Cappello",
                "B. Carlson",
                "A.A. Chien",
                "P. Coteus",
                "N.A. Debardeleben",
                "P. Diniz",
                "C. Engelmann",
                "M. Erez",
                "S. Fazzari",
                "A. Geist",
                "R. Gupta",
                "F. Johnson",
                "S. Krishnamoorthy",
                "S. Leyffer",
                "D. Liberty",
                "S. Mitra",
                "T. Munson",
                "R. Schreiber",
                "J. Stearley",
                "E.V. Hensbergen"
            ],
            "Keyword_Link": {
                " Addressing Failures in Exascale Computing": "/Pubs/76372.pdf"
            }
        },
        {
            "Contents": "DeNovoND: Efficient Hardware Support for Disciplined Non-determinism , Hyojin Sung, Rakesh Komuravelli, Sarita V. Adve, IEEE Micro, special issue on the Top Picks from the 2013 Computer Architecture Conferences, vol. 34, issue 3, May - June 2014. (one of twelve papers chosen.)",
            "Display Time": "",
            "Potential Time": "2014 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Hyojin Sung",
                "Rakesh Komuravelli",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                " DeNovoND: Efficient Hardware Support for Disciplined Non-determinism ": "http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6756708&filter%3DAND%28p_IS_Number%3A6828565%29"
            }
        },
        {
            "Contents": "ASPLOS'14 Program Chair's Message , Sarita V. Adve, in the Proceedings of 19th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March 2014. Slides from the program chair's welcome and report at ASPLOS'14.",
            "Display Time": "",
            "Potential Time": "2014 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                " ASPLOS'14 Program Chair's Message": "/Pubs/14-asplos-pc-chair-message.pdf",
                " welcome": "/Pubs/14-asplos-pc-chair-welcome-slides.pdf",
                " report": "/Pubs/14-asplos-pc-chair-report-slides.pdf"
            }
        },
        {
            "Contents": "Relyzer: Application Resiliency Analyzer for Transient Faults , S. Hari, S. V. Adve, H. Naeimi, and P. Ramachandran. In IEEE Micro, special issue on the Top Picks from the 2012 Computer Architecture Conferences, vol. 33, issue 3, May - June 2013. (One of eleven papers chosen.)",
            "Display Time": "",
            "Potential Time": "2013 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "S. Hari",
                "S.V. Adve",
                "H. Naeimi",
                "P. Ramachandran"
            ],
            "Keyword_Link": {
                "Relyzer: Application Resiliency Analyzer for Transient Faults": "http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6487478"
            }
        },
        {
            "Contents": "DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism , Hyojin Sung, Rakesh Komuravelli, Sarita V. Adve, in the Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems (ASPLOS), March 2013.",
            "Display Time": "",
            "Potential Time": "2013 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "Hyojin Sung",
                "Rakesh Komuravelli",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                " DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism": "http://dl.acm.org/authorize?N92334"
            }
        },
        {
            "Contents": "Virtual Instruction Set Computing for Heterogeneous Systems , Vikram Adve, Sarita Adve, Rakesh Komuravelli, Matthew D. Sinclair, and Prakalp Srivastava, 4th USENIX Workshop on Hot Topics in Parallelism (HotPar), June 2012.",
            "Display Time": "",
            "Potential Time": "2012 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Vikram Adve",
                "Sarita V. Adve",
                "Rakesh Komuravelli",
                "Matthew Sinclair",
                "D. Sinclair"
            ],
            "Keyword_Link": {
                " Virtual Instruction Set Computing for Heterogeneous Systems": "/Pubs/12-HotPar-VAdve.pdf"
            }
        },
        {
            "Contents": "Low-cost Program-level Detectors for Reducing Silent Data Corruptions , Siva Kumar Sastry Hari, Sarita V. Adve, Helia Naeimi, Proceedings of the IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), June 2012.",
            "Display Time": "",
            "Potential Time": "2012 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Siva Hari",
                "Siva Kumar Sastry Hari",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                " Low-cost Program-level Detectors for Reducing Silent Data Corruptions": "/Pubs/12-DSN-Hari.pdf"
            }
        },
        {
            "Contents": "21st Century Computer Architecture , A community white paper, Computing Community Consortium, May 2012. Chinese translation by State Key Laboratory of Computer Architecture (SKL-Carch) and republication: Computing Community Consortium (CCC), 21st Century Computer Architecture, Communication of the China Computer Federation (CCF), 2012, Volume 8, Issue 12, p70-81 .",
            "Display Time": "",
            "Potential Time": "2012 May",
            "Display Participants": "",
            "Potential Participants": [
                "A. community"
            ],
            "Keyword_Link": {
                "21st Century Computer Architecture": "http://cra.org/ccc/docs/init/21stcenturyarchitecturewhitepaper.pdf",
                "Computing Community Consortium (CCC), 21st Century Computer Architecture, Communication of the China Computer Federation (CCF), 2012, Volume 8, Issue 12, p70-81": "http://www.ccf.org.cn/resources/1190201776262/2012/12/17/15.pdf"
            }
        },
        {
            "Contents": "CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions , A. Pellegrini, R. Smolinski, L. Chen, X. Fu, S. K. S. Hari, J. Jiang, S. V. Adve, T. Austin, V. Bertacco, in the Proceedings of the Design, Automation and Test in Europe (DATE) , March 2012.",
            "Display Time": "",
            "Potential Time": "2012 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "A. Pellegrini",
                "R. Smolinski",
                "L. Chen",
                "K.S. Hari",
                "J. Jiang",
                "S.V. Adve",
                "T. Austin",
                "V. Bertacco"
            ],
            "Keyword_Link": {
                " CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions": "/Pubs/12-DATE-Pellegrini.pdf"
            }
        },
        {
            "Contents": "Relyzer: Exploiting Application-Level Fault Equivalence to Analyze Application Resiliency to Transient Faults , Siva Kumar Sastry Hari, Sarita V. Adve, Helia Naeimi, and Pradeep Ramachandran, in the Proceedings of Architectural Support for Programming Languages and Operating Systems (ASPLOS), March 2012.",
            "Display Time": "",
            "Potential Time": "2012 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "Siva Hari",
                "Siva Kumar Sastry Hari",
                "Sarita V. Adve",
                "V. Adve",
                "Pradeep Ramachandran"
            ],
            "Keyword_Link": {
                " Relyzer: Exploiting Application-Level Fault Equivalence to Analyze Application Resiliency to Transient Faults": "/Pubs/12-ASPLOS-Hari.pdf"
            }
        },
        {
            "Contents": "Memory Models . S. V. Adve and H.-J. Boehm. In the Encyclopedia of Parallel Computing, Springer, 2012.",
            "Display Time": "",
            "Potential Time": "2012 ",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve"
            ],
            "Keyword_Link": {
                " Memory Models": "/Pubs/springer-encyclopedia.pdf"
            }
        },
        {
            "Contents": "You Don't Know Jack about Shared Variables or Memory Models . Communications of the ACM (CACM), vol. 55, no. 2, 2012. Also appears in ACM Queue vol. 9, no. 12, 2011.",
            "Display Time": "",
            "Potential Time": "2012 ",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                " You Don't Know Jack about Shared Variables or Memory Models": "http://dl.acm.org/citation.cfm?id=2076450.2076465"
            }
        },
        {
            "Contents": "DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism , Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Smolinski, Nima Honarmand, Sarita V. Adve, Vikram S. Adve, Nicholas P. Carter, and Ching-Tsun Chou, 20th International Conference on Parallel Architectures and Compilation Techniques (PACT), 2011, Best Paper Award.",
            "Display Time": "",
            "Potential Time": "2011 ",
            "Display Participants": "",
            "Potential Participants": [
                "Rakesh Komuravelli",
                "Hyojin Sung",
                "Robert Smolinski",
                "Sarita V. Adve",
                "V. Adve",
                "Vikram Adve",
                "S. Adve",
                "P. Carter"
            ],
            "Keyword_Link": {
                " DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism": "/denovo/Pubs/11-pact-denovo.pdf"
            }
        },
        {
            "Contents": "Safe Nondeterminism in a Deterministic-by-Default Parallel Language , R. Bocchino, S. Heumann, N. Honarmand, S. Adve, V. Adve, A. Welc, and T. Shpeisman, 38th Symposium on Principles of Programming Languages (POPL), 2011.",
            "Display Time": "",
            "Potential Time": "2011 ",
            "Display Participants": "",
            "Potential Participants": [
                "a. Deterministic-by-Default",
                "R. Bocchino",
                "S. Heumann",
                "N. Honarmand",
                "S. Adve",
                "V. Adve",
                "A. Welc",
                "T. Shpeisman"
            ],
            "Keyword_Link": {
                " Safe Nondeterminism in a Deterministic-by-Default Parallel Language": "http://dpj.cs.illinois.edu/DPJ/Publications_files/DPJ-POPL-2011-Nondet.pdf"
            }
        },
        {
            "Contents": "Understanding When Symptom Detectors Work by Studying Data-Only Application Values , Pradeep Ramachandran, Siva Kumar Sastry Hari, Sarita Adve, and Helia Naeimi, in the Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), March 2011.",
            "Display Time": "",
            "Potential Time": "2011 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "Pradeep Ramachandran",
                "Siva Hari",
                "Siva Kumar Sastry Hari",
                "Sarita V. Adve",
                "Vikram Adve"
            ],
            "Keyword_Link": {
                "Understanding When Symptom Detectors Work by Studying Data-Only Application Values": "/Pubs/11SELSE-Ramachandran.pdf"
            }
        },
        {
            "Contents": "Relyzer: Application Resiliency Analyzer for Transient Faults , Siva Kumar Sastry Hari, Helia Naeimi, Pradeep Ramachandran, and Sarita Adve, in the Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), March 2011.",
            "Display Time": "",
            "Potential Time": "2011 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "Siva Hari",
                "Siva Kumar Sastry Hari",
                "Pradeep Ramachandran",
                "Sarita V. Adve",
                "Vikram Adve"
            ],
            "Keyword_Link": {
                "Relyzer: Application Resiliency Analyzer for Transient Faults": "/Pubs/11SELSE-Hari.pdf"
            }
        },
        {
            "Contents": "Architectures for Online Error Detection and Recovery in Multicore Processors , Dimitris Gizopoulos, Mihalis Psarakis, Sarita V. Adve, Pradeep Ramachandran, Siva Kumar Sastry Hari, Daniel Sorin, Albert Meixner, Arijit Biswas, and Xavier Vera, Proceedings of the Design, Automation and Test in Europe (DATE), March 2011.",
            "Display Time": "",
            "Potential Time": "2011 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "Sarita V. Adve",
                "V. Adve",
                "Pradeep Ramachandran",
                "Siva Hari",
                "Siva Kumar Sastry Hari"
            ],
            "Keyword_Link": {
                "Architectures for Online Error Detection and Recovery in Multicore Processors": "/Pubs/11DATE.pdf"
            }
        },
        {
            "Contents": "Data Races are Evil with No Exceptions , S. V. Adve, in the Communications of the ACM (CACM), vol. 53, no. 11, 2010. A technical perspective on a research highlight.",
            "Display Time": "",
            "Potential Time": "2010 ",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve",
                "A. technical",
                "a. research"
            ],
            "Keyword_Link": {
                " Data Races are Evil with No Exceptions": "http://dl.acm.org/citation.cfm?id=1839697"
            }
        },
        {
            "Contents": "Parallel SAH k-D Tree Construction , Byn Choi, Rakesh Komuravelli, Victor Lu, Hyojin Sung, Robert L. Bocchino, Sarita V. Adve, and John C. Hart, High Performance Graphics (HPG), 2010.",
            "Display Time": "",
            "Potential Time": "2010 ",
            "Display Participants": "",
            "Potential Participants": [
                "Rakesh Komuravelli",
                "Hyojin Sung",
                "Robert Smolinski",
                "L. Bocchino",
                "Sarita V. Adve",
                "V. Adve",
                "John Alsop",
                "C. Hart"
            ],
            "Keyword_Link": {
                " Parallel SAH k-D Tree Construction": "/denovo/Pubs/10-hpg-parkd.pdf"
            }
        },
        {
            "Contents": "DeNovo: Rethinking Hardware for Disciplined Parallelism , Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Bocchino, Sarita V. Adve, and Vikram V. Adve, Second USENIX Workshop on Hot Topics in Parallelism (HotPar), 2010.",
            "Display Time": "",
            "Potential Time": "2010 ",
            "Display Participants": "",
            "Potential Participants": [
                "Rakesh Komuravelli",
                "Hyojin Sung",
                "Robert Smolinski",
                "Sarita V. Adve",
                "V. Adve",
                "Vikram Adve"
            ],
            "Keyword_Link": {
                " DeNovo: Rethinking Hardware for Disciplined Parallelism": "/denovo/Pubs/10-hotpar-denovo.pdf"
            }
        },
        {
            "Contents": "A Language for Deterministic-by-Default Parallel Programming , Robert Bocchino, Vikram S. Adve, Danny Dig., Sarita V. Adve, Stephen Heumann, Rakesh Komuravelli, Jeffery Overbey, Patrick Simmons, Hyojin Sung, Mohsen Vakilian, and Marc Snir, 15th Workshop on Compilers for Parallel Computing (CPC 2010).",
            "Display Time": "",
            "Potential Time": "2010 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "A. Language",
                "Robert Smolinski",
                "Vikram Adve",
                "S. Adve",
                "Sarita V. Adve",
                "V. Adve",
                "Rakesh Komuravelli",
                "Hyojin Sung"
            ],
            "Keyword_Link": {
                " A Language for Deterministic-by-Default Parallel Programming": "/denovo/Pubs/10-cpc-dpj.pdf"
            }
        },
        {
            "Contents": "Memory Models: A Case for Rethinking Parallel Languages and Hardware , S. V. Adve and H.-J. Boehm, in the Communications of the ACM (CACM). vol. 53, no. 8, 2010.",
            "Display Time": "",
            "Potential Time": "2010 ",
            "Display Participants": "",
            "Potential Participants": [
                "A. Case",
                "S.V. Adve"
            ],
            "Keyword_Link": {
                " Memory Models: A Case for Rethinking Parallel Languages and Hardware": "/Pubs/10-cacm-memory-models.pdf"
            }
        },
        {
            "Contents": "Rethinking Hardware (and Software) for Disciplined Parallelism, Sarita V. Adve, position paper for the \"Advancing Computer Architecture Research\" workshop sponsored by CRA/CCC, February 2010.",
            "Display Time": "",
            "Potential Time": "2010 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                " Rethinking Hardware (and Software) for Disciplined Parallelism,": "/Pubs/adve-10-acar-position.pdf"
            }
        },
        {
            "Contents": "mSWAT: Low-Cost Hardware Fault Detection and Diagnosis for Multicore Systems , Siva Kumar Sastry Hari, Man-Lap Li, Pradeep Ramachandran, Byn Choi, and Sarita V. Adve, in the Proceedings of the 42nd International Symposium on Microarchitecture (MICRO), December 2009.",
            "Display Time": "",
            "Potential Time": "2009 Dec",
            "Display Participants": "",
            "Potential Participants": [
                "Siva Hari",
                "Siva Kumar Sastry Hari",
                "Man-Lap (Alex) Li",
                "Pradeep Ramachandran",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                " mSWAT: Low-Cost Hardware Fault Detection and Diagnosis for Multicore Systems": "/Pubs/09-MICRO-Hari.pdf"
            }
        },
        {
            "Contents": "A Type and Effect System for Deterministic Parallel Java , Robert Bocchino, Vikram S. Adve, Danny Dig., Sarita V. Adve, Stephen Heumann, Rakesh Komuravelli, Jeffery Overbey, Patrick Simmons, Hyojin Sung, and Mohsen Vakilian, in the Proceedings of the International Conference on Object-Oriented Programming, Systems, Languages, and Applications (OOPSLA), 2009.",
            "Display Time": "",
            "Potential Time": "2009 ",
            "Display Participants": "",
            "Potential Participants": [
                "A. Type",
                "Robert Smolinski",
                "Vikram Adve",
                "S. Adve",
                "Sarita V. Adve",
                "V. Adve",
                "Rakesh Komuravelli",
                "Hyojin Sung"
            ],
            "Keyword_Link": {
                " A Type and Effect System for Deterministic Parallel Java": "http://dpj.cs.illinois.edu/DPJ/Publications_files/DPJ-OOPSLA-2009.pdf"
            }
        },
        {
            "Contents": "Parallel Programming Must Be Deterministic by Default, R. Bocchino, V. Adve, S. Adve, and M. Snir. First USENIX Workshop on Hot Topics in Parallelism (HotPar), March 2009.",
            "Display Time": "",
            "Potential Time": "2009 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "R. Bocchino",
                "V. Adve",
                "S. Adve",
                "M. Snir"
            ],
            "Keyword_Link": {
                "Parallel Programming Must Be Deterministic by Default, ": "/denovo/hotpar2009.pdf"
            }
        },
        {
            "Contents": "GRACE-2: Integrating Fine-Grained Application Adaptations with Global Adaptation for Saving Energy Vibhore Vardhan, Daniel Sachs, Wanghong Yuan, Albert F. Harris III, Sarita Adve, Douglas Jones, Robin Kravets, and Klara Nahrstedt, in the International Journal of Embedded Systems (IJES), Special Issue on \"Low-Power Real-Time Embedded Computing\", Vol. 4, No. 2, 2009. (Extended version of a paper in the Workshop on Power Aware Real-Time Computing (PARC), 2005.)",
            "Display Time": "",
            "Potential Time": "2009 ",
            "Display Participants": "",
            "Potential Participants": [
                "Vibhore Vardhan",
                "F. Harris",
                "Sarita V. Adve",
                "Vikram Adve",
                "a. paper"
            ],
            "Keyword_Link": {
                "GRACE-2: Integrating Fine-Grained Application Adaptations with Global Adaptation for Saving Energy ": "/Pubs/grace-2-2009.pdf"
            }
        },
        {
            "Contents": "Accurate Microarchitecture-Level Fault Modeling for Studying Hardware Faults , Man-Lap Li, Pradeep Ramachandran, Ulya R. Karpuzcu, Siva Kumar Sastry Hari, and Sarita V. Adve, Proceedings of the 15th International Symposium on High-Performance Computer Architecture (HPCA), February 2009.",
            "Display Time": "",
            "Potential Time": "2009 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "Man-Lap (Alex) Li",
                "Pradeep Ramachandran",
                "R. Karpuzcu",
                "Siva Hari",
                "Siva Kumar Sastry Hari",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "Accurate Microarchitecture-Level Fault Modeling for Studying Hardware Faults": "/Pubs/09HPCA-Li.pdf"
            }
        },
        {
            "Contents": "Parallel Computing Research at Illinois: The UPCRC Agenda, Sarita V. Adve, Vikram S. Adve, Gul Agha, Matthew I. Frank, Maria J. Garzaran, John C. Hart, Wen-mei W. Hwu, Ralph E. Johnson, Laxmikant V. Kale, Rakesh Kumar, Darko Marinov, Klara Nahrstedt, David Padua, Madhusudan Parthasarathy, Sanjay J. Patel, Grigore Rosu, Dan Roth, Marc Snir, Josep Torrellas, and Craig Zilles, http://www.upcrc.illinois.edu/whitepaper.php , November 2008.",
            "Display Time": "",
            "Potential Time": "2008 Nov",
            "Display Participants": "",
            "Potential Participants": [
                "Sarita V. Adve",
                "V. Adve",
                "Vikram Adve",
                "S. Adve",
                "Matthew Sinclair",
                "I. Frank",
                "J. Garzaran",
                "John Alsop",
                "C. Hart",
                "W. Hwu",
                "E. Johnson",
                "V. Kale",
                "Rakesh Komuravelli",
                "Siva Kumar Sastry Hari",
                "Darko Marinov",
                "Parthasarathy Ranganathan",
                "J. Patel"
            ],
            "Keyword_Link": {
                "Parallel Computing Research at Illinois: The UPCRC Agenda,": "https://graphics.cs.illinois.edu/sites/default/files/upcrc-wp.pdf ",
                "http://www.upcrc.illinois.edu/whitepaper.php": "http://www.upcrc.illinois.edu/whitepaper.php"
            }
        },
        {
            "Contents": "Statistical Fault Injection , Pradeep Ramachandran, Prabhakar Kudva, Jeffrey Kellington, John Schumann and Pia Sanda, Proceedings of the International Conference on Dependable Systems and Networks (DSN), June 2008.",
            "Display Time": "",
            "Potential Time": "2008 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Pradeep Ramachandran",
                "John Alsop"
            ],
            "Keyword_Link": {
                "Statistical Fault Injection": "/Pubs/08DSN-Ramachandran.pdf"
            }
        },
        {
            "Contents": "Trace-Based Microarchitecture-Level Diagnosis of Permanent Hardware Faults , Man-Lap Li, Pradeep Ramachandran, Swarup Kumar Sahoo, Sarita Adve, Vikram Adve, and Yuanyuan Zhou, Proceedings of the International Conference on Dependable Systems and Networks (DSN), June 2008.",
            "Display Time": "",
            "Potential Time": "2008 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Man-Lap (Alex) Li",
                "Pradeep Ramachandran",
                "Siva Kumar Sastry Hari",
                "Sarita V. Adve",
                "Vikram Adve"
            ],
            "Keyword_Link": {
                "Trace-Based Microarchitecture-Level Diagnosis of Permanent Hardware Faults": "/Pubs/08DSN-Li.pdf"
            }
        },
        {
            "Contents": "Using Likely Program Invariants to Detect Hardware Errors , Swarup Kumar Sahoo, Man-Lap Li, Pradeep Ramachandran, Sarita Adve, Vikram Adve, and Yuanyuan Zhou, Proceedings of the International Conference on Dependable Systems and Networks (DSN), June 2008.",
            "Display Time": "",
            "Potential Time": "2008 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Siva Kumar Sastry Hari",
                "Man-Lap (Alex) Li",
                "Pradeep Ramachandran",
                "Sarita V. Adve",
                "Vikram Adve"
            ],
            "Keyword_Link": {
                "Using Likely Program Invariants to Detect Hardware Errors": "/Pubs/08DSN-Sahoo.pdf"
            }
        },
        {
            "Contents": "Online Estimation of Architectural Vulnerability Factor for Soft Errors , Xiaodong Li, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, in the Proceedings of 35th International Symposium on Computer Architecture (ISCA '08), June 2008.",
            "Display Time": "",
            "Potential Time": "2008 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Xiaodong (Jerry) Li",
                "Sarita V. Adve",
                "V. Adve",
                "Pradip Bose",
                "A. Rivers"
            ],
            "Keyword_Link": {
                "Online Estimation of Architectural Vulnerability Factor for Soft Errors": "/Pubs/08ISCA.pdf"
            }
        },
        {
            "Contents": "Foundations of the C++ Concurrency Memory Model, Hans-J. Boehm and Sarita V. Adve , Proceedings of the Conference on Programming Language Design and Implementation (PLDI), June 2008.",
            "Display Time": "",
            "Potential Time": "2008 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "Foundations of the C++ Concurrency Memory Model, Hans-J. Boehm and Sarita V. Adve": "/Pubs/08PLDI.pdf"
            }
        },
        {
            "Contents": "Metrics for Architecture-Level Lifetime Reliability Analysis , Pradeep Ramachandran, Sarita V. Adve, Pradip Bose, Jude A. Rivers, and Jayanth Srinivasan, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) April 2008.",
            "Display Time": "",
            "Potential Time": "2008 Apr",
            "Display Participants": "",
            "Potential Participants": [
                "Pradeep Ramachandran",
                "Sarita V. Adve",
                "V. Adve",
                "Pradip Bose",
                "A. Rivers",
                "Jayanth Srinivasan"
            ],
            "Keyword_Link": {
                "Metrics for Architecture-Level Lifetime Reliability Analysis": "/Pubs/08ISPASS.pdf"
            }
        },
        {
            "Contents": "SWAT: An Error Resilient System , Man-Lap Li, Pradeep Ramachandran, Sarita Adve, Vikram Adve, and Yuanyuan Zhou , Fourth Workshop on Silicon Errors in Logic - System Effects (SELSE - IV), March 2008.",
            "Display Time": "",
            "Potential Time": "2008 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "Man-Lap (Alex) Li",
                "Pradeep Ramachandran",
                "Sarita V. Adve",
                "Vikram Adve"
            ],
            "Keyword_Link": {
                "SWAT: An Error Resilient System": "/Pubs/08SELSE-Li.pdf"
            }
        },
        {
            "Contents": "OpenSPARC: An Open Platform for Hardware Reliability Experimentation Ishwar Parulkar, Alan Wood, James C. Hoe, Babak Falsafi, Sarita V. Adve, Josep Torrellas, and Subhasish Mitra, Fourth Workshop on Silicon Errors in Logic - System Effects (SELSE - IV), March 2008.",
            "Display Time": "",
            "Potential Time": "2008 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "C. Hoe",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "OpenSPARC: An Open Platform for Hardware Reliability Experimentation": "/Pubs/08SELSE-Parulkar.pdf"
            }
        },
        {
            "Contents": "Understanding the Propagation of Hard Errors to Software and Implications for Resilient System Design , Man-Lap Li, Pradeep Ramachandran, Swarup Kumar Sahoo, Sarita Adve, Vikram Adve, and Yuanyuan Zhou , Proceedings of International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March 2008 .",
            "Display Time": "",
            "Potential Time": "2008 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "Man-Lap (Alex) Li",
                "Pradeep Ramachandran",
                "Siva Kumar Sastry Hari",
                "Sarita V. Adve",
                "Vikram Adve"
            ],
            "Keyword_Link": {
                "Understanding the Propagation of Hard Errors to Software and Implications for Resilient System Design": "/Pubs/08ASPLOS.pdf"
            }
        },
        {
            "Contents": "Joint Processor-Memory Adaptation for Energy , X. Li, R. Gupta, S. V. Adve, and Y. Zhou, in ACM Transactions on Architecture and Code Optimization (ACM TACO), vol. 4, no. 3, September 2007.",
            "Display Time": "",
            "Potential Time": "2007 Sep",
            "Display Participants": "",
            "Potential Participants": [
                "R. Gupta",
                "S.V. Adve",
                "Y. Zhou"
            ],
            "Keyword_Link": {
                "Joint Processor-Memory Adaptation for Energy ": "/Pubs/07TACO.pdf"
            }
        },
        {
            "Contents": "Architecture-Level Soft Error Analysis: Examining the Limits of Common Assumptions , X. Li, S. V. Adve, P. Bose, and J. A. Rivers, Proceedings of the International Conference on Dependable Systems and Networks (DSN), June 2007. An extended version appears as Technical Report UIUCDCS-R-2007-2833, Department of Computer Science, University of Illinois , March 2007.",
            "Display Time": "",
            "Potential Time": "2007 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve",
                "P. Bose",
                "J.A. Rivers"
            ],
            "Keyword_Link": {
                "Architecture-Level Soft Error Analysis: Examining the Limits of Common Assumptions ": "/Pubs/07dsn.pdf",
                "extended version ": "/Pubs/07dsn-tr.pdf"
            }
        },
        {
            "Contents": "Towards a Hardware-Software Co-designed Resilient System , Man-Lap Li, Pradeep Ramachandran, Sarita Adve, Vikram Adve and Yuanyuan Zhou , Third Workshop on Silicon Errors in Logic - System Effects (SELSE - III), April 2007.",
            "Display Time": "",
            "Potential Time": "2007 Apr",
            "Display Participants": "",
            "Potential Participants": [
                "a. Hardware-Software",
                "Man-Lap (Alex) Li",
                "Pradeep Ramachandran",
                "Sarita V. Adve",
                "Vikram Adve"
            ],
            "Keyword_Link": {
                "Towards a Hardware-Software Co-designed Resilient System": "/Pubs/Li-selse07.pdf"
            }
        },
        {
            "Contents": "ALP: Efficient Support for All Levels of Parallelism for Complex Media Applications , R. Sasanka, M. Li, S. V. Adve, Y.-K. Chen, E. Debes, ACM Transaction on Architecture and Code Optimization (ACM TACO), vol. 4, no. 1, article 3, March 2007.",
            "Display Time": "",
            "Potential Time": "2007 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "R. Sasanka",
                "S.V. Adve",
                "Lin Cheng",
                "E. Debes"
            ],
            "Keyword_Link": {
                "ALP: Efficient Support for All Levels of Parallelism for Complex Media Applications": "/Pubs/sasanka-taco07.pdf"
            }
        },
        {
            "Contents": "Managing Energy-Performance Tradeoffs for Multithreaded Applications on Multiprocessor Architectures , Soyeon Park , Weihang Jiang, Yuanyuan Zhou, and Sarita Adve. Proceedings of the International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), 2007.",
            "Display Time": "",
            "Potential Time": "2007 ",
            "Display Participants": "",
            "Potential Participants": [
                "Chanik Park",
                "Sarita V. Adve",
                "Vikram Adve"
            ],
            "Keyword_Link": {
                "Managing Energy-Performance Tradeoffs for Multithreaded Applications on Multiprocessor Architectures": "/Pubs/sigmetrics07.pdf"
            }
        },
        {
            "Contents": "GRACE-1: Cross-Layer Adaptation for Multimedia Quality and Battery Energy , W. Yuan, K. Nahrstedt, S. V. Adve, R. H. Kravets, and D. L. Jones, IEEE Transactions on Mobile Computing, Vol.5, No. 7, July, 2006.",
            "Display Time": "",
            "Potential Time": "2006 Jul",
            "Display Participants": "",
            "Potential Participants": [
                "W. Yuan",
                "K. Nahrstedt",
                "S.V. Adve",
                "R.H. Kravets",
                "D.L. Jones"
            ],
            "Keyword_Link": {
                "GRACE-1: Cross-Layer Adaptation for Multimedia Quality and Battery Energy": "/Pubs/06MOBILE.pdf"
            }
        },
        {
            "Contents": "The ALPBench Benchmark Suite for Complex Multimedia Applications , Man-Lap Li, Ruchira Sasanka, Sarita V. Adve, Yen-Kuang Chen, Eric Debes. Proceedings of the IEEE International Symposium on Workload Characterization (IISWC-2005), October 2005",
            "Display Time": "",
            "Potential Time": "2005 Oct",
            "Display Participants": "",
            "Potential Participants": [
                "Man-Lap (Alex) Li",
                "Ruchira Sasanka",
                "Sarita V. Adve",
                "V. Adve",
                "Lin Cheng"
            ],
            "Keyword_Link": {
                "The ALPBench Benchmark Suite for Complex Multimedia Applications": "/Pubs/ALPBench-iiswc05.pdf"
            }
        },
        {
            "Contents": "Integrating Fine-Grained Application Adaptation with Global Adaptation for Saving Energy , V. Vardhan, D. G. Sachs, W. Yuan, A. F. Harris, S. V. Adve, D. L. Jones, R. H. Kravets, and K. Nahrstedt, Proceedings of the 2nd International Workshop on Power-Aware Real-Time Computing (PARC), September 2005.",
            "Display Time": "",
            "Potential Time": "2005 Sep",
            "Display Participants": "",
            "Potential Participants": [
                "V. Vardhan",
                "D.G. Sachs",
                "W. Yuan",
                "A.F. Harris",
                "S.V. Adve",
                "D.L. Jones",
                "R.H. Kravets",
                "K. Nahrstedt"
            ],
            "Keyword_Link": {
                "Integrating Fine-Grained Application Adaptation with Global Adaptation for Saving Energy": "/grace/papers/05parc.pdf"
            }
        },
        {
            "Contents": "Performance Directed Energy Management for Main Memory and Disks , X. Li, Z. Li, Y. Zhou, S. V. Adve, ACM Transactions on Storage, Vol 01, No. 03, August 2005. (Extended version of the paper in ASPLOS 2004.)",
            "Display Time": "",
            "Potential Time": "2005 Aug",
            "Display Participants": "",
            "Potential Participants": [
                "Y. Zhou",
                "S.V. Adve"
            ],
            "Keyword_Link": {
                "Performance Directed Energy Management for Main Memory and Disks": "/Pubs/Li_ACMTOS.pdf"
            }
        },
        {
            "Contents": "Lifetime Reliability: Toward an Architectural Solution, J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers. IEEE Micro, special issue on Emerging Trends, vol. 25, issue 3, May-June 2005, 2-12.",
            "Display Time": "",
            "Potential Time": "2005 May",
            "Display Participants": "",
            "Potential Participants": [
                "J. Srinivasan",
                "S.V. Adve",
                "P. Bose",
                "J.A. Rivers"
            ],
            "Keyword_Link": {
                "Lifetime Reliability: Toward an Architectural Solution,": "/Pubs/05ieee-micro.pdf"
            }
        },
        {
            "Contents": "The Importance of Heat-Sink Modeling for DTM and a Correction to \"Predictive DTM for Multimedia Applications\" , Jayanth Srinivasan and Sarita V. Adve, Proceedings of the Fourth Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD) at ISCA-05, June 2005.",
            "Display Time": "",
            "Potential Time": "2005 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "a. Correction",
                "Jayanth Srinivasan",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "The Importance of Heat-Sink Modeling for DTM and a Correction to \"Predictive DTM for Multimedia Applications\"": "/Pubs/05wddd.pdf"
            }
        },
        {
            "Contents": "Exploiting Structural Duplication for Lifetime Reliability Enhancement , Jayanth Srinivasan, Sarita V. Adve, Pradip Bose, Jude A. Rivers, Proceedings of the 32nd International Symposium on Computer Architecture (ISCA'05) June 2005. (Corrected version.)",
            "Display Time": "",
            "Potential Time": "2005 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Jayanth Srinivasan",
                "Sarita V. Adve",
                "V. Adve",
                "Pradip Bose",
                "A. Rivers"
            ],
            "Keyword_Link": {
                "Exploiting Structural Duplication for Lifetime Reliability Enhancement": "/Pubs/isca05.pdf"
            }
        },
        {
            "Contents": "SoftArch: An Architecture Level Tool for Modeling and Analyzing Soft Errors , X. Li, S. V. Adve, P. Bose, and J. A. Rivers, Proceedings of the International Conference on Dependable Systems and Networks (DSN), June 2005.",
            "Display Time": "",
            "Potential Time": "2005 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve",
                "P. Bose",
                "J.A. Rivers"
            ],
            "Keyword_Link": {
                "SoftArch: An Architecture Level Tool for Modeling and Analyzing Soft Errors": "/Pubs/05dsn.pdf"
            }
        },
        {
            "Contents": "SER Scaling Analysis of a Modern Superscalar Processor with SoftArch , X. Li, S. V. Adve, P. Bose, and J. A. Rivers, Proceedings of the 1st Workshop on the System Effects of Logic Soft Errors (SELSE), April 2005.",
            "Display Time": "",
            "Potential Time": "2005 Apr",
            "Display Participants": "",
            "Potential Participants": [
                "a. Modern",
                "S.V. Adve",
                "P. Bose",
                "J.A. Rivers"
            ],
            "Keyword_Link": {
                "SER Scaling Analysis of a Modern Superscalar Processor with SoftArch": "/Pubs/05selse.pdf"
            }
        },
        {
            "Contents": "Memory Side Prefetching for Linked Data Structures , C. J. Hughes and S. V. Adve. Journal of Parallel and Distributed Computing, February 2005, 448-463.",
            "Display Time": "",
            "Potential Time": "2005 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "C.J. Hughes",
                "S.V. Adve"
            ],
            "Keyword_Link": {
                "Memory Side Prefetching for Linked Data Structures": "/Pubs/05jpdc.pdf"
            }
        },
        {
            "Contents": "The Java Memory Model , Jeremy Manson, William Pugh, Sarita V. Adve, Proceedings of the 32nd Symposium on Principles of Programming Languages (POPL) Jan. 2005.",
            "Display Time": "",
            "Potential Time": "2005 Jan",
            "Display Participants": "",
            "Potential Participants": [
                "Sarita V. Adve",
                "V. Adve",
                "Apurva Jantrania"
            ],
            "Keyword_Link": {
                "The Java Memory Model": "/Pubs/popl05.pdf"
            }
        },
        {
            "Contents": "Performance-Directed Energy Management for Storage Systems, X. Li, Z. Li, P. Zhou, Y. Zhou, S. V. Adve, and S. Kumar. IEEE Micro, special issue on the Top Picks from Computer Architecture Conferences from October 2003 to October 2004, vol 24, issue 6, November-December 2004, 38-49. (One of thirteen papers chosen.)",
            "Display Time": "",
            "Potential Time": "2004 Nov",
            "Display Participants": "",
            "Potential Participants": [
                "P. Zhou",
                "Y. Zhou",
                "S.V. Adve",
                "S. Kumar"
            ],
            "Keyword_Link": {
                "Performance-Directed Energy Management for Storage Systems,": "/Pubs/05micro-ieee.pdf"
            }
        },
        {
            "Contents": "Performance Directed Energy Management for Main Memory and Disks , Xiaodong Li, Zhengmin Li, Francis Davis, Pin Zhou, Yuanyuan Zhou, Sarita Adve, Sanjeev Kumar, Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '04) Oct. 2004.",
            "Display Time": "",
            "Potential Time": "2004 Oct",
            "Display Participants": "",
            "Potential Participants": [
                "Xiaodong (Jerry) Li",
                "Sarita V. Adve",
                "Vikram Adve",
                "Siva Kumar Sastry Hari"
            ],
            "Keyword_Link": {
                "Performance Directed Energy Management for Main Memory and Disks": "http://rsim.cs.uiuc.edu/~xli3/Pubs/p075-li.pdf"
            }
        },
        {
            "Contents": "A Reliability Odometer - Lemon Check Your Processor , J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, Wild and Crazy Ideas Session at the 11th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XI), October 2004.",
            "Display Time": "",
            "Potential Time": "2004 Oct",
            "Display Participants": "",
            "Potential Participants": [
                "A. Reliability",
                "J. Srinivasan",
                "S.V. Adve",
                "P. Bose",
                "J.A. Rivers"
            ],
            "Keyword_Link": {
                "A Reliability Odometer - Lemon Check Your Processor": "/Pubs/waci.pdf"
            }
        },
        {
            "Contents": "JSR 133: Java Memory Model and Thread Specification, July 2004. This is the product of the expert group for the Java Specification Request 133. The primary technical authors are: J. Manson, W. W. Pugh, and S. V. Adve.",
            "Display Time": "",
            "Potential Time": "2004 Jul",
            "Display Participants": "",
            "Potential Participants": [
                "J. Manson",
                "W.W. Pugh",
                "S.V. Adve"
            ],
            "Keyword_Link": {}
        },
        {
            "Contents": "The Impact of Technology Scaling on Lifetime Reliability , Jayanth Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, Proceedings of International Conference on Dependable Systems and Networks (DSN '04) June 2004.",
            "Display Time": "",
            "Potential Time": "2004 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Jayanth Srinivasan",
                "Sarita V. Adve",
                "V. Adve",
                "Pradip Bose",
                "A. Rivers"
            ],
            "Keyword_Link": {
                "The Impact of Technology Scaling on Lifetime Reliability": "/Pubs/srinivasan_dsn.pdf"
            }
        },
        {
            "Contents": "The Energy Efficiency of CMP vs. SMT for Multimedia Workloads , R. Sasanka, S. V. Adve, Y. -K. Chen, and E. Debes, Proceedings of the 18th Annual ACM International Conference on Supercomputing (ICS '04) June 2004.",
            "Display Time": "",
            "Potential Time": "2004 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "R. Sasanka",
                "S.V. Adve",
                "Lin Cheng",
                "E. Debes"
            ],
            "Keyword_Link": {
                "The Energy Efficiency of CMP vs. SMT for Multimedia Workloads ": "/Pubs/sasanka-ics04.pdf"
            }
        },
        {
            "Contents": "The Case for Lifetime Reliability-Aware Microprocessors , Jayanth Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, Proceedings of 31st International Symposium on Computer Architecture (ISCA '04) June 2004.",
            "Display Time": "",
            "Potential Time": "2004 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Jayanth Srinivasan",
                "Sarita V. Adve",
                "V. Adve",
                "Pradip Bose",
                "A. Rivers"
            ],
            "Keyword_Link": {
                "The Case for Lifetime Reliability-Aware Microprocessors": "/Pubs/srinivasan_isca04.pdf"
            }
        },
        {
            "Contents": "A Formal Approach to Frequent Energy Adaptations for Multimedia Applications , Christopher J. Hughes and Sarita V. Adve, Proceedings of 31st International Symposium on Computer Architecture (ISCA '04) June 2004.",
            "Display Time": "",
            "Potential Time": "2004 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "A. Formal",
                "Christopher W. Fletcher",
                "Christopher J. Hughes",
                "J. Hughes",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "A Formal Approach to Frequent Energy Adaptations for Multimedia Applications": "/Pubs/hughes-isca31.pdf"
            }
        },
        {
            "Contents": "GRACE: A Hierarchical Adaptation Framework for Saving Energy, D.G. Sachs, W. Yuan, C.J. Hughes, A. Harris, S.V. Adve, D.L. Jones, R.H. Kravets, and K. Nahrstedt, Department of Computer Science, University of Illinois Technical Report UIUCDCS-R-2004-2409, February 2004.",
            "Display Time": "",
            "Potential Time": "2004 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "A. Hierarchical",
                "D.G. Sachs",
                "W. Yuan",
                "C.J. Hughes",
                "A. Harris",
                "S.V. Adve",
                "D.L. Jones",
                "R.H. Kravets",
                "K. Nahrstedt"
            ],
            "Keyword_Link": {
                "GRACE: A Hierarchical Adaptation Framework for Saving Energy, ": "/Pubs/grace.tr.pdf"
            }
        },
        {
            "Contents": "GRACE: A Cross-Layer Adaptation Framework for Saving Energy, D. G. Sachs, W. Yuan, C. J. Hughes, A. F. Harris, S. V. Adve, D. L. Jones, R. H. Kravets, and K. Nahrstedt, Sidebar in IEEE Computer, special issue on Power-Aware Computing, December 2003, 50-51.",
            "Display Time": "",
            "Potential Time": "2003 Dec",
            "Display Participants": "",
            "Potential Participants": [
                "A. Cross-Layer",
                "D.G. Sachs",
                "W. Yuan",
                "C.J. Hughes",
                "A.F. Harris",
                "S.V. Adve",
                "D.L. Jones",
                "R.H. Kravets",
                "K. Nahrstedt"
            ],
            "Keyword_Link": {}
        },
        {
            "Contents": "Adaptive Video Coding to Reduce Energy on Adaptive General-Purpose Processors , D. G. Sachs, S. Adve, D. L. Jones, Proceedings of the International Conference on Image Processing 2003 (ICIP '03), September 2003.",
            "Display Time": "",
            "Potential Time": "2003 Sep",
            "Display Participants": "",
            "Potential Participants": [
                "D.G. Sachs",
                "S. Adve",
                "D.L. Jones"
            ],
            "Keyword_Link": {
                "Adaptive Video Coding to Reduce Energy on Adaptive General-Purpose Processors": "/~sachs/icip6.pdf"
            }
        },
        {
            "Contents": "Predictive Dynamic Thermal Management for Multimedia Applications , Jayanth Srinivasan and Sarita V. Adve, Proceedings of the 17th Annual ACM International Conference on Supercomputing (ICS '03) June 2003, 109-120. See correction in WDDD'05 .",
            "Display Time": "",
            "Potential Time": "2003 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Jayanth Srinivasan",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "Predictive Dynamic Thermal Management for Multimedia Applications ": "/Pubs/srinivasan_ics03.pdf",
                "correction in WDDD'05": "/Pubs/05wddd.pdf"
            }
        },
        {
            "Contents": "Design and Evaluation of A Cross-Layer Adaptation Framework for Mobile Multimedia Systems, Wanghong Yuan, Klara Nahrstedt, Sarita V. Adve, Douglas L. Jones, and Robin H. Kravets, Proceedings of the SPIE Conference on Multimedia Computing and Networking, January 2003.",
            "Display Time": "",
            "Potential Time": "2003 Jan",
            "Display Participants": "",
            "Potential Participants": [
                "A. Cross-Layer",
                "Sarita V. Adve",
                "V. Adve",
                "L. Jones",
                "H. Kravets"
            ],
            "Keyword_Link": {
                "Design and Evaluation of A Cross-Layer Adaptation Framework for Mobile Multimedia Systems,": "http://www.cs.uiuc.edu/~sadve/Publications/MMCN03.pdf"
            }
        },
        {
            "Contents": "Soft Real-Time Scheduling on a Simultaneous Multithreaded Processor, R. Jain, C. J. Hughes, and S. V. Adve, Proceedings of the 23rd IEEE International Real-Time Systems Symposium (RTSS-2002), December 2002.",
            "Display Time": "",
            "Potential Time": "2002 Dec",
            "Display Participants": "",
            "Potential Participants": [
                "a. Simultaneous",
                "R. Jain",
                "C.J. Hughes",
                "S.V. Adve"
            ],
            "Keyword_Link": {
                "Soft Real-Time Scheduling on a Simultaneous Multithreaded Processor,": "http://www.cs.uiuc.edu/~sadve/Publications/rtss02.pdf"
            }
        },
        {
            "Contents": "Joint Local and Global Hardware Adaptations for Energy, Ruchira Sasanka, Christopher J. Hughes, and Sarita V. Adve, Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), October 2002.",
            "Display Time": "",
            "Potential Time": "2002 Oct",
            "Display Participants": "",
            "Potential Participants": [
                "Ruchira Sasanka",
                "Christopher W. Fletcher",
                "Christopher J. Hughes",
                "J. Hughes",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "Joint Local and Global Hardware Adaptations for Energy,": "http://www.cs.uiuc.edu/~sadve/Publications/asplos02.pdf"
            }
        },
        {
            "Contents": "The Illinois GRACE Project: Global Resource Adaptation through CoopEration, Sarita V. Adve, Albert F. Harris, Christopher J. Hughes, Douglas L. Jones, Robin H. Kravets, Klara Nahrstedt, Daniel Grobe Sachs, Ruchira Sasanka, Jayanth Srinivasan, and Wanghong Yuan, Proceedings of the Workshop on Self-Healing, Adaptive, and self-MANaged Systems (SHAMAN) (held in conjunction with the 16th Annual ACM International Conference on Supercomputing), June 2002.",
            "Display Time": "",
            "Potential Time": "2002 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Sarita V. Adve",
                "V. Adve",
                "F. Harris",
                "Christopher W. Fletcher",
                "Christopher J. Hughes",
                "J. Hughes",
                "L. Jones",
                "H. Kravets",
                "Ruchira Sasanka",
                "Jayanth Srinivasan"
            ],
            "Keyword_Link": {
                "The Illinois GRACE Project: Global Resource Adaptation through CoopEration,": "http://www.cs.uiuc.edu/~sadve/Publications/shaman02.ps"
            }
        },
        {
            "Contents": "RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors, C. J. Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve, IEEE Computer, vol. 35, no. 2, special issue on high performance simulators, February 2002, 40-49.",
            "Display Time": "",
            "Potential Time": "2002 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "C.J. Hughes",
                "V.S. Pai",
                "P. Ranganathan",
                "S.V. Adve"
            ],
            "Keyword_Link": {
                "RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors,": "http://www.cs.uiuc.edu/~sadve/Publications/computer02.pdf"
            }
        },
        {
            "Contents": "Performance Simulation Tools, S. S. Mukherjee, S. V. Adve, T. Austin, J. Emer, and P. S. Magnusson, IEEE Computer, vol. 29, no. 12, guest editors' introduction to the special issue on high performance simulators, February 2002, 38-39.",
            "Display Time": "",
            "Potential Time": "2002 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "S.S. Mukherjee",
                "S.V. Adve",
                "T. Austin",
                "J. Emer",
                "P.S. Magnusson"
            ],
            "Keyword_Link": {
                "Performance Simulation Tools, ": "http://www.cs.uiuc.edu/~sadve/Publications/computer02.gei.pdf"
            }
        },
        {
            "Contents": "Saving Energy with Architectural and Frequency Adaptations for Multimedia Applications, C. J. Hughes, J. Srinivasan, and S. V. Adve, Proceedings of the 34th International Symposium on Microarchitecture (MICRO-34), December 2001, 250-261. Click here for supplemental data.",
            "Display Time": "",
            "Potential Time": "2001 Dec",
            "Display Participants": "",
            "Potential Participants": [
                "C.J. Hughes",
                "J. Srinivasan",
                "S.V. Adve"
            ],
            "Keyword_Link": {
                "Saving Energy with Architectural and Frequency Adaptations for Multimedia Applications,": "http://www.cs.uiuc.edu/~sadve/Publications/micro34.pdf",
                "Click here for supplemental data.": "http://www.cs.uiuc.edu/~sadve/Publications/micro34-supplement.ps"
            }
        },
        {
            "Contents": "Position Paper for NSF Workshop on Computer Performance Evaluation, S. V. Adve, December 2001.",
            "Display Time": "",
            "Potential Time": "2001 Dec",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve"
            ],
            "Keyword_Link": {
                "Position Paper for NSF Workshop on Computer Performance Evaluation,": "http://rsim.cs.uiuc.edu/~sadve/Publications/nsf-workshop-2001.pdf"
            }
        },
        {
            "Contents": "Comparing and Combining Read Miss Clustering and Software Prefetching, V. S. Pai and S. V. Adve, Proceedings of the International Symposium on Parallel Architectures and Compilation Techniques, September 2001, 292-303.",
            "Display Time": "",
            "Potential Time": "2001 Sep",
            "Display Participants": "",
            "Potential Participants": [
                "V.S. Pai",
                "S.V. Adve"
            ],
            "Keyword_Link": {
                "Comparing and Combining Read Miss Clustering and Software Prefetching,": "http://www.cs.uiuc.edu/~sadve/Publications/pact01.ps"
            }
        },
        {
            "Contents": "Variability in the Execution of Multimedia Applications and Implications for Architecture , C. J. Hughes, P. Kaul, S. V. Adve, R. Jain, C. Park, and J. Srinivasan, Proceedings of the 28th International Symposium on Computer Architecture, June 2001, 254-265.",
            "Display Time": "",
            "Potential Time": "2001 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "C.J. Hughes",
                "P. Kaul",
                "S.V. Adve",
                "R. Jain",
                "C. Park",
                "J. Srinivasan"
            ],
            "Keyword_Link": {
                "Variability in the Execution of Multimedia Applications and Implications for Architecture": "http://rsim.cs.uiuc.edu/~sadve/Publications/isca01.ps"
            }
        },
        {
            "Contents": "Reconfigurable Caches and their Application to Media Processing , P. Ranganathan, S. V.Adve, and N. P. Jouppi, Proceedings of the 27th International Symposium on Computer Architecture, June 2000, 214-224.",
            "Display Time": "",
            "Potential Time": "2000 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "P. Ranganathan",
                "S.V. Adve",
                "N.P. Jouppi"
            ],
            "Keyword_Link": {
                "Reconfigurable Caches and their Application to Media Processing": "http://rsim.cs.uiuc.edu/~sadve/Publications/isca00.pdf"
            }
        },
        {
            "Contents": "Code Transformations to Improve Memory Parallelism , V. S. Pai and S. V. Adve, The Journal of Instruction Level Parallelism, special issue on the best papers from MICRO-32, vol. 2, May 2000 (http://www.jilp.org/vol2). A shorter version of this paper appeared in the Proceedings of the 32nd International Symposium on Microarchitecture (MICRO-32), November 1999, 147-155.",
            "Display Time": "",
            "Potential Time": "2000 Nov",
            "Display Participants": "",
            "Potential Participants": [
                "V.S. Pai",
                "S.V. Adve",
                "A. shorter"
            ],
            "Keyword_Link": {
                "Code Transformations to Improve Memory Parallelism ": "http://rsim.cs.uiuc.edu/~sadve/Publications/jilp00.ps",
                "shorter version ": "http://rsim.cs.uiuc.edu/~sadve/Publications/micro99.ps"
            }
        },
        {
            "Contents": "Performance of Image and Video Processing with General-Purpose Processors and Media ISA Extensions , P. Ranganathan, S. V. Adve, and N. P. Jouppi, Proceedings of the 26th International Symposium on Computer Architecture, May 1999, 124-135.",
            "Display Time": "",
            "Potential Time": "1999 May",
            "Display Participants": "",
            "Potential Participants": [
                "P. Ranganathan",
                "S.V. Adve",
                "N.P. Jouppi"
            ],
            "Keyword_Link": {
                "Performance of Image and Video Processing with General-Purpose Processors and Media ISA Extensions ": "http://rsim.cs.uiuc.edu/~sadve/Publications/isca99.pdf"
            }
        },
        {
            "Contents": "Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors , M. Durbhakula, V. S. Pai, and S. V. Adve, Proceedings of the 3rd International Symposium on High-Performance Computer Architecture, January 1999, 23-32. An extended version with some additional data appears as Technical Report #9802, Department of Electrical and Computer Engineering, Rice University , April 1998, revised December 1998.",
            "Display Time": "",
            "Potential Time": "1999 Dec",
            "Display Participants": "",
            "Potential Participants": [
                "M. Durbhakula",
                "V.S. Pai",
                "S.V. Adve"
            ],
            "Keyword_Link": {
                "Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors": "http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.ps",
                "extended version ": "http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.tr.ps"
            }
        },
        {
            "Contents": "The Impact of Exploiting Instruction-Level Parallelism on Shared-Memory Multiprocessors , V. S. Pai, P. Ranganathan, H. Abdel-Shafi, and S. V. Adve, IEEE Transactions on Computers, special issue on caches, vol. 48, no. 2, February 1999, 218-226.",
            "Display Time": "",
            "Potential Time": "1999 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "V.S. Pai",
                "P. Ranganathan",
                "H. Abdel-Shafi",
                "S.V. Adve"
            ],
            "Keyword_Link": {
                "The Impact of Exploiting Instruction-Level Parallelism on Shared-Memory Multiprocessors ": "http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_toc99.ps"
            }
        },
        {
            "Contents": "Recent Advances in Memory Consistency Models for Hardware Shared-Memory Systems, , S. V. Adve, V. S. Pai, and P. Ranganathan, Proceedings of the IEEE, special issue on distributed shared-memory, vol. 87, no. 3, March 1999, 445-455.",
            "Display Time": "",
            "Potential Time": "1999 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve",
                "V.S. Pai",
                "P. Ranganathan"
            ],
            "Keyword_Link": {
                "Recent Advances in Memory Consistency Models for Hardware Shared-Memory Systems, ": "http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_proc99.ps"
            }
        },
        {
            "Contents": "Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors, P. Ranganathan, K. Gharachorloo, S. V. Adve, and L. A. Barroso, Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems,October 1998, 307-318.",
            "Display Time": "",
            "Potential Time": "1998 ",
            "Display Participants": "",
            "Potential Participants": [
                "P. Ranganathan",
                "K. Gharachorloo",
                "S.V. Adve",
                "L.A. Barroso"
            ],
            "Keyword_Link": {
                "Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors,": "http://rsim.cs.uiuc.edu/~sadve/Publications/asplos98.ps"
            }
        },
        {
            "Contents": "Analytic Evaluation of Shared-Memory Systems with ILP Processors , D. J. Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood, Proceedings of the 25th International Symposium on Computer Architecture, June 1998, 380-391.",
            "Display Time": "",
            "Potential Time": "1998 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "D.J. Sorin",
                "V.S. Pai",
                "S.V. Adve",
                "M.K. Vernon",
                "D.A. Wood"
            ],
            "Keyword_Link": {
                "Analytic Evaluation of Shared-Memory Systems with ILP Processors ": "http://rsim.cs.uiuc.edu/~sadve/Publications/isca98.ps"
            }
        },
        {
            "Contents": "A Customized MVA Model for ILP Multiprocessors , D. J. Sorin, M. K. Vernon, V. S. Pai, S. V. Adve, and D. A. Wood, Technical Report #1369, Computer Sciences Department, University of Wisconsin -- Madison, April 1998. Also available as Technical Report #9803, Department of Electrical and Computer Engineering, Rice University . (Provides details of the model discussed in the ISCA'98 paper above.)",
            "Display Time": "",
            "Potential Time": "1998 Apr",
            "Display Participants": "",
            "Potential Participants": [
                "A. Customized",
                "D.J. Sorin",
                "M.K. Vernon",
                "V.S. Pai",
                "S.V. Adve",
                "D.A. Wood"
            ],
            "Keyword_Link": {
                "A Customized MVA Model for ILP Multiprocessors ": "http://rsim.cs.uiuc.edu/~sadve/Publications/isca98_tr.ps"
            }
        },
        {
            "Contents": "Using Information From the Programmer to Implement System Optimizations Without Violating Sequential Consistency , S.V. Adve, Provisionally accepted for the Journal of Parallel and Distributed Computing (JPDC). Available as Rice University ECE Technical Report 9603, March 1996, revised June 1998.",
            "Display Time": "",
            "Potential Time": "1998 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve"
            ],
            "Keyword_Link": {
                "Using Information From the Programmer to Implement System Optimizations Without Violating Sequential Consistency": "http://rsim.cs.uiuc.edu/~sadve/Publications/models_framework.ps"
            }
        },
        {
            "Contents": "A Retrospective on \"Weak Ordering -- A New Definition\", S. V. Adve and M. D. Hill, 25 Years of the International Symposia on Computer Architecture - Selected Papers (Gurindar S. Sohi, editor), ACM Press, 1998.",
            "Display Time": "",
            "Potential Time": "1998 ",
            "Display Participants": "",
            "Potential Participants": [
                "A. Retrospective",
                "S.V. Adve",
                "M.D. Hill",
                "S. Sohi"
            ],
            "Keyword_Link": {
                "A Retrospective on \"Weak Ordering -- A New Definition\",": "http://rsim.cs.uiuc.edu/~sadve/Publications/isca90_retro.ps"
            }
        },
        {
            "Contents": "Changing Interaction of Compiler and Architecture , S.V. Adve, D.C. Burger, R. Eigenmann, A. Rawsthorne, M.D. Smith, C.H. Gebotys, M.T. Kandemir, D.J. Lilja, A.N. Choudhary, J.Z. Fang, and P.-C. Yew, IEEE Computer, 30 (12), December 1997, 51-58.",
            "Display Time": "",
            "Potential Time": "1997 Dec",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve",
                "D.C. Burger",
                "R. Eigenmann",
                "A. Rawsthorne",
                "M.D. Smith",
                "C.H. Gebotys",
                "M.T. Kandemir",
                "D.J. Lilja",
                "A.N. Choudhary",
                "J.Z. Fang"
            ],
            "Keyword_Link": {
                "Changing Interaction of Compiler and Architecture ": "http://rsim.cs.illinois.edu/~sadve/Publications/hicss.ps"
            }
        },
        {
            "Contents": "RSIM Reference Manual Version 1.0 , Vijay S. Pai, Parthasarathy Ranganathan, and Sarita V. Adve, Technical Report 9705, Department of Electrical and Computer Engineering, Rice University, August 1997.",
            "Display Time": "",
            "Potential Time": "1997 Aug",
            "Display Participants": "",
            "Potential Participants": [
                "Vijay S. Pai",
                "S. Pai",
                "Parthasarathy Ranganathan",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "RSIM Reference Manual Version 1.0 ": "http://rsim.cs.uiuc.edu/~sadve/Publications/rsim_manual.ps"
            }
        },
        {
            "Contents": "Using Speculative Retirement and Larger Instruction Windows to Narrow the Performance Gap between Memory Consistency Models , Parthasarathy Ranganathan, Vijay S. Pai, and Sarita V. Adve, Proceedings of the 9th Annual ACM Symposium on Parallel Algorithms and Architectures, June 1997, 199-210. ( pdf )",
            "Display Time": "",
            "Potential Time": "1997 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Parthasarathy Ranganathan",
                "Vijay S. Pai",
                "S. Pai",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "Using Speculative Retirement and Larger Instruction Windows to Narrow the Performance Gap between Memory Consistency Models ": "http://rsim.cs.uiuc.edu/~sadve/Publications/spaa97.ps",
                "pdf": "/Pubs/p199-ranganathan.pdf"
            }
        },
        {
            "Contents": "RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors , Vijay S. Pai, Parthasarathy Ranganathan, and Sarita V. Adve, IEEE Technical Committee on Computer Architecture newsletter, Fall 1997. An earlier version of this paper appeared in the Proceedings of the 3rd Workshop on Computer Architecture Education (held in conjunction with the 3rd International Symposium on High Performance Computer Architecture), February 1997.",
            "Display Time": "",
            "Potential Time": "1997 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "Vijay S. Pai",
                "S. Pai",
                "Parthasarathy Ranganathan",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors": "http://rsim.cs.uiuc.edu/~sadve/Publications/tcca1097.ps"
            }
        },
        {
            "Contents": "The Interaction of Software Prefetching with ILP Processors in Shared-Memory Systems , Parthasarathy Ranganathan, Vijay S. Pai, Hazim Abdel-Shafi, and Sarita V. Adve, Proceedings of the 24th International Symposium on Computer Architecture, June 1997, 144-156.",
            "Display Time": "",
            "Potential Time": "1997 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "Parthasarathy Ranganathan",
                "Vijay S. Pai",
                "S. Pai",
                "Hazim Abdel-Shafi",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "The Interaction of Software Prefetching with ILP Processors in Shared-Memory Systems": "http://rsim.cs.uiuc.edu/~sadve/Publications/isca97.ps"
            }
        },
        {
            "Contents": "An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors , Hazim Abdel-Shafi, Jonathan Hall, Sarita V. Adve, and Vikram S. Adve, Proceedings of the 3rd International Symposium on High-Performance Computer Architecture, February 1997, 204-215.",
            "Display Time": "",
            "Potential Time": "1997 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "Hazim Abdel-Shafi",
                "Jonathan Hall",
                "Sarita V. Adve",
                "V. Adve",
                "Vikram Adve",
                "S. Adve"
            ],
            "Keyword_Link": {
                "An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors": "http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_remote_writes.ps"
            }
        },
        {
            "Contents": "The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology , Vijay S. Pai, Parthasarathy Ranganathan, and Sarita V. Adve, Proceedings of the 3rd International Symposium on High Performance Computer Architecture, February 1997, 72-83.",
            "Display Time": "",
            "Potential Time": "1997 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "Vijay S. Pai",
                "S. Pai",
                "Parthasarathy Ranganathan",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology": "http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_ilp.ps"
            }
        },
        {
            "Contents": "Shared Memory Consistency Models: A Tutorial , S.V. Adve and K. Gharachorloo, IEEE Computer, December 1996, 66-76.",
            "Display Time": "",
            "Potential Time": "1996 Dec",
            "Display Participants": "",
            "Potential Participants": [
                "A. Tutorial",
                "S.V. Adve",
                "K. Gharachorloo"
            ],
            "Keyword_Link": {
                "Shared Memory Consistency Models: A Tutorial": "http://rsim.cs.uiuc.edu/~sadve/Publications/computer96.pdf"
            }
        },
        {
            "Contents": "An Evaluation of Memory Consistency Models for Shared-Memory Systems with ILP Processors , Vijay S. Pai, Parthasarathy Ranganathan, Sarita V. Adve, and Tracy Harton, Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII), October 1996, 12-23.",
            "Display Time": "",
            "Potential Time": "1996 Oct",
            "Display Participants": "",
            "Potential Participants": [
                "Vijay S. Pai",
                "S. Pai",
                "Parthasarathy Ranganathan",
                "Sarita V. Adve",
                "V. Adve",
                "Tracy Harton"
            ],
            "Keyword_Link": {
                "An Evaluation of Memory Consistency Models for Shared-Memory Systems with ILP Processors": "http://rsim.cs.uiuc.edu/~sadve/Publications/asplos96.ps"
            }
        },
        {
            "Contents": "A Comparison of Entry Consistency and Lazy Release Consistency Implementations , S.V. Adve, A.L. Cox, S. Dwarkadas, R. Rajamony, and W. Zwaenepoel, Proceedings of the 2nd International Symposium on High Performance Computer Architecture, February 1996, 26-37.",
            "Display Time": "",
            "Potential Time": "1996 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "A. Comparison",
                "S.V. Adve",
                "A.L. Cox",
                "S. Dwarkadas",
                "R. Rajamony",
                "W. Zwaenepoel"
            ],
            "Keyword_Link": {
                "A Comparison of Entry Consistency and Lazy Release Consistency Implementations": "http://rsim.cs.uiuc.edu/~sadve/Publications/hpca2.ps"
            }
        },
        {
            "Contents": "Replacing Locks by Higher-Level Primitives , S.V. Adve, A.L. Cox, S. Dwarkadas, and W. Zwaenepoel, Technical Report #TR94-237, Department of Computer Science, Rice University, 1994. Presented at the Fourth Workshop on Scalable Shared-Memory Multiprocessors, Chicago , May 1994.",
            "Display Time": "",
            "Potential Time": "1994 May",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve",
                "A.L. Cox",
                "S. Dwarkadas",
                "W. Zwaenepoel"
            ],
            "Keyword_Link": {
                "Replacing Locks by Higher-Level Primitives": "http://rsim.cs.uiuc.edu/~sadve/Publications/isca_workshop_94.ps"
            }
        },
        {
            "Contents": "Designing Memory Consistency Models for Shared-Memory Multiprocessors , S. V. Adve, Ph.D. Thesis, Available as Computer Sciences Technical Report #1198, University of Wisconsin , Madison , December 1993.",
            "Display Time": "",
            "Potential Time": "1993 Dec",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve",
                "D. Thesis"
            ],
            "Keyword_Link": {
                "Designing Memory Consistency Models for Shared-Memory Multiprocessors": "http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf"
            }
        },
        {
            "Contents": "Specifying System Requirements for Memory Consistency Models , K. Gharachorloo, S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, Technical Report #CSL-TR-93-594, Stanford University , December 1993. Also available as Computer Sciences Technical Report #1199, University of Wisconsin , Madison , December 1993.",
            "Display Time": "",
            "Potential Time": "1993 Dec",
            "Display Participants": "",
            "Potential Participants": [
                "K. Gharachorloo",
                "S.V. Adve",
                "A. Gupta",
                "J.L. Hennessy",
                "M.D. Hill"
            ],
            "Keyword_Link": {
                "Specifying System Requirements for Memory Consistency Models": "http://rsim.cs.uiuc.edu/~sadve/Publications/spec_tr.ps"
            }
        },
        {
            "Contents": "Sufficient System Requirements for Supporting the PLpc Memory Model , S.V. Adve, K. Gharachorloo, A. Gupta, J.L. Hennessy, and M.D. Hill, Computer Sciences Technical Report #1200, University of Wisconsin, Madison, December 1993. Also available as Technical Report #CSL-TR-93-595, Stanford University , December 1993.",
            "Display Time": "",
            "Potential Time": "1993 Dec",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve",
                "K. Gharachorloo",
                "A. Gupta",
                "J.L. Hennessy",
                "M.D. Hill"
            ],
            "Keyword_Link": {
                "Sufficient System Requirements for Supporting the PLpc Memory Model": "http://rsim.cs.uiuc.edu/~sadve/Publications/plpc_tr.ps"
            }
        },
        {
            "Contents": "A Unified Formalization of Four Shared-Memory Models , S.V. Adve and M.D. Hill, IEEE Transactions on Parallel and Distributed Systems 4, 6 (June 1993), 613-624.",
            "Display Time": "",
            "Potential Time": "1993 ",
            "Display Participants": "",
            "Potential Participants": [
                "A. Unified",
                "S.V. Adve",
                "M.D. Hill"
            ],
            "Keyword_Link": {
                "A Unified Formalization of Four Shared-Memory Models": "http://rsim.cs.uiuc.edu/~sadve/Publications/tpds93.ps"
            }
        },
        {
            "Contents": "Sufficient Conditions for Implementing the Data-Race-Free-1 Memory Model , S.V. Adve and M.D. Hill, Computer Sciences Technical Report #1107, University of Wisconsin, Madison, September 1992.",
            "Display Time": "",
            "Potential Time": "1992 Sep",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve",
                "M.D. Hill"
            ],
            "Keyword_Link": {
                "Sufficient Conditions for Implementing the Data-Race-Free-1 Memory Model": "http://rsim.cs.uiuc.edu/~sadve/Publications/drf1_tr.ps"
            }
        },
        {
            "Contents": "Programming for Different Memory Consistency Models , K. Gharachorloo, S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, Journal of Parallel and Distributed Computing, August 1992, 399-407.",
            "Display Time": "",
            "Potential Time": "1992 Aug",
            "Display Participants": "",
            "Potential Participants": [
                "K. Gharachorloo",
                "S.V. Adve",
                "A. Gupta",
                "J.L. Hennessy",
                "M.D. Hill"
            ],
            "Keyword_Link": {
                "Programming for Different Memory Consistency Models": "http://rsim.cs.uiuc.edu/~sadve/Publications/jpdc92.ps"
            }
        },
        {
            "Contents": "Comparison of Hardware and Software Cache Coherence Schemes , S.V. Adve, V.S. Adve, M.D. Hill, and M.K. Vernon, Proceedings of the 18th Annual International Symposium on Computer Architecture, May 1991, 298-308. Also appears in The Cache-Coherence Problem in Shared-Memory Multiprocessors: Hardware Solutions, edited by Milo Tomasevic and Veljko Milutinovic, IEEE Computer Society Press, 1993. An extended version appears in Computer Sciences Technical Report #1012, University of Wisconsin , Madison, March 1991.",
            "Display Time": "",
            "Potential Time": "1993 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve",
                "V.S. Adve",
                "M.D. Hill",
                "M.K. Vernon"
            ],
            "Keyword_Link": {
                "Comparison of Hardware and Software Cache Coherence Schemes": "http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.ps",
                "extended version ": "http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.tr.ps"
            }
        },
        {
            "Contents": "Detecting Data Races on Weak Memory Systems , S.V. Adve, M.D. Hill, B.P. Miller, and R.H.B. Netzer, Proceedings of the 18th Annual International Symposium on Computer Architecture, May 1991, 234-243.",
            "Display Time": "",
            "Potential Time": "1991 May",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve",
                "M.D. Hill",
                "B.P. Miller",
                "H.B. Netzer"
            ],
            "Keyword_Link": {
                "Detecting Data Races on Weak Memory Systems": "http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.dataraces.ps"
            }
        },
        {
            "Contents": "Weak Ordering - A New Definition , S.V. Adve and M.D. Hill, Proceedings of the 17th Annual International Symposium on Computer Architecture, May 1990, 2-14.",
            "Display Time": "",
            "Potential Time": "1990 May",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve",
                "M.D. Hill"
            ],
            "Keyword_Link": {
                "Weak Ordering - A New Definition": "http://rsim.cs.uiuc.edu/~sadve/Publications/isca90.ps"
            }
        },
        {
            "Contents": "Implementing Sequential Consistency in Cache-Based Systems , S.V. Adve and M.D. Hill, Proceedings of the 1990 International Conference on Parallel Processing, August 1990, I47-I50.",
            "Display Time": "",
            "Potential Time": "1990 Aug",
            "Display Participants": "",
            "Potential Participants": [
                "S.V. Adve",
                "M.D. Hill"
            ],
            "Keyword_Link": {
                "Implementing Sequential Consistency in Cache-Based Systems": "http://rsim.cs.uiuc.edu/~sadve/Publications/icpp90.ps"
            }
        }
    ],
    "Talks": [
        {
            "Contents": "The Changing Face of Computing, Sarita V. Adve, IIT-Bombay Techfest Lecture Series, December 2018.",
            "Display Time": "",
            "Potential Time": "2018 Dec",
            "Display Participants": "",
            "Potential Participants": ["Sarita V. Adve"],
            "Keyword_Link": {
                "The Changeing Face of Computing":"/Talks/18-techfest-without-photos.pdf"
            }
        },
        {
            "Contents": "Memory Consistency Models: They are Broken and Why We Should Care, Sarita V. Adve, Ken Kennedy Award Lecture, November 2018. Video",
            "Display Time": "",
            "Potential Time": "2018 Nov",
            "Display Participants": "",
            "Potential Participants": ["Sarita V. Adve"],
            "Keyword_Link": {
                "Memory Consistency Models: They are Broken and Why We Should Care":"/Talks/18-sc.pdf",
                "Video":"https://www.youtube.com/watch?v=uICNaGgEDuI"
            }
        },
        {
            "Contents": "HeteroSync: A Benchmark Suite for Fine-Grained Synchronization on Tightly Coupled GPUs , Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve, to appear in the IEEE International Symposium on Workload Characterization (IISWC), October 2017.",
            "Display Time": "",
            "Potential Time": "2017 Oct",
            "Display Participants": "",
            "Potential Participants": [
                "A. Benchmark",
                "Matthew Sinclair",
                "D. Sinclair",
                "John Alsop",
                "Sarita V. Adve",
                "V. Adve"
            ],
            "Keyword_Link": {
                "HeteroSync: A Benchmark Suite for Fine-Grained Synchronization on Tightly Coupled GPUs": "Talks/17-iiswc-sinclair-heterosync.pdf"
            }
        },
        {
            "Contents": "Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems , at International Symposium on Computer Architecture (ISCA), June 2017. Lightning Talk",
            "Display Time": "",
            "Potential Time": "2017 Jun",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                " Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems": "Talks/17-isca-sinclair-rats.pdf",
                "Lightning Talk": "/Talks/17-isca-sinclair-rats-pitch.pdf"
            }
        },
        {
            "Contents": "Coherence, Consistency, and Deja vu: Memory Hierarchies in the Era of Specialization , Keynote talk at the High Performance and Embedded Architecture and Compilation conference (HiPEAC), January 2017. Video .",
            "Display Time": "",
            "Potential Time": "2017 Jan",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                "Coherence, Consistency, and Deja vu: Memory Hierarchies in the Era of Specialization": "Talks/17-hipeac.pdf",
                "Video": "https://youtu.be/kjFjL_vTUWU"
            }
        },
        {
            "Contents": "Approxilyzer: Towards A Systematic Framework for Instruction-Level Approximate Computing and its Application to Hardware Resiliency , at 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), October 2016",
            "Display Time": "",
            "Potential Time": "2016 Oct",
            "Display Participants": "",
            "Potential Participants": [
                "A. Systematic"
            ],
            "Keyword_Link": {
                "Approxilyzer: Towards A Systematic Framework for Instruction-Level Approximate Computing and its Application to Hardware Resiliency": "Talks/16-micro-venkatagiri-approxilyzer.pptx"
            }
        },
        {
            "Contents": "GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs, at the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2016.",
            "Display Time": "",
            "Potential Time": "2016 Apr",
            "Display Participants": "",
            "Potential Participants": [
                "A. GPU"
            ],
            "Keyword_Link": {}
        },
        {
            "Contents": "DeNovo: Energy-Efficient Memory Hierarchy for Heterogeneous Systems, at TI, January 2016.",
            "Display Time": "",
            "Potential Time": "2016 Jan",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {}
        },
        {
            "Contents": "Efficient GPU Synchronization without Scopes: Saying No to Complex Consistency Models , at 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), December 2015. Lightning Talk",
            "Display Time": "",
            "Potential Time": "2015 Dec",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                "Efficient GPU Synchronization without Scopes: Saying No to Complex Consistency Models": "/Talks/15-micro-sinclair-scopes.pdf",
                "Lightning Talk": "/Talks/15-micro-sinclair-scopes-pitch.pdf"
            }
        },
        {
            "Contents": "Debunking or Deconstructing the End of Moore's Law , Panelist, WDDD'15, held in conjunction with ISCA'15, Portland, June 2015.",
            "Display Time": "",
            "Potential Time": "2015 Jun",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                "Debunking or Deconstructing the End of Moore's Law": "/Talks/15-wddd-panel-sadve.pptx"
            }
        },
        {
            "Contents": "Stash: Have Your Scratchpad and Cache it Too , at International Symposium on Computer Architecture (ISCA), June 2015.",
            "Display Time": "",
            "Potential Time": "2015 Jun",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                "Stash: Have Your Scratchpad and Cache it Too": "/Talks/15-sinclair-stash.pdf"
            }
        },
        {
            "Contents": "Stash: Have Your Scratchpad and Cache it Too, Ecole Polytechnique Federale de Lausanne, April 2015.",
            "Display Time": "",
            "Potential Time": "2015 Apr",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {}
        },
        {
            "Contents": "Approximate Computing: (Old) Hype or New Frontier? , keynote at the 2nd Annual WACAS, March 2015.",
            "Display Time": "",
            "Potential Time": "2015 Mar",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                "Approximate Computing: (Old) Hype or New Frontier?": "/Talks/15-wacas.pptx"
            }
        },
        {
            "Contents": "DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations , at ASPLOS 2015, March 2015.",
            "Display Time": "",
            "Potential Time": "2015 Mar",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                "DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations": "/Talks/15-asplos.pptx"
            }
        },
        {
            "Contents": "Eliminating On-Chip Traffic Waste: Are We There Yet?, at IEEE International Symposium on Performance Analysis of Systems and Software, March 2015.",
            "Display Time": "",
            "Potential Time": "2015 Mar",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {}
        },
        {
            "Contents": "Revisiting the Complexity of Hardware Cache Coherence and Some Implications , at High Performance and Embedded Architecture and Compilation, January 2015.",
            "Display Time": "",
            "Potential Time": "2015 Jan",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                " Revisiting the Complexity of Hardware Cache Coherence and Some Implications": "/Talks/15-rakesh-hipeac.pptx"
            }
        },
        {
            "Contents": "Hardware Fault Recovery for I/O Intensive Applications ,at High Performance and Embedded Architecture and Compilation, January 2015.",
            "Display Time": "",
            "Potential Time": "2015 Jan",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                " Hardware Fault Recovery for I/O Intensive Applications": "/Talks/15-pradeep-hipeac.pptx"
            }
        },
        {
            "Contents": "DeNovo: A Software-Driven Rethinking of the Memory Hierarchy ,at Ecole Polytechnique Federale de Lausanne, September 2014.",
            "Display Time": "",
            "Potential Time": "2014 Sep",
            "Display Participants": "",
            "Potential Participants": [
                "A. Software-Driven"
            ],
            "Keyword_Link": {
                " DeNovo: A Software-Driven Rethinking of the Memory Hierarchy": "/Talks/14-epfl.pptx"
            }
        },
        {
            "Contents": "Stash: Have Your Scratchpad and Cache it Too, at NVIDIA Research, July 2014.",
            "Display Time": "",
            "Potential Time": "2014 Jul",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {}
        },
        {
            "Contents": "Exploiting Software Information for an Efficient Memory Hierarchy, at Cavium Networks, July 2014.",
            "Display Time": "",
            "Potential Time": "2014 Jul",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {}
        },
        {
            "Contents": "GangES: Gang Error Simulation for Hardware Resiliency Evaluation , at International Symposium on Computer Architecture (ISCA), June 2014.",
            "Display Time": "",
            "Potential Time": "2014 Jun",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                " GangES: Gang Error Simulation for Hardware Resiliency Evaluation": "/Talks/ISCA_2014_GangES_shari.pptx"
            }
        },
        {
            "Contents": "Exploiting Software Information for an Efficient Memory Hierarchy, at Qualcomm Research -- San Diego, June 2014.",
            "Display Time": "",
            "Potential Time": "2014 Jun",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {}
        },
        {
            "Contents": "Exploiting Software Information for an Efficient Memory Hierarchy, at Qualcomm Research -- Raleigh, June 2014.",
            "Display Time": "",
            "Potential Time": "2014 Jun",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {}
        },
        {
            "Contents": "Exploiting Software Information for an Efficient Memory Hierarchy, at Oracle Labs, April 2014.",
            "Display Time": "",
            "Potential Time": "2014 Apr",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {}
        },
        {
            "Contents": "DeNovo: A Software Driven Rethinking of the Memory Hierarchy , at University of Wisconsin-Madison, February 2014.",
            "Display Time": "",
            "Potential Time": "2014 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "A. Software"
            ],
            "Keyword_Link": {
                " DeNovo: A Software Driven Rethinking of the Memory Hierarchy": "/Talks/14-wisconsin.pptx"
            }
        },
        {
            "Contents": "Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures, at Qualcomm Research, September 2013.",
            "Display Time": "",
            "Potential Time": "2013 Sep",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {}
        },
        {
            "Contents": "Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures, at Qualcomm Research, May 2013.",
            "Display Time": "",
            "Potential Time": "2013 May",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {}
        },
        {
            "Contents": "DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism at ASPLOS 2013, March 2013.",
            "Display Time": "",
            "Potential Time": "2013 Mar",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                " DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism": "/Talks/13-denovond-asplos.pptx"
            }
        },
        {
            "Contents": "The Imperative of Disciplined Parallelism: A Hardware Architect's Perspective . Keynote at the 4th Workshop on Determinism and Correctness in Parallel Programming (WoDet), held with ASPLOS'13, March 2013.",
            "Display Time": "",
            "Potential Time": "2013 Mar",
            "Display Participants": "",
            "Potential Participants": [
                "A. Hardware"
            ],
            "Keyword_Link": {
                " The Imperative of Disciplined Parallelism: A Hardware Architect's Perspective": "/Talks/13-wodet.pptx"
            }
        },
        {
            "Contents": "Rethinking Parallel Languages and Hardware. Distinguished lecture series at the University of Toronto, March 2013.",
            "Display Time": "",
            "Potential Time": "2013 Mar",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {}
        },
        {
            "Contents": "DeNovo: A Software-Driven Rethinking of the Memory Hierarchy. At ASPLOS PC symposium, University of California at Berkeley, October 2012.",
            "Display Time": "",
            "Potential Time": "2012 Oct",
            "Display Participants": "",
            "Potential Participants": [
                "A. Software-Driven"
            ],
            "Keyword_Link": {}
        },
        {
            "Contents": "SWAT: SoftWare Anomaly Treatment. At DOE (ICiS) sponsored workshop titled \"Addressing Failures in Exascale Computing,\" August 2012.",
            "Display Time": "",
            "Potential Time": "2012 Aug",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {}
        },
        {
            "Contents": "Hardware-Level Reliability Does Not Matter in the Data Centre. Panelist at Workshop on Silicon Errors in Logic - System Effects (SELSE), March 2012.",
            "Display Time": "",
            "Potential Time": "2012 Mar",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {}
        },
        {
            "Contents": "Acceptance speech at the Anita Borg Institute Women of Vision awards ceremony, May 2012.",
            "Display Time": "",
            "Potential Time": "2012 May",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                "Acceptance speech": "http://www.youtube.com/watch?v=9hbJ8_9oZs0"
            }
        },
        {
            "Contents": "DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism in the best paper session of PACT 2011, October 2011.",
            "Display Time": "",
            "Potential Time": "2011 Oct",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                " DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism": "/Talks/11-denovo-pact.pptx"
            }
        },
        {
            "Contents": "Rethinking Shared-Memory Languages and Hardware , keynote at ICS, June 2011. Here is a video of a similar talk given at the Triangle distinguished lecture series, Duke University, April 2011.",
            "Display Time": "",
            "Potential Time": "2011 Apr",
            "Display Participants": "",
            "Potential Participants": [
                "a. video",
                "a. similar"
            ],
            "Keyword_Link": {
                "Rethinking Shared-Memory Languages and Hardware": "/Talks/11-ics-keynote.pdf",
                "video": "http://www.youtube.com/watch?v=Xy5_LOPBbOI"
            }
        },
        {
            "Contents": "DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism in the \"UPCRC Seminar\", sponsored by Intel and Microsoft, December 2010.",
            "Display Time": "",
            "Potential Time": "2010 Dec",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                " DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism": "/Talks/10-denovo-upcrc-seminar.pptx"
            }
        },
        {
            "Contents": "SWAT: A Complete Solution for In-Core Fault Resiliency in \"GSRC eSeminar series\", October 2010.",
            "Display Time": "",
            "Potential Time": "2010 Oct",
            "Display Participants": "",
            "Potential Participants": [
                "A. Complete"
            ],
            "Keyword_Link": {
                " SWAT: A Complete Solution for In-Core Fault Resiliency ": "/Talks/10-pradeep-gsrc-eseminar.pdf"
            }
        },
        {
            "Contents": "Semantics of Shared Variables and Synchronization a.k.a. Memory Models , tutorial by S. V. Adve and H.-J. Boehm at PLDI, June 2010.",
            "Display Time": "",
            "Potential Time": "2010 Jun",
            "Display Participants": "",
            "Potential Participants": [
                "k.a. Memory",
                "S.V. Adve"
            ],
            "Keyword_Link": {
                " Semantics of Shared Variables and Synchronization a.k.a. Memory Models ": "/Talks/10-pldi-adve-boehm-tutorial.pdf"
            }
        },
        {
            "Contents": "DeNovo: Rethinking Hardware for Disciplined Parallelism in the \"UPCRC Illinois Summit\", sponsored by Intel and Microsoft, March 2010.",
            "Display Time": "",
            "Potential Time": "2010 Mar",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                "DeNovo: Rethinking Hardware for Disciplined Parallelism": "/Talks/10-denovo-upcrc-summit.pptx"
            }
        },
        {
            "Contents": "Rethinking Hardware and Software for Disciplined Parallelism , in the \"Advancing Computer Architecture Research\" workshop sponsored by CRA/CCC, Feb 2010.",
            "Display Time": "",
            "Potential Time": "2010 Feb",
            "Display Participants": "",
            "Potential Participants": [],
            "Keyword_Link": {
                "Rethinking Hardware and Software for Disciplined Parallelism": "/Talks/10-acar.pptx"
            }
        },
        {
            "Contents": "Memory Models: A Case for Rethinking Parallel Languages and Hardware , a distinguished lecture by Sarita Adve at the University of Michigan, Feb 2010.",
            "Display Time": "",
            "Potential Time": "2010 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "A. Case",
                "a. distinguished",
                "Sarita V. Adve",
                "Vikram Adve"
            ],
            "Keyword_Link": {
                "Memory Models: A Case for Rethinking Parallel Languages and Hardware": "/Talks/10-MI-denovo.pptx"
            }
        },
        {
            "Contents": "SWAT: Designing Resilient Hardware by Treating Software Anomalies , an invited talk by Sarita Adve at the University of Michigan, Feb 2010. Versions of this talk have been given at various places, including Wisconsin, Intel, and various GSRC meetings.",
            "Display Time": "",
            "Potential Time": "2010 Feb",
            "Display Participants": "",
            "Potential Participants": [
                "Sarita V. Adve",
                "Vikram Adve"
            ],
            "Keyword_Link": {
                "SWAT: Designing Resilient Hardware by Treating Software Anomalies": "/Talks/10-MI-swat.pptx"
            }
        },
        {
            "Contents": "Memory Models: A Case for Rethinking Parallel Languages and Hardware , keynote talk at a plenary session of PODC and SPAA, Aug 2009.",
            "Display Time": "",
            "Potential Time": "2009 Aug",
            "Display Participants": "",
            "Potential Participants": [
                "A. Case",
                "a. plenary"
            ],
            "Keyword_Link": {
                "Memory Models: A Case for Rethinking Parallel Languages and Hardware": "/Talks/09-podc-spaa-memory-models.ppt"
            }
        }
    ],
    "Ph.D. Theses": [
        {
            "Contents": "Specialization Without Complexity in Heterogeneous Memory Systems, John Alsop, 2018",
            "Display Time": "",
            "Potential Time": "2018",
            "Display Participants": "",
            "Potential Participants": "John Alsop",
            "OtherInfo": "",
            "Keyword_Link": {
                "Specialization Without Complexity in Heterogeneous Memory Systems":"/Pubs/jalsop-thesis.pdf"
            }
        },
        {
            "Contents": "Efficient Coherence and Consistency for Specialized Memory Hierarchies, Matthew Sinclair, 2017.",
            "Display Time": "",
            "Potential Time": "2017",
            "Display Participants": "",
            "Potential Participants": "Matthew Sinclair",
            "OtherInfo": "",
            "Keyword_Link": {
                "Efficient Coherence and Consistency for Specialized Memory Hierarchies": "/Pubs/msinclair-thesis.pdf"
            }
        },
        {
            "Contents": "DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism, Hyojin Sung, 2015.",
            "Display Time": "",
            "Potential Time": "2015",
            "Display Participants": "",
            "Potential Participants": "Hyojin Sung",
            "OtherInfo": "",
            "Keyword_Link": {
                "DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism": "/Pubs/Dissertation_Sung_Hyojin.pdf"
            }
        },
        {
            "Contents": "Exploiting Software Information for an Efficient Memory Hierarchy, Rakesh Komuravelli, 2014.",
            "Display Time": "",
            "Potential Time": "2014",
            "Display Participants": "",
            "Potential Participants": "Rakesh Komuravelli",
            "OtherInfo": "",
            "Keyword_Link": {
                "Exploiting Software Information for an Efficient Memory Hierarchy": "/Pubs/Komuravelli_Rakesh_PhDThesis.pdf"
            }
        },
        {
            "Contents": "Preserving Application Reliability on Unreliable Hardware, Siva Kumar Sastry Hari, 2013.",
            "Display Time": "",
            "Potential Time": "2013",
            "Display Participants": "",
            "Potential Participants": "Siva Kumar Sastry Hari",
            "OtherInfo": "",
            "Keyword_Link": {
                "Preserving Application Reliability on Unreliable Hardware": "/Pubs/Siva_Kumar_Hari-thesis.pdf"
            }
        },
        {
            "Contents": "Detecting and Recovering from In-core Hardware Faults through Software Anomaly Treatment, Pradeep Ramachandran, 2011.",
            "Display Time": "",
            "Potential Time": "2011",
            "Display Participants": "",
            "Potential Participants": "Pradeep Ramachandran",
            "OtherInfo": "",
            "Keyword_Link": {
                "Detecting and Recovering from In-core Hardware Faults through Software Anomaly Treatment": "/Pubs/pradeep-ramachandran-thesis.pdf"
            }
        },
        {
            "Contents": "SWAT: Designing Resilient Hardware by Treating Software Anomalies, Man-Lap (Alex) Li, 2009.",
            "Display Time": "",
            "Potential Time": "2009",
            "Display Participants": "",
            "Potential Participants": "Man-Lap (Alex) Li",
            "OtherInfo": "",
            "Keyword_Link": {
                "SWAT: Designing Resilient Hardware by Treating Software Anomalies": "/Pubs/alex-li-thesis.pdf"
            }
        },
        {
            "Contents": "Soft Error Modeling And Analysis for Microprocessors, Xiaodong (Jerry) Li, 2008.",
            "Display Time": "",
            "Potential Time": "2008",
            "Display Participants": "",
            "Potential Participants": "Xiaodong (Jerry) Li",
            "OtherInfo": "",
            "Keyword_Link": {
                "Soft Error Modeling And Analysis for Microprocessors": "/Pubs/jerry-li-phd-thesis.pdf"
            }
        },
        {
            "Contents": "Lifetime Reliability Aware Microprocessors , Jayanth Srinivasan, 2006.",
            "Display Time": "",
            "Potential Time": "2006",
            "Display Participants": "",
            "Potential Participants": " Jayanth Srinivasan",
            "OtherInfo": "",
            "Keyword_Link": {
                "Lifetime Reliability Aware Microprocessors": "/Pubs/srinivsn-phd-thesis.pdf"
            }
        },
        {
            "Contents": "ALP: Energy Efficient Support for All Levels of Parallelism for Complex Media Applications, Ruchira Sasanka, 2005.",
            "Display Time": "",
            "Potential Time": "2005",
            "Display Participants": "",
            "Potential Participants": "Ruchira Sasanka",
            "OtherInfo": "",
            "Keyword_Link": {
                "ALP: Energy Efficient Support for All Levels of Parallelism for Complex Media Applications": "/Pubs/sasanka-phd-thesis.pdf"
            }
        },
        {
            "Contents": "General-Purpose Processors for Multimedia Applications: Predictability and Energy Efficiency, Christopher Hughes, 2003.",
            "Display Time": "",
            "Potential Time": "2003",
            "Display Participants": "",
            "Potential Participants": "General-Purpose Processors for Multimedia Applications: Predictability and Energy Efficiency",
            "OtherInfo": "Christopher Hughes.",
            "Keyword_Link": {}
        },
        {
            "Contents": "Exploiting Instruction-Level Parallelism for Memory System Performance, Vijay Pai, 2000",
            "Display Time": "",
            "Potential Time": "2000",
            "Display Participants": "",
            "Potential Participants": "Vijay Pai",
            "OtherInfo": "",
            "Keyword_Link": {
                "Exploiting Instruction-Level Parallelism for Memory System Performance": "/Pubs/phdthesis-pai.pdf"
            }
        },
        {
            "Contents": "General-Purpose Architectures for Media Processing and Database Workloads, Parthasarathy Ranganthan, 2000.",
            "Display Time": "",
            "Potential Time": "2000",
            "Display Participants": "",
            "Potential Participants": "Parthasarathy Ranganthan",
            "OtherInfo": "",
            "Keyword_Link": {
                "General-Purpose Architectures for Media Processing and Database Workloads": "/Pubs/2000_PhdThesis_ParthaRanganathan.pdf"
            }
        },
        {
            "Contents": "Designing Memory Consistency Models for Shared-Memory Multiprocessors, Sarita V. Adve, Available as Computer Sciences Technical Report #1198, University of Wisconsin, Madison, December 1993.",
            "Display Time": "",
            "Potential Time": "December 1993",
            "Display Participants": "",
            "Potential Participants": "Sarita V. Adve",
            "OtherInfo": "Available as Computer Sciences Technical Report #1198, University of Wisconsin, Madison.",
            "Keyword_Link": {
                "Designing Memory Consistency Models for Shared-Memory Multiprocessors": "http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf"
            }
        }
    ],
    "M.S. Theses": [
        {
            "Contents": "Relyzer+: An Open Source Tool for Application-Level Soft Error Resiliency Analysis, Khalique Ahmed, 2018",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Khalique Ahmed",
            "Potential Time": "2018",
            "Keyword_Link": {
                "Relyzer+: An Open Source Tool for Application-Level Soft Error Resiliency Analysis, Khalique Ahmed, 2018":"/Pubs/khalique_ms_thesis.pdf"
            }
        },
        {
            "Contents": "Intelligent Scheduling for Simultaneous CPU-GPU Applications, Lin Cheng, 2017",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Lin Cheng",
            "Potential Time": "2017",
            "Keyword_Link": {
                "Intelligent Scheduling for Simultaneous CPU-GPU Applications": "/Pubs/Lin_thesis.pdf"
            }
        },
        {
            "Contents": "GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs, Johnathan Alsop, 2016",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Johnathan Alsop",
            "Potential Time": "2016",
            "Keyword_Link": {
                "GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs": "/Pubs/alsop.ms.thesis.pdf"
            }
        },
        {
            "Contents": "Eliminating On-Chip Traffic Waste: Are We There Yet?, Robert Smolinski, 2013",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Robert Smolinski",
            "Potential Time": "2013",
            "Keyword_Link": {
                "Eliminating On-Chip Traffic Waste: Are We There Yet?": "/Pubs/smolinski.ms.thesis.pdf"
            }
        },
        {
            "Contents": "Verification and Performance of the DeNovo Cache Coherence Protocol, Rakesh Komuravelli, 2010",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Rakesh Komuravelli",
            "Potential Time": "2010",
            "Keyword_Link": {
                "Verification and Performance of the DeNovo Cache Coherence Protocol": "/Pubs/komuravelli.ms.thesis.pdf"
            }
        },
        {
            "Contents": "Low-cost Hardware Fault Detection and Diagnosis for Multicore Systems Running Multithreaded Workloads, Siva Kumar Sastry Hari, 2009",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Siva Kumar Sastry Hari",
            "Potential Time": "2009",
            "Keyword_Link": {
                "Low-cost Hardware Fault Detection and Diagnosis for Multicore Systems Running Multithreaded Workloads": "/Pubs/hari.ms.thesis.pdf"
            }
        },
        {
            "Contents": "Limitations of the MTTF metric for architecture-level lifetime reliability analysis, Pradeep Ramachandran, 2007",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Pradeep Ramachandran",
            "Potential Time": "2007",
            "Keyword_Link": {
                "Limitations of the MTTF metric for architecture-level lifetime reliability analysis": "/Pubs/Ramachandran.ms.thesis.pdf"
            }
        },
        {
            "Contents": "Data-Level and Thread-Level Parallelism in Emerging Multimedia Applications, Man-Lap (Alex) Li, 2005",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Man-Lap (Alex) Li",
            "Potential Time": "2005",
            "Keyword_Link": {
                "Data-Level and Thread-Level Parallelism in Emerging Multimedia Applications": "/Pubs/li.ms.thesis.pdf"
            }
        },
        {
            "Contents": "Integrated Global and Per-Application Cross-Layer Adaptations for Saving Energy, Vibhore Vardhan, 2004",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Vibhore Vardhan",
            "Potential Time": "2004",
            "Keyword_Link": {
                "Integrated Global and Per-Application Cross-Layer Adaptations for Saving Energy": "/Pubs/vardhan.ms.thesis.pdf"
            }
        },
        {
            "Contents": "Joint Processor-Memory Adaptation for Energy for General-Purpose Applications, Ritu Gupta, 2004",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Ritu Gupta",
            "Potential Time": "2004",
            "Keyword_Link": {
                "Joint Processor-Memory Adaptation for Energy for General-Purpose Applications": "/Pubs/gupta.ms.thesis.pdf"
            }
        },
        {
            "Contents": "Architectural Adaptation for Thermal Control, Jayanth Srinivasan, 2002",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Jayanth Srinivasan",
            "Potential Time": "2002",
            "Keyword_Link": {
                "Architectural Adaptation for Thermal Control": "/Pubs/srinivsn-ms-thesis.pdf"
            }
        },
        {
            "Contents": "Combining Intra-Frame with Inter-Frame Hardware Adaptations to Save Energy, Ruchira Sasanka, 2002",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Ruchira Sasanka",
            "Potential Time": "2002",
            "Keyword_Link": {
                "Combining Intra-Frame with Inter-Frame Hardware Adaptations to Save Energy": "/Pubs/ruchira_ms.pdf"
            }
        },
        {
            "Contents": "Soft Real-Time Scheduling on a Simultaneous Multithreaded Processor, Rohit Jain, 2002",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Rohit Jain",
            "Potential Time": "2002",
            "Keyword_Link": {
                "Soft Real-Time Scheduling on a Simultaneous Multithreaded Processor": "/Pubs/rohit-jain.ms.ps"
            }
        },
        {
            "Contents": "Variability in the Execution of Multimedia Applications and Implications for Architecture, Praful Kaul, 2002",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Praful Kaul",
            "Potential Time": "2002",
            "Keyword_Link": {
                "Variability in the Execution of Multimedia Applications and Implications for Architecture": "/Pubs/pkaulmsthesis.pdf"
            }
        },
        {
            "Contents": "Prefetching Linked Data Structures in Systems with Merged DRAM-Logic, Chris J. Hughes, 2002",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Chris J. Hughes",
            "Potential Time": "2002",
            "Keyword_Link": {
                "Prefetching Linked Data Structures in Systems with Merged DRAM-Logic": "/Pubs/chris_hughes_ms.pdf"
            }
        },
        {
            "Contents": "Improving the Speed vs. Accuracy Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors, S. Murthy Durbhakula, 1998",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "S. Murthy Durbhakula",
            "Potential Time": "1998",
            "Keyword_Link": {
                "Improving the Speed vs. Accuracy Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors": "/Pubs/murthy_ms.ps"
            }
        },
        {
            "Contents": "Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors, Hazim Abdel-Shafi, 1997",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Hazim Abdel-Shafi",
            "Potential Time": "1997",
            "Keyword_Link": {
                "Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors": "/Pubs/hazim_ms.ps"
            }
        },
        {
            "Contents": "The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology, Vijay Pai, 1997",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Vijay Pai",
            "Potential Time": "1997",
            "Keyword_Link": {
                "The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology": "/Pubs/vijay_ms.ps"
            }
        },
        {
            "Contents": "An Evaluation of Memory Consistency Models for Shared-Memory Systems with ILP Processors, Parthasarathy Ranganathan, 1997",
            "Display Participants": "",
            "Display Time": "",
            "Potential Participants": "Parthasarathy Ranganathan",
            "Potential Time": "1997",
            "Keyword_Link": {
                "An Evaluation of Memory Consistency Models for Shared-Memory Systems with ILP Processors": "/Pubs/partha_ms.ps"
            }
        }
    ]
}
