// Seed: 2062708393
module module_0 #(
    parameter id_3 = 32'd82
);
  parameter id_1 = (-1) - 1;
  wire id_2;
  ;
  assign module_1.id_6 = 0;
  logic _id_3;
  ;
  wire id_4[id_3 : -1];
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input wor id_2,
    output supply0 id_3,
    input wor id_4,
    output wire id_5,
    input supply0 id_6,
    input wor id_7,
    output supply1 id_8,
    input tri id_9,
    output uwire id_10,
    input tri0 id_11
);
  wire id_13;
  ;
  module_0 modCall_1 ();
endmodule
