
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003252                       # Number of seconds simulated
sim_ticks                                  3252379407                       # Number of ticks simulated
final_tick                               574755302526                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60383                       # Simulator instruction rate (inst/s)
host_op_rate                                    79234                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  93250                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918376                       # Number of bytes of host memory used
host_seconds                                 34878.02                       # Real time elapsed on the host
sim_insts                                  2106051429                       # Number of instructions simulated
sim_ops                                    2763510375                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        79232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       121472                       # Number of bytes read from this memory
system.physmem.bytes_read::total               204160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       147840                       # Number of bytes written to this memory
system.physmem.bytes_written::total            147840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          619                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          949                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1595                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1155                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1155                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       550981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     24361241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       511625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37348656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                62772504                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       550981                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       511625                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1062607                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45455951                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45455951                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45455951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       550981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     24361241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       511625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37348656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              108228456                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7799472                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2870319                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2506796                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185301                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1420858                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1373520                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207162                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5865                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3380282                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15961660                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2870319                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1580682                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3287471                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         906513                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        344147                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1666484                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74008                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7732090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.378486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.176965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4444619     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163969      2.12%     59.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          299029      3.87%     63.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280474      3.63%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456279      5.90%     73.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475076      6.14%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114138      1.48%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86155      1.11%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1412351     18.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7732090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.368015                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.046505                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3487487                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       333140                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3179088                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12906                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        719459                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313787                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          730                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17861658                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1331                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        719459                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3635610                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          96424                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40622                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3041750                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       198216                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17378578                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69561                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77098                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23081302                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79120656                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79120656                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8168252                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2045                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           539841                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2663390                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583355                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9780                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       239248                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16431973                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13830776                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18539                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5012884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13742365                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7732090                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.788750                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839397                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2674993     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1428389     18.47%     53.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1277318     16.52%     69.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772560      9.99%     79.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       800773     10.36%     89.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       474158      6.13%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       209443      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56117      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38339      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7732090                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54875     66.43%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17789     21.53%     87.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9944     12.04%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10855693     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109499      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2371871     17.15%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492713      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13830776                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.773296                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82608                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005973                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35494788                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21446913                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13369104                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13913384                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34747                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       778436                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144414                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        719459                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          45483                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4784                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16433977                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19933                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2663390                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583355                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3016                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97727                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207753                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13565758                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2277302                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265017                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2758239                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2047826                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480937                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.739317                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13384688                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13369104                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8215876                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20094017                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.714104                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408872                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5062267                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185589                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7012631                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.621614                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.312550                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3216467     45.87%     45.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493518     21.30%     67.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       832536     11.87%     79.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283738      4.05%     83.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       273198      3.90%     86.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115903      1.65%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299752      4.27%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88997      1.27%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       408522      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7012631                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       408522                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23038154                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33588189                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  67382                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.779947                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.779947                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.282138                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.282138                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62724277                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17535587                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18382969                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7799472                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2834754                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2304786                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195242                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1198303                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1100428                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          297865                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8367                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2842586                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15723442                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2834754                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1398293                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3453876                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1042549                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        563120                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1391524                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7702640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.521674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.309425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4248764     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          303416      3.94%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          243655      3.16%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          594184      7.71%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          159866      2.08%     72.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          207672      2.70%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152033      1.97%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84155      1.09%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1708895     22.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7702640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363455                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.015962                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2974869                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       546478                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3319968                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22626                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        838694                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       483134                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4417                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18786589                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9823                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        838694                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3193562                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         118620                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       107376                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3118781                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       325602                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18118241                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2277                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134529                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       101774                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          220                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25368141                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84571474                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84571474                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15509321                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9858807                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3751                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2130                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           897092                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1690635                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       861565                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14279                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       317092                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17121550                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3605                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13579692                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27837                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5938265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18173245                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          601                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7702640                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762992                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884972                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2668419     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1650493     21.43%     56.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1103601     14.33%     70.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       803841     10.44%     80.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       688296      8.94%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       358714      4.66%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       306447      3.98%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57594      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65235      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7702640                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79565     71.14%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16273     14.55%     85.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15997     14.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11315754     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192724      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1502      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1349838      9.94%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       719874      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13579692                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.741104                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             111837                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008236                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35001698                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23063487                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13229869                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13691529                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50881                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       669898                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          283                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223249                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        838694                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52739                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7481                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17125156                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38969                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1690635                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       861565                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2103                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6632                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110145                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226019                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13362262                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1266313                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       217430                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1967871                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1885446                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            701558                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.713226                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13239023                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13229869                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8616652                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24338013                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.696252                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354041                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9085628                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11158120                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5967079                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3004                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195108                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6863945                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625613                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.137546                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2661087     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1905272     27.76%     66.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       774784     11.29%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       435848      6.35%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       357032      5.20%     89.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       145842      2.12%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173878      2.53%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86486      1.26%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       323716      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6863945                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9085628                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11158120                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1659053                       # Number of memory references committed
system.switch_cpus1.commit.loads              1020737                       # Number of loads committed
system.switch_cpus1.commit.membars               1502                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1603208                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10053876                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227161                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       323716                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23665428                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35089697                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  96832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9085628                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11158120                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9085628                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.858441                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.858441                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.164903                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.164903                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60104776                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18291219                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17338635                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3004                       # number of misc regfile writes
system.l2.replacements                           1595                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1235415                       # Total number of references to valid blocks.
system.l2.sampled_refs                         132667                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.312150                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         76928.769347                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.921042                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    339.547385                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.974382                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    485.464427                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                   160                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          21419.205692                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          31711.117725                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.586920                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002591                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003704                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001221                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.163416                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.241937                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4432                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5725                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10158                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4384                       # number of Writeback hits
system.l2.Writeback_hits::total                  4384                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4432                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5725                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10158                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4432                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5725                       # number of overall hits
system.l2.overall_hits::total                   10158                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          619                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          949                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1595                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          619                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          949                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1595                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          619                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          949                       # number of overall misses
system.l2.overall_misses::total                  1595                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       783147                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     38245220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       745853                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     55212379                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        94986599                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       783147                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     38245220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       745853                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     55212379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         94986599                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       783147                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     38245220                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       745853                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     55212379                       # number of overall miss cycles
system.l2.overall_miss_latency::total        94986599                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6674                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11753                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4384                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4384                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5051                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6674                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11753                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5051                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6674                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11753                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.122550                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.142194                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.135710                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.122550                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.142194                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.135710                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.122550                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.142194                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.135710                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55939.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61785.492730                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57373.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 58179.535300                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 59552.726646                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55939.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61785.492730                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57373.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 58179.535300                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59552.726646                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55939.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61785.492730                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57373.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 58179.535300                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59552.726646                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1155                       # number of writebacks
system.l2.writebacks::total                      1155                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          619                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          949                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1595                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1595                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       703847                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     34649186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       670528                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     49715440                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     85739001                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       703847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     34649186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       670528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     49715440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     85739001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       703847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     34649186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       670528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     49715440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     85739001                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.122550                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.142194                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.135710                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.122550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.142194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.135710                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.122550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.142194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.135710                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50274.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55976.067851                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51579.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 52387.186512                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 53754.859561                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 50274.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55976.067851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51579.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 52387.186512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 53754.859561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 50274.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55976.067851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51579.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 52387.186512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 53754.859561                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.917559                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001698582                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848152.365314                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.917559                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023906                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868458                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1666468                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1666468                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1666468                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1666468                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1666468                       # number of overall hits
system.cpu0.icache.overall_hits::total        1666468                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       965535                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       965535                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       965535                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       965535                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       965535                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       965535                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1666484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1666484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1666484                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1666484                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1666484                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1666484                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 60345.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60345.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 60345.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60345.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 60345.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60345.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       827926                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       827926                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       827926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       827926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       827926                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       827926                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 55195.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55195.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 55195.066667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55195.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 55195.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55195.066667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5051                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936177                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5307                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42196.377803                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.732099                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.267901                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.780204                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.219796                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067821                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067821                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504761                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504761                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504761                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504761                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12866                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12866                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12866                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12866                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12866                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12866                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    405833746                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    405833746                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    405833746                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    405833746                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    405833746                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    405833746                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2080687                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2080687                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2517627                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2517627                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2517627                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2517627                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006184                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006184                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005110                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005110                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005110                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005110                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31543.117208                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31543.117208                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31543.117208                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31543.117208                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31543.117208                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31543.117208                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1945                       # number of writebacks
system.cpu0.dcache.writebacks::total             1945                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7815                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7815                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7815                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7815                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7815                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7815                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5051                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5051                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5051                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5051                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     71138458                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     71138458                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     71138458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     71138458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     71138458                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     71138458                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002428                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002428                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002006                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002006                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002006                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002006                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14084.034449                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14084.034449                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14084.034449                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14084.034449                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14084.034449                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14084.034449                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.974358                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088364922                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194284.116935                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.974358                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020792                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794831                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1391508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1391508                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1391508                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1391508                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1391508                       # number of overall hits
system.cpu1.icache.overall_hits::total        1391508                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       897559                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       897559                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       897559                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       897559                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       897559                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       897559                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1391524                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1391524                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1391524                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1391524                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1391524                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1391524                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56097.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56097.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56097.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56097.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56097.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56097.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       759523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       759523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       759523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       759523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       759523                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       759523                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58424.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58424.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 58424.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58424.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 58424.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58424.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6674                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177801282                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6930                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25656.750649                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.163550                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.836450                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867826                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132174                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       961806                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         961806                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       635312                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        635312                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1978                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1978                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1502                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1502                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1597118                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1597118                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1597118                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1597118                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14727                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14727                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14727                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14727                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14727                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14727                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    428782358                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    428782358                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    428782358                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    428782358                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    428782358                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    428782358                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       976533                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       976533                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       635312                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       635312                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1502                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1502                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1611845                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1611845                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1611845                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1611845                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015081                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015081                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009137                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009137                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009137                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009137                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29115.390643                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29115.390643                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29115.390643                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29115.390643                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29115.390643                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29115.390643                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2439                       # number of writebacks
system.cpu1.dcache.writebacks::total             2439                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8053                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8053                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8053                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8053                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8053                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8053                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6674                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6674                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6674                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6674                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6674                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6674                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    105670073                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    105670073                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    105670073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    105670073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    105670073                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    105670073                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006834                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006834                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004141                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004141                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004141                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004141                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15833.094546                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15833.094546                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15833.094546                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15833.094546                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15833.094546                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15833.094546                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
