Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'SCRODQB_Top'

Design Information
------------------
Command Line   : map -filter
C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/SCROD_A5_RJ45/SCROD_Rev1/iseconfig/fi
lter.filter -intstyle ise -p xc6slx150t-fgg676-3 -w -logic_opt off -ol high -t 1
-xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc
off -power off -o SCRODQB_Top_map.ncd SCRODQB_Top.ngd SCRODQB_Top.pcf 
Target Device  : xc6slx150t
Target Package : fgg676
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue May 28 11:51:45 2019

Design Summary
--------------
Number of errors:      0
Number of warnings:   54
Slice Logic Utilization:
  Number of Slice Registers:                 4,338 out of 184,304    2%
    Number used as Flip Flops:               4,273
    Number used as Latches:                     49
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               16
  Number of Slice LUTs:                      4,602 out of  92,152    4%
    Number used as logic:                    4,174 out of  92,152    4%
      Number using O6 output only:           2,647
      Number using O5 output only:             437
      Number using O5 and O6:                1,090
      Number used as ROM:                        0
    Number used as Memory:                      36 out of  21,680    1%
      Number used as Dual Port RAM:             36
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                 24
      Number used as Single Port RAM:            0
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:    392
      Number with same-slice register load:    342
      Number with same-slice carry load:        50
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,953 out of  23,038    8%
  Number of MUXCYs used:                     1,356 out of  46,076    2%
  Number of LUT Flip Flop pairs used:        5,953
    Number with an unused Flip Flop:         2,303 out of   5,953   38%
    Number with an unused LUT:               1,351 out of   5,953   22%
    Number of fully used LUT-FF pairs:       2,299 out of   5,953   38%
    Number of unique control sets:             267
    Number of slice register sites lost
      to control set restrictions:             746 out of 184,304    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        41 out of     396   10%
    Number of LOCed IOBs:                       32 out of      41   78%
    IOB Flip Flops:                              8
    IOB Master Pads:                            16
    IOB Slave Pads:                             16
    Number of bonded IPADs:                      4 out of      32   12%
      Number of LOCed IPADs:                     4 out of       4  100%
    Number of bonded OPADs:                      2 out of      16   12%
      Number of LOCed OPADs:                     2 out of       2  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        66 out of     268   24%
  Number of RAMB8BWERs:                          7 out of     536    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      10 out of      16   62%
    Number used as BUFGs:                       10
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     5 out of      12   41%
    Number used as DCMs:                         5
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     586    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     586    0%
  Number of OLOGIC2/OSERDES2s:                   8 out of     586    1%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of GTPA1_DUALs:                         1 out of       4   25%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       6    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.21

Peak Memory Usage:  4929 MB
Total REAL time to MAP completion:  1 mins 7 secs 
Total CPU time to MAP completion:   1 mins 5 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:680 - LOC constraint AB6 on RX_DC_N<3> is invalid: No such site
   on the device. Ignoring...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/r_state[4]_PWR_140_o_Mux_399_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/r_state[4]_PWR_138_o_Mux_395_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/r_state[4]_PWR_137_o_Mux_393_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/r_state[4]_GND_281_o_Mux_401_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/r_state[4]_GND_282_o_Mux_403_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/r_state[4]_PWR_139_o_Mux_397_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/QB_WrEn_1_G is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/QB_WrEn_0_G is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/QB_WrEn_2_G is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/QB_WrEn_3_G is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/anPhyTxData_data<7>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/anPhyTxData_data<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/GLOBAL_LOGIC0> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/GLOBAL_LOGIC0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_MacRx/GLOBAL_LOGIC0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_ArpPacketRx/GLOBAL_LOGIC0>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<4
   ><2>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<3
   ><4>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<3
   ><2>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<3
   ><1>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<1
   ><0>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<3>
   <6>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<2>
   <5>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<2>
   <3>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<0>
   <2>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<0>
   <0>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/GLOBAL_LOGIC0>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpIpArbiter/GLOBAL_LOGIC0
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_EthFrameTx/ethTxEtherType<
   1>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_EthFrameTx/GLOBAL_LOGIC0>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_ArpResponder/GLOBAL_LOGIC0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_
   fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_
   fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_
   fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/ipProtoc
   ol<0>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/ipProtoc
   ol<0>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_RstSyncUser/GLOBAL_LOGIC0> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_PwrUpRst/U_RstSync/GLOBAL_LOGIC0> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:767 - Unexpected DCM configuration. The signal on the
   CLKIN pin of DCM comp
   DC_communication/Gen_QBLink[0].DC_Interface/U_ClockGenByteLink/dcm_sp_inst is
   not driven by an IOB or BUFGMUX therefore the phase relationship of output
   clocks to CLKIN cannot be guaranteed.
WARNING:PhysDesignRules:367 - The signal
   <DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/GLOBAL_LOGIC
   0> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:767 - Unexpected DCM configuration. The signal on the
   CLKIN pin of DCM comp
   DC_communication/Gen_QBLink[1].DC_Interface/U_ClockGenByteLink/dcm_sp_inst is
   not driven by an IOB or BUFGMUX therefore the phase relationship of output
   clocks to CLKIN cannot be guaranteed.
WARNING:PhysDesignRules:367 - The signal
   <DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/GLOBAL_LOGIC
   0> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:767 - Unexpected DCM configuration. The signal on the
   CLKIN pin of DCM comp
   DC_communication/Gen_QBLink[2].DC_Interface/U_ClockGenByteLink/dcm_sp_inst is
   not driven by an IOB or BUFGMUX therefore the phase relationship of output
   clocks to CLKIN cannot be guaranteed.
WARNING:PhysDesignRules:367 - The signal
   <DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/GLOBAL_LOGIC
   0> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:767 - Unexpected DCM configuration. The signal on the
   CLKIN pin of DCM comp
   DC_communication/Gen_QBLink[3].DC_Interface/U_ClockGenByteLink/dcm_sp_inst is
   not driven by an IOB or BUFGMUX therefore the phase relationship of output
   clocks to CLKIN cannot be guaranteed.
WARNING:PhysDesignRules:367 - The signal
   <DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/GLOBAL_LOGIC
   0> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network serialClkLocked<3> has no load.
INFO:LIT:395 - The above info message is repeated 289 more times for the
   following (max. 5 shown):
   serialClkLocked<2>,
   serialClkLocked<1>,
   serialClkLocked<0>,
   U_S6EthTop/userTxDataReady<0>,
   U_S6EthTop/led<1>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:564 - The following environment variables are currently set:
INFO:MapLib:591 - XIL_MAP_LOCWARN 	Value: XIL_MAP_LOCWARN
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 41 IOs, 33 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   DC_communication/Gen_QBLink[0].DC_Interface/U_ClockGenByteLink/dcm_sp_inst,
   consult the device Data Sheet.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   DC_communication/Gen_QBLink[1].DC_Interface/U_ClockGenByteLink/dcm_sp_inst,
   consult the device Data Sheet.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   DC_communication/Gen_QBLink[2].DC_Interface/U_ClockGenByteLink/dcm_sp_inst,
   consult the device Data Sheet.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   DC_communication/Gen_QBLink[3].DC_Interface/U_ClockGenByteLink/dcm_sp_inst,
   consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
2546 block(s) removed
1178 block(s) optimized away
3353 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs31" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>19" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs18" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs18" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>20" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs19" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs19" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>21" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs20" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs20" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>22" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs21" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs21" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>23" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs22" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs22" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>24" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs23" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs23" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>25" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs24" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs24" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>26" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs25" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs25" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>27" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs26" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs26" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>28" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs27" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs27" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>29" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs28" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs28" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>30" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs29" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs29" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>31" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs30" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs30" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs31" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>19" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs18" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs18" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>20" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs19" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs19" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>21" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs20" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs20" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>22" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs21" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs21" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>23" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs22" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs22" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>24" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs23" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs23" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>25" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs24" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs24" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>26" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs25" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs25" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>27" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs26" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs26" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>28" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs27" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs27" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>29" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs28" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs28" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>30" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs29" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs29" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>31" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs30" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs30" (ROM) removed.
The signal "U_S6EthTop/userTxDataReady<0>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><31>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><30>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><29>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><28>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><27>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><26>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><25>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><24>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><23>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><22>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><21>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><20>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><19>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><18>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><17>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><16>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><15>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><14>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><13>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><12>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><11>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><10>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><9>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><8>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><7>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><6>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><5>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><4>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><3>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><2>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><1>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><0>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxDataValid<0>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxDataLast<0>" is sourceless and has been removed.
The signal "U_S6EthTop/ethSync" is sourceless and has been removed.
The signal "U_S6EthTop/led<1>" is sourceless and has been removed.
The signal "U_S6EthTop/led<0>" is sourceless and has been removed.
The signal "U_S6EthTop/led<5>" is sourceless and has been removed.
The signal "U_S6EthTop/led<4>" is sourceless and has been removed.
The signal "U_S6EthTop/led<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/udpTxAck<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/udpTxReq<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/udpTxAck<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/udpTxReq<0>" is sourceless
and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_ram_almost_full_i_GND_816_o_MUX_75_o11" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_almost_full_i_GND_816_o_MUX_75_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_almost_full_i" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_almost_full_i" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_816_o_MUX_73_o11" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/comp1_GND_816_o_MUX_73_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_fb_i" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_fb_i" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/_n0021_inv1" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/_n0021_inv" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_13_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_13_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_13" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<13>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<6>1" (ROM) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<6>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.gm[6].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/comp2" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_12_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_12_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_12" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<12>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_11_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_11_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_11" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<11>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<5>1" (ROM) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<5>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.gm[5].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.carrynet<5>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_10_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_10_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_10" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<10>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_9_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_9_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_9" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<9>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<4>1" (ROM) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<4>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.gm[4].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.carrynet<4>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_8_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_8_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_8" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<8>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_7_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_7_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_7" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<7>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<3>1" (ROM) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<3>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.gm[3].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.carrynet<3>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_6_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_6_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_6" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<6>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_5_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_5_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_5" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<5>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<2>1" (ROM) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<2>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.gm[2].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.carrynet<2>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_4_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_4_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_4" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<4>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_3_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_3_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_3" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<3>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<1>1" (ROM) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<1>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.gm[1].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.carrynet<1>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_2_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_2_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_2" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<2>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_w
r_en_i1_1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_w
r_en_i1" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o13" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i_GND_192_o_MUX_33_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i" is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<15>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<14>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<13>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<12>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<11>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<10>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<9>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<8>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<7>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<6>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<5>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<4>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<3>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<2>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<15>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<14>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<13>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<12>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<11>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<10>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<9>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<8>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<7>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<6>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<5>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<4>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<3>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<2>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<1>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<0>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<12>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<11>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<10>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<9>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<8>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<7>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<6>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<5>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<4>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<3>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<2>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxMoreFragments" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_MacRx/U_Crc32/N0"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_Crc32/N0"
is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/N1" is
sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_f
wft_PWR_36_o_MUX_25_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_going_em
pty_fwft_PWR_36_o_MUX_25_o11" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
(FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_fif
o_generator/inverted_reset" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" (FF)
removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" is
sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
(FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
(FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" (FF) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o1" (ROM) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<0>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.gm[0].gm1.m1" (MUX) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.carrynet<0>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.gm[1].gms.ms" (MUX) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.carrynet<1>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.gm[2].gms.ms" (MUX) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.carrynet<2>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.gm[3].gms.ms" (MUX) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.carrynet<3>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.gm[4].gms.ms" (MUX) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.carrynet<4>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.gm[5].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.carrynet<5>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.gm[6].gms.ms" (MUX) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/comp1" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<6>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<0>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.gm[0].gm1.m1" (MUX) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.carrynet<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<0>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[0].gm1.m1" (MUX) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<0>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[1].gms.ms" (MUX) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<1>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[2].gms.ms" (MUX) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<2>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[3].gms.ms" (MUX) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<3>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[4].gms.ms" (MUX) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<4>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[5].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<5>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[6].gms.ms" (MUX) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.comp3" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<6>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<12>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<13>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<13>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_13" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<13>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<6>1" (ROM) removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<13>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<13>_rt" is sourceless and has
been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<11>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<12>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<12>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_12" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<12>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<12>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<12>_rt" is sourceless and has
been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<12>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<10>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<11>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<11>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_11" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<11>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<5>1" (ROM) removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<11>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<11>_rt" is sourceless and has
been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<11>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<9>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<10>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<10>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_10" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<10>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<10>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<10>_rt" is sourceless and has
been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<10>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<8>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<9>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<9>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_9" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<9>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<4>1" (ROM) removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<9>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<9>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<9>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<7>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<8>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<8>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_8" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<8>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<8>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<8>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<8>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<6>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<7>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<7>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_7" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<7>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<3>1" (ROM) removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<7>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<7>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<7>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<5>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<6>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<6>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_6" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<6>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<6>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<6>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<6>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<4>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<5>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<5>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_5" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<5>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<2>1" (ROM) removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<5>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<5>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<5>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<3>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<4>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<4>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_4" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<4>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<4>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<4>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<4>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<2>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<3>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<3>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_3" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<3>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<1>1" (ROM) removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<3>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<3>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<3>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<1>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<2>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<2>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_2" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<2>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<2>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<2>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<2>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<0>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<1>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<1>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<1>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<1>_rt" is sourceless and has been
removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<0>_rt" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<0>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr
_en_i1" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_6_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_7_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_8_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_9_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_10_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_11_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_12_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_13_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_14_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_15_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_16_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<13>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_13" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<13>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<6>1" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_21_o1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_21_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_12" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<12>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_22_o1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_22_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_11" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<11>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<5>1" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_231_xo<0>1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_23_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_10" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<10>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_241_xo<0>1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_24_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_9" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<9>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<4>1" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_251_xo<0>1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_25_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_8" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<8>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_331_xo<0>1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_331_xo<0>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_331_xo<0>3" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_33_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_0" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<0>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<0>1" (ROM) removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<0>1" (ROM) removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<0>1" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_261_xo<0>" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_26_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_7" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<7>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<3>1" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_271_xo<0>" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_27_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_6" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<6>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_301_xo<0>_SW0" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N6" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_301_xo<0>" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_30_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_3" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<3>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<1>1" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_281_xo<0>_SW0" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N8" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_281_xo<0>" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_28_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_5" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<5>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<2>1" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_291_xo<0>_SW0" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N10" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_291_xo<0>" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_29_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_4" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<4>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_311_xo<0>1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_311_xo<0>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_311_xo<0>3" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_31_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_2" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<2>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_321_xo<0>2" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_321_xo<0>1" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_321_xo<0>3" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_32_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_1" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<13>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_13" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<13>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_13" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[12]_RD_PNTR[13]_XOR_108_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_12" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<12>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_12" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<12>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_12" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<12>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[11]_RD_PNTR[12]_XOR_109_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_11" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<11>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_11" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<11>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_11" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<11>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[10]_RD_PNTR[11]_XOR_110_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_10" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<10>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_10" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<10>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_10" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<10>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_271_xo<0>_SW0" (ROM) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N4" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[9]_RD_PNTR[10]_XOR_111_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_9" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<9>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_9" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<9>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_9" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<9>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_261_xo<0>_SW0" (ROM) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N2" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_311_xo<0>2" (ROM) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_311_xo<0>1" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[8]_RD_PNTR[9]_XOR_112_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_8" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<8>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_8" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<8>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_8" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<8>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[7]_RD_PNTR[8]_XOR_113_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_7" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<7>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_7" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<7>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_7" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<7>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_331_xo<0>2" (ROM) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_331_xo<0>1" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[6]_RD_PNTR[7]_XOR_114_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_6" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<6>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_6" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<6>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_6" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<6>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[5]_RD_PNTR[6]_XOR_115_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_5" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<5>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_5" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<5>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_5" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[4]_RD_PNTR[5]_XOR_116_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_4" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<4>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_4" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<4>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_4" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[3]_RD_PNTR[4]_XOR_117_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_3" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<3>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_3" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<3>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_3" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[2]_RD_PNTR[3]_XOR_118_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_2" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<2>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_2" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<2>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_2" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[1]_RD_PNTR[2]_XOR_119_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_1" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<1>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<1>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[0]_RD_PNTR[1]_XOR_120_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_0" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<13>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[12]_WR_PNTR[13]_XOR_4_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<12>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[11]_WR_PNTR[12]_XOR_5_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<11>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[10]_WR_PNTR[11]_XOR_6_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<10>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[9]_WR_PNTR[10]_XOR_7_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<9>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[8]_WR_PNTR[9]_XOR_8_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<8>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[7]_WR_PNTR[8]_XOR_9_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<7>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[6]_WR_PNTR[7]_XOR_10_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<6>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[5]_WR_PNTR[6]_XOR_11_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[4]_WR_PNTR[5]_XOR_12_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[3]_WR_PNTR[4]_XOR_13_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[2]_WR_PNTR[3]_XOR_14_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<13>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<12>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<11>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<10>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<9>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<8>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<7>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<6>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N12" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N14" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N16" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N18" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N20" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_161_xo<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pnt
r_plus1<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" (FF)
removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" is
sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_comp1_GND_192_o_MUX_31_o13" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/comp1_GND_192_o_MUX_31_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" (FF) removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_fb_i" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_fb_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_M
UX_1_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" (FF)
removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" is
sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" (FF)
removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" is
sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" (FF)
removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" is
sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1" (ROM)
removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is
sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_re
g_1" (FF) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_re
g<1>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_re
g_0" (FF) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_re
g<0>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been removed.
               Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_171_xo<0>1" (ROM) removed.
                The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_17_o" is sourceless and has been removed.
                 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin_0" (FF) removed.
                  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin<0>" is sourceless and has been removed.
                   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/c2/out2" (ROM) removed.
                    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/c2/out1" is sourceless and has been removed.
                   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_comp1_GND_192_o_MUX_31_o12" (ROM) removed.
                    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_comp1_GND_192_o_MUX_31_o11" is sourceless and has been removed.
                   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o13_SW0" (ROM) removed.
                    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/N2" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/D<1>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has been removed.
               Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_161_xo<0>1" (ROM) removed.
                The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_16_o" is sourceless and has been removed.
                 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin_1" (FF) removed.
                  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin<1>" is sourceless and has been removed.
                   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/c2/out1" (ROM) removed.
                    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/c2/out" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/Q_reg_2" (FF) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/D<2>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg_2" (FF) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg<2>" is sourceless and has been removed.
               Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_151_xo<0>1" (ROM) removed.
                The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_15_o" is sourceless and has been removed.
                 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin_2" (FF) removed.
                  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin<2>" is sourceless and has been removed.
                   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o11" (ROM) removed.
                    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o1" is sourceless and has been
removed.
                   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_comp1_GND_192_o_MUX_31_o11" (ROM) removed.
                    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_comp1_GND_192_o_MUX_31_o1" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/Q_reg_3" (FF) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/D<3>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg_3" (FF) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg<3>" is sourceless and has been removed.
               Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_14_o1" (ROM) removed.
                The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_14_o" is sourceless and has been removed.
                 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin_3" (FF) removed.
                  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin<3>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/Q_reg_4" (FF) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/D<4>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg_4" (FF) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg<4>" is sourceless and has been removed.
               Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_13_o1" (ROM) removed.
                The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_13_o" is sourceless and has been removed.
                 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin_4" (FF) removed.
                  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin<4>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/Q_reg_5" (FF) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/D<5>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg_5" (FF) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg<5>" is sourceless and has been removed.
               Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin_5" (FF) removed.
                The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin<5>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_1
2_o_MUX_1_o11" (ROM) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_re
g<1>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_5" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/D<5>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_4" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/D<4>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_3" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/D<3>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_2" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/D<2>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_1" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/D<1>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_0" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d1<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d1<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d1<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d1<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pn
tr_plus1<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count[5]_GND_190_o_add_0_OUT<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count[5]_GND_190_o_add_0_OUT<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count[5]_GND_190_o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count[5]_GND_190_o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count[5]_GND_190_o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/D<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/D<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/D<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/D<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/D<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/D<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/D<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/D<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[5]_reduce_xor_6_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[5]_reduce_xor_7_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[5]_reduce_xor_8_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[5]_reduce_xor_9_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[5]_reduce_xor_10_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_
PNTR[4]_RD_PNTR[5]_XOR_21_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_
PNTR[3]_RD_PNTR[4]_XOR_22_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_
PNTR[2]_RD_PNTR[3]_XOR_23_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_
PNTR[1]_RD_PNTR[2]_XOR_24_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_
PNTR[0]_RD_PNTR[1]_XOR_25_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_
PNTR[4]_WR_PNTR[5]_XOR_1_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_
PNTR[3]_WR_PNTR[4]_XOR_2_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_
PNTR[2]_WR_PNTR[3]_XOR_3_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_
PNTR[1]_WR_PNTR[2]_XOR_4_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_
PNTR[0]_WR_PNTR[1]_XOR_5_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" (FF) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o1" (ROM) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/s_
axis_tready" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_INV_0" (BUF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/inverted_reset" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/s_
axis_tready" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_INV_0" (BUF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/inverted_reset" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and
has been removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsComma0<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsComma0<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsComma1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsComma1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsK1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsK1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDispErr1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDispErr1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxNotInTable1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxNotInTable1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxRunDisp0<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxRunDisp0<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxRunDisp1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxRunDisp1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<15>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<14>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<13>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<12>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<11>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<10>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<9>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<8>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<7>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<6>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<5>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<4>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<3>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<2>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txRunDisp0<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txRunDisp0<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txRunDisp1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txRunDisp1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txBufStatus0<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txBufStatus1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/gtpResetDone1" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/gtpTxN1" is sourceless and has been removed.
The signal "U_S6EthTop/U_GtpS6/gtpTxP1" is sourceless and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<1>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT1_OUT<1>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT1_OUT<0>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT0_OUT<2>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT0_OUT<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT0_OUT<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT1_OUT<2>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT1_OUT<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT1_OUT<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/TXOUTCLK0_OUT" is sourceless and has
been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/TXOUTCLK1_OUT" is sourceless and has
been removed.
The signal "U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg<0>" is sourceless
and has been removed.
 Sourceless block "U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_1_glue_set"
(ROM) removed.
  The signal "U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_1_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_0_glue_set" is
sourceless and has been removed.
 Sourceless block "U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_0" (FF)
removed.
The signal "U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg<0>" is sourceless
and has been removed.
 Sourceless block "U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg_1_glue_set"
(ROM) removed.
  The signal "U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg_1_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg_0_glue_set" is
sourceless and has been removed.
 Sourceless block "U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg_0" (FF)
removed.
The signal "U_S6EthTop/U_RxReset0/clockDomainCrossingReg<0>" is sourceless and
has been removed.
 Sourceless block "U_S6EthTop/U_RxReset0/clockDomainCrossingReg_1_glue_set" (ROM)
removed.
  The signal "U_S6EthTop/U_RxReset0/clockDomainCrossingReg_1_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_RxReset0/clockDomainCrossingReg_0_glue_set" is
sourceless and has been removed.
 Sourceless block "U_S6EthTop/U_RxReset0/clockDomainCrossingReg_0" (FF) removed.
The signal "U_S6EthTop/U_TxReset1/clockDomainCrossingReg<0>" is sourceless and
has been removed.
 Sourceless block "U_S6EthTop/U_TxReset1/clockDomainCrossingReg_1_glue_set" (ROM)
removed.
  The signal "U_S6EthTop/U_TxReset1/clockDomainCrossingReg_1_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_TxReset1/clockDomainCrossingReg_0_glue_set" is
sourceless and has been removed.
 Sourceless block "U_S6EthTop/U_TxReset1/clockDomainCrossingReg_0" (FF) removed.
The signal "U_S6EthTop/U_TxReset0/clockDomainCrossingReg<0>" is sourceless and
has been removed.
 Sourceless block "U_S6EthTop/U_TxReset0/clockDomainCrossingReg_1_glue_set" (ROM)
removed.
  The signal "U_S6EthTop/U_TxReset0/clockDomainCrossingReg_1_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_TxReset0/clockDomainCrossingReg_0_glue_set" is
sourceless and has been removed.
 Sourceless block "U_S6EthTop/U_TxReset0/clockDomainCrossingReg_0" (FF) removed.
The signal "U_S6EthTop/U_RstSync62/clockDomainCrossingReg_0_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_RstSync125/clockDomainCrossingReg_0_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_RstSync125/clockDomainCrossingReg_1_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_GtpReset0/clockDomainCrossingReg<0>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_PwrUpRst/U_RstSync/clockDomainCrossingReg<1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_PwrUpRst/U_RstSync/clockDomainCrossingReg<0>" is
sourceless and has been removed.
 Sourceless block "U_S6EthTop/U_PwrUpRst/U_RstSync/clockDomainCrossingReg_1" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SstX5Reset/clockDomainCrossingReg
_0_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SstX5Reset/clockDomainCrossingReg
_1_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SstReset/clockDomainCrossingReg_0
_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SstReset/clockDomainCrossingReg_1
_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/comp1_GND_179_o_MUX_8_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" (FF) removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX
_1_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<
1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_3" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<3>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_2" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<2>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<
1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<
0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_
en_i1_cepot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count_d1_0_dpot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count[3]_GND_177_o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count[3]_GND_177_o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count[3]_GND_177_o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pn
tr_gc_asreg_last[3]_reduce_xor_6_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pn
tr_gc_asreg_last[3]_reduce_xor_7_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pn
tr_gc_asreg_last[3]_reduce_xor_8_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_asreg_last[3]_reduce_xor_11_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_asreg_last[3]_reduce_xor_12_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_asreg_last[3]_reduce_xor_13_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PN
TR[2]_RD_PNTR[3]_XOR_10_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PN
TR[1]_RD_PNTR[2]_XOR_11_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PN
TR[0]_RD_PNTR[1]_XOR_12_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PN
TR[2]_WR_PNTR[3]_XOR_1_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PN
TR[1]_WR_PNTR[2]_XOR_2_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PN
TR[0]_WR_PNTR[1]_XOR_3_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/fifoEmpty" is
sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/fifoEmpty_INV_5
08_o1_INV_0" (BUF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/fifoEmpty_INV_5
08_o" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_e
n_i1" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en" is sourceless and has
been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1_3" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1<3>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_3" (FF) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<3>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_3" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<3>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_3" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<3>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_3" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<3>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o11" (ROM) removed.
                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o1" is sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o14" (ROM) removed.
                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/comp1_GND_179_o_MUX_8_o" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" (FF) removed.
                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_fb_i" (FF) removed.
                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_fb_i" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_e
n_i1" (ROM) removed.
                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en" is sourceless and has
been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2_3" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2<3>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_3" (FF) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<3>" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_3" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<3>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_3" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<3>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_3" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<3>" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o1" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o1" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o4" (ROM) removed.
                                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/ram_empty_i" (FF) removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/ram_empty_fb_i" (FF) removed.
                                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/ram_empty_fb_i" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_
en1" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_
en" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o2" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o2" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o3" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o3" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_6_o1" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_6_o" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_2" (FF) removed.
                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<2>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_7_o1" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_7_o" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_1" (FF) removed.
                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<1>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_81_xo<0>1" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_8_o" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_0" (FF) removed.
                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<0>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_W
R_PNTR[2]_WR_PNTR[3]_XOR_1_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNT
R[2]_WR_PNTR[3]_XOR_1_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_2" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<2>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_2" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<2>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_2" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2<2>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_W
R_PNTR[1]_WR_PNTR[2]_XOR_2_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNT
R[1]_WR_PNTR[2]_XOR_2_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_1" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<1>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_1" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<1>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_1" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<1>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2_1" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2<1>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_W
R_PNTR[0]_WR_PNTR[1]_XOR_3_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNT
R[0]_WR_PNTR[1]_XOR_3_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_0" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<0>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_0" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<0>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_0" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<0>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_3" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<3>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_1" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<1>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_3" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count<3>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o13" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o12" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Ma
dd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<3>11" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count[3]_GND_177_o_add_0_OUT<3>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count<2>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Ma
dd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<2>11" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count[3]_GND_177_o_add_0_OUT<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_1" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count<1>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o12" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o11" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Ma
dd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<1>11" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count[3]_GND_177_o_add_0_OUT<1>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_e
n_i1_cepot_INV_0" (BUF) removed.
                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_e
n_i1_cepot" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_0" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<0>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_0_dpot" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_0_dpot" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_
plus1<0>_inv1_INV_0" (BUF) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_
plus1<0>_inv" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_11_o1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_11_o" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_2" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<2>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_12_o1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_12_o" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_1" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<1>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_131_xo<0>1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_13_o" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_0" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<0>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_R
D_PNTR[2]_RD_PNTR[3]_XOR_10_o_xo<0>1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNT
R[2]_RD_PNTR[3]_XOR_10_o" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_2" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<2>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_2" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<2>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_2" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<2>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1_2" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1<2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_R
D_PNTR[1]_RD_PNTR[2]_XOR_11_o_xo<0>1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNT
R[1]_RD_PNTR[2]_XOR_11_o" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_1" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<1>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<1>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1<1>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_R
D_PNTR[0]_RD_PNTR[1]_XOR_12_o_xo<0>1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNT
R[0]_RD_PNTR[1]_XOR_12_o" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_0" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_3" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<3>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<3>11" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count[3]_GND_170_o_add_0_OUT<3>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_2" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<2>11" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count[3]_GND_170_o_add_0_OUT<2>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<1>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<1>11" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count[3]_GND_170_o_add_0_OUT<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_0" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<0>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<0>11_INV_0" (BUF) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_
plus1<0>_inv" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i1" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mmux_r_state[1]
_X_132_o_wide_mux_22_OUT41" (ROM) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_state[1]_X_13
2_o_wide_mux_22_OUT<3>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_bitCount_3"
(SFF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_bitCount<3>"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mmux_r_state[1]
_X_132_o_wide_mux_22_OUT21" (ROM) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_state[1]_X_13
2_o_wide_mux_22_OUT<1>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_bitCount_1"
(SFF) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_bitCount<1>"
is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/_n0118_inv11"
(ROM) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1-In1" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord_0"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord<0>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord_1"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord<1>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord_2"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord<2>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord_3"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord<3>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord_4"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord<4>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord_5"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord<5>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord_6"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord<6>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord_7"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord<7>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord_8"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord<8>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord_9"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWord<9>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount_0"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount<0>"
is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<0>" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<0>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<0>" (MUX) removed.
                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<0>" is sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<1>" (MUX) removed.
                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<1>" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<2>" (MUX) removed.
                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<2>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<3>" (MUX) removed.
                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<3>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<4>" (MUX) removed.
                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<4>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<5>" (MUX) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<5>" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<6>" (MUX) removed.
                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<6>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<7>" (XOR) removed.
                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt7" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount_7"
(SFF) removed.
                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount<7>"
is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<1>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<1>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<1>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt1" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount_1"
(SFF) removed.
                                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount<1>"
is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<2>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<2>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<2>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt2" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount_2"
(SFF) removed.
                                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount<2>"
is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<3>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<3>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<3>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt3" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount_3"
(SFF) removed.
                                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount<3>"
is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<6>" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<6>" is sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<6>" (XOR) removed.
                                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt6" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount_6"
(SFF) removed.
                                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount<6>"
is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<4>" (ROM) removed.
                                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<4>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<4>" (XOR) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt4" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount_4"
(SFF) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount<4>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<7>" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<7>" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount[15]
_GND_363_o_LessThan_10_o_inv_inv21" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount[15]
_GND_363_o_LessThan_10_o_inv_inv" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<0>" (XOR) removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1-In1" (ROM) removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1-In" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1" (SFF) removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_flip_rstpot"
(ROM) removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_flip_rstpot"
is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_flip" (SFF)
removed.
*      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_flip" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT101" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<9>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT91" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<8>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT81" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<7>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT71" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<6>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT61" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<5>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT51" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<4>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT41" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<3>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT31" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<2>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT21" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<1>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT11" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<0>" is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<5>" (ROM) removed.
                                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<5>" (XOR) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt5" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount_5"
(SFF) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_slipCount<5>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWrite"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_dataWrite" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/Mmux_r_state[1]
_X_132_o_wide_mux_22_OUT31" (ROM) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_state[1]_X_13
2_o_wide_mux_22_OUT<2>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_bitCount_2"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_bitCount<2>"
is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/_n0131_inv1_SW0
" (ROM) removed.
              The signal "DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/N01"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/serialDataInRis
ing" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/risingWord_0"
(SFF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/risingWord<0>"
is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/risingWord_1"
(SFF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/risingWord<1>"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/risingWord_2"
(SFF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/risingWord<2>"
is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/risingWord_3"
(SFF) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/risingWord<3>"
is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/risingWord_4"
(SFF) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/risingWord<4>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord_8"
(FF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord<8>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord_6"
(FF) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord<6>" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord_4"
(FF) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord<4>" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord_2"
(FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord<2>" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord_0"
(FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord<0>" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/serialDataInFal
ling" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/fallingWord_0"
(SFF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/fallingWord<0>"
is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/fallingWord_1"
(SFF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/fallingWord<1>"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/fallingWord_2"
(SFF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/fallingWord<2>"
is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/fallingWord_3"
(SFF) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/fallingWord<3>"
is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/fallingWord_4"
(SFF) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/fallingWord<4>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord_9"
(FF) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord<9>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord_7"
(FF) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord<7>" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord_5"
(FF) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord<5>" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord_3"
(FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord<3>" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord_1"
(FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/dataWord<1>" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/sstX5Clk_INV_49
7_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_bitCount<0>"
is sourceless and has been removed.
The signal "DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/N0"
is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
2" (SFF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
2" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<9>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<8>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<7>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/N1" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
(FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
(FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
(FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" (FF)
removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_
2_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1" (FF)
removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2" (FF)
removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1" (ROM)
removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb" is sourceless
and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o
_MUX_2_o11" (ROM) removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_
1_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" (FF)
removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" (FF)
removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1" (ROM)
removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is sourceless
and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o
_MUX_1_o11" (ROM) removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gb
mga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<7>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<6>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<5>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<4>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<3>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<2>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<1>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<0>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is
sourceless and has been removed.
The signal "DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/N0"
is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1
.m1" (MUX) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[1].gms
.ms" (MUX) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[2].gms
.ms" (MUX) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms
.ms" (MUX) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
3>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms
.ms" (MUX) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
4>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[5].gms
.ms" (MUX) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0" is
sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1
.m1" (MUX) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[1].gms
.ms" (MUX) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[2].gms
.ms" (MUX) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms
.ms" (MUX) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
3>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms
.ms" (MUX) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
4>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[5].gms
.ms" (MUX) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1" is
sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>" (MUX) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<1>" (XOR) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1" (FF)
removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1" (FF)
removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>1" (ROM)
removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2
]_XOR_64_o_xo<0>1" (ROM) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_64_o" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF)
removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_1" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_1" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1
]_XOR_65_o_xo<0>1" (ROM) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_65_o" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF)
removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_0" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_0" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>_rt" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>_rt" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>" (MUX) removed.
          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<2>" (XOR) removed.
            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<2>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2" (FF)
removed.
              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>" is
sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2" (FF)
removed.
                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>" is
sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<1>1" (ROM)
removed.
                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<1>" is
sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[2]_RD_PNTR[3
]_XOR_63_o_xo<0>1" (ROM) removed.
                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[2]_RD_PNTR[3]_XOR
_63_o" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2" (FF)
removed.
                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<2>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_2" (FF) removed.
                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<2>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_251_xo<0>" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_25_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2" (FF)
removed.
                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>" is
sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>1" (ROM)
removed.
                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>" is
sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1
.m1" (MUX) removed.
                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
0>" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms
.ms" (MUX) removed.
                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
1>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[2].gms
.ms" (MUX) removed.
                                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
2>" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms
.ms" (MUX) removed.
                                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
3>" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms
.ms" (MUX) removed.
                                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1" is
sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_20
8_o_MUX_39_o11" (ROM) removed.
                                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_208_o_M
UX_39_o" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
(FF) removed.
                                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i" is
sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1" (ROM)
removed.
                                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_wr_en" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<9>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<9>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_9" (FF) removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<9>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_9" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<9>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9" (FF)
removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<9>" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<5>1" (ROM)
removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<5>" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<5>1" (ROM)
removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<5>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_6_o1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_6_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_7_o1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_7_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<7>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<4>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<4>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<4>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<4>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_81_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_8_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<6>" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_131_xo<0>" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_13_o" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1" (FF)
removed.
*            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<1>" is
sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<1>1" (ROM)
removed.
*              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<1>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_91_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_9_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<3>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<3>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<3>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<3>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_101_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_10_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<4>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_141_xo<0>_SW0" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/N01" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_141_xo<0>" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_14_o" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0" (FF)
removed.
*            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<0>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_111_xo<0>" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_11_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<2>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<2>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<2>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<2>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_121_xo<0>" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_12_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<2>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[8]_WR_PNTR[9
]_XOR_1_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[8]_WR_PNTR[9]_XOR
_1_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<8>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_8" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<8>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_8" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<8>" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_121_xo<0>_SW0" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/N12" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<4>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<4>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[7]_WR_PNTR[8
]_XOR_2_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[7]_WR_PNTR[8]_XOR
_2_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<7>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_7" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<7>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_7" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<7>" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_111_xo<0>_SW0" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/N10" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[6]_WR_PNTR[7
]_XOR_3_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[6]_WR_PNTR[7]_XOR
_3_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<6>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_6" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<6>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_6" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<6>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<3>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<3>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<6>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<6>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6
]_XOR_4_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR
_4_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<5>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_5" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<5>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_5" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<5>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5
]_XOR_5_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR
_5_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<4>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_4" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<4>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_4" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<4>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<2>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<2>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4
]_XOR_6_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR
_6_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<3>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_3" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<3>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_3" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<3>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3
]_XOR_7_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR
_7_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<2>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_2" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<2>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_2" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<2>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<1>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<1>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<2>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_8_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_8_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<1>"
is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<9>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<4>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<4>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<9>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<9>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<8>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<8>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<7>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<3>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<3>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
3>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<7>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<7>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<6>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<6>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<2>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<2>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[2].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
2>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<6>111" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<6>11" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<5>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<4>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<4>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<1>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<1>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
1>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<3>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<3>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<2>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<2>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<2>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<1>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<0>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<0>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1
.m1" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
0>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_9_o_xo<0>1" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_9_o" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<1>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<1>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv1_INV_0
" (BUF) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv" is
sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o1" (ROM) removed.
                                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF)
removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1" (ROM)
removed.
                                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1" is sourceless
and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot_INV_0"
(BUF) removed.
                                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_d
pot" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_d
pot" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv1_INV_0
" (BUF) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv" is
sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>_rt" (ROM) removed.
                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>_rt" is sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>" (MUX) removed.
                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<3>" (XOR) removed.
                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<3>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3" (FF)
removed.
                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>" is
sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3" (FF)
removed.
                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>" is
sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[3]_RD_PNTR[4
]_XOR_62_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[3]_RD_PNTR[4]_XOR
_62_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3" (FF)
removed.
                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<3>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_3" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<3>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_3" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<3>" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_241_xo<0>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_24_o" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3" (FF)
removed.
                                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<3>" is
sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>_rt" (ROM) removed.
                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>_rt" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>" (MUX) removed.
                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<4>" (XOR) removed.
                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<4>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4" (FF)
removed.
                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<4>" is
sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4" (FF)
removed.
                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>" is
sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[4]_RD_PNTR[5
]_XOR_61_o_xo<0>1" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[4]_RD_PNTR[5]_XOR
_61_o" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4" (FF)
removed.
                                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<4>" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_4" (FF) removed.
                                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<4>" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_4" (FF) removed.
                                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<4>" is sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_231_xo<0>" (ROM) removed.
                                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_23_o" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4" (FF)
removed.
                                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>" is
sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>_rt" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>_rt" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>" (MUX) removed.
                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<5>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<5>" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5" (FF)
removed.
                                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>" is
sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5" (FF)
removed.
                                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<5>" is
sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[5]_RD_PNTR[6
]_XOR_60_o_xo<0>1" (ROM) removed.
                                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[5]_RD_PNTR[6]_XOR
_60_o" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5" (FF)
removed.
                                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<5>" is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_5" (FF) removed.
                                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_5" (FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<5>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_221_xo<0>" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_22_o" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<5>" is
sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>_rt" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>_rt" is sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>" (MUX) removed.
                                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<6>" (XOR) removed.
                                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<6>" is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6" (FF)
removed.
                                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6" (FF)
removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[6]_RD_PNTR[7
]_XOR_59_o_xo<0>1" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[6]_RD_PNTR[7]_XOR
_59_o" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<6>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_6" (FF) removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<6>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_6" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<6>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_211_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_21_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<6>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_221_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/N2"
is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_231_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/N4"
is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_241_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/N6"
is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_251_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/N8"
is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>_rt" (ROM) removed.
                                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>_rt" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>" (MUX) removed.
*The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<7>" (XOR) removed.
*  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<7>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>" is
sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7" (FF)
removed.
*      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[7]_RD_PNTR[8
]_XOR_58_o_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[7]_RD_PNTR[8]_XOR
_58_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<7>" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_7" (FF) removed.
*            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<7>" is sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_7" (FF) removed.
*              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<7>" is sourceless and has been removed.
*               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_201_xo<0>1" (ROM) removed.
*                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_20_o" is sourceless and has been removed.
*                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7" (FF)
removed.
*                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>" is
sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>_rt" (ROM) removed.
*      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>_rt" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>" (MUX) removed.
*        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<8>" (XOR) removed.
*          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<8>" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8" (FF)
removed.
*            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<8>" is
sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8" (FF)
removed.
*              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>" is
sourceless and has been removed.
*               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[8]_RD_PNTR[9
]_XOR_57_o_xo<0>1" (ROM) removed.
*                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[8]_RD_PNTR[9]_XOR
_57_o" is sourceless and has been removed.
*                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8" (FF)
removed.
*                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<8>" is sourceless and has been removed.
*                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_8" (FF) removed.
*                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<8>" is sourceless and has been removed.
*                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_8" (FF) removed.
*                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<8>" is sourceless and has been removed.
*                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_191_xo<0>1" (ROM) removed.
*                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_19_o" is sourceless and has been removed.
*                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8" (FF)
removed.
*                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<8>" is
sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>_rt" (ROM) removed.
*              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>_rt" is sourceless and has been removed.
*               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>" (MUX) removed.
*                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>" is sourceless and has been removed.
*                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<9>" (XOR) removed.
*                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<9>" is sourceless and has been removed.
*                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9" (FF)
removed.
*                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<9>" is
sourceless and has been removed.
*                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9" (FF)
removed.
*                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<9>" is
sourceless and has been removed.
*                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[9]_RD_PNTR[1
0]_XOR_56_o_xo<0>1" (ROM) removed.
*                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[9]_RD_PNTR[10]_XO
R_56_o" is sourceless and has been removed.
*                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9" (FF)
removed.
*                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<9>" is sourceless and has been removed.
*                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_9" (FF) removed.
*                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<9>" is sourceless and has been removed.
*                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_9" (FF) removed.
*                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<9>" is sourceless and has been removed.
*                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_18_o1" (ROM) removed.
*                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_18_o" is sourceless and has been removed.
*                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9" (FF)
removed.
*                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<9>" is
sourceless and has been removed.
*                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>_rt" (ROM) removed.
*                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>_rt" is sourceless and has been removed.
*                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>" (MUX) removed.
*                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>" is sourceless and has been removed.
*                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<10>" (XOR) removed.
*                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<10>" is sourceless and has been removed.
*                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10" (FF)
removed.
*                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<10>" is
sourceless and has been removed.
*                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10" (FF)
removed.
*                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<10>" is
sourceless and has been removed.
*                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[10]_RD_PNTR[
11]_XOR_55_o_xo<0>1" (ROM) removed.
*                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[10]_RD_PNTR[11]_X
OR_55_o" is sourceless and has been removed.
*                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10" (FF)
removed.
*                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<10>" is sourceless and has been removed.
*                                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_10" (FF) removed.
*                                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<10>" is sourceless and has been removed.
*                                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_10" (FF) removed.
*                                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<10>" is sourceless and has been removed.
*                                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_17_o1" (ROM) removed.
*                                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_17_o" is sourceless and has been removed.
*                                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10" (FF)
removed.
*                                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<10>" is
sourceless and has been removed.
*                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>_rt" (ROM) removed.
*                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>_rt" is sourceless and has been removed.
*                               Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>" (MUX) removed.
*                                The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>" is sourceless and has been removed.
*                                 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<11>" (XOR) removed.
*                                  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<11>" is sourceless and has been removed.
*                                   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11" (FF)
removed.
*                                    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<11>" is
sourceless and has been removed.
*                                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11" (FF)
removed.
*                                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>" is
sourceless and has been removed.
*                                       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11" (FF)
removed.
*                                        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<11>" is sourceless and has been removed.
*                                         Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_11" (FF) removed.
*                                          The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<11>" is sourceless and has been removed.
*                                           Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_11" (FF) removed.
*                                            The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<11>" is sourceless and has been removed.
*                                             Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11" (FF)
removed.
*                                              The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<11>" is
sourceless and has been removed.
*                                     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<11>_rt" (ROM) removed.
*                                      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<11>_rt" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>1" (ROM)
removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>" is
sourceless and has been removed.
The signal "DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/N1"
is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>" is sourceless
and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1" is sourceless and
has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2" is sourceless and
has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3" is sourceless and
has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" (FF) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>_rt" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>_rt" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_dpot"
(ROM) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_dpot"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_rstpot
" (ROM) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_rstpot
" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" is sourceless and has been
removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" is sourceless and has been
removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" is sourceless and has been
removed.
       Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is sourceless and has been
removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11" (ROM)
removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_regout_en" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<7>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_rd_en" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state<0
>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_F
SM_FFd1-In" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_
leaving_empty_fwft_OR_8_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FW
FT11_cepot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/DBITERR" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_M
UX_16_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_2" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<2>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_3" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<3>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_4" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<4>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_5" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<5>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<4>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<3>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<2>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_rd_en" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_d
pot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_6_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_7_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_8_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_9_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_14_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_15_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_16_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_17_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[3]_RD_PNTR[4]_XOR
_28_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[2]_RD_PNTR[3]_XOR
_29_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_30_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_31_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR
_1_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR
_2_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR
_3_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR
_4_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_5_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_6_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o2" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SstX5Reset/clockDomainCrossingReg
_0_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SstX5Reset/clockDomainCrossingReg
_1_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SstReset/clockDomainCrossingReg_0
_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SstReset/clockDomainCrossingReg_1
_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/comp1_GND_179_o_MUX_8_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" (FF) removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX
_1_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<
1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_3" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<3>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_2" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<2>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<
1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<
0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_
en_i1_cepot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count_d1_0_dpot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count[3]_GND_177_o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count[3]_GND_177_o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count[3]_GND_177_o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pn
tr_gc_asreg_last[3]_reduce_xor_6_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pn
tr_gc_asreg_last[3]_reduce_xor_7_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pn
tr_gc_asreg_last[3]_reduce_xor_8_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_asreg_last[3]_reduce_xor_11_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_asreg_last[3]_reduce_xor_12_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_asreg_last[3]_reduce_xor_13_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PN
TR[2]_RD_PNTR[3]_XOR_10_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PN
TR[1]_RD_PNTR[2]_XOR_11_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PN
TR[0]_RD_PNTR[1]_XOR_12_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PN
TR[2]_WR_PNTR[3]_XOR_1_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PN
TR[1]_WR_PNTR[2]_XOR_2_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PN
TR[0]_WR_PNTR[1]_XOR_3_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/fifoEmpty" is
sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/fifoEmpty_INV_5
08_o1_INV_0" (BUF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/fifoEmpty_INV_5
08_o" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_e
n_i1" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en" is sourceless and has
been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1_3" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1<3>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_3" (FF) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<3>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_3" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<3>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_3" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<3>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_3" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<3>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o11" (ROM) removed.
                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o1" is sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o14" (ROM) removed.
                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/comp1_GND_179_o_MUX_8_o" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" (FF) removed.
                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_fb_i" (FF) removed.
                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_fb_i" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_e
n_i1" (ROM) removed.
                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en" is sourceless and has
been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2_3" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2<3>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_3" (FF) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<3>" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_3" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<3>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_3" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<3>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_3" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<3>" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o1" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o1" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o4" (ROM) removed.
                                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/ram_empty_i" (FF) removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/ram_empty_fb_i" (FF) removed.
                                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/ram_empty_fb_i" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_
en1" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_
en" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o2" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o2" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o3" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o3" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_6_o1" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_6_o" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_2" (FF) removed.
                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<2>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_7_o1" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_7_o" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_1" (FF) removed.
                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<1>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_81_xo<0>1" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_8_o" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_0" (FF) removed.
                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<0>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_W
R_PNTR[2]_WR_PNTR[3]_XOR_1_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNT
R[2]_WR_PNTR[3]_XOR_1_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_2" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<2>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_2" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<2>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_2" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2<2>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_W
R_PNTR[1]_WR_PNTR[2]_XOR_2_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNT
R[1]_WR_PNTR[2]_XOR_2_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_1" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<1>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_1" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<1>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_1" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<1>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2_1" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2<1>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_W
R_PNTR[0]_WR_PNTR[1]_XOR_3_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNT
R[0]_WR_PNTR[1]_XOR_3_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_0" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<0>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_0" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<0>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_0" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<0>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_3" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<3>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_1" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<1>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_3" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count<3>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o13" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o12" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Ma
dd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<3>11" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count[3]_GND_177_o_add_0_OUT<3>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count<2>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Ma
dd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<2>11" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count[3]_GND_177_o_add_0_OUT<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_1" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count<1>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o12" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o11" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Ma
dd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<1>11" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count[3]_GND_177_o_add_0_OUT<1>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_e
n_i1_cepot_INV_0" (BUF) removed.
                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_e
n_i1_cepot" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_0" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<0>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_0_dpot" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_0_dpot" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_
plus1<0>_inv1_INV_0" (BUF) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_
plus1<0>_inv" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_11_o1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_11_o" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_2" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<2>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_12_o1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_12_o" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_1" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<1>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_131_xo<0>1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_13_o" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_0" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<0>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_R
D_PNTR[2]_RD_PNTR[3]_XOR_10_o_xo<0>1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNT
R[2]_RD_PNTR[3]_XOR_10_o" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_2" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<2>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_2" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<2>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_2" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<2>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1_2" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1<2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_R
D_PNTR[1]_RD_PNTR[2]_XOR_11_o_xo<0>1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNT
R[1]_RD_PNTR[2]_XOR_11_o" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_1" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<1>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<1>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1<1>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_R
D_PNTR[0]_RD_PNTR[1]_XOR_12_o_xo<0>1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNT
R[0]_RD_PNTR[1]_XOR_12_o" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_0" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_3" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<3>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<3>11" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count[3]_GND_170_o_add_0_OUT<3>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_2" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<2>11" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count[3]_GND_170_o_add_0_OUT<2>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<1>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<1>11" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count[3]_GND_170_o_add_0_OUT<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_0" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<0>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<0>11_INV_0" (BUF) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_
plus1<0>_inv" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i1" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mmux_r_state[1]
_X_132_o_wide_mux_22_OUT41" (ROM) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_state[1]_X_13
2_o_wide_mux_22_OUT<3>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_bitCount_3"
(SFF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_bitCount<3>"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mmux_r_state[1]
_X_132_o_wide_mux_22_OUT21" (ROM) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_state[1]_X_13
2_o_wide_mux_22_OUT<1>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_bitCount_1"
(SFF) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_bitCount<1>"
is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/_n0118_inv11"
(ROM) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1-In1" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord_0"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord<0>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord_1"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord<1>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord_2"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord<2>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord_3"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord<3>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord_4"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord<4>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord_5"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord<5>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord_6"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord<6>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord_7"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord<7>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord_8"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord<8>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord_9"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWord<9>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount_0"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount<0>"
is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<0>" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<0>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<0>" (MUX) removed.
                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<0>" is sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<1>" (MUX) removed.
                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<1>" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<2>" (MUX) removed.
                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<2>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<3>" (MUX) removed.
                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<3>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<4>" (MUX) removed.
                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<4>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<5>" (MUX) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<5>" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<6>" (MUX) removed.
                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<6>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<7>" (XOR) removed.
                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt7" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount_7"
(SFF) removed.
                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount<7>"
is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<1>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<1>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<1>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt1" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount_1"
(SFF) removed.
                                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount<1>"
is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<2>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<2>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<2>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt2" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount_2"
(SFF) removed.
                                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount<2>"
is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<3>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<3>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<3>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt3" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount_3"
(SFF) removed.
                                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount<3>"
is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<6>" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<6>" is sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<6>" (XOR) removed.
                                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt6" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount_6"
(SFF) removed.
                                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount<6>"
is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<4>" (ROM) removed.
                                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<4>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<4>" (XOR) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt4" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount_4"
(SFF) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount<4>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<7>" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<7>" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount[15]
_GND_363_o_LessThan_10_o_inv_inv21" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount[15]
_GND_363_o_LessThan_10_o_inv_inv" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<0>" (XOR) removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1-In1" (ROM) removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1-In" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1" (SFF) removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_flip_rstpot"
(ROM) removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_flip_rstpot"
is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_flip" (SFF)
removed.
*      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_flip" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT101" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<9>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT91" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<8>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT81" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<7>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT71" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<6>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT61" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<5>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT51" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<4>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT41" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<3>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT31" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<2>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT21" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<1>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT11" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<0>" is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<5>" (ROM) removed.
                                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<5>" (XOR) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt5" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount_5"
(SFF) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_slipCount<5>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWrite"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_dataWrite" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/Mmux_r_state[1]
_X_132_o_wide_mux_22_OUT31" (ROM) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_state[1]_X_13
2_o_wide_mux_22_OUT<2>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_bitCount_2"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_bitCount<2>"
is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/_n0131_inv1_SW0
" (ROM) removed.
              The signal "DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/N01"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/serialDataInRis
ing" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/risingWord_0"
(SFF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/risingWord<0>"
is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/risingWord_1"
(SFF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/risingWord<1>"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/risingWord_2"
(SFF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/risingWord<2>"
is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/risingWord_3"
(SFF) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/risingWord<3>"
is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/risingWord_4"
(SFF) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/risingWord<4>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord_8"
(FF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord<8>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord_6"
(FF) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord<6>" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord_4"
(FF) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord<4>" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord_2"
(FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord<2>" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord_0"
(FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord<0>" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/serialDataInFal
ling" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/fallingWord_0"
(SFF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/fallingWord<0>"
is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/fallingWord_1"
(SFF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/fallingWord<1>"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/fallingWord_2"
(SFF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/fallingWord<2>"
is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/fallingWord_3"
(SFF) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/fallingWord<3>"
is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/fallingWord_4"
(SFF) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/fallingWord<4>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord_9"
(FF) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord<9>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord_7"
(FF) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord<7>" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord_5"
(FF) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord<5>" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord_3"
(FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord<3>" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord_1"
(FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/dataWord<1>" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/sstX5Clk_INV_49
7_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_bitCount<0>"
is sourceless and has been removed.
The signal "DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/N0"
is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
2" (SFF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
2" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<9>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<8>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<7>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/N1" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
(FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
(FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
(FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" (FF)
removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_
2_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1" (FF)
removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2" (FF)
removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1" (ROM)
removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb" is sourceless
and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o
_MUX_2_o11" (ROM) removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_
1_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" (FF)
removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" (FF)
removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1" (ROM)
removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is sourceless
and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o
_MUX_1_o11" (ROM) removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gb
mga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<7>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<6>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<5>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<4>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<3>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<2>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<1>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<0>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is
sourceless and has been removed.
The signal "DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/N0"
is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1
.m1" (MUX) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[1].gms
.ms" (MUX) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[2].gms
.ms" (MUX) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms
.ms" (MUX) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
3>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms
.ms" (MUX) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
4>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[5].gms
.ms" (MUX) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0" is
sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1
.m1" (MUX) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[1].gms
.ms" (MUX) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[2].gms
.ms" (MUX) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms
.ms" (MUX) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
3>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms
.ms" (MUX) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
4>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[5].gms
.ms" (MUX) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1" is
sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>" (MUX) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<1>" (XOR) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1" (FF)
removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1" (FF)
removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>1" (ROM)
removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2
]_XOR_64_o_xo<0>1" (ROM) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_64_o" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF)
removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_1" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_1" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1
]_XOR_65_o_xo<0>1" (ROM) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_65_o" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF)
removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_0" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_0" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>_rt" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>_rt" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>" (MUX) removed.
          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<2>" (XOR) removed.
            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<2>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2" (FF)
removed.
              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>" is
sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2" (FF)
removed.
                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>" is
sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<1>1" (ROM)
removed.
                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<1>" is
sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[2]_RD_PNTR[3
]_XOR_63_o_xo<0>1" (ROM) removed.
                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[2]_RD_PNTR[3]_XOR
_63_o" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2" (FF)
removed.
                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<2>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_2" (FF) removed.
                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<2>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_251_xo<0>" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_25_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2" (FF)
removed.
                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>" is
sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>1" (ROM)
removed.
                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>" is
sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1
.m1" (MUX) removed.
                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
0>" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms
.ms" (MUX) removed.
                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
1>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[2].gms
.ms" (MUX) removed.
                                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
2>" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms
.ms" (MUX) removed.
                                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
3>" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms
.ms" (MUX) removed.
                                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1" is
sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_20
8_o_MUX_39_o11" (ROM) removed.
                                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_208_o_M
UX_39_o" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
(FF) removed.
                                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i" is
sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1" (ROM)
removed.
                                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_wr_en" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<9>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<9>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_9" (FF) removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<9>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_9" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<9>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9" (FF)
removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<9>" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<5>1" (ROM)
removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<5>" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<5>1" (ROM)
removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<5>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_6_o1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_6_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_7_o1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_7_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<7>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<4>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<4>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<4>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<4>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_81_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_8_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<6>" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_131_xo<0>" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_13_o" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1" (FF)
removed.
*            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<1>" is
sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<1>1" (ROM)
removed.
*              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<1>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_91_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_9_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<3>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<3>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<3>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<3>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_101_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_10_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<4>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_141_xo<0>_SW0" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/N01" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_141_xo<0>" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_14_o" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0" (FF)
removed.
*            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<0>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_111_xo<0>" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_11_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<2>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<2>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<2>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<2>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_121_xo<0>" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_12_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<2>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[8]_WR_PNTR[9
]_XOR_1_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[8]_WR_PNTR[9]_XOR
_1_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<8>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_8" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<8>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_8" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<8>" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_121_xo<0>_SW0" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/N12" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<4>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<4>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[7]_WR_PNTR[8
]_XOR_2_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[7]_WR_PNTR[8]_XOR
_2_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<7>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_7" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<7>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_7" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<7>" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_111_xo<0>_SW0" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/N10" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[6]_WR_PNTR[7
]_XOR_3_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[6]_WR_PNTR[7]_XOR
_3_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<6>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_6" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<6>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_6" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<6>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<3>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<3>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<6>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<6>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6
]_XOR_4_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR
_4_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<5>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_5" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<5>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_5" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<5>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5
]_XOR_5_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR
_5_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<4>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_4" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<4>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_4" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<4>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<2>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<2>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4
]_XOR_6_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR
_6_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<3>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_3" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<3>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_3" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<3>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3
]_XOR_7_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR
_7_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<2>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_2" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<2>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_2" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<2>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<1>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<1>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<2>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_8_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_8_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<1>"
is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<9>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<4>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<4>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<9>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<9>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<8>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<8>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<7>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<3>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<3>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
3>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<7>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<7>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<6>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<6>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<2>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<2>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[2].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
2>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<6>111" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<6>11" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<5>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<4>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<4>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<1>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<1>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
1>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<3>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<3>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<2>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<2>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<2>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<1>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<0>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<0>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1
.m1" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
0>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_9_o_xo<0>1" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_9_o" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<1>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<1>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv1_INV_0
" (BUF) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv" is
sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o1" (ROM) removed.
                                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF)
removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1" (ROM)
removed.
                                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1" is sourceless
and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot_INV_0"
(BUF) removed.
                                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_d
pot" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_d
pot" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv1_INV_0
" (BUF) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv" is
sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>_rt" (ROM) removed.
                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>_rt" is sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>" (MUX) removed.
                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<3>" (XOR) removed.
                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<3>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3" (FF)
removed.
                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>" is
sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3" (FF)
removed.
                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>" is
sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[3]_RD_PNTR[4
]_XOR_62_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[3]_RD_PNTR[4]_XOR
_62_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3" (FF)
removed.
                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<3>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_3" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<3>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_3" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<3>" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_241_xo<0>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_24_o" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3" (FF)
removed.
                                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<3>" is
sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>_rt" (ROM) removed.
                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>_rt" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>" (MUX) removed.
                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<4>" (XOR) removed.
                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<4>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4" (FF)
removed.
                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<4>" is
sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4" (FF)
removed.
                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>" is
sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[4]_RD_PNTR[5
]_XOR_61_o_xo<0>1" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[4]_RD_PNTR[5]_XOR
_61_o" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4" (FF)
removed.
                                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<4>" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_4" (FF) removed.
                                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<4>" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_4" (FF) removed.
                                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<4>" is sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_231_xo<0>" (ROM) removed.
                                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_23_o" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4" (FF)
removed.
                                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>" is
sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>_rt" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>_rt" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>" (MUX) removed.
                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<5>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<5>" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5" (FF)
removed.
                                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>" is
sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5" (FF)
removed.
                                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<5>" is
sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[5]_RD_PNTR[6
]_XOR_60_o_xo<0>1" (ROM) removed.
                                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[5]_RD_PNTR[6]_XOR
_60_o" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5" (FF)
removed.
                                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<5>" is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_5" (FF) removed.
                                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_5" (FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<5>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_221_xo<0>" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_22_o" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<5>" is
sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>_rt" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>_rt" is sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>" (MUX) removed.
                                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<6>" (XOR) removed.
                                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<6>" is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6" (FF)
removed.
                                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6" (FF)
removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[6]_RD_PNTR[7
]_XOR_59_o_xo<0>1" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[6]_RD_PNTR[7]_XOR
_59_o" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<6>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_6" (FF) removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<6>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_6" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<6>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_211_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_21_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<6>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_221_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/N2"
is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_231_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/N4"
is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_241_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/N6"
is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_251_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/N8"
is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>_rt" (ROM) removed.
                                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>_rt" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>" (MUX) removed.
*The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<7>" (XOR) removed.
*  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<7>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>" is
sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7" (FF)
removed.
*      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[7]_RD_PNTR[8
]_XOR_58_o_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[7]_RD_PNTR[8]_XOR
_58_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<7>" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_7" (FF) removed.
*            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<7>" is sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_7" (FF) removed.
*              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<7>" is sourceless and has been removed.
*               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_201_xo<0>1" (ROM) removed.
*                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_20_o" is sourceless and has been removed.
*                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7" (FF)
removed.
*                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>" is
sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>_rt" (ROM) removed.
*      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>_rt" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>" (MUX) removed.
*        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<8>" (XOR) removed.
*          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<8>" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8" (FF)
removed.
*            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<8>" is
sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8" (FF)
removed.
*              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>" is
sourceless and has been removed.
*               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[8]_RD_PNTR[9
]_XOR_57_o_xo<0>1" (ROM) removed.
*                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[8]_RD_PNTR[9]_XOR
_57_o" is sourceless and has been removed.
*                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8" (FF)
removed.
*                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<8>" is sourceless and has been removed.
*                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_8" (FF) removed.
*                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<8>" is sourceless and has been removed.
*                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_8" (FF) removed.
*                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<8>" is sourceless and has been removed.
*                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_191_xo<0>1" (ROM) removed.
*                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_19_o" is sourceless and has been removed.
*                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8" (FF)
removed.
*                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<8>" is
sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>_rt" (ROM) removed.
*              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>_rt" is sourceless and has been removed.
*               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>" (MUX) removed.
*                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>" is sourceless and has been removed.
*                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<9>" (XOR) removed.
*                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<9>" is sourceless and has been removed.
*                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9" (FF)
removed.
*                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<9>" is
sourceless and has been removed.
*                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9" (FF)
removed.
*                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<9>" is
sourceless and has been removed.
*                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[9]_RD_PNTR[1
0]_XOR_56_o_xo<0>1" (ROM) removed.
*                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[9]_RD_PNTR[10]_XO
R_56_o" is sourceless and has been removed.
*                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9" (FF)
removed.
*                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<9>" is sourceless and has been removed.
*                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_9" (FF) removed.
*                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<9>" is sourceless and has been removed.
*                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_9" (FF) removed.
*                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<9>" is sourceless and has been removed.
*                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_18_o1" (ROM) removed.
*                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_18_o" is sourceless and has been removed.
*                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9" (FF)
removed.
*                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<9>" is
sourceless and has been removed.
*                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>_rt" (ROM) removed.
*                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>_rt" is sourceless and has been removed.
*                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>" (MUX) removed.
*                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>" is sourceless and has been removed.
*                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<10>" (XOR) removed.
*                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<10>" is sourceless and has been removed.
*                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10" (FF)
removed.
*                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<10>" is
sourceless and has been removed.
*                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10" (FF)
removed.
*                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<10>" is
sourceless and has been removed.
*                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[10]_RD_PNTR[
11]_XOR_55_o_xo<0>1" (ROM) removed.
*                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[10]_RD_PNTR[11]_X
OR_55_o" is sourceless and has been removed.
*                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10" (FF)
removed.
*                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<10>" is sourceless and has been removed.
*                                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_10" (FF) removed.
*                                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<10>" is sourceless and has been removed.
*                                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_10" (FF) removed.
*                                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<10>" is sourceless and has been removed.
*                                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_17_o1" (ROM) removed.
*                                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_17_o" is sourceless and has been removed.
*                                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10" (FF)
removed.
*                                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<10>" is
sourceless and has been removed.
*                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>_rt" (ROM) removed.
*                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>_rt" is sourceless and has been removed.
*                               Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>" (MUX) removed.
*                                The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>" is sourceless and has been removed.
*                                 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<11>" (XOR) removed.
*                                  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<11>" is sourceless and has been removed.
*                                   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11" (FF)
removed.
*                                    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<11>" is
sourceless and has been removed.
*                                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11" (FF)
removed.
*                                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>" is
sourceless and has been removed.
*                                       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11" (FF)
removed.
*                                        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<11>" is sourceless and has been removed.
*                                         Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_11" (FF) removed.
*                                          The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<11>" is sourceless and has been removed.
*                                           Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_11" (FF) removed.
*                                            The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<11>" is sourceless and has been removed.
*                                             Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11" (FF)
removed.
*                                              The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<11>" is
sourceless and has been removed.
*                                     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<11>_rt" (ROM) removed.
*                                      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<11>_rt" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>1" (ROM)
removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>" is
sourceless and has been removed.
The signal "DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/N1"
is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>" is sourceless
and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1" is sourceless and
has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2" is sourceless and
has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3" is sourceless and
has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" (FF) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>_rt" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>_rt" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_dpot"
(ROM) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_dpot"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_rstpot
" (ROM) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_rstpot
" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" is sourceless and has been
removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" is sourceless and has been
removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" is sourceless and has been
removed.
       Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is sourceless and has been
removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11" (ROM)
removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_regout_en" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<7>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_rd_en" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state<0
>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_F
SM_FFd1-In" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_
leaving_empty_fwft_OR_8_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FW
FT11_cepot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/DBITERR" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_M
UX_16_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_2" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<2>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_3" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<3>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_4" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<4>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_5" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<5>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<4>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<3>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<2>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_rd_en" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_d
pot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_6_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_7_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_8_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_9_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_14_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_15_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_16_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_17_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[3]_RD_PNTR[4]_XOR
_28_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[2]_RD_PNTR[3]_XOR
_29_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_30_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_31_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR
_1_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR
_2_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR
_3_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR
_4_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_5_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_6_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o2" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SstX5Reset/clockDomainCrossingReg
_0_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SstX5Reset/clockDomainCrossingReg
_1_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SstReset/clockDomainCrossingReg_0
_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SstReset/clockDomainCrossingReg_1
_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/comp1_GND_179_o_MUX_8_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" (FF) removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX
_1_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<
1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_3" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<3>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_2" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<2>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<
1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<
0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_
en_i1_cepot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count_d1_0_dpot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count[3]_GND_177_o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count[3]_GND_177_o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count[3]_GND_177_o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pn
tr_gc_asreg_last[3]_reduce_xor_6_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pn
tr_gc_asreg_last[3]_reduce_xor_7_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pn
tr_gc_asreg_last[3]_reduce_xor_8_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_asreg_last[3]_reduce_xor_11_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_asreg_last[3]_reduce_xor_12_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_asreg_last[3]_reduce_xor_13_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PN
TR[2]_RD_PNTR[3]_XOR_10_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PN
TR[1]_RD_PNTR[2]_XOR_11_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PN
TR[0]_RD_PNTR[1]_XOR_12_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PN
TR[2]_WR_PNTR[3]_XOR_1_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PN
TR[1]_WR_PNTR[2]_XOR_2_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PN
TR[0]_WR_PNTR[1]_XOR_3_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/fifoEmpty" is
sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/fifoEmpty_INV_5
08_o1_INV_0" (BUF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/fifoEmpty_INV_5
08_o" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_e
n_i1" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en" is sourceless and has
been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1_3" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1<3>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_3" (FF) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<3>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_3" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<3>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_3" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<3>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_3" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<3>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o11" (ROM) removed.
                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o1" is sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o14" (ROM) removed.
                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/comp1_GND_179_o_MUX_8_o" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" (FF) removed.
                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_fb_i" (FF) removed.
                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_fb_i" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_e
n_i1" (ROM) removed.
                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en" is sourceless and has
been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2_3" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2<3>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_3" (FF) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<3>" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_3" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<3>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_3" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<3>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_3" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<3>" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o1" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o1" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o4" (ROM) removed.
                                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/ram_empty_i" (FF) removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/ram_empty_fb_i" (FF) removed.
                                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/ram_empty_fb_i" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_
en1" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_
en" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o2" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o2" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o3" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o3" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_6_o1" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_6_o" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_2" (FF) removed.
                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<2>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_7_o1" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_7_o" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_1" (FF) removed.
                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<1>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_81_xo<0>1" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_8_o" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_0" (FF) removed.
                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<0>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_W
R_PNTR[2]_WR_PNTR[3]_XOR_1_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNT
R[2]_WR_PNTR[3]_XOR_1_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_2" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<2>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_2" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<2>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_2" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2<2>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_W
R_PNTR[1]_WR_PNTR[2]_XOR_2_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNT
R[1]_WR_PNTR[2]_XOR_2_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_1" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<1>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_1" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<1>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_1" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<1>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2_1" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2<1>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_W
R_PNTR[0]_WR_PNTR[1]_XOR_3_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNT
R[0]_WR_PNTR[1]_XOR_3_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_0" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<0>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_0" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<0>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_0" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<0>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_3" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<3>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_1" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<1>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_3" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count<3>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o13" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o12" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Ma
dd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<3>11" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count[3]_GND_177_o_add_0_OUT<3>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count<2>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Ma
dd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<2>11" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count[3]_GND_177_o_add_0_OUT<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_1" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count<1>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o12" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o11" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Ma
dd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<1>11" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count[3]_GND_177_o_add_0_OUT<1>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_e
n_i1_cepot_INV_0" (BUF) removed.
                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_e
n_i1_cepot" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_0" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<0>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_0_dpot" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_0_dpot" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_
plus1<0>_inv1_INV_0" (BUF) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_
plus1<0>_inv" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_11_o1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_11_o" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_2" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<2>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_12_o1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_12_o" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_1" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<1>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_131_xo<0>1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_13_o" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_0" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<0>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_R
D_PNTR[2]_RD_PNTR[3]_XOR_10_o_xo<0>1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNT
R[2]_RD_PNTR[3]_XOR_10_o" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_2" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<2>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_2" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<2>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_2" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<2>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1_2" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1<2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_R
D_PNTR[1]_RD_PNTR[2]_XOR_11_o_xo<0>1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNT
R[1]_RD_PNTR[2]_XOR_11_o" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_1" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<1>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<1>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1<1>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_R
D_PNTR[0]_RD_PNTR[1]_XOR_12_o_xo<0>1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNT
R[0]_RD_PNTR[1]_XOR_12_o" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_0" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_3" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<3>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<3>11" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count[3]_GND_170_o_add_0_OUT<3>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_2" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<2>11" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count[3]_GND_170_o_add_0_OUT<2>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<1>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<1>11" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count[3]_GND_170_o_add_0_OUT<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_0" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<0>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<0>11_INV_0" (BUF) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_
plus1<0>_inv" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i1" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mmux_r_state[1]
_X_132_o_wide_mux_22_OUT41" (ROM) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_state[1]_X_13
2_o_wide_mux_22_OUT<3>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_bitCount_3"
(SFF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_bitCount<3>"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mmux_r_state[1]
_X_132_o_wide_mux_22_OUT21" (ROM) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_state[1]_X_13
2_o_wide_mux_22_OUT<1>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_bitCount_1"
(SFF) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_bitCount<1>"
is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/_n0118_inv11"
(ROM) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1-In1" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord_0"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord<0>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord_1"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord<1>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord_2"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord<2>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord_3"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord<3>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord_4"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord<4>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord_5"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord<5>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord_6"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord<6>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord_7"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord<7>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord_8"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord<8>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord_9"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWord<9>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount_0"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount<0>"
is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<0>" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<0>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<0>" (MUX) removed.
                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<0>" is sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<1>" (MUX) removed.
                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<1>" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<2>" (MUX) removed.
                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<2>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<3>" (MUX) removed.
                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<3>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<4>" (MUX) removed.
                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<4>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<5>" (MUX) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<5>" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<6>" (MUX) removed.
                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<6>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<7>" (XOR) removed.
                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt7" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount_7"
(SFF) removed.
                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount<7>"
is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<1>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<1>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<1>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt1" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount_1"
(SFF) removed.
                                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount<1>"
is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<2>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<2>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<2>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt2" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount_2"
(SFF) removed.
                                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount<2>"
is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<3>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<3>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<3>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt3" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount_3"
(SFF) removed.
                                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount<3>"
is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<6>" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<6>" is sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<6>" (XOR) removed.
                                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt6" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount_6"
(SFF) removed.
                                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount<6>"
is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<4>" (ROM) removed.
                                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<4>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<4>" (XOR) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt4" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount_4"
(SFF) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount<4>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<7>" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<7>" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount[15]
_GND_363_o_LessThan_10_o_inv_inv21" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount[15]
_GND_363_o_LessThan_10_o_inv_inv" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<0>" (XOR) removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1-In1" (ROM) removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1-In" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1" (SFF) removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_flip_rstpot"
(ROM) removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_flip_rstpot"
is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_flip" (SFF)
removed.
*      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_flip" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT101" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<9>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT91" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<8>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT81" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<7>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT71" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<6>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT61" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<5>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT51" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<4>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT41" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<3>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT31" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<2>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT21" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<1>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT11" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<0>" is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<5>" (ROM) removed.
                                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<5>" (XOR) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt5" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount_5"
(SFF) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_slipCount<5>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWrite"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_dataWrite" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/Mmux_r_state[1]
_X_132_o_wide_mux_22_OUT31" (ROM) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_state[1]_X_13
2_o_wide_mux_22_OUT<2>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_bitCount_2"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_bitCount<2>"
is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/_n0131_inv1_SW0
" (ROM) removed.
              The signal "DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/N01"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/serialDataInRis
ing" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/risingWord_0"
(SFF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/risingWord<0>"
is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/risingWord_1"
(SFF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/risingWord<1>"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/risingWord_2"
(SFF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/risingWord<2>"
is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/risingWord_3"
(SFF) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/risingWord<3>"
is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/risingWord_4"
(SFF) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/risingWord<4>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord_8"
(FF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord<8>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord_6"
(FF) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord<6>" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord_4"
(FF) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord<4>" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord_2"
(FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord<2>" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord_0"
(FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord<0>" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/serialDataInFal
ling" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/fallingWord_0"
(SFF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/fallingWord<0>"
is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/fallingWord_1"
(SFF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/fallingWord<1>"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/fallingWord_2"
(SFF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/fallingWord<2>"
is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/fallingWord_3"
(SFF) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/fallingWord<3>"
is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/fallingWord_4"
(SFF) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/fallingWord<4>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord_9"
(FF) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord<9>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord_7"
(FF) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord<7>" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord_5"
(FF) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord<5>" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord_3"
(FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord<3>" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord_1"
(FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/dataWord<1>" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/sstX5Clk_INV_49
7_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_bitCount<0>"
is sourceless and has been removed.
The signal "DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/N0"
is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
2" (SFF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
2" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<9>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<8>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<7>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/N1" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
(FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
(FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
(FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" (FF)
removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_
2_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1" (FF)
removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2" (FF)
removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1" (ROM)
removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb" is sourceless
and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o
_MUX_2_o11" (ROM) removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_
1_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" (FF)
removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" (FF)
removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1" (ROM)
removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is sourceless
and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o
_MUX_1_o11" (ROM) removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gb
mga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<7>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<6>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<5>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<4>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<3>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<2>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<1>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<0>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is
sourceless and has been removed.
The signal "DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/N0"
is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1
.m1" (MUX) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[1].gms
.ms" (MUX) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[2].gms
.ms" (MUX) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms
.ms" (MUX) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
3>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms
.ms" (MUX) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
4>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[5].gms
.ms" (MUX) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0" is
sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1
.m1" (MUX) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[1].gms
.ms" (MUX) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[2].gms
.ms" (MUX) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms
.ms" (MUX) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
3>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms
.ms" (MUX) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
4>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[5].gms
.ms" (MUX) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1" is
sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>" (MUX) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<1>" (XOR) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1" (FF)
removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1" (FF)
removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>1" (ROM)
removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2
]_XOR_64_o_xo<0>1" (ROM) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_64_o" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF)
removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_1" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_1" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1
]_XOR_65_o_xo<0>1" (ROM) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_65_o" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF)
removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_0" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_0" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>_rt" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>_rt" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>" (MUX) removed.
          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<2>" (XOR) removed.
            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<2>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2" (FF)
removed.
              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>" is
sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2" (FF)
removed.
                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>" is
sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<1>1" (ROM)
removed.
                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<1>" is
sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[2]_RD_PNTR[3
]_XOR_63_o_xo<0>1" (ROM) removed.
                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[2]_RD_PNTR[3]_XOR
_63_o" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2" (FF)
removed.
                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<2>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_2" (FF) removed.
                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<2>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_251_xo<0>" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_25_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2" (FF)
removed.
                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>" is
sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>1" (ROM)
removed.
                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>" is
sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1
.m1" (MUX) removed.
                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
0>" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms
.ms" (MUX) removed.
                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
1>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[2].gms
.ms" (MUX) removed.
                                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
2>" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms
.ms" (MUX) removed.
                                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
3>" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms
.ms" (MUX) removed.
                                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1" is
sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_20
8_o_MUX_39_o11" (ROM) removed.
                                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_208_o_M
UX_39_o" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
(FF) removed.
                                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i" is
sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1" (ROM)
removed.
                                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_wr_en" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<9>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<9>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_9" (FF) removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<9>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_9" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<9>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9" (FF)
removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<9>" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<5>1" (ROM)
removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<5>" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<5>1" (ROM)
removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<5>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_6_o1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_6_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_7_o1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_7_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<7>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<4>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<4>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<4>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<4>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_81_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_8_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<6>" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_131_xo<0>" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_13_o" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1" (FF)
removed.
*            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<1>" is
sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<1>1" (ROM)
removed.
*              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<1>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_91_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_9_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<3>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<3>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<3>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<3>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_101_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_10_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<4>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_141_xo<0>_SW0" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/N01" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_141_xo<0>" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_14_o" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0" (FF)
removed.
*            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<0>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_111_xo<0>" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_11_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<2>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<2>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<2>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<2>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_121_xo<0>" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_12_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<2>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[8]_WR_PNTR[9
]_XOR_1_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[8]_WR_PNTR[9]_XOR
_1_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<8>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_8" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<8>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_8" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<8>" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_121_xo<0>_SW0" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/N12" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<4>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<4>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[7]_WR_PNTR[8
]_XOR_2_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[7]_WR_PNTR[8]_XOR
_2_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<7>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_7" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<7>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_7" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<7>" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_111_xo<0>_SW0" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/N10" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[6]_WR_PNTR[7
]_XOR_3_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[6]_WR_PNTR[7]_XOR
_3_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<6>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_6" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<6>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_6" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<6>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<3>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<3>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<6>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<6>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6
]_XOR_4_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR
_4_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<5>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_5" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<5>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_5" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<5>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5
]_XOR_5_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR
_5_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<4>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_4" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<4>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_4" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<4>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<2>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<2>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4
]_XOR_6_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR
_6_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<3>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_3" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<3>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_3" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<3>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3
]_XOR_7_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR
_7_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<2>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_2" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<2>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_2" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<2>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<1>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<1>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<2>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_8_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_8_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<1>"
is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<9>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<4>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<4>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<9>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<9>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<8>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<8>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<7>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<3>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<3>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
3>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<7>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<7>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<6>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<6>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<2>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<2>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[2].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
2>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<6>111" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<6>11" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<5>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<4>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<4>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<1>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<1>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
1>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<3>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<3>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<2>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<2>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<2>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<1>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<0>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<0>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1
.m1" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
0>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_9_o_xo<0>1" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_9_o" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<1>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<1>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv1_INV_0
" (BUF) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv" is
sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o1" (ROM) removed.
                                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF)
removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1" (ROM)
removed.
                                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1" is sourceless
and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot_INV_0"
(BUF) removed.
                                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_d
pot" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_d
pot" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv1_INV_0
" (BUF) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv" is
sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>_rt" (ROM) removed.
                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>_rt" is sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>" (MUX) removed.
                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<3>" (XOR) removed.
                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<3>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3" (FF)
removed.
                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>" is
sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3" (FF)
removed.
                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>" is
sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[3]_RD_PNTR[4
]_XOR_62_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[3]_RD_PNTR[4]_XOR
_62_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3" (FF)
removed.
                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<3>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_3" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<3>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_3" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<3>" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_241_xo<0>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_24_o" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3" (FF)
removed.
                                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<3>" is
sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>_rt" (ROM) removed.
                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>_rt" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>" (MUX) removed.
                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<4>" (XOR) removed.
                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<4>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4" (FF)
removed.
                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<4>" is
sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4" (FF)
removed.
                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>" is
sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[4]_RD_PNTR[5
]_XOR_61_o_xo<0>1" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[4]_RD_PNTR[5]_XOR
_61_o" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4" (FF)
removed.
                                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<4>" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_4" (FF) removed.
                                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<4>" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_4" (FF) removed.
                                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<4>" is sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_231_xo<0>" (ROM) removed.
                                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_23_o" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4" (FF)
removed.
                                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>" is
sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>_rt" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>_rt" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>" (MUX) removed.
                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<5>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<5>" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5" (FF)
removed.
                                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>" is
sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5" (FF)
removed.
                                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<5>" is
sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[5]_RD_PNTR[6
]_XOR_60_o_xo<0>1" (ROM) removed.
                                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[5]_RD_PNTR[6]_XOR
_60_o" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5" (FF)
removed.
                                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<5>" is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_5" (FF) removed.
                                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_5" (FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<5>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_221_xo<0>" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_22_o" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<5>" is
sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>_rt" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>_rt" is sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>" (MUX) removed.
                                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<6>" (XOR) removed.
                                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<6>" is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6" (FF)
removed.
                                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6" (FF)
removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[6]_RD_PNTR[7
]_XOR_59_o_xo<0>1" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[6]_RD_PNTR[7]_XOR
_59_o" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<6>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_6" (FF) removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<6>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_6" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<6>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_211_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_21_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<6>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_221_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/N2"
is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_231_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/N4"
is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_241_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/N6"
is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_251_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/N8"
is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>_rt" (ROM) removed.
                                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>_rt" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>" (MUX) removed.
*The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<7>" (XOR) removed.
*  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<7>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>" is
sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7" (FF)
removed.
*      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[7]_RD_PNTR[8
]_XOR_58_o_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[7]_RD_PNTR[8]_XOR
_58_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<7>" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_7" (FF) removed.
*            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<7>" is sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_7" (FF) removed.
*              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<7>" is sourceless and has been removed.
*               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_201_xo<0>1" (ROM) removed.
*                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_20_o" is sourceless and has been removed.
*                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7" (FF)
removed.
*                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>" is
sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>_rt" (ROM) removed.
*      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>_rt" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>" (MUX) removed.
*        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<8>" (XOR) removed.
*          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<8>" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8" (FF)
removed.
*            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<8>" is
sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8" (FF)
removed.
*              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>" is
sourceless and has been removed.
*               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[8]_RD_PNTR[9
]_XOR_57_o_xo<0>1" (ROM) removed.
*                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[8]_RD_PNTR[9]_XOR
_57_o" is sourceless and has been removed.
*                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8" (FF)
removed.
*                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<8>" is sourceless and has been removed.
*                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_8" (FF) removed.
*                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<8>" is sourceless and has been removed.
*                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_8" (FF) removed.
*                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<8>" is sourceless and has been removed.
*                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_191_xo<0>1" (ROM) removed.
*                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_19_o" is sourceless and has been removed.
*                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8" (FF)
removed.
*                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<8>" is
sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>_rt" (ROM) removed.
*              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>_rt" is sourceless and has been removed.
*               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>" (MUX) removed.
*                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>" is sourceless and has been removed.
*                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<9>" (XOR) removed.
*                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<9>" is sourceless and has been removed.
*                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9" (FF)
removed.
*                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<9>" is
sourceless and has been removed.
*                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9" (FF)
removed.
*                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<9>" is
sourceless and has been removed.
*                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[9]_RD_PNTR[1
0]_XOR_56_o_xo<0>1" (ROM) removed.
*                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[9]_RD_PNTR[10]_XO
R_56_o" is sourceless and has been removed.
*                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9" (FF)
removed.
*                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<9>" is sourceless and has been removed.
*                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_9" (FF) removed.
*                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<9>" is sourceless and has been removed.
*                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_9" (FF) removed.
*                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<9>" is sourceless and has been removed.
*                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_18_o1" (ROM) removed.
*                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_18_o" is sourceless and has been removed.
*                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9" (FF)
removed.
*                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<9>" is
sourceless and has been removed.
*                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>_rt" (ROM) removed.
*                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>_rt" is sourceless and has been removed.
*                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>" (MUX) removed.
*                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>" is sourceless and has been removed.
*                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<10>" (XOR) removed.
*                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<10>" is sourceless and has been removed.
*                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10" (FF)
removed.
*                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<10>" is
sourceless and has been removed.
*                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10" (FF)
removed.
*                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<10>" is
sourceless and has been removed.
*                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[10]_RD_PNTR[
11]_XOR_55_o_xo<0>1" (ROM) removed.
*                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[10]_RD_PNTR[11]_X
OR_55_o" is sourceless and has been removed.
*                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10" (FF)
removed.
*                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<10>" is sourceless and has been removed.
*                                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_10" (FF) removed.
*                                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<10>" is sourceless and has been removed.
*                                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_10" (FF) removed.
*                                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<10>" is sourceless and has been removed.
*                                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_17_o1" (ROM) removed.
*                                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_17_o" is sourceless and has been removed.
*                                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10" (FF)
removed.
*                                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<10>" is
sourceless and has been removed.
*                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>_rt" (ROM) removed.
*                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>_rt" is sourceless and has been removed.
*                               Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>" (MUX) removed.
*                                The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>" is sourceless and has been removed.
*                                 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<11>" (XOR) removed.
*                                  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<11>" is sourceless and has been removed.
*                                   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11" (FF)
removed.
*                                    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<11>" is
sourceless and has been removed.
*                                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11" (FF)
removed.
*                                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>" is
sourceless and has been removed.
*                                       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11" (FF)
removed.
*                                        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<11>" is sourceless and has been removed.
*                                         Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_11" (FF) removed.
*                                          The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<11>" is sourceless and has been removed.
*                                           Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_11" (FF) removed.
*                                            The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<11>" is sourceless and has been removed.
*                                             Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11" (FF)
removed.
*                                              The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<11>" is
sourceless and has been removed.
*                                     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<11>_rt" (ROM) removed.
*                                      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<11>_rt" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>1" (ROM)
removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>" is
sourceless and has been removed.
The signal "DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/N1"
is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>" is sourceless
and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1" is sourceless and
has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2" is sourceless and
has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3" is sourceless and
has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" (FF) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>_rt" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>_rt" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_dpot"
(ROM) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_dpot"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_rstpot
" (ROM) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_rstpot
" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" is sourceless and has been
removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" is sourceless and has been
removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" is sourceless and has been
removed.
       Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is sourceless and has been
removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11" (ROM)
removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_regout_en" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<7>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_rd_en" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state<0
>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_F
SM_FFd1-In" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_
leaving_empty_fwft_OR_8_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FW
FT11_cepot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/DBITERR" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_M
UX_16_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_2" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<2>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_3" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<3>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_4" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<4>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_5" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<5>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<4>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<3>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<2>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_rd_en" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_d
pot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_6_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_7_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_8_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_9_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_14_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_15_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_16_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_17_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[3]_RD_PNTR[4]_XOR
_28_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[2]_RD_PNTR[3]_XOR
_29_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_30_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_31_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR
_1_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR
_2_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR
_3_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR
_4_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_5_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_6_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o2" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SstX5Reset/clockDomainCrossingReg
_0_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SstX5Reset/clockDomainCrossingReg
_1_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SstReset/clockDomainCrossingReg_0
_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SstReset/clockDomainCrossingReg_1
_glue_set" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/comp1_GND_179_o_MUX_8_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" (FF) removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX
_1_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<
1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_3" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<3>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_2" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<2>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<
1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<
0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_
en_i1_cepot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count_d1_0_dpot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count[3]_GND_177_o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count[3]_GND_177_o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/g
ic0.gc0.count[3]_GND_177_o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].wr_stg_inst/Q_reg<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[1].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync
_stage[2].rd_stg_inst/Q_reg<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pn
tr_gc_asreg_last[3]_reduce_xor_6_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pn
tr_gc_asreg_last[3]_reduce_xor_7_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pn
tr_gc_asreg_last[3]_reduce_xor_8_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_asreg_last[3]_reduce_xor_11_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_asreg_last[3]_reduce_xor_12_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pn
tr_gc_asreg_last[3]_reduce_xor_13_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PN
TR[2]_RD_PNTR[3]_XOR_10_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PN
TR[1]_RD_PNTR[2]_XOR_11_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PN
TR[0]_RD_PNTR[1]_XOR_12_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PN
TR[2]_WR_PNTR[3]_XOR_1_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PN
TR[1]_WR_PNTR[2]_XOR_2_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PN
TR[0]_WR_PNTR[1]_XOR_3_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/fifoEmpty" is
sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/fifoEmpty_INV_5
08_o1_INV_0" (BUF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/fifoEmpty_INV_5
08_o" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_e
n_i1" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en" is sourceless and has
been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1_3" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1<3>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_3" (FF) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<3>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_3" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<3>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_3" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<3>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_3" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<3>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o11" (ROM) removed.
                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o1" is sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o14" (ROM) removed.
                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/comp1_GND_179_o_MUX_8_o" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" (FF) removed.
                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_fb_i" (FF) removed.
                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_fb_i" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_e
n_i1" (ROM) removed.
                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en" is sourceless and has
been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2_3" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2<3>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_3" (FF) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<3>" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_3" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<3>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_3" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<3>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_3" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<3>" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o1" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o1" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o4" (ROM) removed.
                                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/ram_empty_i" (FF) removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/ram_empty_fb_i" (FF) removed.
                                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/ram_empty_fb_i" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_
en1" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_
en" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o2" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o2" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o3" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rst
s/comp0_comp1_OR_6_o3" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_6_o1" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_6_o" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_2" (FF) removed.
                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<2>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_7_o1" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_7_o" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_1" (FF) removed.
                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<1>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_81_xo<0>1" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_asreg_last[3]_reduce_xor_8_o" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin_0" (FF) removed.
                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_bin<0>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_W
R_PNTR[2]_WR_PNTR[3]_XOR_1_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNT
R[2]_WR_PNTR[3]_XOR_1_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_2" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<2>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_2" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<2>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_2" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2<2>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_W
R_PNTR[1]_WR_PNTR[2]_XOR_2_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNT
R[1]_WR_PNTR[2]_XOR_2_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_1" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<1>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_1" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<1>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_1" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<1>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2_1" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d2<1>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_W
R_PNTR[0]_WR_PNTR[1]_XOR_3_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNT
R[0]_WR_PNTR[1]_XOR_3_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pnt
r_gc_0" (FF) removed.
                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/D<0>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].rd_stg_inst/Q_reg_0" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/D<0>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg_0" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].rd_stg_inst/Q_reg<0>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_3" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<3>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_1" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<1>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_3" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count<3>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o13" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o12" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Ma
dd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<3>11" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count[3]_GND_177_o_add_0_OUT<3>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count<2>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Ma
dd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<2>11" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count[3]_GND_177_o_add_0_OUT<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_1" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count<1>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o12" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/Mmux_comp1_GND_179_o_MUX_8_o11" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Ma
dd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<1>11" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count[3]_GND_177_o_add_0_OUT<1>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_e
n_i1_cepot_INV_0" (BUF) removed.
                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_e
n_i1_cepot" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_0" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1<0>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_0_dpot" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gi
c0.gc0.count_d1_0_dpot" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_
plus1<0>_inv1_INV_0" (BUF) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_
plus1<0>_inv" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_11_o1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_11_o" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_2" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<2>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_12_o1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_12_o" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_1" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<1>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_131_xo<0>1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_asreg_last[3]_reduce_xor_13_o" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin_0" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_bin<0>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_R
D_PNTR[2]_RD_PNTR[3]_XOR_10_o_xo<0>1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNT
R[2]_RD_PNTR[3]_XOR_10_o" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_2" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<2>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_2" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<2>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_2" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<2>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1_2" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1<2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_R
D_PNTR[1]_RD_PNTR[2]_XOR_11_o_xo<0>1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNT
R[1]_RD_PNTR[2]_XOR_11_o" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_1" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<1>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<1>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_d1<1>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_R
D_PNTR[0]_RD_PNTR[1]_XOR_12_o_xo<0>1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNT
R[0]_RD_PNTR[1]_XOR_12_o" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pnt
r_gc_0" (FF) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_
stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_3" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<3>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<3>11" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count[3]_GND_170_o_add_0_OUT<3>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_2" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<2>11" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count[3]_GND_170_o_add_0_OUT<2>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<1>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<1>11" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count[3]_GND_170_o_add_0_OUT<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count_0" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc
0.count<0>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Ma
dd_gc0.count[3]_GND_170_o_add_0_OUT_xor<0>11_INV_0" (BUF) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_
plus1<0>_inv" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i1" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mmux_r_state[1]
_X_132_o_wide_mux_22_OUT41" (ROM) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_state[1]_X_13
2_o_wide_mux_22_OUT<3>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_bitCount_3"
(SFF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_bitCount<3>"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mmux_r_state[1]
_X_132_o_wide_mux_22_OUT21" (ROM) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_state[1]_X_13
2_o_wide_mux_22_OUT<1>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_bitCount_1"
(SFF) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_bitCount<1>"
is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/_n0118_inv11"
(ROM) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1-In1" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord_0"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord<0>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord_1"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord<1>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord_2"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord<2>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord_3"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord<3>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord_4"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord<4>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord_5"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord<5>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord_6"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord<6>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord_7"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord<7>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord_8"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord<8>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord_9"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWord<9>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount_0"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount<0>"
is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<0>" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<0>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<0>" (MUX) removed.
                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<0>" is sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<1>" (MUX) removed.
                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<1>" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<2>" (MUX) removed.
                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<2>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<3>" (MUX) removed.
                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<3>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<4>" (MUX) removed.
                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<4>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<5>" (MUX) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<5>" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<6>" (MUX) removed.
                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_cy<6>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<7>" (XOR) removed.
                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt7" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount_7"
(SFF) removed.
                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount<7>"
is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<1>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<1>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<1>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt1" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount_1"
(SFF) removed.
                                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount<1>"
is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<2>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<2>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<2>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt2" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount_2"
(SFF) removed.
                                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount<2>"
is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<3>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<3>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<3>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt3" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount_3"
(SFF) removed.
                                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount<3>"
is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<6>" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<6>" is sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<6>" (XOR) removed.
                                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt6" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount_6"
(SFF) removed.
                                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount<6>"
is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<4>" (ROM) removed.
                                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<4>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<4>" (XOR) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt4" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount_4"
(SFF) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount<4>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<7>" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<7>" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount[15]
_GND_363_o_LessThan_10_o_inv_inv21" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount[15]
_GND_363_o_LessThan_10_o_inv_inv" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<0>" (XOR) removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1-In1" (ROM) removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1-In" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
1" (SFF) removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_flip_rstpot"
(ROM) removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_flip_rstpot"
is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_flip" (SFF)
removed.
*      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_flip" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT101" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<9>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT91" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<8>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT81" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<7>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT71" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<6>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT61" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<5>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT51" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<4>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT41" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<3>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT31" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<2>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT21" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<1>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mmux_dataWordFl
ipped[9]_dataWord[9]_mux_8_OUT11" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWordFlipped
[9]_dataWord[9]_mux_8_OUT<0>" is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<5>" (ROM) removed.
                                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_lut<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt_xor<5>" (XOR) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mcount_r_slipCo
unt5" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount_5"
(SFF) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_slipCount<5>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWrite"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_dataWrite" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/Mmux_r_state[1]
_X_132_o_wide_mux_22_OUT31" (ROM) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_state[1]_X_13
2_o_wide_mux_22_OUT<2>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_bitCount_2"
(SFF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_bitCount<2>"
is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/_n0131_inv1_SW0
" (ROM) removed.
              The signal "DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/N01"
is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/serialDataInRis
ing" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/risingWord_0"
(SFF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/risingWord<0>"
is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/risingWord_1"
(SFF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/risingWord<1>"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/risingWord_2"
(SFF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/risingWord<2>"
is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/risingWord_3"
(SFF) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/risingWord<3>"
is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/risingWord_4"
(SFF) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/risingWord<4>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord_8"
(FF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord<8>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord_6"
(FF) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord<6>" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord_4"
(FF) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord<4>" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord_2"
(FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord<2>" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord_0"
(FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord<0>" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/serialDataInFal
ling" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/fallingWord_0"
(SFF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/fallingWord<0>"
is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/fallingWord_1"
(SFF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/fallingWord<1>"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/fallingWord_2"
(SFF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/fallingWord<2>"
is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/fallingWord_3"
(SFF) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/fallingWord<3>"
is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/fallingWord_4"
(SFF) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/fallingWord<4>"
is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord_9"
(FF) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord<9>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord_7"
(FF) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord<7>" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord_5"
(FF) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord<5>" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord_3"
(FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord<3>" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord_1"
(FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/dataWord<1>" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/sstX5Clk_INV_49
7_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_bitCount<0>"
is sourceless and has been removed.
The signal "DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/N0"
is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
2" (SFF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/r_state_FSM_FFd
2" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<9>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<8>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<7>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/dout<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/N1" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0
>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
(FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
(FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
(FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" (FF)
removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_
2_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1" (FF)
removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2" (FF)
removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1" (ROM)
removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb" is sourceless
and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o
_MUX_2_o11" (ROM) removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_
1_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" (FF)
removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" is
sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" (FF)
removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1" (ROM)
removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is sourceless
and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o
_MUX_1_o11" (ROM) removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gb
mga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<7>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<6>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<5>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<4>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<3>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<2>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<1>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i<0>" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is
sourceless and has been removed.
The signal "DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/N0"
is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1
.m1" (MUX) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[1].gms
.ms" (MUX) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[2].gms
.ms" (MUX) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms
.ms" (MUX) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
3>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms
.ms" (MUX) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<
4>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[5].gms
.ms" (MUX) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0" is
sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o1" (ROM) removed.
              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1
.m1" (MUX) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[1].gms
.ms" (MUX) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[2].gms
.ms" (MUX) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
2>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms
.ms" (MUX) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
3>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms
.ms" (MUX) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<
4>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[5].gms
.ms" (MUX) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1" is
sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>" (MUX) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<1>" (XOR) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1" (FF)
removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>" is
sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1" (FF)
removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>1" (ROM)
removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>" is
sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2
]_XOR_64_o_xo<0>1" (ROM) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_64_o" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF)
removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_1" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_1" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1
]_XOR_65_o_xo<0>1" (ROM) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_65_o" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF)
removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_0" (FF) removed.
              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_0" (FF) removed.
                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>_rt" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>_rt" is sourceless and has been removed.
         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>" (MUX) removed.
          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<1>" is sourceless and has been removed.
           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<2>" (XOR) removed.
            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<2>" is sourceless and has been removed.
             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2" (FF)
removed.
              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>" is
sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2" (FF)
removed.
                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>" is
sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<1>1" (ROM)
removed.
                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<1>" is
sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[2]_RD_PNTR[3
]_XOR_63_o_xo<0>1" (ROM) removed.
                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[2]_RD_PNTR[3]_XOR
_63_o" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2" (FF)
removed.
                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<2>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_2" (FF) removed.
                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<2>" is sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_2" (FF) removed.
                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<2>" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_251_xo<0>" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_25_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2" (FF)
removed.
                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>" is
sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>1" (ROM)
removed.
                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>" is
sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1
.m1" (MUX) removed.
                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
0>" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms
.ms" (MUX) removed.
                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
1>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[2].gms
.ms" (MUX) removed.
                                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
2>" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms
.ms" (MUX) removed.
                                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<
3>" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms
.ms" (MUX) removed.
                                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1" is
sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_20
8_o_MUX_39_o11" (ROM) removed.
                                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_208_o_M
UX_39_o" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
(FF) removed.
                                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i" is
sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1" (ROM)
removed.
                                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_wr_en" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<9>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<9>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_9" (FF) removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<9>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_9" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<9>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9" (FF)
removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<9>" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<5>1" (ROM)
removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<5>" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<5>1" (ROM)
removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<5>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_6_o1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_6_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_7_o1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_7_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<7>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<4>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<4>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<4>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<4>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_81_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_8_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<6>" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_131_xo<0>" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_13_o" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1" (FF)
removed.
*            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<1>" is
sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<1>1" (ROM)
removed.
*              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<1>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_91_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_9_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<3>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<3>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<3>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<3>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_101_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_10_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<4>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_141_xo<0>_SW0" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/N01" is
sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_141_xo<0>" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_14_o" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0" (FF)
removed.
*            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<0>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_111_xo<0>" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_11_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<2>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<2>" is
sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<2>1" (ROM)
removed.
*            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<2>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_121_xo<0>" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_12_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<2>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[8]_WR_PNTR[9
]_XOR_1_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[8]_WR_PNTR[9]_XOR
_1_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<8>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_8" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<8>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_8" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<8>" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_121_xo<0>_SW0" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/N12" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<4>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<4>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[7]_WR_PNTR[8
]_XOR_2_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[7]_WR_PNTR[8]_XOR
_2_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<7>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_7" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<7>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_7" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<7>" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_
reduce_xor_111_xo<0>_SW0" (ROM) removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/N10" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[6]_WR_PNTR[7
]_XOR_3_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[6]_WR_PNTR[7]_XOR
_3_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<6>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_6" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<6>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_6" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<6>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<3>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<3>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<6>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<6>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6
]_XOR_4_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR
_4_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<5>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_5" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<5>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_5" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<5>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5
]_XOR_5_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR
_5_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<4>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_4" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<4>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_4" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<4>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<2>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<2>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4
]_XOR_6_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR
_6_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<3>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_3" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<3>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_3" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<3>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3
]_XOR_7_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR
_7_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<2>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_2" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<2>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_2" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<2>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<1>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<1>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<2>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
(FF) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>"
is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_8_o_xo<0>1" (ROM) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_8_o" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<1>"
is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<9>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<4>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<4>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<9>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<9>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<8>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<8>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<7>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<3>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<3>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
3>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<7>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<7>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<6>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<6>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<2>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<2>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[2].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
2>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<6>111" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<6>11" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<5>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<4>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<4>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<1>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<1>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms
.ms" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
1>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<3>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<3>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<2>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<2>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<2>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<1>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<0>1" (ROM)
removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<0>" is
sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1
.m1" (MUX) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<
0>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_9_o_xo<0>1" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_9_o" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9
]_GND_206_o_add_0_OUT_xor<1>11" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND
_206_o_add_0_OUT<1>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv1_INV_0
" (BUF) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv" is
sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o1" (ROM) removed.
                                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF)
removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1" (ROM)
removed.
                                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1" is sourceless
and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot_INV_0"
(BUF) removed.
                                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
(FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>"
is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_d
pot" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_d
pot" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv1_INV_0
" (BUF) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv" is
sourceless and has been removed.
               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>_rt" (ROM) removed.
                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>_rt" is sourceless and has been removed.
                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>" (MUX) removed.
                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<2>" is sourceless and has been removed.
                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<3>" (XOR) removed.
                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<3>" is sourceless and has been removed.
                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3" (FF)
removed.
                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>" is
sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3" (FF)
removed.
                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>" is
sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[3]_RD_PNTR[4
]_XOR_62_o_xo<0>1" (ROM) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[3]_RD_PNTR[4]_XOR
_62_o" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3" (FF)
removed.
                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<3>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_3" (FF) removed.
                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<3>" is sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_3" (FF) removed.
                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<3>" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_241_xo<0>" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_24_o" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3" (FF)
removed.
                                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<3>" is
sourceless and has been removed.
                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>_rt" (ROM) removed.
                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>_rt" is sourceless and has been removed.
                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>" (MUX) removed.
                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<3>" is sourceless and has been removed.
                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<4>" (XOR) removed.
                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<4>" is sourceless and has been removed.
                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4" (FF)
removed.
                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<4>" is
sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4" (FF)
removed.
                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>" is
sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[4]_RD_PNTR[5
]_XOR_61_o_xo<0>1" (ROM) removed.
                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[4]_RD_PNTR[5]_XOR
_61_o" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4" (FF)
removed.
                                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<4>" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_4" (FF) removed.
                                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<4>" is sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_4" (FF) removed.
                                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<4>" is sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_231_xo<0>" (ROM) removed.
                                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_23_o" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4" (FF)
removed.
                                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>" is
sourceless and has been removed.
                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>_rt" (ROM) removed.
                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>_rt" is sourceless and has been removed.
                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>" (MUX) removed.
                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<4>" is sourceless and has been removed.
                                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<5>" (XOR) removed.
                                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<5>" is sourceless and has been removed.
                                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5" (FF)
removed.
                                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>" is
sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5" (FF)
removed.
                                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<5>" is
sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[5]_RD_PNTR[6
]_XOR_60_o_xo<0>1" (ROM) removed.
                                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[5]_RD_PNTR[6]_XOR
_60_o" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5" (FF)
removed.
                                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<5>" is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_5" (FF) removed.
                                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<5>" is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_5" (FF) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<5>" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_221_xo<0>" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_22_o" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<5>" is
sourceless and has been removed.
                                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>_rt" (ROM) removed.
                                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>_rt" is sourceless and has been removed.
                                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>" (MUX) removed.
                                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<5>" is sourceless and has been removed.
                                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<6>" (XOR) removed.
                                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<6>" is sourceless and has been removed.
                                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6" (FF)
removed.
                                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>" is
sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6" (FF)
removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>" is
sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[6]_RD_PNTR[7
]_XOR_59_o_xo<0>1" (ROM) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[6]_RD_PNTR[7]_XOR
_59_o" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6" (FF)
removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<6>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_6" (FF) removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<6>" is sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_6" (FF) removed.
*      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<6>" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_211_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_21_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<6>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_221_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/N2"
is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_231_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/N4"
is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_241_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/N6"
is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_251_xo<0>_SW0" (ROM) removed.
*        The signal "DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/N8"
is sourceless and has been removed.
                                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>_rt" (ROM) removed.
                                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>_rt" is sourceless and has been removed.
                                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>" (MUX) removed.
*The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<6>" is sourceless and has been removed.
* Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<7>" (XOR) removed.
*  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<7>" is sourceless and has been removed.
*   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7" (FF)
removed.
*    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>" is
sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7" (FF)
removed.
*      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>" is
sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[7]_RD_PNTR[8
]_XOR_58_o_xo<0>1" (ROM) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[7]_RD_PNTR[8]_XOR
_58_o" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7" (FF)
removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<7>" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_7" (FF) removed.
*            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<7>" is sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_7" (FF) removed.
*              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<7>" is sourceless and has been removed.
*               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_201_xo<0>1" (ROM) removed.
*                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_20_o" is sourceless and has been removed.
*                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7" (FF)
removed.
*                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>" is
sourceless and has been removed.
*     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>_rt" (ROM) removed.
*      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>_rt" is sourceless and has been removed.
*       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>" (MUX) removed.
*        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<7>" is sourceless and has been removed.
*         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<8>" (XOR) removed.
*          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<8>" is sourceless and has been removed.
*           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8" (FF)
removed.
*            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<8>" is
sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8" (FF)
removed.
*              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>" is
sourceless and has been removed.
*               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[8]_RD_PNTR[9
]_XOR_57_o_xo<0>1" (ROM) removed.
*                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[8]_RD_PNTR[9]_XOR
_57_o" is sourceless and has been removed.
*                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8" (FF)
removed.
*                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<8>" is sourceless and has been removed.
*                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_8" (FF) removed.
*                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<8>" is sourceless and has been removed.
*                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_8" (FF) removed.
*                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<8>" is sourceless and has been removed.
*                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_191_xo<0>1" (ROM) removed.
*                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_19_o" is sourceless and has been removed.
*                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8" (FF)
removed.
*                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<8>" is
sourceless and has been removed.
*             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>_rt" (ROM) removed.
*              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>_rt" is sourceless and has been removed.
*               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>" (MUX) removed.
*                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<8>" is sourceless and has been removed.
*                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<9>" (XOR) removed.
*                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<9>" is sourceless and has been removed.
*                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9" (FF)
removed.
*                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<9>" is
sourceless and has been removed.
*                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9" (FF)
removed.
*                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<9>" is
sourceless and has been removed.
*                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[9]_RD_PNTR[1
0]_XOR_56_o_xo<0>1" (ROM) removed.
*                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[9]_RD_PNTR[10]_XO
R_56_o" is sourceless and has been removed.
*                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9" (FF)
removed.
*                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<9>" is sourceless and has been removed.
*                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_9" (FF) removed.
*                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<9>" is sourceless and has been removed.
*                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_9" (FF) removed.
*                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<9>" is sourceless and has been removed.
*                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_18_o1" (ROM) removed.
*                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_18_o" is sourceless and has been removed.
*                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9" (FF)
removed.
*                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<9>" is
sourceless and has been removed.
*                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>_rt" (ROM) removed.
*                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>_rt" is sourceless and has been removed.
*                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>" (MUX) removed.
*                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<9>" is sourceless and has been removed.
*                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<10>" (XOR) removed.
*                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<10>" is sourceless and has been removed.
*                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10" (FF)
removed.
*                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<10>" is
sourceless and has been removed.
*                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10" (FF)
removed.
*                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<10>" is
sourceless and has been removed.
*                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[10]_RD_PNTR[
11]_XOR_55_o_xo<0>1" (ROM) removed.
*                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[10]_RD_PNTR[11]_X
OR_55_o" is sourceless and has been removed.
*                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10" (FF)
removed.
*                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<10>" is sourceless and has been removed.
*                                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_10" (FF) removed.
*                                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<10>" is sourceless and has been removed.
*                                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_10" (FF) removed.
*                                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<10>" is sourceless and has been removed.
*                                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_17_o1" (ROM) removed.
*                                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[11]
_reduce_xor_17_o" is sourceless and has been removed.
*                                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10" (FF)
removed.
*                                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<10>" is
sourceless and has been removed.
*                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>_rt" (ROM) removed.
*                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>_rt" is sourceless and has been removed.
*                               Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>" (MUX) removed.
*                                The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<10>" is sourceless and has been removed.
*                                 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<11>" (XOR) removed.
*                                  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[11]_GND_192
_o_add_0_OUT<11>" is sourceless and has been removed.
*                                   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11" (FF)
removed.
*                                    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<11>" is
sourceless and has been removed.
*                                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11" (FF)
removed.
*                                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>" is
sourceless and has been removed.
*                                       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11" (FF)
removed.
*                                        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<11>" is sourceless and has been removed.
*                                         Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_11" (FF) removed.
*                                          The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<11>" is sourceless and has been removed.
*                                           Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_11" (FF) removed.
*                                            The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<11>" is sourceless and has been removed.
*                                             Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11" (FF)
removed.
*                                              The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<11>" is
sourceless and has been removed.
*                                     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<11>_rt" (ROM) removed.
*                                      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_xor<11>_rt" is sourceless and has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>1" (ROM)
removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>" is
sourceless and has been removed.
The signal "DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/N1"
is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>" is sourceless
and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0" (SFF) removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1" is sourceless and
has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2" is sourceless and
has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3" is sourceless and
has been removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" (FF) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>" is
sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>_rt" (ROM) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[11]_GN
D_192_o_add_0_OUT_cy<0>_rt" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_dpot"
(ROM) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_dpot"
is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_rstpot
" (ROM) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_rstpot
" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" is sourceless and has been
removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" is sourceless and has been
removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" is sourceless and has been
removed.
       Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1" (ROM) removed.
        The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is sourceless and has been
removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11" (ROM)
removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_regout_en" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<7>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/doutb_i<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_rd_en" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state<0
>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_F
SM_FFd1-In" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_
leaving_empty_fwft_OR_8_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FW
FT11_cepot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/DBITERR" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_M
UX_16_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1" is sourceless and
has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_2" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<2>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_3" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<3>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_4" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<4>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_5" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is sourceless and has been
removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>" is sourceless
and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>" is sourceless
and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<5>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<4>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<3>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<2>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/ram_rd_en" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_
o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_d
pot" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<5>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND
_196_o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<6>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<2>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<3>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<4>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_6_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_7_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_8_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_
reduce_xor_9_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_14_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_15_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_16_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_
reduce_xor_17_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[3]_RD_PNTR[4]_XOR
_28_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[2]_RD_PNTR[3]_XOR
_29_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_30_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_31_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR
_1_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR
_2_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR
_3_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR
_4_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_5_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_6_o" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o2" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "serialClkLocked<3>" is unused and has been removed.
The signal "serialClkLocked<2>" is unused and has been removed.
The signal "serialClkLocked<1>" is unused and has been removed.
The signal "serialClkLocked<0>" is unused and has been removed.
The signal "trigLinkSynced<3>" is unused and has been removed.
The signal "trigLinkSynced<2>" is unused and has been removed.
The signal "trigLinkSynced<1>" is unused and has been removed.
The signal "trigLinkSynced<0>" is unused and has been removed.
The signal "QBrst<0>" is unused and has been removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_6_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_5_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3
]_XOR_4_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4
]_XOR_3_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5
]_XOR_2_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6
]_XOR_1_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o2" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FW
FT11" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FW
FT11_cepot_INV_0" (BUF) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1"
(ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/XST_GND" (ZERO) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PR
IM18.ram" (RAMB16BWER) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PR
IM18.ram" (RAMB16BWER) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/XST_VCC" (ONE)
removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/IDDR2_inst"
(IDDR2) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gb
mga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND" (ZERO) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gb
mga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noini
t.ram/SDP.WIDE_PRIM9.ram" (RAMB8BWER) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/XST_GND" (ZERO) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/XST_GND" (ZERO)
removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/XST_VCC" (ONE)
removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/sstX5Clk_INV_49
7_o1_INV_0" (BUF) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_
RD_PNTR[0]_RD_PNTR[1]_XOR_12_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_
RD_PNTR[1]_RD_PNTR[2]_XOR_11_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_
RD_PNTR[2]_RD_PNTR[3]_XOR_10_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_
1" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_6_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_5_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3
]_XOR_4_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4
]_XOR_3_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5
]_XOR_2_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6
]_XOR_1_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o2" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FW
FT11" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FW
FT11_cepot_INV_0" (BUF) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1"
(ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/XST_GND" (ZERO) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PR
IM18.ram" (RAMB16BWER) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PR
IM18.ram" (RAMB16BWER) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/XST_VCC" (ONE)
removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/IDDR2_inst"
(IDDR2) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gb
mga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND" (ZERO) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gb
mga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noini
t.ram/SDP.WIDE_PRIM9.ram" (RAMB8BWER) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/XST_GND" (ZERO) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/XST_GND" (ZERO)
removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/XST_VCC" (ONE)
removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/sstX5Clk_INV_49
7_o1_INV_0" (BUF) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_
RD_PNTR[0]_RD_PNTR[1]_XOR_12_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_
RD_PNTR[1]_RD_PNTR[2]_XOR_11_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_
RD_PNTR[2]_RD_PNTR[3]_XOR_10_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_
1" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_6_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_5_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3
]_XOR_4_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4
]_XOR_3_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5
]_XOR_2_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6
]_XOR_1_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o2" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FW
FT11" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FW
FT11_cepot_INV_0" (BUF) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1"
(ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/XST_GND" (ZERO) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PR
IM18.ram" (RAMB16BWER) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PR
IM18.ram" (RAMB16BWER) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/XST_VCC" (ONE)
removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/IDDR2_inst"
(IDDR2) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gb
mga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND" (ZERO) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gb
mga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noini
t.ram/SDP.WIDE_PRIM9.ram" (RAMB8BWER) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/XST_GND" (ZERO) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/XST_GND" (ZERO)
removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/XST_VCC" (ONE)
removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/sstX5Clk_INV_49
7_o1_INV_0" (BUF) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_
RD_PNTR[0]_RD_PNTR[1]_XOR_12_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_
RD_PNTR[1]_RD_PNTR[2]_XOR_11_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_
RD_PNTR[2]_RD_PNTR[3]_XOR_10_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_
1" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_6_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_5_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3
]_XOR_4_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4
]_XOR_3_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5
]_XOR_2_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6
]_XOR_1_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_
o2" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FW
FT11" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FW
FT11_cepot_INV_0" (BUF) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1"
(ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/XST_GND" (ZERO) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PR
IM18.ram" (RAMB16BWER) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnati
vebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PR
IM18.ram" (RAMB16BWER) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/XST_VCC" (ONE)
removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/IDDR2_inst"
(IDDR2) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gb
mga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND" (ZERO) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gb
mga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noini
t.ram/SDP.WIDE_PRIM9.ram" (RAMB8BWER) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/XST_GND" (ZERO) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/XST_GND" (ZERO)
removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/XST_VCC" (ONE)
removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/sstX5Clk_INV_49
7_o1_INV_0" (BUF) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_
RD_PNTR[0]_RD_PNTR[1]_XOR_12_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_
RD_PNTR[1]_RD_PNTR[2]_XOR_11_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_
RD_PNTR[2]_RD_PNTR[3]_XOR_10_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_
1" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<0>_rt" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<1>_rt" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pnt
r_plus2<0>_inv1_INV_0" (BUF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_RD_PNTR[0]_RD_PNTR[1]_XOR_25_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_RD_PNTR[1]_RD_PNTR[2]_XOR_24_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_RD_PNTR[2]_RD_PNTR[3]_XOR_23_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_RD_PNTR[3]_RD_PNTR[4]_XOR_22_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_RD_PNTR[4]_RD_PNTR[5]_XOR_21_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_re
g_1" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[0]_RD_PNTR[1]_XOR_120_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[10]_RD_PNTR[11]_XOR_110_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[11]_RD_PNTR[12]_XOR_109_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[12]_RD_PNTR[13]_XOR_108_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[1]_RD_PNTR[2]_XOR_119_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[2]_RD_PNTR[3]_XOR_118_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[3]_RD_PNTR[4]_XOR_117_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[4]_RD_PNTR[5]_XOR_116_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[5]_RD_PNTR[6]_XOR_115_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[6]_RD_PNTR[7]_XOR_114_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[7]_RD_PNTR[8]_XOR_113_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[8]_RD_PNTR[9]_XOR_112_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[9]_RD_PNTR[10]_XOR_111_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_13" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
(FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
(FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/XST_GND"
(ZERO) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block "U_S6EthTop/U_PwrUpRst/U_RstSync/XST_GND" (ZERO) removed.
Unused block "U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg_0_glue_set" (ROM)
removed.
Unused block "U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_0_glue_set" (ROM)
removed.
Unused block "U_S6EthTop/U_RxReset0/clockDomainCrossingReg_0_glue_set" (ROM)
removed.
Unused block "U_S6EthTop/U_TxReset0/clockDomainCrossingReg_0_glue_set" (ROM)
removed.
Unused block "U_S6EthTop/U_TxReset1/clockDomainCrossingReg_0_glue_set" (ROM)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
GND 		DC_IO_BUFF/XST_GND
VCC 		DC_IO_BUFF/XST_VCC
GND 		DC_communication/XST_GND
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[
1]_XOR_31_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[
2]_XOR_30_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[2]_RD_PNTR[
3]_XOR_29_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[3]_RD_PNTR[
4]_XOR_28_o_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_in
st/Q_reg_6
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_4
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_5
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_6
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_14_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_15_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_161_xo<0>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_171_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_6_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_7_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_81_xo<0>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_91_xo<0>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o1
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o3
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o4
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o5
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
   optimized to 0
INV
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GN
D_190_o_add_0_OUT_xor<0>11_INV_0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GN
D_190_o_add_0_OUT_xor<1>11
   optimized to 1
LUT3
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GN
D_190_o_add_0_OUT_xor<2>11
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190
_o_add_0_OUT<3>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190
_o_add_0_OUT<4>1
   optimized to 0
FDPE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o11
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o12
	Property STUCK_AT NOT found
LUT3
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o13_SW0
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o14
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o15
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o16
   optimized to 0
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
   optimized to 0
INV
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot_INV_0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<1>11
   optimized to 1
LUT3
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<2>11
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<3>111_SW0
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<3>12
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<4>11
   optimized to 0
LUT6
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<5>11
   optimized to 0
LUT6
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<6>11
   optimized to 0
FDPE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6
	Property STUCK_AT NOT found
FDPE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_
dpot
   optimized to 1
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6
   optimized to 0
INV
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv1_INV_
0
INV
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv1_INV_
0
GND
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
LUT3
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
   optimized to 1
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11
   optimized to 1
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11
   optimized to 1
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1
   optimized to 1
GND 		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/XST_GND
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd1
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd1-In1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd2
	Property STUCK_AT NOT found
LUT3
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd2-In1
   optimized to 0
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft
_leaving_empty_fwft_OR_8_o1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1
   optimized to 1
GND 		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/XST_GND
GND 		DC_communication/Gen_QBLink[0].DC_Interface/XST_GND
INV 		DC_communication/Gen_QBLink[0].DC_Interface/localByteInValid1_INV_0
INV 		DC_communication/Gen_QBLink[0].DC_Interface/localWordOutValid1_INV_0
GND 		DC_communication/Gen_QBLink[0].DC_Interface/U_ByteLink/XST_GND
GND 		DC_communication/Gen_QBLink[0].DC_Interface/U_ClockGenByteLink/XST_GND
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_WR_PNTR[0]_WR_PNTR[1]_XOR_3_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_WR_PNTR[1]_WR_PNTR[2]_XOR_2_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_WR_PNTR[2]_WR_PNTR[3]_XOR_1_o_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_3
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[3]_reduce_xor_11_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[3]_reduce_xor_12_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[3]_reduce_xor_131_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_3
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[3]_reduce_xor_6_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[3]_reduce_xor_7_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[3]_reduce_xor_81_xo<0>1
   optimized to 0
LUT6
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o11
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o12
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o13
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o14
   optimized to 0
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_fb_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr
_en_i1
   optimized to 0
INV
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr
_en_i1_cepot_INV_0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<1>11
   optimized to 1
LUT3
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<2>11
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<3>11
   optimized to 0
FDPE
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_3
	Property STUCK_AT NOT found
FDPE
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_0_dpot
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d2_1
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d2_2
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d2_3
   optimized to 0
INV
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pnt
r_plus1<0>_inv1_INV_0
GND
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12
_o_MUX_1_o11
   optimized to 1
FDC
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg
_0
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg
_1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1
   optimized to 1
GND
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/XST_GND
GND 		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/XST_GND
VCC 		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/XST_VCC
FD
		DC_communication/Gen_QBLink[0].DC_Interface/U_SstReset/clockDomainCrossingReg_
0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/U_SstReset/clockDomainCrossingReg_
0_glue_set
   optimized to 0
FD
		DC_communication/Gen_QBLink[0].DC_Interface/U_SstReset/clockDomainCrossingReg_
1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/U_SstReset/clockDomainCrossingReg_
1_glue_set
   optimized to 0
FD
		DC_communication/Gen_QBLink[0].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_0_glue_set
   optimized to 0
FD
		DC_communication/Gen_QBLink[0].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[0].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_1_glue_set
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[
1]_XOR_31_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[
2]_XOR_30_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[2]_RD_PNTR[
3]_XOR_29_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[3]_RD_PNTR[
4]_XOR_28_o_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_in
st/Q_reg_6
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_4
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_5
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_6
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_14_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_15_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_161_xo<0>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_171_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_6_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_7_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_81_xo<0>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_91_xo<0>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o1
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o3
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o4
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o5
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
   optimized to 0
INV
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GN
D_190_o_add_0_OUT_xor<0>11_INV_0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GN
D_190_o_add_0_OUT_xor<1>11
   optimized to 1
LUT3
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GN
D_190_o_add_0_OUT_xor<2>11
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190
_o_add_0_OUT<3>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190
_o_add_0_OUT<4>1
   optimized to 0
FDPE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o11
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o12
	Property STUCK_AT NOT found
LUT3
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o13_SW0
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o14
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o15
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o16
   optimized to 0
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
   optimized to 0
INV
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot_INV_0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<1>11
   optimized to 1
LUT3
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<2>11
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<3>111_SW0
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<3>12
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<4>11
   optimized to 0
LUT6
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<5>11
   optimized to 0
LUT6
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<6>11
   optimized to 0
FDPE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6
	Property STUCK_AT NOT found
FDPE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_
dpot
   optimized to 1
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6
   optimized to 0
INV
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv1_INV_
0
INV
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv1_INV_
0
GND
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
LUT3
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
   optimized to 1
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11
   optimized to 1
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11
   optimized to 1
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1
   optimized to 1
GND 		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/XST_GND
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd1
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd1-In1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd2
	Property STUCK_AT NOT found
LUT3
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd2-In1
   optimized to 0
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft
_leaving_empty_fwft_OR_8_o1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1
   optimized to 1
GND 		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/XST_GND
GND 		DC_communication/Gen_QBLink[1].DC_Interface/XST_GND
INV 		DC_communication/Gen_QBLink[1].DC_Interface/localByteInValid1_INV_0
INV 		DC_communication/Gen_QBLink[1].DC_Interface/localWordOutValid1_INV_0
GND 		DC_communication/Gen_QBLink[1].DC_Interface/U_ByteLink/XST_GND
GND 		DC_communication/Gen_QBLink[1].DC_Interface/U_ClockGenByteLink/XST_GND
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_WR_PNTR[0]_WR_PNTR[1]_XOR_3_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_WR_PNTR[1]_WR_PNTR[2]_XOR_2_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_WR_PNTR[2]_WR_PNTR[3]_XOR_1_o_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_3
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[3]_reduce_xor_11_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[3]_reduce_xor_12_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[3]_reduce_xor_131_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_3
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[3]_reduce_xor_6_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[3]_reduce_xor_7_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[3]_reduce_xor_81_xo<0>1
   optimized to 0
LUT6
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o11
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o12
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o13
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o14
   optimized to 0
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_fb_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr
_en_i1
   optimized to 0
INV
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr
_en_i1_cepot_INV_0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<1>11
   optimized to 1
LUT3
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<2>11
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<3>11
   optimized to 0
FDPE
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_3
	Property STUCK_AT NOT found
FDPE
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_0_dpot
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d2_1
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d2_2
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d2_3
   optimized to 0
INV
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pnt
r_plus1<0>_inv1_INV_0
GND
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12
_o_MUX_1_o11
   optimized to 1
FDC
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg
_0
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg
_1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1
   optimized to 1
GND
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/XST_GND
GND 		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/XST_GND
VCC 		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/XST_VCC
FD
		DC_communication/Gen_QBLink[1].DC_Interface/U_SstReset/clockDomainCrossingReg_
0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/U_SstReset/clockDomainCrossingReg_
0_glue_set
   optimized to 0
FD
		DC_communication/Gen_QBLink[1].DC_Interface/U_SstReset/clockDomainCrossingReg_
1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/U_SstReset/clockDomainCrossingReg_
1_glue_set
   optimized to 0
FD
		DC_communication/Gen_QBLink[1].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_0_glue_set
   optimized to 0
FD
		DC_communication/Gen_QBLink[1].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[1].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_1_glue_set
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[
1]_XOR_31_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[
2]_XOR_30_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[2]_RD_PNTR[
3]_XOR_29_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[3]_RD_PNTR[
4]_XOR_28_o_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_in
st/Q_reg_6
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_4
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_5
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_6
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_14_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_15_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_161_xo<0>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_171_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_6_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_7_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_81_xo<0>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_91_xo<0>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o1
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o3
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o4
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o5
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
   optimized to 0
INV
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GN
D_190_o_add_0_OUT_xor<0>11_INV_0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GN
D_190_o_add_0_OUT_xor<1>11
   optimized to 1
LUT3
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GN
D_190_o_add_0_OUT_xor<2>11
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190
_o_add_0_OUT<3>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190
_o_add_0_OUT<4>1
   optimized to 0
FDPE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o11
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o12
	Property STUCK_AT NOT found
LUT3
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o13_SW0
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o14
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o15
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o16
   optimized to 0
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
   optimized to 0
INV
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot_INV_0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<1>11
   optimized to 1
LUT3
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<2>11
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<3>111_SW0
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<3>12
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<4>11
   optimized to 0
LUT6
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<5>11
   optimized to 0
LUT6
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<6>11
   optimized to 0
FDPE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6
	Property STUCK_AT NOT found
FDPE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_
dpot
   optimized to 1
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6
   optimized to 0
INV
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv1_INV_
0
INV
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv1_INV_
0
GND
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
LUT3
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
   optimized to 1
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11
   optimized to 1
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11
   optimized to 1
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1
   optimized to 1
GND 		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/XST_GND
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd1
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd1-In1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd2
	Property STUCK_AT NOT found
LUT3
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd2-In1
   optimized to 0
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft
_leaving_empty_fwft_OR_8_o1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1
   optimized to 1
GND 		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/XST_GND
GND 		DC_communication/Gen_QBLink[2].DC_Interface/XST_GND
INV 		DC_communication/Gen_QBLink[2].DC_Interface/localByteInValid1_INV_0
INV 		DC_communication/Gen_QBLink[2].DC_Interface/localWordOutValid1_INV_0
GND 		DC_communication/Gen_QBLink[2].DC_Interface/U_ByteLink/XST_GND
GND 		DC_communication/Gen_QBLink[2].DC_Interface/U_ClockGenByteLink/XST_GND
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_WR_PNTR[0]_WR_PNTR[1]_XOR_3_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_WR_PNTR[1]_WR_PNTR[2]_XOR_2_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_WR_PNTR[2]_WR_PNTR[3]_XOR_1_o_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_3
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[3]_reduce_xor_11_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[3]_reduce_xor_12_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[3]_reduce_xor_131_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_3
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[3]_reduce_xor_6_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[3]_reduce_xor_7_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[3]_reduce_xor_81_xo<0>1
   optimized to 0
LUT6
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o11
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o12
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o13
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o14
   optimized to 0
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_fb_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr
_en_i1
   optimized to 0
INV
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr
_en_i1_cepot_INV_0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<1>11
   optimized to 1
LUT3
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<2>11
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<3>11
   optimized to 0
FDPE
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_3
	Property STUCK_AT NOT found
FDPE
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_0_dpot
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d2_1
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d2_2
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d2_3
   optimized to 0
INV
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pnt
r_plus1<0>_inv1_INV_0
GND
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12
_o_MUX_1_o11
   optimized to 1
FDC
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg
_0
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg
_1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1
   optimized to 1
GND
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/XST_GND
GND 		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/XST_GND
VCC 		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/XST_VCC
FD
		DC_communication/Gen_QBLink[2].DC_Interface/U_SstReset/clockDomainCrossingReg_
0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/U_SstReset/clockDomainCrossingReg_
0_glue_set
   optimized to 0
FD
		DC_communication/Gen_QBLink[2].DC_Interface/U_SstReset/clockDomainCrossingReg_
1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/U_SstReset/clockDomainCrossingReg_
1_glue_set
   optimized to 0
FD
		DC_communication/Gen_QBLink[2].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_0_glue_set
   optimized to 0
FD
		DC_communication/Gen_QBLink[2].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[2].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_1_glue_set
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[
1]_XOR_31_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[
2]_XOR_30_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[2]_RD_PNTR[
3]_XOR_29_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[3]_RD_PNTR[
4]_XOR_28_o_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_in
st/Q_reg_6
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_4
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_5
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_in
st/Q_reg_6
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_14_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_15_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_161_xo<0>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]
_reduce_xor_171_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_6_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_7_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_81_xo<0>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]
_reduce_xor_91_xo<0>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o1
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o3
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o4
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6
_o5
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
   optimized to 0
INV
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GN
D_190_o_add_0_OUT_xor<0>11_INV_0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GN
D_190_o_add_0_OUT_xor<1>11
   optimized to 1
LUT3
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GN
D_190_o_add_0_OUT_xor<2>11
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190
_o_add_0_OUT<3>1
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190
_o_add_0_OUT<4>1
   optimized to 0
FDPE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o11
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o12
	Property STUCK_AT NOT found
LUT3
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o13_SW0
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o14
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o15
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_1
98_o_MUX_16_o16
   optimized to 0
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
   optimized to 0
INV
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot_INV_0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<1>11
   optimized to 1
LUT3
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<2>11
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<3>111_SW0
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<3>12
   optimized to 0
LUT5
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<4>11
   optimized to 0
LUT6
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<5>11
   optimized to 0
LUT6
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[
6]_GND_196_o_add_0_OUT_xor<6>11
   optimized to 0
FDPE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6
	Property STUCK_AT NOT found
FDPE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_
dpot
   optimized to 1
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6
   optimized to 0
INV
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv1_INV_
0
INV
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv1_INV_
0
GND
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
LUT3
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
   optimized to 1
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11
   optimized to 1
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11
   optimized to 1
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1
   optimized to 1
GND 		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/XST_GND
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd1
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd1-In1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd2
	Property STUCK_AT NOT found
LUT3
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_
FSM_FFd2-In1
   optimized to 0
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft
_leaving_empty_fwft_OR_8_o1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1
   optimized to 1
GND 		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/XST_GND
GND 		DC_communication/Gen_QBLink[3].DC_Interface/XST_GND
INV 		DC_communication/Gen_QBLink[3].DC_Interface/localByteInValid1_INV_0
INV 		DC_communication/Gen_QBLink[3].DC_Interface/localWordOutValid1_INV_0
GND 		DC_communication/Gen_QBLink[3].DC_Interface/U_ByteLink/XST_GND
GND 		DC_communication/Gen_QBLink[3].DC_Interface/U_ClockGenByteLink/XST_GND
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_WR_PNTR[0]_WR_PNTR[1]_XOR_3_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_WR_PNTR[1]_WR_PNTR[2]_XOR_2_o_xo<0>1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_WR_PNTR[2]_WR_PNTR[3]_XOR_1_o_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_3
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_3
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[3]_reduce_xor_11_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[3]_reduce_xor_12_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[3]_reduce_xor_131_xo<0>1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_0
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_1
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_2
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_bin_3
	Property STUCK_AT NOT found
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_0
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_1
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_2
   optimized to 0
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_3
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[3]_reduce_xor_6_o1
   optimized to 0
LUT3
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[3]_reduce_xor_7_o1
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[3]_reduce_xor_81_xo<0>1
   optimized to 0
LUT6
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o11
	Property STUCK_AT NOT found
LUT4
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o12
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o13
	Property STUCK_AT NOT found
LUT6
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_179_o_MUX_8_o14
   optimized to 0
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_fb_i
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr
_en_i1
   optimized to 0
INV
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr
_en_i1_cepot_INV_0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<1>11
   optimized to 1
LUT3
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<2>11
   optimized to 0
LUT4
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc0.count[3]_GND_177_o_add_0_OUT_xor<3>11
   optimized to 0
FDPE
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_3
	Property STUCK_AT NOT found
FDPE
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_0_dpot
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_1
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_2
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d1_3
	Property STUCK_AT NOT found
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d2_1
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d2_2
   optimized to 0
FDCE
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc0.count_d2_3
   optimized to 0
INV
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pnt
r_plus1<0>_inv1_INV_0
GND
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12
_o_MUX_1_o11
   optimized to 1
FDC
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
	Property STUCK_AT NOT found
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg
_0
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg
_1
   optimized to 1
FDP
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
	Property STUCK_AT NOT found
FD
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1
   optimized to 1
GND
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/XST_GND
GND 		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/XST_GND
VCC 		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/XST_VCC
FD
		DC_communication/Gen_QBLink[3].DC_Interface/U_SstReset/clockDomainCrossingReg_
0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/U_SstReset/clockDomainCrossingReg_
0_glue_set
   optimized to 0
FD
		DC_communication/Gen_QBLink[3].DC_Interface/U_SstReset/clockDomainCrossingReg_
1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/U_SstReset/clockDomainCrossingReg_
1_glue_set
   optimized to 0
FD
		DC_communication/Gen_QBLink[3].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_0
	Property STUCK_AT NOT found
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_0_glue_set
   optimized to 0
FD
		DC_communication/Gen_QBLink[3].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_1
   optimized to 0
LUT2
		DC_communication/Gen_QBLink[3].DC_Interface/U_SstX5Reset/clockDomainCrossingRe
g_1_glue_set
   optimized to 0
LUT6 		U_CommandInterpreter/SF711
	Property STUCK_AT NOT found
LUT6 		U_CommandInterpreter/SF712
	Property STUCK_AT NOT found
GND 		U_CommandInterpreter/XST_GND
VCC 		U_CommandInterpreter/XST_VCC
GND 		U_S6EthTop/XST_GND
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U
0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gb
mg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U
0/xst_fifo_generator/inverted_reset1_INV_0
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/XST_VCC
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/ethRxRst_INV_265
_o1_INV_0
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U
0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gb
mg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U
0/xst_fifo_generator/inverted_reset1_INV_0
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/XST_VCC
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/ethRxRst_INV_265
_o1_INV_0
LUT3
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n063
9_rs17
	Property STUCK_AT NOT found
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/XST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/XST_VCC
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[10]_WR_PNTR[11]_XOR_6_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[11]_WR_PNTR[12]_XOR_5_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[12]_WR_PNTR[13]_XOR_4_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[2]_WR_PNTR[3]_XOR_14_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[3]_WR_PNTR[4]_XOR_13_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[4]_WR_PNTR[5]_XOR_12_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[5]_WR_PNTR[6]_XOR_11_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[6]_WR_PNTR[7]_XOR_10_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[7]_WR_PNTR[8]_XOR_9_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[8]_WR_PNTR[9]_XOR_8_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[9]_WR_PNTR[10]_XOR_7_o_xo<0>1
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_10
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_11
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_12
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_13
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_4
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_5
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_6
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_7
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_8
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_9
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_10
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_11
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_12
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_13
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_2
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_3
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_4
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_5
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_6
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_7
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_8
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_9
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_10
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_11
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_12
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_13
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_2
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_3
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_4
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_5
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_6
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_7
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_8
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_9
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_10
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_11
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_12
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_13
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_2
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_3
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_4
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_5
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_6
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_7
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_8
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_9
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_101_xo<0>1
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_111_xo<0>
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_111_xo<0>_SW0
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_121_xo<0>
   optimized to 0
LUT3
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_121_xo<0>_SW0
   optimized to 1
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_131_xo<0>
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_131_xo<0>_SW0
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_141_xo<0>
   optimized to 0
LUT5
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_141_xo<0>_SW0
   optimized to 1
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_151_xo<0>
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_151_xo<0>_SW0
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_161_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_161_xo<0>3
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_171_xo<0>1
	Property STUCK_AT NOT found
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_181_xo<0>2
	Property STUCK_AT NOT found
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_6_o1
   optimized to 0
LUT3
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_7_o1
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_81_xo<0>1
   optimized to 0
LUT5
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_91_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_w
r_en_i1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_w
r_en_i1_1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_w
r_en_i1_2
   optimized to 0
FDPE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_1
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_10
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_11
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_12
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_13
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_2
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_3
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_4
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_5
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_6
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_7
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_8
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_9
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_10
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_11
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_12
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_13
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_2
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_3
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_4
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_5
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_6
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_7
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_8
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_9
   optimized to 0
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<0>11
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<1>11
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<2>11
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<3>11
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<4>11
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<5>11
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<6>11
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<7>11
   optimized to 0
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/XST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/XST_VCC
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mx
or_WR_PNTR[0]_WR_PNTR[1]_XOR_5_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mx
or_WR_PNTR[1]_WR_PNTR[2]_XOR_4_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mx
or_WR_PNTR[2]_WR_PNTR[3]_XOR_3_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mx
or_WR_PNTR[3]_WR_PNTR[4]_XOR_2_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mx
or_WR_PNTR[4]_WR_PNTR[5]_XOR_1_o_xo<0>1
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[1].rd_stg_inst/Q_reg_0
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[1].rd_stg_inst/Q_reg_1
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[1].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[1].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[1].rd_stg_inst/Q_reg_4
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[1].rd_stg_inst/Q_reg_5
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[2].rd_stg_inst/Q_reg_0
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[2].rd_stg_inst/Q_reg_1
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[2].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[2].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[2].rd_stg_inst/Q_reg_4
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[2].rd_stg_inst/Q_reg_5
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_bin_0
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_bin_1
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_bin_2
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_bin_3
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_bin_4
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_bin_5
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_0
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_1
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_2
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_3
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_4
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_5
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_asreg_last[5]_reduce_xor_101_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_asreg_last[5]_reduce_xor_6_o1
   optimized to 0
LUT3
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_asreg_last[5]_reduce_xor_7_o1
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_asreg_last[5]_reduce_xor_81_xo<0>1
   optimized to 0
LUT5
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_asreg_last[5]_reduce_xor_91_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_
wr_en_i1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/Madd_gic0.gc1.count[5]_GND_190_o_add_0_OUT_xor<1>11
   optimized to 0
LUT3
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/Madd_gic0.gc1.count[5]_GND_190_o_add_0_OUT_xor<2>11
   optimized to 1
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count[5]_GND_190_o_add_0_OUT<3>1
   optimized to 0
LUT5
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count[5]_GND_190_o_add_0_OUT<4>1
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count[5]_GND_190_o_add_0_OUT<5>1
   optimized to 0
FDPE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_1
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_2
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_3
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_4
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_5
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d1_0
   optimized to 0
FDPE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d1_1
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d1_2
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d1_3
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d1_4
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d1_5
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d2_2
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d2_3
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d2_4
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d2_5
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d3_2
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d3_3
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d3_4
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d3_5
   optimized to 0
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_p
ntr_plus2<0>_inv1_INV_0
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_p
ntr_plus2<1>_inv1_INV_0
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/XST_G
ND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/XST_V
CC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpTxFragmenter/X
ST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpTxFragmenter/X
ST_VCC
LUT3
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n063
9_rs17
	Property STUCK_AT NOT found
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/XST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
64KFifo/XST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
64KFifo/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
SizeFifo/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/XST_G
ND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/XST_V
CC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpTxFragmenter/X
ST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpTxFragmenter/X
ST_VCC
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpTxFragmenter/e
thTxRst_inv1_INV_0
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_ArpResponder/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/U_FrameBuffer/XST
_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/U_FrameBuffer/XST
_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_MacRx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_MacRx/U_Crc32/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/XST_VCC
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_EthFrameTx/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fi
fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/
gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/XST_VCC
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_Crc32/XST_VCC
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_fi
fo_generator/inverted_reset1_INV_0
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/XST_GND
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/ethTxRst_INV_183_o1_INV_
0
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/XST_GND
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/XST_VCC
GND 		U_S6EthTop/U_GtpReset0/XST_GND
FDR 		U_S6EthTop/U_GtpReset0/clockDomainCrossingReg_1
   optimized to 0
GND 		U_S6EthTop/U_GtpS6/XST_GND
GND 		U_S6EthTop/U_GtpS6/U_GtpS6Tile/XST_GND
VCC 		U_S6EthTop/U_GtpS6/U_GtpS6Tile/XST_VCC
GND 		U_S6EthTop/U_PwrUpRst/XST_GND
FD 		U_S6EthTop/U_RstSync125/clockDomainCrossingReg_0
	Property STUCK_AT NOT found
LUT2 		U_S6EthTop/U_RstSync125/clockDomainCrossingReg_0_glue_set
   optimized to 0
FD 		U_S6EthTop/U_RstSync125/clockDomainCrossingReg_1
   optimized to 0
LUT2 		U_S6EthTop/U_RstSync125/clockDomainCrossingReg_1_glue_set
   optimized to 0
FD 		U_S6EthTop/U_RstSync62/clockDomainCrossingReg_0
	Property STUCK_AT NOT found
LUT2 		U_S6EthTop/U_RstSync62/clockDomainCrossingReg_0_glue_set
   optimized to 0
FD 		U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1
   optimized to 0
LUT2 		U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1_glue_set
   optimized to 0
FD 		U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg_1
   optimized to 0
FD 		U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_1
   optimized to 0
FD 		U_S6EthTop/U_RxReset0/clockDomainCrossingReg_1
   optimized to 0
FD 		U_S6EthTop/U_TxReset0/clockDomainCrossingReg_1
   optimized to 0
FD 		U_S6EthTop/U_TxReset1/clockDomainCrossingReg_1
   optimized to 0

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| DC_CLK_N<0>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DC_CLK_N<1>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DC_CLK_N<2>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DC_CLK_N<3>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DC_CLK_P<0>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DC_CLK_P<1>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DC_CLK_P<2>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DC_CLK_P<3>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| GLOBAL_EVENT_N<0>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_N<1>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_N<2>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_N<3>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_P<0>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_P<1>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_P<2>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_P<3>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| RX_DC_N<0>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_N<1>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_N<2>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_N<3>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_P<0>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_P<1>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_P<2>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_P<3>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| SYNC_N<0>                          | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_N<1>                          | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_N<2>                          | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_N<3>                          | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_P<0>                          | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_P<1>                          | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_P<2>                          | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_P<3>                          | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_N<0>                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_N<1>                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_N<2>                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_N<3>                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_P<0>                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| TX_DC_P<1>                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| TX_DC_P<2>                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| TX_DC_P<3>                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| gtClkN                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gtClkP                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gtRxN                              | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gtRxP                              | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gtTxN                              | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| gtTxP                              | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| txDisable                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
