m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dZ:/Documents/HDL/Quartus_Projects/FinalProject/simulation/modelsim
valtera_avalon_sc_fifo
Z1 !s110 1668090739
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
IPVd0KzoQ5NM@6dF75N2;A0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1667859134
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_sc_fifo.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_sc_fifo.v
Z4 L0 21
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1668090739.000000
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z7 o-vlog01compat -work finalproject_trivia
Z8 !s92 -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules
Z9 tCvgOpt 0
valtera_avalon_st_clock_crosser
Z10 !s110 1668090747
!i10b 1
!s100 YbU`iK^TYJ_9Hz`CZekjQ3
I2P^j]SaND8Ub69]Ul_33c1
R2
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v
L0 22
R5
r1
!s85 0
31
Z11 !s108 1668090747.000000
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v|
!i113 1
R7
R8
R9
valtera_avalon_st_handshake_clock_crosser
Z12 !s110 1668090746
!i10b 1
!s100 3f<J9K;e[9FU@JKn0^PK?0
I8^HaSgf<NVFj1`f?ASc`33
R2
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
Z13 L0 24
R5
r1
!s85 0
31
Z14 !s108 1668090746.000000
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v|
!i113 1
R7
R8
R9
valtera_merlin_arb_adder
Z15 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z16 !s110 1668090748
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
ICC0Mm_14G?V06Bh32Tj<03
R2
Z17 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R3
Z18 8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv
Z19 FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R5
r1
!s85 0
31
Z20 !s108 1668090748.000000
Z21 !s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv|
Z22 !s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
Z23 o-sv -work finalproject_trivia
Z24 !s92 -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules
R9
valtera_merlin_arbitrator
R15
R16
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
IFZOke7R2?SOG]mXH09och3
R2
R17
S1
R0
R3
R18
R19
L0 103
R5
r1
!s85 0
31
R20
R21
R22
!i113 1
R23
R24
R9
valtera_merlin_burst_adapter
R15
Z25 !s110 1668090749
!i10b 1
!s100 OCc70X^k:B?GW6i71n`L_3
IK<`N0V4elW@[DklTfb7NC0
R2
!s105 altera_merlin_burst_adapter_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter.sv
R4
R5
r1
!s85 0
31
Z26 !s108 1668090749.000000
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter.sv|
!i113 1
R23
R24
R9
valtera_merlin_burst_adapter_uncompressed_only
R15
Z27 !s110 1668090750
!i10b 1
!s100 STH]BdUM[JDMJZNJGXCd>0
Ib?4zgoQIzWoo=<B[18glW1
R2
!s105 altera_merlin_burst_adapter_uncmpr_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
L0 39
R5
r1
!s85 0
31
Z28 !s108 1668090750.000000
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!i113 1
R23
R24
R9
valtera_merlin_burst_uncompressor
R15
R10
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
Icl=`Y<1KGV[>bndPzTf`T1
R2
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv
L0 40
R5
r1
!s85 0
31
R11
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R23
R24
R9
valtera_merlin_master_agent
R15
Z29 !s110 1668090752
!i10b 1
!s100 _CJm:YX=>U2LQKH;8=@cb0
ISZ]`CEU?aWjE9V@kR@[9P1
R2
!s105 altera_merlin_master_agent_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_agent.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_agent.sv
Z30 L0 28
R5
r1
!s85 0
31
Z31 !s108 1668090752.000000
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_agent.sv|
!i113 1
R23
R24
R9
valtera_merlin_master_translator
R15
Z32 !s110 1668090753
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
IILMn9@Y;CB:=2Eam]`Sl@1
R2
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_translator.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R5
r1
!s85 0
31
R31
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
R23
R24
R9
valtera_merlin_slave_agent
R15
R29
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
IfcezMQ7DjR^`AOL5ZHM=m2
R2
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv
Z33 L0 34
R5
r1
!s85 0
31
R31
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R23
R24
R9
valtera_merlin_slave_translator
R15
R29
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
I0BLYUPLUAGbijfXa^=z=41
R2
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_translator.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R5
r1
!s85 0
31
R31
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R23
R24
R9
valtera_merlin_width_adapter
R15
R10
!i10b 1
!s100 QzdA5DP6CReOTH<9QzODa3
IoVT^QE3VR3@YdXe8;JWi82
R2
!s105 altera_merlin_width_adapter_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv
L0 25
R5
r1
!s85 0
31
R11
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv|
!i113 1
R23
R24
R9
valtera_reset_controller
Z34 !s110 1668090738
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I_CMUFV6ehkJ49UXXHelHP1
R2
R0
Z35 w1667859131
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.v
L0 42
R5
r1
!s85 0
31
Z36 !s108 1668090738.000000
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.v|
!i113 1
R7
R8
R9
valtera_reset_synchronizer
R34
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
I[c7@nO8_kJEJ2DXXNR_H>2
R2
R0
R35
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_synchronizer.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_synchronizer.v
R13
R5
r1
!s85 0
31
R36
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R7
R8
R9
valtera_std_synchronizer_nocut
R10
!i10b 1
!s100 b8zV2<79GgkNg0GC<P[GJ2
IgCSZgSXH1XmQB5J7fLL8c3
R2
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_std_synchronizer_nocut.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_std_synchronizer_nocut.v
L0 44
R5
r1
!s85 0
31
R11
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_std_synchronizer_nocut.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_std_synchronizer_nocut.v|
!i113 1
R7
R8
R9
valtera_up_avalon_video_vga_timing
R1
!i10b 1
!s100 f77gT?TV7S[KXD:O7VH0H1
I4JLAe9>Z4;cCDWN]lId_g1
R2
R0
Z37 w1667859121
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_avalon_video_vga_timing.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_avalon_video_vga_timing.v
R30
R5
r1
!s85 0
31
R6
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_avalon_video_vga_timing.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_avalon_video_vga_timing.v|
!i113 1
R7
R8
R9
valtera_up_video_128_character_rom
Z38 !s110 1668090740
!i10b 1
!s100 :fAOWXBVoQ5_U^dM5<^Lc1
I>fH@7`CY3m]e`8L7eS9Bz3
R2
R0
R37
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v
R30
R5
r1
!s85 0
31
Z39 !s108 1668090740.000000
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v|
!i113 1
R7
R8
R9
Efinalproject_trivia
Z40 w1667859118
Z41 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z42 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z43 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z44 8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd
Z45 FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd
l0
L9
V@OSIOa;bL^^oW`2^K?7N]1
!s100 Fma_NgXNIcN8a[<aR]]Uo0
Z46 OV;C;10.5b;63
33
R32
!i10b 1
Z47 !s108 1668090753.000000
Z48 !s90 -reportprogress|300|-2008|-work|finalproject_trivia|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd|
Z49 !s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd|
!i113 1
Z50 o-2008 -work finalproject_trivia
Z51 tExplicit 1 CvgOpt 0
Artl
R41
R42
R43
DEx4 work 19 finalproject_trivia 0 22 @OSIOa;bL^^oW`2^K?7N]1
l629
L38
VAd5AhkjWXP:hH<?;5J?Nd3
!s100 @]?e>3V;YOik7]CAY>MaS2
R46
33
R32
!i10b 1
R47
R48
R49
!i113 1
R50
R51
vfinalproject_trivia_altpll_0
Z52 !s110 1668090745
!i10b 1
!s100 IXaK0@6PN<R3W[il9HeNB1
I2n0_jm_R5J0?LeM<gU=li3
R2
R0
Z53 w1667859119
Z54 8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v
Z55 FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v
L0 221
R5
r1
!s85 0
31
Z56 !s108 1668090745.000000
Z57 !s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v|
Z58 !s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_altpll_0_altpll_62g2
R52
!i10b 1
!s100 elY]nEAS2dLC4Jb=W52ES2
Io8BjWg:z>_^Oi[Aa=[hH73
R2
R0
R53
R54
R55
L0 130
R5
r1
!s85 0
31
R56
R57
R58
!i113 1
R7
R8
R9
vfinalproject_trivia_altpll_0_dffpipe_l2c
R52
!i10b 1
!s100 hO?aaZ8<SlJCnjLBRjdmJ2
IM7mC^O84H`G=P54o8:Wk93
R2
R0
R53
R54
R55
L0 37
R5
r1
!s85 0
31
R56
R57
R58
!i113 1
R7
R8
R9
vfinalproject_trivia_altpll_0_stdsync_sv6
R52
!i10b 1
!s100 1l7g]hJ^flK3`?4O6l@lE1
If1YVcQEf]LY_H_@`K2POK3
R2
R0
R53
R54
R55
L0 98
R5
r1
!s85 0
31
R56
R57
R58
!i113 1
R7
R8
R9
vfinalproject_trivia_irq_mapper
R15
R52
!i10b 1
!s100 >oDj]L6?^U3e=l9fJE^]?0
I<gSL<mnmTkj[07N_ASjdV2
R2
!s105 finalproject_trivia_irq_mapper_sv_unit
S1
R0
R35
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_irq_mapper.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_irq_mapper.sv
L0 31
R5
r1
!s85 0
31
R56
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_irq_mapper.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_jtag_uart_0
R52
!i10b 1
!s100 kY5oFm0N[TKnRk90X`Tjf3
ILjbd;elkZja<Z:B7kn0`Z1
R2
R0
R53
Z59 8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v
Z60 FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v
L0 331
R5
r1
!s85 0
31
R56
Z61 !s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v|
Z62 !s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_jtag_uart_0_scfifo_r
R52
!i10b 1
!s100 ol71_zm`_c`0je3@Ljl]:2
IM[CEe1^WYd^`QD415Sb830
R2
R0
R53
R59
R60
L0 243
R5
r1
!s85 0
31
R56
R61
R62
!i113 1
R7
R8
R9
vfinalproject_trivia_jtag_uart_0_scfifo_w
R52
!i10b 1
!s100 NHch>JL>n7PSJUDhMLkR>0
Ic0GH6]iCeiN];K7jH:dFT3
R2
R0
R53
R59
R60
L0 78
R5
r1
!s85 0
31
R56
R61
R62
!i113 1
R7
R8
R9
vfinalproject_trivia_jtag_uart_0_sim_scfifo_r
R52
!i10b 1
!s100 AKGPb6oled<hNQbAnfaZ>2
IVRli5VdBah;F^c39fQ67E3
R2
R0
R53
R59
R60
L0 164
R5
r1
!s85 0
31
R56
R61
R62
!i113 1
R7
R8
R9
vfinalproject_trivia_jtag_uart_0_sim_scfifo_w
R52
!i10b 1
!s100 gj0MdMY`iMM:ZcoA<_QmI3
IU[P[?R5CbB_`^?5`kOdW63
R2
R0
R53
R59
R60
R4
R5
r1
!s85 0
31
R56
R61
R62
!i113 1
R7
R8
R9
vfinalproject_trivia_mm_interconnect_0
R34
!i10b 1
!s100 Sj9K4mPlmKM?mKRoe3:ES3
IDCClUJz?<RNAH>I<RlXAk1
R2
R0
R35
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v
L0 9
R5
r1
!s85 0
31
R36
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_mm_interconnect_0_avalon_st_adapter
R1
!i10b 1
!s100 ?g];Q9Z7nMdcUPbIhAnF;0
Idh=kL2^g;YGSm7B[lOTdF2
R2
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v
L0 9
R5
r1
!s85 0
31
R6
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_mm_interconnect_0_avalon_st_adapter_001
R1
!i10b 1
!s100 WDQaia531:[0jha8VJU@j3
Ia^j5ScAA?mNg>HDRckQP<1
R2
R0
Z63 w1667859135
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v
L0 9
R5
r1
!s85 0
31
R6
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
R15
R12
!i10b 1
!s100 FME<;SMY;AadjfGm[Imj[3
IT8AJBAo@I7K>JM1]4iGYC1
R2
!s105 finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0_sv_unit
S1
R0
R63
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
Z64 L0 66
R5
r1
!s85 0
31
R14
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_avalon_st_adapter_008
R34
!i10b 1
!s100 z_ZI^IP@SdHIZN6HIC9]j1
IM7;BNn=6T`bJ8WT9Z[IJT2
R2
R0
R63
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v
L0 9
R5
r1
!s85 0
31
R36
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0
R15
R12
!i10b 1
!s100 KT61SJHQ5:JWCMoQS[hn[3
I^lb37:lM];]24dQ:eeRAc2
R2
!s105 finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0_sv_unit
S1
R0
R63
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv
R64
R5
r1
!s85 0
31
R14
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R15
R12
!i10b 1
!s100 W<`5SoW5?LK]]glQ]Y^]f2
I3K8NNB1FGPTE:1?`^>8mO0
R2
!s105 finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R63
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
R64
R5
r1
!s85 0
31
R14
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_cmd_demux
R15
R25
!i10b 1
!s100 KXJ5;OldGnE26DfIk29UJ2
I0DgIaHYXeQ]DeC]c1^iUG3
R2
!s105 finalproject_trivia_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv
Z65 L0 43
R5
r1
!s85 0
31
R26
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_cmd_demux_001
R15
R25
!i10b 1
!s100 ]WQEki2dkUS3l=d8LF0S^2
IR_l=HK2UoF05BeQk4lTCa0
R2
!s105 finalproject_trivia_mm_interconnect_0_cmd_demux_001_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv
R65
R5
r1
!s85 0
31
R26
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_cmd_mux
R15
R25
!i10b 1
!s100 fk1R]TBICgjg7SImnQifI1
ISK^K<]XiFFmDhzV7981_h1
R2
!s105 finalproject_trivia_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv
Z66 L0 51
R5
r1
!s85 0
31
R26
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_cmd_mux_004
R15
R25
!i10b 1
!s100 O_hSXf^Rh>z<`ggDQe8f20
IDm;Gh5o40NQH>gW=^;oBD0
R2
!s105 finalproject_trivia_mm_interconnect_0_cmd_mux_004_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv
R66
R5
r1
!s85 0
31
R20
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_router
R15
R29
!i10b 1
!s100 8oimSHd3f;Nk=Dej1c0j00
I`[]_OC9gUD><[fRd[Wjf:0
R2
Z67 !s105 finalproject_trivia_mm_interconnect_0_router_sv_unit
S1
R0
R3
Z68 8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv
Z69 FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv
Z70 L0 84
R5
r1
!s85 0
31
Z71 !s108 1668090751.000000
Z72 !s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv|
Z73 !s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_router_001
R15
Z74 !s110 1668090751
!i10b 1
!s100 Y>MYa_?1AUP]me<_M;hFb0
IEch`:XEG_Zb023o:49=2;3
R2
Z75 !s105 finalproject_trivia_mm_interconnect_0_router_001_sv_unit
S1
R0
R3
Z76 8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv
Z77 FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv
R70
R5
r1
!s85 0
31
R71
Z78 !s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv|
Z79 !s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_router_001_default_decode
R15
R74
!i10b 1
!s100 EigI`jJcZV]UP6V797Bi_2
ImRW_Y^RdoV_R=XTfI[<OE2
R2
R75
S1
R0
R3
R76
R77
Z80 L0 45
R5
r1
!s85 0
31
R71
R78
R79
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_router_002
R15
R74
!i10b 1
!s100 L`TEP;aYoFnzCRYoneV0F1
IgQOkOYo=G<=e>FQ9zlSLS2
R2
Z81 !s105 finalproject_trivia_mm_interconnect_0_router_002_sv_unit
S1
R0
R3
Z82 8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv
Z83 FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv
R70
R5
r1
!s85 0
31
R71
Z84 !s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv|
Z85 !s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_router_002_default_decode
R15
R74
!i10b 1
!s100 MW;`9OVU1J?@1UI<WzK2Z1
IoONWAL:;^<V7L=<_HX^<G2
R2
R81
S1
R0
R3
R82
R83
R80
R5
r1
!s85 0
31
R71
R84
R85
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_router_003
R15
R74
!i10b 1
!s100 kIU@cNOc:cAMZ04klFP][2
ISJ2O`I4McCfz;4nVnaKk53
R2
Z86 !s105 finalproject_trivia_mm_interconnect_0_router_003_sv_unit
S1
R0
R3
Z87 8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv
Z88 FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv
R70
R5
r1
!s85 0
31
R28
Z89 !s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv|
Z90 !s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_router_003_default_decode
R15
R74
!i10b 1
!s100 eHd8nJ5nhA]OO3UHAJb9P3
I_RID5aMe0D0DM3a7ZkKgo0
R2
R86
S1
R0
R3
R87
R88
R80
R5
r1
!s85 0
31
R28
R89
R90
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_router_006
R15
R27
!i10b 1
!s100 GdVH<NEMEcA38co]kblXc3
IR?Ya6S9<Re1Eb@JNN@8J63
R2
Z91 !s105 finalproject_trivia_mm_interconnect_0_router_006_sv_unit
S1
R0
R3
Z92 8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv
Z93 FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv
R70
R5
r1
!s85 0
31
R28
Z94 !s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv|
Z95 !s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_router_006_default_decode
R15
R27
!i10b 1
!s100 17H8B_zR]FIV[Z<e;bzFD2
IDI>_hnh7Q1T<a8HL;:Bjj3
R2
R91
S1
R0
R3
R92
R93
R80
R5
r1
!s85 0
31
R28
R94
R95
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_router_010
R15
R27
!i10b 1
!s100 5zTgS[0H^JeEldFRL?gT?1
If734Lk<NLz=F_IQJJPX=20
R2
Z96 !s105 finalproject_trivia_mm_interconnect_0_router_010_sv_unit
S1
R0
R3
Z97 8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv
Z98 FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv
R70
R5
r1
!s85 0
31
R28
Z99 !s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv|
Z100 !s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_router_010_default_decode
R15
R27
!i10b 1
!s100 V@^mSNR2Zj]<bD=MHVzSI0
IIiTB^<dUS2zTlQ;mFEDl[3
R2
R96
S1
R0
R3
R97
R98
R80
R5
r1
!s85 0
31
R28
R99
R100
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_router_default_decode
R15
R29
!i10b 1
!s100 cQ<R@`o>@YndU5`Hm0Q^:3
IlmWcI1<KHTJnU;kRC4bnc3
R2
R67
S1
R0
R3
R68
R69
R80
R5
r1
!s85 0
31
R71
R72
R73
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_rsp_demux
R15
R16
!i10b 1
!s100 UFzEmT_CmP<z;5ogo3lEn2
IA_]TN6[>G=cTF=aRHNI6g0
R2
!s105 finalproject_trivia_mm_interconnect_0_rsp_demux_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv
R65
R5
r1
!s85 0
31
R20
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_rsp_mux
R15
R16
!i10b 1
!s100 Olb<fUV6V:ASQ8Y^WKRM53
I:L_ADRJkl?eoU`5cNzKGH1
R2
!s105 finalproject_trivia_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv
R66
R5
r1
!s85 0
31
R20
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_mm_interconnect_0_rsp_mux_001
R15
R16
!i10b 1
!s100 WE4fn@eoIAb28aLzSKF4Z2
InQ`P`4W@GSRiahEM_HLmC2
R2
!s105 finalproject_trivia_mm_interconnect_0_rsp_mux_001_sv_unit
S1
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv
R66
R5
r1
!s85 0
31
R20
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv|
!i113 1
R23
R24
R9
vfinalproject_trivia_new_sdram_controller_0
Z101 !s110 1668090744
!i10b 1
!s100 9RlhXf@2:2<X]WOAl0BTO3
I?VMNWldKzT_YojRUL0YE70
R2
R0
R53
Z102 8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v
Z103 FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v
L0 159
R5
r1
!s85 0
31
Z104 !s108 1668090744.000000
Z105 !s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v|
Z106 !s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_new_sdram_controller_0_input_efifo_module
R101
!i10b 1
!s100 eeB^f]>h>@Y7bnJB[C8[T0
Ic[D_S@FSPhH3X5QCWkYUn3
R2
R0
R53
R102
R103
R4
R5
r1
!s85 0
31
R104
R105
R106
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0
Z107 !s110 1668090742
!i10b 1
!s100 eR[C1EcH1JbH7NAj0n@F=2
I>fY7[@65oSRB;>5Ia1BU^1
R2
R0
Z108 w1667859120
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0.v
L0 9
R5
r1
!s85 0
31
Z109 !s108 1668090742.000000
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu
Z110 !s110 1668090743
!i10b 1
!s100 c?j8ON2ez5cU9Uc<>PRPk3
Ic6Gf<ahW4BTR]bg85V5CR0
R2
R0
R3
Z111 8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v
Z112 FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v
L0 2834
R5
r1
!s85 0
31
R109
Z113 !s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v|
Z114 !s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk
R110
!i10b 1
!s100 Oh9J03c0dK`:<f3P=iZ2>1
I5ZW`j39E7zY9H?T3zd6:l1
R2
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v
R4
R5
r1
!s85 0
31
Z115 !s108 1668090743.000000
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck
R101
!i10b 1
!s100 _P0FmWm[;E1=m3fdXMUJ53
I8>^QO[B]Ma[`XhT4h8Mk=1
R2
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v
R4
R5
r1
!s85 0
31
R115
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper
R101
!i10b 1
!s100 0^_IAgjDVj714D`W^9]K<3
I]i1M>a1Jmz0T`^`UjgGd71
R2
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v
R4
R5
r1
!s85 0
31
R104
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg
R110
!i10b 1
!s100 ?Ween<RYT^Vn:cNHa=TZ93
I?[I;Z`F^O_j>aaBYfZFQF3
R2
R0
R3
R111
R112
L0 2023
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_oci
R110
!i10b 1
!s100 JhJaS<>Y=zAT7DeSGE<mX0
IFk@3?io<>c2DF_3`V>SPA0
R2
R0
R3
R111
R112
L0 2362
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break
R107
!i10b 1
!s100 jHF[[kKD0A51kPg>UogzR0
IQSSLfQBme<<?8in3E3dS00
R2
R0
R3
R111
R112
L0 295
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
R107
!i10b 1
!s100 A=oF@PAjLL3^0DegN6HB;3
IN6ZLWFCk6nk8;FTRH@@^>1
R2
R0
R3
R111
R112
L0 1265
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk
R107
!i10b 1
!s100 HTij_=Y`4eOSHF2dD3]mP1
IVR=<zXMmo^P6f4`4KjQQ`3
R2
R0
R3
R111
R112
L0 795
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug
R107
!i10b 1
!s100 PYeVkUBn1<Kg<:`bImAaa3
Im[_1OJ0KNkndRIW2RdCAl1
R2
R0
R3
R111
R112
L0 153
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace
R107
!i10b 1
!s100 9UN@KkLSf;WIEUL]]HcmF1
I^J=H[`[037N68<fUHD3571
R2
R0
R3
R111
R112
L0 1183
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo
R107
!i10b 1
!s100 ]82_AgY>a]NiJIR97BGQk0
I0VT0NTk^kgUn>ibPo=zkG1
R2
R0
R3
R111
R112
L0 1427
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
R107
!i10b 1
!s100 Ne]J@X3Ngdi0j3eZFH@OS1
IUbWSA]6ogABP6UIDT^mF52
R2
R0
R3
R111
R112
L0 1380
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
R107
!i10b 1
!s100 :OFC`SKI3T53eJiY@l4gT2
IUlFM]N^]Nnn=oioG3`9ZX2
R2
R0
R3
R111
R112
L0 1337
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im
R110
!i10b 1
!s100 LHAJ7AgYDTHIR;JEN:4`S0
IaF`3_TWeR1RQ63M7UhXa50
R2
R0
R3
R111
R112
L0 1936
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace
R107
!i10b 1
!s100 njKCkQ?8E40Q`;:?ChScI1
I3NZ<d;V[d74Q9aVLZ0?XA3
R2
R0
R3
R111
R112
L0 982
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib
R107
!i10b 1
!s100 43IKDI@XE9INR?G0fQ_=H2
IJIn0=Nl@EO:[2oLY6<I7?3
R2
R0
R3
R111
R112
L0 1913
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_oci_td_mode
R107
!i10b 1
!s100 6b9H`G@OWa4YAD859G^0[0
IjoIQTVC2YO7gEdl_OORZL2
R2
R0
R3
R111
R112
L0 1115
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk
R107
!i10b 1
!s100 NZ;B<I1S:^@zgNgI?Y5N21
I05G6H]:^ngc;30T[><`dV1
R2
R0
R3
R111
R112
L0 588
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem
R110
!i10b 1
!s100 l3GdQ8fjjoC<NlidkXzd10
Iij?41ecDG3Pk@Ujo[COoP0
R2
R0
R3
R111
R112
L0 2181
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_nios2_performance_monitors
R110
!i10b 1
!s100 cS9TUKZJ?o^[AQIZVEBoO3
I3;HBTEmLO:oR3bnb?[HPP3
R2
R0
R3
R111
R112
L0 2006
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module
R110
!i10b 1
!s100 J^WUbcejRUB]A5CMTB90;3
ICBe4mKZO;m@;PU^B3l7Bn3
R2
R0
R3
R111
R112
L0 2116
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module
R107
!i10b 1
!s100 Z^jm=IcQK8VS[H<cH?RK60
IPMKjY^YZHaHHo`_3V8KA23
R2
R0
R3
R111
R112
R4
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module
R107
!i10b 1
!s100 SY^Yihb5^G21a4]nh:6I00
IP>FIMWB[[;P@CGIWWCB6?3
R2
R0
R3
R111
R112
L0 87
R5
r1
!s85 0
31
R109
R113
R114
!i113 1
R7
R8
R9
vfinalproject_trivia_nios2_gen2_0_cpu_test_bench
R101
!i10b 1
!s100 8IQT_WRAPOHJ5A=^1h8hA2
IAG6FQFQ9n[d3V8[QBd:EI1
R2
R0
R3
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v
R4
R5
r1
!s85 0
31
R104
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_onchip_memory2_0
R107
!i10b 1
!s100 X3b]D8zYF>VMKSSPScPG91
IA58lD78?NgdU@1Z1]?=7C3
R2
R0
R108
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v
R4
R5
r1
!s85 0
31
R109
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_pio_input_key
R107
!i10b 1
!s100 N=]NFRcNP:5Co19blFmFj2
I>?m>H56CT]QfW2Z[5cL8c0
R2
R0
R37
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_input_key.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_input_key.v
R4
R5
r1
!s85 0
31
Z116 !s108 1668090741.000000
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_input_key.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_input_key.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_pio_output_answer
Z117 !s110 1668090741
!i10b 1
!s100 a3iD7iRafMTN]j<;^GCBK3
IVCd]SMaFVbi@IID>7goki2
R2
R0
R37
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_output_answer.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_output_answer.v
R4
R5
r1
!s85 0
31
R116
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_output_answer.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_output_answer.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_pio_sseg
R117
!i10b 1
!s100 M6`>[nHOG?XXj@ecC8nB83
IA771jTUNfK4IZLzBbNicH1
R2
R0
R37
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_sseg.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_sseg.v
R4
R5
r1
!s85 0
31
R116
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_sseg.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_sseg.v|
!i113 1
R7
R8
R9
Efinalproject_trivia_rst_controller
R40
R41
R42
R43
R0
Z118 8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd
Z119 FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd
l0
L9
V[=jR_Y]dFm^7G=iJij08k3
!s100 o68Af[[g]R2lmK7jgHzTK0
R46
33
R32
!i10b 1
R47
Z120 !s90 -reportprogress|300|-2008|-work|finalproject_trivia|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd|
Z121 !s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd|
!i113 1
R50
R51
Artl
R41
R42
R43
DEx4 work 34 finalproject_trivia_rst_controller 0 22 [=jR_Y]dFm^7G=iJij08k3
l142
L75
VMZQLl>H<8=^JT7[YQYX`Z3
!s100 oVRo2MV;Rmf<l9IAQ4XY:3
R46
33
R32
!i10b 1
R47
R120
R121
!i113 1
R50
R51
Efinalproject_trivia_rst_controller_001
R40
R41
R42
R43
R0
Z122 8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller_001.vhd
Z123 FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller_001.vhd
l0
L9
VbUc8@jV;^>AdRXkNhHBX01
!s100 ?YWLRZ]:JOQ4cU5g1aa9R1
R46
33
R32
!i10b 1
R47
Z124 !s90 -reportprogress|300|-2008|-work|finalproject_trivia|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller_001.vhd|
Z125 !s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller_001.vhd|
!i113 1
R50
R51
Artl
R41
R42
R43
Z126 DEx4 work 38 finalproject_trivia_rst_controller_001 0 22 bUc8@jV;^>AdRXkNhHBX01
l142
L75
Z127 VaObLd2h`Q=ckM3KMbzRCX0
Z128 !s100 d18;SOn`o01kcC1XPD^Dl1
R46
33
R32
!i10b 1
R47
R124
R125
!i113 1
R50
R51
vfinalproject_trivia_sysid_qsys_0
R117
!i10b 1
!s100 j3BKX_MiM@7mV>cF5iGAI2
IoelzJR_;_jC3OHY1@<WRj0
R2
R0
R37
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_sysid_qsys_0.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_sysid_qsys_0.v
R33
R5
r1
!s85 0
31
R116
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_sysid_qsys_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_sysid_qsys_0.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_timer_0
R117
!i10b 1
!s100 d411_F^VkC?6iC7VA^jSf2
I^1AYGm^z`S=c>n4;P]=Af0
R2
R0
R37
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_timer_0.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_timer_0.v
R4
R5
r1
!s85 0
31
R116
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_timer_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_timer_0.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_video_character_buffer_with_dma_0
R38
!i10b 1
!s100 ih<zC[3mPlhHf4KER1nm50
ILVPOmWnl]<<oInPzVUZoM1
R2
R0
R37
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v
Z129 L0 29
R5
r1
!s85 0
31
R39
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_video_dual_clock_buffer_0
R38
!i10b 1
!s100 zZiNITJU=:U5dU7Q[SVA41
IeO?n^AbVJCWKTSR>iA6Ee2
R2
R0
R37
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v
R129
R5
r1
!s85 0
31
R39
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v|
!i113 1
R7
R8
R9
vfinalproject_trivia_video_vga_controller_0
R38
!i10b 1
!s100 lTCoKA_FOk?@L7If]IIWZ0
Ii8]0_mWk3AQg:59Y@7I^<1
R2
R0
R37
8Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_vga_controller_0.v
FZ:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_vga_controller_0.v
R30
R5
r1
!s85 0
31
R6
!s107 Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_vga_controller_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|finalproject_trivia|+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules|Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_vga_controller_0.v|
!i113 1
R7
R8
R9
