# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2023.09
# platform  : Linux 4.19.0-20-amd64
# version   : 2023.09 FCS 64 bits
# build date: 2023.09.27 19:40:18 UTC
# ----------------------------------------
# started   : 2025-02-18 22:13:01 UTC
# hostname  : joc047.(none)
# pid       : 48700
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:32927' '-style' 'windows' '-data' 'AAAA3HicY2RgYLCp////PwMYMFcBCQEGHwZfhiAGVyDpzxAGpBkYzBjMGUyA0IHBkMGAQQ+MzYHYFMi3wiMHBowPIDSDDSMDMmAMbEChGRhYYQphSpiAWIRBl6GYoZShgCGVoYghhyGTIY+hBCguhUVUD4iTgTyQUQD6DBju' '-proj' '/home/joc/c12025/FP_mult-div_class24-25/superlint/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/joc/c12025/FP_mult-div_class24-25/superlint/jgproject/.tmp/.initCmds.tcl' 'superlint.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2023 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/joc/c12025/FP_mult-div_class24-25/superlint/jgproject/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out licenses "jasper_interactive" and "jasper_dao".
INFO: reading configuration file "/home/joc/.config/cadence/jasper.conf".
% check_superlint -init
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% set design_top mul_div
mul_div
% 
% analyze -sv -f superlint_list 
INFO (INL011): Processing "-f" file "/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_list".
[-- (VERI-1482)] Analyzing Verilog file '/edatools/cdnc/JASPER2309/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sum1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/step.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_cascode.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sign_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/exponent_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/normalizer.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/rounding.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_div.sv'
% config_rtlds -rule -load superlint_Verilog_SystemVerilog.def
WARNING (WSL056): Change in Message, Arguments for tag: RST_MX_SYAS have changed.
    For message help, type "help -message WSL056".
% elaborate -top $design_top
INFO (ISW003): Top module name is "mul_div".
[INFO (HIER-8002)] ../rtl/mul_div.sv(58): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../rtl/sign_logic.sv(9): compiling module 'sign_logic'
[INFO (VERI-1018)] ../rtl/exponent_logic.sv(12): compiling module 'exponent_logic'
[INFO (VERI-1018)] ../rtl/sum1b.sv(22): compiling module 'sum1b'
[INFO (VERI-1018)] ../rtl/mul1b.sv(1): compiling module 'mul1b'
[INFO (VERI-1018)] ../rtl/step.sv(3): compiling module 'step:(N=24)'
[WARN (VERI-1330)] ../rtl/step.sv(17): actual bit length 32 differs from formal bit length 1 for port 'ci'
[INFO (VERI-1018)] ../rtl/mul_cascode.sv(23): compiling module 'mul_cascode:(N=24)'
[WARN (VERI-1330)] ../rtl/mul_cascode.sv(40): actual bit length 32 differs from formal bit length 1 for port 'Si'
[WARN (VERI-1330)] ../rtl/mul_cascode.sv(41): actual bit length 32 differs from formal bit length 23 for port 'Sx'
[INFO (VERI-1018)] ../rtl/normalizer.sv(8): compiling module 'normalizer'
[INFO (VERI-1018)] ../rtl/rounding.sv(7): compiling module 'rounding'
[INFO (VERI-1018)] ../rtl/mul_div.sv(3): compiling module 'mul_div'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          9 (0 packages)
  Single run mode                         On
  Pipeline                                On (9 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      9 (9 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
mul_div
[<embedded>] % 
[<embedded>] % clock clk
[<embedded>] % reset arst -non_resettable_regs 0
WARNING (WRS016): The effects of "reset" options (such as "-non_resettable_regs", "-abstract_value") might not be reflected in the trace prefix.
    For message help, type "help -message WRS016".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "arst".
[<embedded>] % check_superlint -extract
INFO (IRS003): Setting non-resettable flop to value 0 during reset analysis.
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 123 of 123 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 11 Warnings = 4159 Info = 59
INFO (ISL009): Started detection of ASG_AR_OVFL, CAS_NO_UNIQ, CAS_NO_PRIO, BLK_NO_RCHB, ARY_IS_OOBI, EXP_AR_OVFL, ASG_IS_OVFL, EXP_IS_DVBZ checks
INFO (ISL014): Started extracting properties for ASG_AR_OVFL, CAS_NO_UNIQ, CAS_NO_PRIO, BLK_NO_RCHB, ARY_IS_OOBI, EXP_AR_OVFL, ASG_IS_OVFL, EXP_IS_DVBZ checks
INFO (ISL015): Extracted 10 properties of ASG_AR_OVFL, CAS_NO_UNIQ, CAS_NO_PRIO, BLK_NO_RCHB, ARY_IS_OOBI, EXP_AR_OVFL, ASG_IS_OVFL, EXP_IS_DVBZ
INFO (ISL009): Started detection of BUS_IS_CONT, BUS_IS_FLOT checks
INFO (ISL014): Started extracting properties for BUS_IS_CONT, BUS_IS_FLOT checks
4239
[<embedded>] % check_superlint -prove
----------------------------------------
| INFO (IPF035): Proving the following tasks:
|     1:    <SL_AUTO_FORMAL_DEAD_CODE>
|     2:    <SL_AUTO_FORMAL_OVERFLOW>
----------------------------------------
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Keeping
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule superlint_chunking_rule.
INFO (IPF127): (traces_plan) Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_DEAD_CODE>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off
    time_limit                    = 300s
    per_property_time_limit       = 10s * 10 ^ scan
    engine_mode                   = Ht J N I L 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Ht J N I L, total 5
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proof Simplification Iteration 1	[0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "dead_code_prop_4235" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "dead_code_prop_4237" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "dead_code_prop_4234" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "dead_code_prop_4236" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "dead_code_prop_4238" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "dead_code_prop_4241" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "dead_code_prop_4242" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.Ht: Identified and disabled 5 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4294967295
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 48812@joc047(local) jg_48700_joc047_1
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "dead_code_prop_4239" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "dead_code_prop_4240" was covered in 3 cycles in 0.00 s.
0.0.Ht: All properties determined. [0.00 s]
0.0.Ht: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.I: Proofgrid shell started at 48815@joc047(local) jg_48700_joc047_1
0.0.I: Requesting engine job to terminate
0.0.I: Preventing job from starting because proof is shutting down.
0.0.I: Requesting engine job to terminate
0.0.I: Interrupted. [0.00 s]
0.0.J: Proofgrid shell started at 48813@joc047(local) jg_48700_joc047_1
0.0.J: Requesting engine job to terminate
0.0.I: Exited with Success (@ 0.03 s)
0.0.J: Preventing job from starting because proof is shutting down.
0.0.J: Requesting engine job to terminate
0.0.J: Interrupted. [0.00 s]
0.0.N: Proofgrid shell started at 48814@joc047(local) jg_48700_joc047_1
0.0.N: Requesting engine job to terminate
0.0.J: Exited with Success (@ 0.31 s)
0.0.L: Proofgrid shell started at 48816@joc047(local) jg_48700_joc047_1
0.0.L: Requesting engine job to terminate
0.0.N: Preventing job from starting because proof is shutting down.
0.0.N: Requesting engine job to terminate
0.0.N: Interrupted. [0.00 s]
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.N: Exited with Success (@ 0.31 s)
0.0.L: Exited with Success (@ 0.31 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.11 %)
--------------------------------------------------------------
     engines started                               :     5
     engine jobs started                           :     5

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Ht        0.75        0.00        0.00        0.65 %
      J        0.78        0.00        0.00        0.00 %
      N        1.06        0.00        0.00        0.00 %
      I        0.78        0.00        0.00        0.00 %
      L        1.05        0.00        0.00        0.00 %
    all        0.88        0.00        0.00        0.11 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               4.41        0.00        0.00

    Data read    : 1.88 kiB
    Data written : 949.00 B

0: All pending notifications were processed.
INFO (IPF127): (traces_plan) Done using action: prove_action.
INFO (IPF127): (traces_plan) Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_OVERFLOW>", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off
    time_limit                    = 300s
    per_property_time_limit       = 10s * 10 ^ scan
    engine_mode                   = Ht J N I L 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Ht J N I L, total 5
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proof Simplification Iteration 1	[0.00 s]
0.0.Ht: Proof Simplification Iteration 2	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "arithmetic_overflow_assignment_prop_4233" in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.04 s
INFO (IPF127): (traces_plan) Done using action: prove_action.
INFO (IPF127): (traces_plan) Final state reached.

==============================================================
SUMMARY
==============================================================
           Total Tasks                        : 3
           Total Properties                   : 10
                 assumptions                  : 0
                  - approved                  : 0
                  - temporary                 : 0
                 soft assumptions             : 0
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 9
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 9 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % include /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set design_top mul_div
mul_div
%% 
%% analyze -sv -f superlint_list 
INFO (INL011): Processing "-f" file "/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_list".
[-- (VERI-1482)] Analyzing Verilog file '/edatools/cdnc/JASPER2309/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sum1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/step.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_cascode.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sign_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/exponent_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/normalizer.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/rounding.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_div.sv'
%% config_rtlds -rule -load superlint_Verilog_SystemVerilog.def
ERROR at line 5 in file /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl, more info in Tcl-variable errorInfo
ERROR (ERTL002): Unable to parse rule file : (/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_Verilog_SystemVerilog.def:15) 
Unexpected curly brace


% include /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set design_top mul_div
mul_div
%% 
%% analyze -sv -f superlint_list 
INFO (INL011): Processing "-f" file "/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_list".
[-- (VERI-1482)] Analyzing Verilog file '/edatools/cdnc/JASPER2309/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sum1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/step.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_cascode.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sign_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/exponent_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/normalizer.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/rounding.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_div.sv'
%% config_rtlds -rule -load superlint_Verilog_SystemVerilog.def
ERROR at line 5 in file /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl, more info in Tcl-variable errorInfo
ERROR (ERTL002): Unable to parse rule file : (/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_Verilog_SystemVerilog.def:28) 
Category SIM_SYNTH is defined multiple times


% include /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set design_top mul_div
mul_div
%% 
%% analyze -sv -f superlint_list 
INFO (INL011): Processing "-f" file "/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_list".
[-- (VERI-1482)] Analyzing Verilog file '/edatools/cdnc/JASPER2309/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sum1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/step.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_cascode.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sign_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/exponent_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/normalizer.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/rounding.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_div.sv'
%% config_rtlds -rule -load superlint_Verilog_SystemVerilog.def
ERROR at line 5 in file /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl, more info in Tcl-variable errorInfo
ERROR (ERTL002): Unable to parse rule file : (/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_Verilog_SystemVerilog.def:65) 
Category NAMING is not part of any domain/category


% include /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set design_top mul_div
mul_div
%% 
%% analyze -sv -f superlint_list 
INFO (INL011): Processing "-f" file "/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_list".
[-- (VERI-1482)] Analyzing Verilog file '/edatools/cdnc/JASPER2309/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sum1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/step.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_cascode.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sign_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/exponent_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/normalizer.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/rounding.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_div.sv'
%% config_rtlds -rule -load superlint_Verilog_SystemVerilog.def
ERROR at line 5 in file /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl, more info in Tcl-variable errorInfo
ERROR (ERTL002): Unable to parse rule file : (/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_Verilog_SystemVerilog.def:770) 
The DFT domain is not defined in the rule file


% include /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set design_top mul_div
mul_div
%% 
%% analyze -sv -f superlint_list 
INFO (INL011): Processing "-f" file "/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_list".
[-- (VERI-1482)] Analyzing Verilog file '/edatools/cdnc/JASPER2309/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sum1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/step.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_cascode.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sign_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/exponent_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/normalizer.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/rounding.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_div.sv'
%% config_rtlds -rule -load superlint_Verilog_SystemVerilog.def
ERROR at line 5 in file /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl, more info in Tcl-variable errorInfo
ERROR (ERTL002): Unable to parse rule file : (/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_Verilog_SystemVerilog.def:781) 
The DFT domain is not defined in the rule file


% include /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set design_top mul_div
mul_div
%% 
%% analyze -sv -f superlint_list 
INFO (INL011): Processing "-f" file "/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_list".
[-- (VERI-1482)] Analyzing Verilog file '/edatools/cdnc/JASPER2309/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sum1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/step.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_cascode.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sign_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/exponent_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/normalizer.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/rounding.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_div.sv'
%% config_rtlds -rule -load superlint_Verilog_SystemVerilog.def
ERROR at line 5 in file /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl, more info in Tcl-variable errorInfo
ERROR (ERTL002): Unable to parse rule file : (/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_Verilog_SystemVerilog.def:798) 
Expected Tag/Domain/Global param but got: MOD_NF_NMCV


% include /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set design_top mul_div
mul_div
%% 
%% analyze -sv -f superlint_list 
INFO (INL011): Processing "-f" file "/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_list".
[-- (VERI-1482)] Analyzing Verilog file '/edatools/cdnc/JASPER2309/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sum1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/step.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_cascode.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sign_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/exponent_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/normalizer.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/rounding.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_div.sv'
%% config_rtlds -rule -load superlint_Verilog_SystemVerilog.def
ERROR at line 5 in file /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl, more info in Tcl-variable errorInfo
ERROR (ERTL002): Unable to parse rule file : (/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_Verilog_SystemVerilog.def:799) 
Expected Tag/Domain/Global param but got: INS_NF_NMCV


% include /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set design_top mul_div
mul_div
%% 
%% analyze -sv -f superlint_list 
INFO (INL011): Processing "-f" file "/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_list".
[-- (VERI-1482)] Analyzing Verilog file '/edatools/cdnc/JASPER2309/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sum1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/step.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_cascode.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sign_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/exponent_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/normalizer.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/rounding.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_div.sv'
%% config_rtlds -rule -load superlint_Verilog_SystemVerilog.def
ERROR at line 5 in file /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl, more info in Tcl-variable errorInfo
ERROR (ERTL002): Unable to parse rule file : (/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_Verilog_SystemVerilog.def:875) 
Expected Tag/Domain/Global param but got: WIR_NR_UASR


% include /home/joc/c12025/FP_mult-div_class24-25/superlint/superlint.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set design_top mul_div
mul_div
%% 
%% analyze -sv -f superlint_list 
INFO (INL011): Processing "-f" file "/home/joc/c12025/FP_mult-div_class24-25/superlint/superlint_list".
[-- (VERI-1482)] Analyzing Verilog file '/edatools/cdnc/JASPER2309/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sum1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul1b.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/step.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_cascode.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sign_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/exponent_logic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/normalizer.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/rounding.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mul_div.sv'
%% config_rtlds -rule -load superlint_Verilog_SystemVerilog.def
WARNING (WSL056): Change in Message, Arguments for tag: RST_MX_SYAS have changed.
    For message help, type "help -message WSL056".
%% elaborate -top $design_top
INFO (ISW003): Top module name is "mul_div".
[INFO (HIER-8002)] ../rtl/mul_div.sv(58): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../rtl/sign_logic.sv(9): compiling module 'sign_logic'
[INFO (VERI-1018)] ../rtl/exponent_logic.sv(12): compiling module 'exponent_logic'
[INFO (VERI-1018)] ../rtl/sum1b.sv(22): compiling module 'sum1b'
[INFO (VERI-1018)] ../rtl/mul1b.sv(1): compiling module 'mul1b'
[INFO (VERI-1018)] ../rtl/step.sv(3): compiling module 'step:(N=24)'
[WARN (VERI-1330)] ../rtl/step.sv(17): actual bit length 32 differs from formal bit length 1 for port 'ci'
[INFO (VERI-1018)] ../rtl/mul_cascode.sv(23): compiling module 'mul_cascode:(N=24)'
[WARN (VERI-1330)] ../rtl/mul_cascode.sv(40): actual bit length 32 differs from formal bit length 1 for port 'Si'
[WARN (VERI-1330)] ../rtl/mul_cascode.sv(41): actual bit length 32 differs from formal bit length 23 for port 'Sx'
[INFO (VERI-1018)] ../rtl/normalizer.sv(8): compiling module 'normalizer'
[INFO (VERI-1018)] ../rtl/rounding.sv(7): compiling module 'rounding'
[INFO (VERI-1018)] ../rtl/mul_div.sv(3): compiling module 'mul_div'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          9 (0 packages)
  Single run mode                         On
  Pipeline                                On (9 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      9 (9 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
mul_div
%% 
%% clock clk
%% reset arst -non_resettable_regs 0
WARNING (WRS016): The effects of "reset" options (such as "-non_resettable_regs", "-abstract_value") might not be reflected in the trace prefix.
    For message help, type "help -message WRS016".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "arst".
%% check_superlint -extract
INFO (IRS003): Setting non-resettable flop to value 0 during reset analysis.
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 123 of 123 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 11 Warnings = 4159 Info = 59
INFO (ISL009): Started detection of ASG_AR_OVFL, CAS_NO_UNIQ, CAS_NO_PRIO, BLK_NO_RCHB, ARY_IS_OOBI, EXP_AR_OVFL, ASG_IS_OVFL, EXP_IS_DVBZ checks
INFO (ISL014): Started extracting properties for ASG_AR_OVFL, CAS_NO_UNIQ, CAS_NO_PRIO, BLK_NO_RCHB, ARY_IS_OOBI, EXP_AR_OVFL, ASG_IS_OVFL, EXP_IS_DVBZ checks
INFO (ISL015): Extracted 10 properties of ASG_AR_OVFL, CAS_NO_UNIQ, CAS_NO_PRIO, BLK_NO_RCHB, ARY_IS_OOBI, EXP_AR_OVFL, ASG_IS_OVFL, EXP_IS_DVBZ
INFO (ISL009): Started detection of BUS_IS_CONT, BUS_IS_FLOT checks
INFO (ISL014): Started extracting properties for BUS_IS_CONT, BUS_IS_FLOT checks
4239
%% check_superlint -prove
----------------------------------------
| INFO (IPF035): Proving the following tasks:
|     1:    <SL_AUTO_FORMAL_DEAD_CODE>
|     2:    <SL_AUTO_FORMAL_OVERFLOW>
----------------------------------------
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Keeping
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule superlint_chunking_rule.
INFO (IPF127): (traces_plan) Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_DEAD_CODE>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off
    time_limit                    = 300s
    per_property_time_limit       = 10s * 10 ^ scan
    engine_mode                   = Ht J N I L 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Ht J N I L, total 5
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proof Simplification Iteration 1	[0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "dead_code_prop_4235" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "dead_code_prop_4237" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "dead_code_prop_4234" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "dead_code_prop_4236" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "dead_code_prop_4238" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "dead_code_prop_4241" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "dead_code_prop_4242" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.Ht: Identified and disabled 5 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4294967295
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.J: Proofgrid shell started at 1454@joc047(local) jg_48700_joc047_3
0.0.J: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.J: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt  2	[0.01 s]
0.0.J: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt  3	[0.01 s]
0.0.J: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
INFO (IPF047): 0.0.J: The cover property "dead_code_prop_4239" was covered in 3 cycles in 0.01 s.
INFO (IPF047): 0.0.J: The cover property "dead_code_prop_4240" was covered in 3 cycles in 0.01 s.
0.0.J: All properties determined. [0.01 s]
0.0.Ht: Proofgrid shell started at 1453@joc047(local) jg_48700_joc047_3
0.0.Ht: Requesting engine job to terminate
0.0.J: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.I: Proofgrid shell started at 1456@joc047(local) jg_48700_joc047_3
0.0.I: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.08 s)
0.0.I: Preventing job from starting because proof is shutting down.
0.0.I: Requesting engine job to terminate
0.0.I: Interrupted. [0.00 s]
0.0.N: Proofgrid shell started at 1455@joc047(local) jg_48700_joc047_3
0.0.N: Requesting engine job to terminate
0.0.I: Exited with Success (@ 0.27 s)
0.0.N: Preventing job from starting because proof is shutting down.
0.0.N: Requesting engine job to terminate
0.0.N: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 1457@joc047(local) jg_48700_joc047_3
0.0.L: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.29 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.29 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.30 %)
--------------------------------------------------------------
     engines started                               :     5
     engine jobs started                           :     5

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Ht        0.79        0.00        0.00        0.00 %
      J        0.77        0.01        0.00        1.74 %
      N        1.03        0.00        0.00        0.00 %
      I        0.84        0.00        0.00        0.00 %
      L        1.05        0.00        0.00        0.00 %
    all        0.89        0.00        0.00        0.30 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               4.47        0.01        0.00

    Data read    : 2.05 kiB
    Data written : 942.00 B

0: All pending notifications were processed.
INFO (IPF127): (traces_plan) Done using action: prove_action.
INFO (IPF127): (traces_plan) Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_OVERFLOW>", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off
    time_limit                    = 300s
    per_property_time_limit       = 10s * 10 ^ scan
    engine_mode                   = Ht J N I L 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Ht J N I L, total 5
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proof Simplification Iteration 1	[0.00 s]
0.0.Ht: Proof Simplification Iteration 2	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "arithmetic_overflow_assignment_prop_4233" in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.01 s
INFO (IPF127): (traces_plan) Done using action: prove_action.
INFO (IPF127): (traces_plan) Final state reached.

==============================================================
SUMMARY
==============================================================
           Total Tasks                        : 3
           Total Properties                   : 10
                 assumptions                  : 0
                  - approved                  : 0
                  - temporary                 : 0
                 soft assumptions             : 0
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 9
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 9 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.445 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
