// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "06/20/2018 14:21:24"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module pipeline (
	CLOCK_50,
	KEY,
	SW,
	LEDG,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	reg CLOCK_50 ;
input 	reg [3:0] KEY ;
input 	reg [17:0] SW ;
output 	reg [8:0] LEDG ;
output 	reg [0:6] HEX0 ;
output 	reg [0:6] HEX1 ;
output 	reg [0:6] HEX2 ;
output 	reg [0:6] HEX3 ;
output 	reg [0:6] HEX4 ;
output 	reg [0:6] HEX5 ;
output 	reg [0:6] HEX6 ;
output 	reg [0:6] HEX7 ;

// Design Ports Information
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("tp2_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \Mult0|auto_generated|mac_out2~dataout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \Mult0|auto_generated|mac_out2~0 ;
wire \Mult0|auto_generated|mac_out2~1 ;
wire \Mult0|auto_generated|mac_out2~2 ;
wire \Mult0|auto_generated|mac_out2~3 ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDG[8]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX7[6]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[0]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \clk[0]~75_combout ;
wire \clk[1]~25_combout ;
wire \clk[1]~26 ;
wire \clk[2]~27_combout ;
wire \clk[2]~28 ;
wire \clk[3]~29_combout ;
wire \clk[3]~30 ;
wire \clk[4]~31_combout ;
wire \clk[4]~32 ;
wire \clk[5]~33_combout ;
wire \clk[5]~34 ;
wire \clk[6]~35_combout ;
wire \clk[6]~36 ;
wire \clk[7]~37_combout ;
wire \clk[7]~38 ;
wire \clk[8]~39_combout ;
wire \clk[8]~40 ;
wire \clk[9]~41_combout ;
wire \clk[9]~42 ;
wire \clk[10]~43_combout ;
wire \clk[10]~44 ;
wire \clk[11]~45_combout ;
wire \clk[11]~46 ;
wire \clk[12]~47_combout ;
wire \clk[12]~48 ;
wire \clk[13]~49_combout ;
wire \clk[13]~50 ;
wire \clk[14]~51_combout ;
wire \clk[14]~52 ;
wire \clk[15]~53_combout ;
wire \clk[15]~54 ;
wire \clk[16]~55_combout ;
wire \clk[16]~56 ;
wire \clk[17]~57_combout ;
wire \clk[17]~58 ;
wire \clk[18]~59_combout ;
wire \clk[18]~60 ;
wire \clk[19]~61_combout ;
wire \clk[19]~62 ;
wire \clk[20]~63_combout ;
wire \clk[20]~64 ;
wire \clk[21]~65_combout ;
wire \clk[21]~66 ;
wire \clk[22]~67_combout ;
wire \clk[22]~68 ;
wire \clk[23]~69_combout ;
wire \clk[23]~70 ;
wire \clk[24]~71_combout ;
wire \clk[24]~72 ;
wire \clk[25]~73_combout ;
wire \clk[25]~clkctrl_outclk ;
wire \PC[0]~10_combout ;
wire \dbk0|PB_cnt[0]~18_combout ;
wire \KEY[0]~input_o ;
wire \dbk0|PB_sync_0~feeder_combout ;
wire \dbk0|PB_sync_0~q ;
wire \dbk0|PB_sync_1~q ;
wire \dbk0|comb~0_combout ;
wire \dbk0|PB_cnt[0]~19 ;
wire \dbk0|PB_cnt[1]~20_combout ;
wire \dbk0|PB_cnt[1]~21 ;
wire \dbk0|PB_cnt[2]~22_combout ;
wire \dbk0|PB_cnt[2]~23 ;
wire \dbk0|PB_cnt[3]~24_combout ;
wire \dbk0|PB_cnt[3]~25 ;
wire \dbk0|PB_cnt[4]~26_combout ;
wire \dbk0|PB_cnt[4]~27 ;
wire \dbk0|PB_cnt[5]~28_combout ;
wire \dbk0|PB_cnt[5]~29 ;
wire \dbk0|PB_cnt[6]~30_combout ;
wire \dbk0|PB_cnt[6]~31 ;
wire \dbk0|PB_cnt[7]~32_combout ;
wire \dbk0|PB_cnt[7]~33 ;
wire \dbk0|PB_cnt[8]~34_combout ;
wire \dbk0|PB_cnt[8]~35 ;
wire \dbk0|PB_cnt[9]~36_combout ;
wire \dbk0|PB_cnt[9]~37 ;
wire \dbk0|PB_cnt[10]~38_combout ;
wire \dbk0|PB_cnt[10]~39 ;
wire \dbk0|PB_cnt[11]~40_combout ;
wire \dbk0|PB_cnt[11]~41 ;
wire \dbk0|PB_cnt[12]~42_combout ;
wire \dbk0|PB_cnt[12]~43 ;
wire \dbk0|PB_cnt[13]~44_combout ;
wire \dbk0|PB_state~4_combout ;
wire \dbk0|PB_state~3_combout ;
wire \dbk0|PB_state~5_combout ;
wire \dbk0|PB_cnt[13]~45 ;
wire \dbk0|PB_cnt[14]~46_combout ;
wire \dbk0|PB_cnt[14]~47 ;
wire \dbk0|PB_cnt[15]~48_combout ;
wire \dbk0|PB_cnt[15]~49 ;
wire \dbk0|PB_cnt[16]~50_combout ;
wire \dbk0|PB_cnt[16]~51 ;
wire \dbk0|PB_cnt[17]~52_combout ;
wire \dbk0|PB_state~0_combout ;
wire \dbk0|PB_state~1_combout ;
wire \dbk0|PB_state~2_combout ;
wire \dbk0|PB_state~6_combout ;
wire \dbk0|PB_state~q ;
wire \START.1~feeder_combout ;
wire \START.1~q ;
wire \PC[3]~12_combout ;
wire \PC[0]~11 ;
wire \PC[1]~13_combout ;
wire \PC[1]~14 ;
wire \PC[2]~15_combout ;
wire \PC[2]~16 ;
wire \PC[3]~17_combout ;
wire \DP7_0|WideOr6~0_combout ;
wire \DP7_0|WideOr5~0_combout ;
wire \DP7_0|WideOr4~0_combout ;
wire \DP7_0|WideOr3~0_combout ;
wire \DP7_0|WideOr2~0_combout ;
wire \DP7_0|WideOr1~0_combout ;
wire \DP7_0|WideOr0~0_combout ;
wire \PC[3]~18 ;
wire \PC[4]~19_combout ;
wire \PC[4]~20 ;
wire \PC[5]~21_combout ;
wire \PC[5]~22 ;
wire \PC[6]~23_combout ;
wire \PC[6]~24 ;
wire \PC[7]~25_combout ;
wire \DP7_1|WideOr6~0_combout ;
wire \DP7_1|WideOr5~0_combout ;
wire \DP7_1|WideOr4~0_combout ;
wire \DP7_1|WideOr3~0_combout ;
wire \DP7_1|WideOr2~0_combout ;
wire \DP7_1|WideOr1~0_combout ;
wire \DP7_1|WideOr0~0_combout ;
wire \PC[7]~26 ;
wire \PC[8]~27_combout ;
wire \PC[8]~28 ;
wire \PC[9]~29_combout ;
wire \IRF[12]~feeder_combout ;
wire \always3~0_combout ;
wire \IRD[12]~feeder_combout ;
wire \IRE[12]~feeder_combout ;
wire \IRF[13]~feeder_combout ;
wire \IRD[13]~feeder_combout ;
wire \IRE[13]~feeder_combout ;
wire \IRF[15]~feeder_combout ;
wire \IRF[14]~feeder_combout ;
wire \IRD[14]~feeder_combout ;
wire \IRE[14]~feeder_combout ;
wire \DP7_3|WideOr6~0_combout ;
wire \DP7_3|WideOr5~0_combout ;
wire \DP7_3|WideOr4~0_combout ;
wire \DP7_3|WideOr3~0_combout ;
wire \DP7_3|WideOr2~0_combout ;
wire \DP7_3|WideOr1~0_combout ;
wire \DP7_3|WideOr0~0_combout ;
wire \registers_rtl_1_bypass[9]~feeder_combout ;
wire \IRF[11]~feeder_combout ;
wire \IRD[11]~feeder_combout ;
wire \IRE[11]~feeder_combout ;
wire \IRW[11]~feeder_combout ;
wire \saida_ulaW[0]~2_combout ;
wire \saida_ulaW[0]~3_combout ;
wire \registers_rtl_1_bypass[7]~feeder_combout ;
wire \IRF[3]~feeder_combout ;
wire \registers_rtl_1_bypass[8]~feeder_combout ;
wire \IRF[2]~feeder_combout ;
wire \IRF[10]~feeder_combout ;
wire \IRW[10]~feeder_combout ;
wire \registers_rtl_1_bypass[5]~feeder_combout ;
wire \registers~4_combout ;
wire \IRF[8]~feeder_combout ;
wire \IRD[8]~feeder_combout ;
wire \IRE[8]~feeder_combout ;
wire \IRW[8]~feeder_combout ;
wire \registers_rtl_1_bypass[1]~feeder_combout ;
wire \IRF[0]~feeder_combout ;
wire \IRF[1]~feeder_combout ;
wire \IRF[9]~feeder_combout ;
wire \IRD[9]~feeder_combout ;
wire \IRW[9]~feeder_combout ;
wire \registers_rtl_1_bypass[3]~feeder_combout ;
wire \registers~3_combout ;
wire \registers~5_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \registers_rtl_0_bypass[1]~feeder_combout ;
wire \IRF[5]~feeder_combout ;
wire \registers_rtl_0_bypass[4]~feeder_combout ;
wire \IRF[4]~feeder_combout ;
wire \registers~0_combout ;
wire \IRF[6]~feeder_combout ;
wire \registers_rtl_0_bypass[7]~feeder_combout ;
wire \IRF[7]~feeder_combout ;
wire \registers_rtl_0_bypass[8]~feeder_combout ;
wire \registers~1_combout ;
wire \registers~2_combout ;
wire \registers_rtl_1_bypass[12]~feeder_combout ;
wire \saida_ulaW[3]~22_combout ;
wire \saida_ulaW[0]~9_combout ;
wire \R1E~4_combout ;
wire \R1E~5_combout ;
wire \registers_rtl_0_bypass[21]~feeder_combout ;
wire \registers_rtl_0_bypass[22]~feeder_combout ;
wire \registers_rtl_0_bypass[24]~feeder_combout ;
wire \registers_rtl_0|auto_generated|ram_block1a15 ;
wire \R1E~6_combout ;
wire \registers_rtl_1_bypass[24]~feeder_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a15 ;
wire \registers~7_combout ;
wire \R2E[15]~_Duplicate_1_q ;
wire \saida_ulaW[3]~21_combout ;
wire \registers_rtl_0_bypass[23]~feeder_combout ;
wire \registers_rtl_0|auto_generated|ram_block1a14 ;
wire \R1E~7_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a13 ;
wire \registers~9_combout ;
wire \R2E[13]~_Duplicate_1_q ;
wire \registers_rtl_1_bypass[21]~feeder_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a12 ;
wire \registers~10_combout ;
wire \R2E[12]~_Duplicate_1_q ;
wire \registers_rtl_1_bypass[20]~feeder_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a11 ;
wire \registers~11_combout ;
wire \R2E[11]~_Duplicate_1_q ;
wire \registers_rtl_0|auto_generated|ram_block1a10 ;
wire \R1E~11_combout ;
wire \registers_rtl_0|auto_generated|ram_block1a9 ;
wire \registers_rtl_0_bypass[18]~feeder_combout ;
wire \R1E~12_combout ;
wire \registers_rtl_0|auto_generated|ram_block1a8 ;
wire \R1E~13_combout ;
wire \registers_rtl_0_bypass[16]~feeder_combout ;
wire \registers_rtl_0|auto_generated|ram_block1a7 ;
wire \R1E~14_combout ;
wire \registers_rtl_0_bypass[15]~feeder_combout ;
wire \registers_rtl_0|auto_generated|ram_block1a6 ;
wire \R1E~15_combout ;
wire \registers_rtl_0|auto_generated|ram_block1a5 ;
wire \R1E~16_combout ;
wire \registers_rtl_0|auto_generated|ram_block1a4 ;
wire \R1E~17_combout ;
wire \registers_rtl_0_bypass[12]~feeder_combout ;
wire \registers_rtl_0|auto_generated|ram_block1a3 ;
wire \R1E[3]~2_combout ;
wire \IRD[7]~feeder_combout ;
wire \registers_rtl_1_bypass[11]~feeder_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a2 ;
wire \registers~20_combout ;
wire \R2E[2]~_Duplicate_1feeder_combout ;
wire \R2E[2]~_Duplicate_1_q ;
wire \registers_rtl_0|auto_generated|ram_block1a1 ;
wire \R1E[1]~1_combout ;
wire \IRD[5]~feeder_combout ;
wire \registers_rtl_0_bypass[9]~feeder_combout ;
wire \registers_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \R1E[0]~0_combout ;
wire \Add5~1 ;
wire \Add5~3 ;
wire \Add5~5 ;
wire \Add5~7 ;
wire \Add5~9 ;
wire \Add5~11 ;
wire \Add5~13 ;
wire \Add5~15 ;
wire \Add5~17 ;
wire \Add5~19 ;
wire \Add5~21 ;
wire \Add5~23 ;
wire \Add5~25 ;
wire \Add5~27 ;
wire \Add5~29 ;
wire \Add5~30_combout ;
wire \saida_ulaW[3]~18_combout ;
wire \saida_ula~7_combout ;
wire \saida_ulaW[3]~17_combout ;
wire \Add4~1 ;
wire \Add4~3 ;
wire \Add4~5 ;
wire \Add4~7 ;
wire \Add4~9 ;
wire \Add4~11 ;
wire \Add4~13 ;
wire \Add4~15 ;
wire \Add4~17 ;
wire \Add4~19 ;
wire \Add4~21 ;
wire \Add4~23 ;
wire \Add4~25 ;
wire \Add4~27 ;
wire \Add4~29 ;
wire \Add4~30_combout ;
wire \saida_ulaW~48_combout ;
wire \saida_ulaW[3]~16_combout ;
wire \Add3~1 ;
wire \Add3~3 ;
wire \Add3~5 ;
wire \Add3~7 ;
wire \Add3~9 ;
wire \Add3~11 ;
wire \Add3~13 ;
wire \Add3~15 ;
wire \Add3~17 ;
wire \Add3~19 ;
wire \Add3~21 ;
wire \Add3~23 ;
wire \Add3~25 ;
wire \Add3~27 ;
wire \Add3~29 ;
wire \Add3~30_combout ;
wire \saida_ulaW~47_combout ;
wire \saida_ulaW~49_combout ;
wire \Mult0|auto_generated|mac_mult1~dataout ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult1~0 ;
wire \Mult0|auto_generated|mac_mult1~1 ;
wire \Mult0|auto_generated|mac_mult1~2 ;
wire \Mult0|auto_generated|mac_mult1~3 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \saida_ulaW~86_combout ;
wire \saida_ulaW~87_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a14 ;
wire \registers~8_combout ;
wire \R2E[14]~_Duplicate_1_q ;
wire \Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \Add5~28_combout ;
wire \Add3~28_combout ;
wire \saida_ulaW~50_combout ;
wire \saida_ula~8_combout ;
wire \Add4~28_combout ;
wire \saida_ulaW~51_combout ;
wire \saida_ulaW~52_combout ;
wire \saida_ulaW~53_combout ;
wire \saida_ulaW~54_combout ;
wire \registers_rtl_0|auto_generated|ram_block1a13 ;
wire \R1E~8_combout ;
wire \Add5~26_combout ;
wire \saida_ula~9_combout ;
wire \Add4~26_combout ;
wire \saida_ulaW~56_combout ;
wire \Add3~26_combout ;
wire \saida_ulaW~55_combout ;
wire \saida_ulaW~57_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \saida_ulaW~84_combout ;
wire \saida_ulaW~85_combout ;
wire \registers_rtl_0|auto_generated|ram_block1a12 ;
wire \R1E~9_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \Add5~24_combout ;
wire \Add3~24_combout ;
wire \saida_ulaW~58_combout ;
wire \saida_ula~10_combout ;
wire \Add4~24_combout ;
wire \saida_ulaW~59_combout ;
wire \saida_ulaW~60_combout ;
wire \saida_ulaW~61_combout ;
wire \saida_ulaW~62_combout ;
wire \registers_rtl_0|auto_generated|ram_block1a11 ;
wire \R1E~10_combout ;
wire \Add4~22_combout ;
wire \saida_ula~6_combout ;
wire \saida_ulaW~45_combout ;
wire \Add3~22_combout ;
wire \saida_ulaW~44_combout ;
wire \Add5~22_combout ;
wire \saida_ulaW~46_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \saida_ulaW~88_combout ;
wire \saida_ulaW~89_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a10 ;
wire \registers~12_combout ;
wire \R2E[10]~_Duplicate_1_q ;
wire \Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \Add5~20_combout ;
wire \saida_ula~5_combout ;
wire \Add4~20_combout ;
wire \saida_ulaW~40_combout ;
wire \Add3~20_combout ;
wire \saida_ulaW~39_combout ;
wire \saida_ulaW~41_combout ;
wire \saida_ulaW~42_combout ;
wire \saida_ulaW~43_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a9 ;
wire \registers~13_combout ;
wire \R2E[9]~_Duplicate_1_q ;
wire \Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \Add5~18_combout ;
wire \Add3~18_combout ;
wire \saida_ulaW~36_combout ;
wire \Add4~18_combout ;
wire \saida_ula~4_combout ;
wire \saida_ulaW~37_combout ;
wire \saida_ulaW~38_combout ;
wire \saida_ulaW~90_combout ;
wire \saida_ulaW~91_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a8 ;
wire \registers~14_combout ;
wire \R2E[8]~_Duplicate_1_q ;
wire \Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \saida_ula~3_combout ;
wire \Add4~16_combout ;
wire \saida_ulaW~32_combout ;
wire \Add3~16_combout ;
wire \saida_ulaW~31_combout ;
wire \Add5~16_combout ;
wire \saida_ulaW~33_combout ;
wire \saida_ulaW~34_combout ;
wire \saida_ulaW~35_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a7 ;
wire \registers~15_combout ;
wire \R2E[7]~_Duplicate_1_q ;
wire \Add5~14_combout ;
wire \Add3~14_combout ;
wire \saida_ulaW~63_combout ;
wire \saida_ula~11_combout ;
wire \Add4~14_combout ;
wire \saida_ulaW~64_combout ;
wire \saida_ulaW~65_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \saida_ulaW~82_combout ;
wire \saida_ulaW~83_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a6 ;
wire \registers~16_combout ;
wire \R2E[6]~_Duplicate_1_q ;
wire \Add5~12_combout ;
wire \saida_ula~12_combout ;
wire \Add4~12_combout ;
wire \saida_ulaW~67_combout ;
wire \Add3~12_combout ;
wire \saida_ulaW~66_combout ;
wire \saida_ulaW~68_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \saida_ulaW~69_combout ;
wire \saida_ulaW~70_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a5 ;
wire \registers~17_combout ;
wire \R2E[5]~_Duplicate_1feeder_combout ;
wire \R2E[5]~_Duplicate_1_q ;
wire \Add3~10_combout ;
wire \saida_ulaW~71_combout ;
wire \Add5~10_combout ;
wire \saida_ula~13_combout ;
wire \Add4~10_combout ;
wire \saida_ulaW~72_combout ;
wire \saida_ulaW~73_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \saida_ulaW~80_combout ;
wire \saida_ulaW~81_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a4 ;
wire \registers~18_combout ;
wire \R2E[4]~_Duplicate_1_q ;
wire \Add5~8_combout ;
wire \Add3~8_combout ;
wire \saida_ulaW~74_combout ;
wire \saida_ula~14_combout ;
wire \Add4~8_combout ;
wire \saida_ulaW~75_combout ;
wire \saida_ulaW~76_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \saida_ulaW~77_combout ;
wire \saida_ulaW~78_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a3 ;
wire \registers~19_combout ;
wire \R2E[3]~_Duplicate_1feeder_combout ;
wire \R2E[3]~_Duplicate_1_q ;
wire \Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \Add3~6_combout ;
wire \saida_ulaW~28_combout ;
wire \saida_ula~2_combout ;
wire \Add4~6_combout ;
wire \saida_ulaW~29_combout ;
wire \Add5~6_combout ;
wire \saida_ulaW~30_combout ;
wire \saida_ulaW~92_combout ;
wire \saida_ulaW~93_combout ;
wire \registers_rtl_0|auto_generated|ram_block1a2 ;
wire \R1E[2]~3_combout ;
wire \Add4~4_combout ;
wire \saida_ula~1_combout ;
wire \saida_ulaW~24_combout ;
wire \Add5~4_combout ;
wire \Add3~4_combout ;
wire \saida_ulaW~23_combout ;
wire \saida_ulaW~25_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \saida_ulaW~26_combout ;
wire \saida_ulaW~27_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a1 ;
wire \registers~21_combout ;
wire \R2E[1]~_Duplicate_1_q ;
wire \saida_ula~0_combout ;
wire \Add4~2_combout ;
wire \saida_ulaW~19_combout ;
wire \Add3~2_combout ;
wire \saida_ulaW~15_combout ;
wire \Add5~2_combout ;
wire \saida_ulaW~20_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \saida_ulaW~94_combout ;
wire \saida_ulaW~95_combout ;
wire \registers_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \registers~6_combout ;
wire \R2E[0]~_Duplicate_1feeder_combout ;
wire \R2E[0]~_Duplicate_1_q ;
wire \saida_ulaW[0]~96_combout ;
wire \Add4~0_combout ;
wire \saida_ulaW[0]~97_combout ;
wire \saida_ulaW[0]~4_combout ;
wire \Add5~0_combout ;
wire \saida_ulaW[0]~5_combout ;
wire \Add3~0_combout ;
wire \saida_ulaW[0]~6_combout ;
wire \saida_ulaW[0]~7_combout ;
wire \saida_ulaW[0]~8_combout ;
wire \LessThan2~1_cout ;
wire \LessThan2~3_cout ;
wire \LessThan2~5_cout ;
wire \LessThan2~7_cout ;
wire \LessThan2~9_cout ;
wire \LessThan2~11_cout ;
wire \LessThan2~13_cout ;
wire \LessThan2~15_cout ;
wire \LessThan2~17_cout ;
wire \LessThan2~19_cout ;
wire \LessThan2~21_cout ;
wire \LessThan2~23_cout ;
wire \LessThan2~25_cout ;
wire \LessThan2~27_cout ;
wire \LessThan2~29_cout ;
wire \LessThan2~30_combout ;
wire \saida_ulaW[0]~10_combout ;
wire \saida_ulaW[0]~11_combout ;
wire \saida_ulaW[0]~12_combout ;
wire \saida_ulaW[0]~79_combout ;
wire \saida_ulaW[0]~13_combout ;
wire \saida_ulaW[0]~14_combout ;
wire \DP7_4|WideOr6~0_combout ;
wire \DP7_4|WideOr5~0_combout ;
wire \DP7_4|WideOr4~0_combout ;
wire \DP7_4|WideOr3~0_combout ;
wire \DP7_4|WideOr2~0_combout ;
wire \DP7_4|WideOr1~0_combout ;
wire \DP7_4|WideOr0~0_combout ;
wire \DP7_5|WideOr6~0_combout ;
wire \DP7_5|WideOr5~0_combout ;
wire \DP7_5|WideOr4~0_combout ;
wire \DP7_5|WideOr3~0_combout ;
wire \DP7_5|WideOr2~0_combout ;
wire \DP7_5|WideOr1~0_combout ;
wire \DP7_5|WideOr0~0_combout ;
wire \Add2~0_combout ;
wire \CICLO~14_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \CICLO~15_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \CICLO~16_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \CICLO~17_combout ;
wire \DP7_6|WideOr6~0_combout ;
wire \DP7_6|WideOr5~0_combout ;
wire \DP7_6|WideOr4~0_combout ;
wire \DP7_6|WideOr3~0_combout ;
wire \DP7_6|WideOr2~0_combout ;
wire \DP7_6|WideOr1~0_combout ;
wire \DP7_6|WideOr0~0_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \CICLO~18_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \CICLO~19_combout ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \CICLO~20_combout ;
wire \Add2~13 ;
wire \Add2~14_combout ;
wire \CICLO~21_combout ;
wire \DP7_7|WideOr6~0_combout ;
wire \DP7_7|WideOr5~0_combout ;
wire \DP7_7|WideOr4~0_combout ;
wire \DP7_7|WideOr3~0_combout ;
wire \DP7_7|WideOr2~0_combout ;
wire \DP7_7|WideOr1~0_combout ;
wire \DP7_7|WideOr0~0_combout ;
wire [0:24] registers_rtl_1_bypass;
wire [0:24] registers_rtl_0_bypass;
wire [15:0] saida_ulaW;
wire [31:0] clk;
wire [15:0] R1E;
wire [9:0] PC;
wire [15:0] IRW;
wire [15:0] IRF;
wire [15:0] IRE;
wire [15:0] IRD;
wire [9:0] CICLO;
wire [15:0] \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a ;
wire [17:0] \dbk0|PB_cnt ;

wire [35:0] \Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [8:0] \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;

assign \Mult0|auto_generated|mac_out2~0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out2~1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out2~2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out2~3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out2~dataout  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out2~DATAOUT1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out2~DATAOUT2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out2~DATAOUT3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out2~DATAOUT4  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out2~DATAOUT5  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out2~DATAOUT6  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out2~DATAOUT7  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out2~DATAOUT8  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out2~DATAOUT9  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out2~DATAOUT10  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out2~DATAOUT11  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out2~DATAOUT12  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out2~DATAOUT13  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out2~DATAOUT14  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out2~DATAOUT15  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out2~DATAOUT16  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out2~DATAOUT17  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out2~DATAOUT18  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out2~DATAOUT19  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out2~DATAOUT20  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out2~DATAOUT21  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out2~DATAOUT22  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out2~DATAOUT23  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out2~DATAOUT24  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out2~DATAOUT25  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out2~DATAOUT26  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out2~DATAOUT27  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out2~DATAOUT28  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out2~DATAOUT29  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out2~DATAOUT30  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out2~DATAOUT31  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \registers_rtl_0|auto_generated|ram_block1a0~portbdataout  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \registers_rtl_0|auto_generated|ram_block1a1  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \registers_rtl_0|auto_generated|ram_block1a2  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \registers_rtl_0|auto_generated|ram_block1a3  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \registers_rtl_0|auto_generated|ram_block1a4  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \registers_rtl_0|auto_generated|ram_block1a5  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \registers_rtl_0|auto_generated|ram_block1a6  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \registers_rtl_0|auto_generated|ram_block1a7  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \registers_rtl_0|auto_generated|ram_block1a8  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \registers_rtl_0|auto_generated|ram_block1a9  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \registers_rtl_0|auto_generated|ram_block1a10  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \registers_rtl_0|auto_generated|ram_block1a11  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \registers_rtl_0|auto_generated|ram_block1a12  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \registers_rtl_0|auto_generated|ram_block1a13  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \registers_rtl_0|auto_generated|ram_block1a14  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \registers_rtl_0|auto_generated|ram_block1a15  = \registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \registers_rtl_1|auto_generated|ram_block1a0~portbdataout  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \registers_rtl_1|auto_generated|ram_block1a1  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \registers_rtl_1|auto_generated|ram_block1a2  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \registers_rtl_1|auto_generated|ram_block1a3  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \registers_rtl_1|auto_generated|ram_block1a4  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \registers_rtl_1|auto_generated|ram_block1a5  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \registers_rtl_1|auto_generated|ram_block1a6  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \registers_rtl_1|auto_generated|ram_block1a7  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \registers_rtl_1|auto_generated|ram_block1a8  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \registers_rtl_1|auto_generated|ram_block1a9  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \registers_rtl_1|auto_generated|ram_block1a10  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \registers_rtl_1|auto_generated|ram_block1a11  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \registers_rtl_1|auto_generated|ram_block1a12  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \registers_rtl_1|auto_generated|ram_block1a13  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \registers_rtl_1|auto_generated|ram_block1a14  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \registers_rtl_1|auto_generated|ram_block1a15  = \registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \Mult0|auto_generated|mac_mult1~0  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult1~1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult1~2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult1~3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult1~dataout  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult1~DATAOUT1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult1~DATAOUT2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult1~DATAOUT3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult1~DATAOUT4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult1~DATAOUT5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult1~DATAOUT6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult1~DATAOUT7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult1~DATAOUT8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult1~DATAOUT9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult1~DATAOUT10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult1~DATAOUT11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult1~DATAOUT12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult1~DATAOUT13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult1~DATAOUT14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult1~DATAOUT15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult1~DATAOUT16  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult1~DATAOUT17  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult1~DATAOUT18  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult1~DATAOUT19  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult1~DATAOUT20  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult1~DATAOUT21  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult1~DATAOUT22  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult1~DATAOUT23  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult1~DATAOUT24  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult1~DATAOUT25  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult1~DATAOUT26  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult1~DATAOUT27  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult1~DATAOUT28  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult1~DATAOUT29  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult1~DATAOUT30  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult1~DATAOUT31  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [0] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [4] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [5] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [6] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [7] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [12] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [13] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [14] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [15] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [1] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [2] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [3] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [8] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [9] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [10] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [11] = \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(clk[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\DP7_0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\DP7_0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\DP7_0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\DP7_0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\DP7_0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\DP7_0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\DP7_0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\DP7_1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\DP7_1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\DP7_1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\DP7_1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\DP7_1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\DP7_1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\DP7_1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\DP7_3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\DP7_3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\DP7_3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\DP7_3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\DP7_3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\DP7_3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\DP7_3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\DP7_4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\DP7_4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\DP7_4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\DP7_4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\DP7_4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\DP7_4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\DP7_4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\DP7_5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\DP7_5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\DP7_5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\DP7_5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\DP7_5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\DP7_5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\DP7_5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\DP7_6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\DP7_6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\DP7_6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\DP7_6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\DP7_6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\DP7_6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\DP7_6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\DP7_7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\DP7_7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\DP7_7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\DP7_7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\DP7_7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\DP7_7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\DP7_7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N4
cycloneive_lcell_comb \clk[0]~75 (
// Equation(s):
// \clk[0]~75_combout  = !clk[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(clk[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk[0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \clk[0]~75 .lut_mask = 16'h0F0F;
defparam \clk[0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N5
dffeas \clk[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[0]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[0] .is_wysiwyg = "true";
defparam \clk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N8
cycloneive_lcell_comb \clk[1]~25 (
// Equation(s):
// \clk[1]~25_combout  = (clk[0] & (clk[1] $ (VCC))) # (!clk[0] & (clk[1] & VCC))
// \clk[1]~26  = CARRY((clk[0] & clk[1]))

	.dataa(clk[0]),
	.datab(clk[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clk[1]~25_combout ),
	.cout(\clk[1]~26 ));
// synopsys translate_off
defparam \clk[1]~25 .lut_mask = 16'h6688;
defparam \clk[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N9
dffeas \clk[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[1]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[1] .is_wysiwyg = "true";
defparam \clk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N10
cycloneive_lcell_comb \clk[2]~27 (
// Equation(s):
// \clk[2]~27_combout  = (clk[2] & (!\clk[1]~26 )) # (!clk[2] & ((\clk[1]~26 ) # (GND)))
// \clk[2]~28  = CARRY((!\clk[1]~26 ) # (!clk[2]))

	.dataa(clk[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[1]~26 ),
	.combout(\clk[2]~27_combout ),
	.cout(\clk[2]~28 ));
// synopsys translate_off
defparam \clk[2]~27 .lut_mask = 16'h5A5F;
defparam \clk[2]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N11
dffeas \clk[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[2]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[2] .is_wysiwyg = "true";
defparam \clk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N12
cycloneive_lcell_comb \clk[3]~29 (
// Equation(s):
// \clk[3]~29_combout  = (clk[3] & (\clk[2]~28  $ (GND))) # (!clk[3] & (!\clk[2]~28  & VCC))
// \clk[3]~30  = CARRY((clk[3] & !\clk[2]~28 ))

	.dataa(clk[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[2]~28 ),
	.combout(\clk[3]~29_combout ),
	.cout(\clk[3]~30 ));
// synopsys translate_off
defparam \clk[3]~29 .lut_mask = 16'hA50A;
defparam \clk[3]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N13
dffeas \clk[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[3] .is_wysiwyg = "true";
defparam \clk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N14
cycloneive_lcell_comb \clk[4]~31 (
// Equation(s):
// \clk[4]~31_combout  = (clk[4] & (!\clk[3]~30 )) # (!clk[4] & ((\clk[3]~30 ) # (GND)))
// \clk[4]~32  = CARRY((!\clk[3]~30 ) # (!clk[4]))

	.dataa(gnd),
	.datab(clk[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[3]~30 ),
	.combout(\clk[4]~31_combout ),
	.cout(\clk[4]~32 ));
// synopsys translate_off
defparam \clk[4]~31 .lut_mask = 16'h3C3F;
defparam \clk[4]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N15
dffeas \clk[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[4]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[4] .is_wysiwyg = "true";
defparam \clk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N16
cycloneive_lcell_comb \clk[5]~33 (
// Equation(s):
// \clk[5]~33_combout  = (clk[5] & (\clk[4]~32  $ (GND))) # (!clk[5] & (!\clk[4]~32  & VCC))
// \clk[5]~34  = CARRY((clk[5] & !\clk[4]~32 ))

	.dataa(gnd),
	.datab(clk[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[4]~32 ),
	.combout(\clk[5]~33_combout ),
	.cout(\clk[5]~34 ));
// synopsys translate_off
defparam \clk[5]~33 .lut_mask = 16'hC30C;
defparam \clk[5]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N17
dffeas \clk[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[5] .is_wysiwyg = "true";
defparam \clk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N18
cycloneive_lcell_comb \clk[6]~35 (
// Equation(s):
// \clk[6]~35_combout  = (clk[6] & (!\clk[5]~34 )) # (!clk[6] & ((\clk[5]~34 ) # (GND)))
// \clk[6]~36  = CARRY((!\clk[5]~34 ) # (!clk[6]))

	.dataa(gnd),
	.datab(clk[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[5]~34 ),
	.combout(\clk[6]~35_combout ),
	.cout(\clk[6]~36 ));
// synopsys translate_off
defparam \clk[6]~35 .lut_mask = 16'h3C3F;
defparam \clk[6]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N19
dffeas \clk[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[6]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[6] .is_wysiwyg = "true";
defparam \clk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N20
cycloneive_lcell_comb \clk[7]~37 (
// Equation(s):
// \clk[7]~37_combout  = (clk[7] & (\clk[6]~36  $ (GND))) # (!clk[7] & (!\clk[6]~36  & VCC))
// \clk[7]~38  = CARRY((clk[7] & !\clk[6]~36 ))

	.dataa(gnd),
	.datab(clk[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[6]~36 ),
	.combout(\clk[7]~37_combout ),
	.cout(\clk[7]~38 ));
// synopsys translate_off
defparam \clk[7]~37 .lut_mask = 16'hC30C;
defparam \clk[7]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N21
dffeas \clk[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[7]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[7] .is_wysiwyg = "true";
defparam \clk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N22
cycloneive_lcell_comb \clk[8]~39 (
// Equation(s):
// \clk[8]~39_combout  = (clk[8] & (!\clk[7]~38 )) # (!clk[8] & ((\clk[7]~38 ) # (GND)))
// \clk[8]~40  = CARRY((!\clk[7]~38 ) # (!clk[8]))

	.dataa(clk[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[7]~38 ),
	.combout(\clk[8]~39_combout ),
	.cout(\clk[8]~40 ));
// synopsys translate_off
defparam \clk[8]~39 .lut_mask = 16'h5A5F;
defparam \clk[8]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N23
dffeas \clk[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[8]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[8] .is_wysiwyg = "true";
defparam \clk[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N24
cycloneive_lcell_comb \clk[9]~41 (
// Equation(s):
// \clk[9]~41_combout  = (clk[9] & (\clk[8]~40  $ (GND))) # (!clk[9] & (!\clk[8]~40  & VCC))
// \clk[9]~42  = CARRY((clk[9] & !\clk[8]~40 ))

	.dataa(gnd),
	.datab(clk[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[8]~40 ),
	.combout(\clk[9]~41_combout ),
	.cout(\clk[9]~42 ));
// synopsys translate_off
defparam \clk[9]~41 .lut_mask = 16'hC30C;
defparam \clk[9]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N25
dffeas \clk[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[9]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[9] .is_wysiwyg = "true";
defparam \clk[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N26
cycloneive_lcell_comb \clk[10]~43 (
// Equation(s):
// \clk[10]~43_combout  = (clk[10] & (!\clk[9]~42 )) # (!clk[10] & ((\clk[9]~42 ) # (GND)))
// \clk[10]~44  = CARRY((!\clk[9]~42 ) # (!clk[10]))

	.dataa(clk[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[9]~42 ),
	.combout(\clk[10]~43_combout ),
	.cout(\clk[10]~44 ));
// synopsys translate_off
defparam \clk[10]~43 .lut_mask = 16'h5A5F;
defparam \clk[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N27
dffeas \clk[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[10]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[10] .is_wysiwyg = "true";
defparam \clk[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N28
cycloneive_lcell_comb \clk[11]~45 (
// Equation(s):
// \clk[11]~45_combout  = (clk[11] & (\clk[10]~44  $ (GND))) # (!clk[11] & (!\clk[10]~44  & VCC))
// \clk[11]~46  = CARRY((clk[11] & !\clk[10]~44 ))

	.dataa(gnd),
	.datab(clk[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[10]~44 ),
	.combout(\clk[11]~45_combout ),
	.cout(\clk[11]~46 ));
// synopsys translate_off
defparam \clk[11]~45 .lut_mask = 16'hC30C;
defparam \clk[11]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N29
dffeas \clk[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[11]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[11] .is_wysiwyg = "true";
defparam \clk[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N30
cycloneive_lcell_comb \clk[12]~47 (
// Equation(s):
// \clk[12]~47_combout  = (clk[12] & (!\clk[11]~46 )) # (!clk[12] & ((\clk[11]~46 ) # (GND)))
// \clk[12]~48  = CARRY((!\clk[11]~46 ) # (!clk[12]))

	.dataa(clk[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[11]~46 ),
	.combout(\clk[12]~47_combout ),
	.cout(\clk[12]~48 ));
// synopsys translate_off
defparam \clk[12]~47 .lut_mask = 16'h5A5F;
defparam \clk[12]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N31
dffeas \clk[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[12]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[12] .is_wysiwyg = "true";
defparam \clk[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N0
cycloneive_lcell_comb \clk[13]~49 (
// Equation(s):
// \clk[13]~49_combout  = (clk[13] & (\clk[12]~48  $ (GND))) # (!clk[13] & (!\clk[12]~48  & VCC))
// \clk[13]~50  = CARRY((clk[13] & !\clk[12]~48 ))

	.dataa(gnd),
	.datab(clk[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[12]~48 ),
	.combout(\clk[13]~49_combout ),
	.cout(\clk[13]~50 ));
// synopsys translate_off
defparam \clk[13]~49 .lut_mask = 16'hC30C;
defparam \clk[13]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N1
dffeas \clk[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[13]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[13] .is_wysiwyg = "true";
defparam \clk[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N2
cycloneive_lcell_comb \clk[14]~51 (
// Equation(s):
// \clk[14]~51_combout  = (clk[14] & (!\clk[13]~50 )) # (!clk[14] & ((\clk[13]~50 ) # (GND)))
// \clk[14]~52  = CARRY((!\clk[13]~50 ) # (!clk[14]))

	.dataa(gnd),
	.datab(clk[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[13]~50 ),
	.combout(\clk[14]~51_combout ),
	.cout(\clk[14]~52 ));
// synopsys translate_off
defparam \clk[14]~51 .lut_mask = 16'h3C3F;
defparam \clk[14]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N3
dffeas \clk[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[14]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[14] .is_wysiwyg = "true";
defparam \clk[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N4
cycloneive_lcell_comb \clk[15]~53 (
// Equation(s):
// \clk[15]~53_combout  = (clk[15] & (\clk[14]~52  $ (GND))) # (!clk[15] & (!\clk[14]~52  & VCC))
// \clk[15]~54  = CARRY((clk[15] & !\clk[14]~52 ))

	.dataa(gnd),
	.datab(clk[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[14]~52 ),
	.combout(\clk[15]~53_combout ),
	.cout(\clk[15]~54 ));
// synopsys translate_off
defparam \clk[15]~53 .lut_mask = 16'hC30C;
defparam \clk[15]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N5
dffeas \clk[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[15]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[15] .is_wysiwyg = "true";
defparam \clk[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N6
cycloneive_lcell_comb \clk[16]~55 (
// Equation(s):
// \clk[16]~55_combout  = (clk[16] & (!\clk[15]~54 )) # (!clk[16] & ((\clk[15]~54 ) # (GND)))
// \clk[16]~56  = CARRY((!\clk[15]~54 ) # (!clk[16]))

	.dataa(clk[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[15]~54 ),
	.combout(\clk[16]~55_combout ),
	.cout(\clk[16]~56 ));
// synopsys translate_off
defparam \clk[16]~55 .lut_mask = 16'h5A5F;
defparam \clk[16]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N7
dffeas \clk[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[16]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[16] .is_wysiwyg = "true";
defparam \clk[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N8
cycloneive_lcell_comb \clk[17]~57 (
// Equation(s):
// \clk[17]~57_combout  = (clk[17] & (\clk[16]~56  $ (GND))) # (!clk[17] & (!\clk[16]~56  & VCC))
// \clk[17]~58  = CARRY((clk[17] & !\clk[16]~56 ))

	.dataa(gnd),
	.datab(clk[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[16]~56 ),
	.combout(\clk[17]~57_combout ),
	.cout(\clk[17]~58 ));
// synopsys translate_off
defparam \clk[17]~57 .lut_mask = 16'hC30C;
defparam \clk[17]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N9
dffeas \clk[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[17]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[17] .is_wysiwyg = "true";
defparam \clk[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N10
cycloneive_lcell_comb \clk[18]~59 (
// Equation(s):
// \clk[18]~59_combout  = (clk[18] & (!\clk[17]~58 )) # (!clk[18] & ((\clk[17]~58 ) # (GND)))
// \clk[18]~60  = CARRY((!\clk[17]~58 ) # (!clk[18]))

	.dataa(clk[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[17]~58 ),
	.combout(\clk[18]~59_combout ),
	.cout(\clk[18]~60 ));
// synopsys translate_off
defparam \clk[18]~59 .lut_mask = 16'h5A5F;
defparam \clk[18]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N11
dffeas \clk[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[18]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[18] .is_wysiwyg = "true";
defparam \clk[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N12
cycloneive_lcell_comb \clk[19]~61 (
// Equation(s):
// \clk[19]~61_combout  = (clk[19] & (\clk[18]~60  $ (GND))) # (!clk[19] & (!\clk[18]~60  & VCC))
// \clk[19]~62  = CARRY((clk[19] & !\clk[18]~60 ))

	.dataa(clk[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[18]~60 ),
	.combout(\clk[19]~61_combout ),
	.cout(\clk[19]~62 ));
// synopsys translate_off
defparam \clk[19]~61 .lut_mask = 16'hA50A;
defparam \clk[19]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N13
dffeas \clk[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[19]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[19] .is_wysiwyg = "true";
defparam \clk[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N14
cycloneive_lcell_comb \clk[20]~63 (
// Equation(s):
// \clk[20]~63_combout  = (clk[20] & (!\clk[19]~62 )) # (!clk[20] & ((\clk[19]~62 ) # (GND)))
// \clk[20]~64  = CARRY((!\clk[19]~62 ) # (!clk[20]))

	.dataa(gnd),
	.datab(clk[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[19]~62 ),
	.combout(\clk[20]~63_combout ),
	.cout(\clk[20]~64 ));
// synopsys translate_off
defparam \clk[20]~63 .lut_mask = 16'h3C3F;
defparam \clk[20]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N15
dffeas \clk[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[20]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[20] .is_wysiwyg = "true";
defparam \clk[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N16
cycloneive_lcell_comb \clk[21]~65 (
// Equation(s):
// \clk[21]~65_combout  = (clk[21] & (\clk[20]~64  $ (GND))) # (!clk[21] & (!\clk[20]~64  & VCC))
// \clk[21]~66  = CARRY((clk[21] & !\clk[20]~64 ))

	.dataa(gnd),
	.datab(clk[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[20]~64 ),
	.combout(\clk[21]~65_combout ),
	.cout(\clk[21]~66 ));
// synopsys translate_off
defparam \clk[21]~65 .lut_mask = 16'hC30C;
defparam \clk[21]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N17
dffeas \clk[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[21]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[21] .is_wysiwyg = "true";
defparam \clk[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N18
cycloneive_lcell_comb \clk[22]~67 (
// Equation(s):
// \clk[22]~67_combout  = (clk[22] & (!\clk[21]~66 )) # (!clk[22] & ((\clk[21]~66 ) # (GND)))
// \clk[22]~68  = CARRY((!\clk[21]~66 ) # (!clk[22]))

	.dataa(gnd),
	.datab(clk[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[21]~66 ),
	.combout(\clk[22]~67_combout ),
	.cout(\clk[22]~68 ));
// synopsys translate_off
defparam \clk[22]~67 .lut_mask = 16'h3C3F;
defparam \clk[22]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N19
dffeas \clk[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[22]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[22] .is_wysiwyg = "true";
defparam \clk[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N20
cycloneive_lcell_comb \clk[23]~69 (
// Equation(s):
// \clk[23]~69_combout  = (clk[23] & (\clk[22]~68  $ (GND))) # (!clk[23] & (!\clk[22]~68  & VCC))
// \clk[23]~70  = CARRY((clk[23] & !\clk[22]~68 ))

	.dataa(gnd),
	.datab(clk[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[22]~68 ),
	.combout(\clk[23]~69_combout ),
	.cout(\clk[23]~70 ));
// synopsys translate_off
defparam \clk[23]~69 .lut_mask = 16'hC30C;
defparam \clk[23]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N21
dffeas \clk[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[23]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[23] .is_wysiwyg = "true";
defparam \clk[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N22
cycloneive_lcell_comb \clk[24]~71 (
// Equation(s):
// \clk[24]~71_combout  = (clk[24] & (!\clk[23]~70 )) # (!clk[24] & ((\clk[23]~70 ) # (GND)))
// \clk[24]~72  = CARRY((!\clk[23]~70 ) # (!clk[24]))

	.dataa(clk[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk[23]~70 ),
	.combout(\clk[24]~71_combout ),
	.cout(\clk[24]~72 ));
// synopsys translate_off
defparam \clk[24]~71 .lut_mask = 16'h5A5F;
defparam \clk[24]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N23
dffeas \clk[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[24]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[24] .is_wysiwyg = "true";
defparam \clk[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N24
cycloneive_lcell_comb \clk[25]~73 (
// Equation(s):
// \clk[25]~73_combout  = clk[25] $ (!\clk[24]~72 )

	.dataa(clk[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clk[24]~72 ),
	.combout(\clk[25]~73_combout ),
	.cout());
// synopsys translate_off
defparam \clk[25]~73 .lut_mask = 16'hA5A5;
defparam \clk[25]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N25
dffeas \clk[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk[25]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk[25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk[25] .is_wysiwyg = "true";
defparam \clk[25] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \clk[25]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,clk[25]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk[25]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk[25]~clkctrl .clock_type = "global clock";
defparam \clk[25]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X100_Y6_N6
cycloneive_lcell_comb \PC[0]~10 (
// Equation(s):
// \PC[0]~10_combout  = PC[0] $ (VCC)
// \PC[0]~11  = CARRY(PC[0])

	.dataa(PC[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC[0]~10_combout ),
	.cout(\PC[0]~11 ));
// synopsys translate_off
defparam \PC[0]~10 .lut_mask = 16'h55AA;
defparam \PC[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N14
cycloneive_lcell_comb \dbk0|PB_cnt[0]~18 (
// Equation(s):
// \dbk0|PB_cnt[0]~18_combout  = \dbk0|PB_cnt [0] $ (VCC)
// \dbk0|PB_cnt[0]~19  = CARRY(\dbk0|PB_cnt [0])

	.dataa(gnd),
	.datab(\dbk0|PB_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dbk0|PB_cnt[0]~18_combout ),
	.cout(\dbk0|PB_cnt[0]~19 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[0]~18 .lut_mask = 16'h33CC;
defparam \dbk0|PB_cnt[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N30
cycloneive_lcell_comb \dbk0|PB_sync_0~feeder (
// Equation(s):
// \dbk0|PB_sync_0~feeder_combout  = \KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\dbk0|PB_sync_0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dbk0|PB_sync_0~feeder .lut_mask = 16'hFF00;
defparam \dbk0|PB_sync_0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y6_N31
dffeas \dbk0|PB_sync_0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_sync_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_sync_0 .is_wysiwyg = "true";
defparam \dbk0|PB_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y6_N27
dffeas \dbk0|PB_sync_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dbk0|PB_sync_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_sync_1 .is_wysiwyg = "true";
defparam \dbk0|PB_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N26
cycloneive_lcell_comb \dbk0|comb~0 (
// Equation(s):
// \dbk0|comb~0_combout  = \dbk0|PB_sync_1~q  $ (\dbk0|PB_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dbk0|PB_sync_1~q ),
	.datad(\dbk0|PB_state~q ),
	.cin(gnd),
	.combout(\dbk0|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \dbk0|comb~0 .lut_mask = 16'h0FF0;
defparam \dbk0|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y7_N15
dffeas \dbk0|PB_cnt[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[0]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[0] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N16
cycloneive_lcell_comb \dbk0|PB_cnt[1]~20 (
// Equation(s):
// \dbk0|PB_cnt[1]~20_combout  = (\dbk0|PB_cnt [1] & (!\dbk0|PB_cnt[0]~19 )) # (!\dbk0|PB_cnt [1] & ((\dbk0|PB_cnt[0]~19 ) # (GND)))
// \dbk0|PB_cnt[1]~21  = CARRY((!\dbk0|PB_cnt[0]~19 ) # (!\dbk0|PB_cnt [1]))

	.dataa(gnd),
	.datab(\dbk0|PB_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[0]~19 ),
	.combout(\dbk0|PB_cnt[1]~20_combout ),
	.cout(\dbk0|PB_cnt[1]~21 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[1]~20 .lut_mask = 16'h3C3F;
defparam \dbk0|PB_cnt[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y7_N17
dffeas \dbk0|PB_cnt[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[1] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N18
cycloneive_lcell_comb \dbk0|PB_cnt[2]~22 (
// Equation(s):
// \dbk0|PB_cnt[2]~22_combout  = (\dbk0|PB_cnt [2] & (\dbk0|PB_cnt[1]~21  $ (GND))) # (!\dbk0|PB_cnt [2] & (!\dbk0|PB_cnt[1]~21  & VCC))
// \dbk0|PB_cnt[2]~23  = CARRY((\dbk0|PB_cnt [2] & !\dbk0|PB_cnt[1]~21 ))

	.dataa(gnd),
	.datab(\dbk0|PB_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[1]~21 ),
	.combout(\dbk0|PB_cnt[2]~22_combout ),
	.cout(\dbk0|PB_cnt[2]~23 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[2]~22 .lut_mask = 16'hC30C;
defparam \dbk0|PB_cnt[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y7_N19
dffeas \dbk0|PB_cnt[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[2]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[2] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N20
cycloneive_lcell_comb \dbk0|PB_cnt[3]~24 (
// Equation(s):
// \dbk0|PB_cnt[3]~24_combout  = (\dbk0|PB_cnt [3] & (!\dbk0|PB_cnt[2]~23 )) # (!\dbk0|PB_cnt [3] & ((\dbk0|PB_cnt[2]~23 ) # (GND)))
// \dbk0|PB_cnt[3]~25  = CARRY((!\dbk0|PB_cnt[2]~23 ) # (!\dbk0|PB_cnt [3]))

	.dataa(gnd),
	.datab(\dbk0|PB_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[2]~23 ),
	.combout(\dbk0|PB_cnt[3]~24_combout ),
	.cout(\dbk0|PB_cnt[3]~25 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[3]~24 .lut_mask = 16'h3C3F;
defparam \dbk0|PB_cnt[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y7_N21
dffeas \dbk0|PB_cnt[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[3]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[3] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N22
cycloneive_lcell_comb \dbk0|PB_cnt[4]~26 (
// Equation(s):
// \dbk0|PB_cnt[4]~26_combout  = (\dbk0|PB_cnt [4] & (\dbk0|PB_cnt[3]~25  $ (GND))) # (!\dbk0|PB_cnt [4] & (!\dbk0|PB_cnt[3]~25  & VCC))
// \dbk0|PB_cnt[4]~27  = CARRY((\dbk0|PB_cnt [4] & !\dbk0|PB_cnt[3]~25 ))

	.dataa(\dbk0|PB_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[3]~25 ),
	.combout(\dbk0|PB_cnt[4]~26_combout ),
	.cout(\dbk0|PB_cnt[4]~27 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[4]~26 .lut_mask = 16'hA50A;
defparam \dbk0|PB_cnt[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y7_N23
dffeas \dbk0|PB_cnt[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[4]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[4] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N24
cycloneive_lcell_comb \dbk0|PB_cnt[5]~28 (
// Equation(s):
// \dbk0|PB_cnt[5]~28_combout  = (\dbk0|PB_cnt [5] & (!\dbk0|PB_cnt[4]~27 )) # (!\dbk0|PB_cnt [5] & ((\dbk0|PB_cnt[4]~27 ) # (GND)))
// \dbk0|PB_cnt[5]~29  = CARRY((!\dbk0|PB_cnt[4]~27 ) # (!\dbk0|PB_cnt [5]))

	.dataa(gnd),
	.datab(\dbk0|PB_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[4]~27 ),
	.combout(\dbk0|PB_cnt[5]~28_combout ),
	.cout(\dbk0|PB_cnt[5]~29 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[5]~28 .lut_mask = 16'h3C3F;
defparam \dbk0|PB_cnt[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y7_N25
dffeas \dbk0|PB_cnt[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[5]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[5] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N26
cycloneive_lcell_comb \dbk0|PB_cnt[6]~30 (
// Equation(s):
// \dbk0|PB_cnt[6]~30_combout  = (\dbk0|PB_cnt [6] & (\dbk0|PB_cnt[5]~29  $ (GND))) # (!\dbk0|PB_cnt [6] & (!\dbk0|PB_cnt[5]~29  & VCC))
// \dbk0|PB_cnt[6]~31  = CARRY((\dbk0|PB_cnt [6] & !\dbk0|PB_cnt[5]~29 ))

	.dataa(\dbk0|PB_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[5]~29 ),
	.combout(\dbk0|PB_cnt[6]~30_combout ),
	.cout(\dbk0|PB_cnt[6]~31 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[6]~30 .lut_mask = 16'hA50A;
defparam \dbk0|PB_cnt[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y7_N27
dffeas \dbk0|PB_cnt[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[6]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[6] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N28
cycloneive_lcell_comb \dbk0|PB_cnt[7]~32 (
// Equation(s):
// \dbk0|PB_cnt[7]~32_combout  = (\dbk0|PB_cnt [7] & (!\dbk0|PB_cnt[6]~31 )) # (!\dbk0|PB_cnt [7] & ((\dbk0|PB_cnt[6]~31 ) # (GND)))
// \dbk0|PB_cnt[7]~33  = CARRY((!\dbk0|PB_cnt[6]~31 ) # (!\dbk0|PB_cnt [7]))

	.dataa(gnd),
	.datab(\dbk0|PB_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[6]~31 ),
	.combout(\dbk0|PB_cnt[7]~32_combout ),
	.cout(\dbk0|PB_cnt[7]~33 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[7]~32 .lut_mask = 16'h3C3F;
defparam \dbk0|PB_cnt[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y7_N29
dffeas \dbk0|PB_cnt[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[7]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[7] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N30
cycloneive_lcell_comb \dbk0|PB_cnt[8]~34 (
// Equation(s):
// \dbk0|PB_cnt[8]~34_combout  = (\dbk0|PB_cnt [8] & (\dbk0|PB_cnt[7]~33  $ (GND))) # (!\dbk0|PB_cnt [8] & (!\dbk0|PB_cnt[7]~33  & VCC))
// \dbk0|PB_cnt[8]~35  = CARRY((\dbk0|PB_cnt [8] & !\dbk0|PB_cnt[7]~33 ))

	.dataa(\dbk0|PB_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[7]~33 ),
	.combout(\dbk0|PB_cnt[8]~34_combout ),
	.cout(\dbk0|PB_cnt[8]~35 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[8]~34 .lut_mask = 16'hA50A;
defparam \dbk0|PB_cnt[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y7_N31
dffeas \dbk0|PB_cnt[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[8]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[8] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N0
cycloneive_lcell_comb \dbk0|PB_cnt[9]~36 (
// Equation(s):
// \dbk0|PB_cnt[9]~36_combout  = (\dbk0|PB_cnt [9] & (!\dbk0|PB_cnt[8]~35 )) # (!\dbk0|PB_cnt [9] & ((\dbk0|PB_cnt[8]~35 ) # (GND)))
// \dbk0|PB_cnt[9]~37  = CARRY((!\dbk0|PB_cnt[8]~35 ) # (!\dbk0|PB_cnt [9]))

	.dataa(gnd),
	.datab(\dbk0|PB_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[8]~35 ),
	.combout(\dbk0|PB_cnt[9]~36_combout ),
	.cout(\dbk0|PB_cnt[9]~37 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[9]~36 .lut_mask = 16'h3C3F;
defparam \dbk0|PB_cnt[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y6_N1
dffeas \dbk0|PB_cnt[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[9]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[9] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N2
cycloneive_lcell_comb \dbk0|PB_cnt[10]~38 (
// Equation(s):
// \dbk0|PB_cnt[10]~38_combout  = (\dbk0|PB_cnt [10] & (\dbk0|PB_cnt[9]~37  $ (GND))) # (!\dbk0|PB_cnt [10] & (!\dbk0|PB_cnt[9]~37  & VCC))
// \dbk0|PB_cnt[10]~39  = CARRY((\dbk0|PB_cnt [10] & !\dbk0|PB_cnt[9]~37 ))

	.dataa(gnd),
	.datab(\dbk0|PB_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[9]~37 ),
	.combout(\dbk0|PB_cnt[10]~38_combout ),
	.cout(\dbk0|PB_cnt[10]~39 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[10]~38 .lut_mask = 16'hC30C;
defparam \dbk0|PB_cnt[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y6_N3
dffeas \dbk0|PB_cnt[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[10]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[10] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N4
cycloneive_lcell_comb \dbk0|PB_cnt[11]~40 (
// Equation(s):
// \dbk0|PB_cnt[11]~40_combout  = (\dbk0|PB_cnt [11] & (!\dbk0|PB_cnt[10]~39 )) # (!\dbk0|PB_cnt [11] & ((\dbk0|PB_cnt[10]~39 ) # (GND)))
// \dbk0|PB_cnt[11]~41  = CARRY((!\dbk0|PB_cnt[10]~39 ) # (!\dbk0|PB_cnt [11]))

	.dataa(gnd),
	.datab(\dbk0|PB_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[10]~39 ),
	.combout(\dbk0|PB_cnt[11]~40_combout ),
	.cout(\dbk0|PB_cnt[11]~41 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[11]~40 .lut_mask = 16'h3C3F;
defparam \dbk0|PB_cnt[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y6_N5
dffeas \dbk0|PB_cnt[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[11]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[11] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N6
cycloneive_lcell_comb \dbk0|PB_cnt[12]~42 (
// Equation(s):
// \dbk0|PB_cnt[12]~42_combout  = (\dbk0|PB_cnt [12] & (\dbk0|PB_cnt[11]~41  $ (GND))) # (!\dbk0|PB_cnt [12] & (!\dbk0|PB_cnt[11]~41  & VCC))
// \dbk0|PB_cnt[12]~43  = CARRY((\dbk0|PB_cnt [12] & !\dbk0|PB_cnt[11]~41 ))

	.dataa(\dbk0|PB_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[11]~41 ),
	.combout(\dbk0|PB_cnt[12]~42_combout ),
	.cout(\dbk0|PB_cnt[12]~43 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[12]~42 .lut_mask = 16'hA50A;
defparam \dbk0|PB_cnt[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y6_N7
dffeas \dbk0|PB_cnt[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[12]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[12] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N8
cycloneive_lcell_comb \dbk0|PB_cnt[13]~44 (
// Equation(s):
// \dbk0|PB_cnt[13]~44_combout  = (\dbk0|PB_cnt [13] & (!\dbk0|PB_cnt[12]~43 )) # (!\dbk0|PB_cnt [13] & ((\dbk0|PB_cnt[12]~43 ) # (GND)))
// \dbk0|PB_cnt[13]~45  = CARRY((!\dbk0|PB_cnt[12]~43 ) # (!\dbk0|PB_cnt [13]))

	.dataa(gnd),
	.datab(\dbk0|PB_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[12]~43 ),
	.combout(\dbk0|PB_cnt[13]~44_combout ),
	.cout(\dbk0|PB_cnt[13]~45 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[13]~44 .lut_mask = 16'h3C3F;
defparam \dbk0|PB_cnt[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y6_N9
dffeas \dbk0|PB_cnt[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[13]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[13] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N20
cycloneive_lcell_comb \dbk0|PB_state~4 (
// Equation(s):
// \dbk0|PB_state~4_combout  = (\dbk0|PB_cnt [12] & (\dbk0|PB_cnt [13] & (\dbk0|PB_cnt [11] & \dbk0|PB_cnt [10])))

	.dataa(\dbk0|PB_cnt [12]),
	.datab(\dbk0|PB_cnt [13]),
	.datac(\dbk0|PB_cnt [11]),
	.datad(\dbk0|PB_cnt [10]),
	.cin(gnd),
	.combout(\dbk0|PB_state~4_combout ),
	.cout());
// synopsys translate_off
defparam \dbk0|PB_state~4 .lut_mask = 16'h8000;
defparam \dbk0|PB_state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N6
cycloneive_lcell_comb \dbk0|PB_state~3 (
// Equation(s):
// \dbk0|PB_state~3_combout  = (\dbk0|PB_cnt [6] & \dbk0|PB_cnt [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dbk0|PB_cnt [6]),
	.datad(\dbk0|PB_cnt [7]),
	.cin(gnd),
	.combout(\dbk0|PB_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \dbk0|PB_state~3 .lut_mask = 16'hF000;
defparam \dbk0|PB_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N22
cycloneive_lcell_comb \dbk0|PB_state~5 (
// Equation(s):
// \dbk0|PB_state~5_combout  = (\dbk0|PB_state~4_combout  & (\dbk0|PB_cnt [9] & (\dbk0|PB_cnt [8] & \dbk0|PB_state~3_combout )))

	.dataa(\dbk0|PB_state~4_combout ),
	.datab(\dbk0|PB_cnt [9]),
	.datac(\dbk0|PB_cnt [8]),
	.datad(\dbk0|PB_state~3_combout ),
	.cin(gnd),
	.combout(\dbk0|PB_state~5_combout ),
	.cout());
// synopsys translate_off
defparam \dbk0|PB_state~5 .lut_mask = 16'h8000;
defparam \dbk0|PB_state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N10
cycloneive_lcell_comb \dbk0|PB_cnt[14]~46 (
// Equation(s):
// \dbk0|PB_cnt[14]~46_combout  = (\dbk0|PB_cnt [14] & (\dbk0|PB_cnt[13]~45  $ (GND))) # (!\dbk0|PB_cnt [14] & (!\dbk0|PB_cnt[13]~45  & VCC))
// \dbk0|PB_cnt[14]~47  = CARRY((\dbk0|PB_cnt [14] & !\dbk0|PB_cnt[13]~45 ))

	.dataa(\dbk0|PB_cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[13]~45 ),
	.combout(\dbk0|PB_cnt[14]~46_combout ),
	.cout(\dbk0|PB_cnt[14]~47 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[14]~46 .lut_mask = 16'hA50A;
defparam \dbk0|PB_cnt[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y6_N11
dffeas \dbk0|PB_cnt[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[14]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[14] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N12
cycloneive_lcell_comb \dbk0|PB_cnt[15]~48 (
// Equation(s):
// \dbk0|PB_cnt[15]~48_combout  = (\dbk0|PB_cnt [15] & (!\dbk0|PB_cnt[14]~47 )) # (!\dbk0|PB_cnt [15] & ((\dbk0|PB_cnt[14]~47 ) # (GND)))
// \dbk0|PB_cnt[15]~49  = CARRY((!\dbk0|PB_cnt[14]~47 ) # (!\dbk0|PB_cnt [15]))

	.dataa(\dbk0|PB_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[14]~47 ),
	.combout(\dbk0|PB_cnt[15]~48_combout ),
	.cout(\dbk0|PB_cnt[15]~49 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[15]~48 .lut_mask = 16'h5A5F;
defparam \dbk0|PB_cnt[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y6_N13
dffeas \dbk0|PB_cnt[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[15]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[15] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N14
cycloneive_lcell_comb \dbk0|PB_cnt[16]~50 (
// Equation(s):
// \dbk0|PB_cnt[16]~50_combout  = (\dbk0|PB_cnt [16] & (\dbk0|PB_cnt[15]~49  $ (GND))) # (!\dbk0|PB_cnt [16] & (!\dbk0|PB_cnt[15]~49  & VCC))
// \dbk0|PB_cnt[16]~51  = CARRY((\dbk0|PB_cnt [16] & !\dbk0|PB_cnt[15]~49 ))

	.dataa(gnd),
	.datab(\dbk0|PB_cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dbk0|PB_cnt[15]~49 ),
	.combout(\dbk0|PB_cnt[16]~50_combout ),
	.cout(\dbk0|PB_cnt[16]~51 ));
// synopsys translate_off
defparam \dbk0|PB_cnt[16]~50 .lut_mask = 16'hC30C;
defparam \dbk0|PB_cnt[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y6_N15
dffeas \dbk0|PB_cnt[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[16]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[16] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N16
cycloneive_lcell_comb \dbk0|PB_cnt[17]~52 (
// Equation(s):
// \dbk0|PB_cnt[17]~52_combout  = \dbk0|PB_cnt[16]~51  $ (\dbk0|PB_cnt [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dbk0|PB_cnt [17]),
	.cin(\dbk0|PB_cnt[16]~51 ),
	.combout(\dbk0|PB_cnt[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \dbk0|PB_cnt[17]~52 .lut_mask = 16'h0FF0;
defparam \dbk0|PB_cnt[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y6_N17
dffeas \dbk0|PB_cnt[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_cnt[17]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_cnt[17] .is_wysiwyg = "true";
defparam \dbk0|PB_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N18
cycloneive_lcell_comb \dbk0|PB_state~0 (
// Equation(s):
// \dbk0|PB_state~0_combout  = (\dbk0|PB_cnt [15] & (\dbk0|PB_cnt [17] & (\dbk0|PB_cnt [16] & \dbk0|PB_cnt [14])))

	.dataa(\dbk0|PB_cnt [15]),
	.datab(\dbk0|PB_cnt [17]),
	.datac(\dbk0|PB_cnt [16]),
	.datad(\dbk0|PB_cnt [14]),
	.cin(gnd),
	.combout(\dbk0|PB_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \dbk0|PB_state~0 .lut_mask = 16'h8000;
defparam \dbk0|PB_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N8
cycloneive_lcell_comb \dbk0|PB_state~1 (
// Equation(s):
// \dbk0|PB_state~1_combout  = (\dbk0|PB_cnt [2] & (\dbk0|PB_cnt [3] & (\dbk0|PB_cnt [4] & \dbk0|PB_cnt [5])))

	.dataa(\dbk0|PB_cnt [2]),
	.datab(\dbk0|PB_cnt [3]),
	.datac(\dbk0|PB_cnt [4]),
	.datad(\dbk0|PB_cnt [5]),
	.cin(gnd),
	.combout(\dbk0|PB_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \dbk0|PB_state~1 .lut_mask = 16'h8000;
defparam \dbk0|PB_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N0
cycloneive_lcell_comb \dbk0|PB_state~2 (
// Equation(s):
// \dbk0|PB_state~2_combout  = (\dbk0|comb~0_combout  & (\dbk0|PB_cnt [0] & (\dbk0|PB_cnt [1] & \dbk0|PB_state~1_combout )))

	.dataa(\dbk0|comb~0_combout ),
	.datab(\dbk0|PB_cnt [0]),
	.datac(\dbk0|PB_cnt [1]),
	.datad(\dbk0|PB_state~1_combout ),
	.cin(gnd),
	.combout(\dbk0|PB_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \dbk0|PB_state~2 .lut_mask = 16'h8000;
defparam \dbk0|PB_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N24
cycloneive_lcell_comb \dbk0|PB_state~6 (
// Equation(s):
// \dbk0|PB_state~6_combout  = \dbk0|PB_state~q  $ (((\dbk0|PB_state~5_combout  & (\dbk0|PB_state~0_combout  & \dbk0|PB_state~2_combout ))))

	.dataa(\dbk0|PB_state~5_combout ),
	.datab(\dbk0|PB_state~0_combout ),
	.datac(\dbk0|PB_state~q ),
	.datad(\dbk0|PB_state~2_combout ),
	.cin(gnd),
	.combout(\dbk0|PB_state~6_combout ),
	.cout());
// synopsys translate_off
defparam \dbk0|PB_state~6 .lut_mask = 16'h78F0;
defparam \dbk0|PB_state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y6_N25
dffeas \dbk0|PB_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dbk0|PB_state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbk0|PB_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dbk0|PB_state .is_wysiwyg = "true";
defparam \dbk0|PB_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y6_N0
cycloneive_lcell_comb \START.1~feeder (
// Equation(s):
// \START.1~feeder_combout  = \dbk0|PB_state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dbk0|PB_state~q ),
	.cin(gnd),
	.combout(\START.1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \START.1~feeder .lut_mask = 16'hFF00;
defparam \START.1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y6_N1
dffeas \START.1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\START.1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\START.1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \START.1 .is_wysiwyg = "true";
defparam \START.1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y6_N4
cycloneive_lcell_comb \PC[3]~12 (
// Equation(s):
// \PC[3]~12_combout  = (\START.1~q ) # (!\dbk0|PB_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\START.1~q ),
	.datad(\dbk0|PB_state~q ),
	.cin(gnd),
	.combout(\PC[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PC[3]~12 .lut_mask = 16'hF0FF;
defparam \PC[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y6_N7
dffeas \PC[0] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\PC[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|PB_state~q ),
	.sload(gnd),
	.ena(\PC[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y6_N8
cycloneive_lcell_comb \PC[1]~13 (
// Equation(s):
// \PC[1]~13_combout  = (PC[1] & (!\PC[0]~11 )) # (!PC[1] & ((\PC[0]~11 ) # (GND)))
// \PC[1]~14  = CARRY((!\PC[0]~11 ) # (!PC[1]))

	.dataa(gnd),
	.datab(PC[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[0]~11 ),
	.combout(\PC[1]~13_combout ),
	.cout(\PC[1]~14 ));
// synopsys translate_off
defparam \PC[1]~13 .lut_mask = 16'h3C3F;
defparam \PC[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y6_N9
dffeas \PC[1] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\PC[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|PB_state~q ),
	.sload(gnd),
	.ena(\PC[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y6_N10
cycloneive_lcell_comb \PC[2]~15 (
// Equation(s):
// \PC[2]~15_combout  = (PC[2] & (\PC[1]~14  $ (GND))) # (!PC[2] & (!\PC[1]~14  & VCC))
// \PC[2]~16  = CARRY((PC[2] & !\PC[1]~14 ))

	.dataa(PC[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[1]~14 ),
	.combout(\PC[2]~15_combout ),
	.cout(\PC[2]~16 ));
// synopsys translate_off
defparam \PC[2]~15 .lut_mask = 16'hA50A;
defparam \PC[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y6_N11
dffeas \PC[2] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\PC[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|PB_state~q ),
	.sload(gnd),
	.ena(\PC[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y6_N12
cycloneive_lcell_comb \PC[3]~17 (
// Equation(s):
// \PC[3]~17_combout  = (PC[3] & (!\PC[2]~16 )) # (!PC[3] & ((\PC[2]~16 ) # (GND)))
// \PC[3]~18  = CARRY((!\PC[2]~16 ) # (!PC[3]))

	.dataa(PC[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[2]~16 ),
	.combout(\PC[3]~17_combout ),
	.cout(\PC[3]~18 ));
// synopsys translate_off
defparam \PC[3]~17 .lut_mask = 16'h5A5F;
defparam \PC[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y6_N13
dffeas \PC[3] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\PC[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|PB_state~q ),
	.sload(gnd),
	.ena(\PC[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N24
cycloneive_lcell_comb \DP7_0|WideOr6~0 (
// Equation(s):
// \DP7_0|WideOr6~0_combout  = (PC[0] & ((PC[3]) # (PC[2] $ (PC[1])))) # (!PC[0] & ((PC[1]) # (PC[2] $ (PC[3]))))

	.dataa(PC[2]),
	.datab(PC[1]),
	.datac(PC[3]),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\DP7_0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_0|WideOr6~0 .lut_mask = 16'hF6DE;
defparam \DP7_0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N26
cycloneive_lcell_comb \DP7_0|WideOr5~0 (
// Equation(s):
// \DP7_0|WideOr5~0_combout  = (PC[2] & (PC[0] & (PC[1] $ (PC[3])))) # (!PC[2] & (!PC[3] & ((PC[1]) # (PC[0]))))

	.dataa(PC[2]),
	.datab(PC[1]),
	.datac(PC[3]),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\DP7_0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_0|WideOr5~0 .lut_mask = 16'h2D04;
defparam \DP7_0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N12
cycloneive_lcell_comb \DP7_0|WideOr4~0 (
// Equation(s):
// \DP7_0|WideOr4~0_combout  = (PC[1] & (((!PC[3] & PC[0])))) # (!PC[1] & ((PC[2] & (!PC[3])) # (!PC[2] & ((PC[0])))))

	.dataa(PC[2]),
	.datab(PC[1]),
	.datac(PC[3]),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\DP7_0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_0|WideOr4~0 .lut_mask = 16'h1F02;
defparam \DP7_0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N10
cycloneive_lcell_comb \DP7_0|WideOr3~0 (
// Equation(s):
// \DP7_0|WideOr3~0_combout  = (PC[1] & ((PC[2] & ((PC[0]))) # (!PC[2] & (PC[3] & !PC[0])))) # (!PC[1] & (!PC[3] & (PC[2] $ (PC[0]))))

	.dataa(PC[2]),
	.datab(PC[1]),
	.datac(PC[3]),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\DP7_0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_0|WideOr3~0 .lut_mask = 16'h8942;
defparam \DP7_0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N8
cycloneive_lcell_comb \DP7_0|WideOr2~0 (
// Equation(s):
// \DP7_0|WideOr2~0_combout  = (PC[2] & (PC[3] & ((PC[1]) # (!PC[0])))) # (!PC[2] & (PC[1] & (!PC[3] & !PC[0])))

	.dataa(PC[2]),
	.datab(PC[1]),
	.datac(PC[3]),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\DP7_0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_0|WideOr2~0 .lut_mask = 16'h80A4;
defparam \DP7_0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N18
cycloneive_lcell_comb \DP7_0|WideOr1~0 (
// Equation(s):
// \DP7_0|WideOr1~0_combout  = (PC[1] & ((PC[0] & ((PC[3]))) # (!PC[0] & (PC[2])))) # (!PC[1] & (PC[2] & (PC[3] $ (PC[0]))))

	.dataa(PC[2]),
	.datab(PC[1]),
	.datac(PC[3]),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\DP7_0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_0|WideOr1~0 .lut_mask = 16'hC2A8;
defparam \DP7_0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N4
cycloneive_lcell_comb \DP7_0|WideOr0~0 (
// Equation(s):
// \DP7_0|WideOr0~0_combout  = (PC[2] & (!PC[1] & (PC[3] $ (!PC[0])))) # (!PC[2] & (PC[0] & (PC[1] $ (!PC[3]))))

	.dataa(PC[2]),
	.datab(PC[1]),
	.datac(PC[3]),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\DP7_0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_0|WideOr0~0 .lut_mask = 16'h6102;
defparam \DP7_0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y6_N14
cycloneive_lcell_comb \PC[4]~19 (
// Equation(s):
// \PC[4]~19_combout  = (PC[4] & (\PC[3]~18  $ (GND))) # (!PC[4] & (!\PC[3]~18  & VCC))
// \PC[4]~20  = CARRY((PC[4] & !\PC[3]~18 ))

	.dataa(gnd),
	.datab(PC[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[3]~18 ),
	.combout(\PC[4]~19_combout ),
	.cout(\PC[4]~20 ));
// synopsys translate_off
defparam \PC[4]~19 .lut_mask = 16'hC30C;
defparam \PC[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y6_N15
dffeas \PC[4] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\PC[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|PB_state~q ),
	.sload(gnd),
	.ena(\PC[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y6_N16
cycloneive_lcell_comb \PC[5]~21 (
// Equation(s):
// \PC[5]~21_combout  = (PC[5] & (!\PC[4]~20 )) # (!PC[5] & ((\PC[4]~20 ) # (GND)))
// \PC[5]~22  = CARRY((!\PC[4]~20 ) # (!PC[5]))

	.dataa(gnd),
	.datab(PC[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[4]~20 ),
	.combout(\PC[5]~21_combout ),
	.cout(\PC[5]~22 ));
// synopsys translate_off
defparam \PC[5]~21 .lut_mask = 16'h3C3F;
defparam \PC[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y6_N17
dffeas \PC[5] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\PC[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|PB_state~q ),
	.sload(gnd),
	.ena(\PC[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y6_N18
cycloneive_lcell_comb \PC[6]~23 (
// Equation(s):
// \PC[6]~23_combout  = (PC[6] & (\PC[5]~22  $ (GND))) # (!PC[6] & (!\PC[5]~22  & VCC))
// \PC[6]~24  = CARRY((PC[6] & !\PC[5]~22 ))

	.dataa(gnd),
	.datab(PC[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[5]~22 ),
	.combout(\PC[6]~23_combout ),
	.cout(\PC[6]~24 ));
// synopsys translate_off
defparam \PC[6]~23 .lut_mask = 16'hC30C;
defparam \PC[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y6_N19
dffeas \PC[6] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\PC[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|PB_state~q ),
	.sload(gnd),
	.ena(\PC[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y6_N20
cycloneive_lcell_comb \PC[7]~25 (
// Equation(s):
// \PC[7]~25_combout  = (PC[7] & (!\PC[6]~24 )) # (!PC[7] & ((\PC[6]~24 ) # (GND)))
// \PC[7]~26  = CARRY((!\PC[6]~24 ) # (!PC[7]))

	.dataa(gnd),
	.datab(PC[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[6]~24 ),
	.combout(\PC[7]~25_combout ),
	.cout(\PC[7]~26 ));
// synopsys translate_off
defparam \PC[7]~25 .lut_mask = 16'h3C3F;
defparam \PC[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y6_N21
dffeas \PC[7] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\PC[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|PB_state~q ),
	.sload(gnd),
	.ena(\PC[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N16
cycloneive_lcell_comb \DP7_1|WideOr6~0 (
// Equation(s):
// \DP7_1|WideOr6~0_combout  = (PC[4] & ((PC[7]) # (PC[6] $ (PC[5])))) # (!PC[4] & ((PC[5]) # (PC[6] $ (PC[7]))))

	.dataa(PC[6]),
	.datab(PC[7]),
	.datac(PC[4]),
	.datad(PC[5]),
	.cin(gnd),
	.combout(\DP7_1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_1|WideOr6~0 .lut_mask = 16'hDFE6;
defparam \DP7_1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N18
cycloneive_lcell_comb \DP7_1|WideOr5~0 (
// Equation(s):
// \DP7_1|WideOr5~0_combout  = (PC[6] & (PC[4] & (PC[7] $ (PC[5])))) # (!PC[6] & (!PC[7] & ((PC[4]) # (PC[5]))))

	.dataa(PC[6]),
	.datab(PC[7]),
	.datac(PC[4]),
	.datad(PC[5]),
	.cin(gnd),
	.combout(\DP7_1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_1|WideOr5~0 .lut_mask = 16'h3190;
defparam \DP7_1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N20
cycloneive_lcell_comb \DP7_1|WideOr4~0 (
// Equation(s):
// \DP7_1|WideOr4~0_combout  = (PC[5] & (((!PC[7] & PC[4])))) # (!PC[5] & ((PC[6] & (!PC[7])) # (!PC[6] & ((PC[4])))))

	.dataa(PC[6]),
	.datab(PC[7]),
	.datac(PC[4]),
	.datad(PC[5]),
	.cin(gnd),
	.combout(\DP7_1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_1|WideOr4~0 .lut_mask = 16'h3072;
defparam \DP7_1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N2
cycloneive_lcell_comb \DP7_1|WideOr3~0 (
// Equation(s):
// \DP7_1|WideOr3~0_combout  = (PC[5] & ((PC[6] & ((PC[4]))) # (!PC[6] & (PC[7] & !PC[4])))) # (!PC[5] & (!PC[7] & (PC[6] $ (PC[4]))))

	.dataa(PC[6]),
	.datab(PC[7]),
	.datac(PC[4]),
	.datad(PC[5]),
	.cin(gnd),
	.combout(\DP7_1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_1|WideOr3~0 .lut_mask = 16'hA412;
defparam \DP7_1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N8
cycloneive_lcell_comb \DP7_1|WideOr2~0 (
// Equation(s):
// \DP7_1|WideOr2~0_combout  = (PC[6] & (PC[7] & ((PC[5]) # (!PC[4])))) # (!PC[6] & (!PC[7] & (!PC[4] & PC[5])))

	.dataa(PC[6]),
	.datab(PC[7]),
	.datac(PC[4]),
	.datad(PC[5]),
	.cin(gnd),
	.combout(\DP7_1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_1|WideOr2~0 .lut_mask = 16'h8908;
defparam \DP7_1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N10
cycloneive_lcell_comb \DP7_1|WideOr1~0 (
// Equation(s):
// \DP7_1|WideOr1~0_combout  = (PC[7] & ((PC[4] & ((PC[5]))) # (!PC[4] & (PC[6])))) # (!PC[7] & (PC[6] & (PC[4] $ (PC[5]))))

	.dataa(PC[6]),
	.datab(PC[7]),
	.datac(PC[4]),
	.datad(PC[5]),
	.cin(gnd),
	.combout(\DP7_1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_1|WideOr1~0 .lut_mask = 16'hCA28;
defparam \DP7_1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N4
cycloneive_lcell_comb \DP7_1|WideOr0~0 (
// Equation(s):
// \DP7_1|WideOr0~0_combout  = (PC[6] & (!PC[5] & (PC[7] $ (!PC[4])))) # (!PC[6] & (PC[4] & (PC[7] $ (!PC[5]))))

	.dataa(PC[6]),
	.datab(PC[7]),
	.datac(PC[4]),
	.datad(PC[5]),
	.cin(gnd),
	.combout(\DP7_1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_1|WideOr0~0 .lut_mask = 16'h4092;
defparam \DP7_1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y6_N22
cycloneive_lcell_comb \PC[8]~27 (
// Equation(s):
// \PC[8]~27_combout  = (PC[8] & (\PC[7]~26  $ (GND))) # (!PC[8] & (!\PC[7]~26  & VCC))
// \PC[8]~28  = CARRY((PC[8] & !\PC[7]~26 ))

	.dataa(PC[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[7]~26 ),
	.combout(\PC[8]~27_combout ),
	.cout(\PC[8]~28 ));
// synopsys translate_off
defparam \PC[8]~27 .lut_mask = 16'hA50A;
defparam \PC[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y6_N23
dffeas \PC[8] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\PC[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|PB_state~q ),
	.sload(gnd),
	.ena(\PC[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y6_N24
cycloneive_lcell_comb \PC[9]~29 (
// Equation(s):
// \PC[9]~29_combout  = \PC[8]~28  $ (PC[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[9]),
	.cin(\PC[8]~28 ),
	.combout(\PC[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \PC[9]~29 .lut_mask = 16'h0FF0;
defparam \PC[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y6_N25
dffeas \PC[9] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\PC[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\dbk0|PB_state~q ),
	.sload(gnd),
	.ena(\PC[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y7_N0
cycloneive_ram_block \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[25]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({PC[9],PC[8],PC[7],PC[6],PC[5],PC[4],PC[3],PC[2],PC[1],PC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mem_inst.mif";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:memoriaDeInstrucao|altsyncram:altsyncram_component|altsyncram_hhr3:auto_generated|ALTSYNCRAM";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C3D169600;
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N28
cycloneive_lcell_comb \IRF[12]~feeder (
// Equation(s):
// \IRF[12]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\IRF[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[12]~feeder .lut_mask = 16'hFF00;
defparam \IRF[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N10
cycloneive_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = (\START.1~q  & \dbk0|PB_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\START.1~q ),
	.datad(\dbk0|PB_state~q ),
	.cin(gnd),
	.combout(\always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \always3~0 .lut_mask = 16'hF000;
defparam \always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y5_N29
dffeas \IRF[12] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[12]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[12] .is_wysiwyg = "true";
defparam \IRF[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N20
cycloneive_lcell_comb \IRD[12]~feeder (
// Equation(s):
// \IRD[12]~feeder_combout  = IRF[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRF[12]),
	.cin(gnd),
	.combout(\IRD[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRD[12]~feeder .lut_mask = 16'hFF00;
defparam \IRD[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y5_N21
dffeas \IRD[12] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRD[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRD[12]),
	.prn(vcc));
// synopsys translate_off
defparam \IRD[12] .is_wysiwyg = "true";
defparam \IRD[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N8
cycloneive_lcell_comb \IRE[12]~feeder (
// Equation(s):
// \IRE[12]~feeder_combout  = IRD[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRD[12]),
	.cin(gnd),
	.combout(\IRE[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRE[12]~feeder .lut_mask = 16'hFF00;
defparam \IRE[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y5_N9
dffeas \IRE[12] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRE[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRE[12]),
	.prn(vcc));
// synopsys translate_off
defparam \IRE[12] .is_wysiwyg = "true";
defparam \IRE[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y6_N20
cycloneive_lcell_comb \IRF[13]~feeder (
// Equation(s):
// \IRF[13]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IRF[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[13]~feeder .lut_mask = 16'hF0F0;
defparam \IRF[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y6_N21
dffeas \IRF[13] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[13]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[13] .is_wysiwyg = "true";
defparam \IRF[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y6_N8
cycloneive_lcell_comb \IRD[13]~feeder (
// Equation(s):
// \IRD[13]~feeder_combout  = IRF[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRF[13]),
	.cin(gnd),
	.combout(\IRD[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRD[13]~feeder .lut_mask = 16'hFF00;
defparam \IRD[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y6_N9
dffeas \IRD[13] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRD[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRD[13]),
	.prn(vcc));
// synopsys translate_off
defparam \IRD[13] .is_wysiwyg = "true";
defparam \IRD[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N30
cycloneive_lcell_comb \IRE[13]~feeder (
// Equation(s):
// \IRE[13]~feeder_combout  = IRD[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRD[13]),
	.cin(gnd),
	.combout(\IRE[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRE[13]~feeder .lut_mask = 16'hFF00;
defparam \IRE[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y5_N31
dffeas \IRE[13] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRE[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRE[13]),
	.prn(vcc));
// synopsys translate_off
defparam \IRE[13] .is_wysiwyg = "true";
defparam \IRE[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N26
cycloneive_lcell_comb \IRF[15]~feeder (
// Equation(s):
// \IRF[15]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\IRF[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[15]~feeder .lut_mask = 16'hFF00;
defparam \IRF[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y5_N27
dffeas \IRF[15] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[15]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[15] .is_wysiwyg = "true";
defparam \IRF[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y5_N23
dffeas \IRD[15] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(IRF[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRD[15]),
	.prn(vcc));
// synopsys translate_off
defparam \IRD[15] .is_wysiwyg = "true";
defparam \IRD[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y5_N19
dffeas \IRE[15] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(IRD[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRE[15]),
	.prn(vcc));
// synopsys translate_off
defparam \IRE[15] .is_wysiwyg = "true";
defparam \IRE[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y6_N18
cycloneive_lcell_comb \IRF[14]~feeder (
// Equation(s):
// \IRF[14]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\IRF[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[14]~feeder .lut_mask = 16'hFF00;
defparam \IRF[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y6_N19
dffeas \IRF[14] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[14]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[14] .is_wysiwyg = "true";
defparam \IRF[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y6_N2
cycloneive_lcell_comb \IRD[14]~feeder (
// Equation(s):
// \IRD[14]~feeder_combout  = IRF[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRF[14]),
	.cin(gnd),
	.combout(\IRD[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRD[14]~feeder .lut_mask = 16'hFF00;
defparam \IRD[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y6_N3
dffeas \IRD[14] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRD[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRD[14]),
	.prn(vcc));
// synopsys translate_off
defparam \IRD[14] .is_wysiwyg = "true";
defparam \IRD[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N12
cycloneive_lcell_comb \IRE[14]~feeder (
// Equation(s):
// \IRE[14]~feeder_combout  = IRD[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(IRD[14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IRE[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRE[14]~feeder .lut_mask = 16'hF0F0;
defparam \IRE[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y5_N13
dffeas \IRE[14] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRE[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRE[14]),
	.prn(vcc));
// synopsys translate_off
defparam \IRE[14] .is_wysiwyg = "true";
defparam \IRE[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N28
cycloneive_lcell_comb \DP7_3|WideOr6~0 (
// Equation(s):
// \DP7_3|WideOr6~0_combout  = (IRE[12] & ((IRE[15]) # (IRE[13] $ (IRE[14])))) # (!IRE[12] & ((IRE[13]) # (IRE[15] $ (IRE[14]))))

	.dataa(IRE[12]),
	.datab(IRE[13]),
	.datac(IRE[15]),
	.datad(IRE[14]),
	.cin(gnd),
	.combout(\DP7_3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_3|WideOr6~0 .lut_mask = 16'hE7FC;
defparam \DP7_3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N6
cycloneive_lcell_comb \DP7_3|WideOr5~0 (
// Equation(s):
// \DP7_3|WideOr5~0_combout  = (IRE[12] & (IRE[15] $ (((IRE[13]) # (!IRE[14]))))) # (!IRE[12] & (IRE[13] & (!IRE[15] & !IRE[14])))

	.dataa(IRE[12]),
	.datab(IRE[13]),
	.datac(IRE[15]),
	.datad(IRE[14]),
	.cin(gnd),
	.combout(\DP7_3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_3|WideOr5~0 .lut_mask = 16'h280E;
defparam \DP7_3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N24
cycloneive_lcell_comb \DP7_3|WideOr4~0 (
// Equation(s):
// \DP7_3|WideOr4~0_combout  = (IRE[13] & (IRE[12] & (!IRE[15]))) # (!IRE[13] & ((IRE[14] & ((!IRE[15]))) # (!IRE[14] & (IRE[12]))))

	.dataa(IRE[12]),
	.datab(IRE[13]),
	.datac(IRE[15]),
	.datad(IRE[14]),
	.cin(gnd),
	.combout(\DP7_3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_3|WideOr4~0 .lut_mask = 16'h0B2A;
defparam \DP7_3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N2
cycloneive_lcell_comb \DP7_3|WideOr3~0 (
// Equation(s):
// \DP7_3|WideOr3~0_combout  = (IRE[13] & ((IRE[12] & ((IRE[14]))) # (!IRE[12] & (IRE[15] & !IRE[14])))) # (!IRE[13] & (!IRE[15] & (IRE[12] $ (IRE[14]))))

	.dataa(IRE[12]),
	.datab(IRE[13]),
	.datac(IRE[15]),
	.datad(IRE[14]),
	.cin(gnd),
	.combout(\DP7_3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_3|WideOr3~0 .lut_mask = 16'h8942;
defparam \DP7_3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N20
cycloneive_lcell_comb \DP7_3|WideOr2~0 (
// Equation(s):
// \DP7_3|WideOr2~0_combout  = (IRE[15] & (IRE[14] & ((IRE[13]) # (!IRE[12])))) # (!IRE[15] & (!IRE[12] & (IRE[13] & !IRE[14])))

	.dataa(IRE[12]),
	.datab(IRE[13]),
	.datac(IRE[15]),
	.datad(IRE[14]),
	.cin(gnd),
	.combout(\DP7_3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_3|WideOr2~0 .lut_mask = 16'hD004;
defparam \DP7_3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N30
cycloneive_lcell_comb \DP7_3|WideOr1~0 (
// Equation(s):
// \DP7_3|WideOr1~0_combout  = (IRE[13] & ((IRE[12] & (IRE[15])) # (!IRE[12] & ((IRE[14]))))) # (!IRE[13] & (IRE[14] & (IRE[12] $ (IRE[15]))))

	.dataa(IRE[12]),
	.datab(IRE[13]),
	.datac(IRE[15]),
	.datad(IRE[14]),
	.cin(gnd),
	.combout(\DP7_3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_3|WideOr1~0 .lut_mask = 16'hD680;
defparam \DP7_3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N24
cycloneive_lcell_comb \DP7_3|WideOr0~0 (
// Equation(s):
// \DP7_3|WideOr0~0_combout  = (IRE[14] & (!IRE[13] & (IRE[15] $ (!IRE[12])))) # (!IRE[14] & (IRE[12] & (IRE[13] $ (!IRE[15]))))

	.dataa(IRE[14]),
	.datab(IRE[13]),
	.datac(IRE[15]),
	.datad(IRE[12]),
	.cin(gnd),
	.combout(\DP7_3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_3|WideOr0~0 .lut_mask = 16'h6102;
defparam \DP7_3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N6
cycloneive_lcell_comb \registers_rtl_1_bypass[9]~feeder (
// Equation(s):
// \registers_rtl_1_bypass[9]~feeder_combout  = saida_ulaW[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(saida_ulaW[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers_rtl_1_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_1_bypass[9]~feeder .lut_mask = 16'hF0F0;
defparam \registers_rtl_1_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y6_N7
dffeas \registers_rtl_1_bypass[9] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_1_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y6_N27
dffeas \registers_rtl_1_bypass[0] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\always3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y8_N0
cycloneive_ram_block \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[25]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({PC[9],PC[8],PC[7],PC[6],PC[5],PC[4],PC[3],PC[2],PC[1],PC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .init_file = "mem_inst.mif";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "memory:memoriaDeInstrucao|altsyncram:altsyncram_component|altsyncram_hhr3:auto_generated|ALTSYNCRAM";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 9;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 9;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoriaDeInstrucao|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040203200;
// synopsys translate_on

// Location: LCCOMB_X99_Y6_N24
cycloneive_lcell_comb \IRF[11]~feeder (
// Equation(s):
// \IRF[11]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\IRF[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[11]~feeder .lut_mask = 16'hFF00;
defparam \IRF[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y6_N25
dffeas \IRF[11] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[11]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[11] .is_wysiwyg = "true";
defparam \IRF[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y6_N12
cycloneive_lcell_comb \IRD[11]~feeder (
// Equation(s):
// \IRD[11]~feeder_combout  = IRF[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRF[11]),
	.cin(gnd),
	.combout(\IRD[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRD[11]~feeder .lut_mask = 16'hFF00;
defparam \IRD[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y6_N13
dffeas \IRD[11] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRD[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRD[11]),
	.prn(vcc));
// synopsys translate_off
defparam \IRD[11] .is_wysiwyg = "true";
defparam \IRD[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y6_N28
cycloneive_lcell_comb \IRE[11]~feeder (
// Equation(s):
// \IRE[11]~feeder_combout  = IRD[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRD[11]),
	.cin(gnd),
	.combout(\IRE[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRE[11]~feeder .lut_mask = 16'hFF00;
defparam \IRE[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y6_N29
dffeas \IRE[11] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRE[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRE[11]),
	.prn(vcc));
// synopsys translate_off
defparam \IRE[11] .is_wysiwyg = "true";
defparam \IRE[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N26
cycloneive_lcell_comb \IRW[11]~feeder (
// Equation(s):
// \IRW[11]~feeder_combout  = IRE[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRE[11]),
	.cin(gnd),
	.combout(\IRW[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRW[11]~feeder .lut_mask = 16'hFF00;
defparam \IRW[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N0
cycloneive_lcell_comb \saida_ulaW[0]~2 (
// Equation(s):
// \saida_ulaW[0]~2_combout  = (IRE[13]) # (((IRE[12]) # (!IRE[14])) # (!IRE[15]))

	.dataa(IRE[13]),
	.datab(IRE[15]),
	.datac(IRE[12]),
	.datad(IRE[14]),
	.cin(gnd),
	.combout(\saida_ulaW[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~2 .lut_mask = 16'hFBFF;
defparam \saida_ulaW[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N28
cycloneive_lcell_comb \saida_ulaW[0]~3 (
// Equation(s):
// \saida_ulaW[0]~3_combout  = (\saida_ulaW[0]~2_combout  & (\START.1~q  & \dbk0|PB_state~q ))

	.dataa(gnd),
	.datab(\saida_ulaW[0]~2_combout ),
	.datac(\START.1~q ),
	.datad(\dbk0|PB_state~q ),
	.cin(gnd),
	.combout(\saida_ulaW[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~3 .lut_mask = 16'hC000;
defparam \saida_ulaW[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y6_N27
dffeas \IRW[11] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRW[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRW[11]),
	.prn(vcc));
// synopsys translate_off
defparam \IRW[11] .is_wysiwyg = "true";
defparam \IRW[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N10
cycloneive_lcell_comb \registers_rtl_1_bypass[7]~feeder (
// Equation(s):
// \registers_rtl_1_bypass[7]~feeder_combout  = IRW[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(IRW[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers_rtl_1_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_1_bypass[7]~feeder .lut_mask = 16'hF0F0;
defparam \registers_rtl_1_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y6_N11
dffeas \registers_rtl_1_bypass[7] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_1_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y6_N6
cycloneive_lcell_comb \IRF[3]~feeder (
// Equation(s):
// \IRF[3]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\IRF[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[3]~feeder .lut_mask = 16'hFF00;
defparam \IRF[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y6_N7
dffeas \IRF[3] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[3]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[3] .is_wysiwyg = "true";
defparam \IRF[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N14
cycloneive_lcell_comb \registers_rtl_1_bypass[8]~feeder (
// Equation(s):
// \registers_rtl_1_bypass[8]~feeder_combout  = IRF[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRF[3]),
	.cin(gnd),
	.combout(\registers_rtl_1_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_1_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \registers_rtl_1_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y6_N15
dffeas \registers_rtl_1_bypass[8] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_1_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N30
cycloneive_lcell_comb \IRF[2]~feeder (
// Equation(s):
// \IRF[2]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IRF[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[2]~feeder .lut_mask = 16'hF0F0;
defparam \IRF[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y6_N31
dffeas \IRF[2] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[2]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[2] .is_wysiwyg = "true";
defparam \IRF[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y6_N13
dffeas \registers_rtl_1_bypass[6] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(IRF[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y6_N22
cycloneive_lcell_comb \IRF[10]~feeder (
// Equation(s):
// \IRF[10]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IRF[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[10]~feeder .lut_mask = 16'hF0F0;
defparam \IRF[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y6_N23
dffeas \IRF[10] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[10]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[10] .is_wysiwyg = "true";
defparam \IRF[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y6_N15
dffeas \IRD[10] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(IRF[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRD[10]),
	.prn(vcc));
// synopsys translate_off
defparam \IRD[10] .is_wysiwyg = "true";
defparam \IRD[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y6_N7
dffeas \IRE[10] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(IRD[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRE[10]),
	.prn(vcc));
// synopsys translate_off
defparam \IRE[10] .is_wysiwyg = "true";
defparam \IRE[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N24
cycloneive_lcell_comb \IRW[10]~feeder (
// Equation(s):
// \IRW[10]~feeder_combout  = IRE[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRE[10]),
	.cin(gnd),
	.combout(\IRW[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRW[10]~feeder .lut_mask = 16'hFF00;
defparam \IRW[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y6_N25
dffeas \IRW[10] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRW[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRW[10]),
	.prn(vcc));
// synopsys translate_off
defparam \IRW[10] .is_wysiwyg = "true";
defparam \IRW[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N20
cycloneive_lcell_comb \registers_rtl_1_bypass[5]~feeder (
// Equation(s):
// \registers_rtl_1_bypass[5]~feeder_combout  = IRW[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(IRW[10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers_rtl_1_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_1_bypass[5]~feeder .lut_mask = 16'hF0F0;
defparam \registers_rtl_1_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y6_N21
dffeas \registers_rtl_1_bypass[5] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_1_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N12
cycloneive_lcell_comb \registers~4 (
// Equation(s):
// \registers~4_combout  = (registers_rtl_1_bypass[7] & (registers_rtl_1_bypass[8] & (registers_rtl_1_bypass[6] $ (!registers_rtl_1_bypass[5])))) # (!registers_rtl_1_bypass[7] & (!registers_rtl_1_bypass[8] & (registers_rtl_1_bypass[6] $ 
// (!registers_rtl_1_bypass[5]))))

	.dataa(registers_rtl_1_bypass[7]),
	.datab(registers_rtl_1_bypass[8]),
	.datac(registers_rtl_1_bypass[6]),
	.datad(registers_rtl_1_bypass[5]),
	.cin(gnd),
	.combout(\registers~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers~4 .lut_mask = 16'h9009;
defparam \registers~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N16
cycloneive_lcell_comb \IRF[8]~feeder (
// Equation(s):
// \IRF[8]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\IRF[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[8]~feeder .lut_mask = 16'hFF00;
defparam \IRF[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y6_N17
dffeas \IRF[8] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[8]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[8] .is_wysiwyg = "true";
defparam \IRF[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N20
cycloneive_lcell_comb \IRD[8]~feeder (
// Equation(s):
// \IRD[8]~feeder_combout  = IRF[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRF[8]),
	.cin(gnd),
	.combout(\IRD[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRD[8]~feeder .lut_mask = 16'hFF00;
defparam \IRD[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y6_N21
dffeas \IRD[8] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRD[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRD[8]),
	.prn(vcc));
// synopsys translate_off
defparam \IRD[8] .is_wysiwyg = "true";
defparam \IRD[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N12
cycloneive_lcell_comb \IRE[8]~feeder (
// Equation(s):
// \IRE[8]~feeder_combout  = IRD[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRD[8]),
	.cin(gnd),
	.combout(\IRE[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRE[8]~feeder .lut_mask = 16'hFF00;
defparam \IRE[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y6_N13
dffeas \IRE[8] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRE[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRE[8]),
	.prn(vcc));
// synopsys translate_off
defparam \IRE[8] .is_wysiwyg = "true";
defparam \IRE[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N28
cycloneive_lcell_comb \IRW[8]~feeder (
// Equation(s):
// \IRW[8]~feeder_combout  = IRE[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRE[8]),
	.cin(gnd),
	.combout(\IRW[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRW[8]~feeder .lut_mask = 16'hFF00;
defparam \IRW[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y6_N29
dffeas \IRW[8] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRW[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRW[8]),
	.prn(vcc));
// synopsys translate_off
defparam \IRW[8] .is_wysiwyg = "true";
defparam \IRW[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N2
cycloneive_lcell_comb \registers_rtl_1_bypass[1]~feeder (
// Equation(s):
// \registers_rtl_1_bypass[1]~feeder_combout  = IRW[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(IRW[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers_rtl_1_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_1_bypass[1]~feeder .lut_mask = 16'hF0F0;
defparam \registers_rtl_1_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y6_N3
dffeas \registers_rtl_1_bypass[1] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_1_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N26
cycloneive_lcell_comb \IRF[0]~feeder (
// Equation(s):
// \IRF[0]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\IRF[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[0]~feeder .lut_mask = 16'hFF00;
defparam \IRF[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y6_N27
dffeas \IRF[0] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[0]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[0] .is_wysiwyg = "true";
defparam \IRF[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y6_N17
dffeas \registers_rtl_1_bypass[2] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(IRF[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N22
cycloneive_lcell_comb \IRF[1]~feeder (
// Equation(s):
// \IRF[1]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\IRF[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[1]~feeder .lut_mask = 16'hFF00;
defparam \IRF[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y6_N23
dffeas \IRF[1] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[1]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[1] .is_wysiwyg = "true";
defparam \IRF[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y6_N19
dffeas \registers_rtl_1_bypass[4] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(IRF[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N24
cycloneive_lcell_comb \IRF[9]~feeder (
// Equation(s):
// \IRF[9]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\IRF[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[9]~feeder .lut_mask = 16'hFF00;
defparam \IRF[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y6_N25
dffeas \IRF[9] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[9]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[9] .is_wysiwyg = "true";
defparam \IRF[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N30
cycloneive_lcell_comb \IRD[9]~feeder (
// Equation(s):
// \IRD[9]~feeder_combout  = IRF[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRF[9]),
	.cin(gnd),
	.combout(\IRD[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRD[9]~feeder .lut_mask = 16'hFF00;
defparam \IRD[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y6_N31
dffeas \IRD[9] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRD[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRD[9]),
	.prn(vcc));
// synopsys translate_off
defparam \IRD[9] .is_wysiwyg = "true";
defparam \IRD[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y6_N19
dffeas \IRE[9] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(IRD[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRE[9]),
	.prn(vcc));
// synopsys translate_off
defparam \IRE[9] .is_wysiwyg = "true";
defparam \IRE[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N22
cycloneive_lcell_comb \IRW[9]~feeder (
// Equation(s):
// \IRW[9]~feeder_combout  = IRE[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRE[9]),
	.cin(gnd),
	.combout(\IRW[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRW[9]~feeder .lut_mask = 16'hFF00;
defparam \IRW[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y6_N23
dffeas \IRW[9] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRW[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRW[9]),
	.prn(vcc));
// synopsys translate_off
defparam \IRW[9] .is_wysiwyg = "true";
defparam \IRW[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N28
cycloneive_lcell_comb \registers_rtl_1_bypass[3]~feeder (
// Equation(s):
// \registers_rtl_1_bypass[3]~feeder_combout  = IRW[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(IRW[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers_rtl_1_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_1_bypass[3]~feeder .lut_mask = 16'hF0F0;
defparam \registers_rtl_1_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y6_N29
dffeas \registers_rtl_1_bypass[3] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_1_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N18
cycloneive_lcell_comb \registers~3 (
// Equation(s):
// \registers~3_combout  = (registers_rtl_1_bypass[1] & (registers_rtl_1_bypass[2] & (registers_rtl_1_bypass[4] $ (!registers_rtl_1_bypass[3])))) # (!registers_rtl_1_bypass[1] & (!registers_rtl_1_bypass[2] & (registers_rtl_1_bypass[4] $ 
// (!registers_rtl_1_bypass[3]))))

	.dataa(registers_rtl_1_bypass[1]),
	.datab(registers_rtl_1_bypass[2]),
	.datac(registers_rtl_1_bypass[4]),
	.datad(registers_rtl_1_bypass[3]),
	.cin(gnd),
	.combout(\registers~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers~3 .lut_mask = 16'h9009;
defparam \registers~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N18
cycloneive_lcell_comb \registers~5 (
// Equation(s):
// \registers~5_combout  = (registers_rtl_1_bypass[0] & (\registers~4_combout  & \registers~3_combout ))

	.dataa(registers_rtl_1_bypass[0]),
	.datab(\registers~4_combout ),
	.datac(gnd),
	.datad(\registers~3_combout ),
	.cin(gnd),
	.combout(\registers~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers~5 .lut_mask = 16'h8800;
defparam \registers~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y5_N0
cycloneive_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y4_N17
dffeas \registers_rtl_1_bypass[10] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y7_N12
cycloneive_lcell_comb \registers_rtl_0_bypass[1]~feeder (
// Equation(s):
// \registers_rtl_0_bypass[1]~feeder_combout  = IRW[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRW[8]),
	.cin(gnd),
	.combout(\registers_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \registers_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y7_N13
dffeas \registers_rtl_0_bypass[1] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y6_N4
cycloneive_lcell_comb \IRF[5]~feeder (
// Equation(s):
// \IRF[5]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\IRF[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[5]~feeder .lut_mask = 16'hFF00;
defparam \IRF[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y6_N5
dffeas \IRF[5] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[5]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[5] .is_wysiwyg = "true";
defparam \IRF[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N4
cycloneive_lcell_comb \registers_rtl_0_bypass[4]~feeder (
// Equation(s):
// \registers_rtl_0_bypass[4]~feeder_combout  = IRF[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRF[5]),
	.cin(gnd),
	.combout(\registers_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_0_bypass[4]~feeder .lut_mask = 16'hFF00;
defparam \registers_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y7_N5
dffeas \registers_rtl_0_bypass[4] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y7_N19
dffeas \registers_rtl_0_bypass[3] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(IRW[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y6_N10
cycloneive_lcell_comb \IRF[4]~feeder (
// Equation(s):
// \IRF[4]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\IRF[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[4]~feeder .lut_mask = 16'hFF00;
defparam \IRF[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y6_N11
dffeas \IRF[4] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[4]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[4] .is_wysiwyg = "true";
defparam \IRF[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y6_N11
dffeas \registers_rtl_0_bypass[2] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(IRF[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y7_N18
cycloneive_lcell_comb \registers~0 (
// Equation(s):
// \registers~0_combout  = (registers_rtl_0_bypass[1] & (registers_rtl_0_bypass[2] & (registers_rtl_0_bypass[4] $ (!registers_rtl_0_bypass[3])))) # (!registers_rtl_0_bypass[1] & (!registers_rtl_0_bypass[2] & (registers_rtl_0_bypass[4] $ 
// (!registers_rtl_0_bypass[3]))))

	.dataa(registers_rtl_0_bypass[1]),
	.datab(registers_rtl_0_bypass[4]),
	.datac(registers_rtl_0_bypass[3]),
	.datad(registers_rtl_0_bypass[2]),
	.cin(gnd),
	.combout(\registers~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers~0 .lut_mask = 16'h8241;
defparam \registers~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y7_N29
dffeas \registers_rtl_0_bypass[0] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\always3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y6_N30
cycloneive_lcell_comb \IRF[6]~feeder (
// Equation(s):
// \IRF[6]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\IRF[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[6]~feeder .lut_mask = 16'hFF00;
defparam \IRF[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y6_N31
dffeas \IRF[6] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[6]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[6] .is_wysiwyg = "true";
defparam \IRF[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y6_N27
dffeas \registers_rtl_0_bypass[6] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(IRF[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y7_N0
cycloneive_lcell_comb \registers_rtl_0_bypass[7]~feeder (
// Equation(s):
// \registers_rtl_0_bypass[7]~feeder_combout  = IRW[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRW[11]),
	.cin(gnd),
	.combout(\registers_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \registers_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y7_N1
dffeas \registers_rtl_0_bypass[7] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y7_N3
dffeas \registers_rtl_0_bypass[5] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(IRW[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y6_N8
cycloneive_lcell_comb \IRF[7]~feeder (
// Equation(s):
// \IRF[7]~feeder_combout  = \memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoriaDeInstrucao|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IRF[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRF[7]~feeder .lut_mask = 16'hF0F0;
defparam \IRF[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y6_N9
dffeas \IRF[7] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRF[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRF[7]),
	.prn(vcc));
// synopsys translate_off
defparam \IRF[7] .is_wysiwyg = "true";
defparam \IRF[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y6_N0
cycloneive_lcell_comb \registers_rtl_0_bypass[8]~feeder (
// Equation(s):
// \registers_rtl_0_bypass[8]~feeder_combout  = IRF[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRF[7]),
	.cin(gnd),
	.combout(\registers_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \registers_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y6_N1
dffeas \registers_rtl_0_bypass[8] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y7_N2
cycloneive_lcell_comb \registers~1 (
// Equation(s):
// \registers~1_combout  = (registers_rtl_0_bypass[6] & (registers_rtl_0_bypass[5] & (registers_rtl_0_bypass[7] $ (!registers_rtl_0_bypass[8])))) # (!registers_rtl_0_bypass[6] & (!registers_rtl_0_bypass[5] & (registers_rtl_0_bypass[7] $ 
// (!registers_rtl_0_bypass[8]))))

	.dataa(registers_rtl_0_bypass[6]),
	.datab(registers_rtl_0_bypass[7]),
	.datac(registers_rtl_0_bypass[5]),
	.datad(registers_rtl_0_bypass[8]),
	.cin(gnd),
	.combout(\registers~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers~1 .lut_mask = 16'h8421;
defparam \registers~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y7_N28
cycloneive_lcell_comb \registers~2 (
// Equation(s):
// \registers~2_combout  = (\registers~0_combout  & (registers_rtl_0_bypass[0] & \registers~1_combout ))

	.dataa(gnd),
	.datab(\registers~0_combout ),
	.datac(registers_rtl_0_bypass[0]),
	.datad(\registers~1_combout ),
	.cin(gnd),
	.combout(\registers~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers~2 .lut_mask = 16'hC000;
defparam \registers~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y5_N21
dffeas \registers_rtl_0_bypass[11] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N2
cycloneive_lcell_comb \registers_rtl_1_bypass[12]~feeder (
// Equation(s):
// \registers_rtl_1_bypass[12]~feeder_combout  = saida_ulaW[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(saida_ulaW[3]),
	.cin(gnd),
	.combout(\registers_rtl_1_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_1_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \registers_rtl_1_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y6_N3
dffeas \registers_rtl_1_bypass[12] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N8
cycloneive_lcell_comb \saida_ulaW[3]~22 (
// Equation(s):
// \saida_ulaW[3]~22_combout  = (IRE[15] & (((!IRE[13] & !IRE[14])))) # (!IRE[15] & (IRE[14] & (IRE[12] $ (IRE[13]))))

	.dataa(IRE[12]),
	.datab(IRE[13]),
	.datac(IRE[15]),
	.datad(IRE[14]),
	.cin(gnd),
	.combout(\saida_ulaW[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[3]~22 .lut_mask = 16'h0630;
defparam \saida_ulaW[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y6_N5
dffeas \registers_rtl_1_bypass[13] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y6_N7
dffeas \registers_rtl_1_bypass[14] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y5_N7
dffeas \registers_rtl_1_bypass[15] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y6_N11
dffeas \registers_rtl_1_bypass[16] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y6_N21
dffeas \registers_rtl_1_bypass[17] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y6_N23
dffeas \registers_rtl_1_bypass[19] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y6_N19
dffeas \registers_rtl_0_bypass[20] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N6
cycloneive_lcell_comb \saida_ulaW[0]~9 (
// Equation(s):
// \saida_ulaW[0]~9_combout  = (IRE[12] & !IRE[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(IRE[12]),
	.datad(IRE[15]),
	.cin(gnd),
	.combout(\saida_ulaW[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~9 .lut_mask = 16'h00F0;
defparam \saida_ulaW[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N24
cycloneive_lcell_comb \R1E~4 (
// Equation(s):
// \R1E~4_combout  = (IRD[15] & (((!IRD[14])))) # (!IRD[15] & (IRD[12] & (IRD[14] & IRD[13])))

	.dataa(IRD[15]),
	.datab(IRD[12]),
	.datac(IRD[14]),
	.datad(IRD[13]),
	.cin(gnd),
	.combout(\R1E~4_combout ),
	.cout());
// synopsys translate_off
defparam \R1E~4 .lut_mask = 16'h4A0A;
defparam \R1E~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N2
cycloneive_lcell_comb \R1E~5 (
// Equation(s):
// \R1E~5_combout  = (\R1E~4_combout ) # ((\saida_ulaW[0]~9_combout  & (IRE[13] & !IRE[14])))

	.dataa(\saida_ulaW[0]~9_combout ),
	.datab(\R1E~4_combout ),
	.datac(IRE[13]),
	.datad(IRE[14]),
	.cin(gnd),
	.combout(\R1E~5_combout ),
	.cout());
// synopsys translate_off
defparam \R1E~5 .lut_mask = 16'hCCEC;
defparam \R1E~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y6_N26
cycloneive_lcell_comb \registers_rtl_0_bypass[21]~feeder (
// Equation(s):
// \registers_rtl_0_bypass[21]~feeder_combout  = saida_ulaW[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(saida_ulaW[12]),
	.cin(gnd),
	.combout(\registers_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \registers_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y6_N27
dffeas \registers_rtl_0_bypass[21] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N10
cycloneive_lcell_comb \registers_rtl_0_bypass[22]~feeder (
// Equation(s):
// \registers_rtl_0_bypass[22]~feeder_combout  = saida_ulaW[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(saida_ulaW[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_0_bypass[22]~feeder .lut_mask = 16'hF0F0;
defparam \registers_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y5_N11
dffeas \registers_rtl_0_bypass[22] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y6_N1
dffeas \registers_rtl_1_bypass[23] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N8
cycloneive_lcell_comb \registers_rtl_0_bypass[24]~feeder (
// Equation(s):
// \registers_rtl_0_bypass[24]~feeder_combout  = saida_ulaW[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(saida_ulaW[15]),
	.cin(gnd),
	.combout(\registers_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_0_bypass[24]~feeder .lut_mask = 16'hFF00;
defparam \registers_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y6_N9
dffeas \registers_rtl_0_bypass[24] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y5_N0
cycloneive_ram_block \registers_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\always3~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\always3~0_combout ),
	.clk0(\clk[25]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,saida_ulaW[15],saida_ulaW[14],saida_ulaW[13],saida_ulaW[12],saida_ulaW[11],saida_ulaW[10],saida_ulaW[9],saida_ulaW[8],saida_ulaW[7],saida_ulaW[6],saida_ulaW[5],saida_ulaW[4],saida_ulaW[3],saida_ulaW[2],saida_ulaW[1],saida_ulaW[0]}),
	.portaaddr({IRW[11],IRW[10],IRW[9],IRW[8]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({IRF[7],IRF[6],IRF[5],IRF[4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registers_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:registers_rtl_0|altsyncram_rbi1:auto_generated|ALTSYNCRAM";
defparam \registers_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \registers_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \registers_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \registers_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X92_Y6_N24
cycloneive_lcell_comb \R1E~6 (
// Equation(s):
// \R1E~6_combout  = (!\R1E~5_combout  & ((\registers~2_combout  & (registers_rtl_0_bypass[24])) # (!\registers~2_combout  & ((\registers_rtl_0|auto_generated|ram_block1a15 )))))

	.dataa(registers_rtl_0_bypass[24]),
	.datab(\registers~2_combout ),
	.datac(\registers_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\R1E~5_combout ),
	.cin(gnd),
	.combout(\R1E~6_combout ),
	.cout());
// synopsys translate_off
defparam \R1E~6 .lut_mask = 16'h00B8;
defparam \R1E~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y6_N25
dffeas \R1E[15] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[15]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[15] .is_wysiwyg = "true";
defparam \R1E[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N30
cycloneive_lcell_comb \registers_rtl_1_bypass[24]~feeder (
// Equation(s):
// \registers_rtl_1_bypass[24]~feeder_combout  = saida_ulaW[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(saida_ulaW[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers_rtl_1_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_1_bypass[24]~feeder .lut_mask = 16'hF0F0;
defparam \registers_rtl_1_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y6_N31
dffeas \registers_rtl_1_bypass[24] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y6_N0
cycloneive_ram_block \registers_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\always3~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\always3~0_combout ),
	.clk0(\clk[25]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,saida_ulaW[15],saida_ulaW[14],saida_ulaW[13],saida_ulaW[12],saida_ulaW[11],saida_ulaW[10],saida_ulaW[9],saida_ulaW[8],saida_ulaW[7],saida_ulaW[6],saida_ulaW[5],saida_ulaW[4],saida_ulaW[3],saida_ulaW[2],saida_ulaW[1],saida_ulaW[0]}),
	.portaaddr({IRW[11],IRW[10],IRW[9],IRW[8]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({IRF[3],IRF[2],IRF[1],IRF[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registers_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:registers_rtl_1|altsyncram_rbi1:auto_generated|ALTSYNCRAM";
defparam \registers_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \registers_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \registers_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \registers_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N4
cycloneive_lcell_comb \registers~7 (
// Equation(s):
// \registers~7_combout  = (\registers~5_combout  & (registers_rtl_1_bypass[24])) # (!\registers~5_combout  & ((\registers_rtl_1|auto_generated|ram_block1a15 )))

	.dataa(gnd),
	.datab(\registers~5_combout ),
	.datac(registers_rtl_1_bypass[24]),
	.datad(\registers_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\registers~7_combout ),
	.cout());
// synopsys translate_off
defparam \registers~7 .lut_mask = 16'hF3C0;
defparam \registers~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y6_N5
dffeas \R2E[15]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N22
cycloneive_lcell_comb \saida_ulaW[3]~21 (
// Equation(s):
// \saida_ulaW[3]~21_combout  = (IRE[13]) # ((IRE[12] & ((IRE[15]) # (!IRE[14]))) # (!IRE[12] & (!IRE[15])))

	.dataa(IRE[12]),
	.datab(IRE[13]),
	.datac(IRE[15]),
	.datad(IRE[14]),
	.cin(gnd),
	.combout(\saida_ulaW[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[3]~21 .lut_mask = 16'hEDEF;
defparam \saida_ulaW[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N10
cycloneive_lcell_comb \registers_rtl_0_bypass[23]~feeder (
// Equation(s):
// \registers_rtl_0_bypass[23]~feeder_combout  = saida_ulaW[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(saida_ulaW[14]),
	.cin(gnd),
	.combout(\registers_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_0_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \registers_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y6_N11
dffeas \registers_rtl_0_bypass[23] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N4
cycloneive_lcell_comb \R1E~7 (
// Equation(s):
// \R1E~7_combout  = (!\R1E~5_combout  & ((\registers~2_combout  & (registers_rtl_0_bypass[23])) # (!\registers~2_combout  & ((\registers_rtl_0|auto_generated|ram_block1a14 )))))

	.dataa(registers_rtl_0_bypass[23]),
	.datab(\R1E~5_combout ),
	.datac(\registers_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\registers~2_combout ),
	.cin(gnd),
	.combout(\R1E~7_combout ),
	.cout());
// synopsys translate_off
defparam \R1E~7 .lut_mask = 16'h2230;
defparam \R1E~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y6_N5
dffeas \R1E[14] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[14]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[14] .is_wysiwyg = "true";
defparam \R1E[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y6_N31
dffeas \registers_rtl_1_bypass[22] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N16
cycloneive_lcell_comb \registers~9 (
// Equation(s):
// \registers~9_combout  = (\registers~5_combout  & ((registers_rtl_1_bypass[22]))) # (!\registers~5_combout  & (\registers_rtl_1|auto_generated|ram_block1a13 ))

	.dataa(gnd),
	.datab(\registers~5_combout ),
	.datac(\registers_rtl_1|auto_generated|ram_block1a13 ),
	.datad(registers_rtl_1_bypass[22]),
	.cin(gnd),
	.combout(\registers~9_combout ),
	.cout());
// synopsys translate_off
defparam \registers~9 .lut_mask = 16'hFC30;
defparam \registers~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y6_N17
dffeas \R2E[13]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N14
cycloneive_lcell_comb \registers_rtl_1_bypass[21]~feeder (
// Equation(s):
// \registers_rtl_1_bypass[21]~feeder_combout  = saida_ulaW[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(saida_ulaW[12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers_rtl_1_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_1_bypass[21]~feeder .lut_mask = 16'hF0F0;
defparam \registers_rtl_1_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y6_N15
dffeas \registers_rtl_1_bypass[21] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_1_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N26
cycloneive_lcell_comb \registers~10 (
// Equation(s):
// \registers~10_combout  = (\registers~5_combout  & (registers_rtl_1_bypass[21])) # (!\registers~5_combout  & ((\registers_rtl_1|auto_generated|ram_block1a12 )))

	.dataa(gnd),
	.datab(\registers~5_combout ),
	.datac(registers_rtl_1_bypass[21]),
	.datad(\registers_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\registers~10_combout ),
	.cout());
// synopsys translate_off
defparam \registers~10 .lut_mask = 16'hF3C0;
defparam \registers~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y6_N27
dffeas \R2E[12]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N8
cycloneive_lcell_comb \registers_rtl_1_bypass[20]~feeder (
// Equation(s):
// \registers_rtl_1_bypass[20]~feeder_combout  = saida_ulaW[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(saida_ulaW[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers_rtl_1_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_1_bypass[20]~feeder .lut_mask = 16'hF0F0;
defparam \registers_rtl_1_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y6_N9
dffeas \registers_rtl_1_bypass[20] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N8
cycloneive_lcell_comb \registers~11 (
// Equation(s):
// \registers~11_combout  = (\registers~5_combout  & (registers_rtl_1_bypass[20])) # (!\registers~5_combout  & ((\registers_rtl_1|auto_generated|ram_block1a11 )))

	.dataa(gnd),
	.datab(registers_rtl_1_bypass[20]),
	.datac(\registers_rtl_1|auto_generated|ram_block1a11 ),
	.datad(\registers~5_combout ),
	.cin(gnd),
	.combout(\registers~11_combout ),
	.cout());
// synopsys translate_off
defparam \registers~11 .lut_mask = 16'hCCF0;
defparam \registers~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y6_N9
dffeas \R2E[11]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y6_N13
dffeas \registers_rtl_0_bypass[19] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y6_N30
cycloneive_lcell_comb \R1E~11 (
// Equation(s):
// \R1E~11_combout  = (!\R1E~5_combout  & ((\registers~2_combout  & (registers_rtl_0_bypass[19])) # (!\registers~2_combout  & ((\registers_rtl_0|auto_generated|ram_block1a10 )))))

	.dataa(registers_rtl_0_bypass[19]),
	.datab(\registers_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\registers~2_combout ),
	.datad(\R1E~5_combout ),
	.cin(gnd),
	.combout(\R1E~11_combout ),
	.cout());
// synopsys translate_off
defparam \R1E~11 .lut_mask = 16'h00AC;
defparam \R1E~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y6_N31
dffeas \R1E[10] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[10]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[10] .is_wysiwyg = "true";
defparam \R1E[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N0
cycloneive_lcell_comb \registers_rtl_0_bypass[18]~feeder (
// Equation(s):
// \registers_rtl_0_bypass[18]~feeder_combout  = saida_ulaW[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(saida_ulaW[9]),
	.cin(gnd),
	.combout(\registers_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_0_bypass[18]~feeder .lut_mask = 16'hFF00;
defparam \registers_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y6_N1
dffeas \registers_rtl_0_bypass[18] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N28
cycloneive_lcell_comb \R1E~12 (
// Equation(s):
// \R1E~12_combout  = (!\R1E~5_combout  & ((\registers~2_combout  & ((registers_rtl_0_bypass[18]))) # (!\registers~2_combout  & (\registers_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\registers_rtl_0|auto_generated|ram_block1a9 ),
	.datab(registers_rtl_0_bypass[18]),
	.datac(\R1E~5_combout ),
	.datad(\registers~2_combout ),
	.cin(gnd),
	.combout(\R1E~12_combout ),
	.cout());
// synopsys translate_off
defparam \R1E~12 .lut_mask = 16'h0C0A;
defparam \R1E~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y6_N29
dffeas \R1E[9] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[9]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[9] .is_wysiwyg = "true";
defparam \R1E[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y6_N7
dffeas \registers_rtl_0_bypass[17] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N30
cycloneive_lcell_comb \R1E~13 (
// Equation(s):
// \R1E~13_combout  = (!\R1E~5_combout  & ((\registers~2_combout  & (registers_rtl_0_bypass[17])) # (!\registers~2_combout  & ((\registers_rtl_0|auto_generated|ram_block1a8 )))))

	.dataa(\registers~2_combout ),
	.datab(\R1E~5_combout ),
	.datac(registers_rtl_0_bypass[17]),
	.datad(\registers_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\R1E~13_combout ),
	.cout());
// synopsys translate_off
defparam \R1E~13 .lut_mask = 16'h3120;
defparam \R1E~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y6_N31
dffeas \R1E[8] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[8]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[8] .is_wysiwyg = "true";
defparam \R1E[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N0
cycloneive_lcell_comb \registers_rtl_0_bypass[16]~feeder (
// Equation(s):
// \registers_rtl_0_bypass[16]~feeder_combout  = saida_ulaW[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(saida_ulaW[7]),
	.cin(gnd),
	.combout(\registers_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \registers_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y6_N1
dffeas \registers_rtl_0_bypass[16] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N16
cycloneive_lcell_comb \R1E~14 (
// Equation(s):
// \R1E~14_combout  = (!\R1E~5_combout  & ((\registers~2_combout  & (registers_rtl_0_bypass[16])) # (!\registers~2_combout  & ((\registers_rtl_0|auto_generated|ram_block1a7 )))))

	.dataa(registers_rtl_0_bypass[16]),
	.datab(\R1E~5_combout ),
	.datac(\registers_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\registers~2_combout ),
	.cin(gnd),
	.combout(\R1E~14_combout ),
	.cout());
// synopsys translate_off
defparam \R1E~14 .lut_mask = 16'h2230;
defparam \R1E~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y6_N17
dffeas \R1E[7] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[7]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[7] .is_wysiwyg = "true";
defparam \R1E[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N12
cycloneive_lcell_comb \registers_rtl_0_bypass[15]~feeder (
// Equation(s):
// \registers_rtl_0_bypass[15]~feeder_combout  = saida_ulaW[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(saida_ulaW[6]),
	.cin(gnd),
	.combout(\registers_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \registers_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y6_N13
dffeas \registers_rtl_0_bypass[15] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N26
cycloneive_lcell_comb \R1E~15 (
// Equation(s):
// \R1E~15_combout  = (!\R1E~5_combout  & ((\registers~2_combout  & (registers_rtl_0_bypass[15])) # (!\registers~2_combout  & ((\registers_rtl_0|auto_generated|ram_block1a6 )))))

	.dataa(\registers~2_combout ),
	.datab(registers_rtl_0_bypass[15]),
	.datac(\R1E~5_combout ),
	.datad(\registers_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\R1E~15_combout ),
	.cout());
// synopsys translate_off
defparam \R1E~15 .lut_mask = 16'h0D08;
defparam \R1E~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y6_N27
dffeas \R1E[6] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[6]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[6] .is_wysiwyg = "true";
defparam \R1E[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y6_N9
dffeas \registers_rtl_0_bypass[14] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N20
cycloneive_lcell_comb \R1E~16 (
// Equation(s):
// \R1E~16_combout  = (!\R1E~5_combout  & ((\registers~2_combout  & ((registers_rtl_0_bypass[14]))) # (!\registers~2_combout  & (\registers_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\registers_rtl_0|auto_generated|ram_block1a5 ),
	.datab(registers_rtl_0_bypass[14]),
	.datac(\R1E~5_combout ),
	.datad(\registers~2_combout ),
	.cin(gnd),
	.combout(\R1E~16_combout ),
	.cout());
// synopsys translate_off
defparam \R1E~16 .lut_mask = 16'h0C0A;
defparam \R1E~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y6_N21
dffeas \R1E[5] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[5]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[5] .is_wysiwyg = "true";
defparam \R1E[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y6_N13
dffeas \registers_rtl_0_bypass[13] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N14
cycloneive_lcell_comb \R1E~17 (
// Equation(s):
// \R1E~17_combout  = (!\R1E~5_combout  & ((\registers~2_combout  & (registers_rtl_0_bypass[13])) # (!\registers~2_combout  & ((\registers_rtl_0|auto_generated|ram_block1a4 )))))

	.dataa(\registers~2_combout ),
	.datab(\R1E~5_combout ),
	.datac(registers_rtl_0_bypass[13]),
	.datad(\registers_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\R1E~17_combout ),
	.cout());
// synopsys translate_off
defparam \R1E~17 .lut_mask = 16'h3120;
defparam \R1E~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y6_N15
dffeas \R1E[4] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[4]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[4] .is_wysiwyg = "true";
defparam \R1E[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N24
cycloneive_lcell_comb \registers_rtl_0_bypass[12]~feeder (
// Equation(s):
// \registers_rtl_0_bypass[12]~feeder_combout  = saida_ulaW[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(saida_ulaW[3]),
	.cin(gnd),
	.combout(\registers_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \registers_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y6_N25
dffeas \registers_rtl_0_bypass[12] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N12
cycloneive_lcell_comb \R1E[3]~2 (
// Equation(s):
// \R1E[3]~2_combout  = (\registers~2_combout  & (registers_rtl_0_bypass[12])) # (!\registers~2_combout  & ((\registers_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\registers~2_combout ),
	.datab(registers_rtl_0_bypass[12]),
	.datac(gnd),
	.datad(\registers_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\R1E[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R1E[3]~2 .lut_mask = 16'hDD88;
defparam \R1E[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N8
cycloneive_lcell_comb \IRD[7]~feeder (
// Equation(s):
// \IRD[7]~feeder_combout  = IRF[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(IRF[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IRD[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRD[7]~feeder .lut_mask = 16'hF0F0;
defparam \IRD[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y6_N9
dffeas \IRD[7] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRD[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRD[7]),
	.prn(vcc));
// synopsys translate_off
defparam \IRD[7] .is_wysiwyg = "true";
defparam \IRD[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y6_N13
dffeas \R1E[3] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E[3]~2_combout ),
	.asdata(IRD[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R1E~5_combout ),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[3]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[3] .is_wysiwyg = "true";
defparam \R1E[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N4
cycloneive_lcell_comb \registers_rtl_1_bypass[11]~feeder (
// Equation(s):
// \registers_rtl_1_bypass[11]~feeder_combout  = saida_ulaW[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(saida_ulaW[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers_rtl_1_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_1_bypass[11]~feeder .lut_mask = 16'hF0F0;
defparam \registers_rtl_1_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y6_N5
dffeas \registers_rtl_1_bypass[11] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_1_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N10
cycloneive_lcell_comb \registers~20 (
// Equation(s):
// \registers~20_combout  = (\registers~5_combout  & (registers_rtl_1_bypass[11])) # (!\registers~5_combout  & ((\registers_rtl_1|auto_generated|ram_block1a2 )))

	.dataa(registers_rtl_1_bypass[11]),
	.datab(\registers~5_combout ),
	.datac(gnd),
	.datad(\registers_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\registers~20_combout ),
	.cout());
// synopsys translate_off
defparam \registers~20 .lut_mask = 16'hBB88;
defparam \registers~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N4
cycloneive_lcell_comb \R2E[2]~_Duplicate_1feeder (
// Equation(s):
// \R2E[2]~_Duplicate_1feeder_combout  = \registers~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers~20_combout ),
	.cin(gnd),
	.combout(\R2E[2]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2E[2]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \R2E[2]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y6_N5
dffeas \R2E[2]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R2E[2]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y4_N11
dffeas \registers_rtl_0_bypass[10] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N22
cycloneive_lcell_comb \R1E[1]~1 (
// Equation(s):
// \R1E[1]~1_combout  = (\registers~2_combout  & (registers_rtl_0_bypass[10])) # (!\registers~2_combout  & ((\registers_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(registers_rtl_0_bypass[10]),
	.datab(\registers_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(\registers~2_combout ),
	.cin(gnd),
	.combout(\R1E[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R1E[1]~1 .lut_mask = 16'hAACC;
defparam \R1E[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y6_N16
cycloneive_lcell_comb \IRD[5]~feeder (
// Equation(s):
// \IRD[5]~feeder_combout  = IRF[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(IRF[5]),
	.cin(gnd),
	.combout(\IRD[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IRD[5]~feeder .lut_mask = 16'hFF00;
defparam \IRD[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y6_N17
dffeas \IRD[5] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\IRD[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRD[5]),
	.prn(vcc));
// synopsys translate_off
defparam \IRD[5] .is_wysiwyg = "true";
defparam \IRD[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y6_N23
dffeas \R1E[1] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E[1]~1_combout ),
	.asdata(IRD[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R1E~5_combout ),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[1]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[1] .is_wysiwyg = "true";
defparam \R1E[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y6_N24
cycloneive_lcell_comb \registers_rtl_0_bypass[9]~feeder (
// Equation(s):
// \registers_rtl_0_bypass[9]~feeder_combout  = saida_ulaW[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(saida_ulaW[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers_rtl_0_bypass[9]~feeder .lut_mask = 16'hF0F0;
defparam \registers_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y6_N25
dffeas \registers_rtl_0_bypass[9] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \registers_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N18
cycloneive_lcell_comb \R1E[0]~0 (
// Equation(s):
// \R1E[0]~0_combout  = (\registers~2_combout  & (registers_rtl_0_bypass[9])) # (!\registers~2_combout  & ((\registers_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\registers~2_combout ),
	.datab(registers_rtl_0_bypass[9]),
	.datac(gnd),
	.datad(\registers_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\R1E[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1E[0]~0 .lut_mask = 16'hDD88;
defparam \R1E[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y6_N13
dffeas \IRD[4] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(IRF[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRD[4]),
	.prn(vcc));
// synopsys translate_off
defparam \IRD[4] .is_wysiwyg = "true";
defparam \IRD[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y6_N19
dffeas \R1E[0] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E[0]~0_combout ),
	.asdata(IRD[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R1E~5_combout ),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[0]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[0] .is_wysiwyg = "true";
defparam \R1E[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N0
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = (\R2E[0]~_Duplicate_1_q  & ((GND) # (!R1E[0]))) # (!\R2E[0]~_Duplicate_1_q  & (R1E[0] $ (GND)))
// \Add5~1  = CARRY((\R2E[0]~_Duplicate_1_q ) # (!R1E[0]))

	.dataa(\R2E[0]~_Duplicate_1_q ),
	.datab(R1E[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h66BB;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N2
cycloneive_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = (R1E[1] & ((\R2E[1]~_Duplicate_1_q  & (!\Add5~1 )) # (!\R2E[1]~_Duplicate_1_q  & ((\Add5~1 ) # (GND))))) # (!R1E[1] & ((\R2E[1]~_Duplicate_1_q  & (\Add5~1  & VCC)) # (!\R2E[1]~_Duplicate_1_q  & (!\Add5~1 ))))
// \Add5~3  = CARRY((R1E[1] & ((!\Add5~1 ) # (!\R2E[1]~_Duplicate_1_q ))) # (!R1E[1] & (!\R2E[1]~_Duplicate_1_q  & !\Add5~1 )))

	.dataa(R1E[1]),
	.datab(\R2E[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h692B;
defparam \Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N4
cycloneive_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_combout  = ((R1E[2] $ (\R2E[2]~_Duplicate_1_q  $ (\Add5~3 )))) # (GND)
// \Add5~5  = CARRY((R1E[2] & (\R2E[2]~_Duplicate_1_q  & !\Add5~3 )) # (!R1E[2] & ((\R2E[2]~_Duplicate_1_q ) # (!\Add5~3 ))))

	.dataa(R1E[2]),
	.datab(\R2E[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'h964D;
defparam \Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N6
cycloneive_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = (R1E[3] & ((\R2E[3]~_Duplicate_1_q  & (!\Add5~5 )) # (!\R2E[3]~_Duplicate_1_q  & ((\Add5~5 ) # (GND))))) # (!R1E[3] & ((\R2E[3]~_Duplicate_1_q  & (\Add5~5  & VCC)) # (!\R2E[3]~_Duplicate_1_q  & (!\Add5~5 ))))
// \Add5~7  = CARRY((R1E[3] & ((!\Add5~5 ) # (!\R2E[3]~_Duplicate_1_q ))) # (!R1E[3] & (!\R2E[3]~_Duplicate_1_q  & !\Add5~5 )))

	.dataa(R1E[3]),
	.datab(\R2E[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'h692B;
defparam \Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N8
cycloneive_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = ((\R2E[4]~_Duplicate_1_q  $ (R1E[4] $ (\Add5~7 )))) # (GND)
// \Add5~9  = CARRY((\R2E[4]~_Duplicate_1_q  & ((!\Add5~7 ) # (!R1E[4]))) # (!\R2E[4]~_Duplicate_1_q  & (!R1E[4] & !\Add5~7 )))

	.dataa(\R2E[4]~_Duplicate_1_q ),
	.datab(R1E[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'h962B;
defparam \Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N10
cycloneive_lcell_comb \Add5~10 (
// Equation(s):
// \Add5~10_combout  = (\R2E[5]~_Duplicate_1_q  & ((R1E[5] & (!\Add5~9 )) # (!R1E[5] & (\Add5~9  & VCC)))) # (!\R2E[5]~_Duplicate_1_q  & ((R1E[5] & ((\Add5~9 ) # (GND))) # (!R1E[5] & (!\Add5~9 ))))
// \Add5~11  = CARRY((\R2E[5]~_Duplicate_1_q  & (R1E[5] & !\Add5~9 )) # (!\R2E[5]~_Duplicate_1_q  & ((R1E[5]) # (!\Add5~9 ))))

	.dataa(\R2E[5]~_Duplicate_1_q ),
	.datab(R1E[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~10 .lut_mask = 16'h694D;
defparam \Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N12
cycloneive_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = ((R1E[6] $ (\R2E[6]~_Duplicate_1_q  $ (\Add5~11 )))) # (GND)
// \Add5~13  = CARRY((R1E[6] & (\R2E[6]~_Duplicate_1_q  & !\Add5~11 )) # (!R1E[6] & ((\R2E[6]~_Duplicate_1_q ) # (!\Add5~11 ))))

	.dataa(R1E[6]),
	.datab(\R2E[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout(\Add5~13 ));
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'h964D;
defparam \Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N14
cycloneive_lcell_comb \Add5~14 (
// Equation(s):
// \Add5~14_combout  = (R1E[7] & ((\R2E[7]~_Duplicate_1_q  & (!\Add5~13 )) # (!\R2E[7]~_Duplicate_1_q  & ((\Add5~13 ) # (GND))))) # (!R1E[7] & ((\R2E[7]~_Duplicate_1_q  & (\Add5~13  & VCC)) # (!\R2E[7]~_Duplicate_1_q  & (!\Add5~13 ))))
// \Add5~15  = CARRY((R1E[7] & ((!\Add5~13 ) # (!\R2E[7]~_Duplicate_1_q ))) # (!R1E[7] & (!\R2E[7]~_Duplicate_1_q  & !\Add5~13 )))

	.dataa(R1E[7]),
	.datab(\R2E[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~13 ),
	.combout(\Add5~14_combout ),
	.cout(\Add5~15 ));
// synopsys translate_off
defparam \Add5~14 .lut_mask = 16'h692B;
defparam \Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N16
cycloneive_lcell_comb \Add5~16 (
// Equation(s):
// \Add5~16_combout  = ((\R2E[8]~_Duplicate_1_q  $ (R1E[8] $ (\Add5~15 )))) # (GND)
// \Add5~17  = CARRY((\R2E[8]~_Duplicate_1_q  & ((!\Add5~15 ) # (!R1E[8]))) # (!\R2E[8]~_Duplicate_1_q  & (!R1E[8] & !\Add5~15 )))

	.dataa(\R2E[8]~_Duplicate_1_q ),
	.datab(R1E[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~15 ),
	.combout(\Add5~16_combout ),
	.cout(\Add5~17 ));
// synopsys translate_off
defparam \Add5~16 .lut_mask = 16'h962B;
defparam \Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N18
cycloneive_lcell_comb \Add5~18 (
// Equation(s):
// \Add5~18_combout  = (\R2E[9]~_Duplicate_1_q  & ((R1E[9] & (!\Add5~17 )) # (!R1E[9] & (\Add5~17  & VCC)))) # (!\R2E[9]~_Duplicate_1_q  & ((R1E[9] & ((\Add5~17 ) # (GND))) # (!R1E[9] & (!\Add5~17 ))))
// \Add5~19  = CARRY((\R2E[9]~_Duplicate_1_q  & (R1E[9] & !\Add5~17 )) # (!\R2E[9]~_Duplicate_1_q  & ((R1E[9]) # (!\Add5~17 ))))

	.dataa(\R2E[9]~_Duplicate_1_q ),
	.datab(R1E[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~17 ),
	.combout(\Add5~18_combout ),
	.cout(\Add5~19 ));
// synopsys translate_off
defparam \Add5~18 .lut_mask = 16'h694D;
defparam \Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N20
cycloneive_lcell_comb \Add5~20 (
// Equation(s):
// \Add5~20_combout  = ((\R2E[10]~_Duplicate_1_q  $ (R1E[10] $ (\Add5~19 )))) # (GND)
// \Add5~21  = CARRY((\R2E[10]~_Duplicate_1_q  & ((!\Add5~19 ) # (!R1E[10]))) # (!\R2E[10]~_Duplicate_1_q  & (!R1E[10] & !\Add5~19 )))

	.dataa(\R2E[10]~_Duplicate_1_q ),
	.datab(R1E[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~19 ),
	.combout(\Add5~20_combout ),
	.cout(\Add5~21 ));
// synopsys translate_off
defparam \Add5~20 .lut_mask = 16'h962B;
defparam \Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N22
cycloneive_lcell_comb \Add5~22 (
// Equation(s):
// \Add5~22_combout  = (\R2E[11]~_Duplicate_1_q  & ((R1E[11] & (!\Add5~21 )) # (!R1E[11] & (\Add5~21  & VCC)))) # (!\R2E[11]~_Duplicate_1_q  & ((R1E[11] & ((\Add5~21 ) # (GND))) # (!R1E[11] & (!\Add5~21 ))))
// \Add5~23  = CARRY((\R2E[11]~_Duplicate_1_q  & (R1E[11] & !\Add5~21 )) # (!\R2E[11]~_Duplicate_1_q  & ((R1E[11]) # (!\Add5~21 ))))

	.dataa(\R2E[11]~_Duplicate_1_q ),
	.datab(R1E[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~21 ),
	.combout(\Add5~22_combout ),
	.cout(\Add5~23 ));
// synopsys translate_off
defparam \Add5~22 .lut_mask = 16'h694D;
defparam \Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N24
cycloneive_lcell_comb \Add5~24 (
// Equation(s):
// \Add5~24_combout  = ((R1E[12] $ (\R2E[12]~_Duplicate_1_q  $ (\Add5~23 )))) # (GND)
// \Add5~25  = CARRY((R1E[12] & (\R2E[12]~_Duplicate_1_q  & !\Add5~23 )) # (!R1E[12] & ((\R2E[12]~_Duplicate_1_q ) # (!\Add5~23 ))))

	.dataa(R1E[12]),
	.datab(\R2E[12]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~23 ),
	.combout(\Add5~24_combout ),
	.cout(\Add5~25 ));
// synopsys translate_off
defparam \Add5~24 .lut_mask = 16'h964D;
defparam \Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N26
cycloneive_lcell_comb \Add5~26 (
// Equation(s):
// \Add5~26_combout  = (R1E[13] & ((\R2E[13]~_Duplicate_1_q  & (!\Add5~25 )) # (!\R2E[13]~_Duplicate_1_q  & ((\Add5~25 ) # (GND))))) # (!R1E[13] & ((\R2E[13]~_Duplicate_1_q  & (\Add5~25  & VCC)) # (!\R2E[13]~_Duplicate_1_q  & (!\Add5~25 ))))
// \Add5~27  = CARRY((R1E[13] & ((!\Add5~25 ) # (!\R2E[13]~_Duplicate_1_q ))) # (!R1E[13] & (!\R2E[13]~_Duplicate_1_q  & !\Add5~25 )))

	.dataa(R1E[13]),
	.datab(\R2E[13]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~25 ),
	.combout(\Add5~26_combout ),
	.cout(\Add5~27 ));
// synopsys translate_off
defparam \Add5~26 .lut_mask = 16'h692B;
defparam \Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N28
cycloneive_lcell_comb \Add5~28 (
// Equation(s):
// \Add5~28_combout  = ((\R2E[14]~_Duplicate_1_q  $ (R1E[14] $ (\Add5~27 )))) # (GND)
// \Add5~29  = CARRY((\R2E[14]~_Duplicate_1_q  & ((!\Add5~27 ) # (!R1E[14]))) # (!\R2E[14]~_Duplicate_1_q  & (!R1E[14] & !\Add5~27 )))

	.dataa(\R2E[14]~_Duplicate_1_q ),
	.datab(R1E[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~27 ),
	.combout(\Add5~28_combout ),
	.cout(\Add5~29 ));
// synopsys translate_off
defparam \Add5~28 .lut_mask = 16'h962B;
defparam \Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y7_N30
cycloneive_lcell_comb \Add5~30 (
// Equation(s):
// \Add5~30_combout  = R1E[15] $ (\Add5~29  $ (!\R2E[15]~_Duplicate_1_q ))

	.dataa(R1E[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\R2E[15]~_Duplicate_1_q ),
	.cin(\Add5~29 ),
	.combout(\Add5~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~30 .lut_mask = 16'h5AA5;
defparam \Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N4
cycloneive_lcell_comb \saida_ulaW[3]~18 (
// Equation(s):
// \saida_ulaW[3]~18_combout  = (IRE[14]) # ((IRE[15] & ((IRE[12]) # (!IRE[13]))))

	.dataa(IRE[15]),
	.datab(IRE[13]),
	.datac(IRE[12]),
	.datad(IRE[14]),
	.cin(gnd),
	.combout(\saida_ulaW[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[3]~18 .lut_mask = 16'hFFA2;
defparam \saida_ulaW[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N14
cycloneive_lcell_comb \saida_ula~7 (
// Equation(s):
// \saida_ula~7_combout  = (R1E[15] & \R2E[15]~_Duplicate_1_q )

	.dataa(R1E[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\R2E[15]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\saida_ula~7_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~7 .lut_mask = 16'hAA00;
defparam \saida_ula~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N18
cycloneive_lcell_comb \saida_ulaW[3]~17 (
// Equation(s):
// \saida_ulaW[3]~17_combout  = (IRE[15] & (IRE[13] & (!IRE[12] & !IRE[14]))) # (!IRE[15] & ((IRE[14]) # ((!IRE[13] & IRE[12]))))

	.dataa(IRE[15]),
	.datab(IRE[13]),
	.datac(IRE[12]),
	.datad(IRE[14]),
	.cin(gnd),
	.combout(\saida_ulaW[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[3]~17 .lut_mask = 16'h5518;
defparam \saida_ulaW[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N0
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (\R2E[0]~_Duplicate_1_q  & (R1E[0] $ (VCC))) # (!\R2E[0]~_Duplicate_1_q  & (R1E[0] & VCC))
// \Add4~1  = CARRY((\R2E[0]~_Duplicate_1_q  & R1E[0]))

	.dataa(\R2E[0]~_Duplicate_1_q ),
	.datab(R1E[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h6688;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N2
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (R1E[1] & ((\R2E[1]~_Duplicate_1_q  & (\Add4~1  & VCC)) # (!\R2E[1]~_Duplicate_1_q  & (!\Add4~1 )))) # (!R1E[1] & ((\R2E[1]~_Duplicate_1_q  & (!\Add4~1 )) # (!\R2E[1]~_Duplicate_1_q  & ((\Add4~1 ) # (GND)))))
// \Add4~3  = CARRY((R1E[1] & (!\R2E[1]~_Duplicate_1_q  & !\Add4~1 )) # (!R1E[1] & ((!\Add4~1 ) # (!\R2E[1]~_Duplicate_1_q ))))

	.dataa(R1E[1]),
	.datab(\R2E[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h9617;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N4
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = ((R1E[2] $ (\R2E[2]~_Duplicate_1_q  $ (!\Add4~3 )))) # (GND)
// \Add4~5  = CARRY((R1E[2] & ((\R2E[2]~_Duplicate_1_q ) # (!\Add4~3 ))) # (!R1E[2] & (\R2E[2]~_Duplicate_1_q  & !\Add4~3 )))

	.dataa(R1E[2]),
	.datab(\R2E[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'h698E;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N6
cycloneive_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (\R2E[3]~_Duplicate_1_q  & ((R1E[3] & (\Add4~5  & VCC)) # (!R1E[3] & (!\Add4~5 )))) # (!\R2E[3]~_Duplicate_1_q  & ((R1E[3] & (!\Add4~5 )) # (!R1E[3] & ((\Add4~5 ) # (GND)))))
// \Add4~7  = CARRY((\R2E[3]~_Duplicate_1_q  & (!R1E[3] & !\Add4~5 )) # (!\R2E[3]~_Duplicate_1_q  & ((!\Add4~5 ) # (!R1E[3]))))

	.dataa(\R2E[3]~_Duplicate_1_q ),
	.datab(R1E[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h9617;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N8
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = ((R1E[4] $ (\R2E[4]~_Duplicate_1_q  $ (!\Add4~7 )))) # (GND)
// \Add4~9  = CARRY((R1E[4] & ((\R2E[4]~_Duplicate_1_q ) # (!\Add4~7 ))) # (!R1E[4] & (\R2E[4]~_Duplicate_1_q  & !\Add4~7 )))

	.dataa(R1E[4]),
	.datab(\R2E[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'h698E;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N10
cycloneive_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (\R2E[5]~_Duplicate_1_q  & ((R1E[5] & (\Add4~9  & VCC)) # (!R1E[5] & (!\Add4~9 )))) # (!\R2E[5]~_Duplicate_1_q  & ((R1E[5] & (!\Add4~9 )) # (!R1E[5] & ((\Add4~9 ) # (GND)))))
// \Add4~11  = CARRY((\R2E[5]~_Duplicate_1_q  & (!R1E[5] & !\Add4~9 )) # (!\R2E[5]~_Duplicate_1_q  & ((!\Add4~9 ) # (!R1E[5]))))

	.dataa(\R2E[5]~_Duplicate_1_q ),
	.datab(R1E[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h9617;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N12
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = ((R1E[6] $ (\R2E[6]~_Duplicate_1_q  $ (!\Add4~11 )))) # (GND)
// \Add4~13  = CARRY((R1E[6] & ((\R2E[6]~_Duplicate_1_q ) # (!\Add4~11 ))) # (!R1E[6] & (\R2E[6]~_Duplicate_1_q  & !\Add4~11 )))

	.dataa(R1E[6]),
	.datab(\R2E[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'h698E;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N14
cycloneive_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = (\R2E[7]~_Duplicate_1_q  & ((R1E[7] & (\Add4~13  & VCC)) # (!R1E[7] & (!\Add4~13 )))) # (!\R2E[7]~_Duplicate_1_q  & ((R1E[7] & (!\Add4~13 )) # (!R1E[7] & ((\Add4~13 ) # (GND)))))
// \Add4~15  = CARRY((\R2E[7]~_Duplicate_1_q  & (!R1E[7] & !\Add4~13 )) # (!\R2E[7]~_Duplicate_1_q  & ((!\Add4~13 ) # (!R1E[7]))))

	.dataa(\R2E[7]~_Duplicate_1_q ),
	.datab(R1E[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h9617;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N16
cycloneive_lcell_comb \Add4~16 (
// Equation(s):
// \Add4~16_combout  = ((\R2E[8]~_Duplicate_1_q  $ (R1E[8] $ (!\Add4~15 )))) # (GND)
// \Add4~17  = CARRY((\R2E[8]~_Duplicate_1_q  & ((R1E[8]) # (!\Add4~15 ))) # (!\R2E[8]~_Duplicate_1_q  & (R1E[8] & !\Add4~15 )))

	.dataa(\R2E[8]~_Duplicate_1_q ),
	.datab(R1E[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~15 ),
	.combout(\Add4~16_combout ),
	.cout(\Add4~17 ));
// synopsys translate_off
defparam \Add4~16 .lut_mask = 16'h698E;
defparam \Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N18
cycloneive_lcell_comb \Add4~18 (
// Equation(s):
// \Add4~18_combout  = (\R2E[9]~_Duplicate_1_q  & ((R1E[9] & (\Add4~17  & VCC)) # (!R1E[9] & (!\Add4~17 )))) # (!\R2E[9]~_Duplicate_1_q  & ((R1E[9] & (!\Add4~17 )) # (!R1E[9] & ((\Add4~17 ) # (GND)))))
// \Add4~19  = CARRY((\R2E[9]~_Duplicate_1_q  & (!R1E[9] & !\Add4~17 )) # (!\R2E[9]~_Duplicate_1_q  & ((!\Add4~17 ) # (!R1E[9]))))

	.dataa(\R2E[9]~_Duplicate_1_q ),
	.datab(R1E[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~17 ),
	.combout(\Add4~18_combout ),
	.cout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~18 .lut_mask = 16'h9617;
defparam \Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N20
cycloneive_lcell_comb \Add4~20 (
// Equation(s):
// \Add4~20_combout  = ((R1E[10] $ (\R2E[10]~_Duplicate_1_q  $ (!\Add4~19 )))) # (GND)
// \Add4~21  = CARRY((R1E[10] & ((\R2E[10]~_Duplicate_1_q ) # (!\Add4~19 ))) # (!R1E[10] & (\R2E[10]~_Duplicate_1_q  & !\Add4~19 )))

	.dataa(R1E[10]),
	.datab(\R2E[10]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~19 ),
	.combout(\Add4~20_combout ),
	.cout(\Add4~21 ));
// synopsys translate_off
defparam \Add4~20 .lut_mask = 16'h698E;
defparam \Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N22
cycloneive_lcell_comb \Add4~22 (
// Equation(s):
// \Add4~22_combout  = (R1E[11] & ((\R2E[11]~_Duplicate_1_q  & (\Add4~21  & VCC)) # (!\R2E[11]~_Duplicate_1_q  & (!\Add4~21 )))) # (!R1E[11] & ((\R2E[11]~_Duplicate_1_q  & (!\Add4~21 )) # (!\R2E[11]~_Duplicate_1_q  & ((\Add4~21 ) # (GND)))))
// \Add4~23  = CARRY((R1E[11] & (!\R2E[11]~_Duplicate_1_q  & !\Add4~21 )) # (!R1E[11] & ((!\Add4~21 ) # (!\R2E[11]~_Duplicate_1_q ))))

	.dataa(R1E[11]),
	.datab(\R2E[11]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~21 ),
	.combout(\Add4~22_combout ),
	.cout(\Add4~23 ));
// synopsys translate_off
defparam \Add4~22 .lut_mask = 16'h9617;
defparam \Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N24
cycloneive_lcell_comb \Add4~24 (
// Equation(s):
// \Add4~24_combout  = ((\R2E[12]~_Duplicate_1_q  $ (R1E[12] $ (!\Add4~23 )))) # (GND)
// \Add4~25  = CARRY((\R2E[12]~_Duplicate_1_q  & ((R1E[12]) # (!\Add4~23 ))) # (!\R2E[12]~_Duplicate_1_q  & (R1E[12] & !\Add4~23 )))

	.dataa(\R2E[12]~_Duplicate_1_q ),
	.datab(R1E[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~23 ),
	.combout(\Add4~24_combout ),
	.cout(\Add4~25 ));
// synopsys translate_off
defparam \Add4~24 .lut_mask = 16'h698E;
defparam \Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N26
cycloneive_lcell_comb \Add4~26 (
// Equation(s):
// \Add4~26_combout  = (R1E[13] & ((\R2E[13]~_Duplicate_1_q  & (\Add4~25  & VCC)) # (!\R2E[13]~_Duplicate_1_q  & (!\Add4~25 )))) # (!R1E[13] & ((\R2E[13]~_Duplicate_1_q  & (!\Add4~25 )) # (!\R2E[13]~_Duplicate_1_q  & ((\Add4~25 ) # (GND)))))
// \Add4~27  = CARRY((R1E[13] & (!\R2E[13]~_Duplicate_1_q  & !\Add4~25 )) # (!R1E[13] & ((!\Add4~25 ) # (!\R2E[13]~_Duplicate_1_q ))))

	.dataa(R1E[13]),
	.datab(\R2E[13]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~25 ),
	.combout(\Add4~26_combout ),
	.cout(\Add4~27 ));
// synopsys translate_off
defparam \Add4~26 .lut_mask = 16'h9617;
defparam \Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N28
cycloneive_lcell_comb \Add4~28 (
// Equation(s):
// \Add4~28_combout  = ((R1E[14] $ (\R2E[14]~_Duplicate_1_q  $ (!\Add4~27 )))) # (GND)
// \Add4~29  = CARRY((R1E[14] & ((\R2E[14]~_Duplicate_1_q ) # (!\Add4~27 ))) # (!R1E[14] & (\R2E[14]~_Duplicate_1_q  & !\Add4~27 )))

	.dataa(R1E[14]),
	.datab(\R2E[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~27 ),
	.combout(\Add4~28_combout ),
	.cout(\Add4~29 ));
// synopsys translate_off
defparam \Add4~28 .lut_mask = 16'h698E;
defparam \Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y4_N30
cycloneive_lcell_comb \Add4~30 (
// Equation(s):
// \Add4~30_combout  = R1E[15] $ (\Add4~29  $ (\R2E[15]~_Duplicate_1_q ))

	.dataa(R1E[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\R2E[15]~_Duplicate_1_q ),
	.cin(\Add4~29 ),
	.combout(\Add4~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~30 .lut_mask = 16'hA55A;
defparam \Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N24
cycloneive_lcell_comb \saida_ulaW~48 (
// Equation(s):
// \saida_ulaW~48_combout  = (\saida_ulaW[3]~18_combout  & (\saida_ula~7_combout  & (\saida_ulaW[3]~17_combout ))) # (!\saida_ulaW[3]~18_combout  & (((\Add4~30_combout ) # (!\saida_ulaW[3]~17_combout ))))

	.dataa(\saida_ulaW[3]~18_combout ),
	.datab(\saida_ula~7_combout ),
	.datac(\saida_ulaW[3]~17_combout ),
	.datad(\Add4~30_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~48_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~48 .lut_mask = 16'hD585;
defparam \saida_ulaW~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N12
cycloneive_lcell_comb \saida_ulaW[3]~16 (
// Equation(s):
// \saida_ulaW[3]~16_combout  = (!IRE[14] & ((IRE[15] & ((IRE[12]) # (!IRE[13]))) # (!IRE[15] & ((IRE[13]) # (!IRE[12])))))

	.dataa(IRE[15]),
	.datab(IRE[13]),
	.datac(IRE[12]),
	.datad(IRE[14]),
	.cin(gnd),
	.combout(\saida_ulaW[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[3]~16 .lut_mask = 16'h00E7;
defparam \saida_ulaW[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N0
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (\R2E[0]~_Duplicate_1_q  & (R1E[0] $ (VCC))) # (!\R2E[0]~_Duplicate_1_q  & ((R1E[0]) # (GND)))
// \Add3~1  = CARRY((R1E[0]) # (!\R2E[0]~_Duplicate_1_q ))

	.dataa(\R2E[0]~_Duplicate_1_q ),
	.datab(R1E[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h66DD;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N2
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (R1E[1] & ((\R2E[1]~_Duplicate_1_q  & (!\Add3~1 )) # (!\R2E[1]~_Duplicate_1_q  & (\Add3~1  & VCC)))) # (!R1E[1] & ((\R2E[1]~_Duplicate_1_q  & ((\Add3~1 ) # (GND))) # (!\R2E[1]~_Duplicate_1_q  & (!\Add3~1 ))))
// \Add3~3  = CARRY((R1E[1] & (\R2E[1]~_Duplicate_1_q  & !\Add3~1 )) # (!R1E[1] & ((\R2E[1]~_Duplicate_1_q ) # (!\Add3~1 ))))

	.dataa(R1E[1]),
	.datab(\R2E[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h694D;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N4
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = ((\R2E[2]~_Duplicate_1_q  $ (R1E[2] $ (\Add3~3 )))) # (GND)
// \Add3~5  = CARRY((\R2E[2]~_Duplicate_1_q  & (R1E[2] & !\Add3~3 )) # (!\R2E[2]~_Duplicate_1_q  & ((R1E[2]) # (!\Add3~3 ))))

	.dataa(\R2E[2]~_Duplicate_1_q ),
	.datab(R1E[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h964D;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N6
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (\R2E[3]~_Duplicate_1_q  & ((R1E[3] & (!\Add3~5 )) # (!R1E[3] & ((\Add3~5 ) # (GND))))) # (!\R2E[3]~_Duplicate_1_q  & ((R1E[3] & (\Add3~5  & VCC)) # (!R1E[3] & (!\Add3~5 ))))
// \Add3~7  = CARRY((\R2E[3]~_Duplicate_1_q  & ((!\Add3~5 ) # (!R1E[3]))) # (!\R2E[3]~_Duplicate_1_q  & (!R1E[3] & !\Add3~5 )))

	.dataa(\R2E[3]~_Duplicate_1_q ),
	.datab(R1E[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h692B;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N8
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = ((R1E[4] $ (\R2E[4]~_Duplicate_1_q  $ (\Add3~7 )))) # (GND)
// \Add3~9  = CARRY((R1E[4] & ((!\Add3~7 ) # (!\R2E[4]~_Duplicate_1_q ))) # (!R1E[4] & (!\R2E[4]~_Duplicate_1_q  & !\Add3~7 )))

	.dataa(R1E[4]),
	.datab(\R2E[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'h962B;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N10
cycloneive_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (R1E[5] & ((\R2E[5]~_Duplicate_1_q  & (!\Add3~9 )) # (!\R2E[5]~_Duplicate_1_q  & (\Add3~9  & VCC)))) # (!R1E[5] & ((\R2E[5]~_Duplicate_1_q  & ((\Add3~9 ) # (GND))) # (!\R2E[5]~_Duplicate_1_q  & (!\Add3~9 ))))
// \Add3~11  = CARRY((R1E[5] & (\R2E[5]~_Duplicate_1_q  & !\Add3~9 )) # (!R1E[5] & ((\R2E[5]~_Duplicate_1_q ) # (!\Add3~9 ))))

	.dataa(R1E[5]),
	.datab(\R2E[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h694D;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N12
cycloneive_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = ((\R2E[6]~_Duplicate_1_q  $ (R1E[6] $ (\Add3~11 )))) # (GND)
// \Add3~13  = CARRY((\R2E[6]~_Duplicate_1_q  & (R1E[6] & !\Add3~11 )) # (!\R2E[6]~_Duplicate_1_q  & ((R1E[6]) # (!\Add3~11 ))))

	.dataa(\R2E[6]~_Duplicate_1_q ),
	.datab(R1E[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'h964D;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N14
cycloneive_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (R1E[7] & ((\R2E[7]~_Duplicate_1_q  & (!\Add3~13 )) # (!\R2E[7]~_Duplicate_1_q  & (\Add3~13  & VCC)))) # (!R1E[7] & ((\R2E[7]~_Duplicate_1_q  & ((\Add3~13 ) # (GND))) # (!\R2E[7]~_Duplicate_1_q  & (!\Add3~13 ))))
// \Add3~15  = CARRY((R1E[7] & (\R2E[7]~_Duplicate_1_q  & !\Add3~13 )) # (!R1E[7] & ((\R2E[7]~_Duplicate_1_q ) # (!\Add3~13 ))))

	.dataa(R1E[7]),
	.datab(\R2E[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h694D;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N16
cycloneive_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = ((R1E[8] $ (\R2E[8]~_Duplicate_1_q  $ (\Add3~15 )))) # (GND)
// \Add3~17  = CARRY((R1E[8] & ((!\Add3~15 ) # (!\R2E[8]~_Duplicate_1_q ))) # (!R1E[8] & (!\R2E[8]~_Duplicate_1_q  & !\Add3~15 )))

	.dataa(R1E[8]),
	.datab(\R2E[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'h962B;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N18
cycloneive_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (R1E[9] & ((\R2E[9]~_Duplicate_1_q  & (!\Add3~17 )) # (!\R2E[9]~_Duplicate_1_q  & (\Add3~17  & VCC)))) # (!R1E[9] & ((\R2E[9]~_Duplicate_1_q  & ((\Add3~17 ) # (GND))) # (!\R2E[9]~_Duplicate_1_q  & (!\Add3~17 ))))
// \Add3~19  = CARRY((R1E[9] & (\R2E[9]~_Duplicate_1_q  & !\Add3~17 )) # (!R1E[9] & ((\R2E[9]~_Duplicate_1_q ) # (!\Add3~17 ))))

	.dataa(R1E[9]),
	.datab(\R2E[9]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h694D;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N20
cycloneive_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = ((\R2E[10]~_Duplicate_1_q  $ (R1E[10] $ (\Add3~19 )))) # (GND)
// \Add3~21  = CARRY((\R2E[10]~_Duplicate_1_q  & (R1E[10] & !\Add3~19 )) # (!\R2E[10]~_Duplicate_1_q  & ((R1E[10]) # (!\Add3~19 ))))

	.dataa(\R2E[10]~_Duplicate_1_q ),
	.datab(R1E[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout(\Add3~21 ));
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'h964D;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N22
cycloneive_lcell_comb \Add3~22 (
// Equation(s):
// \Add3~22_combout  = (R1E[11] & ((\R2E[11]~_Duplicate_1_q  & (!\Add3~21 )) # (!\R2E[11]~_Duplicate_1_q  & (\Add3~21  & VCC)))) # (!R1E[11] & ((\R2E[11]~_Duplicate_1_q  & ((\Add3~21 ) # (GND))) # (!\R2E[11]~_Duplicate_1_q  & (!\Add3~21 ))))
// \Add3~23  = CARRY((R1E[11] & (\R2E[11]~_Duplicate_1_q  & !\Add3~21 )) # (!R1E[11] & ((\R2E[11]~_Duplicate_1_q ) # (!\Add3~21 ))))

	.dataa(R1E[11]),
	.datab(\R2E[11]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~21 ),
	.combout(\Add3~22_combout ),
	.cout(\Add3~23 ));
// synopsys translate_off
defparam \Add3~22 .lut_mask = 16'h694D;
defparam \Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N24
cycloneive_lcell_comb \Add3~24 (
// Equation(s):
// \Add3~24_combout  = ((R1E[12] $ (\R2E[12]~_Duplicate_1_q  $ (\Add3~23 )))) # (GND)
// \Add3~25  = CARRY((R1E[12] & ((!\Add3~23 ) # (!\R2E[12]~_Duplicate_1_q ))) # (!R1E[12] & (!\R2E[12]~_Duplicate_1_q  & !\Add3~23 )))

	.dataa(R1E[12]),
	.datab(\R2E[12]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~23 ),
	.combout(\Add3~24_combout ),
	.cout(\Add3~25 ));
// synopsys translate_off
defparam \Add3~24 .lut_mask = 16'h962B;
defparam \Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N26
cycloneive_lcell_comb \Add3~26 (
// Equation(s):
// \Add3~26_combout  = (\R2E[13]~_Duplicate_1_q  & ((R1E[13] & (!\Add3~25 )) # (!R1E[13] & ((\Add3~25 ) # (GND))))) # (!\R2E[13]~_Duplicate_1_q  & ((R1E[13] & (\Add3~25  & VCC)) # (!R1E[13] & (!\Add3~25 ))))
// \Add3~27  = CARRY((\R2E[13]~_Duplicate_1_q  & ((!\Add3~25 ) # (!R1E[13]))) # (!\R2E[13]~_Duplicate_1_q  & (!R1E[13] & !\Add3~25 )))

	.dataa(\R2E[13]~_Duplicate_1_q ),
	.datab(R1E[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~25 ),
	.combout(\Add3~26_combout ),
	.cout(\Add3~27 ));
// synopsys translate_off
defparam \Add3~26 .lut_mask = 16'h692B;
defparam \Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N28
cycloneive_lcell_comb \Add3~28 (
// Equation(s):
// \Add3~28_combout  = ((R1E[14] $ (\R2E[14]~_Duplicate_1_q  $ (\Add3~27 )))) # (GND)
// \Add3~29  = CARRY((R1E[14] & ((!\Add3~27 ) # (!\R2E[14]~_Duplicate_1_q ))) # (!R1E[14] & (!\R2E[14]~_Duplicate_1_q  & !\Add3~27 )))

	.dataa(R1E[14]),
	.datab(\R2E[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~27 ),
	.combout(\Add3~28_combout ),
	.cout(\Add3~29 ));
// synopsys translate_off
defparam \Add3~28 .lut_mask = 16'h962B;
defparam \Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y5_N30
cycloneive_lcell_comb \Add3~30 (
// Equation(s):
// \Add3~30_combout  = R1E[15] $ (\R2E[15]~_Duplicate_1_q  $ (!\Add3~29 ))

	.dataa(R1E[15]),
	.datab(\R2E[15]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add3~29 ),
	.combout(\Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~30 .lut_mask = 16'h6969;
defparam \Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N6
cycloneive_lcell_comb \saida_ulaW~47 (
// Equation(s):
// \saida_ulaW~47_combout  = (IRE[13] & (\Add3~30_combout  & !IRE[12]))

	.dataa(gnd),
	.datab(IRE[13]),
	.datac(\Add3~30_combout ),
	.datad(IRE[12]),
	.cin(gnd),
	.combout(\saida_ulaW~47_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~47 .lut_mask = 16'h00C0;
defparam \saida_ulaW~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N8
cycloneive_lcell_comb \saida_ulaW~49 (
// Equation(s):
// \saida_ulaW~49_combout  = (\saida_ulaW~48_combout  & (((\saida_ulaW~47_combout ) # (!\saida_ulaW[3]~16_combout )))) # (!\saida_ulaW~48_combout  & (\Add5~30_combout  & (\saida_ulaW[3]~16_combout )))

	.dataa(\Add5~30_combout ),
	.datab(\saida_ulaW~48_combout ),
	.datac(\saida_ulaW[3]~16_combout ),
	.datad(\saida_ulaW~47_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~49_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~49 .lut_mask = 16'hEC2C;
defparam \saida_ulaW~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X93_Y6_N0
cycloneive_mac_mult \Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk[25]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\always3~0_combout ),
	.dataa({\registers~7_combout ,\registers~8_combout ,\registers~9_combout ,\registers~10_combout ,\registers~11_combout ,\registers~12_combout ,\registers~13_combout ,\registers~14_combout ,\registers~15_combout ,\registers~16_combout ,\registers~17_combout ,
\registers~18_combout ,\registers~19_combout ,\registers~20_combout ,\registers~21_combout ,\registers~6_combout ,gnd,gnd}),
	.datab({R1E[15],R1E[14],R1E[13],R1E[12],R1E[11],R1E[10],R1E[9],R1E[8],R1E[7],R1E[6],R1E[5],R1E[4],R1E[3],R1E[2],R1E[1],R1E[0],gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X93_Y6_N2
cycloneive_mac_out \Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult1~DATAOUT31 ,\Mult0|auto_generated|mac_mult1~DATAOUT30 ,\Mult0|auto_generated|mac_mult1~DATAOUT29 ,\Mult0|auto_generated|mac_mult1~DATAOUT28 ,\Mult0|auto_generated|mac_mult1~DATAOUT27 ,\Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\Mult0|auto_generated|mac_mult1~DATAOUT25 ,\Mult0|auto_generated|mac_mult1~DATAOUT24 ,\Mult0|auto_generated|mac_mult1~DATAOUT23 ,\Mult0|auto_generated|mac_mult1~DATAOUT22 ,\Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Mult0|auto_generated|mac_mult1~DATAOUT18 ,\Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Mult0|auto_generated|mac_mult1~DATAOUT12 ,\Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Mult0|auto_generated|mac_mult1~DATAOUT10 ,\Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Mult0|auto_generated|mac_mult1~DATAOUT4 ,\Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Mult0|auto_generated|mac_mult1~dataout ,\Mult0|auto_generated|mac_mult1~3 ,\Mult0|auto_generated|mac_mult1~2 ,\Mult0|auto_generated|mac_mult1~1 ,\Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N12
cycloneive_lcell_comb \saida_ulaW~86 (
// Equation(s):
// \saida_ulaW~86_combout  = (\saida_ulaW[3]~21_combout  & (!\saida_ulaW[3]~22_combout  & (\saida_ulaW~49_combout ))) # (!\saida_ulaW[3]~21_combout  & ((\saida_ulaW[3]~22_combout ) # ((\Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\saida_ulaW[3]~21_combout ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(\saida_ulaW~49_combout ),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.cin(gnd),
	.combout(\saida_ulaW~86_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~86 .lut_mask = 16'h7564;
defparam \saida_ulaW~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N0
cycloneive_lcell_comb \saida_ulaW~87 (
// Equation(s):
// \saida_ulaW~87_combout  = (\saida_ulaW[3]~22_combout  & ((R1E[15] & ((\saida_ulaW~86_combout ) # (!\R2E[15]~_Duplicate_1_q ))) # (!R1E[15] & (\R2E[15]~_Duplicate_1_q )))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~86_combout ))))

	.dataa(R1E[15]),
	.datab(\R2E[15]~_Duplicate_1_q ),
	.datac(\saida_ulaW[3]~22_combout ),
	.datad(\saida_ulaW~86_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~87_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~87 .lut_mask = 16'hEF60;
defparam \saida_ulaW~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y5_N1
dffeas \saida_ulaW[15] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[15]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[15] .is_wysiwyg = "true";
defparam \saida_ulaW[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N22
cycloneive_lcell_comb \registers~8 (
// Equation(s):
// \registers~8_combout  = (\registers~5_combout  & (registers_rtl_1_bypass[23])) # (!\registers~5_combout  & ((\registers_rtl_1|auto_generated|ram_block1a14 )))

	.dataa(gnd),
	.datab(\registers~5_combout ),
	.datac(registers_rtl_1_bypass[23]),
	.datad(\registers_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\registers~8_combout ),
	.cout());
// synopsys translate_off
defparam \registers~8 .lut_mask = 16'hF3C0;
defparam \registers~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y6_N23
dffeas \R2E[14]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N30
cycloneive_lcell_comb \saida_ulaW~50 (
// Equation(s):
// \saida_ulaW~50_combout  = (IRE[13] & (!IRE[12] & \Add3~28_combout ))

	.dataa(gnd),
	.datab(IRE[13]),
	.datac(IRE[12]),
	.datad(\Add3~28_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~50_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~50 .lut_mask = 16'h0C00;
defparam \saida_ulaW~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N14
cycloneive_lcell_comb \saida_ula~8 (
// Equation(s):
// \saida_ula~8_combout  = (R1E[14] & \R2E[14]~_Duplicate_1_q )

	.dataa(gnd),
	.datab(R1E[14]),
	.datac(gnd),
	.datad(\R2E[14]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\saida_ula~8_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~8 .lut_mask = 16'hCC00;
defparam \saida_ula~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N20
cycloneive_lcell_comb \saida_ulaW~51 (
// Equation(s):
// \saida_ulaW~51_combout  = (\saida_ulaW[3]~17_combout  & ((\saida_ulaW[3]~18_combout  & (\saida_ula~8_combout )) # (!\saida_ulaW[3]~18_combout  & ((\Add4~28_combout ))))) # (!\saida_ulaW[3]~17_combout  & (!\saida_ulaW[3]~18_combout ))

	.dataa(\saida_ulaW[3]~17_combout ),
	.datab(\saida_ulaW[3]~18_combout ),
	.datac(\saida_ula~8_combout ),
	.datad(\Add4~28_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~51_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~51 .lut_mask = 16'hB391;
defparam \saida_ulaW~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N2
cycloneive_lcell_comb \saida_ulaW~52 (
// Equation(s):
// \saida_ulaW~52_combout  = (\saida_ulaW[3]~16_combout  & ((\saida_ulaW~51_combout  & ((\saida_ulaW~50_combout ))) # (!\saida_ulaW~51_combout  & (\Add5~28_combout )))) # (!\saida_ulaW[3]~16_combout  & (((\saida_ulaW~51_combout ))))

	.dataa(\saida_ulaW[3]~16_combout ),
	.datab(\Add5~28_combout ),
	.datac(\saida_ulaW~50_combout ),
	.datad(\saida_ulaW~51_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~52_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~52 .lut_mask = 16'hF588;
defparam \saida_ulaW~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N0
cycloneive_lcell_comb \saida_ulaW~53 (
// Equation(s):
// \saida_ulaW~53_combout  = (\saida_ulaW[3]~21_combout  & ((\saida_ulaW[3]~22_combout ) # ((\saida_ulaW~52_combout )))) # (!\saida_ulaW[3]~21_combout  & (!\saida_ulaW[3]~22_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT14 )))

	.dataa(\saida_ulaW[3]~21_combout ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(\Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datad(\saida_ulaW~52_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~53_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~53 .lut_mask = 16'hBA98;
defparam \saida_ulaW~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N28
cycloneive_lcell_comb \saida_ulaW~54 (
// Equation(s):
// \saida_ulaW~54_combout  = (\saida_ulaW[3]~22_combout  & ((\R2E[14]~_Duplicate_1_q  & ((!\saida_ulaW~53_combout ) # (!R1E[14]))) # (!\R2E[14]~_Duplicate_1_q  & (R1E[14])))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~53_combout ))))

	.dataa(\R2E[14]~_Duplicate_1_q ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(R1E[14]),
	.datad(\saida_ulaW~53_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~54_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~54 .lut_mask = 16'h7BC8;
defparam \saida_ulaW~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N29
dffeas \saida_ulaW[14] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[14]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[14] .is_wysiwyg = "true";
defparam \saida_ulaW[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y6_N10
cycloneive_lcell_comb \R1E~8 (
// Equation(s):
// \R1E~8_combout  = (!\R1E~5_combout  & ((\registers~2_combout  & (registers_rtl_0_bypass[22])) # (!\registers~2_combout  & ((\registers_rtl_0|auto_generated|ram_block1a13 )))))

	.dataa(registers_rtl_0_bypass[22]),
	.datab(\registers_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\registers~2_combout ),
	.datad(\R1E~5_combout ),
	.cin(gnd),
	.combout(\R1E~8_combout ),
	.cout());
// synopsys translate_off
defparam \R1E~8 .lut_mask = 16'h00AC;
defparam \R1E~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y6_N11
dffeas \R1E[13] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[13]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[13] .is_wysiwyg = "true";
defparam \R1E[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N0
cycloneive_lcell_comb \saida_ula~9 (
// Equation(s):
// \saida_ula~9_combout  = (\R2E[13]~_Duplicate_1_q  & R1E[13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R2E[13]~_Duplicate_1_q ),
	.datad(R1E[13]),
	.cin(gnd),
	.combout(\saida_ula~9_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~9 .lut_mask = 16'hF000;
defparam \saida_ula~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N14
cycloneive_lcell_comb \saida_ulaW~56 (
// Equation(s):
// \saida_ulaW~56_combout  = (\saida_ulaW[3]~18_combout  & (\saida_ula~9_combout  & (\saida_ulaW[3]~17_combout ))) # (!\saida_ulaW[3]~18_combout  & (((\Add4~26_combout ) # (!\saida_ulaW[3]~17_combout ))))

	.dataa(\saida_ula~9_combout ),
	.datab(\saida_ulaW[3]~18_combout ),
	.datac(\saida_ulaW[3]~17_combout ),
	.datad(\Add4~26_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~56_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~56 .lut_mask = 16'hB383;
defparam \saida_ulaW~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N18
cycloneive_lcell_comb \saida_ulaW~55 (
// Equation(s):
// \saida_ulaW~55_combout  = (IRE[13] & (!IRE[12] & \Add3~26_combout ))

	.dataa(IRE[13]),
	.datab(gnd),
	.datac(IRE[12]),
	.datad(\Add3~26_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~55_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~55 .lut_mask = 16'h0A00;
defparam \saida_ulaW~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N12
cycloneive_lcell_comb \saida_ulaW~57 (
// Equation(s):
// \saida_ulaW~57_combout  = (\saida_ulaW[3]~16_combout  & ((\saida_ulaW~56_combout  & ((\saida_ulaW~55_combout ))) # (!\saida_ulaW~56_combout  & (\Add5~26_combout )))) # (!\saida_ulaW[3]~16_combout  & (((\saida_ulaW~56_combout ))))

	.dataa(\saida_ulaW[3]~16_combout ),
	.datab(\Add5~26_combout ),
	.datac(\saida_ulaW~56_combout ),
	.datad(\saida_ulaW~55_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~57_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~57 .lut_mask = 16'hF858;
defparam \saida_ulaW~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N10
cycloneive_lcell_comb \saida_ulaW~84 (
// Equation(s):
// \saida_ulaW~84_combout  = (\saida_ulaW[3]~21_combout  & (\saida_ulaW~57_combout  & (!\saida_ulaW[3]~22_combout ))) # (!\saida_ulaW[3]~21_combout  & (((\saida_ulaW[3]~22_combout ) # (\Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\saida_ulaW~57_combout ),
	.datab(\saida_ulaW[3]~21_combout ),
	.datac(\saida_ulaW[3]~22_combout ),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.cin(gnd),
	.combout(\saida_ulaW~84_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~84 .lut_mask = 16'h3B38;
defparam \saida_ulaW~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N16
cycloneive_lcell_comb \saida_ulaW~85 (
// Equation(s):
// \saida_ulaW~85_combout  = (\saida_ulaW[3]~22_combout  & ((R1E[13] & ((\saida_ulaW~84_combout ) # (!\R2E[13]~_Duplicate_1_q ))) # (!R1E[13] & (\R2E[13]~_Duplicate_1_q )))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~84_combout ))))

	.dataa(\saida_ulaW[3]~22_combout ),
	.datab(R1E[13]),
	.datac(\R2E[13]~_Duplicate_1_q ),
	.datad(\saida_ulaW~84_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~85_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~85 .lut_mask = 16'hFD28;
defparam \saida_ulaW~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y7_N17
dffeas \saida_ulaW[13] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[13]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[13] .is_wysiwyg = "true";
defparam \saida_ulaW[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y6_N4
cycloneive_lcell_comb \R1E~9 (
// Equation(s):
// \R1E~9_combout  = (!\R1E~5_combout  & ((\registers~2_combout  & (registers_rtl_0_bypass[21])) # (!\registers~2_combout  & ((\registers_rtl_0|auto_generated|ram_block1a12 )))))

	.dataa(\R1E~5_combout ),
	.datab(\registers~2_combout ),
	.datac(registers_rtl_0_bypass[21]),
	.datad(\registers_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\R1E~9_combout ),
	.cout());
// synopsys translate_off
defparam \R1E~9 .lut_mask = 16'h5140;
defparam \R1E~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y6_N5
dffeas \R1E[12] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[12]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[12] .is_wysiwyg = "true";
defparam \R1E[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N14
cycloneive_lcell_comb \saida_ulaW~58 (
// Equation(s):
// \saida_ulaW~58_combout  = (IRE[13] & (!IRE[12] & \Add3~24_combout ))

	.dataa(gnd),
	.datab(IRE[13]),
	.datac(IRE[12]),
	.datad(\Add3~24_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~58_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~58 .lut_mask = 16'h0C00;
defparam \saida_ulaW~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N12
cycloneive_lcell_comb \saida_ula~10 (
// Equation(s):
// \saida_ula~10_combout  = (\R2E[12]~_Duplicate_1_q  & R1E[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R2E[12]~_Duplicate_1_q ),
	.datad(R1E[12]),
	.cin(gnd),
	.combout(\saida_ula~10_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~10 .lut_mask = 16'hF000;
defparam \saida_ula~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N6
cycloneive_lcell_comb \saida_ulaW~59 (
// Equation(s):
// \saida_ulaW~59_combout  = (\saida_ulaW[3]~18_combout  & (\saida_ula~10_combout  & ((\saida_ulaW[3]~17_combout )))) # (!\saida_ulaW[3]~18_combout  & (((\Add4~24_combout ) # (!\saida_ulaW[3]~17_combout ))))

	.dataa(\saida_ula~10_combout ),
	.datab(\Add4~24_combout ),
	.datac(\saida_ulaW[3]~18_combout ),
	.datad(\saida_ulaW[3]~17_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~59_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~59 .lut_mask = 16'hAC0F;
defparam \saida_ulaW~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N24
cycloneive_lcell_comb \saida_ulaW~60 (
// Equation(s):
// \saida_ulaW~60_combout  = (\saida_ulaW[3]~16_combout  & ((\saida_ulaW~59_combout  & ((\saida_ulaW~58_combout ))) # (!\saida_ulaW~59_combout  & (\Add5~24_combout )))) # (!\saida_ulaW[3]~16_combout  & (((\saida_ulaW~59_combout ))))

	.dataa(\saida_ulaW[3]~16_combout ),
	.datab(\Add5~24_combout ),
	.datac(\saida_ulaW~58_combout ),
	.datad(\saida_ulaW~59_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~60_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~60 .lut_mask = 16'hF588;
defparam \saida_ulaW~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N10
cycloneive_lcell_comb \saida_ulaW~61 (
// Equation(s):
// \saida_ulaW~61_combout  = (\saida_ulaW[3]~21_combout  & ((\saida_ulaW[3]~22_combout ) # ((\saida_ulaW~60_combout )))) # (!\saida_ulaW[3]~21_combout  & (!\saida_ulaW[3]~22_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT12 )))

	.dataa(\saida_ulaW[3]~21_combout ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(\Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datad(\saida_ulaW~60_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~61_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~61 .lut_mask = 16'hBA98;
defparam \saida_ulaW~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N26
cycloneive_lcell_comb \saida_ulaW~62 (
// Equation(s):
// \saida_ulaW~62_combout  = (\saida_ulaW[3]~22_combout  & ((R1E[12] & ((!\saida_ulaW~61_combout ) # (!\R2E[12]~_Duplicate_1_q ))) # (!R1E[12] & (\R2E[12]~_Duplicate_1_q )))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~61_combout ))))

	.dataa(\saida_ulaW[3]~22_combout ),
	.datab(R1E[12]),
	.datac(\R2E[12]~_Duplicate_1_q ),
	.datad(\saida_ulaW~61_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~62_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~62 .lut_mask = 16'h7DA8;
defparam \saida_ulaW~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N27
dffeas \saida_ulaW[12] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[12]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[12] .is_wysiwyg = "true";
defparam \saida_ulaW[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N2
cycloneive_lcell_comb \R1E~10 (
// Equation(s):
// \R1E~10_combout  = (!\R1E~5_combout  & ((\registers~2_combout  & (registers_rtl_0_bypass[20])) # (!\registers~2_combout  & ((\registers_rtl_0|auto_generated|ram_block1a11 )))))

	.dataa(\registers~2_combout ),
	.datab(registers_rtl_0_bypass[20]),
	.datac(\R1E~5_combout ),
	.datad(\registers_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\R1E~10_combout ),
	.cout());
// synopsys translate_off
defparam \R1E~10 .lut_mask = 16'h0D08;
defparam \R1E~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y6_N3
dffeas \R1E[11] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[11]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[11] .is_wysiwyg = "true";
defparam \R1E[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N28
cycloneive_lcell_comb \saida_ula~6 (
// Equation(s):
// \saida_ula~6_combout  = (R1E[11] & \R2E[11]~_Duplicate_1_q )

	.dataa(gnd),
	.datab(R1E[11]),
	.datac(gnd),
	.datad(\R2E[11]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\saida_ula~6_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~6 .lut_mask = 16'hCC00;
defparam \saida_ula~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N2
cycloneive_lcell_comb \saida_ulaW~45 (
// Equation(s):
// \saida_ulaW~45_combout  = (\saida_ulaW[3]~18_combout  & (((\saida_ula~6_combout  & \saida_ulaW[3]~17_combout )))) # (!\saida_ulaW[3]~18_combout  & ((\Add4~22_combout ) # ((!\saida_ulaW[3]~17_combout ))))

	.dataa(\Add4~22_combout ),
	.datab(\saida_ula~6_combout ),
	.datac(\saida_ulaW[3]~18_combout ),
	.datad(\saida_ulaW[3]~17_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~45_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~45 .lut_mask = 16'hCA0F;
defparam \saida_ulaW~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N26
cycloneive_lcell_comb \saida_ulaW~44 (
// Equation(s):
// \saida_ulaW~44_combout  = (IRE[13] & (!IRE[12] & \Add3~22_combout ))

	.dataa(gnd),
	.datab(IRE[13]),
	.datac(IRE[12]),
	.datad(\Add3~22_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~44_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~44 .lut_mask = 16'h0C00;
defparam \saida_ulaW~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N4
cycloneive_lcell_comb \saida_ulaW~46 (
// Equation(s):
// \saida_ulaW~46_combout  = (\saida_ulaW[3]~16_combout  & ((\saida_ulaW~45_combout  & (\saida_ulaW~44_combout )) # (!\saida_ulaW~45_combout  & ((\Add5~22_combout ))))) # (!\saida_ulaW[3]~16_combout  & (\saida_ulaW~45_combout ))

	.dataa(\saida_ulaW[3]~16_combout ),
	.datab(\saida_ulaW~45_combout ),
	.datac(\saida_ulaW~44_combout ),
	.datad(\Add5~22_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~46_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~46 .lut_mask = 16'hE6C4;
defparam \saida_ulaW~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N30
cycloneive_lcell_comb \saida_ulaW~88 (
// Equation(s):
// \saida_ulaW~88_combout  = (\saida_ulaW[3]~21_combout  & (!\saida_ulaW[3]~22_combout  & (\saida_ulaW~46_combout ))) # (!\saida_ulaW[3]~21_combout  & ((\saida_ulaW[3]~22_combout ) # ((\Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\saida_ulaW[3]~21_combout ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(\saida_ulaW~46_combout ),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.cin(gnd),
	.combout(\saida_ulaW~88_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~88 .lut_mask = 16'h7564;
defparam \saida_ulaW~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N24
cycloneive_lcell_comb \saida_ulaW~89 (
// Equation(s):
// \saida_ulaW~89_combout  = (\saida_ulaW[3]~22_combout  & ((R1E[11] & ((\saida_ulaW~88_combout ) # (!\R2E[11]~_Duplicate_1_q ))) # (!R1E[11] & (\R2E[11]~_Duplicate_1_q )))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~88_combout ))))

	.dataa(R1E[11]),
	.datab(\R2E[11]~_Duplicate_1_q ),
	.datac(\saida_ulaW~88_combout ),
	.datad(\saida_ulaW[3]~22_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~89_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~89 .lut_mask = 16'hE6F0;
defparam \saida_ulaW~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y4_N25
dffeas \saida_ulaW[11] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[11]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[11] .is_wysiwyg = "true";
defparam \saida_ulaW[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N2
cycloneive_lcell_comb \registers~12 (
// Equation(s):
// \registers~12_combout  = (\registers~5_combout  & (registers_rtl_1_bypass[19])) # (!\registers~5_combout  & ((\registers_rtl_1|auto_generated|ram_block1a10 )))

	.dataa(gnd),
	.datab(\registers~5_combout ),
	.datac(registers_rtl_1_bypass[19]),
	.datad(\registers_rtl_1|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\registers~12_combout ),
	.cout());
// synopsys translate_off
defparam \registers~12 .lut_mask = 16'hF3C0;
defparam \registers~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y6_N3
dffeas \R2E[10]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N4
cycloneive_lcell_comb \saida_ula~5 (
// Equation(s):
// \saida_ula~5_combout  = (R1E[10] & \R2E[10]~_Duplicate_1_q )

	.dataa(R1E[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\R2E[10]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\saida_ula~5_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~5 .lut_mask = 16'hAA00;
defparam \saida_ula~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N18
cycloneive_lcell_comb \saida_ulaW~40 (
// Equation(s):
// \saida_ulaW~40_combout  = (\saida_ulaW[3]~18_combout  & (\saida_ula~5_combout  & (\saida_ulaW[3]~17_combout ))) # (!\saida_ulaW[3]~18_combout  & (((\Add4~20_combout ) # (!\saida_ulaW[3]~17_combout ))))

	.dataa(\saida_ulaW[3]~18_combout ),
	.datab(\saida_ula~5_combout ),
	.datac(\saida_ulaW[3]~17_combout ),
	.datad(\Add4~20_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~40_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~40 .lut_mask = 16'hD585;
defparam \saida_ulaW~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N12
cycloneive_lcell_comb \saida_ulaW~39 (
// Equation(s):
// \saida_ulaW~39_combout  = (IRE[13] & (!IRE[12] & \Add3~20_combout ))

	.dataa(IRE[13]),
	.datab(IRE[12]),
	.datac(gnd),
	.datad(\Add3~20_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~39_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~39 .lut_mask = 16'h2200;
defparam \saida_ulaW~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N24
cycloneive_lcell_comb \saida_ulaW~41 (
// Equation(s):
// \saida_ulaW~41_combout  = (\saida_ulaW~40_combout  & (((\saida_ulaW~39_combout ) # (!\saida_ulaW[3]~16_combout )))) # (!\saida_ulaW~40_combout  & (\Add5~20_combout  & (\saida_ulaW[3]~16_combout )))

	.dataa(\Add5~20_combout ),
	.datab(\saida_ulaW~40_combout ),
	.datac(\saida_ulaW[3]~16_combout ),
	.datad(\saida_ulaW~39_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~41_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~41 .lut_mask = 16'hEC2C;
defparam \saida_ulaW~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N0
cycloneive_lcell_comb \saida_ulaW~42 (
// Equation(s):
// \saida_ulaW~42_combout  = (\saida_ulaW[3]~21_combout  & ((\saida_ulaW[3]~22_combout ) # ((\saida_ulaW~41_combout )))) # (!\saida_ulaW[3]~21_combout  & (!\saida_ulaW[3]~22_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT10 )))

	.dataa(\saida_ulaW[3]~21_combout ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(\Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datad(\saida_ulaW~41_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~42_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~42 .lut_mask = 16'hBA98;
defparam \saida_ulaW~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N16
cycloneive_lcell_comb \saida_ulaW~43 (
// Equation(s):
// \saida_ulaW~43_combout  = (\saida_ulaW[3]~22_combout  & ((\R2E[10]~_Duplicate_1_q  & ((!\saida_ulaW~42_combout ) # (!R1E[10]))) # (!\R2E[10]~_Duplicate_1_q  & (R1E[10])))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~42_combout ))))

	.dataa(\R2E[10]~_Duplicate_1_q ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(R1E[10]),
	.datad(\saida_ulaW~42_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~43_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~43 .lut_mask = 16'h7BC8;
defparam \saida_ulaW~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y6_N17
dffeas \saida_ulaW[10] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[10]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[10] .is_wysiwyg = "true";
defparam \saida_ulaW[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y6_N29
dffeas \registers_rtl_1_bypass[18] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(saida_ulaW[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registers_rtl_1_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \registers_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \registers_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N20
cycloneive_lcell_comb \registers~13 (
// Equation(s):
// \registers~13_combout  = (\registers~5_combout  & ((registers_rtl_1_bypass[18]))) # (!\registers~5_combout  & (\registers_rtl_1|auto_generated|ram_block1a9 ))

	.dataa(gnd),
	.datab(\registers~5_combout ),
	.datac(\registers_rtl_1|auto_generated|ram_block1a9 ),
	.datad(registers_rtl_1_bypass[18]),
	.cin(gnd),
	.combout(\registers~13_combout ),
	.cout());
// synopsys translate_off
defparam \registers~13 .lut_mask = 16'hFC30;
defparam \registers~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y6_N21
dffeas \R2E[9]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N14
cycloneive_lcell_comb \saida_ulaW~36 (
// Equation(s):
// \saida_ulaW~36_combout  = (IRE[13] & (!IRE[12] & \Add3~18_combout ))

	.dataa(gnd),
	.datab(IRE[13]),
	.datac(IRE[12]),
	.datad(\Add3~18_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~36_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~36 .lut_mask = 16'h0C00;
defparam \saida_ulaW~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N16
cycloneive_lcell_comb \saida_ula~4 (
// Equation(s):
// \saida_ula~4_combout  = (R1E[9] & \R2E[9]~_Duplicate_1_q )

	.dataa(R1E[9]),
	.datab(gnd),
	.datac(\R2E[9]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\saida_ula~4_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~4 .lut_mask = 16'hA0A0;
defparam \saida_ula~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N10
cycloneive_lcell_comb \saida_ulaW~37 (
// Equation(s):
// \saida_ulaW~37_combout  = (\saida_ulaW[3]~18_combout  & (((\saida_ula~4_combout  & \saida_ulaW[3]~17_combout )))) # (!\saida_ulaW[3]~18_combout  & ((\Add4~18_combout ) # ((!\saida_ulaW[3]~17_combout ))))

	.dataa(\Add4~18_combout ),
	.datab(\saida_ula~4_combout ),
	.datac(\saida_ulaW[3]~18_combout ),
	.datad(\saida_ulaW[3]~17_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~37_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~37 .lut_mask = 16'hCA0F;
defparam \saida_ulaW~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N20
cycloneive_lcell_comb \saida_ulaW~38 (
// Equation(s):
// \saida_ulaW~38_combout  = (\saida_ulaW[3]~16_combout  & ((\saida_ulaW~37_combout  & ((\saida_ulaW~36_combout ))) # (!\saida_ulaW~37_combout  & (\Add5~18_combout )))) # (!\saida_ulaW[3]~16_combout  & (((\saida_ulaW~37_combout ))))

	.dataa(\saida_ulaW[3]~16_combout ),
	.datab(\Add5~18_combout ),
	.datac(\saida_ulaW~36_combout ),
	.datad(\saida_ulaW~37_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~38_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~38 .lut_mask = 16'hF588;
defparam \saida_ulaW~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N0
cycloneive_lcell_comb \saida_ulaW~90 (
// Equation(s):
// \saida_ulaW~90_combout  = (\saida_ulaW[3]~21_combout  & (!\saida_ulaW[3]~22_combout  & ((\saida_ulaW~38_combout )))) # (!\saida_ulaW[3]~21_combout  & ((\saida_ulaW[3]~22_combout ) # ((\Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\saida_ulaW[3]~21_combout ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(\Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datad(\saida_ulaW~38_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~90_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~90 .lut_mask = 16'h7654;
defparam \saida_ulaW~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N22
cycloneive_lcell_comb \saida_ulaW~91 (
// Equation(s):
// \saida_ulaW~91_combout  = (\saida_ulaW[3]~22_combout  & ((\R2E[9]~_Duplicate_1_q  & ((\saida_ulaW~90_combout ) # (!R1E[9]))) # (!\R2E[9]~_Duplicate_1_q  & (R1E[9])))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~90_combout ))))

	.dataa(\R2E[9]~_Duplicate_1_q ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(R1E[9]),
	.datad(\saida_ulaW~90_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~91_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~91 .lut_mask = 16'hFB48;
defparam \saida_ulaW~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y4_N23
dffeas \saida_ulaW[9] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[9]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[9] .is_wysiwyg = "true";
defparam \saida_ulaW[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N18
cycloneive_lcell_comb \registers~14 (
// Equation(s):
// \registers~14_combout  = (\registers~5_combout  & (registers_rtl_1_bypass[17])) # (!\registers~5_combout  & ((\registers_rtl_1|auto_generated|ram_block1a8 )))

	.dataa(gnd),
	.datab(\registers~5_combout ),
	.datac(registers_rtl_1_bypass[17]),
	.datad(\registers_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\registers~14_combout ),
	.cout());
// synopsys translate_off
defparam \registers~14 .lut_mask = 16'hF3C0;
defparam \registers~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y6_N19
dffeas \R2E[8]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N20
cycloneive_lcell_comb \saida_ula~3 (
// Equation(s):
// \saida_ula~3_combout  = (R1E[8] & \R2E[8]~_Duplicate_1_q )

	.dataa(R1E[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\R2E[8]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\saida_ula~3_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~3 .lut_mask = 16'hAA00;
defparam \saida_ula~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N22
cycloneive_lcell_comb \saida_ulaW~32 (
// Equation(s):
// \saida_ulaW~32_combout  = (\saida_ulaW[3]~17_combout  & ((\saida_ulaW[3]~18_combout  & (\saida_ula~3_combout )) # (!\saida_ulaW[3]~18_combout  & ((\Add4~16_combout ))))) # (!\saida_ulaW[3]~17_combout  & (((!\saida_ulaW[3]~18_combout ))))

	.dataa(\saida_ulaW[3]~17_combout ),
	.datab(\saida_ula~3_combout ),
	.datac(\Add4~16_combout ),
	.datad(\saida_ulaW[3]~18_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~32_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~32 .lut_mask = 16'h88F5;
defparam \saida_ulaW~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N4
cycloneive_lcell_comb \saida_ulaW~31 (
// Equation(s):
// \saida_ulaW~31_combout  = (!IRE[12] & (IRE[13] & \Add3~16_combout ))

	.dataa(IRE[12]),
	.datab(IRE[13]),
	.datac(gnd),
	.datad(\Add3~16_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~31_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~31 .lut_mask = 16'h4400;
defparam \saida_ulaW~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N18
cycloneive_lcell_comb \saida_ulaW~33 (
// Equation(s):
// \saida_ulaW~33_combout  = (\saida_ulaW~32_combout  & (((\saida_ulaW~31_combout )) # (!\saida_ulaW[3]~16_combout ))) # (!\saida_ulaW~32_combout  & (\saida_ulaW[3]~16_combout  & ((\Add5~16_combout ))))

	.dataa(\saida_ulaW~32_combout ),
	.datab(\saida_ulaW[3]~16_combout ),
	.datac(\saida_ulaW~31_combout ),
	.datad(\Add5~16_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~33_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~33 .lut_mask = 16'hE6A2;
defparam \saida_ulaW~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N16
cycloneive_lcell_comb \saida_ulaW~34 (
// Equation(s):
// \saida_ulaW~34_combout  = (\saida_ulaW[3]~21_combout  & ((\saida_ulaW[3]~22_combout ) # ((\saida_ulaW~33_combout )))) # (!\saida_ulaW[3]~21_combout  & (!\saida_ulaW[3]~22_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT8 )))

	.dataa(\saida_ulaW[3]~21_combout ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(\Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datad(\saida_ulaW~33_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~34_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~34 .lut_mask = 16'hBA98;
defparam \saida_ulaW~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N10
cycloneive_lcell_comb \saida_ulaW~35 (
// Equation(s):
// \saida_ulaW~35_combout  = (\saida_ulaW[3]~22_combout  & ((\R2E[8]~_Duplicate_1_q  & ((!\saida_ulaW~34_combout ) # (!R1E[8]))) # (!\R2E[8]~_Duplicate_1_q  & (R1E[8])))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~34_combout ))))

	.dataa(\R2E[8]~_Duplicate_1_q ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(R1E[8]),
	.datad(\saida_ulaW~34_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~35_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~35 .lut_mask = 16'h7BC8;
defparam \saida_ulaW~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y5_N11
dffeas \saida_ulaW[8] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[8]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[8] .is_wysiwyg = "true";
defparam \saida_ulaW[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N0
cycloneive_lcell_comb \registers~15 (
// Equation(s):
// \registers~15_combout  = (\registers~5_combout  & (registers_rtl_1_bypass[16])) # (!\registers~5_combout  & ((\registers_rtl_1|auto_generated|ram_block1a7 )))

	.dataa(gnd),
	.datab(\registers~5_combout ),
	.datac(registers_rtl_1_bypass[16]),
	.datad(\registers_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\registers~15_combout ),
	.cout());
// synopsys translate_off
defparam \registers~15 .lut_mask = 16'hF3C0;
defparam \registers~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y6_N1
dffeas \R2E[7]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N30
cycloneive_lcell_comb \saida_ulaW~63 (
// Equation(s):
// \saida_ulaW~63_combout  = (!IRE[12] & (\Add3~14_combout  & IRE[13]))

	.dataa(IRE[12]),
	.datab(gnd),
	.datac(\Add3~14_combout ),
	.datad(IRE[13]),
	.cin(gnd),
	.combout(\saida_ulaW~63_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~63 .lut_mask = 16'h5000;
defparam \saida_ulaW~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y7_N4
cycloneive_lcell_comb \saida_ula~11 (
// Equation(s):
// \saida_ula~11_combout  = (R1E[7] & \R2E[7]~_Duplicate_1_q )

	.dataa(R1E[7]),
	.datab(gnd),
	.datac(\R2E[7]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\saida_ula~11_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~11 .lut_mask = 16'hA0A0;
defparam \saida_ula~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N20
cycloneive_lcell_comb \saida_ulaW~64 (
// Equation(s):
// \saida_ulaW~64_combout  = (\saida_ulaW[3]~18_combout  & (\saida_ula~11_combout  & (\saida_ulaW[3]~17_combout ))) # (!\saida_ulaW[3]~18_combout  & (((\Add4~14_combout ) # (!\saida_ulaW[3]~17_combout ))))

	.dataa(\saida_ula~11_combout ),
	.datab(\saida_ulaW[3]~18_combout ),
	.datac(\saida_ulaW[3]~17_combout ),
	.datad(\Add4~14_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~64_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~64 .lut_mask = 16'hB383;
defparam \saida_ulaW~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N22
cycloneive_lcell_comb \saida_ulaW~65 (
// Equation(s):
// \saida_ulaW~65_combout  = (\saida_ulaW[3]~16_combout  & ((\saida_ulaW~64_combout  & ((\saida_ulaW~63_combout ))) # (!\saida_ulaW~64_combout  & (\Add5~14_combout )))) # (!\saida_ulaW[3]~16_combout  & (((\saida_ulaW~64_combout ))))

	.dataa(\saida_ulaW[3]~16_combout ),
	.datab(\Add5~14_combout ),
	.datac(\saida_ulaW~63_combout ),
	.datad(\saida_ulaW~64_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~65_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~65 .lut_mask = 16'hF588;
defparam \saida_ulaW~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N28
cycloneive_lcell_comb \saida_ulaW~82 (
// Equation(s):
// \saida_ulaW~82_combout  = (\saida_ulaW[3]~21_combout  & (\saida_ulaW~65_combout  & (!\saida_ulaW[3]~22_combout ))) # (!\saida_ulaW[3]~21_combout  & (((\saida_ulaW[3]~22_combout ) # (\Mult0|auto_generated|mac_out2~DATAOUT7 ))))

	.dataa(\saida_ulaW~65_combout ),
	.datab(\saida_ulaW[3]~21_combout ),
	.datac(\saida_ulaW[3]~22_combout ),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.cin(gnd),
	.combout(\saida_ulaW~82_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~82 .lut_mask = 16'h3B38;
defparam \saida_ulaW~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N26
cycloneive_lcell_comb \saida_ulaW~83 (
// Equation(s):
// \saida_ulaW~83_combout  = (\saida_ulaW[3]~22_combout  & ((\R2E[7]~_Duplicate_1_q  & ((\saida_ulaW~82_combout ) # (!R1E[7]))) # (!\R2E[7]~_Duplicate_1_q  & (R1E[7])))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~82_combout ))))

	.dataa(\R2E[7]~_Duplicate_1_q ),
	.datab(R1E[7]),
	.datac(\saida_ulaW[3]~22_combout ),
	.datad(\saida_ulaW~82_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~83_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~83 .lut_mask = 16'hEF60;
defparam \saida_ulaW~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y7_N27
dffeas \saida_ulaW[7] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[7]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[7] .is_wysiwyg = "true";
defparam \saida_ulaW[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N6
cycloneive_lcell_comb \registers~16 (
// Equation(s):
// \registers~16_combout  = (\registers~5_combout  & (registers_rtl_1_bypass[15])) # (!\registers~5_combout  & ((\registers_rtl_1|auto_generated|ram_block1a6 )))

	.dataa(gnd),
	.datab(\registers~5_combout ),
	.datac(registers_rtl_1_bypass[15]),
	.datad(\registers_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\registers~16_combout ),
	.cout());
// synopsys translate_off
defparam \registers~16 .lut_mask = 16'hF3C0;
defparam \registers~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y6_N7
dffeas \R2E[6]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\registers~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N0
cycloneive_lcell_comb \saida_ula~12 (
// Equation(s):
// \saida_ula~12_combout  = (\R2E[6]~_Duplicate_1_q  & R1E[6])

	.dataa(\R2E[6]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(R1E[6]),
	.cin(gnd),
	.combout(\saida_ula~12_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~12 .lut_mask = 16'hAA00;
defparam \saida_ula~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N22
cycloneive_lcell_comb \saida_ulaW~67 (
// Equation(s):
// \saida_ulaW~67_combout  = (\saida_ulaW[3]~18_combout  & (\saida_ula~12_combout  & ((\saida_ulaW[3]~17_combout )))) # (!\saida_ulaW[3]~18_combout  & (((\Add4~12_combout ) # (!\saida_ulaW[3]~17_combout ))))

	.dataa(\saida_ula~12_combout ),
	.datab(\saida_ulaW[3]~18_combout ),
	.datac(\Add4~12_combout ),
	.datad(\saida_ulaW[3]~17_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~67_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~67 .lut_mask = 16'hB833;
defparam \saida_ulaW~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N16
cycloneive_lcell_comb \saida_ulaW~66 (
// Equation(s):
// \saida_ulaW~66_combout  = (!IRE[12] & (IRE[13] & \Add3~12_combout ))

	.dataa(IRE[12]),
	.datab(IRE[13]),
	.datac(\Add3~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\saida_ulaW~66_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~66 .lut_mask = 16'h4040;
defparam \saida_ulaW~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N4
cycloneive_lcell_comb \saida_ulaW~68 (
// Equation(s):
// \saida_ulaW~68_combout  = (\saida_ulaW[3]~16_combout  & ((\saida_ulaW~67_combout  & ((\saida_ulaW~66_combout ))) # (!\saida_ulaW~67_combout  & (\Add5~12_combout )))) # (!\saida_ulaW[3]~16_combout  & (((\saida_ulaW~67_combout ))))

	.dataa(\saida_ulaW[3]~16_combout ),
	.datab(\Add5~12_combout ),
	.datac(\saida_ulaW~67_combout ),
	.datad(\saida_ulaW~66_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~68_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~68 .lut_mask = 16'hF858;
defparam \saida_ulaW~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N18
cycloneive_lcell_comb \saida_ulaW~69 (
// Equation(s):
// \saida_ulaW~69_combout  = (\saida_ulaW[3]~21_combout  & ((\saida_ulaW[3]~22_combout ) # ((\saida_ulaW~68_combout )))) # (!\saida_ulaW[3]~21_combout  & (!\saida_ulaW[3]~22_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT6 ))))

	.dataa(\saida_ulaW[3]~21_combout ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(\saida_ulaW~68_combout ),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.cin(gnd),
	.combout(\saida_ulaW~69_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~69 .lut_mask = 16'hB9A8;
defparam \saida_ulaW~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N8
cycloneive_lcell_comb \saida_ulaW~70 (
// Equation(s):
// \saida_ulaW~70_combout  = (\saida_ulaW[3]~22_combout  & ((\R2E[6]~_Duplicate_1_q  & ((!\saida_ulaW~69_combout ) # (!R1E[6]))) # (!\R2E[6]~_Duplicate_1_q  & (R1E[6])))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~69_combout ))))

	.dataa(\R2E[6]~_Duplicate_1_q ),
	.datab(R1E[6]),
	.datac(\saida_ulaW[3]~22_combout ),
	.datad(\saida_ulaW~69_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~70_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~70 .lut_mask = 16'h6FE0;
defparam \saida_ulaW~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N9
dffeas \saida_ulaW[6] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[6]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[6] .is_wysiwyg = "true";
defparam \saida_ulaW[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N10
cycloneive_lcell_comb \registers~17 (
// Equation(s):
// \registers~17_combout  = (\registers~5_combout  & (registers_rtl_1_bypass[14])) # (!\registers~5_combout  & ((\registers_rtl_1|auto_generated|ram_block1a5 )))

	.dataa(registers_rtl_1_bypass[14]),
	.datab(\registers~5_combout ),
	.datac(gnd),
	.datad(\registers_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\registers~17_combout ),
	.cout());
// synopsys translate_off
defparam \registers~17 .lut_mask = 16'hBB88;
defparam \registers~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N28
cycloneive_lcell_comb \R2E[5]~_Duplicate_1feeder (
// Equation(s):
// \R2E[5]~_Duplicate_1feeder_combout  = \registers~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers~17_combout ),
	.cin(gnd),
	.combout(\R2E[5]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2E[5]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \R2E[5]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y6_N29
dffeas \R2E[5]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R2E[5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N24
cycloneive_lcell_comb \saida_ulaW~71 (
// Equation(s):
// \saida_ulaW~71_combout  = (IRE[13] & (!IRE[12] & \Add3~10_combout ))

	.dataa(IRE[13]),
	.datab(gnd),
	.datac(IRE[12]),
	.datad(\Add3~10_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~71_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~71 .lut_mask = 16'h0A00;
defparam \saida_ulaW~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N24
cycloneive_lcell_comb \saida_ula~13 (
// Equation(s):
// \saida_ula~13_combout  = (R1E[5] & \R2E[5]~_Duplicate_1_q )

	.dataa(gnd),
	.datab(R1E[5]),
	.datac(gnd),
	.datad(\R2E[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\saida_ula~13_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~13 .lut_mask = 16'hCC00;
defparam \saida_ula~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N2
cycloneive_lcell_comb \saida_ulaW~72 (
// Equation(s):
// \saida_ulaW~72_combout  = (\saida_ulaW[3]~18_combout  & (\saida_ula~13_combout  & (\saida_ulaW[3]~17_combout ))) # (!\saida_ulaW[3]~18_combout  & (((\Add4~10_combout ) # (!\saida_ulaW[3]~17_combout ))))

	.dataa(\saida_ula~13_combout ),
	.datab(\saida_ulaW[3]~18_combout ),
	.datac(\saida_ulaW[3]~17_combout ),
	.datad(\Add4~10_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~72_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~72 .lut_mask = 16'hB383;
defparam \saida_ulaW~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N4
cycloneive_lcell_comb \saida_ulaW~73 (
// Equation(s):
// \saida_ulaW~73_combout  = (\saida_ulaW[3]~16_combout  & ((\saida_ulaW~72_combout  & (\saida_ulaW~71_combout )) # (!\saida_ulaW~72_combout  & ((\Add5~10_combout ))))) # (!\saida_ulaW[3]~16_combout  & (((\saida_ulaW~72_combout ))))

	.dataa(\saida_ulaW[3]~16_combout ),
	.datab(\saida_ulaW~71_combout ),
	.datac(\Add5~10_combout ),
	.datad(\saida_ulaW~72_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~73_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~73 .lut_mask = 16'hDDA0;
defparam \saida_ulaW~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N6
cycloneive_lcell_comb \saida_ulaW~80 (
// Equation(s):
// \saida_ulaW~80_combout  = (\saida_ulaW[3]~22_combout  & (!\saida_ulaW[3]~21_combout )) # (!\saida_ulaW[3]~22_combout  & ((\saida_ulaW[3]~21_combout  & (\saida_ulaW~73_combout )) # (!\saida_ulaW[3]~21_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT5 
// )))))

	.dataa(\saida_ulaW[3]~22_combout ),
	.datab(\saida_ulaW[3]~21_combout ),
	.datac(\saida_ulaW~73_combout ),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.cin(gnd),
	.combout(\saida_ulaW~80_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~80 .lut_mask = 16'h7362;
defparam \saida_ulaW~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y7_N8
cycloneive_lcell_comb \saida_ulaW~81 (
// Equation(s):
// \saida_ulaW~81_combout  = (\saida_ulaW[3]~22_combout  & ((\R2E[5]~_Duplicate_1_q  & ((\saida_ulaW~80_combout ) # (!R1E[5]))) # (!\R2E[5]~_Duplicate_1_q  & (R1E[5])))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~80_combout ))))

	.dataa(\R2E[5]~_Duplicate_1_q ),
	.datab(R1E[5]),
	.datac(\saida_ulaW[3]~22_combout ),
	.datad(\saida_ulaW~80_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~81_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~81 .lut_mask = 16'hEF60;
defparam \saida_ulaW~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y7_N9
dffeas \saida_ulaW[5] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[5]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[5] .is_wysiwyg = "true";
defparam \saida_ulaW[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N30
cycloneive_lcell_comb \registers~18 (
// Equation(s):
// \registers~18_combout  = (\registers~5_combout  & (registers_rtl_1_bypass[13])) # (!\registers~5_combout  & ((\registers_rtl_1|auto_generated|ram_block1a4 )))

	.dataa(registers_rtl_1_bypass[13]),
	.datab(\registers~5_combout ),
	.datac(gnd),
	.datad(\registers_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\registers~18_combout ),
	.cout());
// synopsys translate_off
defparam \registers~18 .lut_mask = 16'hBB88;
defparam \registers~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y6_N15
dffeas \R2E[4]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registers~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N6
cycloneive_lcell_comb \saida_ulaW~74 (
// Equation(s):
// \saida_ulaW~74_combout  = ((!IRE[12] & \Add3~8_combout )) # (!IRE[13])

	.dataa(IRE[12]),
	.datab(\Add3~8_combout ),
	.datac(gnd),
	.datad(IRE[13]),
	.cin(gnd),
	.combout(\saida_ulaW~74_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~74 .lut_mask = 16'h44FF;
defparam \saida_ulaW~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N8
cycloneive_lcell_comb \saida_ula~14 (
// Equation(s):
// \saida_ula~14_combout  = (R1E[4] & \R2E[4]~_Duplicate_1_q )

	.dataa(R1E[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\R2E[4]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\saida_ula~14_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~14 .lut_mask = 16'hAA00;
defparam \saida_ula~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N20
cycloneive_lcell_comb \saida_ulaW~75 (
// Equation(s):
// \saida_ulaW~75_combout  = (\saida_ulaW[3]~18_combout  & ((\saida_ula~14_combout ) # ((!\saida_ulaW[3]~17_combout )))) # (!\saida_ulaW[3]~18_combout  & (((\saida_ulaW[3]~17_combout  & \Add4~8_combout ))))

	.dataa(\saida_ulaW[3]~18_combout ),
	.datab(\saida_ula~14_combout ),
	.datac(\saida_ulaW[3]~17_combout ),
	.datad(\Add4~8_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~75_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~75 .lut_mask = 16'hDA8A;
defparam \saida_ulaW~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N14
cycloneive_lcell_comb \saida_ulaW~76 (
// Equation(s):
// \saida_ulaW~76_combout  = (\saida_ulaW[3]~16_combout  & ((\saida_ulaW~75_combout  & (\Add5~8_combout )) # (!\saida_ulaW~75_combout  & ((\saida_ulaW~74_combout ))))) # (!\saida_ulaW[3]~16_combout  & (((\saida_ulaW~75_combout ))))

	.dataa(\Add5~8_combout ),
	.datab(\saida_ulaW~74_combout ),
	.datac(\saida_ulaW[3]~16_combout ),
	.datad(\saida_ulaW~75_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~76_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~76 .lut_mask = 16'hAFC0;
defparam \saida_ulaW~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N2
cycloneive_lcell_comb \saida_ulaW~77 (
// Equation(s):
// \saida_ulaW~77_combout  = (\saida_ulaW[3]~21_combout  & ((\saida_ulaW[3]~22_combout ) # ((\saida_ulaW~76_combout )))) # (!\saida_ulaW[3]~21_combout  & (!\saida_ulaW[3]~22_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT4 ))))

	.dataa(\saida_ulaW[3]~21_combout ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(\saida_ulaW~76_combout ),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.cin(gnd),
	.combout(\saida_ulaW~77_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~77 .lut_mask = 16'hB9A8;
defparam \saida_ulaW~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N30
cycloneive_lcell_comb \saida_ulaW~78 (
// Equation(s):
// \saida_ulaW~78_combout  = (\saida_ulaW[3]~22_combout  & ((\R2E[4]~_Duplicate_1_q  & ((!\saida_ulaW~77_combout ) # (!R1E[4]))) # (!\R2E[4]~_Duplicate_1_q  & (R1E[4])))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~77_combout ))))

	.dataa(\saida_ulaW[3]~22_combout ),
	.datab(\R2E[4]~_Duplicate_1_q ),
	.datac(R1E[4]),
	.datad(\saida_ulaW~77_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~78_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~78 .lut_mask = 16'h7DA8;
defparam \saida_ulaW~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y6_N31
dffeas \saida_ulaW[4] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[4]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[4] .is_wysiwyg = "true";
defparam \saida_ulaW[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N0
cycloneive_lcell_comb \registers~19 (
// Equation(s):
// \registers~19_combout  = (\registers~5_combout  & (registers_rtl_1_bypass[12])) # (!\registers~5_combout  & ((\registers_rtl_1|auto_generated|ram_block1a3 )))

	.dataa(registers_rtl_1_bypass[12]),
	.datab(\registers~5_combout ),
	.datac(gnd),
	.datad(\registers_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\registers~19_combout ),
	.cout());
// synopsys translate_off
defparam \registers~19 .lut_mask = 16'hBB88;
defparam \registers~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N22
cycloneive_lcell_comb \R2E[3]~_Duplicate_1feeder (
// Equation(s):
// \R2E[3]~_Duplicate_1feeder_combout  = \registers~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers~19_combout ),
	.cin(gnd),
	.combout(\R2E[3]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2E[3]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \R2E[3]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y6_N23
dffeas \R2E[3]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R2E[3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N18
cycloneive_lcell_comb \saida_ulaW~28 (
// Equation(s):
// \saida_ulaW~28_combout  = (IRE[13] & (!IRE[12] & \Add3~6_combout ))

	.dataa(gnd),
	.datab(IRE[13]),
	.datac(IRE[12]),
	.datad(\Add3~6_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~28_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~28 .lut_mask = 16'h0C00;
defparam \saida_ulaW~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N26
cycloneive_lcell_comb \saida_ula~2 (
// Equation(s):
// \saida_ula~2_combout  = (\R2E[3]~_Duplicate_1_q  & R1E[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R2E[3]~_Duplicate_1_q ),
	.datad(R1E[3]),
	.cin(gnd),
	.combout(\saida_ula~2_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~2 .lut_mask = 16'hF000;
defparam \saida_ula~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y4_N16
cycloneive_lcell_comb \saida_ulaW~29 (
// Equation(s):
// \saida_ulaW~29_combout  = (\saida_ulaW[3]~18_combout  & (\saida_ula~2_combout  & ((\saida_ulaW[3]~17_combout )))) # (!\saida_ulaW[3]~18_combout  & (((\Add4~6_combout ) # (!\saida_ulaW[3]~17_combout ))))

	.dataa(\saida_ula~2_combout ),
	.datab(\saida_ulaW[3]~18_combout ),
	.datac(\Add4~6_combout ),
	.datad(\saida_ulaW[3]~17_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~29_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~29 .lut_mask = 16'hB833;
defparam \saida_ulaW~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N12
cycloneive_lcell_comb \saida_ulaW~30 (
// Equation(s):
// \saida_ulaW~30_combout  = (\saida_ulaW[3]~16_combout  & ((\saida_ulaW~29_combout  & (\saida_ulaW~28_combout )) # (!\saida_ulaW~29_combout  & ((\Add5~6_combout ))))) # (!\saida_ulaW[3]~16_combout  & (((\saida_ulaW~29_combout ))))

	.dataa(\saida_ulaW[3]~16_combout ),
	.datab(\saida_ulaW~28_combout ),
	.datac(\saida_ulaW~29_combout ),
	.datad(\Add5~6_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~30_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~30 .lut_mask = 16'hDAD0;
defparam \saida_ulaW~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N6
cycloneive_lcell_comb \saida_ulaW~92 (
// Equation(s):
// \saida_ulaW~92_combout  = (\saida_ulaW[3]~21_combout  & (!\saida_ulaW[3]~22_combout  & ((\saida_ulaW~30_combout )))) # (!\saida_ulaW[3]~21_combout  & ((\saida_ulaW[3]~22_combout ) # ((\Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\saida_ulaW[3]~21_combout ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(\Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datad(\saida_ulaW~30_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~92_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~92 .lut_mask = 16'h7654;
defparam \saida_ulaW~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N8
cycloneive_lcell_comb \saida_ulaW~93 (
// Equation(s):
// \saida_ulaW~93_combout  = (\saida_ulaW[3]~22_combout  & ((\R2E[3]~_Duplicate_1_q  & ((\saida_ulaW~92_combout ) # (!R1E[3]))) # (!\R2E[3]~_Duplicate_1_q  & (R1E[3])))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~92_combout ))))

	.dataa(\R2E[3]~_Duplicate_1_q ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(R1E[3]),
	.datad(\saida_ulaW~92_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~93_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~93 .lut_mask = 16'hFB48;
defparam \saida_ulaW~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y4_N9
dffeas \saida_ulaW[3] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[3]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[3] .is_wysiwyg = "true";
defparam \saida_ulaW[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y6_N6
cycloneive_lcell_comb \R1E[2]~3 (
// Equation(s):
// \R1E[2]~3_combout  = (\registers~2_combout  & (registers_rtl_0_bypass[11])) # (!\registers~2_combout  & ((\registers_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\registers~2_combout ),
	.datab(registers_rtl_0_bypass[11]),
	.datac(gnd),
	.datad(\registers_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\R1E[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R1E[2]~3 .lut_mask = 16'hDD88;
defparam \R1E[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y6_N17
dffeas \IRD[6] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(IRF[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IRD[6]),
	.prn(vcc));
// synopsys translate_off
defparam \IRD[6] .is_wysiwyg = "true";
defparam \IRD[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y6_N7
dffeas \R1E[2] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R1E[2]~3_combout ),
	.asdata(IRD[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R1E~5_combout ),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R1E[2]),
	.prn(vcc));
// synopsys translate_off
defparam \R1E[2] .is_wysiwyg = "true";
defparam \R1E[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N28
cycloneive_lcell_comb \saida_ula~1 (
// Equation(s):
// \saida_ula~1_combout  = (\R2E[2]~_Duplicate_1_q  & R1E[2])

	.dataa(gnd),
	.datab(\R2E[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(R1E[2]),
	.cin(gnd),
	.combout(\saida_ula~1_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~1 .lut_mask = 16'hCC00;
defparam \saida_ula~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N26
cycloneive_lcell_comb \saida_ulaW~24 (
// Equation(s):
// \saida_ulaW~24_combout  = (\saida_ulaW[3]~18_combout  & (((\saida_ulaW[3]~17_combout  & \saida_ula~1_combout )))) # (!\saida_ulaW[3]~18_combout  & ((\Add4~4_combout ) # ((!\saida_ulaW[3]~17_combout ))))

	.dataa(\saida_ulaW[3]~18_combout ),
	.datab(\Add4~4_combout ),
	.datac(\saida_ulaW[3]~17_combout ),
	.datad(\saida_ula~1_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~24_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~24 .lut_mask = 16'hE545;
defparam \saida_ulaW~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N2
cycloneive_lcell_comb \saida_ulaW~23 (
// Equation(s):
// \saida_ulaW~23_combout  = (!IRE[12] & (IRE[13] & \Add3~4_combout ))

	.dataa(IRE[12]),
	.datab(IRE[13]),
	.datac(gnd),
	.datad(\Add3~4_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~23_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~23 .lut_mask = 16'h4400;
defparam \saida_ulaW~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N14
cycloneive_lcell_comb \saida_ulaW~25 (
// Equation(s):
// \saida_ulaW~25_combout  = (\saida_ulaW~24_combout  & (((\saida_ulaW~23_combout )) # (!\saida_ulaW[3]~16_combout ))) # (!\saida_ulaW~24_combout  & (\saida_ulaW[3]~16_combout  & (\Add5~4_combout )))

	.dataa(\saida_ulaW~24_combout ),
	.datab(\saida_ulaW[3]~16_combout ),
	.datac(\Add5~4_combout ),
	.datad(\saida_ulaW~23_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~25_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~25 .lut_mask = 16'hEA62;
defparam \saida_ulaW~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N28
cycloneive_lcell_comb \saida_ulaW~26 (
// Equation(s):
// \saida_ulaW~26_combout  = (\saida_ulaW[3]~21_combout  & ((\saida_ulaW[3]~22_combout ) # ((\saida_ulaW~25_combout )))) # (!\saida_ulaW[3]~21_combout  & (!\saida_ulaW[3]~22_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT2 ))))

	.dataa(\saida_ulaW[3]~21_combout ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(\saida_ulaW~25_combout ),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.cin(gnd),
	.combout(\saida_ulaW~26_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~26 .lut_mask = 16'hB9A8;
defparam \saida_ulaW~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y5_N30
cycloneive_lcell_comb \saida_ulaW~27 (
// Equation(s):
// \saida_ulaW~27_combout  = (\saida_ulaW[3]~22_combout  & ((R1E[2] & ((!\saida_ulaW~26_combout ) # (!\R2E[2]~_Duplicate_1_q ))) # (!R1E[2] & (\R2E[2]~_Duplicate_1_q )))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~26_combout ))))

	.dataa(R1E[2]),
	.datab(\R2E[2]~_Duplicate_1_q ),
	.datac(\saida_ulaW[3]~22_combout ),
	.datad(\saida_ulaW~26_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~27_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~27 .lut_mask = 16'h6FE0;
defparam \saida_ulaW~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y5_N31
dffeas \saida_ulaW[2] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[2]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[2] .is_wysiwyg = "true";
defparam \saida_ulaW[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y6_N12
cycloneive_lcell_comb \registers~21 (
// Equation(s):
// \registers~21_combout  = (\registers~5_combout  & (registers_rtl_1_bypass[10])) # (!\registers~5_combout  & ((\registers_rtl_1|auto_generated|ram_block1a1 )))

	.dataa(registers_rtl_1_bypass[10]),
	.datab(\registers~5_combout ),
	.datac(gnd),
	.datad(\registers_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\registers~21_combout ),
	.cout());
// synopsys translate_off
defparam \registers~21 .lut_mask = 16'hBB88;
defparam \registers~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y6_N25
dffeas \R2E[1]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registers~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N6
cycloneive_lcell_comb \saida_ula~0 (
// Equation(s):
// \saida_ula~0_combout  = (\R2E[1]~_Duplicate_1_q  & R1E[1])

	.dataa(\R2E[1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(R1E[1]),
	.cin(gnd),
	.combout(\saida_ula~0_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ula~0 .lut_mask = 16'hAA00;
defparam \saida_ula~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N22
cycloneive_lcell_comb \saida_ulaW~19 (
// Equation(s):
// \saida_ulaW~19_combout  = (\saida_ulaW[3]~17_combout  & ((\saida_ulaW[3]~18_combout  & (\saida_ula~0_combout )) # (!\saida_ulaW[3]~18_combout  & ((\Add4~2_combout ))))) # (!\saida_ulaW[3]~17_combout  & (((!\saida_ulaW[3]~18_combout ))))

	.dataa(\saida_ula~0_combout ),
	.datab(\Add4~2_combout ),
	.datac(\saida_ulaW[3]~17_combout ),
	.datad(\saida_ulaW[3]~18_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~19_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~19 .lut_mask = 16'hA0CF;
defparam \saida_ulaW~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N26
cycloneive_lcell_comb \saida_ulaW~15 (
// Equation(s):
// \saida_ulaW~15_combout  = (!IRE[12] & (\Add3~2_combout  & IRE[13]))

	.dataa(IRE[12]),
	.datab(\Add3~2_combout ),
	.datac(gnd),
	.datad(IRE[13]),
	.cin(gnd),
	.combout(\saida_ulaW~15_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~15 .lut_mask = 16'h4400;
defparam \saida_ulaW~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N26
cycloneive_lcell_comb \saida_ulaW~20 (
// Equation(s):
// \saida_ulaW~20_combout  = (\saida_ulaW~19_combout  & (((\saida_ulaW~15_combout )) # (!\saida_ulaW[3]~16_combout ))) # (!\saida_ulaW~19_combout  & (\saida_ulaW[3]~16_combout  & ((\Add5~2_combout ))))

	.dataa(\saida_ulaW~19_combout ),
	.datab(\saida_ulaW[3]~16_combout ),
	.datac(\saida_ulaW~15_combout ),
	.datad(\Add5~2_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~20_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~20 .lut_mask = 16'hE6A2;
defparam \saida_ulaW~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N28
cycloneive_lcell_comb \saida_ulaW~94 (
// Equation(s):
// \saida_ulaW~94_combout  = (\saida_ulaW[3]~21_combout  & (!\saida_ulaW[3]~22_combout  & (\saida_ulaW~20_combout ))) # (!\saida_ulaW[3]~21_combout  & ((\saida_ulaW[3]~22_combout ) # ((\Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\saida_ulaW[3]~21_combout ),
	.datab(\saida_ulaW[3]~22_combout ),
	.datac(\saida_ulaW~20_combout ),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.cin(gnd),
	.combout(\saida_ulaW~94_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~94 .lut_mask = 16'h7564;
defparam \saida_ulaW~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y6_N10
cycloneive_lcell_comb \saida_ulaW~95 (
// Equation(s):
// \saida_ulaW~95_combout  = (\saida_ulaW[3]~22_combout  & ((\R2E[1]~_Duplicate_1_q  & ((\saida_ulaW~94_combout ) # (!R1E[1]))) # (!\R2E[1]~_Duplicate_1_q  & (R1E[1])))) # (!\saida_ulaW[3]~22_combout  & (((\saida_ulaW~94_combout ))))

	.dataa(\R2E[1]~_Duplicate_1_q ),
	.datab(R1E[1]),
	.datac(\saida_ulaW[3]~22_combout ),
	.datad(\saida_ulaW~94_combout ),
	.cin(gnd),
	.combout(\saida_ulaW~95_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW~95 .lut_mask = 16'hEF60;
defparam \saida_ulaW~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y6_N11
dffeas \saida_ulaW[1] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\saida_ulaW[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[1]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[1] .is_wysiwyg = "true";
defparam \saida_ulaW[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N20
cycloneive_lcell_comb \registers~6 (
// Equation(s):
// \registers~6_combout  = (\registers~5_combout  & (registers_rtl_1_bypass[9])) # (!\registers~5_combout  & ((\registers_rtl_1|auto_generated|ram_block1a0~portbdataout )))

	.dataa(registers_rtl_1_bypass[9]),
	.datab(\registers~5_combout ),
	.datac(gnd),
	.datad(\registers_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\registers~6_combout ),
	.cout());
// synopsys translate_off
defparam \registers~6 .lut_mask = 16'hBB88;
defparam \registers~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y6_N16
cycloneive_lcell_comb \R2E[0]~_Duplicate_1feeder (
// Equation(s):
// \R2E[0]~_Duplicate_1feeder_combout  = \registers~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers~6_combout ),
	.cin(gnd),
	.combout(\R2E[0]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2E[0]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \R2E[0]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y6_N17
dffeas \R2E[0]~_Duplicate_1 (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\R2E[0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2E[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2E[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \R2E[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N22
cycloneive_lcell_comb \saida_ulaW[0]~96 (
// Equation(s):
// \saida_ulaW[0]~96_combout  = (\R2E[0]~_Duplicate_1_q  & ((R1E[0]) # (IRE[12] $ (IRE[13])))) # (!\R2E[0]~_Duplicate_1_q  & ((IRE[12] & (!IRE[13] & R1E[0])) # (!IRE[12] & (IRE[13]))))

	.dataa(IRE[12]),
	.datab(IRE[13]),
	.datac(\R2E[0]~_Duplicate_1_q ),
	.datad(R1E[0]),
	.cin(gnd),
	.combout(\saida_ulaW[0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~96 .lut_mask = 16'hF664;
defparam \saida_ulaW[0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N4
cycloneive_lcell_comb \saida_ulaW[0]~97 (
// Equation(s):
// \saida_ulaW[0]~97_combout  = (\saida_ulaW[0]~96_combout  & ((IRE[12]) # ((\Add4~0_combout ) # (!IRE[13]))))

	.dataa(IRE[12]),
	.datab(IRE[13]),
	.datac(\saida_ulaW[0]~96_combout ),
	.datad(\Add4~0_combout ),
	.cin(gnd),
	.combout(\saida_ulaW[0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~97 .lut_mask = 16'hF0B0;
defparam \saida_ulaW[0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N12
cycloneive_lcell_comb \saida_ulaW[0]~4 (
// Equation(s):
// \saida_ulaW[0]~4_combout  = (IRE[14] & (!IRE[15] & (\saida_ulaW[0]~97_combout  & \saida_ulaW[0]~3_combout )))

	.dataa(IRE[14]),
	.datab(IRE[15]),
	.datac(\saida_ulaW[0]~97_combout ),
	.datad(\saida_ulaW[0]~3_combout ),
	.cin(gnd),
	.combout(\saida_ulaW[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~4 .lut_mask = 16'h2000;
defparam \saida_ulaW[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N26
cycloneive_lcell_comb \saida_ulaW[0]~5 (
// Equation(s):
// \saida_ulaW[0]~5_combout  = (IRE[12] & ((IRE[13] & (\Add5~0_combout )) # (!IRE[13] & ((\Add4~0_combout ))))) # (!IRE[12] & ((IRE[13] & ((\Add4~0_combout ))) # (!IRE[13] & (\Add5~0_combout ))))

	.dataa(IRE[12]),
	.datab(IRE[13]),
	.datac(\Add5~0_combout ),
	.datad(\Add4~0_combout ),
	.cin(gnd),
	.combout(\saida_ulaW[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~5 .lut_mask = 16'hF690;
defparam \saida_ulaW[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N8
cycloneive_lcell_comb \saida_ulaW[0]~6 (
// Equation(s):
// \saida_ulaW[0]~6_combout  = (IRE[13] & (((\Add3~0_combout )))) # (!IRE[13] & ((R1E[0]) # ((\R2E[0]~_Duplicate_1_q ))))

	.dataa(R1E[0]),
	.datab(\R2E[0]~_Duplicate_1_q ),
	.datac(\Add3~0_combout ),
	.datad(IRE[13]),
	.cin(gnd),
	.combout(\saida_ulaW[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~6 .lut_mask = 16'hF0EE;
defparam \saida_ulaW[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N2
cycloneive_lcell_comb \saida_ulaW[0]~7 (
// Equation(s):
// \saida_ulaW[0]~7_combout  = (IRE[12] & (IRE[15] & ((\Add4~0_combout )))) # (!IRE[12] & (((\saida_ulaW[0]~6_combout ))))

	.dataa(IRE[12]),
	.datab(IRE[15]),
	.datac(\saida_ulaW[0]~6_combout ),
	.datad(\Add4~0_combout ),
	.cin(gnd),
	.combout(\saida_ulaW[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~7 .lut_mask = 16'hD850;
defparam \saida_ulaW[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N20
cycloneive_lcell_comb \saida_ulaW[0]~8 (
// Equation(s):
// \saida_ulaW[0]~8_combout  = (IRE[15] & ((IRE[13] & (\saida_ulaW[0]~5_combout )) # (!IRE[13] & ((\saida_ulaW[0]~7_combout ))))) # (!IRE[15] & (IRE[13] & ((\saida_ulaW[0]~7_combout ))))

	.dataa(IRE[15]),
	.datab(IRE[13]),
	.datac(\saida_ulaW[0]~5_combout ),
	.datad(\saida_ulaW[0]~7_combout ),
	.cin(gnd),
	.combout(\saida_ulaW[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~8 .lut_mask = 16'hE680;
defparam \saida_ulaW[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N0
cycloneive_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_cout  = CARRY((!R1E[0] & \R2E[0]~_Duplicate_1_q ))

	.dataa(R1E[0]),
	.datab(\R2E[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan2~1_cout ));
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'h0044;
defparam \LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N2
cycloneive_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_cout  = CARRY((\R2E[1]~_Duplicate_1_q  & (R1E[1] & !\LessThan2~1_cout )) # (!\R2E[1]~_Duplicate_1_q  & ((R1E[1]) # (!\LessThan2~1_cout ))))

	.dataa(\R2E[1]~_Duplicate_1_q ),
	.datab(R1E[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~1_cout ),
	.combout(),
	.cout(\LessThan2~3_cout ));
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = 16'h004D;
defparam \LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N4
cycloneive_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_cout  = CARRY((R1E[2] & (\R2E[2]~_Duplicate_1_q  & !\LessThan2~3_cout )) # (!R1E[2] & ((\R2E[2]~_Duplicate_1_q ) # (!\LessThan2~3_cout ))))

	.dataa(R1E[2]),
	.datab(\R2E[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~3_cout ),
	.combout(),
	.cout(\LessThan2~5_cout ));
// synopsys translate_off
defparam \LessThan2~5 .lut_mask = 16'h004D;
defparam \LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N6
cycloneive_lcell_comb \LessThan2~7 (
// Equation(s):
// \LessThan2~7_cout  = CARRY((\R2E[3]~_Duplicate_1_q  & (R1E[3] & !\LessThan2~5_cout )) # (!\R2E[3]~_Duplicate_1_q  & ((R1E[3]) # (!\LessThan2~5_cout ))))

	.dataa(\R2E[3]~_Duplicate_1_q ),
	.datab(R1E[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~5_cout ),
	.combout(),
	.cout(\LessThan2~7_cout ));
// synopsys translate_off
defparam \LessThan2~7 .lut_mask = 16'h004D;
defparam \LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N8
cycloneive_lcell_comb \LessThan2~9 (
// Equation(s):
// \LessThan2~9_cout  = CARRY((\R2E[4]~_Duplicate_1_q  & ((!\LessThan2~7_cout ) # (!R1E[4]))) # (!\R2E[4]~_Duplicate_1_q  & (!R1E[4] & !\LessThan2~7_cout )))

	.dataa(\R2E[4]~_Duplicate_1_q ),
	.datab(R1E[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~7_cout ),
	.combout(),
	.cout(\LessThan2~9_cout ));
// synopsys translate_off
defparam \LessThan2~9 .lut_mask = 16'h002B;
defparam \LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N10
cycloneive_lcell_comb \LessThan2~11 (
// Equation(s):
// \LessThan2~11_cout  = CARRY((R1E[5] & ((!\LessThan2~9_cout ) # (!\R2E[5]~_Duplicate_1_q ))) # (!R1E[5] & (!\R2E[5]~_Duplicate_1_q  & !\LessThan2~9_cout )))

	.dataa(R1E[5]),
	.datab(\R2E[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~9_cout ),
	.combout(),
	.cout(\LessThan2~11_cout ));
// synopsys translate_off
defparam \LessThan2~11 .lut_mask = 16'h002B;
defparam \LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N12
cycloneive_lcell_comb \LessThan2~13 (
// Equation(s):
// \LessThan2~13_cout  = CARRY((R1E[6] & (\R2E[6]~_Duplicate_1_q  & !\LessThan2~11_cout )) # (!R1E[6] & ((\R2E[6]~_Duplicate_1_q ) # (!\LessThan2~11_cout ))))

	.dataa(R1E[6]),
	.datab(\R2E[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~11_cout ),
	.combout(),
	.cout(\LessThan2~13_cout ));
// synopsys translate_off
defparam \LessThan2~13 .lut_mask = 16'h004D;
defparam \LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N14
cycloneive_lcell_comb \LessThan2~15 (
// Equation(s):
// \LessThan2~15_cout  = CARRY((R1E[7] & ((!\LessThan2~13_cout ) # (!\R2E[7]~_Duplicate_1_q ))) # (!R1E[7] & (!\R2E[7]~_Duplicate_1_q  & !\LessThan2~13_cout )))

	.dataa(R1E[7]),
	.datab(\R2E[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~13_cout ),
	.combout(),
	.cout(\LessThan2~15_cout ));
// synopsys translate_off
defparam \LessThan2~15 .lut_mask = 16'h002B;
defparam \LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N16
cycloneive_lcell_comb \LessThan2~17 (
// Equation(s):
// \LessThan2~17_cout  = CARRY((\R2E[8]~_Duplicate_1_q  & ((!\LessThan2~15_cout ) # (!R1E[8]))) # (!\R2E[8]~_Duplicate_1_q  & (!R1E[8] & !\LessThan2~15_cout )))

	.dataa(\R2E[8]~_Duplicate_1_q ),
	.datab(R1E[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~15_cout ),
	.combout(),
	.cout(\LessThan2~17_cout ));
// synopsys translate_off
defparam \LessThan2~17 .lut_mask = 16'h002B;
defparam \LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N18
cycloneive_lcell_comb \LessThan2~19 (
// Equation(s):
// \LessThan2~19_cout  = CARRY((R1E[9] & ((!\LessThan2~17_cout ) # (!\R2E[9]~_Duplicate_1_q ))) # (!R1E[9] & (!\R2E[9]~_Duplicate_1_q  & !\LessThan2~17_cout )))

	.dataa(R1E[9]),
	.datab(\R2E[9]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~17_cout ),
	.combout(),
	.cout(\LessThan2~19_cout ));
// synopsys translate_off
defparam \LessThan2~19 .lut_mask = 16'h002B;
defparam \LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N20
cycloneive_lcell_comb \LessThan2~21 (
// Equation(s):
// \LessThan2~21_cout  = CARRY((\R2E[10]~_Duplicate_1_q  & ((!\LessThan2~19_cout ) # (!R1E[10]))) # (!\R2E[10]~_Duplicate_1_q  & (!R1E[10] & !\LessThan2~19_cout )))

	.dataa(\R2E[10]~_Duplicate_1_q ),
	.datab(R1E[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~19_cout ),
	.combout(),
	.cout(\LessThan2~21_cout ));
// synopsys translate_off
defparam \LessThan2~21 .lut_mask = 16'h002B;
defparam \LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N22
cycloneive_lcell_comb \LessThan2~23 (
// Equation(s):
// \LessThan2~23_cout  = CARRY((\R2E[11]~_Duplicate_1_q  & (R1E[11] & !\LessThan2~21_cout )) # (!\R2E[11]~_Duplicate_1_q  & ((R1E[11]) # (!\LessThan2~21_cout ))))

	.dataa(\R2E[11]~_Duplicate_1_q ),
	.datab(R1E[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~21_cout ),
	.combout(),
	.cout(\LessThan2~23_cout ));
// synopsys translate_off
defparam \LessThan2~23 .lut_mask = 16'h004D;
defparam \LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N24
cycloneive_lcell_comb \LessThan2~25 (
// Equation(s):
// \LessThan2~25_cout  = CARRY((\R2E[12]~_Duplicate_1_q  & ((!\LessThan2~23_cout ) # (!R1E[12]))) # (!\R2E[12]~_Duplicate_1_q  & (!R1E[12] & !\LessThan2~23_cout )))

	.dataa(\R2E[12]~_Duplicate_1_q ),
	.datab(R1E[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~23_cout ),
	.combout(),
	.cout(\LessThan2~25_cout ));
// synopsys translate_off
defparam \LessThan2~25 .lut_mask = 16'h002B;
defparam \LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N26
cycloneive_lcell_comb \LessThan2~27 (
// Equation(s):
// \LessThan2~27_cout  = CARRY((R1E[13] & ((!\LessThan2~25_cout ) # (!\R2E[13]~_Duplicate_1_q ))) # (!R1E[13] & (!\R2E[13]~_Duplicate_1_q  & !\LessThan2~25_cout )))

	.dataa(R1E[13]),
	.datab(\R2E[13]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~25_cout ),
	.combout(),
	.cout(\LessThan2~27_cout ));
// synopsys translate_off
defparam \LessThan2~27 .lut_mask = 16'h002B;
defparam \LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N28
cycloneive_lcell_comb \LessThan2~29 (
// Equation(s):
// \LessThan2~29_cout  = CARRY((\R2E[14]~_Duplicate_1_q  & ((!\LessThan2~27_cout ) # (!R1E[14]))) # (!\R2E[14]~_Duplicate_1_q  & (!R1E[14] & !\LessThan2~27_cout )))

	.dataa(\R2E[14]~_Duplicate_1_q ),
	.datab(R1E[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~27_cout ),
	.combout(),
	.cout(\LessThan2~29_cout ));
// synopsys translate_off
defparam \LessThan2~29 .lut_mask = 16'h002B;
defparam \LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y5_N30
cycloneive_lcell_comb \LessThan2~30 (
// Equation(s):
// \LessThan2~30_combout  = (\R2E[15]~_Duplicate_1_q  & ((\LessThan2~29_cout ) # (!R1E[15]))) # (!\R2E[15]~_Duplicate_1_q  & (\LessThan2~29_cout  & !R1E[15]))

	.dataa(gnd),
	.datab(\R2E[15]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(R1E[15]),
	.cin(\LessThan2~29_cout ),
	.combout(\LessThan2~30_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~30 .lut_mask = 16'hC0FC;
defparam \LessThan2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N6
cycloneive_lcell_comb \saida_ulaW[0]~10 (
// Equation(s):
// \saida_ulaW[0]~10_combout  = (!IRE[12] & ((\R2E[0]~_Duplicate_1_q ) # (R1E[0])))

	.dataa(IRE[12]),
	.datab(gnd),
	.datac(\R2E[0]~_Duplicate_1_q ),
	.datad(R1E[0]),
	.cin(gnd),
	.combout(\saida_ulaW[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~10 .lut_mask = 16'h5550;
defparam \saida_ulaW[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N16
cycloneive_lcell_comb \saida_ulaW[0]~11 (
// Equation(s):
// \saida_ulaW[0]~11_combout  = (IRE[13]) # ((\Add4~0_combout ) # ((\saida_ulaW[0]~10_combout  & IRE[15])))

	.dataa(\saida_ulaW[0]~10_combout ),
	.datab(IRE[13]),
	.datac(IRE[15]),
	.datad(\Add4~0_combout ),
	.cin(gnd),
	.combout(\saida_ulaW[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~11 .lut_mask = 16'hFFEC;
defparam \saida_ulaW[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N30
cycloneive_lcell_comb \saida_ulaW[0]~12 (
// Equation(s):
// \saida_ulaW[0]~12_combout  = (!IRE[14] & ((\saida_ulaW[0]~9_combout  & (\saida_ulaW[0]~11_combout )) # (!\saida_ulaW[0]~9_combout  & ((\saida_ulaW[0]~8_combout )))))

	.dataa(IRE[14]),
	.datab(\saida_ulaW[0]~11_combout ),
	.datac(\saida_ulaW[0]~9_combout ),
	.datad(\saida_ulaW[0]~8_combout ),
	.cin(gnd),
	.combout(\saida_ulaW[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~12 .lut_mask = 16'h4540;
defparam \saida_ulaW[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N28
cycloneive_lcell_comb \saida_ulaW[0]~79 (
// Equation(s):
// \saida_ulaW[0]~79_combout  = (\saida_ulaW[0]~2_combout  & (\START.1~q  & (\saida_ulaW[0]~12_combout  & \dbk0|PB_state~q )))

	.dataa(\saida_ulaW[0]~2_combout ),
	.datab(\START.1~q ),
	.datac(\saida_ulaW[0]~12_combout ),
	.datad(\dbk0|PB_state~q ),
	.cin(gnd),
	.combout(\saida_ulaW[0]~79_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~79 .lut_mask = 16'h8000;
defparam \saida_ulaW[0]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N0
cycloneive_lcell_comb \saida_ulaW[0]~13 (
// Equation(s):
// \saida_ulaW[0]~13_combout  = (\saida_ulaW[0]~79_combout  & (((\saida_ulaW[0]~8_combout ) # (\LessThan2~30_combout )) # (!IRE[13])))

	.dataa(IRE[13]),
	.datab(\saida_ulaW[0]~8_combout ),
	.datac(\LessThan2~30_combout ),
	.datad(\saida_ulaW[0]~79_combout ),
	.cin(gnd),
	.combout(\saida_ulaW[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~13 .lut_mask = 16'hFD00;
defparam \saida_ulaW[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N14
cycloneive_lcell_comb \saida_ulaW[0]~14 (
// Equation(s):
// \saida_ulaW[0]~14_combout  = (\saida_ulaW[0]~4_combout ) # ((\saida_ulaW[0]~13_combout ) # ((!\saida_ulaW[0]~3_combout  & saida_ulaW[0])))

	.dataa(\saida_ulaW[0]~4_combout ),
	.datab(\saida_ulaW[0]~3_combout ),
	.datac(saida_ulaW[0]),
	.datad(\saida_ulaW[0]~13_combout ),
	.cin(gnd),
	.combout(\saida_ulaW[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \saida_ulaW[0]~14 .lut_mask = 16'hFFBA;
defparam \saida_ulaW[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y5_N15
dffeas \saida_ulaW[0] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\saida_ulaW[0]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(saida_ulaW[0]),
	.prn(vcc));
// synopsys translate_off
defparam \saida_ulaW[0] .is_wysiwyg = "true";
defparam \saida_ulaW[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N4
cycloneive_lcell_comb \DP7_4|WideOr6~0 (
// Equation(s):
// \DP7_4|WideOr6~0_combout  = (saida_ulaW[0] & ((saida_ulaW[3]) # (saida_ulaW[2] $ (saida_ulaW[1])))) # (!saida_ulaW[0] & ((saida_ulaW[1]) # (saida_ulaW[2] $ (saida_ulaW[3]))))

	.dataa(saida_ulaW[0]),
	.datab(saida_ulaW[2]),
	.datac(saida_ulaW[3]),
	.datad(saida_ulaW[1]),
	.cin(gnd),
	.combout(\DP7_4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_4|WideOr6~0 .lut_mask = 16'hF7BC;
defparam \DP7_4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N6
cycloneive_lcell_comb \DP7_4|WideOr5~0 (
// Equation(s):
// \DP7_4|WideOr5~0_combout  = (saida_ulaW[0] & (saida_ulaW[3] $ (((saida_ulaW[1]) # (!saida_ulaW[2]))))) # (!saida_ulaW[0] & (!saida_ulaW[2] & (!saida_ulaW[3] & saida_ulaW[1])))

	.dataa(saida_ulaW[0]),
	.datab(saida_ulaW[2]),
	.datac(saida_ulaW[3]),
	.datad(saida_ulaW[1]),
	.cin(gnd),
	.combout(\DP7_4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_4|WideOr5~0 .lut_mask = 16'h0B82;
defparam \DP7_4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N12
cycloneive_lcell_comb \DP7_4|WideOr4~0 (
// Equation(s):
// \DP7_4|WideOr4~0_combout  = (saida_ulaW[1] & (saida_ulaW[0] & ((!saida_ulaW[3])))) # (!saida_ulaW[1] & ((saida_ulaW[2] & ((!saida_ulaW[3]))) # (!saida_ulaW[2] & (saida_ulaW[0]))))

	.dataa(saida_ulaW[0]),
	.datab(saida_ulaW[2]),
	.datac(saida_ulaW[3]),
	.datad(saida_ulaW[1]),
	.cin(gnd),
	.combout(\DP7_4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_4|WideOr4~0 .lut_mask = 16'h0A2E;
defparam \DP7_4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N30
cycloneive_lcell_comb \DP7_4|WideOr3~0 (
// Equation(s):
// \DP7_4|WideOr3~0_combout  = (saida_ulaW[1] & ((saida_ulaW[0] & (saida_ulaW[2])) # (!saida_ulaW[0] & (!saida_ulaW[2] & saida_ulaW[3])))) # (!saida_ulaW[1] & (!saida_ulaW[3] & (saida_ulaW[0] $ (saida_ulaW[2]))))

	.dataa(saida_ulaW[0]),
	.datab(saida_ulaW[2]),
	.datac(saida_ulaW[3]),
	.datad(saida_ulaW[1]),
	.cin(gnd),
	.combout(\DP7_4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_4|WideOr3~0 .lut_mask = 16'h9806;
defparam \DP7_4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N20
cycloneive_lcell_comb \DP7_4|WideOr2~0 (
// Equation(s):
// \DP7_4|WideOr2~0_combout  = (saida_ulaW[2] & (saida_ulaW[3] & ((saida_ulaW[1]) # (!saida_ulaW[0])))) # (!saida_ulaW[2] & (!saida_ulaW[0] & (!saida_ulaW[3] & saida_ulaW[1])))

	.dataa(saida_ulaW[0]),
	.datab(saida_ulaW[2]),
	.datac(saida_ulaW[3]),
	.datad(saida_ulaW[1]),
	.cin(gnd),
	.combout(\DP7_4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_4|WideOr2~0 .lut_mask = 16'hC140;
defparam \DP7_4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y4_N4
cycloneive_lcell_comb \DP7_4|WideOr1~0 (
// Equation(s):
// \DP7_4|WideOr1~0_combout  = (saida_ulaW[3] & ((saida_ulaW[0] & ((saida_ulaW[1]))) # (!saida_ulaW[0] & (saida_ulaW[2])))) # (!saida_ulaW[3] & (saida_ulaW[2] & (saida_ulaW[1] $ (saida_ulaW[0]))))

	.dataa(saida_ulaW[3]),
	.datab(saida_ulaW[2]),
	.datac(saida_ulaW[1]),
	.datad(saida_ulaW[0]),
	.cin(gnd),
	.combout(\DP7_4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_4|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \DP7_4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y4_N2
cycloneive_lcell_comb \DP7_4|WideOr0~0 (
// Equation(s):
// \DP7_4|WideOr0~0_combout  = (saida_ulaW[3] & (saida_ulaW[0] & (saida_ulaW[2] $ (saida_ulaW[1])))) # (!saida_ulaW[3] & (!saida_ulaW[1] & (saida_ulaW[2] $ (saida_ulaW[0]))))

	.dataa(saida_ulaW[3]),
	.datab(saida_ulaW[2]),
	.datac(saida_ulaW[1]),
	.datad(saida_ulaW[0]),
	.cin(gnd),
	.combout(\DP7_4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_4|WideOr0~0 .lut_mask = 16'h2904;
defparam \DP7_4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y5_N12
cycloneive_lcell_comb \DP7_5|WideOr6~0 (
// Equation(s):
// \DP7_5|WideOr6~0_combout  = (saida_ulaW[8] & ((saida_ulaW[11]) # (saida_ulaW[9] $ (saida_ulaW[10])))) # (!saida_ulaW[8] & ((saida_ulaW[9]) # (saida_ulaW[11] $ (saida_ulaW[10]))))

	.dataa(saida_ulaW[8]),
	.datab(saida_ulaW[11]),
	.datac(saida_ulaW[9]),
	.datad(saida_ulaW[10]),
	.cin(gnd),
	.combout(\DP7_5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_5|WideOr6~0 .lut_mask = 16'hDBFC;
defparam \DP7_5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y5_N26
cycloneive_lcell_comb \DP7_5|WideOr5~0 (
// Equation(s):
// \DP7_5|WideOr5~0_combout  = (saida_ulaW[8] & (saida_ulaW[11] $ (((saida_ulaW[9]) # (!saida_ulaW[10]))))) # (!saida_ulaW[8] & (!saida_ulaW[11] & (saida_ulaW[9] & !saida_ulaW[10])))

	.dataa(saida_ulaW[8]),
	.datab(saida_ulaW[11]),
	.datac(saida_ulaW[9]),
	.datad(saida_ulaW[10]),
	.cin(gnd),
	.combout(\DP7_5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_5|WideOr5~0 .lut_mask = 16'h2832;
defparam \DP7_5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y5_N28
cycloneive_lcell_comb \DP7_5|WideOr4~0 (
// Equation(s):
// \DP7_5|WideOr4~0_combout  = (saida_ulaW[9] & (saida_ulaW[8] & (!saida_ulaW[11]))) # (!saida_ulaW[9] & ((saida_ulaW[10] & ((!saida_ulaW[11]))) # (!saida_ulaW[10] & (saida_ulaW[8]))))

	.dataa(saida_ulaW[8]),
	.datab(saida_ulaW[11]),
	.datac(saida_ulaW[9]),
	.datad(saida_ulaW[10]),
	.cin(gnd),
	.combout(\DP7_5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_5|WideOr4~0 .lut_mask = 16'h232A;
defparam \DP7_5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y5_N22
cycloneive_lcell_comb \DP7_5|WideOr3~0 (
// Equation(s):
// \DP7_5|WideOr3~0_combout  = (saida_ulaW[9] & ((saida_ulaW[8] & ((saida_ulaW[10]))) # (!saida_ulaW[8] & (saida_ulaW[11] & !saida_ulaW[10])))) # (!saida_ulaW[9] & (!saida_ulaW[11] & (saida_ulaW[8] $ (saida_ulaW[10]))))

	.dataa(saida_ulaW[8]),
	.datab(saida_ulaW[11]),
	.datac(saida_ulaW[9]),
	.datad(saida_ulaW[10]),
	.cin(gnd),
	.combout(\DP7_5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_5|WideOr3~0 .lut_mask = 16'hA142;
defparam \DP7_5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y5_N4
cycloneive_lcell_comb \DP7_5|WideOr2~0 (
// Equation(s):
// \DP7_5|WideOr2~0_combout  = (saida_ulaW[11] & (saida_ulaW[10] & ((saida_ulaW[9]) # (!saida_ulaW[8])))) # (!saida_ulaW[11] & (!saida_ulaW[8] & (saida_ulaW[9] & !saida_ulaW[10])))

	.dataa(saida_ulaW[8]),
	.datab(saida_ulaW[11]),
	.datac(saida_ulaW[9]),
	.datad(saida_ulaW[10]),
	.cin(gnd),
	.combout(\DP7_5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_5|WideOr2~0 .lut_mask = 16'hC410;
defparam \DP7_5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y5_N30
cycloneive_lcell_comb \DP7_5|WideOr1~0 (
// Equation(s):
// \DP7_5|WideOr1~0_combout  = (saida_ulaW[11] & ((saida_ulaW[8] & (saida_ulaW[9])) # (!saida_ulaW[8] & ((saida_ulaW[10]))))) # (!saida_ulaW[11] & (saida_ulaW[10] & (saida_ulaW[8] $ (saida_ulaW[9]))))

	.dataa(saida_ulaW[8]),
	.datab(saida_ulaW[11]),
	.datac(saida_ulaW[9]),
	.datad(saida_ulaW[10]),
	.cin(gnd),
	.combout(\DP7_5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_5|WideOr1~0 .lut_mask = 16'hD680;
defparam \DP7_5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y5_N20
cycloneive_lcell_comb \DP7_5|WideOr0~0 (
// Equation(s):
// \DP7_5|WideOr0~0_combout  = (saida_ulaW[11] & (saida_ulaW[8] & (saida_ulaW[9] $ (saida_ulaW[10])))) # (!saida_ulaW[11] & (!saida_ulaW[9] & (saida_ulaW[8] $ (saida_ulaW[10]))))

	.dataa(saida_ulaW[8]),
	.datab(saida_ulaW[11]),
	.datac(saida_ulaW[9]),
	.datad(saida_ulaW[10]),
	.cin(gnd),
	.combout(\DP7_5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_5|WideOr0~0 .lut_mask = 16'h0982;
defparam \DP7_5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N8
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = CICLO[0] $ (GND)
// \Add2~1  = CARRY(!CICLO[0])

	.dataa(gnd),
	.datab(CICLO[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'hCC33;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N24
cycloneive_lcell_comb \CICLO~14 (
// Equation(s):
// \CICLO~14_combout  = ((\START.1~q  & !\Add2~0_combout )) # (!\dbk0|PB_state~q )

	.dataa(\START.1~q ),
	.datab(gnd),
	.datac(\Add2~0_combout ),
	.datad(\dbk0|PB_state~q ),
	.cin(gnd),
	.combout(\CICLO~14_combout ),
	.cout());
// synopsys translate_off
defparam \CICLO~14 .lut_mask = 16'h0AFF;
defparam \CICLO~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N25
dffeas \CICLO[0] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\CICLO~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CICLO[0]),
	.prn(vcc));
// synopsys translate_off
defparam \CICLO[0] .is_wysiwyg = "true";
defparam \CICLO[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N10
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (CICLO[1] & (!\Add2~1 )) # (!CICLO[1] & ((\Add2~1 ) # (GND)))
// \Add2~3  = CARRY((!\Add2~1 ) # (!CICLO[1]))

	.dataa(CICLO[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h5A5F;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N6
cycloneive_lcell_comb \CICLO~15 (
// Equation(s):
// \CICLO~15_combout  = (\Add2~2_combout  & (\START.1~q  & \dbk0|PB_state~q ))

	.dataa(\Add2~2_combout ),
	.datab(gnd),
	.datac(\START.1~q ),
	.datad(\dbk0|PB_state~q ),
	.cin(gnd),
	.combout(\CICLO~15_combout ),
	.cout());
// synopsys translate_off
defparam \CICLO~15 .lut_mask = 16'hA000;
defparam \CICLO~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N7
dffeas \CICLO[1] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\CICLO~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CICLO[1]),
	.prn(vcc));
// synopsys translate_off
defparam \CICLO[1] .is_wysiwyg = "true";
defparam \CICLO[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N12
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (CICLO[2] & (\Add2~3  $ (GND))) # (!CICLO[2] & (!\Add2~3  & VCC))
// \Add2~5  = CARRY((CICLO[2] & !\Add2~3 ))

	.dataa(gnd),
	.datab(CICLO[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hC30C;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N4
cycloneive_lcell_comb \CICLO~16 (
// Equation(s):
// \CICLO~16_combout  = (\START.1~q  & (\Add2~4_combout  & \dbk0|PB_state~q ))

	.dataa(\START.1~q ),
	.datab(gnd),
	.datac(\Add2~4_combout ),
	.datad(\dbk0|PB_state~q ),
	.cin(gnd),
	.combout(\CICLO~16_combout ),
	.cout());
// synopsys translate_off
defparam \CICLO~16 .lut_mask = 16'hA000;
defparam \CICLO~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N5
dffeas \CICLO[2] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\CICLO~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CICLO[2]),
	.prn(vcc));
// synopsys translate_off
defparam \CICLO[2] .is_wysiwyg = "true";
defparam \CICLO[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N14
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (CICLO[3] & (!\Add2~5 )) # (!CICLO[3] & ((\Add2~5 ) # (GND)))
// \Add2~7  = CARRY((!\Add2~5 ) # (!CICLO[3]))

	.dataa(CICLO[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h5A5F;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N26
cycloneive_lcell_comb \CICLO~17 (
// Equation(s):
// \CICLO~17_combout  = (\START.1~q  & (\Add2~6_combout  & \dbk0|PB_state~q ))

	.dataa(\START.1~q ),
	.datab(gnd),
	.datac(\Add2~6_combout ),
	.datad(\dbk0|PB_state~q ),
	.cin(gnd),
	.combout(\CICLO~17_combout ),
	.cout());
// synopsys translate_off
defparam \CICLO~17 .lut_mask = 16'hA000;
defparam \CICLO~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N27
dffeas \CICLO[3] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\CICLO~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CICLO[3]),
	.prn(vcc));
// synopsys translate_off
defparam \CICLO[3] .is_wysiwyg = "true";
defparam \CICLO[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N24
cycloneive_lcell_comb \DP7_6|WideOr6~0 (
// Equation(s):
// \DP7_6|WideOr6~0_combout  = (CICLO[0] & ((CICLO[1]) # (CICLO[2] $ (CICLO[3])))) # (!CICLO[0] & ((CICLO[3]) # (CICLO[2] $ (CICLO[1]))))

	.dataa(CICLO[2]),
	.datab(CICLO[0]),
	.datac(CICLO[3]),
	.datad(CICLO[1]),
	.cin(gnd),
	.combout(\DP7_6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_6|WideOr6~0 .lut_mask = 16'hFD7A;
defparam \DP7_6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N26
cycloneive_lcell_comb \DP7_6|WideOr5~0 (
// Equation(s):
// \DP7_6|WideOr5~0_combout  = (CICLO[2] & (!CICLO[0] & (CICLO[3] $ (CICLO[1])))) # (!CICLO[2] & (!CICLO[3] & ((CICLO[1]) # (!CICLO[0]))))

	.dataa(CICLO[2]),
	.datab(CICLO[0]),
	.datac(CICLO[3]),
	.datad(CICLO[1]),
	.cin(gnd),
	.combout(\DP7_6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_6|WideOr5~0 .lut_mask = 16'h0721;
defparam \DP7_6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N28
cycloneive_lcell_comb \DP7_6|WideOr4~0 (
// Equation(s):
// \DP7_6|WideOr4~0_combout  = (CICLO[1] & (((!CICLO[0] & !CICLO[3])))) # (!CICLO[1] & ((CICLO[2] & ((!CICLO[3]))) # (!CICLO[2] & (!CICLO[0]))))

	.dataa(CICLO[2]),
	.datab(CICLO[0]),
	.datac(CICLO[3]),
	.datad(CICLO[1]),
	.cin(gnd),
	.combout(\DP7_6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_6|WideOr4~0 .lut_mask = 16'h031B;
defparam \DP7_6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N10
cycloneive_lcell_comb \DP7_6|WideOr3~0 (
// Equation(s):
// \DP7_6|WideOr3~0_combout  = (CICLO[1] & ((CICLO[2] & (!CICLO[0])) # (!CICLO[2] & (CICLO[0] & CICLO[3])))) # (!CICLO[1] & (!CICLO[3] & (CICLO[2] $ (!CICLO[0]))))

	.dataa(CICLO[2]),
	.datab(CICLO[0]),
	.datac(CICLO[3]),
	.datad(CICLO[1]),
	.cin(gnd),
	.combout(\DP7_6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_6|WideOr3~0 .lut_mask = 16'h6209;
defparam \DP7_6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N16
cycloneive_lcell_comb \DP7_6|WideOr2~0 (
// Equation(s):
// \DP7_6|WideOr2~0_combout  = (CICLO[2] & (CICLO[3] & ((CICLO[0]) # (CICLO[1])))) # (!CICLO[2] & (CICLO[0] & (!CICLO[3] & CICLO[1])))

	.dataa(CICLO[2]),
	.datab(CICLO[0]),
	.datac(CICLO[3]),
	.datad(CICLO[1]),
	.cin(gnd),
	.combout(\DP7_6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_6|WideOr2~0 .lut_mask = 16'hA480;
defparam \DP7_6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N2
cycloneive_lcell_comb \DP7_6|WideOr1~0 (
// Equation(s):
// \DP7_6|WideOr1~0_combout  = (CICLO[3] & ((CICLO[0] & (CICLO[2])) # (!CICLO[0] & ((CICLO[1]))))) # (!CICLO[3] & (CICLO[2] & (CICLO[0] $ (!CICLO[1]))))

	.dataa(CICLO[2]),
	.datab(CICLO[0]),
	.datac(CICLO[3]),
	.datad(CICLO[1]),
	.cin(gnd),
	.combout(\DP7_6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_6|WideOr1~0 .lut_mask = 16'hB882;
defparam \DP7_6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N4
cycloneive_lcell_comb \DP7_6|WideOr0~0 (
// Equation(s):
// \DP7_6|WideOr0~0_combout  = (CICLO[2] & (!CICLO[1] & (CICLO[0] $ (CICLO[3])))) # (!CICLO[2] & (!CICLO[0] & (CICLO[3] $ (!CICLO[1]))))

	.dataa(CICLO[2]),
	.datab(CICLO[0]),
	.datac(CICLO[3]),
	.datad(CICLO[1]),
	.cin(gnd),
	.combout(\DP7_6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_6|WideOr0~0 .lut_mask = 16'h1029;
defparam \DP7_6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N16
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (CICLO[4] & (\Add2~7  $ (GND))) # (!CICLO[4] & (!\Add2~7  & VCC))
// \Add2~9  = CARRY((CICLO[4] & !\Add2~7 ))

	.dataa(gnd),
	.datab(CICLO[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hC30C;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N0
cycloneive_lcell_comb \CICLO~18 (
// Equation(s):
// \CICLO~18_combout  = (\Add2~8_combout  & (\START.1~q  & \dbk0|PB_state~q ))

	.dataa(gnd),
	.datab(\Add2~8_combout ),
	.datac(\START.1~q ),
	.datad(\dbk0|PB_state~q ),
	.cin(gnd),
	.combout(\CICLO~18_combout ),
	.cout());
// synopsys translate_off
defparam \CICLO~18 .lut_mask = 16'hC000;
defparam \CICLO~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N1
dffeas \CICLO[4] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\CICLO~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CICLO[4]),
	.prn(vcc));
// synopsys translate_off
defparam \CICLO[4] .is_wysiwyg = "true";
defparam \CICLO[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N18
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (CICLO[5] & (!\Add2~9 )) # (!CICLO[5] & ((\Add2~9 ) # (GND)))
// \Add2~11  = CARRY((!\Add2~9 ) # (!CICLO[5]))

	.dataa(CICLO[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h5A5F;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N30
cycloneive_lcell_comb \CICLO~19 (
// Equation(s):
// \CICLO~19_combout  = (\Add2~10_combout  & (\START.1~q  & \dbk0|PB_state~q ))

	.dataa(gnd),
	.datab(\Add2~10_combout ),
	.datac(\START.1~q ),
	.datad(\dbk0|PB_state~q ),
	.cin(gnd),
	.combout(\CICLO~19_combout ),
	.cout());
// synopsys translate_off
defparam \CICLO~19 .lut_mask = 16'hC000;
defparam \CICLO~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N31
dffeas \CICLO[5] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\CICLO~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CICLO[5]),
	.prn(vcc));
// synopsys translate_off
defparam \CICLO[5] .is_wysiwyg = "true";
defparam \CICLO[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N20
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (CICLO[6] & (\Add2~11  $ (GND))) # (!CICLO[6] & (!\Add2~11  & VCC))
// \Add2~13  = CARRY((CICLO[6] & !\Add2~11 ))

	.dataa(gnd),
	.datab(CICLO[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'hC30C;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N28
cycloneive_lcell_comb \CICLO~20 (
// Equation(s):
// \CICLO~20_combout  = (\Add2~12_combout  & (\START.1~q  & \dbk0|PB_state~q ))

	.dataa(gnd),
	.datab(\Add2~12_combout ),
	.datac(\START.1~q ),
	.datad(\dbk0|PB_state~q ),
	.cin(gnd),
	.combout(\CICLO~20_combout ),
	.cout());
// synopsys translate_off
defparam \CICLO~20 .lut_mask = 16'hC000;
defparam \CICLO~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N29
dffeas \CICLO[6] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\CICLO~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CICLO[6]),
	.prn(vcc));
// synopsys translate_off
defparam \CICLO[6] .is_wysiwyg = "true";
defparam \CICLO[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N22
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = \Add2~13  $ (CICLO[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(CICLO[7]),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h0FF0;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N2
cycloneive_lcell_comb \CICLO~21 (
// Equation(s):
// \CICLO~21_combout  = (\START.1~q  & (\Add2~14_combout  & \dbk0|PB_state~q ))

	.dataa(\START.1~q ),
	.datab(gnd),
	.datac(\Add2~14_combout ),
	.datad(\dbk0|PB_state~q ),
	.cin(gnd),
	.combout(\CICLO~21_combout ),
	.cout());
// synopsys translate_off
defparam \CICLO~21 .lut_mask = 16'hA000;
defparam \CICLO~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N3
dffeas \CICLO[7] (
	.clk(\clk[25]~clkctrl_outclk ),
	.d(\CICLO~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CICLO[7]),
	.prn(vcc));
// synopsys translate_off
defparam \CICLO[7] .is_wysiwyg = "true";
defparam \CICLO[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N22
cycloneive_lcell_comb \DP7_7|WideOr6~0 (
// Equation(s):
// \DP7_7|WideOr6~0_combout  = (CICLO[4] & ((CICLO[7]) # (CICLO[5] $ (CICLO[6])))) # (!CICLO[4] & ((CICLO[5]) # (CICLO[6] $ (CICLO[7]))))

	.dataa(CICLO[5]),
	.datab(CICLO[6]),
	.datac(CICLO[4]),
	.datad(CICLO[7]),
	.cin(gnd),
	.combout(\DP7_7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_7|WideOr6~0 .lut_mask = 16'hFB6E;
defparam \DP7_7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N8
cycloneive_lcell_comb \DP7_7|WideOr5~0 (
// Equation(s):
// \DP7_7|WideOr5~0_combout  = (CICLO[5] & (!CICLO[7] & ((CICLO[4]) # (!CICLO[6])))) # (!CICLO[5] & (CICLO[4] & (CICLO[6] $ (!CICLO[7]))))

	.dataa(CICLO[5]),
	.datab(CICLO[6]),
	.datac(CICLO[4]),
	.datad(CICLO[7]),
	.cin(gnd),
	.combout(\DP7_7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_7|WideOr5~0 .lut_mask = 16'h40B2;
defparam \DP7_7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N18
cycloneive_lcell_comb \DP7_7|WideOr4~0 (
// Equation(s):
// \DP7_7|WideOr4~0_combout  = (CICLO[5] & (((CICLO[4] & !CICLO[7])))) # (!CICLO[5] & ((CICLO[6] & ((!CICLO[7]))) # (!CICLO[6] & (CICLO[4]))))

	.dataa(CICLO[5]),
	.datab(CICLO[6]),
	.datac(CICLO[4]),
	.datad(CICLO[7]),
	.cin(gnd),
	.combout(\DP7_7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_7|WideOr4~0 .lut_mask = 16'h10F4;
defparam \DP7_7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N12
cycloneive_lcell_comb \DP7_7|WideOr3~0 (
// Equation(s):
// \DP7_7|WideOr3~0_combout  = (CICLO[5] & ((CICLO[6] & (CICLO[4])) # (!CICLO[6] & (!CICLO[4] & CICLO[7])))) # (!CICLO[5] & (!CICLO[7] & (CICLO[6] $ (CICLO[4]))))

	.dataa(CICLO[5]),
	.datab(CICLO[6]),
	.datac(CICLO[4]),
	.datad(CICLO[7]),
	.cin(gnd),
	.combout(\DP7_7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_7|WideOr3~0 .lut_mask = 16'h8294;
defparam \DP7_7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N30
cycloneive_lcell_comb \DP7_7|WideOr2~0 (
// Equation(s):
// \DP7_7|WideOr2~0_combout  = (CICLO[6] & (CICLO[7] & ((CICLO[5]) # (!CICLO[4])))) # (!CICLO[6] & (CICLO[5] & (!CICLO[4] & !CICLO[7])))

	.dataa(CICLO[5]),
	.datab(CICLO[6]),
	.datac(CICLO[4]),
	.datad(CICLO[7]),
	.cin(gnd),
	.combout(\DP7_7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_7|WideOr2~0 .lut_mask = 16'h8C02;
defparam \DP7_7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N20
cycloneive_lcell_comb \DP7_7|WideOr1~0 (
// Equation(s):
// \DP7_7|WideOr1~0_combout  = (CICLO[5] & ((CICLO[4] & ((CICLO[7]))) # (!CICLO[4] & (CICLO[6])))) # (!CICLO[5] & (CICLO[6] & (CICLO[4] $ (CICLO[7]))))

	.dataa(CICLO[5]),
	.datab(CICLO[6]),
	.datac(CICLO[4]),
	.datad(CICLO[7]),
	.cin(gnd),
	.combout(\DP7_7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_7|WideOr1~0 .lut_mask = 16'hAC48;
defparam \DP7_7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N6
cycloneive_lcell_comb \DP7_7|WideOr0~0 (
// Equation(s):
// \DP7_7|WideOr0~0_combout  = (CICLO[6] & (!CICLO[5] & (CICLO[4] $ (!CICLO[7])))) # (!CICLO[6] & (CICLO[4] & (CICLO[5] $ (!CICLO[7]))))

	.dataa(CICLO[5]),
	.datab(CICLO[6]),
	.datac(CICLO[4]),
	.datad(CICLO[7]),
	.cin(gnd),
	.combout(\DP7_7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP7_7|WideOr0~0 .lut_mask = 16'h6014;
defparam \DP7_7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDG[8] = \LEDG[8]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

endmodule
