<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.0.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"kamijio-misaka.github.io","root":"/","scheme":"Pisces","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta property="og:type" content="article">
<meta property="og:title" content="基于硬禾ICE40UP5K简易DDS信号发生器">
<meta property="og:url" content="https://kamijio-misaka.github.io/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/index.html">
<meta property="og:site_name" content="DAO&#39;s blog">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://kamijio-misaka.github.io/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/img.png">
<meta property="og:image" content="https://kamijio-misaka.github.io/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/KUANG.png">
<meta property="og:image" content="https://kamijio-misaka.github.io/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/BU.png">
<meta property="og:image" content="https://kamijio-misaka.github.io/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/az.png">
<meta property="og:image" content="https://kamijio-misaka.github.io/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/STATEFSM.png">
<meta property="og:image" content="https://kamijio-misaka.github.io/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/show1.png">
<meta property="article:published_time" content="2022-02-11T10:13:48.000Z">
<meta property="article:modified_time" content="2022-02-12T07:29:24.093Z">
<meta property="article:author" content="Ojisang_Dao">
<meta property="article:tag" content="Verilog">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="DDS">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://kamijio-misaka.github.io/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/img.png">

<link rel="canonical" href="https://kamijio-misaka.github.io/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>基于硬禾ICE40UP5K简易DDS信号发生器 | DAO's blog</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>
    <a target="_blank" rel="noopener" href="https://github.com/Kamijio-Misaka" class="github-corner" aria-label="View source on GitHub"><svg width="80" height="80" viewBox="0 0 250 250" style="fill:#FD6C6C; color:#fff; position: absolute; top: 0; border: 0; right: 0;" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a><style>.github-corner:hover .octo-arm{animation:octocat-wave 560ms ease-in-out}@keyframes octocat-wave{0%,100%{transform:rotate(0)}20%,60%{transform:rotate(-25deg)}40%,80%{transform:rotate(10deg)}}@media (max-width:500px){.github-corner:hover .octo-arm{animation:none}.github-corner .octo-arm{animation:octocat-wave 560ms ease-in-out}}</style>
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">DAO's blog</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">一个不想当废物的废物</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签<span class="badge">4</span></a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类<span class="badge">3</span></a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档<span class="badge">4</span></a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://kamijio-misaka.github.io/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/M.png">
      <meta itemprop="name" content="Ojisang_Dao">
      <meta itemprop="description" content="阿哲">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="DAO's blog">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          基于硬禾ICE40UP5K简易DDS信号发生器
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2022-02-11 18:13:48" itemprop="dateCreated datePublished" datetime="2022-02-11T18:13:48+08:00">2022-02-11</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2022-02-12 15:29:24" itemprop="dateModified" datetime="2022-02-12T15:29:24+08:00">2022-02-12</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Verilog/" itemprop="url" rel="index"><span itemprop="name">Verilog</span></a>
                </span>
                  ，
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Verilog/FPGA/" itemprop="url" rel="index"><span itemprop="name">FPGA</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p><img src="/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/img.png" alt="img.png"><br><span id="more"></span></p>
<h1 id="基于硬禾ICE40UP5K简易DDS信号发生器"><a href="#基于硬禾ICE40UP5K简易DDS信号发生器" class="headerlink" title="基于硬禾ICE40UP5K简易DDS信号发生器"></a>基于硬禾ICE40UP5K简易DDS信号发生器</h1><h2 id="一、什么是DDS"><a href="#一、什么是DDS" class="headerlink" title="一、什么是DDS"></a>一、什么是DDS</h2><p>DDS（Direct Digital Synthesizer）直接数字合成技术，是一种用于产生稳定的周期性的波形。</p>
<p>简单来说就是在ROM中存取离散的正弦波数据，让后在一个时钟作用下，按照固定的步长将ROM中的数据读出并送入DAC中输出。并在其后添加一个低通滤波器，便可实现一个较为稳定的正弦波。</p>
<h2 id="二、DDS实现原理"><a href="#二、DDS实现原理" class="headerlink" title="二、DDS实现原理"></a>二、DDS实现原理</h2><h3 id="1、框图"><a href="#1、框图" class="headerlink" title="1、框图"></a>1、框图</h3><p><img src="/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/KUANG.png" alt="KUANG.png"><br>此图为野火FPGA教程中的DDS框图。</p>
<p>第一个框为一个寄存器，输入的是一个频率字，频率字就是我们从ROM表中读取数据的步长。</p>
<p>虚线为整个DDS系统的核心，<strong>相位累加器</strong>。它的具体作用就是对输入的频率字进行累加。</p>
<p>举个不太恰当的例子，频率字相当于一个人走一步能走多远，相位累加器就是这个人走的路程。</p>
<p><img src="/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/BU.png" alt="BU.png"></p>
<p>我们可以用一个圆形作为一个正弦波的周期，黑点代表每个点处ROM存储的数据。两点之间的距离即为频率字控制的步长。</p>
<p>由此，频率公式为（fo为输出频率，fc为系统时钟频率，M为频率字大小，n为累加器位数）。</p>
<script type="math/tex; mode=display">
f_o = \frac{M} {2^n}*f_c</script><p>则频率分辨率为</p>
<script type="math/tex; mode=display">
f_o = \frac{f_c} {2^n}</script><p>相位字寄存器用来存储相位数据，相位调制器负责利用相位字来控制相位。</p>
<p>对于DDS来说，输出周期性波形的相位就相当于ROM中存储数据的位置。</p>
<p>因此，输出相位增量为（P为输入相位字，n为累加器位数）</p>
<script type="math/tex; mode=display">
\phi_o = \frac{2\pi} {2^n}*P</script><p>最后将累加后地址从ROM表中读出发送给DAC，并通过一个低通滤波即可（模拟部分略过）。</p>
<h3 id="2、细节与补充"><a href="#2、细节与补充" class="headerlink" title="2、细节与补充"></a>2、细节与补充</h3><p>大多数DDS中，相位累加器的范围通常为24-32位，也就是说，通常存在$2^{24}—2^{32}$ 个相位点，但是，由于DAC输出也不过十几位，通常来说用这么大的ROM来存储如此多的重复数据比较浪费。因此就有一种方法。</p>
<p>即<strong>只输出累加器</strong>所得数据的<strong>高位</strong>（位数一般与存储深度相当）。</p>
<p>比如，如果我只有10位存储深度的ROM，但是同时，我想要$2^{24}$ 个相位点时，就可以只输出累加器所得结果的高10位。</p>
<h2 id="三、设计要求"><a href="#三、设计要求" class="headerlink" title="三、设计要求"></a>三、设计要求</h2><ul>
<li>能够产生正弦波、三角波、方波，可以通过扩展板上的按键控制波形的切换</li>
<li>产生信号的幅度0-3Vpp之间可调，调节分辨率精确到10mV，可以通过电位计进行调节</li>
<li>产生信号的频率100Hz - 2MHz之间可调，频率调节分辨率可达10Hz</li>
<li>产生的波形、波形的幅度、波形的频率都实时显示在OLED屏幕上</li>
</ul>
<h2 id="四、设计思路"><a href="#四、设计思路" class="headerlink" title="四、设计思路"></a>四、设计思路</h2><h3 id="实现思路"><a href="#实现思路" class="headerlink" title="实现思路"></a>实现思路</h3><p><img src="/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/az.png" alt="az.png"></p>
<p>利用内部锁相环产生48MHz时钟信号</p>
<p>创建DDS模块儿。</p>
<p>为了便于不同情况下设置不同参数，编写模式状态机。</p>
<p>编写ADC采样驱动，用于设置具体数据。</p>
<p>编写DDS基本组成，即相位累加器和ROM表，设置频率字24位，最小调节频率2.77Hz</p>
<p>因为ADC读取为8位，因此最小调节幅度为12mV。</p>
<p>同时，设置两个按键除抖动模块用于交互。（图中省略）</p>
<h3 id="交互思路"><a href="#交互思路" class="headerlink" title="交互思路"></a>交互思路</h3><p><strong>按键1</strong>：切换模式，在峰峰值、频率、波形之间切换。</p>
<p><strong>按键2</strong>：</p>
<ul>
<li><p>波形模式下，按键二可依照，正弦波-三角波-方波-正弦波的顺序切换波形。</p>
</li>
<li><p>频率模式下，按键二用于切换三种频率控制模式。</p>
<p>(1)、L模式，将ADC数据放在频率字低八位。</p>
<p>(2)、M模式，将ADC数据放在频率字的中间八位。</p>
<p>(3)、H模式，将ADC数据放在频率字的高八位。</p>
</li>
<li><p>峰峰值模式下，将ADC数据锁存入输出中。</p>
</li>
</ul>
<h2 id="五、DDS各模块儿实现与verilog代码"><a href="#五、DDS各模块儿实现与verilog代码" class="headerlink" title="五、DDS各模块儿实现与verilog代码"></a>五、DDS各模块儿实现与verilog代码</h2><h3 id="1、时钟"><a href="#1、时钟" class="headerlink" title="1、时钟"></a>1、时钟</h3><p>原理图中板载晶振为12M。</p>
<p>且内部锁相环最高工作在48M，因此设置PLL倍频到48M。</p>
<p>将准备完成信号与复位信号与，变为系统复位</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/* PLL产生48MhZ时钟信号 */</span></span><br><span class="line">pll_sys pll_sys_inst (</span><br><span class="line">	<span class="variable">.ref_clk_i</span>		(iclk), </span><br><span class="line">	<span class="variable">.rst_n_i</span>		(irst_n), </span><br><span class="line">	<span class="variable">.lock_o</span>			(w_pll_lock), </span><br><span class="line">	<span class="variable">.outcore_o</span>		(wpll_sys_clk), </span><br><span class="line">	<span class="variable">.outglobal_o</span>	(wpll_glo_clk)</span><br><span class="line">	);</span><br><span class="line"><span class="keyword">assign</span> w_sys_rstn = w_pll_lock &amp; irst_n;</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3 id="2、选择模式状态机"><a href="#2、选择模式状态机" class="headerlink" title="2、选择模式状态机"></a>2、选择模式状态机</h3><p>在硬禾的开发板中只有<strong>两个</strong>按键。因此，设计<strong>一个按键可以控制频率设置、波形设置、峰峰值设置三个模式</strong>。用<strong>另外一个按键</strong>和<strong>ADC读取</strong>控制设置的<strong>具体数值</strong>。</p>
<p>状态机如下</p>
<p><img src="/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/STATEFSM.png" alt="STATEFSM.png"></p>
<p>Verilog代码</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> state_fsm(</span><br><span class="line">	<span class="keyword">input</span>			clk			,</span><br><span class="line">	<span class="keyword">input</span>			rst_n		,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">input</span>			key_sel_n	,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">output</span>	[<span class="number">2</span>:<span class="number">0</span>]	state 		</span><br><span class="line"></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">	<span class="keyword">localparam</span>	WAVEMODE = <span class="number">3&#x27;b001</span>, FREQMODE = <span class="number">3&#x27;b010</span>, VPPMODE  = <span class="number">3&#x27;b100</span>;</span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] fsm_state;</span><br><span class="line">					</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span> (~rst_n) <span class="keyword">begin</span></span><br><span class="line">			<span class="comment">// reset</span></span><br><span class="line">			fsm_state &lt;= WAVEMODE;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span> (~key_sel_n) <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">case</span> (fsm_state)</span><br><span class="line">				WAVEMODE: fsm_state &lt;= FREQMODE	;</span><br><span class="line">				FREQMODE: fsm_state &lt;= VPPMODE	;</span><br><span class="line">				VPPMODE	: fsm_state &lt;= WAVEMODE	;</span><br><span class="line">				<span class="keyword">default</span>	: fsm_state &lt;= WAVEMODE	;</span><br><span class="line">			<span class="keyword">endcase</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> </span><br><span class="line">			fsm_state &lt;= fsm_state;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">assign</span> state = fsm_state;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="3、rom表"><a href="#3、rom表" class="headerlink" title="3、rom表"></a>3、rom表</h3><h4 id="matlab生成数据"><a href="#matlab生成数据" class="headerlink" title="matlab生成数据"></a>matlab生成数据</h4><p>由于DAC为八位，因此ROM中数据宽度设置为八位。</p>
<p>深度设置为11位。</p>
<p>用matlab编写并生成正弦波、方波、三角波三种文件。</p>
<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">%生成正弦波数据</span></span><br><span class="line">x = <span class="built_in">linspace</span>(<span class="number">0</span>,<span class="number">2</span>*<span class="built_in">pi</span><span class="number">-2</span>*<span class="built_in">pi</span>/<span class="number">2048</span>,<span class="number">2048</span>);</span><br><span class="line">sin_data = <span class="number">255</span>*((<span class="built_in">sin</span>(x)+<span class="number">1</span>)/<span class="number">2</span>);</span><br><span class="line"><span class="comment">%生成方波数据</span></span><br><span class="line">squ_data = repelem([<span class="number">0</span>,<span class="number">255</span>],<span class="number">1024</span>);</span><br><span class="line"><span class="comment">%生成三角波数据</span></span><br><span class="line">tri_data_l = <span class="built_in">linspace</span>(<span class="number">0</span>,<span class="number">255</span>,<span class="number">1024</span>);</span><br><span class="line">tri_data_h = <span class="built_in">linspace</span>(<span class="number">255</span>,<span class="number">0</span>,<span class="number">1024</span>);</span><br><span class="line">tri_data = [tri_data_l,tri_data_h];</span><br></pre></td></tr></table></figure>
<p>生成二进制文件函数</p>
<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">function</span> <span class="title">wave_generate</span><span class="params">(data, path, width, depth )</span></span></span><br><span class="line"><span class="comment">%根据波形数据输出对应二进制文件</span></span><br><span class="line"><span class="comment">%data   波形数据</span></span><br><span class="line"><span class="comment">%path   文件地址，例如&#x27;C:\MAT\square_data.txt&#x27;</span></span><br><span class="line"><span class="comment">%width  数据输出宽度</span></span><br><span class="line"><span class="comment">%depth  数据存储深度</span></span><br><span class="line">data = uint32(data);</span><br><span class="line">data = dec2bin(data);</span><br><span class="line">fid = fopen(path,<span class="string">&#x27;w&#x27;</span>);</span><br><span class="line"><span class="keyword">for</span> <span class="built_in">i</span>=<span class="number">1</span>:depth</span><br><span class="line">    <span class="keyword">for</span> <span class="built_in">j</span>=<span class="number">1</span>:width</span><br><span class="line">        <span class="keyword">if</span> data(<span class="built_in">i</span>,<span class="built_in">j</span>) == <span class="string">&#x27;1&#x27;</span></span><br><span class="line">            tb=<span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            tb=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        fprintf(fid,<span class="string">&#x27;%d&#x27;</span>,tb);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    fprintf(fid,<span class="string">&#x27;\r\n&#x27;</span>);</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">fclose(fid);</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">%调用函数将文件生成</span></span><br><span class="line">sin_path = <span class="string">&#x27;C:\MAT\sin_data.txt&#x27;</span></span><br><span class="line">squ_path = <span class="string">&#x27;C:\MAT\squ_data.txt&#x27;</span></span><br><span class="line">tri_path = <span class="string">&#x27;C:\MAT\tri_data.txt&#x27;</span></span><br><span class="line">wave_generate(sin_data, sin_path, <span class="number">8</span>, <span class="number">2</span>^<span class="number">11</span>);</span><br><span class="line">wave_generate(squ_data, squ_path, <span class="number">8</span>, <span class="number">2</span>^<span class="number">11</span>);</span><br><span class="line">wave_generate(tri_data, tri_path, <span class="number">8</span>, <span class="number">2</span>^<span class="number">11</span>);</span><br></pre></td></tr></table></figure>
<h4 id="ROM输出代码"><a href="#ROM输出代码" class="headerlink" title="ROM输出代码"></a>ROM输出代码</h4><p>输出时利用定点数乘法，对峰峰值控制。</p>
<p><strong>小数的定点乘法原理</strong></p>
<p>两个已至定点小数相乘，若第一个数的小数位为n1，第二个数的小数位为n2，则相乘结果小数位为（n1+n2）。</p>
<p>则结果右移（n1+n2）位就是相乘结果的整数部分。</p>
<p>Verilog实现：</p>
<p>输入：</p>
<ul>
<li>时钟和复位（PLL分频后时钟）</li>
<li>总状态（只有当模式状态机在WAVEMODE时，ROM中波形才可改变，只有当模式状态机在VPPMODE时，输出峰值才可改变。）</li>
<li>波形控制按键</li>
<li>ADC读取数据（用来改变输出峰峰值）</li>
<li>地址（累加器输出结果）</li>
</ul>
<p>输出</p>
<ul>
<li>DAC数据</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> user_rom8x2k #(<span class="keyword">parameter</span> ROM_DEPTH = <span class="number">11&#x27;d2047</span>)(</span><br><span class="line">	<span class="keyword">input</span>  				clk_i  			,</span><br><span class="line">    <span class="keyword">input</span>  				clk_en_i		,</span><br><span class="line"></span><br><span class="line">    <span class="comment">//输入状态</span></span><br><span class="line">	<span class="keyword">input</span>		[<span class="number">2</span>:<span class="number">0</span>]	FSM_state		,</span><br><span class="line">    <span class="keyword">input</span>				nkey_wave_con	,</span><br><span class="line">    <span class="keyword">input</span>		[<span class="number">7</span>:<span class="number">0</span>]	adc_val			,</span><br><span class="line">  	</span><br><span class="line">    <span class="keyword">input</span>  		[<span class="number">10</span>:<span class="number">0</span>]  addr_i  		,</span><br><span class="line">    <span class="keyword">output</span>		[<span class="number">7</span>:<span class="number">0</span>]  	rd_data_o</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">localparam</span>	WAVEMODE = <span class="number">3&#x27;b001</span>, VPPMODE  = <span class="number">3&#x27;b100</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]	sin_table [ROM_DEPTH:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">reg</span>	[<span class="number">7</span>:<span class="number">0</span>]	tri_table [ROM_DEPTH:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">reg</span>	[<span class="number">7</span>:<span class="number">0</span>]	squ_table [ROM_DEPTH:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span>	<span class="comment">/* 读取波形数据到ROM中，此处文件路径应根据自己文件位置定 */</span></span><br><span class="line">	<span class="built_in">$readmemb</span>(<span class="string">&quot;C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/MAT/sin_data.txt&quot;</span>,		sin_table);</span><br><span class="line">	<span class="built_in">$readmemb</span>(<span class="string">&quot;C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/MAT/triangle_data.txt&quot;</span>,	tri_table);</span><br><span class="line">	<span class="built_in">$readmemb</span>(<span class="string">&quot;C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/MAT/square_data.txt&quot;</span>,		squ_table);</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/* 状态图 */</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] state;</span><br><span class="line"><span class="keyword">localparam</span> SIN = <span class="number">2&#x27;b00</span>, TRIANGLE = <span class="number">2&#x27;b01</span>, SQUARE = <span class="number">2&#x27;b11</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">/* 波形状态转换 */</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_i <span class="keyword">or</span> <span class="keyword">negedge</span> clk_en_i) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span> (~clk_en_i) <span class="keyword">begin</span></span><br><span class="line">		state &lt;= <span class="number">2&#x27;b0</span>;<span class="comment">// reset</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>((FSM_state == WAVEMODE) &amp;&amp; (nkey_wave_con == <span class="number">1&#x27;b0</span>)) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">case</span> (state)</span><br><span class="line">			SIN: 		state &lt;= TRIANGLE 	;</span><br><span class="line">			TRIANGLE:	state &lt;= SQUARE 	;</span><br><span class="line">			SQUARE:		state &lt;= SIN 		;</span><br><span class="line">			<span class="keyword">default</span>:	state &lt;= SIN 		;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> </span><br><span class="line">		state &lt;= state;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/* 不同状态输出不同波形 */</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]  rd_data_reg;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_i <span class="keyword">or</span> <span class="keyword">negedge</span> clk_en_i) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span> (~clk_en_i) <span class="keyword">begin</span></span><br><span class="line">		rd_data_reg &lt;= <span class="number">8&#x27;b0</span>;<span class="comment">// reset</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">case</span> (state)</span><br><span class="line">			SIN: 		rd_data_reg &lt;= sin_table[addr_i][<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">			TRIANGLE:	rd_data_reg &lt;= tri_table[addr_i][<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">			SQUARE:		rd_data_reg &lt;= squ_table[addr_i][<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">			<span class="keyword">default</span>:	rd_data_reg &lt;= sin_table[addr_i][<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/* 输出幅度控制 */</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] adc_val_reg;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_i <span class="keyword">or</span> <span class="keyword">negedge</span> clk_en_i) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span> (~clk_en_i)</span><br><span class="line">		adc_val_reg &lt;= <span class="number">8&#x27;b0</span>;<span class="comment">// reset</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span> (FSM_state == VPPMODE)</span><br><span class="line">		adc_val_reg &lt;= adc_val;</span><br><span class="line">	<span class="keyword">else</span> </span><br><span class="line">		adc_val_reg &lt;= adc_val_reg;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">wire</span>	[<span class="number">15</span>:<span class="number">0</span>]	rd_data_buffer;</span><br><span class="line"><span class="keyword">assign</span> rd_data_buffer = rd_data_reg*adc_val_reg;</span><br><span class="line"><span class="keyword">assign</span> rd_data_o = rd_data_buffer[<span class="number">15</span>:<span class="number">8</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="3、累加器"><a href="#3、累加器" class="headerlink" title="3、累加器"></a>3、累加器</h3><p>累加器的频率字寄存器，应实现调节频率的效果，因为要求最低为10Hz的精度，我们设置频率字为24位</p>
<p>但是adc读取的数据只有八位。因此可以用另外一个按键设置三个状态，分别调节频率字的高八位、中间八位、和低八位。</p>
<p>Verliog代码</p>
<p>输入：</p>
<ul>
<li>时钟和复位</li>
<li>模式状态机（只有在FREQMODE时调节才有效）</li>
<li>频率字调节按键</li>
<li>频率字大小调节输入（adc输入）</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> acculator #(<span class="keyword">parameter</span> OUTCNT_MAX = <span class="number">11&#x27;d2047</span>)</span><br><span class="line">(</span><br><span class="line">	<span class="keyword">input</span>			iclk			,</span><br><span class="line">	<span class="keyword">input</span>			irstn			,</span><br><span class="line">	<span class="comment">//输入状态</span></span><br><span class="line">	<span class="keyword">input</span>	[<span class="number">2</span>:<span class="number">0</span>]	FSM_state		,</span><br><span class="line">	<span class="comment">//频率字高低位控制</span></span><br><span class="line">	<span class="keyword">input</span>			nkey_freq_con	,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">input</span> 	[<span class="number">7</span>:<span class="number">0</span>]	pwm_adc_out		,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">output</span> 	[<span class="number">10</span>:<span class="number">0</span>]	odac_adder	</span><br><span class="line"></span><br><span class="line">);</span><br><span class="line">	<span class="keyword">localparam</span>	FREQMODE = <span class="number">3&#x27;b010</span>;</span><br><span class="line">	<span class="keyword">localparam</span>	FREQ_CONF_L = <span class="number">2&#x27;b00</span>,FREQ_CONF_M = <span class="number">2&#x27;b01</span>,FREQ_CONF_H = <span class="number">2&#x27;b11</span>;</span><br><span class="line">	<span class="keyword">reg</span>	[<span class="number">2</span>:<span class="number">0</span>]	freq_conf_state;</span><br><span class="line"></span><br><span class="line">	<span class="comment">/* 频率大小段控制--状态机 */</span></span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> iclk <span class="keyword">or</span> <span class="keyword">negedge</span> irstn) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span> (~irstn)</span><br><span class="line">			freq_conf_state &lt;= FREQ_CONF_L;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>((FSM_state == FREQMODE) &amp;&amp; (~nkey_freq_con)) <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">case</span> (freq_conf_state)</span><br><span class="line">				FREQ_CONF_L: freq_conf_state &lt;= FREQ_CONF_M;</span><br><span class="line">				FREQ_CONF_M: freq_conf_state &lt;= FREQ_CONF_H;</span><br><span class="line">				FREQ_CONF_H: freq_conf_state &lt;= FREQ_CONF_L;</span><br><span class="line">				<span class="keyword">default</span>: 	 freq_conf_state &lt;= FREQ_CONF_L;</span><br><span class="line">			<span class="keyword">endcase</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> </span><br><span class="line">			freq_conf_state &lt;= freq_conf_state;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	<span class="comment">/* 频率控制 */</span></span><br><span class="line">	<span class="keyword">reg</span>	[<span class="number">23</span>:<span class="number">0</span>]	 freq_byte;</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> iclk <span class="keyword">or</span> <span class="keyword">negedge</span> irstn) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span> (~irstn)</span><br><span class="line">			freq_byte &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(FSM_state == FREQMODE) <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">case</span> (freq_conf_state)</span><br><span class="line">				FREQ_CONF_L	: freq_byte[<span class="number">7</span> : <span class="number">0</span>] &lt;= pwm_adc_out;</span><br><span class="line">				FREQ_CONF_M	: freq_byte[<span class="number">13</span>: <span class="number">8</span>] &lt;= pwm_adc_out;</span><br><span class="line">				FREQ_CONF_H	: freq_byte[<span class="number">23</span>:<span class="number">16</span>] &lt;= pwm_adc_out;</span><br><span class="line">				<span class="keyword">default</span>		: freq_byte[<span class="number">7</span> : <span class="number">0</span>] &lt;= pwm_adc_out;</span><br><span class="line">			<span class="keyword">endcase</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span></span><br><span class="line">			freq_byte &lt;= freq_byte;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	<span class="comment">/* 输出累加地址 */</span></span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">23</span>:<span class="number">0</span>] odac_reg;</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> iclk <span class="keyword">or</span> <span class="keyword">negedge</span> irstn) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span> (~irstn)</span><br><span class="line">			odac_reg &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(odac_adder == OUTCNT_MAX)</span><br><span class="line">			odac_reg &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">		<span class="keyword">else</span></span><br><span class="line">			odac_reg &lt;= odac_reg + freq_byte;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">assign</span> odac_adder = odac_reg[<span class="number">23</span>:<span class="number">13</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="4、Σ-△adc"><a href="#4、Σ-△adc" class="headerlink" title="4、Σ-△adc"></a>4、Σ-△adc</h3><p>不多赘述，见大佬博客。</p>
<p><a target="_blank" rel="noopener" href="https://raincorn.top/ice40up5k_sigma_delta_adc/">点我</a></p>
<h3 id="5、OLED"><a href="#5、OLED" class="headerlink" title="5、OLED"></a>5、OLED</h3><p>改编自硬禾代码，由于比较长，这里就不贴出来了。</p>
<h3 id="6、顶层模块"><a href="#6、顶层模块" class="headerlink" title="6、顶层模块"></a>6、顶层模块</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top(</span><br><span class="line">	<span class="keyword">input</span>			iclk		,</span><br><span class="line">	<span class="keyword">input</span>			irstn		,</span><br><span class="line"></span><br><span class="line">	<span class="comment">/* 按键 */</span></span><br><span class="line">	<span class="keyword">input</span>			ikey_sel_n	,</span><br><span class="line">	<span class="keyword">input</span>			ikey_fov_n	,</span><br><span class="line"></span><br><span class="line">	<span class="comment">/* ADC输入输出控制 */</span></span><br><span class="line">	<span class="keyword">input</span>			pwm_adc_in	,</span><br><span class="line">	<span class="keyword">output</span>	 		pwm_out		,</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">output</span>	[<span class="number">7</span>:<span class="number">0</span>]	owdac_num	,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">output</span>			oled_csn	,	<span class="comment">//OLCD液晶屏使能</span></span><br><span class="line">	<span class="keyword">output</span>			oled_rst	,	<span class="comment">//OLCD液晶屏复位</span></span><br><span class="line">	<span class="keyword">output</span>			oled_dcn	,	<span class="comment">//OLCD数据指令控制</span></span><br><span class="line">	<span class="keyword">output</span>			oled_clk	,	<span class="comment">//OLCD时钟信号</span></span><br><span class="line">	<span class="keyword">output</span>			oled_dat		<span class="comment">//OLCD数据信号</span></span><br><span class="line"></span><br><span class="line">	);</span><br><span class="line">	</span><br><span class="line">	raw_DDS  raw_DDS_inst (</span><br><span class="line">	<span class="variable">.iclk</span>		(iclk),</span><br><span class="line">	<span class="variable">.irst_n</span>		(irstn),</span><br><span class="line"></span><br><span class="line">	<span class="comment">/* 按键 */</span></span><br><span class="line">	<span class="variable">.ikey_sel_n</span>	(ikey_sel_n),</span><br><span class="line">	<span class="variable">.ikey_fov_n</span>	(ikey_fov_n),</span><br><span class="line">	</span><br><span class="line">	<span class="comment">/* ADC输入输出控制 */</span></span><br><span class="line">	<span class="variable">.pwm_adc_in</span>	(pwm_adc_in),</span><br><span class="line">	<span class="variable">.pwm_out</span>	(pwm_out),</span><br><span class="line"></span><br><span class="line">	<span class="variable">.owdac_num</span>	(owdac_num)</span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">	<span class="comment">/* 显示模块 */</span></span><br><span class="line">	<span class="keyword">wire</span> pll_clk;</span><br><span class="line">	<span class="keyword">wire</span> pll_rst_n;</span><br><span class="line">	<span class="keyword">assign</span> pll_clk = raw_DDS_inst<span class="variable">.wpll_sys_clk</span>;</span><br><span class="line">	<span class="keyword">assign</span> pll_rst_n = raw_DDS_inst<span class="variable">.w_sys_rstn</span>;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] FSM_state;</span><br><span class="line">	<span class="keyword">assign</span> FSM_state = raw_DDS_inst<span class="variable">.FSM_state</span>;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] shape;</span><br><span class="line">	<span class="keyword">assign</span> shape = raw_DDS_inst<span class="variable">.user_rom8x2k_inst</span><span class="variable">.state</span>;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">23</span>:<span class="number">0</span>] freq;</span><br><span class="line">	<span class="keyword">assign</span> freq = raw_DDS_inst<span class="variable">.acculator_inst</span><span class="variable">.freq_byte</span>;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">23</span>:<span class="number">0</span>] freq_num;</span><br><span class="line">	<span class="keyword">assign</span> freq_num = ((freq*<span class="number">4&#x27;b1011</span>)&gt;&gt;<span class="number">2</span>);</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] freq_state;</span><br><span class="line">	<span class="keyword">assign</span> freq_state = raw_DDS_inst<span class="variable">.acculator_inst</span><span class="variable">.freq_conf_state</span>;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] vpp_byte;</span><br><span class="line">	<span class="keyword">assign</span> vpp_byte = raw_DDS_inst<span class="variable">.user_rom8x2k_inst</span><span class="variable">.adc_val_reg</span>;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">23</span>:<span class="number">0</span>] vpp;</span><br><span class="line">	<span class="keyword">assign</span> vpp = <span class="number">3300</span> * vpp_byte;</span><br><span class="line">	OLED12864 OLED12864_inst (</span><br><span class="line">			<span class="variable">.clk</span>  			(pll_clk),	<span class="comment">//12MHz系统时钟</span></span><br><span class="line">			<span class="variable">.rst_n</span> 			(pll_rst_n),	<span class="comment">//系统复位，低有效</span></span><br><span class="line"></span><br><span class="line">			<span class="variable">.FSM_state</span>		(FSM_state),</span><br><span class="line">		</span><br><span class="line">			<span class="variable">.vpp</span>			(vpp[<span class="number">23</span>:<span class="number">8</span>]),</span><br><span class="line">			<span class="variable">.frq</span>			(freq_num[<span class="number">15</span>:<span class="number">0</span>]),</span><br><span class="line">			<span class="variable">.shape</span> 			(shape),</span><br><span class="line">			<span class="variable">.freq_sta</span> 		(freq_state),</span><br><span class="line"></span><br><span class="line">			<span class="variable">.oled_csn</span>		(oled_csn),	<span class="comment">//OLCD液晶屏使能</span></span><br><span class="line">			<span class="variable">.oled_rst</span>		(oled_rst),	<span class="comment">//OLCD液晶屏复位</span></span><br><span class="line">			<span class="variable">.oled_dcn</span>		(oled_dcn),	<span class="comment">//OLCD数据指令控制</span></span><br><span class="line">			<span class="variable">.oled_clk</span>		(oled_clk),	<span class="comment">//OLCD时钟信号</span></span><br><span class="line">			<span class="variable">.oled_dat</span>		(oled_dat)	<span class="comment">//OLCD数据信号</span></span><br><span class="line">		);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h1 id="六、功能展示"><a href="#六、功能展示" class="headerlink" title="六、功能展示"></a>六、功能展示</h1><p><img src="/2022/02/11/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8/show1.png" alt="show1.png"></p>

    </div>

    
    
    

      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/Verilog/" rel="tag"># Verilog</a>
              <a href="/tags/FPGA/" rel="tag"># FPGA</a>
              <a href="/tags/DDS/" rel="tag"># DDS</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2022/01/07/Verilog%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E4%B8%8E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC/" rel="prev" title="Verilog非阻塞赋值与阻塞赋值">
      <i class="fa fa-chevron-left"></i> Verilog非阻塞赋值与阻塞赋值
    </a></div>
      <div class="post-nav-item"></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%9F%BA%E4%BA%8E%E7%A1%AC%E7%A6%BEICE40UP5K%E7%AE%80%E6%98%93DDS%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8"><span class="nav-number">1.</span> <span class="nav-text">基于硬禾ICE40UP5K简易DDS信号发生器</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%80%E3%80%81%E4%BB%80%E4%B9%88%E6%98%AFDDS"><span class="nav-number">1.1.</span> <span class="nav-text">一、什么是DDS</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BA%8C%E3%80%81DDS%E5%AE%9E%E7%8E%B0%E5%8E%9F%E7%90%86"><span class="nav-number">1.2.</span> <span class="nav-text">二、DDS实现原理</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1%E3%80%81%E6%A1%86%E5%9B%BE"><span class="nav-number">1.2.1.</span> <span class="nav-text">1、框图</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2%E3%80%81%E7%BB%86%E8%8A%82%E4%B8%8E%E8%A1%A5%E5%85%85"><span class="nav-number">1.2.2.</span> <span class="nav-text">2、细节与补充</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%89%E3%80%81%E8%AE%BE%E8%AE%A1%E8%A6%81%E6%B1%82"><span class="nav-number">1.3.</span> <span class="nav-text">三、设计要求</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%9B%9B%E3%80%81%E8%AE%BE%E8%AE%A1%E6%80%9D%E8%B7%AF"><span class="nav-number">1.4.</span> <span class="nav-text">四、设计思路</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%AE%9E%E7%8E%B0%E6%80%9D%E8%B7%AF"><span class="nav-number">1.4.1.</span> <span class="nav-text">实现思路</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BA%A4%E4%BA%92%E6%80%9D%E8%B7%AF"><span class="nav-number">1.4.2.</span> <span class="nav-text">交互思路</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BA%94%E3%80%81DDS%E5%90%84%E6%A8%A1%E5%9D%97%E5%84%BF%E5%AE%9E%E7%8E%B0%E4%B8%8Everilog%E4%BB%A3%E7%A0%81"><span class="nav-number">1.5.</span> <span class="nav-text">五、DDS各模块儿实现与verilog代码</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1%E3%80%81%E6%97%B6%E9%92%9F"><span class="nav-number">1.5.1.</span> <span class="nav-text">1、时钟</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2%E3%80%81%E9%80%89%E6%8B%A9%E6%A8%A1%E5%BC%8F%E7%8A%B6%E6%80%81%E6%9C%BA"><span class="nav-number">1.5.2.</span> <span class="nav-text">2、选择模式状态机</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3%E3%80%81rom%E8%A1%A8"><span class="nav-number">1.5.3.</span> <span class="nav-text">3、rom表</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#matlab%E7%94%9F%E6%88%90%E6%95%B0%E6%8D%AE"><span class="nav-number">1.5.3.1.</span> <span class="nav-text">matlab生成数据</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#ROM%E8%BE%93%E5%87%BA%E4%BB%A3%E7%A0%81"><span class="nav-number">1.5.3.2.</span> <span class="nav-text">ROM输出代码</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3%E3%80%81%E7%B4%AF%E5%8A%A0%E5%99%A8"><span class="nav-number">1.5.4.</span> <span class="nav-text">3、累加器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#4%E3%80%81%CE%A3-%E2%96%B3adc"><span class="nav-number">1.5.5.</span> <span class="nav-text">4、Σ-△adc</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#5%E3%80%81OLED"><span class="nav-number">1.5.6.</span> <span class="nav-text">5、OLED</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#6%E3%80%81%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97"><span class="nav-number">1.5.7.</span> <span class="nav-text">6、顶层模块</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%85%AD%E3%80%81%E5%8A%9F%E8%83%BD%E5%B1%95%E7%A4%BA"><span class="nav-number">2.</span> <span class="nav-text">六、功能展示</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="Ojisang_Dao"
      src="/images/M.png">
  <p class="site-author-name" itemprop="name">Ojisang_Dao</p>
  <div class="site-description" itemprop="description">阿哲</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">4</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">3</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Ojisang_Dao</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://pisces.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Pisces</a> 强力驱动
  </div>

        








      </div>
    </footer>
  </div>

  
  <script size="300" alpha="0.6" zIndex="-1" src="/lib/canvas-ribbon/canvas-ribbon.js"></script>
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>




  




  
<script src="/js/local-search.js"></script>













  

  
      

<script>
  if (typeof MathJax === 'undefined') {
    window.MathJax = {
      loader: {
        source: {
          '[tex]/amsCd': '[tex]/amscd',
          '[tex]/AMScd': '[tex]/amscd'
        }
      },
      tex: {
        inlineMath: {'[+]': [['$', '$']]},
        tags: 'ams'
      },
      options: {
        renderActions: {
          findScript: [10, doc => {
            document.querySelectorAll('script[type^="math/tex"]').forEach(node => {
              const display = !!node.type.match(/; *mode=display/);
              const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display);
              const text = document.createTextNode('');
              node.parentNode.replaceChild(text, node);
              math.start = {node: text, delim: '', n: 0};
              math.end = {node: text, delim: '', n: 0};
              doc.math.push(math);
            });
          }, '', false],
          insertedScript: [200, () => {
            document.querySelectorAll('mjx-container').forEach(node => {
              let target = node.parentNode;
              if (target.nodeName.toLowerCase() === 'li') {
                target.parentNode.classList.add('has-jax');
              }
            });
          }, '', false]
        }
      }
    };
    (function () {
      var script = document.createElement('script');
      script.src = '//cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js';
      script.defer = true;
      document.head.appendChild(script);
    })();
  } else {
    MathJax.startup.document.state(0);
    MathJax.texReset();
    MathJax.typeset();
  }
</script>

    

  

</body>
</html>
