$date
	Sat Oct 31 00:29:44 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 13 ! Y [12:0] $end
$var reg 7 " ADDRESS [6:0] $end
$scope module U1 $end
$var wire 7 # Address [6:0] $end
$var reg 13 $ Y [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#2
b1000000001000 !
b1000000001000 $
b0 "
b0 #
#3
b100000 "
b100000 #
#4
b1000000 "
b1000000 #
#5
b10 "
b10 #
#6
b1111110 "
b1111110 #
#7
b100000001000 !
b100000001000 $
b101 "
b101 #
#8
b1000000001000 !
b1000000001000 $
b11 "
b11 #
#9
b1101 "
b1101 #
#10
b1001000010 !
b1001000010 $
b10011 "
b10011 #
#11
b1001001100000 !
b1001001100000 $
b11001 "
b11001 #
#12
b11010000100 !
b11010000100 $
b101101 "
b101101 #
#13
b11010000010 !
b11010000010 $
b100101 "
b100101 #
#14
b1011010100000 !
b1011010100000 $
b110011 "
b110011 #
#15
b1000000111000 !
b1000000111000 $
b111001 "
b111001 #
#16
b100000001000 !
b100000001000 $
b1000111 "
b1000111 #
#17
b1000000001000 !
b1000000001000 $
b1001111 "
b1001111 #
#18
b1 "
b1 #
#19
b100000001000 !
b100000001000 $
b1001001 "
b1001001 #
#20
b11011000010 !
b11011000010 $
b1010001 "
b1010001 #
#21
b1011011100000 !
b1011011100000 $
b1011011 "
b1011011 #
#22
b1011100100000 !
b1011100100000 $
b1111111 "
b1111111 #
#23
b11100000010 !
b11100000010 $
b1110111 "
b1110111 #
#24
b1001 !
b1001 $
b1101001 "
b1101001 #
#25
b100000001000 !
b100000001000 $
b1100001 "
b1100001 #
#26
b1001001100000 !
b1001001100000 $
b11111 "
b11111 #
#27
b1011010100000 !
b1011010100000 $
b110111 "
b110111 #
#28
b1000000001000 !
b1000000001000 $
b1111 "
b1111 #
#29
b100000001000 !
b100000001000 $
b1001101 "
b1001101 #
#30
b11100000010 !
b11100000010 $
b1110011 "
b1110011 #
#31
b1011100100000 !
b1011100100000 $
b1111101 "
b1111101 #
#32
b1000000001000 !
b1000000001000 $
b1111100 "
b1111100 #
#33
