Tree Diagram
=======================

A four-issue, out of order RISC-V processor core for computer organization 2023 fall in THU CST.

Three integer dispatch queues and one store-load dispatch queue.

Support RV32I, with Exception Flow, Sv32 Page Table, 4-way Set-Associative Instruction Cache, Data Cache, Store Buffer, Reorder Buffer and so on.

The best test case yields an IPC (Instructions Per Cycle) of 2.3.

A more detailed README and architectural design documents will be supplemented later.

PS: Its name tree-diagram comes from a supercomputer in a anime とある魔術の禁書目録.
