{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646882069217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646882069217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 14:14:29 2022 " "Processing started: Thu Mar 10 14:14:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646882069217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1646882069217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_3 -c lab2_3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_3 -c lab2_3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1646882069217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1646882069888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1646882069888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/elec/lab2/templates/p1/one_bit_2to1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/elec/lab2/templates/p1/one_bit_2to1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_2to1mux " "Found entity 1: one_bit_2to1mux" {  } { { "../P1/one_bit_2to1mux.v" "" { Text "D:/Documents/elec/lab2/Templates/P1/one_bit_2to1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646882081515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646882081515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/elec/lab2/templates/p2/one_bit_4to1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/elec/lab2/templates/p2/one_bit_4to1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_4to1mux " "Found entity 1: one_bit_4to1mux" {  } { { "../P2/one_bit_4to1mux.v" "" { Text "D:/Documents/elec/lab2/Templates/P2/one_bit_4to1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646882081518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646882081518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_4to1muxv2.v 0 0 " "Found 0 design units, including 0 entities, in source file two_bit_4to1muxv2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646882081520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_4to1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_bit_4to1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_4to1mux " "Found entity 1: two_bit_4to1mux" {  } { { "two_bit_4to1mux.v" "" { Text "D:/Documents/elec/lab2/Templates/P3/two_bit_4to1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646882081522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646882081522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file part3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3_TB " "Found entity 1: part3_TB" {  } { { "part3_TB.v" "" { Text "D:/Documents/elec/lab2/Templates/P3/part3_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646882081524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646882081524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "two_bit_4to1mux " "Elaborating entity \"two_bit_4to1mux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1646882081552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_4to1mux one_bit_4to1mux:mux0 " "Elaborating entity \"one_bit_4to1mux\" for hierarchy \"one_bit_4to1mux:mux0\"" {  } { { "two_bit_4to1mux.v" "mux0" { Text "D:/Documents/elec/lab2/Templates/P3/two_bit_4to1mux.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646882081553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_2to1mux one_bit_4to1mux:mux0\|one_bit_2to1mux:mux1 " "Elaborating entity \"one_bit_2to1mux\" for hierarchy \"one_bit_4to1mux:mux0\|one_bit_2to1mux:mux1\"" {  } { { "../P2/one_bit_4to1mux.v" "mux1" { Text "D:/Documents/elec/lab2/Templates/P2/one_bit_4to1mux.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646882081559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646882081628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 14:14:41 2022 " "Processing ended: Thu Mar 10 14:14:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646882081628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646882081628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646882081628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1646882081628 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1646882082292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646882083039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646882083039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 14:14:42 2022 " "Processing started: Thu Mar 10 14:14:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646882083039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1646882083039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/21.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lab2_3 lab2_3 " "Command: quartus_sh -t c:/intelfpga_lite/21.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lab2_3 lab2_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1646882083039 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim lab2_3 lab2_3 " "Quartus(args): --rtl_sim lab2_3 lab2_3" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1646882083039 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1646882083289 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1646882083418 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1646882083426 ""}
{ "Warning" "0" "" "Warning: File lab2_3_run_msim_rtl_verilog.do already exists - backing up current file as lab2_3_run_msim_rtl_verilog.do.bak" {  } {  } 0 0 "Warning: File lab2_3_run_msim_rtl_verilog.do already exists - backing up current file as lab2_3_run_msim_rtl_verilog.do.bak" 0 0 "Shell" 0 0 1646882083600 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file D:/Documents/elec/lab2/Templates/P3/simulation/modelsim/lab2_3_run_msim_rtl_verilog.do" {  } { { "D:/Documents/elec/lab2/Templates/P3/simulation/modelsim/lab2_3_run_msim_rtl_verilog.do" "0" { Text "D:/Documents/elec/lab2/Templates/P3/simulation/modelsim/lab2_3_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file D:/Documents/elec/lab2/Templates/P3/simulation/modelsim/lab2_3_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1646882083615 ""}
{ "Info" "0" "" "Info: Spawning Questa Intel FPGA Simulation software " {  } {  } 0 0 "Info: Spawning Questa Intel FPGA Simulation software " 0 0 "Shell" 0 0 1646882083616 ""}
{ "Info" "0" "" "Info: Successfully spawned Questa Intel FPGA Simulation software" {  } {  } 0 0 "Info: Successfully spawned Questa Intel FPGA Simulation software" 0 0 "Shell" 0 0 1646882083625 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1646882083626 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/Documents/elec/lab2/Templates/P3/lab2_3_nativelink_simulation.rpt" {  } { { "D:/Documents/elec/lab2/Templates/P3/lab2_3_nativelink_simulation.rpt" "0" { Text "D:/Documents/elec/lab2/Templates/P3/lab2_3_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/Documents/elec/lab2/Templates/P3/lab2_3_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1646882083626 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/21.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/21.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1646882083627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646882083628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 14:14:43 2022 " "Processing ended: Thu Mar 10 14:14:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646882083628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646882083628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646882083628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1646882083628 ""}
