|mips_fpga
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => Processor:mips_proc.icache_start_in
SW[16] => PC_out[0].ACLR
SW[16] => PC_out[1].ACLR
SW[16] => PC_out[2].ACLR
SW[16] => PC_out[3].ACLR
SW[16] => PC_out[4].ACLR
SW[16] => PC_out[5].ACLR
SW[16] => PC_out[6].ACLR
SW[16] => PC_out[7].ACLR
SW[16] => PC_out[8].ACLR
SW[16] => PC_out[9].ACLR
SW[16] => PC_out[10].ACLR
SW[16] => PC_out[11].ACLR
SW[16] => PC_out[12].ACLR
SW[16] => PC_out[13].ACLR
SW[16] => PC_out[14].ACLR
SW[16] => PC_out[15].ACLR
SW[16] => PC_out[16].ACLR
SW[16] => PC_out[17].ACLR
SW[16] => PC_out[18].ACLR
SW[16] => PC_out[19].ACLR
SW[16] => PC_out[20].ACLR
SW[16] => PC_out[21].ACLR
SW[16] => PC_out[22].ACLR
SW[16] => PC_out[23].ACLR
SW[16] => PC_out[24].ACLR
SW[16] => PC_out[25].ACLR
SW[16] => PC_out[26].ACLR
SW[16] => PC_out[27].ACLR
SW[16] => PC_out[28].ACLR
SW[16] => PC_out[29].ACLR
SW[16] => PC_out[30].ACLR
SW[16] => PC_out[31].ACLR
SW[16] => process_0.IN1
SW[16] => icache_address_in[31].OUTPUTSELECT
SW[16] => icache_address_in[30].OUTPUTSELECT
SW[16] => icache_address_in[29].OUTPUTSELECT
SW[16] => icache_address_in[28].OUTPUTSELECT
SW[16] => icache_address_in[27].OUTPUTSELECT
SW[16] => icache_address_in[26].OUTPUTSELECT
SW[16] => icache_address_in[25].OUTPUTSELECT
SW[16] => icache_address_in[24].OUTPUTSELECT
SW[16] => icache_address_in[23].OUTPUTSELECT
SW[16] => icache_address_in[22].OUTPUTSELECT
SW[16] => icache_address_in[21].OUTPUTSELECT
SW[16] => icache_address_in[20].OUTPUTSELECT
SW[16] => icache_address_in[19].OUTPUTSELECT
SW[16] => icache_address_in[18].OUTPUTSELECT
SW[16] => icache_address_in[17].OUTPUTSELECT
SW[16] => icache_address_in[16].OUTPUTSELECT
SW[16] => icache_address_in[15].OUTPUTSELECT
SW[16] => icache_address_in[14].OUTPUTSELECT
SW[16] => icache_address_in[13].OUTPUTSELECT
SW[16] => icache_address_in[12].OUTPUTSELECT
SW[16] => icache_address_in[11].OUTPUTSELECT
SW[16] => icache_address_in[10].OUTPUTSELECT
SW[16] => icache_address_in[9].OUTPUTSELECT
SW[16] => icache_address_in[8].OUTPUTSELECT
SW[16] => icache_address_in[7].OUTPUTSELECT
SW[16] => icache_address_in[6].OUTPUTSELECT
SW[16] => icache_address_in[5].OUTPUTSELECT
SW[16] => icache_address_in[4].OUTPUTSELECT
SW[16] => icache_address_in[3].OUTPUTSELECT
SW[16] => icache_address_in[2].OUTPUTSELECT
SW[16] => icache_address_in[1].OUTPUTSELECT
SW[16] => icache_address_in[0].OUTPUTSELECT
SW[17] => instuctions_read[0].ACLR
SW[17] => instuctions_read[1].ACLR
SW[17] => instuctions_read[2].ACLR
SW[17] => instuctions_read[3].ACLR
SW[17] => instuctions_read[4].ACLR
SW[17] => instuctions_read[5].ACLR
SW[17] => instuctions_read[6].ACLR
SW[17] => instuctions_read[7].ACLR
SW[17] => instuctions_read[8].ACLR
SW[17] => instuctions_read[9].ACLR
SW[17] => instuctions_read[10].ACLR
SW[17] => instuctions_read[11].ACLR
SW[17] => icache_shift_out[2].ACLR
SW[17] => icache_shift_out[3].ACLR
SW[17] => icache_shift_out[4].ACLR
SW[17] => icache_shift_out[5].ACLR
SW[17] => icache_shift_out[6].ACLR
SW[17] => icache_shift_out[7].ACLR
SW[17] => icache_shift_out[8].ACLR
SW[17] => icache_shift_out[9].ACLR
SW[17] => icache_shift_out[10].ACLR
SW[17] => icache_shift_out[11].ACLR
SW[17] => icache_shift_out[12].ACLR
SW[17] => icache_shift_out[13].ACLR
SW[17] => icache_shift_out[14].ACLR
SW[17] => icache_shift_out[15].ACLR
SW[17] => icache_shift_out[16].ACLR
SW[17] => icache_shift_out[17].ACLR
SW[17] => icache_shift_out[18].ACLR
SW[17] => icache_shift_out[19].ACLR
SW[17] => icache_shift_out[20].ACLR
SW[17] => icache_shift_out[21].ACLR
SW[17] => icache_shift_out[22].ACLR
SW[17] => icache_shift_out[23].ACLR
SW[17] => icache_shift_out[24].ACLR
SW[17] => icache_shift_out[25].ACLR
SW[17] => icache_shift_out[26].ACLR
SW[17] => icache_shift_out[27].ACLR
SW[17] => icache_shift_out[28].ACLR
SW[17] => icache_shift_out[29].ACLR
SW[17] => icache_shift_out[30].ACLR
SW[17] => icache_shift_out[31].ACLR
SW[17] => icache_memwrite.PRESET
LEDR[0] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] << LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] << <GND>
LEDR[17] << <GND>
LEDG[0] << comb.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] << LEDG[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] << LEDG[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] << LEDG[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] << LEDG[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] << LEDG[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] << LEDG[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] << LEDG[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] << LEDG[8].DB_MAX_OUTPUT_PORT_TYPE
LEDG[9] << LEDG[9].DB_MAX_OUTPUT_PORT_TYPE
LEDG[10] << LEDG[10].DB_MAX_OUTPUT_PORT_TYPE
LEDG[11] << LEDG[11].DB_MAX_OUTPUT_PORT_TYPE
LEDG[12] << LEDG[12].DB_MAX_OUTPUT_PORT_TYPE
LEDG[13] << LEDG[13].DB_MAX_OUTPUT_PORT_TYPE
LEDG[14] << LEDG[14].DB_MAX_OUTPUT_PORT_TYPE
LEDG[15] << LEDG[15].DB_MAX_OUTPUT_PORT_TYPE
LEDG[16] << LEDG[16].DB_MAX_OUTPUT_PORT_TYPE
LEDG[17] << LEDG[17].DB_MAX_OUTPUT_PORT_TYPE
CLOCK_50 => LCD_ON~reg0.CLK
CLOCK_50 => LCD_BLON~reg0.CLK
CLOCK_50 => char_count[0].CLK
CLOCK_50 => char_count[1].CLK
CLOCK_50 => char_count[2].CLK
CLOCK_50 => char_count[3].CLK
CLOCK_50 => char_count[4].CLK
CLOCK_50 => data_bus_value[0].CLK
CLOCK_50 => data_bus_value[1].CLK
CLOCK_50 => data_bus_value[2].CLK
CLOCK_50 => data_bus_value[3].CLK
CLOCK_50 => data_bus_value[4].CLK
CLOCK_50 => data_bus_value[5].CLK
CLOCK_50 => data_bus_value[6].CLK
CLOCK_50 => data_bus_value[7].CLK
CLOCK_50 => lcd_rw_int.CLK
CLOCK_50 => LCD_RS~reg0.CLK
CLOCK_50 => LCD_EN~reg0.CLK
CLOCK_50 => new_clock[0].CLK
CLOCK_50 => new_clock[1].CLK
CLOCK_50 => new_clock[2].CLK
CLOCK_50 => new_clock[3].CLK
CLOCK_50 => new_clock[4].CLK
CLOCK_50 => new_clock[5].CLK
CLOCK_50 => new_clock[6].CLK
CLOCK_50 => new_clock[7].CLK
CLOCK_50 => new_clock[8].CLK
CLOCK_50 => new_clock[9].CLK
CLOCK_50 => new_clock[10].CLK
CLOCK_50 => new_clock[11].CLK
CLOCK_50 => new_clock[12].CLK
CLOCK_50 => new_clock[13].CLK
CLOCK_50 => new_clock[14].CLK
CLOCK_50 => new_clock[15].CLK
CLOCK_50 => new_clock[16].CLK
CLOCK_50 => new_clock[17].CLK
CLOCK_50 => new_clock[18].CLK
CLOCK_50 => new_clock[19].CLK
CLOCK_50 => new_clock[20].CLK
CLOCK_50 => next_command~1.DATAIN
CLOCK_50 => state~6.DATAIN
LCD_RS << LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_EN << LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW << lcd_rw_int.DB_MAX_OUTPUT_PORT_TYPE
LCD_ON << LCD_ON~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_BLON << LCD_BLON~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[0] <> LCD_DATA[0]
LCD_DATA[1] <> LCD_DATA[1]
LCD_DATA[2] <> LCD_DATA[2]
LCD_DATA[3] <> LCD_DATA[3]
LCD_DATA[4] <> LCD_DATA[4]
LCD_DATA[5] <> LCD_DATA[5]
LCD_DATA[6] <> LCD_DATA[6]
LCD_DATA[7] <> LCD_DATA[7]
SRAM_ADDR[0] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[18] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[19] << SRAM_address_in.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_CE_N << <GND>
SRAM_OE_N << <GND>
SRAM_WE_N << <VCC>
SRAM_UB_N << <GND>
SRAM_LB_N << <GND>


|mips_fpga|cache:icache0
dcache_address[0] => Equal0.IN31
dcache_address[0] => Equal1.IN30
dcache_address[0] => Equal2.IN30
dcache_address[0] => Equal3.IN29
dcache_address[0] => Equal4.IN30
dcache_address[0] => Equal5.IN29
dcache_address[0] => Equal6.IN29
dcache_address[0] => Equal7.IN28
dcache_address[0] => Equal8.IN30
dcache_address[0] => Equal9.IN29
dcache_address[0] => Equal10.IN29
dcache_address[0] => Equal11.IN28
dcache_address[0] => Equal12.IN29
dcache_address[0] => Equal13.IN28
dcache_address[0] => Equal14.IN28
dcache_address[0] => Equal15.IN27
dcache_address[0] => Equal16.IN30
dcache_address[0] => Equal17.IN29
dcache_address[0] => Equal18.IN29
dcache_address[0] => Equal19.IN28
dcache_address[0] => Equal20.IN29
dcache_address[0] => Equal21.IN28
dcache_address[0] => Equal22.IN28
dcache_address[0] => Equal23.IN27
dcache_address[0] => Equal24.IN27
dcache_address[0] => Equal25.IN28
dcache_address[0] => Equal26.IN28
dcache_address[0] => Equal27.IN29
dcache_address[0] => Equal28.IN28
dcache_address[0] => Equal29.IN29
dcache_address[0] => Equal30.IN29
dcache_address[0] => Equal31.IN30
dcache_address[0] => Equal32.IN27
dcache_address[0] => Equal33.IN28
dcache_address[0] => Equal34.IN28
dcache_address[0] => Equal35.IN29
dcache_address[0] => Equal36.IN28
dcache_address[0] => Equal37.IN29
dcache_address[0] => Equal38.IN29
dcache_address[0] => Equal39.IN30
dcache_address[0] => Equal40.IN28
dcache_address[0] => Equal41.IN29
dcache_address[0] => Equal42.IN29
dcache_address[0] => Equal43.IN30
dcache_address[0] => Equal44.IN29
dcache_address[0] => Equal45.IN30
dcache_address[0] => Equal46.IN30
dcache_address[0] => Equal47.IN31
dcache_address[1] => Equal0.IN30
dcache_address[1] => Equal1.IN29
dcache_address[1] => Equal2.IN29
dcache_address[1] => Equal3.IN28
dcache_address[1] => Equal4.IN29
dcache_address[1] => Equal5.IN28
dcache_address[1] => Equal6.IN28
dcache_address[1] => Equal7.IN27
dcache_address[1] => Equal8.IN29
dcache_address[1] => Equal9.IN28
dcache_address[1] => Equal10.IN28
dcache_address[1] => Equal11.IN27
dcache_address[1] => Equal12.IN28
dcache_address[1] => Equal13.IN27
dcache_address[1] => Equal14.IN27
dcache_address[1] => Equal15.IN26
dcache_address[1] => Equal16.IN29
dcache_address[1] => Equal17.IN28
dcache_address[1] => Equal18.IN28
dcache_address[1] => Equal19.IN27
dcache_address[1] => Equal20.IN28
dcache_address[1] => Equal21.IN27
dcache_address[1] => Equal22.IN27
dcache_address[1] => Equal23.IN26
dcache_address[1] => Equal24.IN26
dcache_address[1] => Equal25.IN27
dcache_address[1] => Equal26.IN27
dcache_address[1] => Equal27.IN28
dcache_address[1] => Equal28.IN27
dcache_address[1] => Equal29.IN28
dcache_address[1] => Equal30.IN28
dcache_address[1] => Equal31.IN29
dcache_address[1] => Equal32.IN26
dcache_address[1] => Equal33.IN27
dcache_address[1] => Equal34.IN27
dcache_address[1] => Equal35.IN28
dcache_address[1] => Equal36.IN27
dcache_address[1] => Equal37.IN28
dcache_address[1] => Equal38.IN28
dcache_address[1] => Equal39.IN29
dcache_address[1] => Equal40.IN27
dcache_address[1] => Equal41.IN28
dcache_address[1] => Equal42.IN28
dcache_address[1] => Equal43.IN29
dcache_address[1] => Equal44.IN28
dcache_address[1] => Equal45.IN29
dcache_address[1] => Equal46.IN29
dcache_address[1] => Equal47.IN30
dcache_address[2] => Equal0.IN29
dcache_address[2] => Equal1.IN31
dcache_address[2] => Equal2.IN28
dcache_address[2] => Equal3.IN31
dcache_address[2] => Equal4.IN28
dcache_address[2] => Equal5.IN31
dcache_address[2] => Equal6.IN27
dcache_address[2] => Equal7.IN31
dcache_address[2] => Equal8.IN28
dcache_address[2] => Equal9.IN31
dcache_address[2] => Equal10.IN27
dcache_address[2] => Equal11.IN31
dcache_address[2] => Equal12.IN27
dcache_address[2] => Equal13.IN31
dcache_address[2] => Equal14.IN26
dcache_address[2] => Equal15.IN31
dcache_address[2] => Equal16.IN28
dcache_address[2] => Equal17.IN31
dcache_address[2] => Equal18.IN27
dcache_address[2] => Equal19.IN31
dcache_address[2] => Equal20.IN27
dcache_address[2] => Equal21.IN31
dcache_address[2] => Equal22.IN26
dcache_address[2] => Equal23.IN31
dcache_address[2] => Equal24.IN31
dcache_address[2] => Equal25.IN26
dcache_address[2] => Equal26.IN31
dcache_address[2] => Equal27.IN27
dcache_address[2] => Equal28.IN31
dcache_address[2] => Equal29.IN27
dcache_address[2] => Equal30.IN31
dcache_address[2] => Equal31.IN28
dcache_address[2] => Equal32.IN31
dcache_address[2] => Equal33.IN26
dcache_address[2] => Equal34.IN31
dcache_address[2] => Equal35.IN27
dcache_address[2] => Equal36.IN31
dcache_address[2] => Equal37.IN27
dcache_address[2] => Equal38.IN31
dcache_address[2] => Equal39.IN28
dcache_address[2] => Equal40.IN31
dcache_address[2] => Equal41.IN27
dcache_address[2] => Equal42.IN31
dcache_address[2] => Equal43.IN28
dcache_address[2] => Equal44.IN31
dcache_address[2] => Equal45.IN28
dcache_address[2] => Equal46.IN31
dcache_address[2] => Equal47.IN29
dcache_address[3] => Equal0.IN28
dcache_address[3] => Equal1.IN28
dcache_address[3] => Equal2.IN31
dcache_address[3] => Equal3.IN30
dcache_address[3] => Equal4.IN27
dcache_address[3] => Equal5.IN27
dcache_address[3] => Equal6.IN31
dcache_address[3] => Equal7.IN30
dcache_address[3] => Equal8.IN27
dcache_address[3] => Equal9.IN27
dcache_address[3] => Equal10.IN31
dcache_address[3] => Equal11.IN30
dcache_address[3] => Equal12.IN26
dcache_address[3] => Equal13.IN26
dcache_address[3] => Equal14.IN31
dcache_address[3] => Equal15.IN30
dcache_address[3] => Equal16.IN27
dcache_address[3] => Equal17.IN27
dcache_address[3] => Equal18.IN31
dcache_address[3] => Equal19.IN30
dcache_address[3] => Equal20.IN26
dcache_address[3] => Equal21.IN26
dcache_address[3] => Equal22.IN31
dcache_address[3] => Equal23.IN30
dcache_address[3] => Equal24.IN30
dcache_address[3] => Equal25.IN31
dcache_address[3] => Equal26.IN26
dcache_address[3] => Equal27.IN26
dcache_address[3] => Equal28.IN30
dcache_address[3] => Equal29.IN31
dcache_address[3] => Equal30.IN27
dcache_address[3] => Equal31.IN27
dcache_address[3] => Equal32.IN30
dcache_address[3] => Equal33.IN31
dcache_address[3] => Equal34.IN26
dcache_address[3] => Equal35.IN26
dcache_address[3] => Equal36.IN30
dcache_address[3] => Equal37.IN31
dcache_address[3] => Equal38.IN27
dcache_address[3] => Equal39.IN27
dcache_address[3] => Equal40.IN30
dcache_address[3] => Equal41.IN31
dcache_address[3] => Equal42.IN27
dcache_address[3] => Equal43.IN27
dcache_address[3] => Equal44.IN30
dcache_address[3] => Equal45.IN31
dcache_address[3] => Equal46.IN28
dcache_address[3] => Equal47.IN28
dcache_address[4] => Equal0.IN27
dcache_address[4] => Equal1.IN27
dcache_address[4] => Equal2.IN27
dcache_address[4] => Equal3.IN27
dcache_address[4] => Equal4.IN31
dcache_address[4] => Equal5.IN30
dcache_address[4] => Equal6.IN30
dcache_address[4] => Equal7.IN29
dcache_address[4] => Equal8.IN26
dcache_address[4] => Equal9.IN26
dcache_address[4] => Equal10.IN26
dcache_address[4] => Equal11.IN26
dcache_address[4] => Equal12.IN31
dcache_address[4] => Equal13.IN30
dcache_address[4] => Equal14.IN30
dcache_address[4] => Equal15.IN29
dcache_address[4] => Equal16.IN26
dcache_address[4] => Equal17.IN26
dcache_address[4] => Equal18.IN26
dcache_address[4] => Equal19.IN26
dcache_address[4] => Equal20.IN31
dcache_address[4] => Equal21.IN30
dcache_address[4] => Equal22.IN30
dcache_address[4] => Equal23.IN29
dcache_address[4] => Equal24.IN29
dcache_address[4] => Equal25.IN30
dcache_address[4] => Equal26.IN30
dcache_address[4] => Equal27.IN31
dcache_address[4] => Equal28.IN26
dcache_address[4] => Equal29.IN26
dcache_address[4] => Equal30.IN26
dcache_address[4] => Equal31.IN26
dcache_address[4] => Equal32.IN29
dcache_address[4] => Equal33.IN30
dcache_address[4] => Equal34.IN30
dcache_address[4] => Equal35.IN31
dcache_address[4] => Equal36.IN26
dcache_address[4] => Equal37.IN26
dcache_address[4] => Equal38.IN26
dcache_address[4] => Equal39.IN26
dcache_address[4] => Equal40.IN29
dcache_address[4] => Equal41.IN30
dcache_address[4] => Equal42.IN30
dcache_address[4] => Equal43.IN31
dcache_address[4] => Equal44.IN27
dcache_address[4] => Equal45.IN27
dcache_address[4] => Equal46.IN27
dcache_address[4] => Equal47.IN27
dcache_address[5] => Equal0.IN26
dcache_address[5] => Equal1.IN26
dcache_address[5] => Equal2.IN26
dcache_address[5] => Equal3.IN26
dcache_address[5] => Equal4.IN26
dcache_address[5] => Equal5.IN26
dcache_address[5] => Equal6.IN26
dcache_address[5] => Equal7.IN26
dcache_address[5] => Equal8.IN31
dcache_address[5] => Equal9.IN30
dcache_address[5] => Equal10.IN30
dcache_address[5] => Equal11.IN29
dcache_address[5] => Equal12.IN30
dcache_address[5] => Equal13.IN29
dcache_address[5] => Equal14.IN29
dcache_address[5] => Equal15.IN28
dcache_address[5] => Equal16.IN25
dcache_address[5] => Equal17.IN25
dcache_address[5] => Equal18.IN25
dcache_address[5] => Equal19.IN25
dcache_address[5] => Equal20.IN25
dcache_address[5] => Equal21.IN25
dcache_address[5] => Equal22.IN25
dcache_address[5] => Equal23.IN25
dcache_address[5] => Equal24.IN25
dcache_address[5] => Equal25.IN25
dcache_address[5] => Equal26.IN25
dcache_address[5] => Equal27.IN25
dcache_address[5] => Equal28.IN25
dcache_address[5] => Equal29.IN25
dcache_address[5] => Equal30.IN25
dcache_address[5] => Equal31.IN25
dcache_address[5] => Equal32.IN28
dcache_address[5] => Equal33.IN29
dcache_address[5] => Equal34.IN29
dcache_address[5] => Equal35.IN30
dcache_address[5] => Equal36.IN29
dcache_address[5] => Equal37.IN30
dcache_address[5] => Equal38.IN30
dcache_address[5] => Equal39.IN31
dcache_address[5] => Equal40.IN26
dcache_address[5] => Equal41.IN26
dcache_address[5] => Equal42.IN26
dcache_address[5] => Equal43.IN26
dcache_address[5] => Equal44.IN26
dcache_address[5] => Equal45.IN26
dcache_address[5] => Equal46.IN26
dcache_address[5] => Equal47.IN26
dcache_address[6] => Equal0.IN25
dcache_address[6] => Equal1.IN25
dcache_address[6] => Equal2.IN25
dcache_address[6] => Equal3.IN25
dcache_address[6] => Equal4.IN25
dcache_address[6] => Equal5.IN25
dcache_address[6] => Equal6.IN25
dcache_address[6] => Equal7.IN25
dcache_address[6] => Equal8.IN25
dcache_address[6] => Equal9.IN25
dcache_address[6] => Equal10.IN25
dcache_address[6] => Equal11.IN25
dcache_address[6] => Equal12.IN25
dcache_address[6] => Equal13.IN25
dcache_address[6] => Equal14.IN25
dcache_address[6] => Equal15.IN25
dcache_address[6] => Equal16.IN31
dcache_address[6] => Equal17.IN30
dcache_address[6] => Equal18.IN30
dcache_address[6] => Equal19.IN29
dcache_address[6] => Equal20.IN30
dcache_address[6] => Equal21.IN29
dcache_address[6] => Equal22.IN29
dcache_address[6] => Equal23.IN28
dcache_address[6] => Equal24.IN28
dcache_address[6] => Equal25.IN29
dcache_address[6] => Equal26.IN29
dcache_address[6] => Equal27.IN30
dcache_address[6] => Equal28.IN29
dcache_address[6] => Equal29.IN30
dcache_address[6] => Equal30.IN30
dcache_address[6] => Equal31.IN31
dcache_address[6] => Equal32.IN25
dcache_address[6] => Equal33.IN25
dcache_address[6] => Equal34.IN25
dcache_address[6] => Equal35.IN25
dcache_address[6] => Equal36.IN25
dcache_address[6] => Equal37.IN25
dcache_address[6] => Equal38.IN25
dcache_address[6] => Equal39.IN25
dcache_address[6] => Equal40.IN25
dcache_address[6] => Equal41.IN25
dcache_address[6] => Equal42.IN25
dcache_address[6] => Equal43.IN25
dcache_address[6] => Equal44.IN25
dcache_address[6] => Equal45.IN25
dcache_address[6] => Equal46.IN25
dcache_address[6] => Equal47.IN25
dcache_address[7] => Equal0.IN24
dcache_address[7] => Equal1.IN24
dcache_address[7] => Equal2.IN24
dcache_address[7] => Equal3.IN24
dcache_address[7] => Equal4.IN24
dcache_address[7] => Equal5.IN24
dcache_address[7] => Equal6.IN24
dcache_address[7] => Equal7.IN24
dcache_address[7] => Equal8.IN24
dcache_address[7] => Equal9.IN24
dcache_address[7] => Equal10.IN24
dcache_address[7] => Equal11.IN24
dcache_address[7] => Equal12.IN24
dcache_address[7] => Equal13.IN24
dcache_address[7] => Equal14.IN24
dcache_address[7] => Equal15.IN24
dcache_address[7] => Equal16.IN24
dcache_address[7] => Equal17.IN24
dcache_address[7] => Equal18.IN24
dcache_address[7] => Equal19.IN24
dcache_address[7] => Equal20.IN24
dcache_address[7] => Equal21.IN24
dcache_address[7] => Equal22.IN24
dcache_address[7] => Equal23.IN24
dcache_address[7] => Equal24.IN24
dcache_address[7] => Equal25.IN24
dcache_address[7] => Equal26.IN24
dcache_address[7] => Equal27.IN24
dcache_address[7] => Equal28.IN24
dcache_address[7] => Equal29.IN24
dcache_address[7] => Equal30.IN24
dcache_address[7] => Equal31.IN24
dcache_address[7] => Equal32.IN24
dcache_address[7] => Equal33.IN24
dcache_address[7] => Equal34.IN24
dcache_address[7] => Equal35.IN24
dcache_address[7] => Equal36.IN24
dcache_address[7] => Equal37.IN24
dcache_address[7] => Equal38.IN24
dcache_address[7] => Equal39.IN24
dcache_address[7] => Equal40.IN24
dcache_address[7] => Equal41.IN24
dcache_address[7] => Equal42.IN24
dcache_address[7] => Equal43.IN24
dcache_address[7] => Equal44.IN24
dcache_address[7] => Equal45.IN24
dcache_address[7] => Equal46.IN24
dcache_address[7] => Equal47.IN24
dcache_address[8] => Equal0.IN23
dcache_address[8] => Equal1.IN23
dcache_address[8] => Equal2.IN23
dcache_address[8] => Equal3.IN23
dcache_address[8] => Equal4.IN23
dcache_address[8] => Equal5.IN23
dcache_address[8] => Equal6.IN23
dcache_address[8] => Equal7.IN23
dcache_address[8] => Equal8.IN23
dcache_address[8] => Equal9.IN23
dcache_address[8] => Equal10.IN23
dcache_address[8] => Equal11.IN23
dcache_address[8] => Equal12.IN23
dcache_address[8] => Equal13.IN23
dcache_address[8] => Equal14.IN23
dcache_address[8] => Equal15.IN23
dcache_address[8] => Equal16.IN23
dcache_address[8] => Equal17.IN23
dcache_address[8] => Equal18.IN23
dcache_address[8] => Equal19.IN23
dcache_address[8] => Equal20.IN23
dcache_address[8] => Equal21.IN23
dcache_address[8] => Equal22.IN23
dcache_address[8] => Equal23.IN23
dcache_address[8] => Equal24.IN23
dcache_address[8] => Equal25.IN23
dcache_address[8] => Equal26.IN23
dcache_address[8] => Equal27.IN23
dcache_address[8] => Equal28.IN23
dcache_address[8] => Equal29.IN23
dcache_address[8] => Equal30.IN23
dcache_address[8] => Equal31.IN23
dcache_address[8] => Equal32.IN23
dcache_address[8] => Equal33.IN23
dcache_address[8] => Equal34.IN23
dcache_address[8] => Equal35.IN23
dcache_address[8] => Equal36.IN23
dcache_address[8] => Equal37.IN23
dcache_address[8] => Equal38.IN23
dcache_address[8] => Equal39.IN23
dcache_address[8] => Equal40.IN23
dcache_address[8] => Equal41.IN23
dcache_address[8] => Equal42.IN23
dcache_address[8] => Equal43.IN23
dcache_address[8] => Equal44.IN23
dcache_address[8] => Equal45.IN23
dcache_address[8] => Equal46.IN23
dcache_address[8] => Equal47.IN23
dcache_address[9] => Equal0.IN22
dcache_address[9] => Equal1.IN22
dcache_address[9] => Equal2.IN22
dcache_address[9] => Equal3.IN22
dcache_address[9] => Equal4.IN22
dcache_address[9] => Equal5.IN22
dcache_address[9] => Equal6.IN22
dcache_address[9] => Equal7.IN22
dcache_address[9] => Equal8.IN22
dcache_address[9] => Equal9.IN22
dcache_address[9] => Equal10.IN22
dcache_address[9] => Equal11.IN22
dcache_address[9] => Equal12.IN22
dcache_address[9] => Equal13.IN22
dcache_address[9] => Equal14.IN22
dcache_address[9] => Equal15.IN22
dcache_address[9] => Equal16.IN22
dcache_address[9] => Equal17.IN22
dcache_address[9] => Equal18.IN22
dcache_address[9] => Equal19.IN22
dcache_address[9] => Equal20.IN22
dcache_address[9] => Equal21.IN22
dcache_address[9] => Equal22.IN22
dcache_address[9] => Equal23.IN22
dcache_address[9] => Equal24.IN22
dcache_address[9] => Equal25.IN22
dcache_address[9] => Equal26.IN22
dcache_address[9] => Equal27.IN22
dcache_address[9] => Equal28.IN22
dcache_address[9] => Equal29.IN22
dcache_address[9] => Equal30.IN22
dcache_address[9] => Equal31.IN22
dcache_address[9] => Equal32.IN22
dcache_address[9] => Equal33.IN22
dcache_address[9] => Equal34.IN22
dcache_address[9] => Equal35.IN22
dcache_address[9] => Equal36.IN22
dcache_address[9] => Equal37.IN22
dcache_address[9] => Equal38.IN22
dcache_address[9] => Equal39.IN22
dcache_address[9] => Equal40.IN22
dcache_address[9] => Equal41.IN22
dcache_address[9] => Equal42.IN22
dcache_address[9] => Equal43.IN22
dcache_address[9] => Equal44.IN22
dcache_address[9] => Equal45.IN22
dcache_address[9] => Equal46.IN22
dcache_address[9] => Equal47.IN22
dcache_address[10] => Equal0.IN21
dcache_address[10] => Equal1.IN21
dcache_address[10] => Equal2.IN21
dcache_address[10] => Equal3.IN21
dcache_address[10] => Equal4.IN21
dcache_address[10] => Equal5.IN21
dcache_address[10] => Equal6.IN21
dcache_address[10] => Equal7.IN21
dcache_address[10] => Equal8.IN21
dcache_address[10] => Equal9.IN21
dcache_address[10] => Equal10.IN21
dcache_address[10] => Equal11.IN21
dcache_address[10] => Equal12.IN21
dcache_address[10] => Equal13.IN21
dcache_address[10] => Equal14.IN21
dcache_address[10] => Equal15.IN21
dcache_address[10] => Equal16.IN21
dcache_address[10] => Equal17.IN21
dcache_address[10] => Equal18.IN21
dcache_address[10] => Equal19.IN21
dcache_address[10] => Equal20.IN21
dcache_address[10] => Equal21.IN21
dcache_address[10] => Equal22.IN21
dcache_address[10] => Equal23.IN21
dcache_address[10] => Equal24.IN21
dcache_address[10] => Equal25.IN21
dcache_address[10] => Equal26.IN21
dcache_address[10] => Equal27.IN21
dcache_address[10] => Equal28.IN21
dcache_address[10] => Equal29.IN21
dcache_address[10] => Equal30.IN21
dcache_address[10] => Equal31.IN21
dcache_address[10] => Equal32.IN21
dcache_address[10] => Equal33.IN21
dcache_address[10] => Equal34.IN21
dcache_address[10] => Equal35.IN21
dcache_address[10] => Equal36.IN21
dcache_address[10] => Equal37.IN21
dcache_address[10] => Equal38.IN21
dcache_address[10] => Equal39.IN21
dcache_address[10] => Equal40.IN21
dcache_address[10] => Equal41.IN21
dcache_address[10] => Equal42.IN21
dcache_address[10] => Equal43.IN21
dcache_address[10] => Equal44.IN21
dcache_address[10] => Equal45.IN21
dcache_address[10] => Equal46.IN21
dcache_address[10] => Equal47.IN21
dcache_address[11] => Equal0.IN20
dcache_address[11] => Equal1.IN20
dcache_address[11] => Equal2.IN20
dcache_address[11] => Equal3.IN20
dcache_address[11] => Equal4.IN20
dcache_address[11] => Equal5.IN20
dcache_address[11] => Equal6.IN20
dcache_address[11] => Equal7.IN20
dcache_address[11] => Equal8.IN20
dcache_address[11] => Equal9.IN20
dcache_address[11] => Equal10.IN20
dcache_address[11] => Equal11.IN20
dcache_address[11] => Equal12.IN20
dcache_address[11] => Equal13.IN20
dcache_address[11] => Equal14.IN20
dcache_address[11] => Equal15.IN20
dcache_address[11] => Equal16.IN20
dcache_address[11] => Equal17.IN20
dcache_address[11] => Equal18.IN20
dcache_address[11] => Equal19.IN20
dcache_address[11] => Equal20.IN20
dcache_address[11] => Equal21.IN20
dcache_address[11] => Equal22.IN20
dcache_address[11] => Equal23.IN20
dcache_address[11] => Equal24.IN20
dcache_address[11] => Equal25.IN20
dcache_address[11] => Equal26.IN20
dcache_address[11] => Equal27.IN20
dcache_address[11] => Equal28.IN20
dcache_address[11] => Equal29.IN20
dcache_address[11] => Equal30.IN20
dcache_address[11] => Equal31.IN20
dcache_address[11] => Equal32.IN20
dcache_address[11] => Equal33.IN20
dcache_address[11] => Equal34.IN20
dcache_address[11] => Equal35.IN20
dcache_address[11] => Equal36.IN20
dcache_address[11] => Equal37.IN20
dcache_address[11] => Equal38.IN20
dcache_address[11] => Equal39.IN20
dcache_address[11] => Equal40.IN20
dcache_address[11] => Equal41.IN20
dcache_address[11] => Equal42.IN20
dcache_address[11] => Equal43.IN20
dcache_address[11] => Equal44.IN20
dcache_address[11] => Equal45.IN20
dcache_address[11] => Equal46.IN20
dcache_address[11] => Equal47.IN20
dcache_address[12] => Equal0.IN19
dcache_address[12] => Equal1.IN19
dcache_address[12] => Equal2.IN19
dcache_address[12] => Equal3.IN19
dcache_address[12] => Equal4.IN19
dcache_address[12] => Equal5.IN19
dcache_address[12] => Equal6.IN19
dcache_address[12] => Equal7.IN19
dcache_address[12] => Equal8.IN19
dcache_address[12] => Equal9.IN19
dcache_address[12] => Equal10.IN19
dcache_address[12] => Equal11.IN19
dcache_address[12] => Equal12.IN19
dcache_address[12] => Equal13.IN19
dcache_address[12] => Equal14.IN19
dcache_address[12] => Equal15.IN19
dcache_address[12] => Equal16.IN19
dcache_address[12] => Equal17.IN19
dcache_address[12] => Equal18.IN19
dcache_address[12] => Equal19.IN19
dcache_address[12] => Equal20.IN19
dcache_address[12] => Equal21.IN19
dcache_address[12] => Equal22.IN19
dcache_address[12] => Equal23.IN19
dcache_address[12] => Equal24.IN19
dcache_address[12] => Equal25.IN19
dcache_address[12] => Equal26.IN19
dcache_address[12] => Equal27.IN19
dcache_address[12] => Equal28.IN19
dcache_address[12] => Equal29.IN19
dcache_address[12] => Equal30.IN19
dcache_address[12] => Equal31.IN19
dcache_address[12] => Equal32.IN19
dcache_address[12] => Equal33.IN19
dcache_address[12] => Equal34.IN19
dcache_address[12] => Equal35.IN19
dcache_address[12] => Equal36.IN19
dcache_address[12] => Equal37.IN19
dcache_address[12] => Equal38.IN19
dcache_address[12] => Equal39.IN19
dcache_address[12] => Equal40.IN19
dcache_address[12] => Equal41.IN19
dcache_address[12] => Equal42.IN19
dcache_address[12] => Equal43.IN19
dcache_address[12] => Equal44.IN19
dcache_address[12] => Equal45.IN19
dcache_address[12] => Equal46.IN19
dcache_address[12] => Equal47.IN19
dcache_address[13] => Equal0.IN18
dcache_address[13] => Equal1.IN18
dcache_address[13] => Equal2.IN18
dcache_address[13] => Equal3.IN18
dcache_address[13] => Equal4.IN18
dcache_address[13] => Equal5.IN18
dcache_address[13] => Equal6.IN18
dcache_address[13] => Equal7.IN18
dcache_address[13] => Equal8.IN18
dcache_address[13] => Equal9.IN18
dcache_address[13] => Equal10.IN18
dcache_address[13] => Equal11.IN18
dcache_address[13] => Equal12.IN18
dcache_address[13] => Equal13.IN18
dcache_address[13] => Equal14.IN18
dcache_address[13] => Equal15.IN18
dcache_address[13] => Equal16.IN18
dcache_address[13] => Equal17.IN18
dcache_address[13] => Equal18.IN18
dcache_address[13] => Equal19.IN18
dcache_address[13] => Equal20.IN18
dcache_address[13] => Equal21.IN18
dcache_address[13] => Equal22.IN18
dcache_address[13] => Equal23.IN18
dcache_address[13] => Equal24.IN18
dcache_address[13] => Equal25.IN18
dcache_address[13] => Equal26.IN18
dcache_address[13] => Equal27.IN18
dcache_address[13] => Equal28.IN18
dcache_address[13] => Equal29.IN18
dcache_address[13] => Equal30.IN18
dcache_address[13] => Equal31.IN18
dcache_address[13] => Equal32.IN18
dcache_address[13] => Equal33.IN18
dcache_address[13] => Equal34.IN18
dcache_address[13] => Equal35.IN18
dcache_address[13] => Equal36.IN18
dcache_address[13] => Equal37.IN18
dcache_address[13] => Equal38.IN18
dcache_address[13] => Equal39.IN18
dcache_address[13] => Equal40.IN18
dcache_address[13] => Equal41.IN18
dcache_address[13] => Equal42.IN18
dcache_address[13] => Equal43.IN18
dcache_address[13] => Equal44.IN18
dcache_address[13] => Equal45.IN18
dcache_address[13] => Equal46.IN18
dcache_address[13] => Equal47.IN18
dcache_address[14] => Equal0.IN17
dcache_address[14] => Equal1.IN17
dcache_address[14] => Equal2.IN17
dcache_address[14] => Equal3.IN17
dcache_address[14] => Equal4.IN17
dcache_address[14] => Equal5.IN17
dcache_address[14] => Equal6.IN17
dcache_address[14] => Equal7.IN17
dcache_address[14] => Equal8.IN17
dcache_address[14] => Equal9.IN17
dcache_address[14] => Equal10.IN17
dcache_address[14] => Equal11.IN17
dcache_address[14] => Equal12.IN17
dcache_address[14] => Equal13.IN17
dcache_address[14] => Equal14.IN17
dcache_address[14] => Equal15.IN17
dcache_address[14] => Equal16.IN17
dcache_address[14] => Equal17.IN17
dcache_address[14] => Equal18.IN17
dcache_address[14] => Equal19.IN17
dcache_address[14] => Equal20.IN17
dcache_address[14] => Equal21.IN17
dcache_address[14] => Equal22.IN17
dcache_address[14] => Equal23.IN17
dcache_address[14] => Equal24.IN17
dcache_address[14] => Equal25.IN17
dcache_address[14] => Equal26.IN17
dcache_address[14] => Equal27.IN17
dcache_address[14] => Equal28.IN17
dcache_address[14] => Equal29.IN17
dcache_address[14] => Equal30.IN17
dcache_address[14] => Equal31.IN17
dcache_address[14] => Equal32.IN17
dcache_address[14] => Equal33.IN17
dcache_address[14] => Equal34.IN17
dcache_address[14] => Equal35.IN17
dcache_address[14] => Equal36.IN17
dcache_address[14] => Equal37.IN17
dcache_address[14] => Equal38.IN17
dcache_address[14] => Equal39.IN17
dcache_address[14] => Equal40.IN17
dcache_address[14] => Equal41.IN17
dcache_address[14] => Equal42.IN17
dcache_address[14] => Equal43.IN17
dcache_address[14] => Equal44.IN17
dcache_address[14] => Equal45.IN17
dcache_address[14] => Equal46.IN17
dcache_address[14] => Equal47.IN17
dcache_address[15] => Equal0.IN16
dcache_address[15] => Equal1.IN16
dcache_address[15] => Equal2.IN16
dcache_address[15] => Equal3.IN16
dcache_address[15] => Equal4.IN16
dcache_address[15] => Equal5.IN16
dcache_address[15] => Equal6.IN16
dcache_address[15] => Equal7.IN16
dcache_address[15] => Equal8.IN16
dcache_address[15] => Equal9.IN16
dcache_address[15] => Equal10.IN16
dcache_address[15] => Equal11.IN16
dcache_address[15] => Equal12.IN16
dcache_address[15] => Equal13.IN16
dcache_address[15] => Equal14.IN16
dcache_address[15] => Equal15.IN16
dcache_address[15] => Equal16.IN16
dcache_address[15] => Equal17.IN16
dcache_address[15] => Equal18.IN16
dcache_address[15] => Equal19.IN16
dcache_address[15] => Equal20.IN16
dcache_address[15] => Equal21.IN16
dcache_address[15] => Equal22.IN16
dcache_address[15] => Equal23.IN16
dcache_address[15] => Equal24.IN16
dcache_address[15] => Equal25.IN16
dcache_address[15] => Equal26.IN16
dcache_address[15] => Equal27.IN16
dcache_address[15] => Equal28.IN16
dcache_address[15] => Equal29.IN16
dcache_address[15] => Equal30.IN16
dcache_address[15] => Equal31.IN16
dcache_address[15] => Equal32.IN16
dcache_address[15] => Equal33.IN16
dcache_address[15] => Equal34.IN16
dcache_address[15] => Equal35.IN16
dcache_address[15] => Equal36.IN16
dcache_address[15] => Equal37.IN16
dcache_address[15] => Equal38.IN16
dcache_address[15] => Equal39.IN16
dcache_address[15] => Equal40.IN16
dcache_address[15] => Equal41.IN16
dcache_address[15] => Equal42.IN16
dcache_address[15] => Equal43.IN16
dcache_address[15] => Equal44.IN16
dcache_address[15] => Equal45.IN16
dcache_address[15] => Equal46.IN16
dcache_address[15] => Equal47.IN16
dcache_address[16] => Equal0.IN15
dcache_address[16] => Equal1.IN15
dcache_address[16] => Equal2.IN15
dcache_address[16] => Equal3.IN15
dcache_address[16] => Equal4.IN15
dcache_address[16] => Equal5.IN15
dcache_address[16] => Equal6.IN15
dcache_address[16] => Equal7.IN15
dcache_address[16] => Equal8.IN15
dcache_address[16] => Equal9.IN15
dcache_address[16] => Equal10.IN15
dcache_address[16] => Equal11.IN15
dcache_address[16] => Equal12.IN15
dcache_address[16] => Equal13.IN15
dcache_address[16] => Equal14.IN15
dcache_address[16] => Equal15.IN15
dcache_address[16] => Equal16.IN15
dcache_address[16] => Equal17.IN15
dcache_address[16] => Equal18.IN15
dcache_address[16] => Equal19.IN15
dcache_address[16] => Equal20.IN15
dcache_address[16] => Equal21.IN15
dcache_address[16] => Equal22.IN15
dcache_address[16] => Equal23.IN15
dcache_address[16] => Equal24.IN15
dcache_address[16] => Equal25.IN15
dcache_address[16] => Equal26.IN15
dcache_address[16] => Equal27.IN15
dcache_address[16] => Equal28.IN15
dcache_address[16] => Equal29.IN15
dcache_address[16] => Equal30.IN15
dcache_address[16] => Equal31.IN15
dcache_address[16] => Equal32.IN15
dcache_address[16] => Equal33.IN15
dcache_address[16] => Equal34.IN15
dcache_address[16] => Equal35.IN15
dcache_address[16] => Equal36.IN15
dcache_address[16] => Equal37.IN15
dcache_address[16] => Equal38.IN15
dcache_address[16] => Equal39.IN15
dcache_address[16] => Equal40.IN15
dcache_address[16] => Equal41.IN15
dcache_address[16] => Equal42.IN15
dcache_address[16] => Equal43.IN15
dcache_address[16] => Equal44.IN15
dcache_address[16] => Equal45.IN15
dcache_address[16] => Equal46.IN15
dcache_address[16] => Equal47.IN15
dcache_address[17] => Equal0.IN14
dcache_address[17] => Equal1.IN14
dcache_address[17] => Equal2.IN14
dcache_address[17] => Equal3.IN14
dcache_address[17] => Equal4.IN14
dcache_address[17] => Equal5.IN14
dcache_address[17] => Equal6.IN14
dcache_address[17] => Equal7.IN14
dcache_address[17] => Equal8.IN14
dcache_address[17] => Equal9.IN14
dcache_address[17] => Equal10.IN14
dcache_address[17] => Equal11.IN14
dcache_address[17] => Equal12.IN14
dcache_address[17] => Equal13.IN14
dcache_address[17] => Equal14.IN14
dcache_address[17] => Equal15.IN14
dcache_address[17] => Equal16.IN14
dcache_address[17] => Equal17.IN14
dcache_address[17] => Equal18.IN14
dcache_address[17] => Equal19.IN14
dcache_address[17] => Equal20.IN14
dcache_address[17] => Equal21.IN14
dcache_address[17] => Equal22.IN14
dcache_address[17] => Equal23.IN14
dcache_address[17] => Equal24.IN14
dcache_address[17] => Equal25.IN14
dcache_address[17] => Equal26.IN14
dcache_address[17] => Equal27.IN14
dcache_address[17] => Equal28.IN14
dcache_address[17] => Equal29.IN14
dcache_address[17] => Equal30.IN14
dcache_address[17] => Equal31.IN14
dcache_address[17] => Equal32.IN14
dcache_address[17] => Equal33.IN14
dcache_address[17] => Equal34.IN14
dcache_address[17] => Equal35.IN14
dcache_address[17] => Equal36.IN14
dcache_address[17] => Equal37.IN14
dcache_address[17] => Equal38.IN14
dcache_address[17] => Equal39.IN14
dcache_address[17] => Equal40.IN14
dcache_address[17] => Equal41.IN14
dcache_address[17] => Equal42.IN14
dcache_address[17] => Equal43.IN14
dcache_address[17] => Equal44.IN14
dcache_address[17] => Equal45.IN14
dcache_address[17] => Equal46.IN14
dcache_address[17] => Equal47.IN14
dcache_address[18] => Equal0.IN13
dcache_address[18] => Equal1.IN13
dcache_address[18] => Equal2.IN13
dcache_address[18] => Equal3.IN13
dcache_address[18] => Equal4.IN13
dcache_address[18] => Equal5.IN13
dcache_address[18] => Equal6.IN13
dcache_address[18] => Equal7.IN13
dcache_address[18] => Equal8.IN13
dcache_address[18] => Equal9.IN13
dcache_address[18] => Equal10.IN13
dcache_address[18] => Equal11.IN13
dcache_address[18] => Equal12.IN13
dcache_address[18] => Equal13.IN13
dcache_address[18] => Equal14.IN13
dcache_address[18] => Equal15.IN13
dcache_address[18] => Equal16.IN13
dcache_address[18] => Equal17.IN13
dcache_address[18] => Equal18.IN13
dcache_address[18] => Equal19.IN13
dcache_address[18] => Equal20.IN13
dcache_address[18] => Equal21.IN13
dcache_address[18] => Equal22.IN13
dcache_address[18] => Equal23.IN13
dcache_address[18] => Equal24.IN13
dcache_address[18] => Equal25.IN13
dcache_address[18] => Equal26.IN13
dcache_address[18] => Equal27.IN13
dcache_address[18] => Equal28.IN13
dcache_address[18] => Equal29.IN13
dcache_address[18] => Equal30.IN13
dcache_address[18] => Equal31.IN13
dcache_address[18] => Equal32.IN13
dcache_address[18] => Equal33.IN13
dcache_address[18] => Equal34.IN13
dcache_address[18] => Equal35.IN13
dcache_address[18] => Equal36.IN13
dcache_address[18] => Equal37.IN13
dcache_address[18] => Equal38.IN13
dcache_address[18] => Equal39.IN13
dcache_address[18] => Equal40.IN13
dcache_address[18] => Equal41.IN13
dcache_address[18] => Equal42.IN13
dcache_address[18] => Equal43.IN13
dcache_address[18] => Equal44.IN13
dcache_address[18] => Equal45.IN13
dcache_address[18] => Equal46.IN13
dcache_address[18] => Equal47.IN13
dcache_address[19] => Equal0.IN12
dcache_address[19] => Equal1.IN12
dcache_address[19] => Equal2.IN12
dcache_address[19] => Equal3.IN12
dcache_address[19] => Equal4.IN12
dcache_address[19] => Equal5.IN12
dcache_address[19] => Equal6.IN12
dcache_address[19] => Equal7.IN12
dcache_address[19] => Equal8.IN12
dcache_address[19] => Equal9.IN12
dcache_address[19] => Equal10.IN12
dcache_address[19] => Equal11.IN12
dcache_address[19] => Equal12.IN12
dcache_address[19] => Equal13.IN12
dcache_address[19] => Equal14.IN12
dcache_address[19] => Equal15.IN12
dcache_address[19] => Equal16.IN12
dcache_address[19] => Equal17.IN12
dcache_address[19] => Equal18.IN12
dcache_address[19] => Equal19.IN12
dcache_address[19] => Equal20.IN12
dcache_address[19] => Equal21.IN12
dcache_address[19] => Equal22.IN12
dcache_address[19] => Equal23.IN12
dcache_address[19] => Equal24.IN12
dcache_address[19] => Equal25.IN12
dcache_address[19] => Equal26.IN12
dcache_address[19] => Equal27.IN12
dcache_address[19] => Equal28.IN12
dcache_address[19] => Equal29.IN12
dcache_address[19] => Equal30.IN12
dcache_address[19] => Equal31.IN12
dcache_address[19] => Equal32.IN12
dcache_address[19] => Equal33.IN12
dcache_address[19] => Equal34.IN12
dcache_address[19] => Equal35.IN12
dcache_address[19] => Equal36.IN12
dcache_address[19] => Equal37.IN12
dcache_address[19] => Equal38.IN12
dcache_address[19] => Equal39.IN12
dcache_address[19] => Equal40.IN12
dcache_address[19] => Equal41.IN12
dcache_address[19] => Equal42.IN12
dcache_address[19] => Equal43.IN12
dcache_address[19] => Equal44.IN12
dcache_address[19] => Equal45.IN12
dcache_address[19] => Equal46.IN12
dcache_address[19] => Equal47.IN12
dcache_address[20] => Equal0.IN11
dcache_address[20] => Equal1.IN11
dcache_address[20] => Equal2.IN11
dcache_address[20] => Equal3.IN11
dcache_address[20] => Equal4.IN11
dcache_address[20] => Equal5.IN11
dcache_address[20] => Equal6.IN11
dcache_address[20] => Equal7.IN11
dcache_address[20] => Equal8.IN11
dcache_address[20] => Equal9.IN11
dcache_address[20] => Equal10.IN11
dcache_address[20] => Equal11.IN11
dcache_address[20] => Equal12.IN11
dcache_address[20] => Equal13.IN11
dcache_address[20] => Equal14.IN11
dcache_address[20] => Equal15.IN11
dcache_address[20] => Equal16.IN11
dcache_address[20] => Equal17.IN11
dcache_address[20] => Equal18.IN11
dcache_address[20] => Equal19.IN11
dcache_address[20] => Equal20.IN11
dcache_address[20] => Equal21.IN11
dcache_address[20] => Equal22.IN11
dcache_address[20] => Equal23.IN11
dcache_address[20] => Equal24.IN11
dcache_address[20] => Equal25.IN11
dcache_address[20] => Equal26.IN11
dcache_address[20] => Equal27.IN11
dcache_address[20] => Equal28.IN11
dcache_address[20] => Equal29.IN11
dcache_address[20] => Equal30.IN11
dcache_address[20] => Equal31.IN11
dcache_address[20] => Equal32.IN11
dcache_address[20] => Equal33.IN11
dcache_address[20] => Equal34.IN11
dcache_address[20] => Equal35.IN11
dcache_address[20] => Equal36.IN11
dcache_address[20] => Equal37.IN11
dcache_address[20] => Equal38.IN11
dcache_address[20] => Equal39.IN11
dcache_address[20] => Equal40.IN11
dcache_address[20] => Equal41.IN11
dcache_address[20] => Equal42.IN11
dcache_address[20] => Equal43.IN11
dcache_address[20] => Equal44.IN11
dcache_address[20] => Equal45.IN11
dcache_address[20] => Equal46.IN11
dcache_address[20] => Equal47.IN11
dcache_address[21] => Equal0.IN10
dcache_address[21] => Equal1.IN10
dcache_address[21] => Equal2.IN10
dcache_address[21] => Equal3.IN10
dcache_address[21] => Equal4.IN10
dcache_address[21] => Equal5.IN10
dcache_address[21] => Equal6.IN10
dcache_address[21] => Equal7.IN10
dcache_address[21] => Equal8.IN10
dcache_address[21] => Equal9.IN10
dcache_address[21] => Equal10.IN10
dcache_address[21] => Equal11.IN10
dcache_address[21] => Equal12.IN10
dcache_address[21] => Equal13.IN10
dcache_address[21] => Equal14.IN10
dcache_address[21] => Equal15.IN10
dcache_address[21] => Equal16.IN10
dcache_address[21] => Equal17.IN10
dcache_address[21] => Equal18.IN10
dcache_address[21] => Equal19.IN10
dcache_address[21] => Equal20.IN10
dcache_address[21] => Equal21.IN10
dcache_address[21] => Equal22.IN10
dcache_address[21] => Equal23.IN10
dcache_address[21] => Equal24.IN10
dcache_address[21] => Equal25.IN10
dcache_address[21] => Equal26.IN10
dcache_address[21] => Equal27.IN10
dcache_address[21] => Equal28.IN10
dcache_address[21] => Equal29.IN10
dcache_address[21] => Equal30.IN10
dcache_address[21] => Equal31.IN10
dcache_address[21] => Equal32.IN10
dcache_address[21] => Equal33.IN10
dcache_address[21] => Equal34.IN10
dcache_address[21] => Equal35.IN10
dcache_address[21] => Equal36.IN10
dcache_address[21] => Equal37.IN10
dcache_address[21] => Equal38.IN10
dcache_address[21] => Equal39.IN10
dcache_address[21] => Equal40.IN10
dcache_address[21] => Equal41.IN10
dcache_address[21] => Equal42.IN10
dcache_address[21] => Equal43.IN10
dcache_address[21] => Equal44.IN10
dcache_address[21] => Equal45.IN10
dcache_address[21] => Equal46.IN10
dcache_address[21] => Equal47.IN10
dcache_address[22] => Equal0.IN9
dcache_address[22] => Equal1.IN9
dcache_address[22] => Equal2.IN9
dcache_address[22] => Equal3.IN9
dcache_address[22] => Equal4.IN9
dcache_address[22] => Equal5.IN9
dcache_address[22] => Equal6.IN9
dcache_address[22] => Equal7.IN9
dcache_address[22] => Equal8.IN9
dcache_address[22] => Equal9.IN9
dcache_address[22] => Equal10.IN9
dcache_address[22] => Equal11.IN9
dcache_address[22] => Equal12.IN9
dcache_address[22] => Equal13.IN9
dcache_address[22] => Equal14.IN9
dcache_address[22] => Equal15.IN9
dcache_address[22] => Equal16.IN9
dcache_address[22] => Equal17.IN9
dcache_address[22] => Equal18.IN9
dcache_address[22] => Equal19.IN9
dcache_address[22] => Equal20.IN9
dcache_address[22] => Equal21.IN9
dcache_address[22] => Equal22.IN9
dcache_address[22] => Equal23.IN9
dcache_address[22] => Equal24.IN9
dcache_address[22] => Equal25.IN9
dcache_address[22] => Equal26.IN9
dcache_address[22] => Equal27.IN9
dcache_address[22] => Equal28.IN9
dcache_address[22] => Equal29.IN9
dcache_address[22] => Equal30.IN9
dcache_address[22] => Equal31.IN9
dcache_address[22] => Equal32.IN9
dcache_address[22] => Equal33.IN9
dcache_address[22] => Equal34.IN9
dcache_address[22] => Equal35.IN9
dcache_address[22] => Equal36.IN9
dcache_address[22] => Equal37.IN9
dcache_address[22] => Equal38.IN9
dcache_address[22] => Equal39.IN9
dcache_address[22] => Equal40.IN9
dcache_address[22] => Equal41.IN9
dcache_address[22] => Equal42.IN9
dcache_address[22] => Equal43.IN9
dcache_address[22] => Equal44.IN9
dcache_address[22] => Equal45.IN9
dcache_address[22] => Equal46.IN9
dcache_address[22] => Equal47.IN9
dcache_address[23] => Equal0.IN8
dcache_address[23] => Equal1.IN8
dcache_address[23] => Equal2.IN8
dcache_address[23] => Equal3.IN8
dcache_address[23] => Equal4.IN8
dcache_address[23] => Equal5.IN8
dcache_address[23] => Equal6.IN8
dcache_address[23] => Equal7.IN8
dcache_address[23] => Equal8.IN8
dcache_address[23] => Equal9.IN8
dcache_address[23] => Equal10.IN8
dcache_address[23] => Equal11.IN8
dcache_address[23] => Equal12.IN8
dcache_address[23] => Equal13.IN8
dcache_address[23] => Equal14.IN8
dcache_address[23] => Equal15.IN8
dcache_address[23] => Equal16.IN8
dcache_address[23] => Equal17.IN8
dcache_address[23] => Equal18.IN8
dcache_address[23] => Equal19.IN8
dcache_address[23] => Equal20.IN8
dcache_address[23] => Equal21.IN8
dcache_address[23] => Equal22.IN8
dcache_address[23] => Equal23.IN8
dcache_address[23] => Equal24.IN8
dcache_address[23] => Equal25.IN8
dcache_address[23] => Equal26.IN8
dcache_address[23] => Equal27.IN8
dcache_address[23] => Equal28.IN8
dcache_address[23] => Equal29.IN8
dcache_address[23] => Equal30.IN8
dcache_address[23] => Equal31.IN8
dcache_address[23] => Equal32.IN8
dcache_address[23] => Equal33.IN8
dcache_address[23] => Equal34.IN8
dcache_address[23] => Equal35.IN8
dcache_address[23] => Equal36.IN8
dcache_address[23] => Equal37.IN8
dcache_address[23] => Equal38.IN8
dcache_address[23] => Equal39.IN8
dcache_address[23] => Equal40.IN8
dcache_address[23] => Equal41.IN8
dcache_address[23] => Equal42.IN8
dcache_address[23] => Equal43.IN8
dcache_address[23] => Equal44.IN8
dcache_address[23] => Equal45.IN8
dcache_address[23] => Equal46.IN8
dcache_address[23] => Equal47.IN8
dcache_address[24] => Equal0.IN7
dcache_address[24] => Equal1.IN7
dcache_address[24] => Equal2.IN7
dcache_address[24] => Equal3.IN7
dcache_address[24] => Equal4.IN7
dcache_address[24] => Equal5.IN7
dcache_address[24] => Equal6.IN7
dcache_address[24] => Equal7.IN7
dcache_address[24] => Equal8.IN7
dcache_address[24] => Equal9.IN7
dcache_address[24] => Equal10.IN7
dcache_address[24] => Equal11.IN7
dcache_address[24] => Equal12.IN7
dcache_address[24] => Equal13.IN7
dcache_address[24] => Equal14.IN7
dcache_address[24] => Equal15.IN7
dcache_address[24] => Equal16.IN7
dcache_address[24] => Equal17.IN7
dcache_address[24] => Equal18.IN7
dcache_address[24] => Equal19.IN7
dcache_address[24] => Equal20.IN7
dcache_address[24] => Equal21.IN7
dcache_address[24] => Equal22.IN7
dcache_address[24] => Equal23.IN7
dcache_address[24] => Equal24.IN7
dcache_address[24] => Equal25.IN7
dcache_address[24] => Equal26.IN7
dcache_address[24] => Equal27.IN7
dcache_address[24] => Equal28.IN7
dcache_address[24] => Equal29.IN7
dcache_address[24] => Equal30.IN7
dcache_address[24] => Equal31.IN7
dcache_address[24] => Equal32.IN7
dcache_address[24] => Equal33.IN7
dcache_address[24] => Equal34.IN7
dcache_address[24] => Equal35.IN7
dcache_address[24] => Equal36.IN7
dcache_address[24] => Equal37.IN7
dcache_address[24] => Equal38.IN7
dcache_address[24] => Equal39.IN7
dcache_address[24] => Equal40.IN7
dcache_address[24] => Equal41.IN7
dcache_address[24] => Equal42.IN7
dcache_address[24] => Equal43.IN7
dcache_address[24] => Equal44.IN7
dcache_address[24] => Equal45.IN7
dcache_address[24] => Equal46.IN7
dcache_address[24] => Equal47.IN7
dcache_address[25] => Equal0.IN6
dcache_address[25] => Equal1.IN6
dcache_address[25] => Equal2.IN6
dcache_address[25] => Equal3.IN6
dcache_address[25] => Equal4.IN6
dcache_address[25] => Equal5.IN6
dcache_address[25] => Equal6.IN6
dcache_address[25] => Equal7.IN6
dcache_address[25] => Equal8.IN6
dcache_address[25] => Equal9.IN6
dcache_address[25] => Equal10.IN6
dcache_address[25] => Equal11.IN6
dcache_address[25] => Equal12.IN6
dcache_address[25] => Equal13.IN6
dcache_address[25] => Equal14.IN6
dcache_address[25] => Equal15.IN6
dcache_address[25] => Equal16.IN6
dcache_address[25] => Equal17.IN6
dcache_address[25] => Equal18.IN6
dcache_address[25] => Equal19.IN6
dcache_address[25] => Equal20.IN6
dcache_address[25] => Equal21.IN6
dcache_address[25] => Equal22.IN6
dcache_address[25] => Equal23.IN6
dcache_address[25] => Equal24.IN6
dcache_address[25] => Equal25.IN6
dcache_address[25] => Equal26.IN6
dcache_address[25] => Equal27.IN6
dcache_address[25] => Equal28.IN6
dcache_address[25] => Equal29.IN6
dcache_address[25] => Equal30.IN6
dcache_address[25] => Equal31.IN6
dcache_address[25] => Equal32.IN6
dcache_address[25] => Equal33.IN6
dcache_address[25] => Equal34.IN6
dcache_address[25] => Equal35.IN6
dcache_address[25] => Equal36.IN6
dcache_address[25] => Equal37.IN6
dcache_address[25] => Equal38.IN6
dcache_address[25] => Equal39.IN6
dcache_address[25] => Equal40.IN6
dcache_address[25] => Equal41.IN6
dcache_address[25] => Equal42.IN6
dcache_address[25] => Equal43.IN6
dcache_address[25] => Equal44.IN6
dcache_address[25] => Equal45.IN6
dcache_address[25] => Equal46.IN6
dcache_address[25] => Equal47.IN6
dcache_address[26] => Equal0.IN5
dcache_address[26] => Equal1.IN5
dcache_address[26] => Equal2.IN5
dcache_address[26] => Equal3.IN5
dcache_address[26] => Equal4.IN5
dcache_address[26] => Equal5.IN5
dcache_address[26] => Equal6.IN5
dcache_address[26] => Equal7.IN5
dcache_address[26] => Equal8.IN5
dcache_address[26] => Equal9.IN5
dcache_address[26] => Equal10.IN5
dcache_address[26] => Equal11.IN5
dcache_address[26] => Equal12.IN5
dcache_address[26] => Equal13.IN5
dcache_address[26] => Equal14.IN5
dcache_address[26] => Equal15.IN5
dcache_address[26] => Equal16.IN5
dcache_address[26] => Equal17.IN5
dcache_address[26] => Equal18.IN5
dcache_address[26] => Equal19.IN5
dcache_address[26] => Equal20.IN5
dcache_address[26] => Equal21.IN5
dcache_address[26] => Equal22.IN5
dcache_address[26] => Equal23.IN5
dcache_address[26] => Equal24.IN5
dcache_address[26] => Equal25.IN5
dcache_address[26] => Equal26.IN5
dcache_address[26] => Equal27.IN5
dcache_address[26] => Equal28.IN5
dcache_address[26] => Equal29.IN5
dcache_address[26] => Equal30.IN5
dcache_address[26] => Equal31.IN5
dcache_address[26] => Equal32.IN5
dcache_address[26] => Equal33.IN5
dcache_address[26] => Equal34.IN5
dcache_address[26] => Equal35.IN5
dcache_address[26] => Equal36.IN5
dcache_address[26] => Equal37.IN5
dcache_address[26] => Equal38.IN5
dcache_address[26] => Equal39.IN5
dcache_address[26] => Equal40.IN5
dcache_address[26] => Equal41.IN5
dcache_address[26] => Equal42.IN5
dcache_address[26] => Equal43.IN5
dcache_address[26] => Equal44.IN5
dcache_address[26] => Equal45.IN5
dcache_address[26] => Equal46.IN5
dcache_address[26] => Equal47.IN5
dcache_address[27] => Equal0.IN4
dcache_address[27] => Equal1.IN4
dcache_address[27] => Equal2.IN4
dcache_address[27] => Equal3.IN4
dcache_address[27] => Equal4.IN4
dcache_address[27] => Equal5.IN4
dcache_address[27] => Equal6.IN4
dcache_address[27] => Equal7.IN4
dcache_address[27] => Equal8.IN4
dcache_address[27] => Equal9.IN4
dcache_address[27] => Equal10.IN4
dcache_address[27] => Equal11.IN4
dcache_address[27] => Equal12.IN4
dcache_address[27] => Equal13.IN4
dcache_address[27] => Equal14.IN4
dcache_address[27] => Equal15.IN4
dcache_address[27] => Equal16.IN4
dcache_address[27] => Equal17.IN4
dcache_address[27] => Equal18.IN4
dcache_address[27] => Equal19.IN4
dcache_address[27] => Equal20.IN4
dcache_address[27] => Equal21.IN4
dcache_address[27] => Equal22.IN4
dcache_address[27] => Equal23.IN4
dcache_address[27] => Equal24.IN4
dcache_address[27] => Equal25.IN4
dcache_address[27] => Equal26.IN4
dcache_address[27] => Equal27.IN4
dcache_address[27] => Equal28.IN4
dcache_address[27] => Equal29.IN4
dcache_address[27] => Equal30.IN4
dcache_address[27] => Equal31.IN4
dcache_address[27] => Equal32.IN4
dcache_address[27] => Equal33.IN4
dcache_address[27] => Equal34.IN4
dcache_address[27] => Equal35.IN4
dcache_address[27] => Equal36.IN4
dcache_address[27] => Equal37.IN4
dcache_address[27] => Equal38.IN4
dcache_address[27] => Equal39.IN4
dcache_address[27] => Equal40.IN4
dcache_address[27] => Equal41.IN4
dcache_address[27] => Equal42.IN4
dcache_address[27] => Equal43.IN4
dcache_address[27] => Equal44.IN4
dcache_address[27] => Equal45.IN4
dcache_address[27] => Equal46.IN4
dcache_address[27] => Equal47.IN4
dcache_address[28] => Equal0.IN3
dcache_address[28] => Equal1.IN3
dcache_address[28] => Equal2.IN3
dcache_address[28] => Equal3.IN3
dcache_address[28] => Equal4.IN3
dcache_address[28] => Equal5.IN3
dcache_address[28] => Equal6.IN3
dcache_address[28] => Equal7.IN3
dcache_address[28] => Equal8.IN3
dcache_address[28] => Equal9.IN3
dcache_address[28] => Equal10.IN3
dcache_address[28] => Equal11.IN3
dcache_address[28] => Equal12.IN3
dcache_address[28] => Equal13.IN3
dcache_address[28] => Equal14.IN3
dcache_address[28] => Equal15.IN3
dcache_address[28] => Equal16.IN3
dcache_address[28] => Equal17.IN3
dcache_address[28] => Equal18.IN3
dcache_address[28] => Equal19.IN3
dcache_address[28] => Equal20.IN3
dcache_address[28] => Equal21.IN3
dcache_address[28] => Equal22.IN3
dcache_address[28] => Equal23.IN3
dcache_address[28] => Equal24.IN3
dcache_address[28] => Equal25.IN3
dcache_address[28] => Equal26.IN3
dcache_address[28] => Equal27.IN3
dcache_address[28] => Equal28.IN3
dcache_address[28] => Equal29.IN3
dcache_address[28] => Equal30.IN3
dcache_address[28] => Equal31.IN3
dcache_address[28] => Equal32.IN3
dcache_address[28] => Equal33.IN3
dcache_address[28] => Equal34.IN3
dcache_address[28] => Equal35.IN3
dcache_address[28] => Equal36.IN3
dcache_address[28] => Equal37.IN3
dcache_address[28] => Equal38.IN3
dcache_address[28] => Equal39.IN3
dcache_address[28] => Equal40.IN3
dcache_address[28] => Equal41.IN3
dcache_address[28] => Equal42.IN3
dcache_address[28] => Equal43.IN3
dcache_address[28] => Equal44.IN3
dcache_address[28] => Equal45.IN3
dcache_address[28] => Equal46.IN3
dcache_address[28] => Equal47.IN3
dcache_address[29] => Equal0.IN2
dcache_address[29] => Equal1.IN2
dcache_address[29] => Equal2.IN2
dcache_address[29] => Equal3.IN2
dcache_address[29] => Equal4.IN2
dcache_address[29] => Equal5.IN2
dcache_address[29] => Equal6.IN2
dcache_address[29] => Equal7.IN2
dcache_address[29] => Equal8.IN2
dcache_address[29] => Equal9.IN2
dcache_address[29] => Equal10.IN2
dcache_address[29] => Equal11.IN2
dcache_address[29] => Equal12.IN2
dcache_address[29] => Equal13.IN2
dcache_address[29] => Equal14.IN2
dcache_address[29] => Equal15.IN2
dcache_address[29] => Equal16.IN2
dcache_address[29] => Equal17.IN2
dcache_address[29] => Equal18.IN2
dcache_address[29] => Equal19.IN2
dcache_address[29] => Equal20.IN2
dcache_address[29] => Equal21.IN2
dcache_address[29] => Equal22.IN2
dcache_address[29] => Equal23.IN2
dcache_address[29] => Equal24.IN2
dcache_address[29] => Equal25.IN2
dcache_address[29] => Equal26.IN2
dcache_address[29] => Equal27.IN2
dcache_address[29] => Equal28.IN2
dcache_address[29] => Equal29.IN2
dcache_address[29] => Equal30.IN2
dcache_address[29] => Equal31.IN2
dcache_address[29] => Equal32.IN2
dcache_address[29] => Equal33.IN2
dcache_address[29] => Equal34.IN2
dcache_address[29] => Equal35.IN2
dcache_address[29] => Equal36.IN2
dcache_address[29] => Equal37.IN2
dcache_address[29] => Equal38.IN2
dcache_address[29] => Equal39.IN2
dcache_address[29] => Equal40.IN2
dcache_address[29] => Equal41.IN2
dcache_address[29] => Equal42.IN2
dcache_address[29] => Equal43.IN2
dcache_address[29] => Equal44.IN2
dcache_address[29] => Equal45.IN2
dcache_address[29] => Equal46.IN2
dcache_address[29] => Equal47.IN2
dcache_address[30] => Equal0.IN1
dcache_address[30] => Equal1.IN1
dcache_address[30] => Equal2.IN1
dcache_address[30] => Equal3.IN1
dcache_address[30] => Equal4.IN1
dcache_address[30] => Equal5.IN1
dcache_address[30] => Equal6.IN1
dcache_address[30] => Equal7.IN1
dcache_address[30] => Equal8.IN1
dcache_address[30] => Equal9.IN1
dcache_address[30] => Equal10.IN1
dcache_address[30] => Equal11.IN1
dcache_address[30] => Equal12.IN1
dcache_address[30] => Equal13.IN1
dcache_address[30] => Equal14.IN1
dcache_address[30] => Equal15.IN1
dcache_address[30] => Equal16.IN1
dcache_address[30] => Equal17.IN1
dcache_address[30] => Equal18.IN1
dcache_address[30] => Equal19.IN1
dcache_address[30] => Equal20.IN1
dcache_address[30] => Equal21.IN1
dcache_address[30] => Equal22.IN1
dcache_address[30] => Equal23.IN1
dcache_address[30] => Equal24.IN1
dcache_address[30] => Equal25.IN1
dcache_address[30] => Equal26.IN1
dcache_address[30] => Equal27.IN1
dcache_address[30] => Equal28.IN1
dcache_address[30] => Equal29.IN1
dcache_address[30] => Equal30.IN1
dcache_address[30] => Equal31.IN1
dcache_address[30] => Equal32.IN1
dcache_address[30] => Equal33.IN1
dcache_address[30] => Equal34.IN1
dcache_address[30] => Equal35.IN1
dcache_address[30] => Equal36.IN1
dcache_address[30] => Equal37.IN1
dcache_address[30] => Equal38.IN1
dcache_address[30] => Equal39.IN1
dcache_address[30] => Equal40.IN1
dcache_address[30] => Equal41.IN1
dcache_address[30] => Equal42.IN1
dcache_address[30] => Equal43.IN1
dcache_address[30] => Equal44.IN1
dcache_address[30] => Equal45.IN1
dcache_address[30] => Equal46.IN1
dcache_address[30] => Equal47.IN1
dcache_address[31] => Equal0.IN0
dcache_address[31] => Equal1.IN0
dcache_address[31] => Equal2.IN0
dcache_address[31] => Equal3.IN0
dcache_address[31] => Equal4.IN0
dcache_address[31] => Equal5.IN0
dcache_address[31] => Equal6.IN0
dcache_address[31] => Equal7.IN0
dcache_address[31] => Equal8.IN0
dcache_address[31] => Equal9.IN0
dcache_address[31] => Equal10.IN0
dcache_address[31] => Equal11.IN0
dcache_address[31] => Equal12.IN0
dcache_address[31] => Equal13.IN0
dcache_address[31] => Equal14.IN0
dcache_address[31] => Equal15.IN0
dcache_address[31] => Equal16.IN0
dcache_address[31] => Equal17.IN0
dcache_address[31] => Equal18.IN0
dcache_address[31] => Equal19.IN0
dcache_address[31] => Equal20.IN0
dcache_address[31] => Equal21.IN0
dcache_address[31] => Equal22.IN0
dcache_address[31] => Equal23.IN0
dcache_address[31] => Equal24.IN0
dcache_address[31] => Equal25.IN0
dcache_address[31] => Equal26.IN0
dcache_address[31] => Equal27.IN0
dcache_address[31] => Equal28.IN0
dcache_address[31] => Equal29.IN0
dcache_address[31] => Equal30.IN0
dcache_address[31] => Equal31.IN0
dcache_address[31] => Equal32.IN0
dcache_address[31] => Equal33.IN0
dcache_address[31] => Equal34.IN0
dcache_address[31] => Equal35.IN0
dcache_address[31] => Equal36.IN0
dcache_address[31] => Equal37.IN0
dcache_address[31] => Equal38.IN0
dcache_address[31] => Equal39.IN0
dcache_address[31] => Equal40.IN0
dcache_address[31] => Equal41.IN0
dcache_address[31] => Equal42.IN0
dcache_address[31] => Equal43.IN0
dcache_address[31] => Equal44.IN0
dcache_address[31] => Equal45.IN0
dcache_address[31] => Equal46.IN0
dcache_address[31] => Equal47.IN0
dcache_datain[0] => register32:cache_mem0.datain[0]
dcache_datain[0] => register32:cache_mem1.datain[0]
dcache_datain[0] => register32:cache_mem2.datain[0]
dcache_datain[0] => register32:cache_mem3.datain[0]
dcache_datain[0] => register32:cache_mem4.datain[0]
dcache_datain[0] => register32:cache_mem5.datain[0]
dcache_datain[0] => register32:cache_mem6.datain[0]
dcache_datain[0] => register32:cache_mem7.datain[0]
dcache_datain[0] => register32:cache_mem8.datain[0]
dcache_datain[0] => register32:cache_mem9.datain[0]
dcache_datain[0] => register32:cache_mem10.datain[0]
dcache_datain[0] => register32:cache_mem11.datain[0]
dcache_datain[0] => register32:cache_mem12.datain[0]
dcache_datain[0] => register32:cache_mem13.datain[0]
dcache_datain[0] => register32:cache_mem14.datain[0]
dcache_datain[0] => register32:cache_mem15.datain[0]
dcache_datain[0] => register32:cache_mem16.datain[0]
dcache_datain[0] => register32:cache_mem17.datain[0]
dcache_datain[0] => register32:cache_mem18.datain[0]
dcache_datain[0] => register32:cache_mem19.datain[0]
dcache_datain[0] => register32:cache_mem20.datain[0]
dcache_datain[0] => register32:cache_mem21.datain[0]
dcache_datain[0] => register32:cache_mem22.datain[0]
dcache_datain[0] => register32:cache_mem23.datain[0]
dcache_datain[1] => register32:cache_mem0.datain[1]
dcache_datain[1] => register32:cache_mem1.datain[1]
dcache_datain[1] => register32:cache_mem2.datain[1]
dcache_datain[1] => register32:cache_mem3.datain[1]
dcache_datain[1] => register32:cache_mem4.datain[1]
dcache_datain[1] => register32:cache_mem5.datain[1]
dcache_datain[1] => register32:cache_mem6.datain[1]
dcache_datain[1] => register32:cache_mem7.datain[1]
dcache_datain[1] => register32:cache_mem8.datain[1]
dcache_datain[1] => register32:cache_mem9.datain[1]
dcache_datain[1] => register32:cache_mem10.datain[1]
dcache_datain[1] => register32:cache_mem11.datain[1]
dcache_datain[1] => register32:cache_mem12.datain[1]
dcache_datain[1] => register32:cache_mem13.datain[1]
dcache_datain[1] => register32:cache_mem14.datain[1]
dcache_datain[1] => register32:cache_mem15.datain[1]
dcache_datain[1] => register32:cache_mem16.datain[1]
dcache_datain[1] => register32:cache_mem17.datain[1]
dcache_datain[1] => register32:cache_mem18.datain[1]
dcache_datain[1] => register32:cache_mem19.datain[1]
dcache_datain[1] => register32:cache_mem20.datain[1]
dcache_datain[1] => register32:cache_mem21.datain[1]
dcache_datain[1] => register32:cache_mem22.datain[1]
dcache_datain[1] => register32:cache_mem23.datain[1]
dcache_datain[2] => register32:cache_mem0.datain[2]
dcache_datain[2] => register32:cache_mem1.datain[2]
dcache_datain[2] => register32:cache_mem2.datain[2]
dcache_datain[2] => register32:cache_mem3.datain[2]
dcache_datain[2] => register32:cache_mem4.datain[2]
dcache_datain[2] => register32:cache_mem5.datain[2]
dcache_datain[2] => register32:cache_mem6.datain[2]
dcache_datain[2] => register32:cache_mem7.datain[2]
dcache_datain[2] => register32:cache_mem8.datain[2]
dcache_datain[2] => register32:cache_mem9.datain[2]
dcache_datain[2] => register32:cache_mem10.datain[2]
dcache_datain[2] => register32:cache_mem11.datain[2]
dcache_datain[2] => register32:cache_mem12.datain[2]
dcache_datain[2] => register32:cache_mem13.datain[2]
dcache_datain[2] => register32:cache_mem14.datain[2]
dcache_datain[2] => register32:cache_mem15.datain[2]
dcache_datain[2] => register32:cache_mem16.datain[2]
dcache_datain[2] => register32:cache_mem17.datain[2]
dcache_datain[2] => register32:cache_mem18.datain[2]
dcache_datain[2] => register32:cache_mem19.datain[2]
dcache_datain[2] => register32:cache_mem20.datain[2]
dcache_datain[2] => register32:cache_mem21.datain[2]
dcache_datain[2] => register32:cache_mem22.datain[2]
dcache_datain[2] => register32:cache_mem23.datain[2]
dcache_datain[3] => register32:cache_mem0.datain[3]
dcache_datain[3] => register32:cache_mem1.datain[3]
dcache_datain[3] => register32:cache_mem2.datain[3]
dcache_datain[3] => register32:cache_mem3.datain[3]
dcache_datain[3] => register32:cache_mem4.datain[3]
dcache_datain[3] => register32:cache_mem5.datain[3]
dcache_datain[3] => register32:cache_mem6.datain[3]
dcache_datain[3] => register32:cache_mem7.datain[3]
dcache_datain[3] => register32:cache_mem8.datain[3]
dcache_datain[3] => register32:cache_mem9.datain[3]
dcache_datain[3] => register32:cache_mem10.datain[3]
dcache_datain[3] => register32:cache_mem11.datain[3]
dcache_datain[3] => register32:cache_mem12.datain[3]
dcache_datain[3] => register32:cache_mem13.datain[3]
dcache_datain[3] => register32:cache_mem14.datain[3]
dcache_datain[3] => register32:cache_mem15.datain[3]
dcache_datain[3] => register32:cache_mem16.datain[3]
dcache_datain[3] => register32:cache_mem17.datain[3]
dcache_datain[3] => register32:cache_mem18.datain[3]
dcache_datain[3] => register32:cache_mem19.datain[3]
dcache_datain[3] => register32:cache_mem20.datain[3]
dcache_datain[3] => register32:cache_mem21.datain[3]
dcache_datain[3] => register32:cache_mem22.datain[3]
dcache_datain[3] => register32:cache_mem23.datain[3]
dcache_datain[4] => register32:cache_mem0.datain[4]
dcache_datain[4] => register32:cache_mem1.datain[4]
dcache_datain[4] => register32:cache_mem2.datain[4]
dcache_datain[4] => register32:cache_mem3.datain[4]
dcache_datain[4] => register32:cache_mem4.datain[4]
dcache_datain[4] => register32:cache_mem5.datain[4]
dcache_datain[4] => register32:cache_mem6.datain[4]
dcache_datain[4] => register32:cache_mem7.datain[4]
dcache_datain[4] => register32:cache_mem8.datain[4]
dcache_datain[4] => register32:cache_mem9.datain[4]
dcache_datain[4] => register32:cache_mem10.datain[4]
dcache_datain[4] => register32:cache_mem11.datain[4]
dcache_datain[4] => register32:cache_mem12.datain[4]
dcache_datain[4] => register32:cache_mem13.datain[4]
dcache_datain[4] => register32:cache_mem14.datain[4]
dcache_datain[4] => register32:cache_mem15.datain[4]
dcache_datain[4] => register32:cache_mem16.datain[4]
dcache_datain[4] => register32:cache_mem17.datain[4]
dcache_datain[4] => register32:cache_mem18.datain[4]
dcache_datain[4] => register32:cache_mem19.datain[4]
dcache_datain[4] => register32:cache_mem20.datain[4]
dcache_datain[4] => register32:cache_mem21.datain[4]
dcache_datain[4] => register32:cache_mem22.datain[4]
dcache_datain[4] => register32:cache_mem23.datain[4]
dcache_datain[5] => register32:cache_mem0.datain[5]
dcache_datain[5] => register32:cache_mem1.datain[5]
dcache_datain[5] => register32:cache_mem2.datain[5]
dcache_datain[5] => register32:cache_mem3.datain[5]
dcache_datain[5] => register32:cache_mem4.datain[5]
dcache_datain[5] => register32:cache_mem5.datain[5]
dcache_datain[5] => register32:cache_mem6.datain[5]
dcache_datain[5] => register32:cache_mem7.datain[5]
dcache_datain[5] => register32:cache_mem8.datain[5]
dcache_datain[5] => register32:cache_mem9.datain[5]
dcache_datain[5] => register32:cache_mem10.datain[5]
dcache_datain[5] => register32:cache_mem11.datain[5]
dcache_datain[5] => register32:cache_mem12.datain[5]
dcache_datain[5] => register32:cache_mem13.datain[5]
dcache_datain[5] => register32:cache_mem14.datain[5]
dcache_datain[5] => register32:cache_mem15.datain[5]
dcache_datain[5] => register32:cache_mem16.datain[5]
dcache_datain[5] => register32:cache_mem17.datain[5]
dcache_datain[5] => register32:cache_mem18.datain[5]
dcache_datain[5] => register32:cache_mem19.datain[5]
dcache_datain[5] => register32:cache_mem20.datain[5]
dcache_datain[5] => register32:cache_mem21.datain[5]
dcache_datain[5] => register32:cache_mem22.datain[5]
dcache_datain[5] => register32:cache_mem23.datain[5]
dcache_datain[6] => register32:cache_mem0.datain[6]
dcache_datain[6] => register32:cache_mem1.datain[6]
dcache_datain[6] => register32:cache_mem2.datain[6]
dcache_datain[6] => register32:cache_mem3.datain[6]
dcache_datain[6] => register32:cache_mem4.datain[6]
dcache_datain[6] => register32:cache_mem5.datain[6]
dcache_datain[6] => register32:cache_mem6.datain[6]
dcache_datain[6] => register32:cache_mem7.datain[6]
dcache_datain[6] => register32:cache_mem8.datain[6]
dcache_datain[6] => register32:cache_mem9.datain[6]
dcache_datain[6] => register32:cache_mem10.datain[6]
dcache_datain[6] => register32:cache_mem11.datain[6]
dcache_datain[6] => register32:cache_mem12.datain[6]
dcache_datain[6] => register32:cache_mem13.datain[6]
dcache_datain[6] => register32:cache_mem14.datain[6]
dcache_datain[6] => register32:cache_mem15.datain[6]
dcache_datain[6] => register32:cache_mem16.datain[6]
dcache_datain[6] => register32:cache_mem17.datain[6]
dcache_datain[6] => register32:cache_mem18.datain[6]
dcache_datain[6] => register32:cache_mem19.datain[6]
dcache_datain[6] => register32:cache_mem20.datain[6]
dcache_datain[6] => register32:cache_mem21.datain[6]
dcache_datain[6] => register32:cache_mem22.datain[6]
dcache_datain[6] => register32:cache_mem23.datain[6]
dcache_datain[7] => register32:cache_mem0.datain[7]
dcache_datain[7] => register32:cache_mem1.datain[7]
dcache_datain[7] => register32:cache_mem2.datain[7]
dcache_datain[7] => register32:cache_mem3.datain[7]
dcache_datain[7] => register32:cache_mem4.datain[7]
dcache_datain[7] => register32:cache_mem5.datain[7]
dcache_datain[7] => register32:cache_mem6.datain[7]
dcache_datain[7] => register32:cache_mem7.datain[7]
dcache_datain[7] => register32:cache_mem8.datain[7]
dcache_datain[7] => register32:cache_mem9.datain[7]
dcache_datain[7] => register32:cache_mem10.datain[7]
dcache_datain[7] => register32:cache_mem11.datain[7]
dcache_datain[7] => register32:cache_mem12.datain[7]
dcache_datain[7] => register32:cache_mem13.datain[7]
dcache_datain[7] => register32:cache_mem14.datain[7]
dcache_datain[7] => register32:cache_mem15.datain[7]
dcache_datain[7] => register32:cache_mem16.datain[7]
dcache_datain[7] => register32:cache_mem17.datain[7]
dcache_datain[7] => register32:cache_mem18.datain[7]
dcache_datain[7] => register32:cache_mem19.datain[7]
dcache_datain[7] => register32:cache_mem20.datain[7]
dcache_datain[7] => register32:cache_mem21.datain[7]
dcache_datain[7] => register32:cache_mem22.datain[7]
dcache_datain[7] => register32:cache_mem23.datain[7]
dcache_datain[8] => register32:cache_mem0.datain[8]
dcache_datain[8] => register32:cache_mem1.datain[8]
dcache_datain[8] => register32:cache_mem2.datain[8]
dcache_datain[8] => register32:cache_mem3.datain[8]
dcache_datain[8] => register32:cache_mem4.datain[8]
dcache_datain[8] => register32:cache_mem5.datain[8]
dcache_datain[8] => register32:cache_mem6.datain[8]
dcache_datain[8] => register32:cache_mem7.datain[8]
dcache_datain[8] => register32:cache_mem8.datain[8]
dcache_datain[8] => register32:cache_mem9.datain[8]
dcache_datain[8] => register32:cache_mem10.datain[8]
dcache_datain[8] => register32:cache_mem11.datain[8]
dcache_datain[8] => register32:cache_mem12.datain[8]
dcache_datain[8] => register32:cache_mem13.datain[8]
dcache_datain[8] => register32:cache_mem14.datain[8]
dcache_datain[8] => register32:cache_mem15.datain[8]
dcache_datain[8] => register32:cache_mem16.datain[8]
dcache_datain[8] => register32:cache_mem17.datain[8]
dcache_datain[8] => register32:cache_mem18.datain[8]
dcache_datain[8] => register32:cache_mem19.datain[8]
dcache_datain[8] => register32:cache_mem20.datain[8]
dcache_datain[8] => register32:cache_mem21.datain[8]
dcache_datain[8] => register32:cache_mem22.datain[8]
dcache_datain[8] => register32:cache_mem23.datain[8]
dcache_datain[9] => register32:cache_mem0.datain[9]
dcache_datain[9] => register32:cache_mem1.datain[9]
dcache_datain[9] => register32:cache_mem2.datain[9]
dcache_datain[9] => register32:cache_mem3.datain[9]
dcache_datain[9] => register32:cache_mem4.datain[9]
dcache_datain[9] => register32:cache_mem5.datain[9]
dcache_datain[9] => register32:cache_mem6.datain[9]
dcache_datain[9] => register32:cache_mem7.datain[9]
dcache_datain[9] => register32:cache_mem8.datain[9]
dcache_datain[9] => register32:cache_mem9.datain[9]
dcache_datain[9] => register32:cache_mem10.datain[9]
dcache_datain[9] => register32:cache_mem11.datain[9]
dcache_datain[9] => register32:cache_mem12.datain[9]
dcache_datain[9] => register32:cache_mem13.datain[9]
dcache_datain[9] => register32:cache_mem14.datain[9]
dcache_datain[9] => register32:cache_mem15.datain[9]
dcache_datain[9] => register32:cache_mem16.datain[9]
dcache_datain[9] => register32:cache_mem17.datain[9]
dcache_datain[9] => register32:cache_mem18.datain[9]
dcache_datain[9] => register32:cache_mem19.datain[9]
dcache_datain[9] => register32:cache_mem20.datain[9]
dcache_datain[9] => register32:cache_mem21.datain[9]
dcache_datain[9] => register32:cache_mem22.datain[9]
dcache_datain[9] => register32:cache_mem23.datain[9]
dcache_datain[10] => register32:cache_mem0.datain[10]
dcache_datain[10] => register32:cache_mem1.datain[10]
dcache_datain[10] => register32:cache_mem2.datain[10]
dcache_datain[10] => register32:cache_mem3.datain[10]
dcache_datain[10] => register32:cache_mem4.datain[10]
dcache_datain[10] => register32:cache_mem5.datain[10]
dcache_datain[10] => register32:cache_mem6.datain[10]
dcache_datain[10] => register32:cache_mem7.datain[10]
dcache_datain[10] => register32:cache_mem8.datain[10]
dcache_datain[10] => register32:cache_mem9.datain[10]
dcache_datain[10] => register32:cache_mem10.datain[10]
dcache_datain[10] => register32:cache_mem11.datain[10]
dcache_datain[10] => register32:cache_mem12.datain[10]
dcache_datain[10] => register32:cache_mem13.datain[10]
dcache_datain[10] => register32:cache_mem14.datain[10]
dcache_datain[10] => register32:cache_mem15.datain[10]
dcache_datain[10] => register32:cache_mem16.datain[10]
dcache_datain[10] => register32:cache_mem17.datain[10]
dcache_datain[10] => register32:cache_mem18.datain[10]
dcache_datain[10] => register32:cache_mem19.datain[10]
dcache_datain[10] => register32:cache_mem20.datain[10]
dcache_datain[10] => register32:cache_mem21.datain[10]
dcache_datain[10] => register32:cache_mem22.datain[10]
dcache_datain[10] => register32:cache_mem23.datain[10]
dcache_datain[11] => register32:cache_mem0.datain[11]
dcache_datain[11] => register32:cache_mem1.datain[11]
dcache_datain[11] => register32:cache_mem2.datain[11]
dcache_datain[11] => register32:cache_mem3.datain[11]
dcache_datain[11] => register32:cache_mem4.datain[11]
dcache_datain[11] => register32:cache_mem5.datain[11]
dcache_datain[11] => register32:cache_mem6.datain[11]
dcache_datain[11] => register32:cache_mem7.datain[11]
dcache_datain[11] => register32:cache_mem8.datain[11]
dcache_datain[11] => register32:cache_mem9.datain[11]
dcache_datain[11] => register32:cache_mem10.datain[11]
dcache_datain[11] => register32:cache_mem11.datain[11]
dcache_datain[11] => register32:cache_mem12.datain[11]
dcache_datain[11] => register32:cache_mem13.datain[11]
dcache_datain[11] => register32:cache_mem14.datain[11]
dcache_datain[11] => register32:cache_mem15.datain[11]
dcache_datain[11] => register32:cache_mem16.datain[11]
dcache_datain[11] => register32:cache_mem17.datain[11]
dcache_datain[11] => register32:cache_mem18.datain[11]
dcache_datain[11] => register32:cache_mem19.datain[11]
dcache_datain[11] => register32:cache_mem20.datain[11]
dcache_datain[11] => register32:cache_mem21.datain[11]
dcache_datain[11] => register32:cache_mem22.datain[11]
dcache_datain[11] => register32:cache_mem23.datain[11]
dcache_datain[12] => register32:cache_mem0.datain[12]
dcache_datain[12] => register32:cache_mem1.datain[12]
dcache_datain[12] => register32:cache_mem2.datain[12]
dcache_datain[12] => register32:cache_mem3.datain[12]
dcache_datain[12] => register32:cache_mem4.datain[12]
dcache_datain[12] => register32:cache_mem5.datain[12]
dcache_datain[12] => register32:cache_mem6.datain[12]
dcache_datain[12] => register32:cache_mem7.datain[12]
dcache_datain[12] => register32:cache_mem8.datain[12]
dcache_datain[12] => register32:cache_mem9.datain[12]
dcache_datain[12] => register32:cache_mem10.datain[12]
dcache_datain[12] => register32:cache_mem11.datain[12]
dcache_datain[12] => register32:cache_mem12.datain[12]
dcache_datain[12] => register32:cache_mem13.datain[12]
dcache_datain[12] => register32:cache_mem14.datain[12]
dcache_datain[12] => register32:cache_mem15.datain[12]
dcache_datain[12] => register32:cache_mem16.datain[12]
dcache_datain[12] => register32:cache_mem17.datain[12]
dcache_datain[12] => register32:cache_mem18.datain[12]
dcache_datain[12] => register32:cache_mem19.datain[12]
dcache_datain[12] => register32:cache_mem20.datain[12]
dcache_datain[12] => register32:cache_mem21.datain[12]
dcache_datain[12] => register32:cache_mem22.datain[12]
dcache_datain[12] => register32:cache_mem23.datain[12]
dcache_datain[13] => register32:cache_mem0.datain[13]
dcache_datain[13] => register32:cache_mem1.datain[13]
dcache_datain[13] => register32:cache_mem2.datain[13]
dcache_datain[13] => register32:cache_mem3.datain[13]
dcache_datain[13] => register32:cache_mem4.datain[13]
dcache_datain[13] => register32:cache_mem5.datain[13]
dcache_datain[13] => register32:cache_mem6.datain[13]
dcache_datain[13] => register32:cache_mem7.datain[13]
dcache_datain[13] => register32:cache_mem8.datain[13]
dcache_datain[13] => register32:cache_mem9.datain[13]
dcache_datain[13] => register32:cache_mem10.datain[13]
dcache_datain[13] => register32:cache_mem11.datain[13]
dcache_datain[13] => register32:cache_mem12.datain[13]
dcache_datain[13] => register32:cache_mem13.datain[13]
dcache_datain[13] => register32:cache_mem14.datain[13]
dcache_datain[13] => register32:cache_mem15.datain[13]
dcache_datain[13] => register32:cache_mem16.datain[13]
dcache_datain[13] => register32:cache_mem17.datain[13]
dcache_datain[13] => register32:cache_mem18.datain[13]
dcache_datain[13] => register32:cache_mem19.datain[13]
dcache_datain[13] => register32:cache_mem20.datain[13]
dcache_datain[13] => register32:cache_mem21.datain[13]
dcache_datain[13] => register32:cache_mem22.datain[13]
dcache_datain[13] => register32:cache_mem23.datain[13]
dcache_datain[14] => register32:cache_mem0.datain[14]
dcache_datain[14] => register32:cache_mem1.datain[14]
dcache_datain[14] => register32:cache_mem2.datain[14]
dcache_datain[14] => register32:cache_mem3.datain[14]
dcache_datain[14] => register32:cache_mem4.datain[14]
dcache_datain[14] => register32:cache_mem5.datain[14]
dcache_datain[14] => register32:cache_mem6.datain[14]
dcache_datain[14] => register32:cache_mem7.datain[14]
dcache_datain[14] => register32:cache_mem8.datain[14]
dcache_datain[14] => register32:cache_mem9.datain[14]
dcache_datain[14] => register32:cache_mem10.datain[14]
dcache_datain[14] => register32:cache_mem11.datain[14]
dcache_datain[14] => register32:cache_mem12.datain[14]
dcache_datain[14] => register32:cache_mem13.datain[14]
dcache_datain[14] => register32:cache_mem14.datain[14]
dcache_datain[14] => register32:cache_mem15.datain[14]
dcache_datain[14] => register32:cache_mem16.datain[14]
dcache_datain[14] => register32:cache_mem17.datain[14]
dcache_datain[14] => register32:cache_mem18.datain[14]
dcache_datain[14] => register32:cache_mem19.datain[14]
dcache_datain[14] => register32:cache_mem20.datain[14]
dcache_datain[14] => register32:cache_mem21.datain[14]
dcache_datain[14] => register32:cache_mem22.datain[14]
dcache_datain[14] => register32:cache_mem23.datain[14]
dcache_datain[15] => register32:cache_mem0.datain[15]
dcache_datain[15] => register32:cache_mem1.datain[15]
dcache_datain[15] => register32:cache_mem2.datain[15]
dcache_datain[15] => register32:cache_mem3.datain[15]
dcache_datain[15] => register32:cache_mem4.datain[15]
dcache_datain[15] => register32:cache_mem5.datain[15]
dcache_datain[15] => register32:cache_mem6.datain[15]
dcache_datain[15] => register32:cache_mem7.datain[15]
dcache_datain[15] => register32:cache_mem8.datain[15]
dcache_datain[15] => register32:cache_mem9.datain[15]
dcache_datain[15] => register32:cache_mem10.datain[15]
dcache_datain[15] => register32:cache_mem11.datain[15]
dcache_datain[15] => register32:cache_mem12.datain[15]
dcache_datain[15] => register32:cache_mem13.datain[15]
dcache_datain[15] => register32:cache_mem14.datain[15]
dcache_datain[15] => register32:cache_mem15.datain[15]
dcache_datain[15] => register32:cache_mem16.datain[15]
dcache_datain[15] => register32:cache_mem17.datain[15]
dcache_datain[15] => register32:cache_mem18.datain[15]
dcache_datain[15] => register32:cache_mem19.datain[15]
dcache_datain[15] => register32:cache_mem20.datain[15]
dcache_datain[15] => register32:cache_mem21.datain[15]
dcache_datain[15] => register32:cache_mem22.datain[15]
dcache_datain[15] => register32:cache_mem23.datain[15]
dcache_datain[16] => register32:cache_mem0.datain[16]
dcache_datain[16] => register32:cache_mem1.datain[16]
dcache_datain[16] => register32:cache_mem2.datain[16]
dcache_datain[16] => register32:cache_mem3.datain[16]
dcache_datain[16] => register32:cache_mem4.datain[16]
dcache_datain[16] => register32:cache_mem5.datain[16]
dcache_datain[16] => register32:cache_mem6.datain[16]
dcache_datain[16] => register32:cache_mem7.datain[16]
dcache_datain[16] => register32:cache_mem8.datain[16]
dcache_datain[16] => register32:cache_mem9.datain[16]
dcache_datain[16] => register32:cache_mem10.datain[16]
dcache_datain[16] => register32:cache_mem11.datain[16]
dcache_datain[16] => register32:cache_mem12.datain[16]
dcache_datain[16] => register32:cache_mem13.datain[16]
dcache_datain[16] => register32:cache_mem14.datain[16]
dcache_datain[16] => register32:cache_mem15.datain[16]
dcache_datain[16] => register32:cache_mem16.datain[16]
dcache_datain[16] => register32:cache_mem17.datain[16]
dcache_datain[16] => register32:cache_mem18.datain[16]
dcache_datain[16] => register32:cache_mem19.datain[16]
dcache_datain[16] => register32:cache_mem20.datain[16]
dcache_datain[16] => register32:cache_mem21.datain[16]
dcache_datain[16] => register32:cache_mem22.datain[16]
dcache_datain[16] => register32:cache_mem23.datain[16]
dcache_datain[17] => register32:cache_mem0.datain[17]
dcache_datain[17] => register32:cache_mem1.datain[17]
dcache_datain[17] => register32:cache_mem2.datain[17]
dcache_datain[17] => register32:cache_mem3.datain[17]
dcache_datain[17] => register32:cache_mem4.datain[17]
dcache_datain[17] => register32:cache_mem5.datain[17]
dcache_datain[17] => register32:cache_mem6.datain[17]
dcache_datain[17] => register32:cache_mem7.datain[17]
dcache_datain[17] => register32:cache_mem8.datain[17]
dcache_datain[17] => register32:cache_mem9.datain[17]
dcache_datain[17] => register32:cache_mem10.datain[17]
dcache_datain[17] => register32:cache_mem11.datain[17]
dcache_datain[17] => register32:cache_mem12.datain[17]
dcache_datain[17] => register32:cache_mem13.datain[17]
dcache_datain[17] => register32:cache_mem14.datain[17]
dcache_datain[17] => register32:cache_mem15.datain[17]
dcache_datain[17] => register32:cache_mem16.datain[17]
dcache_datain[17] => register32:cache_mem17.datain[17]
dcache_datain[17] => register32:cache_mem18.datain[17]
dcache_datain[17] => register32:cache_mem19.datain[17]
dcache_datain[17] => register32:cache_mem20.datain[17]
dcache_datain[17] => register32:cache_mem21.datain[17]
dcache_datain[17] => register32:cache_mem22.datain[17]
dcache_datain[17] => register32:cache_mem23.datain[17]
dcache_datain[18] => register32:cache_mem0.datain[18]
dcache_datain[18] => register32:cache_mem1.datain[18]
dcache_datain[18] => register32:cache_mem2.datain[18]
dcache_datain[18] => register32:cache_mem3.datain[18]
dcache_datain[18] => register32:cache_mem4.datain[18]
dcache_datain[18] => register32:cache_mem5.datain[18]
dcache_datain[18] => register32:cache_mem6.datain[18]
dcache_datain[18] => register32:cache_mem7.datain[18]
dcache_datain[18] => register32:cache_mem8.datain[18]
dcache_datain[18] => register32:cache_mem9.datain[18]
dcache_datain[18] => register32:cache_mem10.datain[18]
dcache_datain[18] => register32:cache_mem11.datain[18]
dcache_datain[18] => register32:cache_mem12.datain[18]
dcache_datain[18] => register32:cache_mem13.datain[18]
dcache_datain[18] => register32:cache_mem14.datain[18]
dcache_datain[18] => register32:cache_mem15.datain[18]
dcache_datain[18] => register32:cache_mem16.datain[18]
dcache_datain[18] => register32:cache_mem17.datain[18]
dcache_datain[18] => register32:cache_mem18.datain[18]
dcache_datain[18] => register32:cache_mem19.datain[18]
dcache_datain[18] => register32:cache_mem20.datain[18]
dcache_datain[18] => register32:cache_mem21.datain[18]
dcache_datain[18] => register32:cache_mem22.datain[18]
dcache_datain[18] => register32:cache_mem23.datain[18]
dcache_datain[19] => register32:cache_mem0.datain[19]
dcache_datain[19] => register32:cache_mem1.datain[19]
dcache_datain[19] => register32:cache_mem2.datain[19]
dcache_datain[19] => register32:cache_mem3.datain[19]
dcache_datain[19] => register32:cache_mem4.datain[19]
dcache_datain[19] => register32:cache_mem5.datain[19]
dcache_datain[19] => register32:cache_mem6.datain[19]
dcache_datain[19] => register32:cache_mem7.datain[19]
dcache_datain[19] => register32:cache_mem8.datain[19]
dcache_datain[19] => register32:cache_mem9.datain[19]
dcache_datain[19] => register32:cache_mem10.datain[19]
dcache_datain[19] => register32:cache_mem11.datain[19]
dcache_datain[19] => register32:cache_mem12.datain[19]
dcache_datain[19] => register32:cache_mem13.datain[19]
dcache_datain[19] => register32:cache_mem14.datain[19]
dcache_datain[19] => register32:cache_mem15.datain[19]
dcache_datain[19] => register32:cache_mem16.datain[19]
dcache_datain[19] => register32:cache_mem17.datain[19]
dcache_datain[19] => register32:cache_mem18.datain[19]
dcache_datain[19] => register32:cache_mem19.datain[19]
dcache_datain[19] => register32:cache_mem20.datain[19]
dcache_datain[19] => register32:cache_mem21.datain[19]
dcache_datain[19] => register32:cache_mem22.datain[19]
dcache_datain[19] => register32:cache_mem23.datain[19]
dcache_datain[20] => register32:cache_mem0.datain[20]
dcache_datain[20] => register32:cache_mem1.datain[20]
dcache_datain[20] => register32:cache_mem2.datain[20]
dcache_datain[20] => register32:cache_mem3.datain[20]
dcache_datain[20] => register32:cache_mem4.datain[20]
dcache_datain[20] => register32:cache_mem5.datain[20]
dcache_datain[20] => register32:cache_mem6.datain[20]
dcache_datain[20] => register32:cache_mem7.datain[20]
dcache_datain[20] => register32:cache_mem8.datain[20]
dcache_datain[20] => register32:cache_mem9.datain[20]
dcache_datain[20] => register32:cache_mem10.datain[20]
dcache_datain[20] => register32:cache_mem11.datain[20]
dcache_datain[20] => register32:cache_mem12.datain[20]
dcache_datain[20] => register32:cache_mem13.datain[20]
dcache_datain[20] => register32:cache_mem14.datain[20]
dcache_datain[20] => register32:cache_mem15.datain[20]
dcache_datain[20] => register32:cache_mem16.datain[20]
dcache_datain[20] => register32:cache_mem17.datain[20]
dcache_datain[20] => register32:cache_mem18.datain[20]
dcache_datain[20] => register32:cache_mem19.datain[20]
dcache_datain[20] => register32:cache_mem20.datain[20]
dcache_datain[20] => register32:cache_mem21.datain[20]
dcache_datain[20] => register32:cache_mem22.datain[20]
dcache_datain[20] => register32:cache_mem23.datain[20]
dcache_datain[21] => register32:cache_mem0.datain[21]
dcache_datain[21] => register32:cache_mem1.datain[21]
dcache_datain[21] => register32:cache_mem2.datain[21]
dcache_datain[21] => register32:cache_mem3.datain[21]
dcache_datain[21] => register32:cache_mem4.datain[21]
dcache_datain[21] => register32:cache_mem5.datain[21]
dcache_datain[21] => register32:cache_mem6.datain[21]
dcache_datain[21] => register32:cache_mem7.datain[21]
dcache_datain[21] => register32:cache_mem8.datain[21]
dcache_datain[21] => register32:cache_mem9.datain[21]
dcache_datain[21] => register32:cache_mem10.datain[21]
dcache_datain[21] => register32:cache_mem11.datain[21]
dcache_datain[21] => register32:cache_mem12.datain[21]
dcache_datain[21] => register32:cache_mem13.datain[21]
dcache_datain[21] => register32:cache_mem14.datain[21]
dcache_datain[21] => register32:cache_mem15.datain[21]
dcache_datain[21] => register32:cache_mem16.datain[21]
dcache_datain[21] => register32:cache_mem17.datain[21]
dcache_datain[21] => register32:cache_mem18.datain[21]
dcache_datain[21] => register32:cache_mem19.datain[21]
dcache_datain[21] => register32:cache_mem20.datain[21]
dcache_datain[21] => register32:cache_mem21.datain[21]
dcache_datain[21] => register32:cache_mem22.datain[21]
dcache_datain[21] => register32:cache_mem23.datain[21]
dcache_datain[22] => register32:cache_mem0.datain[22]
dcache_datain[22] => register32:cache_mem1.datain[22]
dcache_datain[22] => register32:cache_mem2.datain[22]
dcache_datain[22] => register32:cache_mem3.datain[22]
dcache_datain[22] => register32:cache_mem4.datain[22]
dcache_datain[22] => register32:cache_mem5.datain[22]
dcache_datain[22] => register32:cache_mem6.datain[22]
dcache_datain[22] => register32:cache_mem7.datain[22]
dcache_datain[22] => register32:cache_mem8.datain[22]
dcache_datain[22] => register32:cache_mem9.datain[22]
dcache_datain[22] => register32:cache_mem10.datain[22]
dcache_datain[22] => register32:cache_mem11.datain[22]
dcache_datain[22] => register32:cache_mem12.datain[22]
dcache_datain[22] => register32:cache_mem13.datain[22]
dcache_datain[22] => register32:cache_mem14.datain[22]
dcache_datain[22] => register32:cache_mem15.datain[22]
dcache_datain[22] => register32:cache_mem16.datain[22]
dcache_datain[22] => register32:cache_mem17.datain[22]
dcache_datain[22] => register32:cache_mem18.datain[22]
dcache_datain[22] => register32:cache_mem19.datain[22]
dcache_datain[22] => register32:cache_mem20.datain[22]
dcache_datain[22] => register32:cache_mem21.datain[22]
dcache_datain[22] => register32:cache_mem22.datain[22]
dcache_datain[22] => register32:cache_mem23.datain[22]
dcache_datain[23] => register32:cache_mem0.datain[23]
dcache_datain[23] => register32:cache_mem1.datain[23]
dcache_datain[23] => register32:cache_mem2.datain[23]
dcache_datain[23] => register32:cache_mem3.datain[23]
dcache_datain[23] => register32:cache_mem4.datain[23]
dcache_datain[23] => register32:cache_mem5.datain[23]
dcache_datain[23] => register32:cache_mem6.datain[23]
dcache_datain[23] => register32:cache_mem7.datain[23]
dcache_datain[23] => register32:cache_mem8.datain[23]
dcache_datain[23] => register32:cache_mem9.datain[23]
dcache_datain[23] => register32:cache_mem10.datain[23]
dcache_datain[23] => register32:cache_mem11.datain[23]
dcache_datain[23] => register32:cache_mem12.datain[23]
dcache_datain[23] => register32:cache_mem13.datain[23]
dcache_datain[23] => register32:cache_mem14.datain[23]
dcache_datain[23] => register32:cache_mem15.datain[23]
dcache_datain[23] => register32:cache_mem16.datain[23]
dcache_datain[23] => register32:cache_mem17.datain[23]
dcache_datain[23] => register32:cache_mem18.datain[23]
dcache_datain[23] => register32:cache_mem19.datain[23]
dcache_datain[23] => register32:cache_mem20.datain[23]
dcache_datain[23] => register32:cache_mem21.datain[23]
dcache_datain[23] => register32:cache_mem22.datain[23]
dcache_datain[23] => register32:cache_mem23.datain[23]
dcache_datain[24] => register32:cache_mem0.datain[24]
dcache_datain[24] => register32:cache_mem1.datain[24]
dcache_datain[24] => register32:cache_mem2.datain[24]
dcache_datain[24] => register32:cache_mem3.datain[24]
dcache_datain[24] => register32:cache_mem4.datain[24]
dcache_datain[24] => register32:cache_mem5.datain[24]
dcache_datain[24] => register32:cache_mem6.datain[24]
dcache_datain[24] => register32:cache_mem7.datain[24]
dcache_datain[24] => register32:cache_mem8.datain[24]
dcache_datain[24] => register32:cache_mem9.datain[24]
dcache_datain[24] => register32:cache_mem10.datain[24]
dcache_datain[24] => register32:cache_mem11.datain[24]
dcache_datain[24] => register32:cache_mem12.datain[24]
dcache_datain[24] => register32:cache_mem13.datain[24]
dcache_datain[24] => register32:cache_mem14.datain[24]
dcache_datain[24] => register32:cache_mem15.datain[24]
dcache_datain[24] => register32:cache_mem16.datain[24]
dcache_datain[24] => register32:cache_mem17.datain[24]
dcache_datain[24] => register32:cache_mem18.datain[24]
dcache_datain[24] => register32:cache_mem19.datain[24]
dcache_datain[24] => register32:cache_mem20.datain[24]
dcache_datain[24] => register32:cache_mem21.datain[24]
dcache_datain[24] => register32:cache_mem22.datain[24]
dcache_datain[24] => register32:cache_mem23.datain[24]
dcache_datain[25] => register32:cache_mem0.datain[25]
dcache_datain[25] => register32:cache_mem1.datain[25]
dcache_datain[25] => register32:cache_mem2.datain[25]
dcache_datain[25] => register32:cache_mem3.datain[25]
dcache_datain[25] => register32:cache_mem4.datain[25]
dcache_datain[25] => register32:cache_mem5.datain[25]
dcache_datain[25] => register32:cache_mem6.datain[25]
dcache_datain[25] => register32:cache_mem7.datain[25]
dcache_datain[25] => register32:cache_mem8.datain[25]
dcache_datain[25] => register32:cache_mem9.datain[25]
dcache_datain[25] => register32:cache_mem10.datain[25]
dcache_datain[25] => register32:cache_mem11.datain[25]
dcache_datain[25] => register32:cache_mem12.datain[25]
dcache_datain[25] => register32:cache_mem13.datain[25]
dcache_datain[25] => register32:cache_mem14.datain[25]
dcache_datain[25] => register32:cache_mem15.datain[25]
dcache_datain[25] => register32:cache_mem16.datain[25]
dcache_datain[25] => register32:cache_mem17.datain[25]
dcache_datain[25] => register32:cache_mem18.datain[25]
dcache_datain[25] => register32:cache_mem19.datain[25]
dcache_datain[25] => register32:cache_mem20.datain[25]
dcache_datain[25] => register32:cache_mem21.datain[25]
dcache_datain[25] => register32:cache_mem22.datain[25]
dcache_datain[25] => register32:cache_mem23.datain[25]
dcache_datain[26] => register32:cache_mem0.datain[26]
dcache_datain[26] => register32:cache_mem1.datain[26]
dcache_datain[26] => register32:cache_mem2.datain[26]
dcache_datain[26] => register32:cache_mem3.datain[26]
dcache_datain[26] => register32:cache_mem4.datain[26]
dcache_datain[26] => register32:cache_mem5.datain[26]
dcache_datain[26] => register32:cache_mem6.datain[26]
dcache_datain[26] => register32:cache_mem7.datain[26]
dcache_datain[26] => register32:cache_mem8.datain[26]
dcache_datain[26] => register32:cache_mem9.datain[26]
dcache_datain[26] => register32:cache_mem10.datain[26]
dcache_datain[26] => register32:cache_mem11.datain[26]
dcache_datain[26] => register32:cache_mem12.datain[26]
dcache_datain[26] => register32:cache_mem13.datain[26]
dcache_datain[26] => register32:cache_mem14.datain[26]
dcache_datain[26] => register32:cache_mem15.datain[26]
dcache_datain[26] => register32:cache_mem16.datain[26]
dcache_datain[26] => register32:cache_mem17.datain[26]
dcache_datain[26] => register32:cache_mem18.datain[26]
dcache_datain[26] => register32:cache_mem19.datain[26]
dcache_datain[26] => register32:cache_mem20.datain[26]
dcache_datain[26] => register32:cache_mem21.datain[26]
dcache_datain[26] => register32:cache_mem22.datain[26]
dcache_datain[26] => register32:cache_mem23.datain[26]
dcache_datain[27] => register32:cache_mem0.datain[27]
dcache_datain[27] => register32:cache_mem1.datain[27]
dcache_datain[27] => register32:cache_mem2.datain[27]
dcache_datain[27] => register32:cache_mem3.datain[27]
dcache_datain[27] => register32:cache_mem4.datain[27]
dcache_datain[27] => register32:cache_mem5.datain[27]
dcache_datain[27] => register32:cache_mem6.datain[27]
dcache_datain[27] => register32:cache_mem7.datain[27]
dcache_datain[27] => register32:cache_mem8.datain[27]
dcache_datain[27] => register32:cache_mem9.datain[27]
dcache_datain[27] => register32:cache_mem10.datain[27]
dcache_datain[27] => register32:cache_mem11.datain[27]
dcache_datain[27] => register32:cache_mem12.datain[27]
dcache_datain[27] => register32:cache_mem13.datain[27]
dcache_datain[27] => register32:cache_mem14.datain[27]
dcache_datain[27] => register32:cache_mem15.datain[27]
dcache_datain[27] => register32:cache_mem16.datain[27]
dcache_datain[27] => register32:cache_mem17.datain[27]
dcache_datain[27] => register32:cache_mem18.datain[27]
dcache_datain[27] => register32:cache_mem19.datain[27]
dcache_datain[27] => register32:cache_mem20.datain[27]
dcache_datain[27] => register32:cache_mem21.datain[27]
dcache_datain[27] => register32:cache_mem22.datain[27]
dcache_datain[27] => register32:cache_mem23.datain[27]
dcache_datain[28] => register32:cache_mem0.datain[28]
dcache_datain[28] => register32:cache_mem1.datain[28]
dcache_datain[28] => register32:cache_mem2.datain[28]
dcache_datain[28] => register32:cache_mem3.datain[28]
dcache_datain[28] => register32:cache_mem4.datain[28]
dcache_datain[28] => register32:cache_mem5.datain[28]
dcache_datain[28] => register32:cache_mem6.datain[28]
dcache_datain[28] => register32:cache_mem7.datain[28]
dcache_datain[28] => register32:cache_mem8.datain[28]
dcache_datain[28] => register32:cache_mem9.datain[28]
dcache_datain[28] => register32:cache_mem10.datain[28]
dcache_datain[28] => register32:cache_mem11.datain[28]
dcache_datain[28] => register32:cache_mem12.datain[28]
dcache_datain[28] => register32:cache_mem13.datain[28]
dcache_datain[28] => register32:cache_mem14.datain[28]
dcache_datain[28] => register32:cache_mem15.datain[28]
dcache_datain[28] => register32:cache_mem16.datain[28]
dcache_datain[28] => register32:cache_mem17.datain[28]
dcache_datain[28] => register32:cache_mem18.datain[28]
dcache_datain[28] => register32:cache_mem19.datain[28]
dcache_datain[28] => register32:cache_mem20.datain[28]
dcache_datain[28] => register32:cache_mem21.datain[28]
dcache_datain[28] => register32:cache_mem22.datain[28]
dcache_datain[28] => register32:cache_mem23.datain[28]
dcache_datain[29] => register32:cache_mem0.datain[29]
dcache_datain[29] => register32:cache_mem1.datain[29]
dcache_datain[29] => register32:cache_mem2.datain[29]
dcache_datain[29] => register32:cache_mem3.datain[29]
dcache_datain[29] => register32:cache_mem4.datain[29]
dcache_datain[29] => register32:cache_mem5.datain[29]
dcache_datain[29] => register32:cache_mem6.datain[29]
dcache_datain[29] => register32:cache_mem7.datain[29]
dcache_datain[29] => register32:cache_mem8.datain[29]
dcache_datain[29] => register32:cache_mem9.datain[29]
dcache_datain[29] => register32:cache_mem10.datain[29]
dcache_datain[29] => register32:cache_mem11.datain[29]
dcache_datain[29] => register32:cache_mem12.datain[29]
dcache_datain[29] => register32:cache_mem13.datain[29]
dcache_datain[29] => register32:cache_mem14.datain[29]
dcache_datain[29] => register32:cache_mem15.datain[29]
dcache_datain[29] => register32:cache_mem16.datain[29]
dcache_datain[29] => register32:cache_mem17.datain[29]
dcache_datain[29] => register32:cache_mem18.datain[29]
dcache_datain[29] => register32:cache_mem19.datain[29]
dcache_datain[29] => register32:cache_mem20.datain[29]
dcache_datain[29] => register32:cache_mem21.datain[29]
dcache_datain[29] => register32:cache_mem22.datain[29]
dcache_datain[29] => register32:cache_mem23.datain[29]
dcache_datain[30] => register32:cache_mem0.datain[30]
dcache_datain[30] => register32:cache_mem1.datain[30]
dcache_datain[30] => register32:cache_mem2.datain[30]
dcache_datain[30] => register32:cache_mem3.datain[30]
dcache_datain[30] => register32:cache_mem4.datain[30]
dcache_datain[30] => register32:cache_mem5.datain[30]
dcache_datain[30] => register32:cache_mem6.datain[30]
dcache_datain[30] => register32:cache_mem7.datain[30]
dcache_datain[30] => register32:cache_mem8.datain[30]
dcache_datain[30] => register32:cache_mem9.datain[30]
dcache_datain[30] => register32:cache_mem10.datain[30]
dcache_datain[30] => register32:cache_mem11.datain[30]
dcache_datain[30] => register32:cache_mem12.datain[30]
dcache_datain[30] => register32:cache_mem13.datain[30]
dcache_datain[30] => register32:cache_mem14.datain[30]
dcache_datain[30] => register32:cache_mem15.datain[30]
dcache_datain[30] => register32:cache_mem16.datain[30]
dcache_datain[30] => register32:cache_mem17.datain[30]
dcache_datain[30] => register32:cache_mem18.datain[30]
dcache_datain[30] => register32:cache_mem19.datain[30]
dcache_datain[30] => register32:cache_mem20.datain[30]
dcache_datain[30] => register32:cache_mem21.datain[30]
dcache_datain[30] => register32:cache_mem22.datain[30]
dcache_datain[30] => register32:cache_mem23.datain[30]
dcache_datain[31] => register32:cache_mem0.datain[31]
dcache_datain[31] => register32:cache_mem1.datain[31]
dcache_datain[31] => register32:cache_mem2.datain[31]
dcache_datain[31] => register32:cache_mem3.datain[31]
dcache_datain[31] => register32:cache_mem4.datain[31]
dcache_datain[31] => register32:cache_mem5.datain[31]
dcache_datain[31] => register32:cache_mem6.datain[31]
dcache_datain[31] => register32:cache_mem7.datain[31]
dcache_datain[31] => register32:cache_mem8.datain[31]
dcache_datain[31] => register32:cache_mem9.datain[31]
dcache_datain[31] => register32:cache_mem10.datain[31]
dcache_datain[31] => register32:cache_mem11.datain[31]
dcache_datain[31] => register32:cache_mem12.datain[31]
dcache_datain[31] => register32:cache_mem13.datain[31]
dcache_datain[31] => register32:cache_mem14.datain[31]
dcache_datain[31] => register32:cache_mem15.datain[31]
dcache_datain[31] => register32:cache_mem16.datain[31]
dcache_datain[31] => register32:cache_mem17.datain[31]
dcache_datain[31] => register32:cache_mem18.datain[31]
dcache_datain[31] => register32:cache_mem19.datain[31]
dcache_datain[31] => register32:cache_mem20.datain[31]
dcache_datain[31] => register32:cache_mem21.datain[31]
dcache_datain[31] => register32:cache_mem22.datain[31]
dcache_datain[31] => register32:cache_mem23.datain[31]
dcache_write_sig => d0in.IN1
dcache_write_sig => d1in.IN1
dcache_write_sig => d2in.IN1
dcache_write_sig => d3in.IN1
dcache_write_sig => d4in.IN1
dcache_write_sig => d5in.IN1
dcache_write_sig => d6in.IN1
dcache_write_sig => d7in.IN1
dcache_write_sig => d8in.IN1
dcache_write_sig => d9in.IN1
dcache_write_sig => d10in.IN1
dcache_write_sig => d11in.IN1
dcache_write_sig => d12in.IN1
dcache_write_sig => d13in.IN1
dcache_write_sig => d14in.IN1
dcache_write_sig => d15in.IN1
dcache_write_sig => d16in.IN1
dcache_write_sig => d17in.IN1
dcache_write_sig => d18in.IN1
dcache_write_sig => d19in.IN1
dcache_write_sig => d20in.IN1
dcache_write_sig => d21in.IN1
dcache_write_sig => d22in.IN1
dcache_write_sig => d23in.IN1
dcache_read_sig => ~NO_FANOUT~
dcache_dataout[0] <= dcache_dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[1] <= dcache_dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[2] <= dcache_dataout[2].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[3] <= dcache_dataout[3].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[4] <= dcache_dataout[4].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[5] <= dcache_dataout[5].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[6] <= dcache_dataout[6].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[7] <= dcache_dataout[7].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[8] <= dcache_dataout[8].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[9] <= dcache_dataout[9].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[10] <= dcache_dataout[10].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[11] <= dcache_dataout[11].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[12] <= dcache_dataout[12].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[13] <= dcache_dataout[13].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[14] <= dcache_dataout[14].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[15] <= dcache_dataout[15].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[16] <= dcache_dataout[16].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[17] <= dcache_dataout[17].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[18] <= dcache_dataout[18].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[19] <= dcache_dataout[19].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[20] <= dcache_dataout[20].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[21] <= dcache_dataout[21].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[22] <= dcache_dataout[22].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[23] <= dcache_dataout[23].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[24] <= dcache_dataout[24].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[25] <= dcache_dataout[25].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[26] <= dcache_dataout[26].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[27] <= dcache_dataout[27].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[28] <= dcache_dataout[28].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[29] <= dcache_dataout[29].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[30] <= dcache_dataout[30].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[31] <= dcache_dataout[31].DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|cache:icache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc
icache_start_in => instruction_fetch:instruction_fetch_x.start_sig
instruction[0] => IFID_instruction[0].DATAIN
instruction[1] => IFID_instruction[1].DATAIN
instruction[2] => IFID_instruction[2].DATAIN
instruction[3] => IFID_instruction[3].DATAIN
instruction[4] => IFID_instruction[4].DATAIN
instruction[5] => IFID_instruction[5].DATAIN
instruction[6] => IFID_instruction[6].DATAIN
instruction[7] => IFID_instruction[7].DATAIN
instruction[8] => IFID_instruction[8].DATAIN
instruction[9] => IFID_instruction[9].DATAIN
instruction[10] => IFID_instruction[10].DATAIN
instruction[11] => IFID_instruction[11].DATAIN
instruction[12] => IFID_instruction[12].DATAIN
instruction[13] => IFID_instruction[13].DATAIN
instruction[14] => IFID_instruction[14].DATAIN
instruction[15] => IFID_instruction[15].DATAIN
instruction[16] => IFID_instruction[16].DATAIN
instruction[17] => IFID_instruction[17].DATAIN
instruction[18] => IFID_instruction[18].DATAIN
instruction[19] => IFID_instruction[19].DATAIN
instruction[20] => IFID_instruction[20].DATAIN
instruction[21] => IFID_instruction[21].DATAIN
instruction[22] => IFID_instruction[22].DATAIN
instruction[23] => IFID_instruction[23].DATAIN
instruction[24] => IFID_instruction[24].DATAIN
instruction[25] => IFID_instruction[25].DATAIN
instruction[26] => IFID_instruction[26].DATAIN
instruction[27] => IFID_instruction[27].DATAIN
instruction[28] => IFID_instruction[28].DATAIN
instruction[29] => IFID_instruction[29].DATAIN
instruction[30] => IFID_instruction[30].DATAIN
instruction[31] => IFID_instruction[31].DATAIN
clock => instruction_fetch:instruction_fetch_x.PC_clk
clock => MEMWB_mem_out[0].CLK
clock => MEMWB_mem_out[1].CLK
clock => MEMWB_mem_out[2].CLK
clock => MEMWB_mem_out[3].CLK
clock => MEMWB_mem_out[4].CLK
clock => MEMWB_mem_out[5].CLK
clock => MEMWB_mem_out[6].CLK
clock => MEMWB_mem_out[7].CLK
clock => MEMWB_mem_out[8].CLK
clock => MEMWB_mem_out[9].CLK
clock => MEMWB_mem_out[10].CLK
clock => MEMWB_mem_out[11].CLK
clock => MEMWB_mem_out[12].CLK
clock => MEMWB_mem_out[13].CLK
clock => MEMWB_mem_out[14].CLK
clock => MEMWB_mem_out[15].CLK
clock => MEMWB_mem_out[16].CLK
clock => MEMWB_mem_out[17].CLK
clock => MEMWB_mem_out[18].CLK
clock => MEMWB_mem_out[19].CLK
clock => MEMWB_mem_out[20].CLK
clock => MEMWB_mem_out[21].CLK
clock => MEMWB_mem_out[22].CLK
clock => MEMWB_mem_out[23].CLK
clock => MEMWB_mem_out[24].CLK
clock => MEMWB_mem_out[25].CLK
clock => MEMWB_mem_out[26].CLK
clock => MEMWB_mem_out[27].CLK
clock => MEMWB_mem_out[28].CLK
clock => MEMWB_mem_out[29].CLK
clock => MEMWB_mem_out[30].CLK
clock => MEMWB_mem_out[31].CLK
clock => MEMWB_regwritesig.CLK
clock => MEMWB_memtoregsig.CLK
clock => MEMWB_aluresout[0].CLK
clock => MEMWB_aluresout[1].CLK
clock => MEMWB_aluresout[2].CLK
clock => MEMWB_aluresout[3].CLK
clock => MEMWB_aluresout[4].CLK
clock => MEMWB_aluresout[5].CLK
clock => MEMWB_aluresout[6].CLK
clock => MEMWB_aluresout[7].CLK
clock => MEMWB_aluresout[8].CLK
clock => MEMWB_aluresout[9].CLK
clock => MEMWB_aluresout[10].CLK
clock => MEMWB_aluresout[11].CLK
clock => MEMWB_aluresout[12].CLK
clock => MEMWB_aluresout[13].CLK
clock => MEMWB_aluresout[14].CLK
clock => MEMWB_aluresout[15].CLK
clock => MEMWB_aluresout[16].CLK
clock => MEMWB_aluresout[17].CLK
clock => MEMWB_aluresout[18].CLK
clock => MEMWB_aluresout[19].CLK
clock => MEMWB_aluresout[20].CLK
clock => MEMWB_aluresout[21].CLK
clock => MEMWB_aluresout[22].CLK
clock => MEMWB_aluresout[23].CLK
clock => MEMWB_aluresout[24].CLK
clock => MEMWB_aluresout[25].CLK
clock => MEMWB_aluresout[26].CLK
clock => MEMWB_aluresout[27].CLK
clock => MEMWB_aluresout[28].CLK
clock => MEMWB_aluresout[29].CLK
clock => MEMWB_aluresout[30].CLK
clock => MEMWB_aluresout[31].CLK
clock => MEMWB_Reg_des[0].CLK
clock => MEMWB_Reg_des[1].CLK
clock => MEMWB_Reg_des[2].CLK
clock => MEMWB_Reg_des[3].CLK
clock => MEMWB_Reg_des[4].CLK
clock => EXMEM_regwritesig.CLK
clock => EXMEM_memtoregsig.CLK
clock => EXMEM_memwritesig.CLK
clock => EXMEM_memreadsig.CLK
clock => EXMEM_branchsig.CLK
clock => EXMEM_zerosig.CLK
clock => EXMEM_aluresout[0].CLK
clock => EXMEM_aluresout[1].CLK
clock => EXMEM_aluresout[2].CLK
clock => EXMEM_aluresout[3].CLK
clock => EXMEM_aluresout[4].CLK
clock => EXMEM_aluresout[5].CLK
clock => EXMEM_aluresout[6].CLK
clock => EXMEM_aluresout[7].CLK
clock => EXMEM_aluresout[8].CLK
clock => EXMEM_aluresout[9].CLK
clock => EXMEM_aluresout[10].CLK
clock => EXMEM_aluresout[11].CLK
clock => EXMEM_aluresout[12].CLK
clock => EXMEM_aluresout[13].CLK
clock => EXMEM_aluresout[14].CLK
clock => EXMEM_aluresout[15].CLK
clock => EXMEM_aluresout[16].CLK
clock => EXMEM_aluresout[17].CLK
clock => EXMEM_aluresout[18].CLK
clock => EXMEM_aluresout[19].CLK
clock => EXMEM_aluresout[20].CLK
clock => EXMEM_aluresout[21].CLK
clock => EXMEM_aluresout[22].CLK
clock => EXMEM_aluresout[23].CLK
clock => EXMEM_aluresout[24].CLK
clock => EXMEM_aluresout[25].CLK
clock => EXMEM_aluresout[26].CLK
clock => EXMEM_aluresout[27].CLK
clock => EXMEM_aluresout[28].CLK
clock => EXMEM_aluresout[29].CLK
clock => EXMEM_aluresout[30].CLK
clock => EXMEM_aluresout[31].CLK
clock => EXMEM_readdata[0].CLK
clock => EXMEM_readdata[1].CLK
clock => EXMEM_readdata[2].CLK
clock => EXMEM_readdata[3].CLK
clock => EXMEM_readdata[4].CLK
clock => EXMEM_readdata[5].CLK
clock => EXMEM_readdata[6].CLK
clock => EXMEM_readdata[7].CLK
clock => EXMEM_readdata[8].CLK
clock => EXMEM_readdata[9].CLK
clock => EXMEM_readdata[10].CLK
clock => EXMEM_readdata[11].CLK
clock => EXMEM_readdata[12].CLK
clock => EXMEM_readdata[13].CLK
clock => EXMEM_readdata[14].CLK
clock => EXMEM_readdata[15].CLK
clock => EXMEM_readdata[16].CLK
clock => EXMEM_readdata[17].CLK
clock => EXMEM_readdata[18].CLK
clock => EXMEM_readdata[19].CLK
clock => EXMEM_readdata[20].CLK
clock => EXMEM_readdata[21].CLK
clock => EXMEM_readdata[22].CLK
clock => EXMEM_readdata[23].CLK
clock => EXMEM_readdata[24].CLK
clock => EXMEM_readdata[25].CLK
clock => EXMEM_readdata[26].CLK
clock => EXMEM_readdata[27].CLK
clock => EXMEM_readdata[28].CLK
clock => EXMEM_readdata[29].CLK
clock => EXMEM_readdata[30].CLK
clock => EXMEM_readdata[31].CLK
clock => EXMEM_Reg_des[0].CLK
clock => EXMEM_Reg_des[1].CLK
clock => EXMEM_Reg_des[2].CLK
clock => EXMEM_Reg_des[3].CLK
clock => EXMEM_Reg_des[4].CLK
clock => IDEX_aluopsig[0].CLK
clock => IDEX_aluopsig[1].CLK
clock => IDEX_aluopsig[2].CLK
clock => IDEX_aluopsig[3].CLK
clock => IDEX_aluopsig[4].CLK
clock => IDEX_memtoregsig.CLK
clock => IDEX_memreadsig.CLK
clock => IDEX_branchsig.CLK
clock => IDEX_memwritesig.CLK
clock => IDEX_alusrcsig.CLK
clock => IDEX_regwritesig.CLK
clock => IDEX_regdstsig.CLK
clock => IDEX_PC[0].CLK
clock => IDEX_PC[1].CLK
clock => IDEX_PC[2].CLK
clock => IDEX_PC[3].CLK
clock => IDEX_PC[4].CLK
clock => IDEX_PC[5].CLK
clock => IDEX_PC[6].CLK
clock => IDEX_PC[7].CLK
clock => IDEX_PC[8].CLK
clock => IDEX_PC[9].CLK
clock => IDEX_PC[10].CLK
clock => IDEX_PC[11].CLK
clock => IDEX_PC[12].CLK
clock => IDEX_PC[13].CLK
clock => IDEX_PC[14].CLK
clock => IDEX_PC[15].CLK
clock => IDEX_PC[16].CLK
clock => IDEX_PC[17].CLK
clock => IDEX_PC[18].CLK
clock => IDEX_PC[19].CLK
clock => IDEX_PC[20].CLK
clock => IDEX_PC[21].CLK
clock => IDEX_PC[22].CLK
clock => IDEX_PC[23].CLK
clock => IDEX_PC[24].CLK
clock => IDEX_PC[25].CLK
clock => IDEX_PC[26].CLK
clock => IDEX_PC[27].CLK
clock => IDEX_PC[28].CLK
clock => IDEX_PC[29].CLK
clock => IDEX_PC[30].CLK
clock => IDEX_PC[31].CLK
clock => IDEX_signextsig[0].CLK
clock => IDEX_signextsig[1].CLK
clock => IDEX_signextsig[2].CLK
clock => IDEX_signextsig[3].CLK
clock => IDEX_signextsig[4].CLK
clock => IDEX_signextsig[5].CLK
clock => IDEX_signextsig[6].CLK
clock => IDEX_signextsig[7].CLK
clock => IDEX_signextsig[8].CLK
clock => IDEX_signextsig[9].CLK
clock => IDEX_signextsig[10].CLK
clock => IDEX_signextsig[11].CLK
clock => IDEX_signextsig[12].CLK
clock => IDEX_signextsig[13].CLK
clock => IDEX_signextsig[14].CLK
clock => IDEX_signextsig[15].CLK
clock => IDEX_signextsig[16].CLK
clock => IDEX_signextsig[17].CLK
clock => IDEX_signextsig[18].CLK
clock => IDEX_signextsig[19].CLK
clock => IDEX_signextsig[20].CLK
clock => IDEX_signextsig[21].CLK
clock => IDEX_signextsig[22].CLK
clock => IDEX_signextsig[23].CLK
clock => IDEX_signextsig[24].CLK
clock => IDEX_signextsig[25].CLK
clock => IDEX_signextsig[26].CLK
clock => IDEX_signextsig[27].CLK
clock => IDEX_signextsig[28].CLK
clock => IDEX_signextsig[29].CLK
clock => IDEX_signextsig[30].CLK
clock => IDEX_signextsig[31].CLK
clock => IDEX_instruction[11].CLK
clock => IDEX_instruction[12].CLK
clock => IDEX_instruction[13].CLK
clock => IDEX_instruction[14].CLK
clock => IDEX_instruction[15].CLK
clock => IDEX_instruction[16].CLK
clock => IDEX_instruction[17].CLK
clock => IDEX_instruction[18].CLK
clock => IDEX_instruction[19].CLK
clock => IDEX_instruction[20].CLK
clock => IDEX_instruction[21].CLK
clock => IDEX_instruction[22].CLK
clock => IDEX_instruction[23].CLK
clock => IDEX_instruction[24].CLK
clock => IDEX_instruction[25].CLK
clock => IDEX_instruction[26].CLK
clock => IDEX_instruction[27].CLK
clock => IDEX_instruction[28].CLK
clock => IDEX_instruction[29].CLK
clock => IDEX_instruction[30].CLK
clock => IDEX_instruction[31].CLK
clock => IDEX_regout2[0].CLK
clock => IDEX_regout2[1].CLK
clock => IDEX_regout2[2].CLK
clock => IDEX_regout2[3].CLK
clock => IDEX_regout2[4].CLK
clock => IDEX_regout2[5].CLK
clock => IDEX_regout2[6].CLK
clock => IDEX_regout2[7].CLK
clock => IDEX_regout2[8].CLK
clock => IDEX_regout2[9].CLK
clock => IDEX_regout2[10].CLK
clock => IDEX_regout2[11].CLK
clock => IDEX_regout2[12].CLK
clock => IDEX_regout2[13].CLK
clock => IDEX_regout2[14].CLK
clock => IDEX_regout2[15].CLK
clock => IDEX_regout2[16].CLK
clock => IDEX_regout2[17].CLK
clock => IDEX_regout2[18].CLK
clock => IDEX_regout2[19].CLK
clock => IDEX_regout2[20].CLK
clock => IDEX_regout2[21].CLK
clock => IDEX_regout2[22].CLK
clock => IDEX_regout2[23].CLK
clock => IDEX_regout2[24].CLK
clock => IDEX_regout2[25].CLK
clock => IDEX_regout2[26].CLK
clock => IDEX_regout2[27].CLK
clock => IDEX_regout2[28].CLK
clock => IDEX_regout2[29].CLK
clock => IDEX_regout2[30].CLK
clock => IDEX_regout2[31].CLK
clock => IDEX_regout1[0].CLK
clock => IDEX_regout1[1].CLK
clock => IDEX_regout1[2].CLK
clock => IDEX_regout1[3].CLK
clock => IDEX_regout1[4].CLK
clock => IDEX_regout1[5].CLK
clock => IDEX_regout1[6].CLK
clock => IDEX_regout1[7].CLK
clock => IDEX_regout1[8].CLK
clock => IDEX_regout1[9].CLK
clock => IDEX_regout1[10].CLK
clock => IDEX_regout1[11].CLK
clock => IDEX_regout1[12].CLK
clock => IDEX_regout1[13].CLK
clock => IDEX_regout1[14].CLK
clock => IDEX_regout1[15].CLK
clock => IDEX_regout1[16].CLK
clock => IDEX_regout1[17].CLK
clock => IDEX_regout1[18].CLK
clock => IDEX_regout1[19].CLK
clock => IDEX_regout1[20].CLK
clock => IDEX_regout1[21].CLK
clock => IDEX_regout1[22].CLK
clock => IDEX_regout1[23].CLK
clock => IDEX_regout1[24].CLK
clock => IDEX_regout1[25].CLK
clock => IDEX_regout1[26].CLK
clock => IDEX_regout1[27].CLK
clock => IDEX_regout1[28].CLK
clock => IDEX_regout1[29].CLK
clock => IDEX_regout1[30].CLK
clock => IDEX_regout1[31].CLK
clock => IFID_instruction[0].CLK
clock => IFID_instruction[1].CLK
clock => IFID_instruction[2].CLK
clock => IFID_instruction[3].CLK
clock => IFID_instruction[4].CLK
clock => IFID_instruction[5].CLK
clock => IFID_instruction[6].CLK
clock => IFID_instruction[7].CLK
clock => IFID_instruction[8].CLK
clock => IFID_instruction[9].CLK
clock => IFID_instruction[10].CLK
clock => IFID_instruction[11].CLK
clock => IFID_instruction[12].CLK
clock => IFID_instruction[13].CLK
clock => IFID_instruction[14].CLK
clock => IFID_instruction[15].CLK
clock => IFID_instruction[16].CLK
clock => IFID_instruction[17].CLK
clock => IFID_instruction[18].CLK
clock => IFID_instruction[19].CLK
clock => IFID_instruction[20].CLK
clock => IFID_instruction[21].CLK
clock => IFID_instruction[22].CLK
clock => IFID_instruction[23].CLK
clock => IFID_instruction[24].CLK
clock => IFID_instruction[25].CLK
clock => IFID_instruction[26].CLK
clock => IFID_instruction[27].CLK
clock => IFID_instruction[28].CLK
clock => IFID_instruction[29].CLK
clock => IFID_instruction[30].CLK
clock => IFID_instruction[31].CLK
clock => IFID_PC[0].CLK
clock => IFID_PC[1].CLK
clock => IFID_PC[2].CLK
clock => IFID_PC[3].CLK
clock => IFID_PC[4].CLK
clock => IFID_PC[5].CLK
clock => IFID_PC[6].CLK
clock => IFID_PC[7].CLK
clock => IFID_PC[8].CLK
clock => IFID_PC[9].CLK
clock => IFID_PC[10].CLK
clock => IFID_PC[11].CLK
clock => IFID_PC[12].CLK
clock => IFID_PC[13].CLK
clock => IFID_PC[14].CLK
clock => IFID_PC[15].CLK
clock => IFID_PC[16].CLK
clock => IFID_PC[17].CLK
clock => IFID_PC[18].CLK
clock => IFID_PC[19].CLK
clock => IFID_PC[20].CLK
clock => IFID_PC[21].CLK
clock => IFID_PC[22].CLK
clock => IFID_PC[23].CLK
clock => IFID_PC[24].CLK
clock => IFID_PC[25].CLK
clock => IFID_PC[26].CLK
clock => IFID_PC[27].CLK
clock => IFID_PC[28].CLK
clock => IFID_PC[29].CLK
clock => IFID_PC[30].CLK
clock => IFID_PC[31].CLK
test_out[0] <= Registers:regmap.test_out_regs[0]
test_out[1] <= Registers:regmap.test_out_regs[1]
test_out[2] <= Registers:regmap.test_out_regs[2]
test_out[3] <= Registers:regmap.test_out_regs[3]
test_out[4] <= Registers:regmap.test_out_regs[4]
test_out[5] <= Registers:regmap.test_out_regs[5]
test_out[6] <= Registers:regmap.test_out_regs[6]
test_out[7] <= Registers:regmap.test_out_regs[7]
test_out[8] <= Registers:regmap.test_out_regs[8]
test_out[9] <= Registers:regmap.test_out_regs[9]
test_out[10] <= Registers:regmap.test_out_regs[10]
test_out[11] <= Registers:regmap.test_out_regs[11]
test_out[12] <= Registers:regmap.test_out_regs[12]
test_out[13] <= Registers:regmap.test_out_regs[13]
test_out[14] <= Registers:regmap.test_out_regs[14]
test_out[15] <= Registers:regmap.test_out_regs[15]
test_out[16] <= Registers:regmap.test_out_regs[16]
test_out[17] <= Registers:regmap.test_out_regs[17]
test_out[18] <= Registers:regmap.test_out_regs[18]
test_out[19] <= Registers:regmap.test_out_regs[19]
test_out[20] <= Registers:regmap.test_out_regs[20]
test_out[21] <= Registers:regmap.test_out_regs[21]
test_out[22] <= Registers:regmap.test_out_regs[22]
test_out[23] <= Registers:regmap.test_out_regs[23]
test_out[24] <= Registers:regmap.test_out_regs[24]
test_out[25] <= Registers:regmap.test_out_regs[25]
test_out[26] <= Registers:regmap.test_out_regs[26]
test_out[27] <= Registers:regmap.test_out_regs[27]
test_out[28] <= Registers:regmap.test_out_regs[28]
test_out[29] <= Registers:regmap.test_out_regs[29]
test_out[30] <= Registers:regmap.test_out_regs[30]
test_out[31] <= Registers:regmap.test_out_regs[31]
proc_PC_out[0] <= instruction_fetch:instruction_fetch_x.PC_mod_out[0]
proc_PC_out[1] <= instruction_fetch:instruction_fetch_x.PC_mod_out[1]
proc_PC_out[2] <= instruction_fetch:instruction_fetch_x.PC_mod_out[2]
proc_PC_out[3] <= instruction_fetch:instruction_fetch_x.PC_mod_out[3]
proc_PC_out[4] <= instruction_fetch:instruction_fetch_x.PC_mod_out[4]
proc_PC_out[5] <= instruction_fetch:instruction_fetch_x.PC_mod_out[5]
proc_PC_out[6] <= instruction_fetch:instruction_fetch_x.PC_mod_out[6]
proc_PC_out[7] <= instruction_fetch:instruction_fetch_x.PC_mod_out[7]
proc_PC_out[8] <= instruction_fetch:instruction_fetch_x.PC_mod_out[8]
proc_PC_out[9] <= instruction_fetch:instruction_fetch_x.PC_mod_out[9]
proc_PC_out[10] <= instruction_fetch:instruction_fetch_x.PC_mod_out[10]
proc_PC_out[11] <= instruction_fetch:instruction_fetch_x.PC_mod_out[11]
proc_PC_out[12] <= instruction_fetch:instruction_fetch_x.PC_mod_out[12]
proc_PC_out[13] <= instruction_fetch:instruction_fetch_x.PC_mod_out[13]
proc_PC_out[14] <= instruction_fetch:instruction_fetch_x.PC_mod_out[14]
proc_PC_out[15] <= instruction_fetch:instruction_fetch_x.PC_mod_out[15]
proc_PC_out[16] <= instruction_fetch:instruction_fetch_x.PC_mod_out[16]
proc_PC_out[17] <= instruction_fetch:instruction_fetch_x.PC_mod_out[17]
proc_PC_out[18] <= instruction_fetch:instruction_fetch_x.PC_mod_out[18]
proc_PC_out[19] <= instruction_fetch:instruction_fetch_x.PC_mod_out[19]
proc_PC_out[20] <= instruction_fetch:instruction_fetch_x.PC_mod_out[20]
proc_PC_out[21] <= instruction_fetch:instruction_fetch_x.PC_mod_out[21]
proc_PC_out[22] <= instruction_fetch:instruction_fetch_x.PC_mod_out[22]
proc_PC_out[23] <= instruction_fetch:instruction_fetch_x.PC_mod_out[23]
proc_PC_out[24] <= instruction_fetch:instruction_fetch_x.PC_mod_out[24]
proc_PC_out[25] <= instruction_fetch:instruction_fetch_x.PC_mod_out[25]
proc_PC_out[26] <= instruction_fetch:instruction_fetch_x.PC_mod_out[26]
proc_PC_out[27] <= instruction_fetch:instruction_fetch_x.PC_mod_out[27]
proc_PC_out[28] <= instruction_fetch:instruction_fetch_x.PC_mod_out[28]
proc_PC_out[29] <= instruction_fetch:instruction_fetch_x.PC_mod_out[29]
proc_PC_out[30] <= instruction_fetch:instruction_fetch_x.PC_mod_out[30]
proc_PC_out[31] <= instruction_fetch:instruction_fetch_x.PC_mod_out[31]


|mips_fpga|Processor:mips_proc|Registers:regmap
ReadReg1[0] => Equal32.IN9
ReadReg1[0] => Equal33.IN9
ReadReg1[0] => Equal34.IN9
ReadReg1[0] => Equal35.IN9
ReadReg1[0] => Equal36.IN9
ReadReg1[0] => Equal37.IN9
ReadReg1[0] => Equal38.IN9
ReadReg1[0] => Equal39.IN9
ReadReg1[0] => Equal40.IN9
ReadReg1[0] => Equal41.IN9
ReadReg1[0] => Equal42.IN9
ReadReg1[0] => Equal43.IN9
ReadReg1[0] => Equal44.IN9
ReadReg1[0] => Equal45.IN9
ReadReg1[0] => Equal46.IN9
ReadReg1[0] => Equal47.IN9
ReadReg1[0] => Equal48.IN9
ReadReg1[0] => Equal49.IN9
ReadReg1[0] => Equal50.IN9
ReadReg1[0] => Equal51.IN9
ReadReg1[0] => Equal52.IN9
ReadReg1[0] => Equal53.IN9
ReadReg1[0] => Equal54.IN9
ReadReg1[0] => Equal55.IN9
ReadReg1[0] => Equal56.IN9
ReadReg1[0] => Equal57.IN9
ReadReg1[0] => Equal58.IN9
ReadReg1[0] => Equal59.IN9
ReadReg1[0] => Equal60.IN9
ReadReg1[0] => Equal61.IN9
ReadReg1[0] => Equal62.IN9
ReadReg1[0] => Equal63.IN9
ReadReg1[1] => Equal32.IN8
ReadReg1[1] => Equal33.IN8
ReadReg1[1] => Equal34.IN8
ReadReg1[1] => Equal35.IN8
ReadReg1[1] => Equal36.IN8
ReadReg1[1] => Equal37.IN8
ReadReg1[1] => Equal38.IN8
ReadReg1[1] => Equal39.IN8
ReadReg1[1] => Equal40.IN8
ReadReg1[1] => Equal41.IN8
ReadReg1[1] => Equal42.IN8
ReadReg1[1] => Equal43.IN8
ReadReg1[1] => Equal44.IN8
ReadReg1[1] => Equal45.IN8
ReadReg1[1] => Equal46.IN8
ReadReg1[1] => Equal47.IN8
ReadReg1[1] => Equal48.IN8
ReadReg1[1] => Equal49.IN8
ReadReg1[1] => Equal50.IN8
ReadReg1[1] => Equal51.IN8
ReadReg1[1] => Equal52.IN8
ReadReg1[1] => Equal53.IN8
ReadReg1[1] => Equal54.IN8
ReadReg1[1] => Equal55.IN8
ReadReg1[1] => Equal56.IN8
ReadReg1[1] => Equal57.IN8
ReadReg1[1] => Equal58.IN8
ReadReg1[1] => Equal59.IN8
ReadReg1[1] => Equal60.IN8
ReadReg1[1] => Equal61.IN8
ReadReg1[1] => Equal62.IN8
ReadReg1[1] => Equal63.IN8
ReadReg1[2] => Equal32.IN7
ReadReg1[2] => Equal33.IN7
ReadReg1[2] => Equal34.IN7
ReadReg1[2] => Equal35.IN7
ReadReg1[2] => Equal36.IN7
ReadReg1[2] => Equal37.IN7
ReadReg1[2] => Equal38.IN7
ReadReg1[2] => Equal39.IN7
ReadReg1[2] => Equal40.IN7
ReadReg1[2] => Equal41.IN7
ReadReg1[2] => Equal42.IN7
ReadReg1[2] => Equal43.IN7
ReadReg1[2] => Equal44.IN7
ReadReg1[2] => Equal45.IN7
ReadReg1[2] => Equal46.IN7
ReadReg1[2] => Equal47.IN7
ReadReg1[2] => Equal48.IN7
ReadReg1[2] => Equal49.IN7
ReadReg1[2] => Equal50.IN7
ReadReg1[2] => Equal51.IN7
ReadReg1[2] => Equal52.IN7
ReadReg1[2] => Equal53.IN7
ReadReg1[2] => Equal54.IN7
ReadReg1[2] => Equal55.IN7
ReadReg1[2] => Equal56.IN7
ReadReg1[2] => Equal57.IN7
ReadReg1[2] => Equal58.IN7
ReadReg1[2] => Equal59.IN7
ReadReg1[2] => Equal60.IN7
ReadReg1[2] => Equal61.IN7
ReadReg1[2] => Equal62.IN7
ReadReg1[2] => Equal63.IN7
ReadReg1[3] => Equal32.IN6
ReadReg1[3] => Equal33.IN6
ReadReg1[3] => Equal34.IN6
ReadReg1[3] => Equal35.IN6
ReadReg1[3] => Equal36.IN6
ReadReg1[3] => Equal37.IN6
ReadReg1[3] => Equal38.IN6
ReadReg1[3] => Equal39.IN6
ReadReg1[3] => Equal40.IN6
ReadReg1[3] => Equal41.IN6
ReadReg1[3] => Equal42.IN6
ReadReg1[3] => Equal43.IN6
ReadReg1[3] => Equal44.IN6
ReadReg1[3] => Equal45.IN6
ReadReg1[3] => Equal46.IN6
ReadReg1[3] => Equal47.IN6
ReadReg1[3] => Equal48.IN6
ReadReg1[3] => Equal49.IN6
ReadReg1[3] => Equal50.IN6
ReadReg1[3] => Equal51.IN6
ReadReg1[3] => Equal52.IN6
ReadReg1[3] => Equal53.IN6
ReadReg1[3] => Equal54.IN6
ReadReg1[3] => Equal55.IN6
ReadReg1[3] => Equal56.IN6
ReadReg1[3] => Equal57.IN6
ReadReg1[3] => Equal58.IN6
ReadReg1[3] => Equal59.IN6
ReadReg1[3] => Equal60.IN6
ReadReg1[3] => Equal61.IN6
ReadReg1[3] => Equal62.IN6
ReadReg1[3] => Equal63.IN6
ReadReg1[4] => Equal32.IN5
ReadReg1[4] => Equal33.IN5
ReadReg1[4] => Equal34.IN5
ReadReg1[4] => Equal35.IN5
ReadReg1[4] => Equal36.IN5
ReadReg1[4] => Equal37.IN5
ReadReg1[4] => Equal38.IN5
ReadReg1[4] => Equal39.IN5
ReadReg1[4] => Equal40.IN5
ReadReg1[4] => Equal41.IN5
ReadReg1[4] => Equal42.IN5
ReadReg1[4] => Equal43.IN5
ReadReg1[4] => Equal44.IN5
ReadReg1[4] => Equal45.IN5
ReadReg1[4] => Equal46.IN5
ReadReg1[4] => Equal47.IN5
ReadReg1[4] => Equal48.IN5
ReadReg1[4] => Equal49.IN5
ReadReg1[4] => Equal50.IN5
ReadReg1[4] => Equal51.IN5
ReadReg1[4] => Equal52.IN5
ReadReg1[4] => Equal53.IN5
ReadReg1[4] => Equal54.IN5
ReadReg1[4] => Equal55.IN5
ReadReg1[4] => Equal56.IN5
ReadReg1[4] => Equal57.IN5
ReadReg1[4] => Equal58.IN5
ReadReg1[4] => Equal59.IN5
ReadReg1[4] => Equal60.IN5
ReadReg1[4] => Equal61.IN5
ReadReg1[4] => Equal62.IN5
ReadReg1[4] => Equal63.IN5
ReadReg2[0] => Equal64.IN9
ReadReg2[0] => Equal65.IN9
ReadReg2[0] => Equal66.IN9
ReadReg2[0] => Equal67.IN9
ReadReg2[0] => Equal68.IN9
ReadReg2[0] => Equal69.IN9
ReadReg2[0] => Equal70.IN9
ReadReg2[0] => Equal71.IN9
ReadReg2[0] => Equal72.IN9
ReadReg2[0] => Equal73.IN9
ReadReg2[0] => Equal74.IN9
ReadReg2[0] => Equal75.IN9
ReadReg2[0] => Equal76.IN9
ReadReg2[0] => Equal77.IN9
ReadReg2[0] => Equal78.IN9
ReadReg2[0] => Equal79.IN9
ReadReg2[0] => Equal80.IN9
ReadReg2[0] => Equal81.IN9
ReadReg2[0] => Equal82.IN9
ReadReg2[0] => Equal83.IN9
ReadReg2[0] => Equal84.IN9
ReadReg2[0] => Equal85.IN9
ReadReg2[0] => Equal86.IN9
ReadReg2[0] => Equal87.IN9
ReadReg2[0] => Equal88.IN9
ReadReg2[0] => Equal89.IN9
ReadReg2[0] => Equal90.IN9
ReadReg2[0] => Equal91.IN9
ReadReg2[0] => Equal92.IN9
ReadReg2[0] => Equal93.IN9
ReadReg2[0] => Equal94.IN9
ReadReg2[0] => Equal95.IN9
ReadReg2[1] => Equal64.IN8
ReadReg2[1] => Equal65.IN8
ReadReg2[1] => Equal66.IN8
ReadReg2[1] => Equal67.IN8
ReadReg2[1] => Equal68.IN8
ReadReg2[1] => Equal69.IN8
ReadReg2[1] => Equal70.IN8
ReadReg2[1] => Equal71.IN8
ReadReg2[1] => Equal72.IN8
ReadReg2[1] => Equal73.IN8
ReadReg2[1] => Equal74.IN8
ReadReg2[1] => Equal75.IN8
ReadReg2[1] => Equal76.IN8
ReadReg2[1] => Equal77.IN8
ReadReg2[1] => Equal78.IN8
ReadReg2[1] => Equal79.IN8
ReadReg2[1] => Equal80.IN8
ReadReg2[1] => Equal81.IN8
ReadReg2[1] => Equal82.IN8
ReadReg2[1] => Equal83.IN8
ReadReg2[1] => Equal84.IN8
ReadReg2[1] => Equal85.IN8
ReadReg2[1] => Equal86.IN8
ReadReg2[1] => Equal87.IN8
ReadReg2[1] => Equal88.IN8
ReadReg2[1] => Equal89.IN8
ReadReg2[1] => Equal90.IN8
ReadReg2[1] => Equal91.IN8
ReadReg2[1] => Equal92.IN8
ReadReg2[1] => Equal93.IN8
ReadReg2[1] => Equal94.IN8
ReadReg2[1] => Equal95.IN8
ReadReg2[2] => Equal64.IN7
ReadReg2[2] => Equal65.IN7
ReadReg2[2] => Equal66.IN7
ReadReg2[2] => Equal67.IN7
ReadReg2[2] => Equal68.IN7
ReadReg2[2] => Equal69.IN7
ReadReg2[2] => Equal70.IN7
ReadReg2[2] => Equal71.IN7
ReadReg2[2] => Equal72.IN7
ReadReg2[2] => Equal73.IN7
ReadReg2[2] => Equal74.IN7
ReadReg2[2] => Equal75.IN7
ReadReg2[2] => Equal76.IN7
ReadReg2[2] => Equal77.IN7
ReadReg2[2] => Equal78.IN7
ReadReg2[2] => Equal79.IN7
ReadReg2[2] => Equal80.IN7
ReadReg2[2] => Equal81.IN7
ReadReg2[2] => Equal82.IN7
ReadReg2[2] => Equal83.IN7
ReadReg2[2] => Equal84.IN7
ReadReg2[2] => Equal85.IN7
ReadReg2[2] => Equal86.IN7
ReadReg2[2] => Equal87.IN7
ReadReg2[2] => Equal88.IN7
ReadReg2[2] => Equal89.IN7
ReadReg2[2] => Equal90.IN7
ReadReg2[2] => Equal91.IN7
ReadReg2[2] => Equal92.IN7
ReadReg2[2] => Equal93.IN7
ReadReg2[2] => Equal94.IN7
ReadReg2[2] => Equal95.IN7
ReadReg2[3] => Equal64.IN6
ReadReg2[3] => Equal65.IN6
ReadReg2[3] => Equal66.IN6
ReadReg2[3] => Equal67.IN6
ReadReg2[3] => Equal68.IN6
ReadReg2[3] => Equal69.IN6
ReadReg2[3] => Equal70.IN6
ReadReg2[3] => Equal71.IN6
ReadReg2[3] => Equal72.IN6
ReadReg2[3] => Equal73.IN6
ReadReg2[3] => Equal74.IN6
ReadReg2[3] => Equal75.IN6
ReadReg2[3] => Equal76.IN6
ReadReg2[3] => Equal77.IN6
ReadReg2[3] => Equal78.IN6
ReadReg2[3] => Equal79.IN6
ReadReg2[3] => Equal80.IN6
ReadReg2[3] => Equal81.IN6
ReadReg2[3] => Equal82.IN6
ReadReg2[3] => Equal83.IN6
ReadReg2[3] => Equal84.IN6
ReadReg2[3] => Equal85.IN6
ReadReg2[3] => Equal86.IN6
ReadReg2[3] => Equal87.IN6
ReadReg2[3] => Equal88.IN6
ReadReg2[3] => Equal89.IN6
ReadReg2[3] => Equal90.IN6
ReadReg2[3] => Equal91.IN6
ReadReg2[3] => Equal92.IN6
ReadReg2[3] => Equal93.IN6
ReadReg2[3] => Equal94.IN6
ReadReg2[3] => Equal95.IN6
ReadReg2[4] => Equal64.IN5
ReadReg2[4] => Equal65.IN5
ReadReg2[4] => Equal66.IN5
ReadReg2[4] => Equal67.IN5
ReadReg2[4] => Equal68.IN5
ReadReg2[4] => Equal69.IN5
ReadReg2[4] => Equal70.IN5
ReadReg2[4] => Equal71.IN5
ReadReg2[4] => Equal72.IN5
ReadReg2[4] => Equal73.IN5
ReadReg2[4] => Equal74.IN5
ReadReg2[4] => Equal75.IN5
ReadReg2[4] => Equal76.IN5
ReadReg2[4] => Equal77.IN5
ReadReg2[4] => Equal78.IN5
ReadReg2[4] => Equal79.IN5
ReadReg2[4] => Equal80.IN5
ReadReg2[4] => Equal81.IN5
ReadReg2[4] => Equal82.IN5
ReadReg2[4] => Equal83.IN5
ReadReg2[4] => Equal84.IN5
ReadReg2[4] => Equal85.IN5
ReadReg2[4] => Equal86.IN5
ReadReg2[4] => Equal87.IN5
ReadReg2[4] => Equal88.IN5
ReadReg2[4] => Equal89.IN5
ReadReg2[4] => Equal90.IN5
ReadReg2[4] => Equal91.IN5
ReadReg2[4] => Equal92.IN5
ReadReg2[4] => Equal93.IN5
ReadReg2[4] => Equal94.IN5
ReadReg2[4] => Equal95.IN5
WriteReg[0] => Equal0.IN9
WriteReg[0] => Equal1.IN9
WriteReg[0] => Equal2.IN9
WriteReg[0] => Equal3.IN9
WriteReg[0] => Equal4.IN9
WriteReg[0] => Equal5.IN9
WriteReg[0] => Equal6.IN9
WriteReg[0] => Equal7.IN9
WriteReg[0] => Equal8.IN9
WriteReg[0] => Equal9.IN9
WriteReg[0] => Equal10.IN9
WriteReg[0] => Equal11.IN9
WriteReg[0] => Equal12.IN9
WriteReg[0] => Equal13.IN9
WriteReg[0] => Equal14.IN9
WriteReg[0] => Equal15.IN9
WriteReg[0] => Equal16.IN9
WriteReg[0] => Equal17.IN9
WriteReg[0] => Equal18.IN9
WriteReg[0] => Equal19.IN9
WriteReg[0] => Equal20.IN9
WriteReg[0] => Equal21.IN9
WriteReg[0] => Equal22.IN9
WriteReg[0] => Equal23.IN9
WriteReg[0] => Equal24.IN9
WriteReg[0] => Equal25.IN9
WriteReg[0] => Equal26.IN9
WriteReg[0] => Equal27.IN9
WriteReg[0] => Equal28.IN9
WriteReg[0] => Equal29.IN9
WriteReg[0] => Equal30.IN9
WriteReg[0] => Equal31.IN9
WriteReg[1] => Equal0.IN8
WriteReg[1] => Equal1.IN8
WriteReg[1] => Equal2.IN8
WriteReg[1] => Equal3.IN8
WriteReg[1] => Equal4.IN8
WriteReg[1] => Equal5.IN8
WriteReg[1] => Equal6.IN8
WriteReg[1] => Equal7.IN8
WriteReg[1] => Equal8.IN8
WriteReg[1] => Equal9.IN8
WriteReg[1] => Equal10.IN8
WriteReg[1] => Equal11.IN8
WriteReg[1] => Equal12.IN8
WriteReg[1] => Equal13.IN8
WriteReg[1] => Equal14.IN8
WriteReg[1] => Equal15.IN8
WriteReg[1] => Equal16.IN8
WriteReg[1] => Equal17.IN8
WriteReg[1] => Equal18.IN8
WriteReg[1] => Equal19.IN8
WriteReg[1] => Equal20.IN8
WriteReg[1] => Equal21.IN8
WriteReg[1] => Equal22.IN8
WriteReg[1] => Equal23.IN8
WriteReg[1] => Equal24.IN8
WriteReg[1] => Equal25.IN8
WriteReg[1] => Equal26.IN8
WriteReg[1] => Equal27.IN8
WriteReg[1] => Equal28.IN8
WriteReg[1] => Equal29.IN8
WriteReg[1] => Equal30.IN8
WriteReg[1] => Equal31.IN8
WriteReg[2] => Equal0.IN7
WriteReg[2] => Equal1.IN7
WriteReg[2] => Equal2.IN7
WriteReg[2] => Equal3.IN7
WriteReg[2] => Equal4.IN7
WriteReg[2] => Equal5.IN7
WriteReg[2] => Equal6.IN7
WriteReg[2] => Equal7.IN7
WriteReg[2] => Equal8.IN7
WriteReg[2] => Equal9.IN7
WriteReg[2] => Equal10.IN7
WriteReg[2] => Equal11.IN7
WriteReg[2] => Equal12.IN7
WriteReg[2] => Equal13.IN7
WriteReg[2] => Equal14.IN7
WriteReg[2] => Equal15.IN7
WriteReg[2] => Equal16.IN7
WriteReg[2] => Equal17.IN7
WriteReg[2] => Equal18.IN7
WriteReg[2] => Equal19.IN7
WriteReg[2] => Equal20.IN7
WriteReg[2] => Equal21.IN7
WriteReg[2] => Equal22.IN7
WriteReg[2] => Equal23.IN7
WriteReg[2] => Equal24.IN7
WriteReg[2] => Equal25.IN7
WriteReg[2] => Equal26.IN7
WriteReg[2] => Equal27.IN7
WriteReg[2] => Equal28.IN7
WriteReg[2] => Equal29.IN7
WriteReg[2] => Equal30.IN7
WriteReg[2] => Equal31.IN7
WriteReg[3] => Equal0.IN6
WriteReg[3] => Equal1.IN6
WriteReg[3] => Equal2.IN6
WriteReg[3] => Equal3.IN6
WriteReg[3] => Equal4.IN6
WriteReg[3] => Equal5.IN6
WriteReg[3] => Equal6.IN6
WriteReg[3] => Equal7.IN6
WriteReg[3] => Equal8.IN6
WriteReg[3] => Equal9.IN6
WriteReg[3] => Equal10.IN6
WriteReg[3] => Equal11.IN6
WriteReg[3] => Equal12.IN6
WriteReg[3] => Equal13.IN6
WriteReg[3] => Equal14.IN6
WriteReg[3] => Equal15.IN6
WriteReg[3] => Equal16.IN6
WriteReg[3] => Equal17.IN6
WriteReg[3] => Equal18.IN6
WriteReg[3] => Equal19.IN6
WriteReg[3] => Equal20.IN6
WriteReg[3] => Equal21.IN6
WriteReg[3] => Equal22.IN6
WriteReg[3] => Equal23.IN6
WriteReg[3] => Equal24.IN6
WriteReg[3] => Equal25.IN6
WriteReg[3] => Equal26.IN6
WriteReg[3] => Equal27.IN6
WriteReg[3] => Equal28.IN6
WriteReg[3] => Equal29.IN6
WriteReg[3] => Equal30.IN6
WriteReg[3] => Equal31.IN6
WriteReg[4] => Equal0.IN5
WriteReg[4] => Equal1.IN5
WriteReg[4] => Equal2.IN5
WriteReg[4] => Equal3.IN5
WriteReg[4] => Equal4.IN5
WriteReg[4] => Equal5.IN5
WriteReg[4] => Equal6.IN5
WriteReg[4] => Equal7.IN5
WriteReg[4] => Equal8.IN5
WriteReg[4] => Equal9.IN5
WriteReg[4] => Equal10.IN5
WriteReg[4] => Equal11.IN5
WriteReg[4] => Equal12.IN5
WriteReg[4] => Equal13.IN5
WriteReg[4] => Equal14.IN5
WriteReg[4] => Equal15.IN5
WriteReg[4] => Equal16.IN5
WriteReg[4] => Equal17.IN5
WriteReg[4] => Equal18.IN5
WriteReg[4] => Equal19.IN5
WriteReg[4] => Equal20.IN5
WriteReg[4] => Equal21.IN5
WriteReg[4] => Equal22.IN5
WriteReg[4] => Equal23.IN5
WriteReg[4] => Equal24.IN5
WriteReg[4] => Equal25.IN5
WriteReg[4] => Equal26.IN5
WriteReg[4] => Equal27.IN5
WriteReg[4] => Equal28.IN5
WriteReg[4] => Equal29.IN5
WriteReg[4] => Equal30.IN5
WriteReg[4] => Equal31.IN5
WriteData[0] => register32:regs0.datain[0]
WriteData[0] => register32:regs1.datain[0]
WriteData[0] => register32:regs2.datain[0]
WriteData[0] => register32:regs3.datain[0]
WriteData[0] => register32:regs4.datain[0]
WriteData[0] => register32:regs5.datain[0]
WriteData[0] => register32:regs6.datain[0]
WriteData[0] => register32:regs7.datain[0]
WriteData[0] => register32:regs8.datain[0]
WriteData[0] => register32:regs9.datain[0]
WriteData[0] => register32:regs10.datain[0]
WriteData[0] => register32:regs11.datain[0]
WriteData[0] => register32:regs12.datain[0]
WriteData[0] => register32:regs13.datain[0]
WriteData[0] => register32:regs14.datain[0]
WriteData[0] => register32:regs15.datain[0]
WriteData[0] => register32:regs16.datain[0]
WriteData[0] => register32:regs17.datain[0]
WriteData[0] => register32:regs18.datain[0]
WriteData[0] => register32:regs19.datain[0]
WriteData[0] => register32:regs20.datain[0]
WriteData[0] => register32:regs21.datain[0]
WriteData[0] => register32:regs22.datain[0]
WriteData[0] => register32:regs23.datain[0]
WriteData[0] => register32:regs24.datain[0]
WriteData[0] => register32:regs25.datain[0]
WriteData[0] => register32:regs26.datain[0]
WriteData[0] => register32:regs27.datain[0]
WriteData[0] => register32:regs28.datain[0]
WriteData[0] => register32:regs29.datain[0]
WriteData[0] => register32:regs30.datain[0]
WriteData[0] => register32:regs31.datain[0]
WriteData[1] => register32:regs0.datain[1]
WriteData[1] => register32:regs1.datain[1]
WriteData[1] => register32:regs2.datain[1]
WriteData[1] => register32:regs3.datain[1]
WriteData[1] => register32:regs4.datain[1]
WriteData[1] => register32:regs5.datain[1]
WriteData[1] => register32:regs6.datain[1]
WriteData[1] => register32:regs7.datain[1]
WriteData[1] => register32:regs8.datain[1]
WriteData[1] => register32:regs9.datain[1]
WriteData[1] => register32:regs10.datain[1]
WriteData[1] => register32:regs11.datain[1]
WriteData[1] => register32:regs12.datain[1]
WriteData[1] => register32:regs13.datain[1]
WriteData[1] => register32:regs14.datain[1]
WriteData[1] => register32:regs15.datain[1]
WriteData[1] => register32:regs16.datain[1]
WriteData[1] => register32:regs17.datain[1]
WriteData[1] => register32:regs18.datain[1]
WriteData[1] => register32:regs19.datain[1]
WriteData[1] => register32:regs20.datain[1]
WriteData[1] => register32:regs21.datain[1]
WriteData[1] => register32:regs22.datain[1]
WriteData[1] => register32:regs23.datain[1]
WriteData[1] => register32:regs24.datain[1]
WriteData[1] => register32:regs25.datain[1]
WriteData[1] => register32:regs26.datain[1]
WriteData[1] => register32:regs27.datain[1]
WriteData[1] => register32:regs28.datain[1]
WriteData[1] => register32:regs29.datain[1]
WriteData[1] => register32:regs30.datain[1]
WriteData[1] => register32:regs31.datain[1]
WriteData[2] => register32:regs0.datain[2]
WriteData[2] => register32:regs1.datain[2]
WriteData[2] => register32:regs2.datain[2]
WriteData[2] => register32:regs3.datain[2]
WriteData[2] => register32:regs4.datain[2]
WriteData[2] => register32:regs5.datain[2]
WriteData[2] => register32:regs6.datain[2]
WriteData[2] => register32:regs7.datain[2]
WriteData[2] => register32:regs8.datain[2]
WriteData[2] => register32:regs9.datain[2]
WriteData[2] => register32:regs10.datain[2]
WriteData[2] => register32:regs11.datain[2]
WriteData[2] => register32:regs12.datain[2]
WriteData[2] => register32:regs13.datain[2]
WriteData[2] => register32:regs14.datain[2]
WriteData[2] => register32:regs15.datain[2]
WriteData[2] => register32:regs16.datain[2]
WriteData[2] => register32:regs17.datain[2]
WriteData[2] => register32:regs18.datain[2]
WriteData[2] => register32:regs19.datain[2]
WriteData[2] => register32:regs20.datain[2]
WriteData[2] => register32:regs21.datain[2]
WriteData[2] => register32:regs22.datain[2]
WriteData[2] => register32:regs23.datain[2]
WriteData[2] => register32:regs24.datain[2]
WriteData[2] => register32:regs25.datain[2]
WriteData[2] => register32:regs26.datain[2]
WriteData[2] => register32:regs27.datain[2]
WriteData[2] => register32:regs28.datain[2]
WriteData[2] => register32:regs29.datain[2]
WriteData[2] => register32:regs30.datain[2]
WriteData[2] => register32:regs31.datain[2]
WriteData[3] => register32:regs0.datain[3]
WriteData[3] => register32:regs1.datain[3]
WriteData[3] => register32:regs2.datain[3]
WriteData[3] => register32:regs3.datain[3]
WriteData[3] => register32:regs4.datain[3]
WriteData[3] => register32:regs5.datain[3]
WriteData[3] => register32:regs6.datain[3]
WriteData[3] => register32:regs7.datain[3]
WriteData[3] => register32:regs8.datain[3]
WriteData[3] => register32:regs9.datain[3]
WriteData[3] => register32:regs10.datain[3]
WriteData[3] => register32:regs11.datain[3]
WriteData[3] => register32:regs12.datain[3]
WriteData[3] => register32:regs13.datain[3]
WriteData[3] => register32:regs14.datain[3]
WriteData[3] => register32:regs15.datain[3]
WriteData[3] => register32:regs16.datain[3]
WriteData[3] => register32:regs17.datain[3]
WriteData[3] => register32:regs18.datain[3]
WriteData[3] => register32:regs19.datain[3]
WriteData[3] => register32:regs20.datain[3]
WriteData[3] => register32:regs21.datain[3]
WriteData[3] => register32:regs22.datain[3]
WriteData[3] => register32:regs23.datain[3]
WriteData[3] => register32:regs24.datain[3]
WriteData[3] => register32:regs25.datain[3]
WriteData[3] => register32:regs26.datain[3]
WriteData[3] => register32:regs27.datain[3]
WriteData[3] => register32:regs28.datain[3]
WriteData[3] => register32:regs29.datain[3]
WriteData[3] => register32:regs30.datain[3]
WriteData[3] => register32:regs31.datain[3]
WriteData[4] => register32:regs0.datain[4]
WriteData[4] => register32:regs1.datain[4]
WriteData[4] => register32:regs2.datain[4]
WriteData[4] => register32:regs3.datain[4]
WriteData[4] => register32:regs4.datain[4]
WriteData[4] => register32:regs5.datain[4]
WriteData[4] => register32:regs6.datain[4]
WriteData[4] => register32:regs7.datain[4]
WriteData[4] => register32:regs8.datain[4]
WriteData[4] => register32:regs9.datain[4]
WriteData[4] => register32:regs10.datain[4]
WriteData[4] => register32:regs11.datain[4]
WriteData[4] => register32:regs12.datain[4]
WriteData[4] => register32:regs13.datain[4]
WriteData[4] => register32:regs14.datain[4]
WriteData[4] => register32:regs15.datain[4]
WriteData[4] => register32:regs16.datain[4]
WriteData[4] => register32:regs17.datain[4]
WriteData[4] => register32:regs18.datain[4]
WriteData[4] => register32:regs19.datain[4]
WriteData[4] => register32:regs20.datain[4]
WriteData[4] => register32:regs21.datain[4]
WriteData[4] => register32:regs22.datain[4]
WriteData[4] => register32:regs23.datain[4]
WriteData[4] => register32:regs24.datain[4]
WriteData[4] => register32:regs25.datain[4]
WriteData[4] => register32:regs26.datain[4]
WriteData[4] => register32:regs27.datain[4]
WriteData[4] => register32:regs28.datain[4]
WriteData[4] => register32:regs29.datain[4]
WriteData[4] => register32:regs30.datain[4]
WriteData[4] => register32:regs31.datain[4]
WriteData[5] => register32:regs0.datain[5]
WriteData[5] => register32:regs1.datain[5]
WriteData[5] => register32:regs2.datain[5]
WriteData[5] => register32:regs3.datain[5]
WriteData[5] => register32:regs4.datain[5]
WriteData[5] => register32:regs5.datain[5]
WriteData[5] => register32:regs6.datain[5]
WriteData[5] => register32:regs7.datain[5]
WriteData[5] => register32:regs8.datain[5]
WriteData[5] => register32:regs9.datain[5]
WriteData[5] => register32:regs10.datain[5]
WriteData[5] => register32:regs11.datain[5]
WriteData[5] => register32:regs12.datain[5]
WriteData[5] => register32:regs13.datain[5]
WriteData[5] => register32:regs14.datain[5]
WriteData[5] => register32:regs15.datain[5]
WriteData[5] => register32:regs16.datain[5]
WriteData[5] => register32:regs17.datain[5]
WriteData[5] => register32:regs18.datain[5]
WriteData[5] => register32:regs19.datain[5]
WriteData[5] => register32:regs20.datain[5]
WriteData[5] => register32:regs21.datain[5]
WriteData[5] => register32:regs22.datain[5]
WriteData[5] => register32:regs23.datain[5]
WriteData[5] => register32:regs24.datain[5]
WriteData[5] => register32:regs25.datain[5]
WriteData[5] => register32:regs26.datain[5]
WriteData[5] => register32:regs27.datain[5]
WriteData[5] => register32:regs28.datain[5]
WriteData[5] => register32:regs29.datain[5]
WriteData[5] => register32:regs30.datain[5]
WriteData[5] => register32:regs31.datain[5]
WriteData[6] => register32:regs0.datain[6]
WriteData[6] => register32:regs1.datain[6]
WriteData[6] => register32:regs2.datain[6]
WriteData[6] => register32:regs3.datain[6]
WriteData[6] => register32:regs4.datain[6]
WriteData[6] => register32:regs5.datain[6]
WriteData[6] => register32:regs6.datain[6]
WriteData[6] => register32:regs7.datain[6]
WriteData[6] => register32:regs8.datain[6]
WriteData[6] => register32:regs9.datain[6]
WriteData[6] => register32:regs10.datain[6]
WriteData[6] => register32:regs11.datain[6]
WriteData[6] => register32:regs12.datain[6]
WriteData[6] => register32:regs13.datain[6]
WriteData[6] => register32:regs14.datain[6]
WriteData[6] => register32:regs15.datain[6]
WriteData[6] => register32:regs16.datain[6]
WriteData[6] => register32:regs17.datain[6]
WriteData[6] => register32:regs18.datain[6]
WriteData[6] => register32:regs19.datain[6]
WriteData[6] => register32:regs20.datain[6]
WriteData[6] => register32:regs21.datain[6]
WriteData[6] => register32:regs22.datain[6]
WriteData[6] => register32:regs23.datain[6]
WriteData[6] => register32:regs24.datain[6]
WriteData[6] => register32:regs25.datain[6]
WriteData[6] => register32:regs26.datain[6]
WriteData[6] => register32:regs27.datain[6]
WriteData[6] => register32:regs28.datain[6]
WriteData[6] => register32:regs29.datain[6]
WriteData[6] => register32:regs30.datain[6]
WriteData[6] => register32:regs31.datain[6]
WriteData[7] => register32:regs0.datain[7]
WriteData[7] => register32:regs1.datain[7]
WriteData[7] => register32:regs2.datain[7]
WriteData[7] => register32:regs3.datain[7]
WriteData[7] => register32:regs4.datain[7]
WriteData[7] => register32:regs5.datain[7]
WriteData[7] => register32:regs6.datain[7]
WriteData[7] => register32:regs7.datain[7]
WriteData[7] => register32:regs8.datain[7]
WriteData[7] => register32:regs9.datain[7]
WriteData[7] => register32:regs10.datain[7]
WriteData[7] => register32:regs11.datain[7]
WriteData[7] => register32:regs12.datain[7]
WriteData[7] => register32:regs13.datain[7]
WriteData[7] => register32:regs14.datain[7]
WriteData[7] => register32:regs15.datain[7]
WriteData[7] => register32:regs16.datain[7]
WriteData[7] => register32:regs17.datain[7]
WriteData[7] => register32:regs18.datain[7]
WriteData[7] => register32:regs19.datain[7]
WriteData[7] => register32:regs20.datain[7]
WriteData[7] => register32:regs21.datain[7]
WriteData[7] => register32:regs22.datain[7]
WriteData[7] => register32:regs23.datain[7]
WriteData[7] => register32:regs24.datain[7]
WriteData[7] => register32:regs25.datain[7]
WriteData[7] => register32:regs26.datain[7]
WriteData[7] => register32:regs27.datain[7]
WriteData[7] => register32:regs28.datain[7]
WriteData[7] => register32:regs29.datain[7]
WriteData[7] => register32:regs30.datain[7]
WriteData[7] => register32:regs31.datain[7]
WriteData[8] => register32:regs0.datain[8]
WriteData[8] => register32:regs1.datain[8]
WriteData[8] => register32:regs2.datain[8]
WriteData[8] => register32:regs3.datain[8]
WriteData[8] => register32:regs4.datain[8]
WriteData[8] => register32:regs5.datain[8]
WriteData[8] => register32:regs6.datain[8]
WriteData[8] => register32:regs7.datain[8]
WriteData[8] => register32:regs8.datain[8]
WriteData[8] => register32:regs9.datain[8]
WriteData[8] => register32:regs10.datain[8]
WriteData[8] => register32:regs11.datain[8]
WriteData[8] => register32:regs12.datain[8]
WriteData[8] => register32:regs13.datain[8]
WriteData[8] => register32:regs14.datain[8]
WriteData[8] => register32:regs15.datain[8]
WriteData[8] => register32:regs16.datain[8]
WriteData[8] => register32:regs17.datain[8]
WriteData[8] => register32:regs18.datain[8]
WriteData[8] => register32:regs19.datain[8]
WriteData[8] => register32:regs20.datain[8]
WriteData[8] => register32:regs21.datain[8]
WriteData[8] => register32:regs22.datain[8]
WriteData[8] => register32:regs23.datain[8]
WriteData[8] => register32:regs24.datain[8]
WriteData[8] => register32:regs25.datain[8]
WriteData[8] => register32:regs26.datain[8]
WriteData[8] => register32:regs27.datain[8]
WriteData[8] => register32:regs28.datain[8]
WriteData[8] => register32:regs29.datain[8]
WriteData[8] => register32:regs30.datain[8]
WriteData[8] => register32:regs31.datain[8]
WriteData[9] => register32:regs0.datain[9]
WriteData[9] => register32:regs1.datain[9]
WriteData[9] => register32:regs2.datain[9]
WriteData[9] => register32:regs3.datain[9]
WriteData[9] => register32:regs4.datain[9]
WriteData[9] => register32:regs5.datain[9]
WriteData[9] => register32:regs6.datain[9]
WriteData[9] => register32:regs7.datain[9]
WriteData[9] => register32:regs8.datain[9]
WriteData[9] => register32:regs9.datain[9]
WriteData[9] => register32:regs10.datain[9]
WriteData[9] => register32:regs11.datain[9]
WriteData[9] => register32:regs12.datain[9]
WriteData[9] => register32:regs13.datain[9]
WriteData[9] => register32:regs14.datain[9]
WriteData[9] => register32:regs15.datain[9]
WriteData[9] => register32:regs16.datain[9]
WriteData[9] => register32:regs17.datain[9]
WriteData[9] => register32:regs18.datain[9]
WriteData[9] => register32:regs19.datain[9]
WriteData[9] => register32:regs20.datain[9]
WriteData[9] => register32:regs21.datain[9]
WriteData[9] => register32:regs22.datain[9]
WriteData[9] => register32:regs23.datain[9]
WriteData[9] => register32:regs24.datain[9]
WriteData[9] => register32:regs25.datain[9]
WriteData[9] => register32:regs26.datain[9]
WriteData[9] => register32:regs27.datain[9]
WriteData[9] => register32:regs28.datain[9]
WriteData[9] => register32:regs29.datain[9]
WriteData[9] => register32:regs30.datain[9]
WriteData[9] => register32:regs31.datain[9]
WriteData[10] => register32:regs0.datain[10]
WriteData[10] => register32:regs1.datain[10]
WriteData[10] => register32:regs2.datain[10]
WriteData[10] => register32:regs3.datain[10]
WriteData[10] => register32:regs4.datain[10]
WriteData[10] => register32:regs5.datain[10]
WriteData[10] => register32:regs6.datain[10]
WriteData[10] => register32:regs7.datain[10]
WriteData[10] => register32:regs8.datain[10]
WriteData[10] => register32:regs9.datain[10]
WriteData[10] => register32:regs10.datain[10]
WriteData[10] => register32:regs11.datain[10]
WriteData[10] => register32:regs12.datain[10]
WriteData[10] => register32:regs13.datain[10]
WriteData[10] => register32:regs14.datain[10]
WriteData[10] => register32:regs15.datain[10]
WriteData[10] => register32:regs16.datain[10]
WriteData[10] => register32:regs17.datain[10]
WriteData[10] => register32:regs18.datain[10]
WriteData[10] => register32:regs19.datain[10]
WriteData[10] => register32:regs20.datain[10]
WriteData[10] => register32:regs21.datain[10]
WriteData[10] => register32:regs22.datain[10]
WriteData[10] => register32:regs23.datain[10]
WriteData[10] => register32:regs24.datain[10]
WriteData[10] => register32:regs25.datain[10]
WriteData[10] => register32:regs26.datain[10]
WriteData[10] => register32:regs27.datain[10]
WriteData[10] => register32:regs28.datain[10]
WriteData[10] => register32:regs29.datain[10]
WriteData[10] => register32:regs30.datain[10]
WriteData[10] => register32:regs31.datain[10]
WriteData[11] => register32:regs0.datain[11]
WriteData[11] => register32:regs1.datain[11]
WriteData[11] => register32:regs2.datain[11]
WriteData[11] => register32:regs3.datain[11]
WriteData[11] => register32:regs4.datain[11]
WriteData[11] => register32:regs5.datain[11]
WriteData[11] => register32:regs6.datain[11]
WriteData[11] => register32:regs7.datain[11]
WriteData[11] => register32:regs8.datain[11]
WriteData[11] => register32:regs9.datain[11]
WriteData[11] => register32:regs10.datain[11]
WriteData[11] => register32:regs11.datain[11]
WriteData[11] => register32:regs12.datain[11]
WriteData[11] => register32:regs13.datain[11]
WriteData[11] => register32:regs14.datain[11]
WriteData[11] => register32:regs15.datain[11]
WriteData[11] => register32:regs16.datain[11]
WriteData[11] => register32:regs17.datain[11]
WriteData[11] => register32:regs18.datain[11]
WriteData[11] => register32:regs19.datain[11]
WriteData[11] => register32:regs20.datain[11]
WriteData[11] => register32:regs21.datain[11]
WriteData[11] => register32:regs22.datain[11]
WriteData[11] => register32:regs23.datain[11]
WriteData[11] => register32:regs24.datain[11]
WriteData[11] => register32:regs25.datain[11]
WriteData[11] => register32:regs26.datain[11]
WriteData[11] => register32:regs27.datain[11]
WriteData[11] => register32:regs28.datain[11]
WriteData[11] => register32:regs29.datain[11]
WriteData[11] => register32:regs30.datain[11]
WriteData[11] => register32:regs31.datain[11]
WriteData[12] => register32:regs0.datain[12]
WriteData[12] => register32:regs1.datain[12]
WriteData[12] => register32:regs2.datain[12]
WriteData[12] => register32:regs3.datain[12]
WriteData[12] => register32:regs4.datain[12]
WriteData[12] => register32:regs5.datain[12]
WriteData[12] => register32:regs6.datain[12]
WriteData[12] => register32:regs7.datain[12]
WriteData[12] => register32:regs8.datain[12]
WriteData[12] => register32:regs9.datain[12]
WriteData[12] => register32:regs10.datain[12]
WriteData[12] => register32:regs11.datain[12]
WriteData[12] => register32:regs12.datain[12]
WriteData[12] => register32:regs13.datain[12]
WriteData[12] => register32:regs14.datain[12]
WriteData[12] => register32:regs15.datain[12]
WriteData[12] => register32:regs16.datain[12]
WriteData[12] => register32:regs17.datain[12]
WriteData[12] => register32:regs18.datain[12]
WriteData[12] => register32:regs19.datain[12]
WriteData[12] => register32:regs20.datain[12]
WriteData[12] => register32:regs21.datain[12]
WriteData[12] => register32:regs22.datain[12]
WriteData[12] => register32:regs23.datain[12]
WriteData[12] => register32:regs24.datain[12]
WriteData[12] => register32:regs25.datain[12]
WriteData[12] => register32:regs26.datain[12]
WriteData[12] => register32:regs27.datain[12]
WriteData[12] => register32:regs28.datain[12]
WriteData[12] => register32:regs29.datain[12]
WriteData[12] => register32:regs30.datain[12]
WriteData[12] => register32:regs31.datain[12]
WriteData[13] => register32:regs0.datain[13]
WriteData[13] => register32:regs1.datain[13]
WriteData[13] => register32:regs2.datain[13]
WriteData[13] => register32:regs3.datain[13]
WriteData[13] => register32:regs4.datain[13]
WriteData[13] => register32:regs5.datain[13]
WriteData[13] => register32:regs6.datain[13]
WriteData[13] => register32:regs7.datain[13]
WriteData[13] => register32:regs8.datain[13]
WriteData[13] => register32:regs9.datain[13]
WriteData[13] => register32:regs10.datain[13]
WriteData[13] => register32:regs11.datain[13]
WriteData[13] => register32:regs12.datain[13]
WriteData[13] => register32:regs13.datain[13]
WriteData[13] => register32:regs14.datain[13]
WriteData[13] => register32:regs15.datain[13]
WriteData[13] => register32:regs16.datain[13]
WriteData[13] => register32:regs17.datain[13]
WriteData[13] => register32:regs18.datain[13]
WriteData[13] => register32:regs19.datain[13]
WriteData[13] => register32:regs20.datain[13]
WriteData[13] => register32:regs21.datain[13]
WriteData[13] => register32:regs22.datain[13]
WriteData[13] => register32:regs23.datain[13]
WriteData[13] => register32:regs24.datain[13]
WriteData[13] => register32:regs25.datain[13]
WriteData[13] => register32:regs26.datain[13]
WriteData[13] => register32:regs27.datain[13]
WriteData[13] => register32:regs28.datain[13]
WriteData[13] => register32:regs29.datain[13]
WriteData[13] => register32:regs30.datain[13]
WriteData[13] => register32:regs31.datain[13]
WriteData[14] => register32:regs0.datain[14]
WriteData[14] => register32:regs1.datain[14]
WriteData[14] => register32:regs2.datain[14]
WriteData[14] => register32:regs3.datain[14]
WriteData[14] => register32:regs4.datain[14]
WriteData[14] => register32:regs5.datain[14]
WriteData[14] => register32:regs6.datain[14]
WriteData[14] => register32:regs7.datain[14]
WriteData[14] => register32:regs8.datain[14]
WriteData[14] => register32:regs9.datain[14]
WriteData[14] => register32:regs10.datain[14]
WriteData[14] => register32:regs11.datain[14]
WriteData[14] => register32:regs12.datain[14]
WriteData[14] => register32:regs13.datain[14]
WriteData[14] => register32:regs14.datain[14]
WriteData[14] => register32:regs15.datain[14]
WriteData[14] => register32:regs16.datain[14]
WriteData[14] => register32:regs17.datain[14]
WriteData[14] => register32:regs18.datain[14]
WriteData[14] => register32:regs19.datain[14]
WriteData[14] => register32:regs20.datain[14]
WriteData[14] => register32:regs21.datain[14]
WriteData[14] => register32:regs22.datain[14]
WriteData[14] => register32:regs23.datain[14]
WriteData[14] => register32:regs24.datain[14]
WriteData[14] => register32:regs25.datain[14]
WriteData[14] => register32:regs26.datain[14]
WriteData[14] => register32:regs27.datain[14]
WriteData[14] => register32:regs28.datain[14]
WriteData[14] => register32:regs29.datain[14]
WriteData[14] => register32:regs30.datain[14]
WriteData[14] => register32:regs31.datain[14]
WriteData[15] => register32:regs0.datain[15]
WriteData[15] => register32:regs1.datain[15]
WriteData[15] => register32:regs2.datain[15]
WriteData[15] => register32:regs3.datain[15]
WriteData[15] => register32:regs4.datain[15]
WriteData[15] => register32:regs5.datain[15]
WriteData[15] => register32:regs6.datain[15]
WriteData[15] => register32:regs7.datain[15]
WriteData[15] => register32:regs8.datain[15]
WriteData[15] => register32:regs9.datain[15]
WriteData[15] => register32:regs10.datain[15]
WriteData[15] => register32:regs11.datain[15]
WriteData[15] => register32:regs12.datain[15]
WriteData[15] => register32:regs13.datain[15]
WriteData[15] => register32:regs14.datain[15]
WriteData[15] => register32:regs15.datain[15]
WriteData[15] => register32:regs16.datain[15]
WriteData[15] => register32:regs17.datain[15]
WriteData[15] => register32:regs18.datain[15]
WriteData[15] => register32:regs19.datain[15]
WriteData[15] => register32:regs20.datain[15]
WriteData[15] => register32:regs21.datain[15]
WriteData[15] => register32:regs22.datain[15]
WriteData[15] => register32:regs23.datain[15]
WriteData[15] => register32:regs24.datain[15]
WriteData[15] => register32:regs25.datain[15]
WriteData[15] => register32:regs26.datain[15]
WriteData[15] => register32:regs27.datain[15]
WriteData[15] => register32:regs28.datain[15]
WriteData[15] => register32:regs29.datain[15]
WriteData[15] => register32:regs30.datain[15]
WriteData[15] => register32:regs31.datain[15]
WriteData[16] => register32:regs0.datain[16]
WriteData[16] => register32:regs1.datain[16]
WriteData[16] => register32:regs2.datain[16]
WriteData[16] => register32:regs3.datain[16]
WriteData[16] => register32:regs4.datain[16]
WriteData[16] => register32:regs5.datain[16]
WriteData[16] => register32:regs6.datain[16]
WriteData[16] => register32:regs7.datain[16]
WriteData[16] => register32:regs8.datain[16]
WriteData[16] => register32:regs9.datain[16]
WriteData[16] => register32:regs10.datain[16]
WriteData[16] => register32:regs11.datain[16]
WriteData[16] => register32:regs12.datain[16]
WriteData[16] => register32:regs13.datain[16]
WriteData[16] => register32:regs14.datain[16]
WriteData[16] => register32:regs15.datain[16]
WriteData[16] => register32:regs16.datain[16]
WriteData[16] => register32:regs17.datain[16]
WriteData[16] => register32:regs18.datain[16]
WriteData[16] => register32:regs19.datain[16]
WriteData[16] => register32:regs20.datain[16]
WriteData[16] => register32:regs21.datain[16]
WriteData[16] => register32:regs22.datain[16]
WriteData[16] => register32:regs23.datain[16]
WriteData[16] => register32:regs24.datain[16]
WriteData[16] => register32:regs25.datain[16]
WriteData[16] => register32:regs26.datain[16]
WriteData[16] => register32:regs27.datain[16]
WriteData[16] => register32:regs28.datain[16]
WriteData[16] => register32:regs29.datain[16]
WriteData[16] => register32:regs30.datain[16]
WriteData[16] => register32:regs31.datain[16]
WriteData[17] => register32:regs0.datain[17]
WriteData[17] => register32:regs1.datain[17]
WriteData[17] => register32:regs2.datain[17]
WriteData[17] => register32:regs3.datain[17]
WriteData[17] => register32:regs4.datain[17]
WriteData[17] => register32:regs5.datain[17]
WriteData[17] => register32:regs6.datain[17]
WriteData[17] => register32:regs7.datain[17]
WriteData[17] => register32:regs8.datain[17]
WriteData[17] => register32:regs9.datain[17]
WriteData[17] => register32:regs10.datain[17]
WriteData[17] => register32:regs11.datain[17]
WriteData[17] => register32:regs12.datain[17]
WriteData[17] => register32:regs13.datain[17]
WriteData[17] => register32:regs14.datain[17]
WriteData[17] => register32:regs15.datain[17]
WriteData[17] => register32:regs16.datain[17]
WriteData[17] => register32:regs17.datain[17]
WriteData[17] => register32:regs18.datain[17]
WriteData[17] => register32:regs19.datain[17]
WriteData[17] => register32:regs20.datain[17]
WriteData[17] => register32:regs21.datain[17]
WriteData[17] => register32:regs22.datain[17]
WriteData[17] => register32:regs23.datain[17]
WriteData[17] => register32:regs24.datain[17]
WriteData[17] => register32:regs25.datain[17]
WriteData[17] => register32:regs26.datain[17]
WriteData[17] => register32:regs27.datain[17]
WriteData[17] => register32:regs28.datain[17]
WriteData[17] => register32:regs29.datain[17]
WriteData[17] => register32:regs30.datain[17]
WriteData[17] => register32:regs31.datain[17]
WriteData[18] => register32:regs0.datain[18]
WriteData[18] => register32:regs1.datain[18]
WriteData[18] => register32:regs2.datain[18]
WriteData[18] => register32:regs3.datain[18]
WriteData[18] => register32:regs4.datain[18]
WriteData[18] => register32:regs5.datain[18]
WriteData[18] => register32:regs6.datain[18]
WriteData[18] => register32:regs7.datain[18]
WriteData[18] => register32:regs8.datain[18]
WriteData[18] => register32:regs9.datain[18]
WriteData[18] => register32:regs10.datain[18]
WriteData[18] => register32:regs11.datain[18]
WriteData[18] => register32:regs12.datain[18]
WriteData[18] => register32:regs13.datain[18]
WriteData[18] => register32:regs14.datain[18]
WriteData[18] => register32:regs15.datain[18]
WriteData[18] => register32:regs16.datain[18]
WriteData[18] => register32:regs17.datain[18]
WriteData[18] => register32:regs18.datain[18]
WriteData[18] => register32:regs19.datain[18]
WriteData[18] => register32:regs20.datain[18]
WriteData[18] => register32:regs21.datain[18]
WriteData[18] => register32:regs22.datain[18]
WriteData[18] => register32:regs23.datain[18]
WriteData[18] => register32:regs24.datain[18]
WriteData[18] => register32:regs25.datain[18]
WriteData[18] => register32:regs26.datain[18]
WriteData[18] => register32:regs27.datain[18]
WriteData[18] => register32:regs28.datain[18]
WriteData[18] => register32:regs29.datain[18]
WriteData[18] => register32:regs30.datain[18]
WriteData[18] => register32:regs31.datain[18]
WriteData[19] => register32:regs0.datain[19]
WriteData[19] => register32:regs1.datain[19]
WriteData[19] => register32:regs2.datain[19]
WriteData[19] => register32:regs3.datain[19]
WriteData[19] => register32:regs4.datain[19]
WriteData[19] => register32:regs5.datain[19]
WriteData[19] => register32:regs6.datain[19]
WriteData[19] => register32:regs7.datain[19]
WriteData[19] => register32:regs8.datain[19]
WriteData[19] => register32:regs9.datain[19]
WriteData[19] => register32:regs10.datain[19]
WriteData[19] => register32:regs11.datain[19]
WriteData[19] => register32:regs12.datain[19]
WriteData[19] => register32:regs13.datain[19]
WriteData[19] => register32:regs14.datain[19]
WriteData[19] => register32:regs15.datain[19]
WriteData[19] => register32:regs16.datain[19]
WriteData[19] => register32:regs17.datain[19]
WriteData[19] => register32:regs18.datain[19]
WriteData[19] => register32:regs19.datain[19]
WriteData[19] => register32:regs20.datain[19]
WriteData[19] => register32:regs21.datain[19]
WriteData[19] => register32:regs22.datain[19]
WriteData[19] => register32:regs23.datain[19]
WriteData[19] => register32:regs24.datain[19]
WriteData[19] => register32:regs25.datain[19]
WriteData[19] => register32:regs26.datain[19]
WriteData[19] => register32:regs27.datain[19]
WriteData[19] => register32:regs28.datain[19]
WriteData[19] => register32:regs29.datain[19]
WriteData[19] => register32:regs30.datain[19]
WriteData[19] => register32:regs31.datain[19]
WriteData[20] => register32:regs0.datain[20]
WriteData[20] => register32:regs1.datain[20]
WriteData[20] => register32:regs2.datain[20]
WriteData[20] => register32:regs3.datain[20]
WriteData[20] => register32:regs4.datain[20]
WriteData[20] => register32:regs5.datain[20]
WriteData[20] => register32:regs6.datain[20]
WriteData[20] => register32:regs7.datain[20]
WriteData[20] => register32:regs8.datain[20]
WriteData[20] => register32:regs9.datain[20]
WriteData[20] => register32:regs10.datain[20]
WriteData[20] => register32:regs11.datain[20]
WriteData[20] => register32:regs12.datain[20]
WriteData[20] => register32:regs13.datain[20]
WriteData[20] => register32:regs14.datain[20]
WriteData[20] => register32:regs15.datain[20]
WriteData[20] => register32:regs16.datain[20]
WriteData[20] => register32:regs17.datain[20]
WriteData[20] => register32:regs18.datain[20]
WriteData[20] => register32:regs19.datain[20]
WriteData[20] => register32:regs20.datain[20]
WriteData[20] => register32:regs21.datain[20]
WriteData[20] => register32:regs22.datain[20]
WriteData[20] => register32:regs23.datain[20]
WriteData[20] => register32:regs24.datain[20]
WriteData[20] => register32:regs25.datain[20]
WriteData[20] => register32:regs26.datain[20]
WriteData[20] => register32:regs27.datain[20]
WriteData[20] => register32:regs28.datain[20]
WriteData[20] => register32:regs29.datain[20]
WriteData[20] => register32:regs30.datain[20]
WriteData[20] => register32:regs31.datain[20]
WriteData[21] => register32:regs0.datain[21]
WriteData[21] => register32:regs1.datain[21]
WriteData[21] => register32:regs2.datain[21]
WriteData[21] => register32:regs3.datain[21]
WriteData[21] => register32:regs4.datain[21]
WriteData[21] => register32:regs5.datain[21]
WriteData[21] => register32:regs6.datain[21]
WriteData[21] => register32:regs7.datain[21]
WriteData[21] => register32:regs8.datain[21]
WriteData[21] => register32:regs9.datain[21]
WriteData[21] => register32:regs10.datain[21]
WriteData[21] => register32:regs11.datain[21]
WriteData[21] => register32:regs12.datain[21]
WriteData[21] => register32:regs13.datain[21]
WriteData[21] => register32:regs14.datain[21]
WriteData[21] => register32:regs15.datain[21]
WriteData[21] => register32:regs16.datain[21]
WriteData[21] => register32:regs17.datain[21]
WriteData[21] => register32:regs18.datain[21]
WriteData[21] => register32:regs19.datain[21]
WriteData[21] => register32:regs20.datain[21]
WriteData[21] => register32:regs21.datain[21]
WriteData[21] => register32:regs22.datain[21]
WriteData[21] => register32:regs23.datain[21]
WriteData[21] => register32:regs24.datain[21]
WriteData[21] => register32:regs25.datain[21]
WriteData[21] => register32:regs26.datain[21]
WriteData[21] => register32:regs27.datain[21]
WriteData[21] => register32:regs28.datain[21]
WriteData[21] => register32:regs29.datain[21]
WriteData[21] => register32:regs30.datain[21]
WriteData[21] => register32:regs31.datain[21]
WriteData[22] => register32:regs0.datain[22]
WriteData[22] => register32:regs1.datain[22]
WriteData[22] => register32:regs2.datain[22]
WriteData[22] => register32:regs3.datain[22]
WriteData[22] => register32:regs4.datain[22]
WriteData[22] => register32:regs5.datain[22]
WriteData[22] => register32:regs6.datain[22]
WriteData[22] => register32:regs7.datain[22]
WriteData[22] => register32:regs8.datain[22]
WriteData[22] => register32:regs9.datain[22]
WriteData[22] => register32:regs10.datain[22]
WriteData[22] => register32:regs11.datain[22]
WriteData[22] => register32:regs12.datain[22]
WriteData[22] => register32:regs13.datain[22]
WriteData[22] => register32:regs14.datain[22]
WriteData[22] => register32:regs15.datain[22]
WriteData[22] => register32:regs16.datain[22]
WriteData[22] => register32:regs17.datain[22]
WriteData[22] => register32:regs18.datain[22]
WriteData[22] => register32:regs19.datain[22]
WriteData[22] => register32:regs20.datain[22]
WriteData[22] => register32:regs21.datain[22]
WriteData[22] => register32:regs22.datain[22]
WriteData[22] => register32:regs23.datain[22]
WriteData[22] => register32:regs24.datain[22]
WriteData[22] => register32:regs25.datain[22]
WriteData[22] => register32:regs26.datain[22]
WriteData[22] => register32:regs27.datain[22]
WriteData[22] => register32:regs28.datain[22]
WriteData[22] => register32:regs29.datain[22]
WriteData[22] => register32:regs30.datain[22]
WriteData[22] => register32:regs31.datain[22]
WriteData[23] => register32:regs0.datain[23]
WriteData[23] => register32:regs1.datain[23]
WriteData[23] => register32:regs2.datain[23]
WriteData[23] => register32:regs3.datain[23]
WriteData[23] => register32:regs4.datain[23]
WriteData[23] => register32:regs5.datain[23]
WriteData[23] => register32:regs6.datain[23]
WriteData[23] => register32:regs7.datain[23]
WriteData[23] => register32:regs8.datain[23]
WriteData[23] => register32:regs9.datain[23]
WriteData[23] => register32:regs10.datain[23]
WriteData[23] => register32:regs11.datain[23]
WriteData[23] => register32:regs12.datain[23]
WriteData[23] => register32:regs13.datain[23]
WriteData[23] => register32:regs14.datain[23]
WriteData[23] => register32:regs15.datain[23]
WriteData[23] => register32:regs16.datain[23]
WriteData[23] => register32:regs17.datain[23]
WriteData[23] => register32:regs18.datain[23]
WriteData[23] => register32:regs19.datain[23]
WriteData[23] => register32:regs20.datain[23]
WriteData[23] => register32:regs21.datain[23]
WriteData[23] => register32:regs22.datain[23]
WriteData[23] => register32:regs23.datain[23]
WriteData[23] => register32:regs24.datain[23]
WriteData[23] => register32:regs25.datain[23]
WriteData[23] => register32:regs26.datain[23]
WriteData[23] => register32:regs27.datain[23]
WriteData[23] => register32:regs28.datain[23]
WriteData[23] => register32:regs29.datain[23]
WriteData[23] => register32:regs30.datain[23]
WriteData[23] => register32:regs31.datain[23]
WriteData[24] => register32:regs0.datain[24]
WriteData[24] => register32:regs1.datain[24]
WriteData[24] => register32:regs2.datain[24]
WriteData[24] => register32:regs3.datain[24]
WriteData[24] => register32:regs4.datain[24]
WriteData[24] => register32:regs5.datain[24]
WriteData[24] => register32:regs6.datain[24]
WriteData[24] => register32:regs7.datain[24]
WriteData[24] => register32:regs8.datain[24]
WriteData[24] => register32:regs9.datain[24]
WriteData[24] => register32:regs10.datain[24]
WriteData[24] => register32:regs11.datain[24]
WriteData[24] => register32:regs12.datain[24]
WriteData[24] => register32:regs13.datain[24]
WriteData[24] => register32:regs14.datain[24]
WriteData[24] => register32:regs15.datain[24]
WriteData[24] => register32:regs16.datain[24]
WriteData[24] => register32:regs17.datain[24]
WriteData[24] => register32:regs18.datain[24]
WriteData[24] => register32:regs19.datain[24]
WriteData[24] => register32:regs20.datain[24]
WriteData[24] => register32:regs21.datain[24]
WriteData[24] => register32:regs22.datain[24]
WriteData[24] => register32:regs23.datain[24]
WriteData[24] => register32:regs24.datain[24]
WriteData[24] => register32:regs25.datain[24]
WriteData[24] => register32:regs26.datain[24]
WriteData[24] => register32:regs27.datain[24]
WriteData[24] => register32:regs28.datain[24]
WriteData[24] => register32:regs29.datain[24]
WriteData[24] => register32:regs30.datain[24]
WriteData[24] => register32:regs31.datain[24]
WriteData[25] => register32:regs0.datain[25]
WriteData[25] => register32:regs1.datain[25]
WriteData[25] => register32:regs2.datain[25]
WriteData[25] => register32:regs3.datain[25]
WriteData[25] => register32:regs4.datain[25]
WriteData[25] => register32:regs5.datain[25]
WriteData[25] => register32:regs6.datain[25]
WriteData[25] => register32:regs7.datain[25]
WriteData[25] => register32:regs8.datain[25]
WriteData[25] => register32:regs9.datain[25]
WriteData[25] => register32:regs10.datain[25]
WriteData[25] => register32:regs11.datain[25]
WriteData[25] => register32:regs12.datain[25]
WriteData[25] => register32:regs13.datain[25]
WriteData[25] => register32:regs14.datain[25]
WriteData[25] => register32:regs15.datain[25]
WriteData[25] => register32:regs16.datain[25]
WriteData[25] => register32:regs17.datain[25]
WriteData[25] => register32:regs18.datain[25]
WriteData[25] => register32:regs19.datain[25]
WriteData[25] => register32:regs20.datain[25]
WriteData[25] => register32:regs21.datain[25]
WriteData[25] => register32:regs22.datain[25]
WriteData[25] => register32:regs23.datain[25]
WriteData[25] => register32:regs24.datain[25]
WriteData[25] => register32:regs25.datain[25]
WriteData[25] => register32:regs26.datain[25]
WriteData[25] => register32:regs27.datain[25]
WriteData[25] => register32:regs28.datain[25]
WriteData[25] => register32:regs29.datain[25]
WriteData[25] => register32:regs30.datain[25]
WriteData[25] => register32:regs31.datain[25]
WriteData[26] => register32:regs0.datain[26]
WriteData[26] => register32:regs1.datain[26]
WriteData[26] => register32:regs2.datain[26]
WriteData[26] => register32:regs3.datain[26]
WriteData[26] => register32:regs4.datain[26]
WriteData[26] => register32:regs5.datain[26]
WriteData[26] => register32:regs6.datain[26]
WriteData[26] => register32:regs7.datain[26]
WriteData[26] => register32:regs8.datain[26]
WriteData[26] => register32:regs9.datain[26]
WriteData[26] => register32:regs10.datain[26]
WriteData[26] => register32:regs11.datain[26]
WriteData[26] => register32:regs12.datain[26]
WriteData[26] => register32:regs13.datain[26]
WriteData[26] => register32:regs14.datain[26]
WriteData[26] => register32:regs15.datain[26]
WriteData[26] => register32:regs16.datain[26]
WriteData[26] => register32:regs17.datain[26]
WriteData[26] => register32:regs18.datain[26]
WriteData[26] => register32:regs19.datain[26]
WriteData[26] => register32:regs20.datain[26]
WriteData[26] => register32:regs21.datain[26]
WriteData[26] => register32:regs22.datain[26]
WriteData[26] => register32:regs23.datain[26]
WriteData[26] => register32:regs24.datain[26]
WriteData[26] => register32:regs25.datain[26]
WriteData[26] => register32:regs26.datain[26]
WriteData[26] => register32:regs27.datain[26]
WriteData[26] => register32:regs28.datain[26]
WriteData[26] => register32:regs29.datain[26]
WriteData[26] => register32:regs30.datain[26]
WriteData[26] => register32:regs31.datain[26]
WriteData[27] => register32:regs0.datain[27]
WriteData[27] => register32:regs1.datain[27]
WriteData[27] => register32:regs2.datain[27]
WriteData[27] => register32:regs3.datain[27]
WriteData[27] => register32:regs4.datain[27]
WriteData[27] => register32:regs5.datain[27]
WriteData[27] => register32:regs6.datain[27]
WriteData[27] => register32:regs7.datain[27]
WriteData[27] => register32:regs8.datain[27]
WriteData[27] => register32:regs9.datain[27]
WriteData[27] => register32:regs10.datain[27]
WriteData[27] => register32:regs11.datain[27]
WriteData[27] => register32:regs12.datain[27]
WriteData[27] => register32:regs13.datain[27]
WriteData[27] => register32:regs14.datain[27]
WriteData[27] => register32:regs15.datain[27]
WriteData[27] => register32:regs16.datain[27]
WriteData[27] => register32:regs17.datain[27]
WriteData[27] => register32:regs18.datain[27]
WriteData[27] => register32:regs19.datain[27]
WriteData[27] => register32:regs20.datain[27]
WriteData[27] => register32:regs21.datain[27]
WriteData[27] => register32:regs22.datain[27]
WriteData[27] => register32:regs23.datain[27]
WriteData[27] => register32:regs24.datain[27]
WriteData[27] => register32:regs25.datain[27]
WriteData[27] => register32:regs26.datain[27]
WriteData[27] => register32:regs27.datain[27]
WriteData[27] => register32:regs28.datain[27]
WriteData[27] => register32:regs29.datain[27]
WriteData[27] => register32:regs30.datain[27]
WriteData[27] => register32:regs31.datain[27]
WriteData[28] => register32:regs0.datain[28]
WriteData[28] => register32:regs1.datain[28]
WriteData[28] => register32:regs2.datain[28]
WriteData[28] => register32:regs3.datain[28]
WriteData[28] => register32:regs4.datain[28]
WriteData[28] => register32:regs5.datain[28]
WriteData[28] => register32:regs6.datain[28]
WriteData[28] => register32:regs7.datain[28]
WriteData[28] => register32:regs8.datain[28]
WriteData[28] => register32:regs9.datain[28]
WriteData[28] => register32:regs10.datain[28]
WriteData[28] => register32:regs11.datain[28]
WriteData[28] => register32:regs12.datain[28]
WriteData[28] => register32:regs13.datain[28]
WriteData[28] => register32:regs14.datain[28]
WriteData[28] => register32:regs15.datain[28]
WriteData[28] => register32:regs16.datain[28]
WriteData[28] => register32:regs17.datain[28]
WriteData[28] => register32:regs18.datain[28]
WriteData[28] => register32:regs19.datain[28]
WriteData[28] => register32:regs20.datain[28]
WriteData[28] => register32:regs21.datain[28]
WriteData[28] => register32:regs22.datain[28]
WriteData[28] => register32:regs23.datain[28]
WriteData[28] => register32:regs24.datain[28]
WriteData[28] => register32:regs25.datain[28]
WriteData[28] => register32:regs26.datain[28]
WriteData[28] => register32:regs27.datain[28]
WriteData[28] => register32:regs28.datain[28]
WriteData[28] => register32:regs29.datain[28]
WriteData[28] => register32:regs30.datain[28]
WriteData[28] => register32:regs31.datain[28]
WriteData[29] => register32:regs0.datain[29]
WriteData[29] => register32:regs1.datain[29]
WriteData[29] => register32:regs2.datain[29]
WriteData[29] => register32:regs3.datain[29]
WriteData[29] => register32:regs4.datain[29]
WriteData[29] => register32:regs5.datain[29]
WriteData[29] => register32:regs6.datain[29]
WriteData[29] => register32:regs7.datain[29]
WriteData[29] => register32:regs8.datain[29]
WriteData[29] => register32:regs9.datain[29]
WriteData[29] => register32:regs10.datain[29]
WriteData[29] => register32:regs11.datain[29]
WriteData[29] => register32:regs12.datain[29]
WriteData[29] => register32:regs13.datain[29]
WriteData[29] => register32:regs14.datain[29]
WriteData[29] => register32:regs15.datain[29]
WriteData[29] => register32:regs16.datain[29]
WriteData[29] => register32:regs17.datain[29]
WriteData[29] => register32:regs18.datain[29]
WriteData[29] => register32:regs19.datain[29]
WriteData[29] => register32:regs20.datain[29]
WriteData[29] => register32:regs21.datain[29]
WriteData[29] => register32:regs22.datain[29]
WriteData[29] => register32:regs23.datain[29]
WriteData[29] => register32:regs24.datain[29]
WriteData[29] => register32:regs25.datain[29]
WriteData[29] => register32:regs26.datain[29]
WriteData[29] => register32:regs27.datain[29]
WriteData[29] => register32:regs28.datain[29]
WriteData[29] => register32:regs29.datain[29]
WriteData[29] => register32:regs30.datain[29]
WriteData[29] => register32:regs31.datain[29]
WriteData[30] => register32:regs0.datain[30]
WriteData[30] => register32:regs1.datain[30]
WriteData[30] => register32:regs2.datain[30]
WriteData[30] => register32:regs3.datain[30]
WriteData[30] => register32:regs4.datain[30]
WriteData[30] => register32:regs5.datain[30]
WriteData[30] => register32:regs6.datain[30]
WriteData[30] => register32:regs7.datain[30]
WriteData[30] => register32:regs8.datain[30]
WriteData[30] => register32:regs9.datain[30]
WriteData[30] => register32:regs10.datain[30]
WriteData[30] => register32:regs11.datain[30]
WriteData[30] => register32:regs12.datain[30]
WriteData[30] => register32:regs13.datain[30]
WriteData[30] => register32:regs14.datain[30]
WriteData[30] => register32:regs15.datain[30]
WriteData[30] => register32:regs16.datain[30]
WriteData[30] => register32:regs17.datain[30]
WriteData[30] => register32:regs18.datain[30]
WriteData[30] => register32:regs19.datain[30]
WriteData[30] => register32:regs20.datain[30]
WriteData[30] => register32:regs21.datain[30]
WriteData[30] => register32:regs22.datain[30]
WriteData[30] => register32:regs23.datain[30]
WriteData[30] => register32:regs24.datain[30]
WriteData[30] => register32:regs25.datain[30]
WriteData[30] => register32:regs26.datain[30]
WriteData[30] => register32:regs27.datain[30]
WriteData[30] => register32:regs28.datain[30]
WriteData[30] => register32:regs29.datain[30]
WriteData[30] => register32:regs30.datain[30]
WriteData[30] => register32:regs31.datain[30]
WriteData[31] => register32:regs0.datain[31]
WriteData[31] => register32:regs1.datain[31]
WriteData[31] => register32:regs2.datain[31]
WriteData[31] => register32:regs3.datain[31]
WriteData[31] => register32:regs4.datain[31]
WriteData[31] => register32:regs5.datain[31]
WriteData[31] => register32:regs6.datain[31]
WriteData[31] => register32:regs7.datain[31]
WriteData[31] => register32:regs8.datain[31]
WriteData[31] => register32:regs9.datain[31]
WriteData[31] => register32:regs10.datain[31]
WriteData[31] => register32:regs11.datain[31]
WriteData[31] => register32:regs12.datain[31]
WriteData[31] => register32:regs13.datain[31]
WriteData[31] => register32:regs14.datain[31]
WriteData[31] => register32:regs15.datain[31]
WriteData[31] => register32:regs16.datain[31]
WriteData[31] => register32:regs17.datain[31]
WriteData[31] => register32:regs18.datain[31]
WriteData[31] => register32:regs19.datain[31]
WriteData[31] => register32:regs20.datain[31]
WriteData[31] => register32:regs21.datain[31]
WriteData[31] => register32:regs22.datain[31]
WriteData[31] => register32:regs23.datain[31]
WriteData[31] => register32:regs24.datain[31]
WriteData[31] => register32:regs25.datain[31]
WriteData[31] => register32:regs26.datain[31]
WriteData[31] => register32:regs27.datain[31]
WriteData[31] => register32:regs28.datain[31]
WriteData[31] => register32:regs29.datain[31]
WriteData[31] => register32:regs30.datain[31]
WriteData[31] => register32:regs31.datain[31]
WriteCmd => zero_in.IN1
WriteCmd => at_in.IN1
WriteCmd => v0in.IN1
WriteCmd => v1in.IN1
WriteCmd => a0in.IN1
WriteCmd => a1in.IN1
WriteCmd => a2in.IN1
WriteCmd => a3in.IN1
WriteCmd => t0in.IN1
WriteCmd => t1in.IN1
WriteCmd => t2in.IN1
WriteCmd => t3in.IN1
WriteCmd => t4in.IN1
WriteCmd => t5in.IN1
WriteCmd => t6in.IN1
WriteCmd => t7in.IN1
WriteCmd => s0in.IN1
WriteCmd => s1in.IN1
WriteCmd => s2in.IN1
WriteCmd => s3in.IN1
WriteCmd => s4in.IN1
WriteCmd => s5in.IN1
WriteCmd => s6in.IN1
WriteCmd => s7in.IN1
WriteCmd => t8in.IN1
WriteCmd => t9in.IN1
WriteCmd => k0in.IN1
WriteCmd => k1in.IN1
WriteCmd => gpin.IN1
WriteCmd => spin.IN1
WriteCmd => fpin.IN1
WriteCmd => rain.IN1
ReadData1[0] <= ReadData1[0].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[1] <= ReadData1[1].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[2] <= ReadData1[2].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[3] <= ReadData1[3].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[4] <= ReadData1[4].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[5] <= ReadData1[5].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[6] <= ReadData1[6].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[7] <= ReadData1[7].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[8] <= ReadData1[8].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[9] <= ReadData1[9].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[10] <= ReadData1[10].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[11] <= ReadData1[11].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[12] <= ReadData1[12].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[13] <= ReadData1[13].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[14] <= ReadData1[14].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[15] <= ReadData1[15].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[16] <= ReadData1[16].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[17] <= ReadData1[17].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[18] <= ReadData1[18].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[19] <= ReadData1[19].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[20] <= ReadData1[20].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[21] <= ReadData1[21].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[22] <= ReadData1[22].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[23] <= ReadData1[23].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[24] <= ReadData1[24].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[25] <= ReadData1[25].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[26] <= ReadData1[26].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[27] <= ReadData1[27].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[28] <= ReadData1[28].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[29] <= ReadData1[29].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[30] <= ReadData1[30].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[31] <= ReadData1[31].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[0] <= ReadData2[0].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[1] <= ReadData2[1].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[2] <= ReadData2[2].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[3] <= ReadData2[3].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[4] <= ReadData2[4].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[5] <= ReadData2[5].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[6] <= ReadData2[6].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[7] <= ReadData2[7].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[8] <= ReadData2[8].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[9] <= ReadData2[9].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[10] <= ReadData2[10].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[11] <= ReadData2[11].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[12] <= ReadData2[12].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[13] <= ReadData2[13].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[14] <= ReadData2[14].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[15] <= ReadData2[15].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[16] <= ReadData2[16].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[17] <= ReadData2[17].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[18] <= ReadData2[18].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[19] <= ReadData2[19].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[20] <= ReadData2[20].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[21] <= ReadData2[21].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[22] <= ReadData2[22].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[23] <= ReadData2[23].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[24] <= ReadData2[24].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[25] <= ReadData2[25].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[26] <= ReadData2[26].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[27] <= ReadData2[27].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[28] <= ReadData2[28].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[29] <= ReadData2[29].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[30] <= ReadData2[30].DB_MAX_OUTPUT_PORT_TYPE
ReadData2[31] <= ReadData2[31].DB_MAX_OUTPUT_PORT_TYPE
test_out_regs[0] <= register32:regs1.dataout[0]
test_out_regs[1] <= register32:regs1.dataout[1]
test_out_regs[2] <= register32:regs1.dataout[2]
test_out_regs[3] <= register32:regs1.dataout[3]
test_out_regs[4] <= register32:regs1.dataout[4]
test_out_regs[5] <= register32:regs1.dataout[5]
test_out_regs[6] <= register32:regs1.dataout[6]
test_out_regs[7] <= register32:regs1.dataout[7]
test_out_regs[8] <= register32:regs1.dataout[8]
test_out_regs[9] <= register32:regs1.dataout[9]
test_out_regs[10] <= register32:regs1.dataout[10]
test_out_regs[11] <= register32:regs1.dataout[11]
test_out_regs[12] <= register32:regs1.dataout[12]
test_out_regs[13] <= register32:regs1.dataout[13]
test_out_regs[14] <= register32:regs1.dataout[14]
test_out_regs[15] <= register32:regs1.dataout[15]
test_out_regs[16] <= register32:regs1.dataout[16]
test_out_regs[17] <= register32:regs1.dataout[17]
test_out_regs[18] <= register32:regs1.dataout[18]
test_out_regs[19] <= register32:regs1.dataout[19]
test_out_regs[20] <= register32:regs1.dataout[20]
test_out_regs[21] <= register32:regs1.dataout[21]
test_out_regs[22] <= register32:regs1.dataout[22]
test_out_regs[23] <= register32:regs1.dataout[23]
test_out_regs[24] <= register32:regs1.dataout[24]
test_out_regs[25] <= register32:regs1.dataout[25]
test_out_regs[26] <= register32:regs1.dataout[26]
test_out_regs[27] <= register32:regs1.dataout[27]
test_out_regs[28] <= register32:regs1.dataout[28]
test_out_regs[29] <= register32:regs1.dataout[29]
test_out_regs[30] <= register32:regs1.dataout[30]
test_out_regs[31] <= register32:regs1.dataout[31]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs0|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs1|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs2|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs3|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs4|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs5|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs6|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs7|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs8|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs9|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs10|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs11|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs12|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs13|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs14|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs15|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs16|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs17|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs18|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs19|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs20|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs21|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs22|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs23|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs24|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs25|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs26|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs27|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs28|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs29|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs30|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Registers:regmap|register32:regs31|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|Control:controlmap
opcode[0] => Equal0.IN11
opcode[0] => Equal1.IN11
opcode[0] => Equal2.IN11
opcode[0] => Equal3.IN11
opcode[0] => Equal4.IN11
opcode[0] => Equal5.IN11
opcode[0] => Equal6.IN11
opcode[0] => Equal7.IN11
opcode[0] => Equal8.IN11
opcode[0] => Equal24.IN11
opcode[0] => Equal26.IN11
opcode[0] => Equal27.IN11
opcode[0] => Equal28.IN11
opcode[0] => Equal29.IN11
opcode[1] => Equal0.IN10
opcode[1] => Equal1.IN10
opcode[1] => Equal2.IN10
opcode[1] => Equal3.IN10
opcode[1] => Equal4.IN10
opcode[1] => Equal5.IN10
opcode[1] => Equal6.IN10
opcode[1] => Equal7.IN10
opcode[1] => Equal8.IN10
opcode[1] => Equal24.IN10
opcode[1] => Equal26.IN10
opcode[1] => Equal27.IN10
opcode[1] => Equal28.IN10
opcode[1] => Equal29.IN10
opcode[2] => Equal0.IN9
opcode[2] => Equal1.IN9
opcode[2] => Equal2.IN9
opcode[2] => Equal3.IN9
opcode[2] => Equal4.IN9
opcode[2] => Equal5.IN9
opcode[2] => Equal6.IN9
opcode[2] => Equal7.IN9
opcode[2] => Equal8.IN9
opcode[2] => Equal24.IN9
opcode[2] => Equal26.IN9
opcode[2] => Equal27.IN9
opcode[2] => Equal28.IN9
opcode[2] => Equal29.IN9
opcode[3] => Equal0.IN8
opcode[3] => Equal1.IN8
opcode[3] => Equal2.IN8
opcode[3] => Equal3.IN8
opcode[3] => Equal4.IN8
opcode[3] => Equal5.IN8
opcode[3] => Equal6.IN8
opcode[3] => Equal7.IN8
opcode[3] => Equal8.IN8
opcode[3] => Equal24.IN8
opcode[3] => Equal26.IN8
opcode[3] => Equal27.IN8
opcode[3] => Equal28.IN8
opcode[3] => Equal29.IN8
opcode[4] => Equal0.IN7
opcode[4] => Equal1.IN7
opcode[4] => Equal2.IN7
opcode[4] => Equal3.IN7
opcode[4] => Equal4.IN7
opcode[4] => Equal5.IN7
opcode[4] => Equal6.IN7
opcode[4] => Equal7.IN7
opcode[4] => Equal8.IN7
opcode[4] => Equal24.IN7
opcode[4] => Equal26.IN7
opcode[4] => Equal27.IN7
opcode[4] => Equal28.IN7
opcode[4] => Equal29.IN7
opcode[5] => Equal0.IN6
opcode[5] => Equal1.IN6
opcode[5] => Equal2.IN6
opcode[5] => Equal3.IN6
opcode[5] => Equal4.IN6
opcode[5] => Equal5.IN6
opcode[5] => Equal6.IN6
opcode[5] => Equal7.IN6
opcode[5] => Equal8.IN6
opcode[5] => Equal24.IN6
opcode[5] => Equal26.IN6
opcode[5] => Equal27.IN6
opcode[5] => Equal28.IN6
opcode[5] => Equal29.IN6
funct_proc[0] => Equal9.IN11
funct_proc[0] => Equal10.IN11
funct_proc[0] => Equal11.IN11
funct_proc[0] => Equal12.IN11
funct_proc[0] => Equal13.IN11
funct_proc[0] => Equal14.IN11
funct_proc[0] => Equal15.IN11
funct_proc[0] => Equal16.IN11
funct_proc[0] => Equal17.IN11
funct_proc[0] => Equal18.IN11
funct_proc[0] => Equal19.IN11
funct_proc[0] => Equal20.IN11
funct_proc[0] => Equal21.IN11
funct_proc[0] => Equal22.IN11
funct_proc[0] => Equal23.IN11
funct_proc[0] => Equal25.IN11
funct_proc[1] => Equal9.IN10
funct_proc[1] => Equal10.IN10
funct_proc[1] => Equal11.IN10
funct_proc[1] => Equal12.IN10
funct_proc[1] => Equal13.IN10
funct_proc[1] => Equal14.IN10
funct_proc[1] => Equal15.IN10
funct_proc[1] => Equal16.IN10
funct_proc[1] => Equal17.IN10
funct_proc[1] => Equal18.IN10
funct_proc[1] => Equal19.IN10
funct_proc[1] => Equal20.IN10
funct_proc[1] => Equal21.IN10
funct_proc[1] => Equal22.IN10
funct_proc[1] => Equal23.IN10
funct_proc[1] => Equal25.IN10
funct_proc[2] => Equal9.IN9
funct_proc[2] => Equal10.IN9
funct_proc[2] => Equal11.IN9
funct_proc[2] => Equal12.IN9
funct_proc[2] => Equal13.IN9
funct_proc[2] => Equal14.IN9
funct_proc[2] => Equal15.IN9
funct_proc[2] => Equal16.IN9
funct_proc[2] => Equal17.IN9
funct_proc[2] => Equal18.IN9
funct_proc[2] => Equal19.IN9
funct_proc[2] => Equal20.IN9
funct_proc[2] => Equal21.IN9
funct_proc[2] => Equal22.IN9
funct_proc[2] => Equal23.IN9
funct_proc[2] => Equal25.IN9
funct_proc[3] => Equal9.IN8
funct_proc[3] => Equal10.IN8
funct_proc[3] => Equal11.IN8
funct_proc[3] => Equal12.IN8
funct_proc[3] => Equal13.IN8
funct_proc[3] => Equal14.IN8
funct_proc[3] => Equal15.IN8
funct_proc[3] => Equal16.IN8
funct_proc[3] => Equal17.IN8
funct_proc[3] => Equal18.IN8
funct_proc[3] => Equal19.IN8
funct_proc[3] => Equal20.IN8
funct_proc[3] => Equal21.IN8
funct_proc[3] => Equal22.IN8
funct_proc[3] => Equal23.IN8
funct_proc[3] => Equal25.IN8
funct_proc[4] => Equal9.IN7
funct_proc[4] => Equal10.IN7
funct_proc[4] => Equal11.IN7
funct_proc[4] => Equal12.IN7
funct_proc[4] => Equal13.IN7
funct_proc[4] => Equal14.IN7
funct_proc[4] => Equal15.IN7
funct_proc[4] => Equal16.IN7
funct_proc[4] => Equal17.IN7
funct_proc[4] => Equal18.IN7
funct_proc[4] => Equal19.IN7
funct_proc[4] => Equal20.IN7
funct_proc[4] => Equal21.IN7
funct_proc[4] => Equal22.IN7
funct_proc[4] => Equal23.IN7
funct_proc[4] => Equal25.IN7
funct_proc[5] => Equal9.IN6
funct_proc[5] => Equal10.IN6
funct_proc[5] => Equal11.IN6
funct_proc[5] => Equal12.IN6
funct_proc[5] => Equal13.IN6
funct_proc[5] => Equal14.IN6
funct_proc[5] => Equal15.IN6
funct_proc[5] => Equal16.IN6
funct_proc[5] => Equal17.IN6
funct_proc[5] => Equal18.IN6
funct_proc[5] => Equal19.IN6
funct_proc[5] => Equal20.IN6
funct_proc[5] => Equal21.IN6
funct_proc[5] => Equal22.IN6
funct_proc[5] => Equal23.IN6
funct_proc[5] => Equal25.IN6
RegDst <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= MemRead.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[3] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[4] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
jump_out <= jump_out.DB_MAX_OUTPUT_PORT_TYPE
jump_control_jr_out <= MemRead.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|shift_register:PC_shift
datain[0] => shiftout.DATAA
datain[0] => shiftout.DATAA
datain[1] => shiftout.DATAA
datain[1] => shiftout.DATAB
datain[1] => shiftout.DATAA
datain[2] => shiftout.DATAA
datain[2] => shiftout.DATAB
datain[2] => shiftout.DATAA
datain[3] => shiftout.DATAA
datain[3] => shiftout.DATAB
datain[3] => shiftout.DATAA
datain[4] => shiftout.DATAA
datain[4] => shiftout.DATAB
datain[4] => shiftout.DATAA
datain[5] => shiftout.DATAA
datain[5] => shiftout.DATAB
datain[5] => shiftout.DATAA
datain[6] => shiftout.DATAA
datain[6] => shiftout.DATAB
datain[6] => shiftout.DATAA
datain[7] => shiftout.DATAA
datain[7] => shiftout.DATAB
datain[7] => shiftout.DATAA
datain[8] => shiftout.DATAA
datain[8] => shiftout.DATAB
datain[8] => shiftout.DATAA
datain[9] => shiftout.DATAA
datain[9] => shiftout.DATAB
datain[9] => shiftout.DATAA
datain[10] => shiftout.DATAA
datain[10] => shiftout.DATAB
datain[10] => shiftout.DATAA
datain[11] => shiftout.DATAA
datain[11] => shiftout.DATAB
datain[11] => shiftout.DATAA
datain[12] => shiftout.DATAA
datain[12] => shiftout.DATAB
datain[12] => shiftout.DATAA
datain[13] => shiftout.DATAA
datain[13] => shiftout.DATAB
datain[13] => shiftout.DATAA
datain[14] => shiftout.DATAA
datain[14] => shiftout.DATAB
datain[14] => shiftout.DATAA
datain[15] => shiftout.DATAA
datain[15] => shiftout.DATAB
datain[15] => shiftout.DATAA
datain[16] => shiftout.DATAA
datain[16] => shiftout.DATAB
datain[16] => shiftout.DATAA
datain[17] => shiftout.DATAA
datain[17] => shiftout.DATAB
datain[17] => shiftout.DATAA
datain[18] => shiftout.DATAA
datain[18] => shiftout.DATAB
datain[18] => shiftout.DATAA
datain[19] => shiftout.DATAA
datain[19] => shiftout.DATAB
datain[19] => shiftout.DATAA
datain[20] => shiftout.DATAA
datain[20] => shiftout.DATAB
datain[20] => shiftout.DATAA
datain[21] => shiftout.DATAA
datain[21] => shiftout.DATAB
datain[21] => shiftout.DATAA
datain[22] => shiftout.DATAA
datain[22] => shiftout.DATAB
datain[22] => shiftout.DATAA
datain[23] => shiftout.DATAA
datain[23] => shiftout.DATAB
datain[23] => shiftout.DATAA
datain[24] => shiftout.DATAA
datain[24] => shiftout.DATAB
datain[24] => shiftout.DATAA
datain[25] => shiftout.DATAA
datain[25] => shiftout.DATAB
datain[25] => shiftout.DATAA
datain[26] => shiftout.DATAA
datain[26] => shiftout.DATAB
datain[26] => shiftout.DATAA
datain[27] => shiftout.DATAA
datain[27] => shiftout.DATAB
datain[27] => shiftout.DATAA
datain[28] => shiftout.DATAA
datain[28] => shiftout.DATAB
datain[28] => shiftout.DATAA
datain[29] => shiftout.DATAA
datain[29] => shiftout.DATAB
datain[29] => shiftout.DATAA
datain[30] => shiftout.DATAA
datain[30] => shiftout.DATAB
datain[30] => shiftout.DATAA
datain[31] => shiftout.DATAB
datain[31] => shiftout.DATAA
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
dir => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[0] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[1] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[2] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[3] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
shamt[4] => shiftout.OUTPUTSELECT
dataout[0] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu
DataIn1[0] => LessThan0.IN32
DataIn1[0] => ShiftRight0.IN59
DataIn1[0] => ShiftLeft0.IN59
DataIn1[0] => ShiftRight1.IN59
DataIn1[0] => ALUResult_temp.IN0
DataIn1[0] => ALUResult_temp.IN0
DataIn1[0] => ALUResult_temp.IN0
DataIn1[0] => adder_subtracter:add_x.datain_a[0]
DataIn1[1] => LessThan0.IN31
DataIn1[1] => ShiftRight0.IN58
DataIn1[1] => ShiftLeft0.IN58
DataIn1[1] => ShiftRight1.IN58
DataIn1[1] => ALUResult_temp.IN0
DataIn1[1] => ALUResult_temp.IN0
DataIn1[1] => ALUResult_temp.IN0
DataIn1[1] => adder_subtracter:add_x.datain_a[1]
DataIn1[2] => LessThan0.IN30
DataIn1[2] => ShiftRight0.IN57
DataIn1[2] => ShiftLeft0.IN57
DataIn1[2] => ShiftRight1.IN57
DataIn1[2] => ALUResult_temp.IN0
DataIn1[2] => ALUResult_temp.IN0
DataIn1[2] => ALUResult_temp.IN0
DataIn1[2] => adder_subtracter:add_x.datain_a[2]
DataIn1[3] => LessThan0.IN29
DataIn1[3] => ShiftRight0.IN56
DataIn1[3] => ShiftLeft0.IN56
DataIn1[3] => ShiftRight1.IN56
DataIn1[3] => ALUResult_temp.IN0
DataIn1[3] => ALUResult_temp.IN0
DataIn1[3] => ALUResult_temp.IN0
DataIn1[3] => adder_subtracter:add_x.datain_a[3]
DataIn1[4] => LessThan0.IN28
DataIn1[4] => ShiftRight0.IN55
DataIn1[4] => ShiftLeft0.IN55
DataIn1[4] => ShiftRight1.IN55
DataIn1[4] => ALUResult_temp.IN0
DataIn1[4] => ALUResult_temp.IN0
DataIn1[4] => ALUResult_temp.IN0
DataIn1[4] => adder_subtracter:add_x.datain_a[4]
DataIn1[5] => LessThan0.IN27
DataIn1[5] => ShiftRight0.IN54
DataIn1[5] => ShiftLeft0.IN54
DataIn1[5] => ShiftRight1.IN54
DataIn1[5] => ALUResult_temp.IN0
DataIn1[5] => ALUResult_temp.IN0
DataIn1[5] => ALUResult_temp.IN0
DataIn1[5] => adder_subtracter:add_x.datain_a[5]
DataIn1[6] => LessThan0.IN26
DataIn1[6] => ShiftRight0.IN53
DataIn1[6] => ShiftLeft0.IN53
DataIn1[6] => ShiftRight1.IN53
DataIn1[6] => ALUResult_temp.IN0
DataIn1[6] => ALUResult_temp.IN0
DataIn1[6] => ALUResult_temp.IN0
DataIn1[6] => adder_subtracter:add_x.datain_a[6]
DataIn1[7] => LessThan0.IN25
DataIn1[7] => ShiftRight0.IN52
DataIn1[7] => ShiftLeft0.IN52
DataIn1[7] => ShiftRight1.IN52
DataIn1[7] => ALUResult_temp.IN0
DataIn1[7] => ALUResult_temp.IN0
DataIn1[7] => ALUResult_temp.IN0
DataIn1[7] => adder_subtracter:add_x.datain_a[7]
DataIn1[8] => LessThan0.IN24
DataIn1[8] => ShiftRight0.IN51
DataIn1[8] => ShiftLeft0.IN51
DataIn1[8] => ShiftRight1.IN51
DataIn1[8] => ALUResult_temp.IN0
DataIn1[8] => ALUResult_temp.IN0
DataIn1[8] => ALUResult_temp.IN0
DataIn1[8] => adder_subtracter:add_x.datain_a[8]
DataIn1[9] => LessThan0.IN23
DataIn1[9] => ShiftRight0.IN50
DataIn1[9] => ShiftLeft0.IN50
DataIn1[9] => ShiftRight1.IN50
DataIn1[9] => ALUResult_temp.IN0
DataIn1[9] => ALUResult_temp.IN0
DataIn1[9] => ALUResult_temp.IN0
DataIn1[9] => adder_subtracter:add_x.datain_a[9]
DataIn1[10] => LessThan0.IN22
DataIn1[10] => ShiftRight0.IN49
DataIn1[10] => ShiftLeft0.IN49
DataIn1[10] => ShiftRight1.IN49
DataIn1[10] => ALUResult_temp.IN0
DataIn1[10] => ALUResult_temp.IN0
DataIn1[10] => ALUResult_temp.IN0
DataIn1[10] => adder_subtracter:add_x.datain_a[10]
DataIn1[11] => LessThan0.IN21
DataIn1[11] => ShiftRight0.IN48
DataIn1[11] => ShiftLeft0.IN48
DataIn1[11] => ShiftRight1.IN48
DataIn1[11] => ALUResult_temp.IN0
DataIn1[11] => ALUResult_temp.IN0
DataIn1[11] => ALUResult_temp.IN0
DataIn1[11] => adder_subtracter:add_x.datain_a[11]
DataIn1[12] => LessThan0.IN20
DataIn1[12] => ShiftRight0.IN47
DataIn1[12] => ShiftLeft0.IN47
DataIn1[12] => ShiftRight1.IN47
DataIn1[12] => ALUResult_temp.IN0
DataIn1[12] => ALUResult_temp.IN0
DataIn1[12] => ALUResult_temp.IN0
DataIn1[12] => adder_subtracter:add_x.datain_a[12]
DataIn1[13] => LessThan0.IN19
DataIn1[13] => ShiftRight0.IN46
DataIn1[13] => ShiftLeft0.IN46
DataIn1[13] => ShiftRight1.IN46
DataIn1[13] => ALUResult_temp.IN0
DataIn1[13] => ALUResult_temp.IN0
DataIn1[13] => ALUResult_temp.IN0
DataIn1[13] => adder_subtracter:add_x.datain_a[13]
DataIn1[14] => LessThan0.IN18
DataIn1[14] => ShiftRight0.IN45
DataIn1[14] => ShiftLeft0.IN45
DataIn1[14] => ShiftRight1.IN45
DataIn1[14] => ALUResult_temp.IN0
DataIn1[14] => ALUResult_temp.IN0
DataIn1[14] => ALUResult_temp.IN0
DataIn1[14] => adder_subtracter:add_x.datain_a[14]
DataIn1[15] => LessThan0.IN17
DataIn1[15] => ShiftRight0.IN44
DataIn1[15] => ShiftLeft0.IN44
DataIn1[15] => ShiftRight1.IN44
DataIn1[15] => ALUResult_temp.IN0
DataIn1[15] => ALUResult_temp.IN0
DataIn1[15] => ALUResult_temp.IN0
DataIn1[15] => adder_subtracter:add_x.datain_a[15]
DataIn1[16] => LessThan0.IN16
DataIn1[16] => ShiftRight0.IN43
DataIn1[16] => ShiftLeft0.IN43
DataIn1[16] => ShiftRight1.IN43
DataIn1[16] => ALUResult_temp.IN0
DataIn1[16] => ALUResult_temp.IN0
DataIn1[16] => ALUResult_temp.IN0
DataIn1[16] => adder_subtracter:add_x.datain_a[16]
DataIn1[17] => LessThan0.IN15
DataIn1[17] => ShiftRight0.IN42
DataIn1[17] => ShiftLeft0.IN42
DataIn1[17] => ShiftRight1.IN42
DataIn1[17] => ALUResult_temp.IN0
DataIn1[17] => ALUResult_temp.IN0
DataIn1[17] => ALUResult_temp.IN0
DataIn1[17] => adder_subtracter:add_x.datain_a[17]
DataIn1[18] => LessThan0.IN14
DataIn1[18] => ShiftRight0.IN41
DataIn1[18] => ShiftLeft0.IN41
DataIn1[18] => ShiftRight1.IN41
DataIn1[18] => ALUResult_temp.IN0
DataIn1[18] => ALUResult_temp.IN0
DataIn1[18] => ALUResult_temp.IN0
DataIn1[18] => adder_subtracter:add_x.datain_a[18]
DataIn1[19] => LessThan0.IN13
DataIn1[19] => ShiftRight0.IN40
DataIn1[19] => ShiftLeft0.IN40
DataIn1[19] => ShiftRight1.IN40
DataIn1[19] => ALUResult_temp.IN0
DataIn1[19] => ALUResult_temp.IN0
DataIn1[19] => ALUResult_temp.IN0
DataIn1[19] => adder_subtracter:add_x.datain_a[19]
DataIn1[20] => LessThan0.IN12
DataIn1[20] => ShiftRight0.IN39
DataIn1[20] => ShiftLeft0.IN39
DataIn1[20] => ShiftRight1.IN39
DataIn1[20] => ALUResult_temp.IN0
DataIn1[20] => ALUResult_temp.IN0
DataIn1[20] => ALUResult_temp.IN0
DataIn1[20] => adder_subtracter:add_x.datain_a[20]
DataIn1[21] => LessThan0.IN11
DataIn1[21] => ShiftRight0.IN38
DataIn1[21] => ShiftLeft0.IN38
DataIn1[21] => ShiftRight1.IN38
DataIn1[21] => ALUResult_temp.IN0
DataIn1[21] => ALUResult_temp.IN0
DataIn1[21] => ALUResult_temp.IN0
DataIn1[21] => adder_subtracter:add_x.datain_a[21]
DataIn1[22] => LessThan0.IN10
DataIn1[22] => ShiftRight0.IN37
DataIn1[22] => ShiftLeft0.IN37
DataIn1[22] => ShiftRight1.IN37
DataIn1[22] => ALUResult_temp.IN0
DataIn1[22] => ALUResult_temp.IN0
DataIn1[22] => ALUResult_temp.IN0
DataIn1[22] => adder_subtracter:add_x.datain_a[22]
DataIn1[23] => LessThan0.IN9
DataIn1[23] => ShiftRight0.IN36
DataIn1[23] => ShiftLeft0.IN36
DataIn1[23] => ShiftRight1.IN36
DataIn1[23] => ALUResult_temp.IN0
DataIn1[23] => ALUResult_temp.IN0
DataIn1[23] => ALUResult_temp.IN0
DataIn1[23] => adder_subtracter:add_x.datain_a[23]
DataIn1[24] => LessThan0.IN8
DataIn1[24] => ShiftRight0.IN35
DataIn1[24] => ShiftLeft0.IN35
DataIn1[24] => ShiftRight1.IN35
DataIn1[24] => ALUResult_temp.IN0
DataIn1[24] => ALUResult_temp.IN0
DataIn1[24] => ALUResult_temp.IN0
DataIn1[24] => adder_subtracter:add_x.datain_a[24]
DataIn1[25] => LessThan0.IN7
DataIn1[25] => ShiftRight0.IN34
DataIn1[25] => ShiftLeft0.IN34
DataIn1[25] => ShiftRight1.IN34
DataIn1[25] => ALUResult_temp.IN0
DataIn1[25] => ALUResult_temp.IN0
DataIn1[25] => ALUResult_temp.IN0
DataIn1[25] => adder_subtracter:add_x.datain_a[25]
DataIn1[26] => LessThan0.IN6
DataIn1[26] => ShiftRight0.IN33
DataIn1[26] => ShiftLeft0.IN33
DataIn1[26] => ShiftRight1.IN33
DataIn1[26] => ALUResult_temp.IN0
DataIn1[26] => ALUResult_temp.IN0
DataIn1[26] => ALUResult_temp.IN0
DataIn1[26] => adder_subtracter:add_x.datain_a[26]
DataIn1[27] => LessThan0.IN5
DataIn1[27] => ShiftRight0.IN32
DataIn1[27] => ShiftLeft0.IN32
DataIn1[27] => ShiftRight1.IN32
DataIn1[27] => ALUResult_temp.IN0
DataIn1[27] => ALUResult_temp.IN0
DataIn1[27] => ALUResult_temp.IN0
DataIn1[27] => adder_subtracter:add_x.datain_a[27]
DataIn1[28] => LessThan0.IN4
DataIn1[28] => ShiftRight0.IN31
DataIn1[28] => ShiftLeft0.IN31
DataIn1[28] => ShiftRight1.IN31
DataIn1[28] => ALUResult_temp.IN0
DataIn1[28] => ALUResult_temp.IN0
DataIn1[28] => ALUResult_temp.IN0
DataIn1[28] => adder_subtracter:add_x.datain_a[28]
DataIn1[29] => LessThan0.IN3
DataIn1[29] => ShiftRight0.IN30
DataIn1[29] => ShiftLeft0.IN30
DataIn1[29] => ShiftRight1.IN30
DataIn1[29] => ALUResult_temp.IN0
DataIn1[29] => ALUResult_temp.IN0
DataIn1[29] => ALUResult_temp.IN0
DataIn1[29] => adder_subtracter:add_x.datain_a[29]
DataIn1[30] => LessThan0.IN2
DataIn1[30] => ShiftRight0.IN29
DataIn1[30] => ShiftLeft0.IN29
DataIn1[30] => ShiftRight1.IN29
DataIn1[30] => ALUResult_temp.IN0
DataIn1[30] => ALUResult_temp.IN0
DataIn1[30] => ALUResult_temp.IN0
DataIn1[30] => adder_subtracter:add_x.datain_a[30]
DataIn1[31] => LessThan0.IN1
DataIn1[31] => ShiftRight0.IN28
DataIn1[31] => ShiftLeft0.IN28
DataIn1[31] => ShiftRight1.IN27
DataIn1[31] => ShiftRight1.IN28
DataIn1[31] => ALUResult_temp.IN0
DataIn1[31] => ALUResult_temp.IN0
DataIn1[31] => ALUResult_temp.IN0
DataIn1[31] => adder_subtracter:add_x.datain_a[31]
DataIn2[0] => LessThan0.IN64
DataIn2[0] => shift_amount[0].DATAB
DataIn2[0] => shamt_ans_temp[16].DATAB
DataIn2[0] => ALUResult_temp.IN1
DataIn2[0] => ALUResult_temp.IN1
DataIn2[0] => ALUResult_temp.IN1
DataIn2[0] => adder_subtracter:add_x.datain_b[0]
DataIn2[1] => LessThan0.IN63
DataIn2[1] => shift_amount[1].DATAB
DataIn2[1] => shamt_ans_temp[17].DATAB
DataIn2[1] => ALUResult_temp.IN1
DataIn2[1] => ALUResult_temp.IN1
DataIn2[1] => ALUResult_temp.IN1
DataIn2[1] => adder_subtracter:add_x.datain_b[1]
DataIn2[2] => LessThan0.IN62
DataIn2[2] => shift_amount[2].DATAB
DataIn2[2] => shamt_ans_temp[18].DATAB
DataIn2[2] => ALUResult_temp.IN1
DataIn2[2] => ALUResult_temp.IN1
DataIn2[2] => ALUResult_temp.IN1
DataIn2[2] => adder_subtracter:add_x.datain_b[2]
DataIn2[3] => LessThan0.IN61
DataIn2[3] => shift_amount[3].DATAB
DataIn2[3] => shamt_ans_temp[19].DATAB
DataIn2[3] => ALUResult_temp.IN1
DataIn2[3] => ALUResult_temp.IN1
DataIn2[3] => ALUResult_temp.IN1
DataIn2[3] => adder_subtracter:add_x.datain_b[3]
DataIn2[4] => LessThan0.IN60
DataIn2[4] => shift_amount[4].DATAB
DataIn2[4] => shamt_ans_temp[20].DATAB
DataIn2[4] => ALUResult_temp.IN1
DataIn2[4] => ALUResult_temp.IN1
DataIn2[4] => ALUResult_temp.IN1
DataIn2[4] => adder_subtracter:add_x.datain_b[4]
DataIn2[5] => LessThan0.IN59
DataIn2[5] => shamt_ans_temp[21].DATAB
DataIn2[5] => ALUResult_temp.IN1
DataIn2[5] => ALUResult_temp.IN1
DataIn2[5] => ALUResult_temp.IN1
DataIn2[5] => adder_subtracter:add_x.datain_b[5]
DataIn2[6] => LessThan0.IN58
DataIn2[6] => shift_amount[0].DATAA
DataIn2[6] => shamt_ans_temp[22].DATAB
DataIn2[6] => ALUResult_temp.IN1
DataIn2[6] => ALUResult_temp.IN1
DataIn2[6] => ALUResult_temp.IN1
DataIn2[6] => adder_subtracter:add_x.datain_b[6]
DataIn2[7] => LessThan0.IN57
DataIn2[7] => shift_amount[1].DATAA
DataIn2[7] => shamt_ans_temp[23].DATAB
DataIn2[7] => ALUResult_temp.IN1
DataIn2[7] => ALUResult_temp.IN1
DataIn2[7] => ALUResult_temp.IN1
DataIn2[7] => adder_subtracter:add_x.datain_b[7]
DataIn2[8] => LessThan0.IN56
DataIn2[8] => shift_amount[2].DATAA
DataIn2[8] => shamt_ans_temp[24].DATAB
DataIn2[8] => ALUResult_temp.IN1
DataIn2[8] => ALUResult_temp.IN1
DataIn2[8] => ALUResult_temp.IN1
DataIn2[8] => adder_subtracter:add_x.datain_b[8]
DataIn2[9] => LessThan0.IN55
DataIn2[9] => shift_amount[3].DATAA
DataIn2[9] => shamt_ans_temp[25].DATAB
DataIn2[9] => ALUResult_temp.IN1
DataIn2[9] => ALUResult_temp.IN1
DataIn2[9] => ALUResult_temp.IN1
DataIn2[9] => adder_subtracter:add_x.datain_b[9]
DataIn2[10] => LessThan0.IN54
DataIn2[10] => shift_amount[4].DATAA
DataIn2[10] => shamt_ans_temp[26].DATAB
DataIn2[10] => ALUResult_temp.IN1
DataIn2[10] => ALUResult_temp.IN1
DataIn2[10] => ALUResult_temp.IN1
DataIn2[10] => adder_subtracter:add_x.datain_b[10]
DataIn2[11] => LessThan0.IN53
DataIn2[11] => shamt_ans_temp[27].DATAB
DataIn2[11] => ALUResult_temp.IN1
DataIn2[11] => ALUResult_temp.IN1
DataIn2[11] => ALUResult_temp.IN1
DataIn2[11] => adder_subtracter:add_x.datain_b[11]
DataIn2[12] => LessThan0.IN52
DataIn2[12] => shamt_ans_temp[28].DATAB
DataIn2[12] => ALUResult_temp.IN1
DataIn2[12] => ALUResult_temp.IN1
DataIn2[12] => ALUResult_temp.IN1
DataIn2[12] => adder_subtracter:add_x.datain_b[12]
DataIn2[13] => LessThan0.IN51
DataIn2[13] => shamt_ans_temp[29].DATAB
DataIn2[13] => ALUResult_temp.IN1
DataIn2[13] => ALUResult_temp.IN1
DataIn2[13] => ALUResult_temp.IN1
DataIn2[13] => adder_subtracter:add_x.datain_b[13]
DataIn2[14] => LessThan0.IN50
DataIn2[14] => shamt_ans_temp[30].DATAB
DataIn2[14] => ALUResult_temp.IN1
DataIn2[14] => ALUResult_temp.IN1
DataIn2[14] => ALUResult_temp.IN1
DataIn2[14] => adder_subtracter:add_x.datain_b[14]
DataIn2[15] => LessThan0.IN49
DataIn2[15] => shamt_ans_temp[31].DATAB
DataIn2[15] => ALUResult_temp.IN1
DataIn2[15] => ALUResult_temp.IN1
DataIn2[15] => ALUResult_temp.IN1
DataIn2[15] => adder_subtracter:add_x.datain_b[15]
DataIn2[16] => LessThan0.IN48
DataIn2[16] => ALUResult_temp.IN1
DataIn2[16] => ALUResult_temp.IN1
DataIn2[16] => ALUResult_temp.IN1
DataIn2[16] => adder_subtracter:add_x.datain_b[16]
DataIn2[17] => LessThan0.IN47
DataIn2[17] => ALUResult_temp.IN1
DataIn2[17] => ALUResult_temp.IN1
DataIn2[17] => ALUResult_temp.IN1
DataIn2[17] => adder_subtracter:add_x.datain_b[17]
DataIn2[18] => LessThan0.IN46
DataIn2[18] => ALUResult_temp.IN1
DataIn2[18] => ALUResult_temp.IN1
DataIn2[18] => ALUResult_temp.IN1
DataIn2[18] => adder_subtracter:add_x.datain_b[18]
DataIn2[19] => LessThan0.IN45
DataIn2[19] => ALUResult_temp.IN1
DataIn2[19] => ALUResult_temp.IN1
DataIn2[19] => ALUResult_temp.IN1
DataIn2[19] => adder_subtracter:add_x.datain_b[19]
DataIn2[20] => LessThan0.IN44
DataIn2[20] => ALUResult_temp.IN1
DataIn2[20] => ALUResult_temp.IN1
DataIn2[20] => ALUResult_temp.IN1
DataIn2[20] => adder_subtracter:add_x.datain_b[20]
DataIn2[21] => LessThan0.IN43
DataIn2[21] => ALUResult_temp.IN1
DataIn2[21] => ALUResult_temp.IN1
DataIn2[21] => ALUResult_temp.IN1
DataIn2[21] => adder_subtracter:add_x.datain_b[21]
DataIn2[22] => LessThan0.IN42
DataIn2[22] => ALUResult_temp.IN1
DataIn2[22] => ALUResult_temp.IN1
DataIn2[22] => ALUResult_temp.IN1
DataIn2[22] => adder_subtracter:add_x.datain_b[22]
DataIn2[23] => LessThan0.IN41
DataIn2[23] => ALUResult_temp.IN1
DataIn2[23] => ALUResult_temp.IN1
DataIn2[23] => ALUResult_temp.IN1
DataIn2[23] => adder_subtracter:add_x.datain_b[23]
DataIn2[24] => LessThan0.IN40
DataIn2[24] => ALUResult_temp.IN1
DataIn2[24] => ALUResult_temp.IN1
DataIn2[24] => ALUResult_temp.IN1
DataIn2[24] => adder_subtracter:add_x.datain_b[24]
DataIn2[25] => LessThan0.IN39
DataIn2[25] => ALUResult_temp.IN1
DataIn2[25] => ALUResult_temp.IN1
DataIn2[25] => ALUResult_temp.IN1
DataIn2[25] => adder_subtracter:add_x.datain_b[25]
DataIn2[26] => LessThan0.IN38
DataIn2[26] => ALUResult_temp.IN1
DataIn2[26] => ALUResult_temp.IN1
DataIn2[26] => ALUResult_temp.IN1
DataIn2[26] => adder_subtracter:add_x.datain_b[26]
DataIn2[27] => LessThan0.IN37
DataIn2[27] => ALUResult_temp.IN1
DataIn2[27] => ALUResult_temp.IN1
DataIn2[27] => ALUResult_temp.IN1
DataIn2[27] => adder_subtracter:add_x.datain_b[27]
DataIn2[28] => LessThan0.IN36
DataIn2[28] => ALUResult_temp.IN1
DataIn2[28] => ALUResult_temp.IN1
DataIn2[28] => ALUResult_temp.IN1
DataIn2[28] => adder_subtracter:add_x.datain_b[28]
DataIn2[29] => LessThan0.IN35
DataIn2[29] => ALUResult_temp.IN1
DataIn2[29] => ALUResult_temp.IN1
DataIn2[29] => ALUResult_temp.IN1
DataIn2[29] => adder_subtracter:add_x.datain_b[29]
DataIn2[30] => LessThan0.IN34
DataIn2[30] => ALUResult_temp.IN1
DataIn2[30] => ALUResult_temp.IN1
DataIn2[30] => ALUResult_temp.IN1
DataIn2[30] => adder_subtracter:add_x.datain_b[30]
DataIn2[31] => LessThan0.IN33
DataIn2[31] => ALUResult_temp.IN1
DataIn2[31] => ALUResult_temp.IN1
DataIn2[31] => ALUResult_temp.IN1
DataIn2[31] => adder_subtracter:add_x.datain_b[31]
Control[0] => Equal0.IN4
Control[0] => Equal1.IN2
Control[0] => Equal2.IN4
Control[0] => Equal3.IN4
Control[0] => Equal4.IN2
Control[0] => Equal5.IN4
Control[0] => Equal6.IN4
Control[0] => Equal7.IN2
Control[0] => Equal8.IN4
Control[0] => Equal9.IN1
Control[0] => Equal10.IN3
Control[0] => Equal11.IN4
Control[0] => Equal12.IN1
Control[0] => Equal13.IN4
Control[0] => Equal14.IN0
Control[0] => Equal15.IN4
Control[0] => Equal16.IN1
Control[0] => Equal17.IN2
Control[1] => Equal0.IN0
Control[1] => Equal1.IN1
Control[1] => Equal2.IN1
Control[1] => Equal3.IN3
Control[1] => Equal4.IN4
Control[1] => Equal5.IN2
Control[1] => Equal6.IN3
Control[1] => Equal7.IN1
Control[1] => Equal8.IN1
Control[1] => Equal9.IN4
Control[1] => Equal10.IN2
Control[1] => Equal11.IN3
Control[1] => Equal12.IN0
Control[1] => Equal13.IN3
Control[1] => Equal14.IN4
Control[1] => Equal15.IN0
Control[1] => Equal16.IN4
Control[1] => Equal17.IN1
Control[2] => Equal0.IN3
Control[2] => Equal1.IN4
Control[2] => Equal2.IN0
Control[2] => Equal3.IN1
Control[2] => Equal4.IN1
Control[2] => Equal5.IN1
Control[2] => Equal6.IN2
Control[2] => Equal7.IN0
Control[2] => Equal8.IN3
Control[2] => Equal9.IN0
Control[2] => Equal10.IN1
Control[2] => Equal11.IN0
Control[2] => Equal12.IN4
Control[2] => Equal13.IN2
Control[2] => Equal14.IN3
Control[2] => Equal15.IN3
Control[2] => Equal16.IN3
Control[2] => Equal17.IN4
Control[3] => Equal0.IN2
Control[3] => Equal1.IN0
Control[3] => Equal2.IN3
Control[3] => Equal3.IN0
Control[3] => Equal4.IN0
Control[3] => Equal5.IN0
Control[3] => Equal6.IN1
Control[3] => Equal7.IN4
Control[3] => Equal8.IN0
Control[3] => Equal9.IN3
Control[3] => Equal10.IN0
Control[3] => Equal11.IN2
Control[3] => Equal12.IN3
Control[3] => Equal13.IN0
Control[3] => Equal14.IN2
Control[3] => Equal15.IN2
Control[3] => Equal16.IN0
Control[3] => Equal17.IN0
Control[4] => Equal0.IN1
Control[4] => Equal1.IN3
Control[4] => Equal2.IN2
Control[4] => Equal3.IN2
Control[4] => Equal4.IN3
Control[4] => Equal5.IN3
Control[4] => Equal6.IN0
Control[4] => Equal7.IN3
Control[4] => Equal8.IN2
Control[4] => Equal9.IN2
Control[4] => Equal10.IN4
Control[4] => Equal11.IN1
Control[4] => Equal12.IN2
Control[4] => Equal13.IN1
Control[4] => Equal14.IN1
Control[4] => Equal15.IN1
Control[4] => Equal16.IN2
Control[4] => Equal17.IN3
Zero <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[0] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[1] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[2] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[3] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[4] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[5] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[6] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[7] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[8] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[9] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[10] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[11] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[12] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[13] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[14] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[15] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[16] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[17] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[18] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[19] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[20] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[21] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[22] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[23] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[24] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[25] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[26] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[27] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[28] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[29] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[30] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[31] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x
datain_a[0] => fulladder:add_sub32x.a
datain_a[1] => fulladder:add_sub32:1:add_sub32x.a
datain_a[2] => fulladder:add_sub32:2:add_sub32x.a
datain_a[3] => fulladder:add_sub32:3:add_sub32x.a
datain_a[4] => fulladder:add_sub32:4:add_sub32x.a
datain_a[5] => fulladder:add_sub32:5:add_sub32x.a
datain_a[6] => fulladder:add_sub32:6:add_sub32x.a
datain_a[7] => fulladder:add_sub32:7:add_sub32x.a
datain_a[8] => fulladder:add_sub32:8:add_sub32x.a
datain_a[9] => fulladder:add_sub32:9:add_sub32x.a
datain_a[10] => fulladder:add_sub32:10:add_sub32x.a
datain_a[11] => fulladder:add_sub32:11:add_sub32x.a
datain_a[12] => fulladder:add_sub32:12:add_sub32x.a
datain_a[13] => fulladder:add_sub32:13:add_sub32x.a
datain_a[14] => fulladder:add_sub32:14:add_sub32x.a
datain_a[15] => fulladder:add_sub32:15:add_sub32x.a
datain_a[16] => fulladder:add_sub32:16:add_sub32x.a
datain_a[17] => fulladder:add_sub32:17:add_sub32x.a
datain_a[18] => fulladder:add_sub32:18:add_sub32x.a
datain_a[19] => fulladder:add_sub32:19:add_sub32x.a
datain_a[20] => fulladder:add_sub32:20:add_sub32x.a
datain_a[21] => fulladder:add_sub32:21:add_sub32x.a
datain_a[22] => fulladder:add_sub32:22:add_sub32x.a
datain_a[23] => fulladder:add_sub32:23:add_sub32x.a
datain_a[24] => fulladder:add_sub32:24:add_sub32x.a
datain_a[25] => fulladder:add_sub32:25:add_sub32x.a
datain_a[26] => fulladder:add_sub32:26:add_sub32x.a
datain_a[27] => fulladder:add_sub32:27:add_sub32x.a
datain_a[28] => fulladder:add_sub32:28:add_sub32x.a
datain_a[29] => fulladder:add_sub32:29:add_sub32x.a
datain_a[30] => fulladder:add_sub32:30:add_sub32x.a
datain_a[31] => fulladder:add_sub32x31.a
datain_b[0] => fulladder:add_sub32x.b
datain_b[1] => fulladder:add_sub32:1:add_sub32x.b
datain_b[2] => fulladder:add_sub32:2:add_sub32x.b
datain_b[3] => fulladder:add_sub32:3:add_sub32x.b
datain_b[4] => fulladder:add_sub32:4:add_sub32x.b
datain_b[5] => fulladder:add_sub32:5:add_sub32x.b
datain_b[6] => fulladder:add_sub32:6:add_sub32x.b
datain_b[7] => fulladder:add_sub32:7:add_sub32x.b
datain_b[8] => fulladder:add_sub32:8:add_sub32x.b
datain_b[9] => fulladder:add_sub32:9:add_sub32x.b
datain_b[10] => fulladder:add_sub32:10:add_sub32x.b
datain_b[11] => fulladder:add_sub32:11:add_sub32x.b
datain_b[12] => fulladder:add_sub32:12:add_sub32x.b
datain_b[13] => fulladder:add_sub32:13:add_sub32x.b
datain_b[14] => fulladder:add_sub32:14:add_sub32x.b
datain_b[15] => fulladder:add_sub32:15:add_sub32x.b
datain_b[16] => fulladder:add_sub32:16:add_sub32x.b
datain_b[17] => fulladder:add_sub32:17:add_sub32x.b
datain_b[18] => fulladder:add_sub32:18:add_sub32x.b
datain_b[19] => fulladder:add_sub32:19:add_sub32x.b
datain_b[20] => fulladder:add_sub32:20:add_sub32x.b
datain_b[21] => fulladder:add_sub32:21:add_sub32x.b
datain_b[22] => fulladder:add_sub32:22:add_sub32x.b
datain_b[23] => fulladder:add_sub32:23:add_sub32x.b
datain_b[24] => fulladder:add_sub32:24:add_sub32x.b
datain_b[25] => fulladder:add_sub32:25:add_sub32x.b
datain_b[26] => fulladder:add_sub32:26:add_sub32x.b
datain_b[27] => fulladder:add_sub32:27:add_sub32x.b
datain_b[28] => fulladder:add_sub32:28:add_sub32x.b
datain_b[29] => fulladder:add_sub32:29:add_sub32x.b
datain_b[30] => fulladder:add_sub32:30:add_sub32x.b
datain_b[31] => fulladder:add_sub32x31.b
add_sub => dataout.IN1
add_sub => fulladder:add_sub32x.cin
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
co <= fulladder:add_sub32x31.carry


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:1:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:2:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:3:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:4:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:5:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:6:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:7:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:8:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:9:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:10:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:11:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:12:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:13:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:14:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:15:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:16:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:17:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:18:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:19:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:20:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:21:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:22:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:23:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:24:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:25:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:26:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:27:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:28:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:29:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:\add_sub32:30:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:PC_alu|adder_subtracter:add_x|fulladder:add_sub32x31
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|instruction_fetch:instruction_fetch_x
PC_clk => PC_mod_out[0]~reg0.CLK
PC_clk => PC_mod_out[1]~reg0.CLK
PC_clk => PC_mod_out[2]~reg0.CLK
PC_clk => PC_mod_out[3]~reg0.CLK
PC_clk => PC_mod_out[4]~reg0.CLK
PC_clk => PC_mod_out[5]~reg0.CLK
PC_clk => PC_mod_out[6]~reg0.CLK
PC_clk => PC_mod_out[7]~reg0.CLK
PC_clk => PC_mod_out[8]~reg0.CLK
PC_clk => PC_mod_out[9]~reg0.CLK
PC_clk => PC_mod_out[10]~reg0.CLK
PC_clk => PC_mod_out[11]~reg0.CLK
PC_clk => PC_mod_out[12]~reg0.CLK
PC_clk => PC_mod_out[13]~reg0.CLK
PC_clk => PC_mod_out[14]~reg0.CLK
PC_clk => PC_mod_out[15]~reg0.CLK
PC_clk => PC_mod_out[16]~reg0.CLK
PC_clk => PC_mod_out[17]~reg0.CLK
PC_clk => PC_mod_out[18]~reg0.CLK
PC_clk => PC_mod_out[19]~reg0.CLK
PC_clk => PC_mod_out[20]~reg0.CLK
PC_clk => PC_mod_out[21]~reg0.CLK
PC_clk => PC_mod_out[22]~reg0.CLK
PC_clk => PC_mod_out[23]~reg0.CLK
PC_clk => PC_mod_out[24]~reg0.CLK
PC_clk => PC_mod_out[25]~reg0.CLK
PC_clk => PC_mod_out[26]~reg0.CLK
PC_clk => PC_mod_out[27]~reg0.CLK
PC_clk => PC_mod_out[28]~reg0.CLK
PC_clk => PC_mod_out[29]~reg0.CLK
PC_clk => PC_mod_out[30]~reg0.CLK
PC_clk => PC_mod_out[31]~reg0.CLK
sign_ext_in[0] => jump_address.DATAB
sign_ext_in[1] => jump_address.DATAB
sign_ext_in[2] => jump_address.DATAB
sign_ext_in[3] => jump_address.DATAB
sign_ext_in[4] => jump_address.DATAB
sign_ext_in[5] => jump_address.DATAB
sign_ext_in[6] => jump_address.DATAB
sign_ext_in[7] => jump_address.DATAB
sign_ext_in[8] => jump_address.DATAB
sign_ext_in[9] => jump_address.DATAB
sign_ext_in[10] => jump_address.DATAB
sign_ext_in[11] => jump_address.DATAB
sign_ext_in[12] => jump_address.DATAB
sign_ext_in[13] => jump_address.DATAB
sign_ext_in[14] => jump_address.DATAB
sign_ext_in[15] => jump_address.DATAB
sign_ext_in[16] => jump_address.DATAB
sign_ext_in[17] => jump_address.DATAB
sign_ext_in[18] => jump_address.DATAB
sign_ext_in[19] => jump_address.DATAB
sign_ext_in[20] => jump_address.DATAB
sign_ext_in[21] => jump_address.DATAB
sign_ext_in[22] => jump_address.DATAB
sign_ext_in[23] => jump_address.DATAB
sign_ext_in[24] => jump_address.DATAB
sign_ext_in[25] => jump_address.DATAB
sign_ext_in[26] => ~NO_FANOUT~
sign_ext_in[27] => ~NO_FANOUT~
sign_ext_in[28] => ~NO_FANOUT~
sign_ext_in[29] => ~NO_FANOUT~
sign_ext_in[30] => ~NO_FANOUT~
sign_ext_in[31] => ~NO_FANOUT~
start_sig => PC_mod.IN0
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
stall_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_sig => PC_mod.OUTPUTSELECT
branch_address_in[0] => branch_address[0].DATAB
branch_address_in[1] => branch_address[1].DATAB
branch_address_in[2] => branch_address[2].DATAB
branch_address_in[3] => branch_address[3].DATAB
branch_address_in[4] => branch_address[4].DATAB
branch_address_in[5] => branch_address[5].DATAB
branch_address_in[6] => branch_address[6].DATAB
branch_address_in[7] => branch_address[7].DATAB
branch_address_in[8] => branch_address[8].DATAB
branch_address_in[9] => branch_address[9].DATAB
branch_address_in[10] => branch_address[10].DATAB
branch_address_in[11] => branch_address[11].DATAB
branch_address_in[12] => branch_address[12].DATAB
branch_address_in[13] => branch_address[13].DATAB
branch_address_in[14] => branch_address[14].DATAB
branch_address_in[15] => branch_address[15].DATAB
branch_address_in[16] => branch_address[16].DATAB
branch_address_in[17] => branch_address[17].DATAB
branch_address_in[18] => branch_address[18].DATAB
branch_address_in[19] => branch_address[19].DATAB
branch_address_in[20] => branch_address[20].DATAB
branch_address_in[21] => branch_address[21].DATAB
branch_address_in[22] => branch_address[22].DATAB
branch_address_in[23] => branch_address[23].DATAB
branch_address_in[24] => branch_address[24].DATAB
branch_address_in[25] => branch_address[25].DATAB
branch_address_in[26] => branch_address[26].DATAB
branch_address_in[27] => branch_address[27].DATAB
branch_address_in[28] => branch_address[28].DATAB
branch_address_in[29] => branch_address[29].DATAB
branch_address_in[30] => branch_address[30].DATAB
branch_address_in[31] => branch_address[31].DATAB
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
jump_sig => PC_mod.OUTPUTSELECT
pre_adder_address_in[0] => pre_adder[0].DATAB
pre_adder_address_in[0] => PC_mod.DATAA
pre_adder_address_in[1] => pre_adder[1].DATAB
pre_adder_address_in[1] => PC_mod.DATAA
pre_adder_address_in[2] => pre_adder[2].DATAB
pre_adder_address_in[2] => Add0.IN60
pre_adder_address_in[3] => pre_adder[3].DATAB
pre_adder_address_in[3] => Add0.IN59
pre_adder_address_in[4] => pre_adder[4].DATAB
pre_adder_address_in[4] => Add0.IN58
pre_adder_address_in[5] => pre_adder[5].DATAB
pre_adder_address_in[5] => Add0.IN57
pre_adder_address_in[6] => pre_adder[6].DATAB
pre_adder_address_in[6] => Add0.IN56
pre_adder_address_in[7] => pre_adder[7].DATAB
pre_adder_address_in[7] => Add0.IN55
pre_adder_address_in[8] => pre_adder[8].DATAB
pre_adder_address_in[8] => Add0.IN54
pre_adder_address_in[9] => pre_adder[9].DATAB
pre_adder_address_in[9] => Add0.IN53
pre_adder_address_in[10] => pre_adder[10].DATAB
pre_adder_address_in[10] => Add0.IN52
pre_adder_address_in[11] => pre_adder[11].DATAB
pre_adder_address_in[11] => Add0.IN51
pre_adder_address_in[12] => pre_adder[12].DATAB
pre_adder_address_in[12] => Add0.IN50
pre_adder_address_in[13] => pre_adder[13].DATAB
pre_adder_address_in[13] => Add0.IN49
pre_adder_address_in[14] => pre_adder[14].DATAB
pre_adder_address_in[14] => Add0.IN48
pre_adder_address_in[15] => pre_adder[15].DATAB
pre_adder_address_in[15] => Add0.IN47
pre_adder_address_in[16] => pre_adder[16].DATAB
pre_adder_address_in[16] => Add0.IN46
pre_adder_address_in[17] => pre_adder[17].DATAB
pre_adder_address_in[17] => Add0.IN45
pre_adder_address_in[18] => pre_adder[18].DATAB
pre_adder_address_in[18] => Add0.IN44
pre_adder_address_in[19] => pre_adder[19].DATAB
pre_adder_address_in[19] => Add0.IN43
pre_adder_address_in[20] => pre_adder[20].DATAB
pre_adder_address_in[20] => Add0.IN42
pre_adder_address_in[21] => pre_adder[21].DATAB
pre_adder_address_in[21] => Add0.IN41
pre_adder_address_in[22] => pre_adder[22].DATAB
pre_adder_address_in[22] => Add0.IN40
pre_adder_address_in[23] => pre_adder[23].DATAB
pre_adder_address_in[23] => Add0.IN39
pre_adder_address_in[24] => pre_adder[24].DATAB
pre_adder_address_in[24] => Add0.IN38
pre_adder_address_in[25] => pre_adder[25].DATAB
pre_adder_address_in[25] => Add0.IN37
pre_adder_address_in[26] => pre_adder[26].DATAB
pre_adder_address_in[26] => Add0.IN36
pre_adder_address_in[27] => pre_adder[27].DATAB
pre_adder_address_in[27] => Add0.IN35
pre_adder_address_in[28] => jump_address.DATAB
pre_adder_address_in[28] => pre_adder[28].DATAB
pre_adder_address_in[28] => Add0.IN34
pre_adder_address_in[29] => jump_address.DATAB
pre_adder_address_in[29] => pre_adder[29].DATAB
pre_adder_address_in[29] => Add0.IN33
pre_adder_address_in[30] => jump_address.DATAB
pre_adder_address_in[30] => pre_adder[30].DATAB
pre_adder_address_in[30] => Add0.IN32
pre_adder_address_in[31] => jump_address.DATAB
pre_adder_address_in[31] => pre_adder[31].DATAB
pre_adder_address_in[31] => Add0.IN31
PC_mod_out[0] <= PC_mod_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[1] <= PC_mod_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[2] <= PC_mod_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[3] <= PC_mod_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[4] <= PC_mod_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[5] <= PC_mod_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[6] <= PC_mod_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[7] <= PC_mod_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[8] <= PC_mod_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[9] <= PC_mod_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[10] <= PC_mod_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[11] <= PC_mod_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[12] <= PC_mod_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[13] <= PC_mod_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[14] <= PC_mod_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[15] <= PC_mod_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[16] <= PC_mod_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[17] <= PC_mod_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[18] <= PC_mod_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[19] <= PC_mod_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[20] <= PC_mod_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[21] <= PC_mod_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[22] <= PC_mod_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[23] <= PC_mod_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[24] <= PC_mod_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[25] <= PC_mod_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[26] <= PC_mod_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[27] <= PC_mod_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[28] <= PC_mod_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[29] <= PC_mod_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[30] <= PC_mod_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_mod_out[31] <= PC_mod_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jump_control_jr => jump_address.OUTPUTSELECT
jr_reg_in[0] => jump_address.DATAA
jr_reg_in[1] => jump_address.DATAA
jr_reg_in[2] => jump_address.DATAA
jr_reg_in[3] => jump_address.DATAA
jr_reg_in[4] => jump_address.DATAA
jr_reg_in[5] => jump_address.DATAA
jr_reg_in[6] => jump_address.DATAA
jr_reg_in[7] => jump_address.DATAA
jr_reg_in[8] => jump_address.DATAA
jr_reg_in[9] => jump_address.DATAA
jr_reg_in[10] => jump_address.DATAA
jr_reg_in[11] => jump_address.DATAA
jr_reg_in[12] => jump_address.DATAA
jr_reg_in[13] => jump_address.DATAA
jr_reg_in[14] => jump_address.DATAA
jr_reg_in[15] => jump_address.DATAA
jr_reg_in[16] => jump_address.DATAA
jr_reg_in[17] => jump_address.DATAA
jr_reg_in[18] => jump_address.DATAA
jr_reg_in[19] => jump_address.DATAA
jr_reg_in[20] => jump_address.DATAA
jr_reg_in[21] => jump_address.DATAA
jr_reg_in[22] => jump_address.DATAA
jr_reg_in[23] => jump_address.DATAA
jr_reg_in[24] => jump_address.DATAA
jr_reg_in[25] => jump_address.DATAA
jr_reg_in[26] => jump_address.DATAA
jr_reg_in[27] => jump_address.DATAA
jr_reg_in[28] => jump_address.DATAA
jr_reg_in[29] => jump_address.DATAA
jr_reg_in[30] => jump_address.DATAA
jr_reg_in[31] => jump_address.DATAA
inst_flush => jump_address[31].OUTPUTSELECT
inst_flush => jump_address[30].OUTPUTSELECT
inst_flush => jump_address[29].OUTPUTSELECT
inst_flush => jump_address[28].OUTPUTSELECT
inst_flush => jump_address[27].OUTPUTSELECT
inst_flush => jump_address[26].OUTPUTSELECT
inst_flush => jump_address[25].OUTPUTSELECT
inst_flush => jump_address[24].OUTPUTSELECT
inst_flush => jump_address[23].OUTPUTSELECT
inst_flush => jump_address[22].OUTPUTSELECT
inst_flush => jump_address[21].OUTPUTSELECT
inst_flush => jump_address[20].OUTPUTSELECT
inst_flush => jump_address[19].OUTPUTSELECT
inst_flush => jump_address[18].OUTPUTSELECT
inst_flush => jump_address[17].OUTPUTSELECT
inst_flush => jump_address[16].OUTPUTSELECT
inst_flush => jump_address[15].OUTPUTSELECT
inst_flush => jump_address[14].OUTPUTSELECT
inst_flush => jump_address[13].OUTPUTSELECT
inst_flush => jump_address[12].OUTPUTSELECT
inst_flush => jump_address[11].OUTPUTSELECT
inst_flush => jump_address[10].OUTPUTSELECT
inst_flush => jump_address[9].OUTPUTSELECT
inst_flush => jump_address[8].OUTPUTSELECT
inst_flush => jump_address[7].OUTPUTSELECT
inst_flush => jump_address[6].OUTPUTSELECT
inst_flush => jump_address[5].OUTPUTSELECT
inst_flush => jump_address[4].OUTPUTSELECT
inst_flush => jump_address[3].OUTPUTSELECT
inst_flush => jump_address[2].OUTPUTSELECT
inst_flush => jump_address[1].OUTPUTSELECT
inst_flush => jump_address[0].OUTPUTSELECT
inst_flush => PC_mod.IN1
inst_flush => branch_address[31].OUTPUTSELECT
inst_flush => branch_address[30].OUTPUTSELECT
inst_flush => branch_address[29].OUTPUTSELECT
inst_flush => branch_address[28].OUTPUTSELECT
inst_flush => branch_address[27].OUTPUTSELECT
inst_flush => branch_address[26].OUTPUTSELECT
inst_flush => branch_address[25].OUTPUTSELECT
inst_flush => branch_address[24].OUTPUTSELECT
inst_flush => branch_address[23].OUTPUTSELECT
inst_flush => branch_address[22].OUTPUTSELECT
inst_flush => branch_address[21].OUTPUTSELECT
inst_flush => branch_address[20].OUTPUTSELECT
inst_flush => branch_address[19].OUTPUTSELECT
inst_flush => branch_address[18].OUTPUTSELECT
inst_flush => branch_address[17].OUTPUTSELECT
inst_flush => branch_address[16].OUTPUTSELECT
inst_flush => branch_address[15].OUTPUTSELECT
inst_flush => branch_address[14].OUTPUTSELECT
inst_flush => branch_address[13].OUTPUTSELECT
inst_flush => branch_address[12].OUTPUTSELECT
inst_flush => branch_address[11].OUTPUTSELECT
inst_flush => branch_address[10].OUTPUTSELECT
inst_flush => branch_address[9].OUTPUTSELECT
inst_flush => branch_address[8].OUTPUTSELECT
inst_flush => branch_address[7].OUTPUTSELECT
inst_flush => branch_address[6].OUTPUTSELECT
inst_flush => branch_address[5].OUTPUTSELECT
inst_flush => branch_address[4].OUTPUTSELECT
inst_flush => branch_address[3].OUTPUTSELECT
inst_flush => branch_address[2].OUTPUTSELECT
inst_flush => branch_address[1].OUTPUTSELECT
inst_flush => branch_address[0].OUTPUTSELECT
inst_flush => pre_adder[31].OUTPUTSELECT
inst_flush => pre_adder[30].OUTPUTSELECT
inst_flush => pre_adder[29].OUTPUTSELECT
inst_flush => pre_adder[28].OUTPUTSELECT
inst_flush => pre_adder[27].OUTPUTSELECT
inst_flush => pre_adder[26].OUTPUTSELECT
inst_flush => pre_adder[25].OUTPUTSELECT
inst_flush => pre_adder[24].OUTPUTSELECT
inst_flush => pre_adder[23].OUTPUTSELECT
inst_flush => pre_adder[22].OUTPUTSELECT
inst_flush => pre_adder[21].OUTPUTSELECT
inst_flush => pre_adder[20].OUTPUTSELECT
inst_flush => pre_adder[19].OUTPUTSELECT
inst_flush => pre_adder[18].OUTPUTSELECT
inst_flush => pre_adder[17].OUTPUTSELECT
inst_flush => pre_adder[16].OUTPUTSELECT
inst_flush => pre_adder[15].OUTPUTSELECT
inst_flush => pre_adder[14].OUTPUTSELECT
inst_flush => pre_adder[13].OUTPUTSELECT
inst_flush => pre_adder[12].OUTPUTSELECT
inst_flush => pre_adder[11].OUTPUTSELECT
inst_flush => pre_adder[10].OUTPUTSELECT
inst_flush => pre_adder[9].OUTPUTSELECT
inst_flush => pre_adder[8].OUTPUTSELECT
inst_flush => pre_adder[7].OUTPUTSELECT
inst_flush => pre_adder[6].OUTPUTSELECT
inst_flush => pre_adder[5].OUTPUTSELECT
inst_flush => pre_adder[4].OUTPUTSELECT
inst_flush => pre_adder[3].OUTPUTSELECT
inst_flush => pre_adder[2].OUTPUTSELECT
inst_flush => pre_adder[1].OUTPUTSELECT
inst_flush => pre_adder[0].OUTPUTSELECT


|mips_fpga|Processor:mips_proc|ALU:alumap
DataIn1[0] => LessThan0.IN32
DataIn1[0] => ShiftRight0.IN59
DataIn1[0] => ShiftLeft0.IN59
DataIn1[0] => ShiftRight1.IN59
DataIn1[0] => ALUResult_temp.IN0
DataIn1[0] => ALUResult_temp.IN0
DataIn1[0] => ALUResult_temp.IN0
DataIn1[0] => adder_subtracter:add_x.datain_a[0]
DataIn1[1] => LessThan0.IN31
DataIn1[1] => ShiftRight0.IN58
DataIn1[1] => ShiftLeft0.IN58
DataIn1[1] => ShiftRight1.IN58
DataIn1[1] => ALUResult_temp.IN0
DataIn1[1] => ALUResult_temp.IN0
DataIn1[1] => ALUResult_temp.IN0
DataIn1[1] => adder_subtracter:add_x.datain_a[1]
DataIn1[2] => LessThan0.IN30
DataIn1[2] => ShiftRight0.IN57
DataIn1[2] => ShiftLeft0.IN57
DataIn1[2] => ShiftRight1.IN57
DataIn1[2] => ALUResult_temp.IN0
DataIn1[2] => ALUResult_temp.IN0
DataIn1[2] => ALUResult_temp.IN0
DataIn1[2] => adder_subtracter:add_x.datain_a[2]
DataIn1[3] => LessThan0.IN29
DataIn1[3] => ShiftRight0.IN56
DataIn1[3] => ShiftLeft0.IN56
DataIn1[3] => ShiftRight1.IN56
DataIn1[3] => ALUResult_temp.IN0
DataIn1[3] => ALUResult_temp.IN0
DataIn1[3] => ALUResult_temp.IN0
DataIn1[3] => adder_subtracter:add_x.datain_a[3]
DataIn1[4] => LessThan0.IN28
DataIn1[4] => ShiftRight0.IN55
DataIn1[4] => ShiftLeft0.IN55
DataIn1[4] => ShiftRight1.IN55
DataIn1[4] => ALUResult_temp.IN0
DataIn1[4] => ALUResult_temp.IN0
DataIn1[4] => ALUResult_temp.IN0
DataIn1[4] => adder_subtracter:add_x.datain_a[4]
DataIn1[5] => LessThan0.IN27
DataIn1[5] => ShiftRight0.IN54
DataIn1[5] => ShiftLeft0.IN54
DataIn1[5] => ShiftRight1.IN54
DataIn1[5] => ALUResult_temp.IN0
DataIn1[5] => ALUResult_temp.IN0
DataIn1[5] => ALUResult_temp.IN0
DataIn1[5] => adder_subtracter:add_x.datain_a[5]
DataIn1[6] => LessThan0.IN26
DataIn1[6] => ShiftRight0.IN53
DataIn1[6] => ShiftLeft0.IN53
DataIn1[6] => ShiftRight1.IN53
DataIn1[6] => ALUResult_temp.IN0
DataIn1[6] => ALUResult_temp.IN0
DataIn1[6] => ALUResult_temp.IN0
DataIn1[6] => adder_subtracter:add_x.datain_a[6]
DataIn1[7] => LessThan0.IN25
DataIn1[7] => ShiftRight0.IN52
DataIn1[7] => ShiftLeft0.IN52
DataIn1[7] => ShiftRight1.IN52
DataIn1[7] => ALUResult_temp.IN0
DataIn1[7] => ALUResult_temp.IN0
DataIn1[7] => ALUResult_temp.IN0
DataIn1[7] => adder_subtracter:add_x.datain_a[7]
DataIn1[8] => LessThan0.IN24
DataIn1[8] => ShiftRight0.IN51
DataIn1[8] => ShiftLeft0.IN51
DataIn1[8] => ShiftRight1.IN51
DataIn1[8] => ALUResult_temp.IN0
DataIn1[8] => ALUResult_temp.IN0
DataIn1[8] => ALUResult_temp.IN0
DataIn1[8] => adder_subtracter:add_x.datain_a[8]
DataIn1[9] => LessThan0.IN23
DataIn1[9] => ShiftRight0.IN50
DataIn1[9] => ShiftLeft0.IN50
DataIn1[9] => ShiftRight1.IN50
DataIn1[9] => ALUResult_temp.IN0
DataIn1[9] => ALUResult_temp.IN0
DataIn1[9] => ALUResult_temp.IN0
DataIn1[9] => adder_subtracter:add_x.datain_a[9]
DataIn1[10] => LessThan0.IN22
DataIn1[10] => ShiftRight0.IN49
DataIn1[10] => ShiftLeft0.IN49
DataIn1[10] => ShiftRight1.IN49
DataIn1[10] => ALUResult_temp.IN0
DataIn1[10] => ALUResult_temp.IN0
DataIn1[10] => ALUResult_temp.IN0
DataIn1[10] => adder_subtracter:add_x.datain_a[10]
DataIn1[11] => LessThan0.IN21
DataIn1[11] => ShiftRight0.IN48
DataIn1[11] => ShiftLeft0.IN48
DataIn1[11] => ShiftRight1.IN48
DataIn1[11] => ALUResult_temp.IN0
DataIn1[11] => ALUResult_temp.IN0
DataIn1[11] => ALUResult_temp.IN0
DataIn1[11] => adder_subtracter:add_x.datain_a[11]
DataIn1[12] => LessThan0.IN20
DataIn1[12] => ShiftRight0.IN47
DataIn1[12] => ShiftLeft0.IN47
DataIn1[12] => ShiftRight1.IN47
DataIn1[12] => ALUResult_temp.IN0
DataIn1[12] => ALUResult_temp.IN0
DataIn1[12] => ALUResult_temp.IN0
DataIn1[12] => adder_subtracter:add_x.datain_a[12]
DataIn1[13] => LessThan0.IN19
DataIn1[13] => ShiftRight0.IN46
DataIn1[13] => ShiftLeft0.IN46
DataIn1[13] => ShiftRight1.IN46
DataIn1[13] => ALUResult_temp.IN0
DataIn1[13] => ALUResult_temp.IN0
DataIn1[13] => ALUResult_temp.IN0
DataIn1[13] => adder_subtracter:add_x.datain_a[13]
DataIn1[14] => LessThan0.IN18
DataIn1[14] => ShiftRight0.IN45
DataIn1[14] => ShiftLeft0.IN45
DataIn1[14] => ShiftRight1.IN45
DataIn1[14] => ALUResult_temp.IN0
DataIn1[14] => ALUResult_temp.IN0
DataIn1[14] => ALUResult_temp.IN0
DataIn1[14] => adder_subtracter:add_x.datain_a[14]
DataIn1[15] => LessThan0.IN17
DataIn1[15] => ShiftRight0.IN44
DataIn1[15] => ShiftLeft0.IN44
DataIn1[15] => ShiftRight1.IN44
DataIn1[15] => ALUResult_temp.IN0
DataIn1[15] => ALUResult_temp.IN0
DataIn1[15] => ALUResult_temp.IN0
DataIn1[15] => adder_subtracter:add_x.datain_a[15]
DataIn1[16] => LessThan0.IN16
DataIn1[16] => ShiftRight0.IN43
DataIn1[16] => ShiftLeft0.IN43
DataIn1[16] => ShiftRight1.IN43
DataIn1[16] => ALUResult_temp.IN0
DataIn1[16] => ALUResult_temp.IN0
DataIn1[16] => ALUResult_temp.IN0
DataIn1[16] => adder_subtracter:add_x.datain_a[16]
DataIn1[17] => LessThan0.IN15
DataIn1[17] => ShiftRight0.IN42
DataIn1[17] => ShiftLeft0.IN42
DataIn1[17] => ShiftRight1.IN42
DataIn1[17] => ALUResult_temp.IN0
DataIn1[17] => ALUResult_temp.IN0
DataIn1[17] => ALUResult_temp.IN0
DataIn1[17] => adder_subtracter:add_x.datain_a[17]
DataIn1[18] => LessThan0.IN14
DataIn1[18] => ShiftRight0.IN41
DataIn1[18] => ShiftLeft0.IN41
DataIn1[18] => ShiftRight1.IN41
DataIn1[18] => ALUResult_temp.IN0
DataIn1[18] => ALUResult_temp.IN0
DataIn1[18] => ALUResult_temp.IN0
DataIn1[18] => adder_subtracter:add_x.datain_a[18]
DataIn1[19] => LessThan0.IN13
DataIn1[19] => ShiftRight0.IN40
DataIn1[19] => ShiftLeft0.IN40
DataIn1[19] => ShiftRight1.IN40
DataIn1[19] => ALUResult_temp.IN0
DataIn1[19] => ALUResult_temp.IN0
DataIn1[19] => ALUResult_temp.IN0
DataIn1[19] => adder_subtracter:add_x.datain_a[19]
DataIn1[20] => LessThan0.IN12
DataIn1[20] => ShiftRight0.IN39
DataIn1[20] => ShiftLeft0.IN39
DataIn1[20] => ShiftRight1.IN39
DataIn1[20] => ALUResult_temp.IN0
DataIn1[20] => ALUResult_temp.IN0
DataIn1[20] => ALUResult_temp.IN0
DataIn1[20] => adder_subtracter:add_x.datain_a[20]
DataIn1[21] => LessThan0.IN11
DataIn1[21] => ShiftRight0.IN38
DataIn1[21] => ShiftLeft0.IN38
DataIn1[21] => ShiftRight1.IN38
DataIn1[21] => ALUResult_temp.IN0
DataIn1[21] => ALUResult_temp.IN0
DataIn1[21] => ALUResult_temp.IN0
DataIn1[21] => adder_subtracter:add_x.datain_a[21]
DataIn1[22] => LessThan0.IN10
DataIn1[22] => ShiftRight0.IN37
DataIn1[22] => ShiftLeft0.IN37
DataIn1[22] => ShiftRight1.IN37
DataIn1[22] => ALUResult_temp.IN0
DataIn1[22] => ALUResult_temp.IN0
DataIn1[22] => ALUResult_temp.IN0
DataIn1[22] => adder_subtracter:add_x.datain_a[22]
DataIn1[23] => LessThan0.IN9
DataIn1[23] => ShiftRight0.IN36
DataIn1[23] => ShiftLeft0.IN36
DataIn1[23] => ShiftRight1.IN36
DataIn1[23] => ALUResult_temp.IN0
DataIn1[23] => ALUResult_temp.IN0
DataIn1[23] => ALUResult_temp.IN0
DataIn1[23] => adder_subtracter:add_x.datain_a[23]
DataIn1[24] => LessThan0.IN8
DataIn1[24] => ShiftRight0.IN35
DataIn1[24] => ShiftLeft0.IN35
DataIn1[24] => ShiftRight1.IN35
DataIn1[24] => ALUResult_temp.IN0
DataIn1[24] => ALUResult_temp.IN0
DataIn1[24] => ALUResult_temp.IN0
DataIn1[24] => adder_subtracter:add_x.datain_a[24]
DataIn1[25] => LessThan0.IN7
DataIn1[25] => ShiftRight0.IN34
DataIn1[25] => ShiftLeft0.IN34
DataIn1[25] => ShiftRight1.IN34
DataIn1[25] => ALUResult_temp.IN0
DataIn1[25] => ALUResult_temp.IN0
DataIn1[25] => ALUResult_temp.IN0
DataIn1[25] => adder_subtracter:add_x.datain_a[25]
DataIn1[26] => LessThan0.IN6
DataIn1[26] => ShiftRight0.IN33
DataIn1[26] => ShiftLeft0.IN33
DataIn1[26] => ShiftRight1.IN33
DataIn1[26] => ALUResult_temp.IN0
DataIn1[26] => ALUResult_temp.IN0
DataIn1[26] => ALUResult_temp.IN0
DataIn1[26] => adder_subtracter:add_x.datain_a[26]
DataIn1[27] => LessThan0.IN5
DataIn1[27] => ShiftRight0.IN32
DataIn1[27] => ShiftLeft0.IN32
DataIn1[27] => ShiftRight1.IN32
DataIn1[27] => ALUResult_temp.IN0
DataIn1[27] => ALUResult_temp.IN0
DataIn1[27] => ALUResult_temp.IN0
DataIn1[27] => adder_subtracter:add_x.datain_a[27]
DataIn1[28] => LessThan0.IN4
DataIn1[28] => ShiftRight0.IN31
DataIn1[28] => ShiftLeft0.IN31
DataIn1[28] => ShiftRight1.IN31
DataIn1[28] => ALUResult_temp.IN0
DataIn1[28] => ALUResult_temp.IN0
DataIn1[28] => ALUResult_temp.IN0
DataIn1[28] => adder_subtracter:add_x.datain_a[28]
DataIn1[29] => LessThan0.IN3
DataIn1[29] => ShiftRight0.IN30
DataIn1[29] => ShiftLeft0.IN30
DataIn1[29] => ShiftRight1.IN30
DataIn1[29] => ALUResult_temp.IN0
DataIn1[29] => ALUResult_temp.IN0
DataIn1[29] => ALUResult_temp.IN0
DataIn1[29] => adder_subtracter:add_x.datain_a[29]
DataIn1[30] => LessThan0.IN2
DataIn1[30] => ShiftRight0.IN29
DataIn1[30] => ShiftLeft0.IN29
DataIn1[30] => ShiftRight1.IN29
DataIn1[30] => ALUResult_temp.IN0
DataIn1[30] => ALUResult_temp.IN0
DataIn1[30] => ALUResult_temp.IN0
DataIn1[30] => adder_subtracter:add_x.datain_a[30]
DataIn1[31] => LessThan0.IN1
DataIn1[31] => ShiftRight0.IN28
DataIn1[31] => ShiftLeft0.IN28
DataIn1[31] => ShiftRight1.IN27
DataIn1[31] => ShiftRight1.IN28
DataIn1[31] => ALUResult_temp.IN0
DataIn1[31] => ALUResult_temp.IN0
DataIn1[31] => ALUResult_temp.IN0
DataIn1[31] => adder_subtracter:add_x.datain_a[31]
DataIn2[0] => LessThan0.IN64
DataIn2[0] => shift_amount[0].DATAB
DataIn2[0] => shamt_ans_temp[16].DATAB
DataIn2[0] => ALUResult_temp.IN1
DataIn2[0] => ALUResult_temp.IN1
DataIn2[0] => ALUResult_temp.IN1
DataIn2[0] => adder_subtracter:add_x.datain_b[0]
DataIn2[1] => LessThan0.IN63
DataIn2[1] => shift_amount[1].DATAB
DataIn2[1] => shamt_ans_temp[17].DATAB
DataIn2[1] => ALUResult_temp.IN1
DataIn2[1] => ALUResult_temp.IN1
DataIn2[1] => ALUResult_temp.IN1
DataIn2[1] => adder_subtracter:add_x.datain_b[1]
DataIn2[2] => LessThan0.IN62
DataIn2[2] => shift_amount[2].DATAB
DataIn2[2] => shamt_ans_temp[18].DATAB
DataIn2[2] => ALUResult_temp.IN1
DataIn2[2] => ALUResult_temp.IN1
DataIn2[2] => ALUResult_temp.IN1
DataIn2[2] => adder_subtracter:add_x.datain_b[2]
DataIn2[3] => LessThan0.IN61
DataIn2[3] => shift_amount[3].DATAB
DataIn2[3] => shamt_ans_temp[19].DATAB
DataIn2[3] => ALUResult_temp.IN1
DataIn2[3] => ALUResult_temp.IN1
DataIn2[3] => ALUResult_temp.IN1
DataIn2[3] => adder_subtracter:add_x.datain_b[3]
DataIn2[4] => LessThan0.IN60
DataIn2[4] => shift_amount[4].DATAB
DataIn2[4] => shamt_ans_temp[20].DATAB
DataIn2[4] => ALUResult_temp.IN1
DataIn2[4] => ALUResult_temp.IN1
DataIn2[4] => ALUResult_temp.IN1
DataIn2[4] => adder_subtracter:add_x.datain_b[4]
DataIn2[5] => LessThan0.IN59
DataIn2[5] => shamt_ans_temp[21].DATAB
DataIn2[5] => ALUResult_temp.IN1
DataIn2[5] => ALUResult_temp.IN1
DataIn2[5] => ALUResult_temp.IN1
DataIn2[5] => adder_subtracter:add_x.datain_b[5]
DataIn2[6] => LessThan0.IN58
DataIn2[6] => shift_amount[0].DATAA
DataIn2[6] => shamt_ans_temp[22].DATAB
DataIn2[6] => ALUResult_temp.IN1
DataIn2[6] => ALUResult_temp.IN1
DataIn2[6] => ALUResult_temp.IN1
DataIn2[6] => adder_subtracter:add_x.datain_b[6]
DataIn2[7] => LessThan0.IN57
DataIn2[7] => shift_amount[1].DATAA
DataIn2[7] => shamt_ans_temp[23].DATAB
DataIn2[7] => ALUResult_temp.IN1
DataIn2[7] => ALUResult_temp.IN1
DataIn2[7] => ALUResult_temp.IN1
DataIn2[7] => adder_subtracter:add_x.datain_b[7]
DataIn2[8] => LessThan0.IN56
DataIn2[8] => shift_amount[2].DATAA
DataIn2[8] => shamt_ans_temp[24].DATAB
DataIn2[8] => ALUResult_temp.IN1
DataIn2[8] => ALUResult_temp.IN1
DataIn2[8] => ALUResult_temp.IN1
DataIn2[8] => adder_subtracter:add_x.datain_b[8]
DataIn2[9] => LessThan0.IN55
DataIn2[9] => shift_amount[3].DATAA
DataIn2[9] => shamt_ans_temp[25].DATAB
DataIn2[9] => ALUResult_temp.IN1
DataIn2[9] => ALUResult_temp.IN1
DataIn2[9] => ALUResult_temp.IN1
DataIn2[9] => adder_subtracter:add_x.datain_b[9]
DataIn2[10] => LessThan0.IN54
DataIn2[10] => shift_amount[4].DATAA
DataIn2[10] => shamt_ans_temp[26].DATAB
DataIn2[10] => ALUResult_temp.IN1
DataIn2[10] => ALUResult_temp.IN1
DataIn2[10] => ALUResult_temp.IN1
DataIn2[10] => adder_subtracter:add_x.datain_b[10]
DataIn2[11] => LessThan0.IN53
DataIn2[11] => shamt_ans_temp[27].DATAB
DataIn2[11] => ALUResult_temp.IN1
DataIn2[11] => ALUResult_temp.IN1
DataIn2[11] => ALUResult_temp.IN1
DataIn2[11] => adder_subtracter:add_x.datain_b[11]
DataIn2[12] => LessThan0.IN52
DataIn2[12] => shamt_ans_temp[28].DATAB
DataIn2[12] => ALUResult_temp.IN1
DataIn2[12] => ALUResult_temp.IN1
DataIn2[12] => ALUResult_temp.IN1
DataIn2[12] => adder_subtracter:add_x.datain_b[12]
DataIn2[13] => LessThan0.IN51
DataIn2[13] => shamt_ans_temp[29].DATAB
DataIn2[13] => ALUResult_temp.IN1
DataIn2[13] => ALUResult_temp.IN1
DataIn2[13] => ALUResult_temp.IN1
DataIn2[13] => adder_subtracter:add_x.datain_b[13]
DataIn2[14] => LessThan0.IN50
DataIn2[14] => shamt_ans_temp[30].DATAB
DataIn2[14] => ALUResult_temp.IN1
DataIn2[14] => ALUResult_temp.IN1
DataIn2[14] => ALUResult_temp.IN1
DataIn2[14] => adder_subtracter:add_x.datain_b[14]
DataIn2[15] => LessThan0.IN49
DataIn2[15] => shamt_ans_temp[31].DATAB
DataIn2[15] => ALUResult_temp.IN1
DataIn2[15] => ALUResult_temp.IN1
DataIn2[15] => ALUResult_temp.IN1
DataIn2[15] => adder_subtracter:add_x.datain_b[15]
DataIn2[16] => LessThan0.IN48
DataIn2[16] => ALUResult_temp.IN1
DataIn2[16] => ALUResult_temp.IN1
DataIn2[16] => ALUResult_temp.IN1
DataIn2[16] => adder_subtracter:add_x.datain_b[16]
DataIn2[17] => LessThan0.IN47
DataIn2[17] => ALUResult_temp.IN1
DataIn2[17] => ALUResult_temp.IN1
DataIn2[17] => ALUResult_temp.IN1
DataIn2[17] => adder_subtracter:add_x.datain_b[17]
DataIn2[18] => LessThan0.IN46
DataIn2[18] => ALUResult_temp.IN1
DataIn2[18] => ALUResult_temp.IN1
DataIn2[18] => ALUResult_temp.IN1
DataIn2[18] => adder_subtracter:add_x.datain_b[18]
DataIn2[19] => LessThan0.IN45
DataIn2[19] => ALUResult_temp.IN1
DataIn2[19] => ALUResult_temp.IN1
DataIn2[19] => ALUResult_temp.IN1
DataIn2[19] => adder_subtracter:add_x.datain_b[19]
DataIn2[20] => LessThan0.IN44
DataIn2[20] => ALUResult_temp.IN1
DataIn2[20] => ALUResult_temp.IN1
DataIn2[20] => ALUResult_temp.IN1
DataIn2[20] => adder_subtracter:add_x.datain_b[20]
DataIn2[21] => LessThan0.IN43
DataIn2[21] => ALUResult_temp.IN1
DataIn2[21] => ALUResult_temp.IN1
DataIn2[21] => ALUResult_temp.IN1
DataIn2[21] => adder_subtracter:add_x.datain_b[21]
DataIn2[22] => LessThan0.IN42
DataIn2[22] => ALUResult_temp.IN1
DataIn2[22] => ALUResult_temp.IN1
DataIn2[22] => ALUResult_temp.IN1
DataIn2[22] => adder_subtracter:add_x.datain_b[22]
DataIn2[23] => LessThan0.IN41
DataIn2[23] => ALUResult_temp.IN1
DataIn2[23] => ALUResult_temp.IN1
DataIn2[23] => ALUResult_temp.IN1
DataIn2[23] => adder_subtracter:add_x.datain_b[23]
DataIn2[24] => LessThan0.IN40
DataIn2[24] => ALUResult_temp.IN1
DataIn2[24] => ALUResult_temp.IN1
DataIn2[24] => ALUResult_temp.IN1
DataIn2[24] => adder_subtracter:add_x.datain_b[24]
DataIn2[25] => LessThan0.IN39
DataIn2[25] => ALUResult_temp.IN1
DataIn2[25] => ALUResult_temp.IN1
DataIn2[25] => ALUResult_temp.IN1
DataIn2[25] => adder_subtracter:add_x.datain_b[25]
DataIn2[26] => LessThan0.IN38
DataIn2[26] => ALUResult_temp.IN1
DataIn2[26] => ALUResult_temp.IN1
DataIn2[26] => ALUResult_temp.IN1
DataIn2[26] => adder_subtracter:add_x.datain_b[26]
DataIn2[27] => LessThan0.IN37
DataIn2[27] => ALUResult_temp.IN1
DataIn2[27] => ALUResult_temp.IN1
DataIn2[27] => ALUResult_temp.IN1
DataIn2[27] => adder_subtracter:add_x.datain_b[27]
DataIn2[28] => LessThan0.IN36
DataIn2[28] => ALUResult_temp.IN1
DataIn2[28] => ALUResult_temp.IN1
DataIn2[28] => ALUResult_temp.IN1
DataIn2[28] => adder_subtracter:add_x.datain_b[28]
DataIn2[29] => LessThan0.IN35
DataIn2[29] => ALUResult_temp.IN1
DataIn2[29] => ALUResult_temp.IN1
DataIn2[29] => ALUResult_temp.IN1
DataIn2[29] => adder_subtracter:add_x.datain_b[29]
DataIn2[30] => LessThan0.IN34
DataIn2[30] => ALUResult_temp.IN1
DataIn2[30] => ALUResult_temp.IN1
DataIn2[30] => ALUResult_temp.IN1
DataIn2[30] => adder_subtracter:add_x.datain_b[30]
DataIn2[31] => LessThan0.IN33
DataIn2[31] => ALUResult_temp.IN1
DataIn2[31] => ALUResult_temp.IN1
DataIn2[31] => ALUResult_temp.IN1
DataIn2[31] => adder_subtracter:add_x.datain_b[31]
Control[0] => Equal0.IN4
Control[0] => Equal1.IN2
Control[0] => Equal2.IN4
Control[0] => Equal3.IN4
Control[0] => Equal4.IN2
Control[0] => Equal5.IN4
Control[0] => Equal6.IN4
Control[0] => Equal7.IN2
Control[0] => Equal8.IN4
Control[0] => Equal9.IN1
Control[0] => Equal10.IN3
Control[0] => Equal11.IN4
Control[0] => Equal12.IN1
Control[0] => Equal13.IN4
Control[0] => Equal14.IN0
Control[0] => Equal15.IN4
Control[0] => Equal16.IN1
Control[0] => Equal17.IN2
Control[1] => Equal0.IN0
Control[1] => Equal1.IN1
Control[1] => Equal2.IN1
Control[1] => Equal3.IN3
Control[1] => Equal4.IN4
Control[1] => Equal5.IN2
Control[1] => Equal6.IN3
Control[1] => Equal7.IN1
Control[1] => Equal8.IN1
Control[1] => Equal9.IN4
Control[1] => Equal10.IN2
Control[1] => Equal11.IN3
Control[1] => Equal12.IN0
Control[1] => Equal13.IN3
Control[1] => Equal14.IN4
Control[1] => Equal15.IN0
Control[1] => Equal16.IN4
Control[1] => Equal17.IN1
Control[2] => Equal0.IN3
Control[2] => Equal1.IN4
Control[2] => Equal2.IN0
Control[2] => Equal3.IN1
Control[2] => Equal4.IN1
Control[2] => Equal5.IN1
Control[2] => Equal6.IN2
Control[2] => Equal7.IN0
Control[2] => Equal8.IN3
Control[2] => Equal9.IN0
Control[2] => Equal10.IN1
Control[2] => Equal11.IN0
Control[2] => Equal12.IN4
Control[2] => Equal13.IN2
Control[2] => Equal14.IN3
Control[2] => Equal15.IN3
Control[2] => Equal16.IN3
Control[2] => Equal17.IN4
Control[3] => Equal0.IN2
Control[3] => Equal1.IN0
Control[3] => Equal2.IN3
Control[3] => Equal3.IN0
Control[3] => Equal4.IN0
Control[3] => Equal5.IN0
Control[3] => Equal6.IN1
Control[3] => Equal7.IN4
Control[3] => Equal8.IN0
Control[3] => Equal9.IN3
Control[3] => Equal10.IN0
Control[3] => Equal11.IN2
Control[3] => Equal12.IN3
Control[3] => Equal13.IN0
Control[3] => Equal14.IN2
Control[3] => Equal15.IN2
Control[3] => Equal16.IN0
Control[3] => Equal17.IN0
Control[4] => Equal0.IN1
Control[4] => Equal1.IN3
Control[4] => Equal2.IN2
Control[4] => Equal3.IN2
Control[4] => Equal4.IN3
Control[4] => Equal5.IN3
Control[4] => Equal6.IN0
Control[4] => Equal7.IN3
Control[4] => Equal8.IN2
Control[4] => Equal9.IN2
Control[4] => Equal10.IN4
Control[4] => Equal11.IN1
Control[4] => Equal12.IN2
Control[4] => Equal13.IN1
Control[4] => Equal14.IN1
Control[4] => Equal15.IN1
Control[4] => Equal16.IN2
Control[4] => Equal17.IN3
Zero <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[0] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[1] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[2] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[3] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[4] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[5] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[6] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[7] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[8] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[9] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[10] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[11] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[12] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[13] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[14] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[15] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[16] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[17] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[18] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[19] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[20] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[21] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[22] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[23] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[24] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[25] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[26] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[27] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[28] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[29] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[30] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[31] <= ALUResult_temp.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x
datain_a[0] => fulladder:add_sub32x.a
datain_a[1] => fulladder:add_sub32:1:add_sub32x.a
datain_a[2] => fulladder:add_sub32:2:add_sub32x.a
datain_a[3] => fulladder:add_sub32:3:add_sub32x.a
datain_a[4] => fulladder:add_sub32:4:add_sub32x.a
datain_a[5] => fulladder:add_sub32:5:add_sub32x.a
datain_a[6] => fulladder:add_sub32:6:add_sub32x.a
datain_a[7] => fulladder:add_sub32:7:add_sub32x.a
datain_a[8] => fulladder:add_sub32:8:add_sub32x.a
datain_a[9] => fulladder:add_sub32:9:add_sub32x.a
datain_a[10] => fulladder:add_sub32:10:add_sub32x.a
datain_a[11] => fulladder:add_sub32:11:add_sub32x.a
datain_a[12] => fulladder:add_sub32:12:add_sub32x.a
datain_a[13] => fulladder:add_sub32:13:add_sub32x.a
datain_a[14] => fulladder:add_sub32:14:add_sub32x.a
datain_a[15] => fulladder:add_sub32:15:add_sub32x.a
datain_a[16] => fulladder:add_sub32:16:add_sub32x.a
datain_a[17] => fulladder:add_sub32:17:add_sub32x.a
datain_a[18] => fulladder:add_sub32:18:add_sub32x.a
datain_a[19] => fulladder:add_sub32:19:add_sub32x.a
datain_a[20] => fulladder:add_sub32:20:add_sub32x.a
datain_a[21] => fulladder:add_sub32:21:add_sub32x.a
datain_a[22] => fulladder:add_sub32:22:add_sub32x.a
datain_a[23] => fulladder:add_sub32:23:add_sub32x.a
datain_a[24] => fulladder:add_sub32:24:add_sub32x.a
datain_a[25] => fulladder:add_sub32:25:add_sub32x.a
datain_a[26] => fulladder:add_sub32:26:add_sub32x.a
datain_a[27] => fulladder:add_sub32:27:add_sub32x.a
datain_a[28] => fulladder:add_sub32:28:add_sub32x.a
datain_a[29] => fulladder:add_sub32:29:add_sub32x.a
datain_a[30] => fulladder:add_sub32:30:add_sub32x.a
datain_a[31] => fulladder:add_sub32x31.a
datain_b[0] => fulladder:add_sub32x.b
datain_b[1] => fulladder:add_sub32:1:add_sub32x.b
datain_b[2] => fulladder:add_sub32:2:add_sub32x.b
datain_b[3] => fulladder:add_sub32:3:add_sub32x.b
datain_b[4] => fulladder:add_sub32:4:add_sub32x.b
datain_b[5] => fulladder:add_sub32:5:add_sub32x.b
datain_b[6] => fulladder:add_sub32:6:add_sub32x.b
datain_b[7] => fulladder:add_sub32:7:add_sub32x.b
datain_b[8] => fulladder:add_sub32:8:add_sub32x.b
datain_b[9] => fulladder:add_sub32:9:add_sub32x.b
datain_b[10] => fulladder:add_sub32:10:add_sub32x.b
datain_b[11] => fulladder:add_sub32:11:add_sub32x.b
datain_b[12] => fulladder:add_sub32:12:add_sub32x.b
datain_b[13] => fulladder:add_sub32:13:add_sub32x.b
datain_b[14] => fulladder:add_sub32:14:add_sub32x.b
datain_b[15] => fulladder:add_sub32:15:add_sub32x.b
datain_b[16] => fulladder:add_sub32:16:add_sub32x.b
datain_b[17] => fulladder:add_sub32:17:add_sub32x.b
datain_b[18] => fulladder:add_sub32:18:add_sub32x.b
datain_b[19] => fulladder:add_sub32:19:add_sub32x.b
datain_b[20] => fulladder:add_sub32:20:add_sub32x.b
datain_b[21] => fulladder:add_sub32:21:add_sub32x.b
datain_b[22] => fulladder:add_sub32:22:add_sub32x.b
datain_b[23] => fulladder:add_sub32:23:add_sub32x.b
datain_b[24] => fulladder:add_sub32:24:add_sub32x.b
datain_b[25] => fulladder:add_sub32:25:add_sub32x.b
datain_b[26] => fulladder:add_sub32:26:add_sub32x.b
datain_b[27] => fulladder:add_sub32:27:add_sub32x.b
datain_b[28] => fulladder:add_sub32:28:add_sub32x.b
datain_b[29] => fulladder:add_sub32:29:add_sub32x.b
datain_b[30] => fulladder:add_sub32:30:add_sub32x.b
datain_b[31] => fulladder:add_sub32x31.b
add_sub => dataout.IN1
add_sub => fulladder:add_sub32x.cin
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
co <= fulladder:add_sub32x31.carry


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:1:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:2:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:3:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:4:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:5:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:6:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:7:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:8:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:9:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:10:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:11:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:12:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:13:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:14:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:15:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:16:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:17:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:18:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:19:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:20:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:21:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:22:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:23:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:24:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:25:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:26:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:27:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:28:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:29:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:\add_sub32:30:add_sub32x
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|ALU:alumap|adder_subtracter:add_x|fulladder:add_sub32x31
a => sum.IN0
a => carry.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
b => carry.IN0
cin => sum.IN1
cin => carry.IN1
cin => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0
dcache_address[0] => Equal0.IN31
dcache_address[0] => Equal1.IN30
dcache_address[0] => Equal2.IN30
dcache_address[0] => Equal3.IN29
dcache_address[0] => Equal4.IN30
dcache_address[0] => Equal5.IN29
dcache_address[0] => Equal6.IN29
dcache_address[0] => Equal7.IN28
dcache_address[0] => Equal8.IN30
dcache_address[0] => Equal9.IN29
dcache_address[0] => Equal10.IN29
dcache_address[0] => Equal11.IN28
dcache_address[0] => Equal12.IN29
dcache_address[0] => Equal13.IN28
dcache_address[0] => Equal14.IN28
dcache_address[0] => Equal15.IN27
dcache_address[0] => Equal16.IN30
dcache_address[0] => Equal17.IN29
dcache_address[0] => Equal18.IN29
dcache_address[0] => Equal19.IN28
dcache_address[0] => Equal20.IN29
dcache_address[0] => Equal21.IN28
dcache_address[0] => Equal22.IN28
dcache_address[0] => Equal23.IN27
dcache_address[0] => Equal24.IN27
dcache_address[0] => Equal25.IN28
dcache_address[0] => Equal26.IN28
dcache_address[0] => Equal27.IN29
dcache_address[0] => Equal28.IN28
dcache_address[0] => Equal29.IN29
dcache_address[0] => Equal30.IN29
dcache_address[0] => Equal31.IN30
dcache_address[0] => Equal32.IN27
dcache_address[0] => Equal33.IN28
dcache_address[0] => Equal34.IN28
dcache_address[0] => Equal35.IN29
dcache_address[0] => Equal36.IN28
dcache_address[0] => Equal37.IN29
dcache_address[0] => Equal38.IN29
dcache_address[0] => Equal39.IN30
dcache_address[0] => Equal40.IN28
dcache_address[0] => Equal41.IN29
dcache_address[0] => Equal42.IN29
dcache_address[0] => Equal43.IN30
dcache_address[0] => Equal44.IN29
dcache_address[0] => Equal45.IN30
dcache_address[0] => Equal46.IN30
dcache_address[0] => Equal47.IN31
dcache_address[1] => Equal0.IN30
dcache_address[1] => Equal1.IN29
dcache_address[1] => Equal2.IN29
dcache_address[1] => Equal3.IN28
dcache_address[1] => Equal4.IN29
dcache_address[1] => Equal5.IN28
dcache_address[1] => Equal6.IN28
dcache_address[1] => Equal7.IN27
dcache_address[1] => Equal8.IN29
dcache_address[1] => Equal9.IN28
dcache_address[1] => Equal10.IN28
dcache_address[1] => Equal11.IN27
dcache_address[1] => Equal12.IN28
dcache_address[1] => Equal13.IN27
dcache_address[1] => Equal14.IN27
dcache_address[1] => Equal15.IN26
dcache_address[1] => Equal16.IN29
dcache_address[1] => Equal17.IN28
dcache_address[1] => Equal18.IN28
dcache_address[1] => Equal19.IN27
dcache_address[1] => Equal20.IN28
dcache_address[1] => Equal21.IN27
dcache_address[1] => Equal22.IN27
dcache_address[1] => Equal23.IN26
dcache_address[1] => Equal24.IN26
dcache_address[1] => Equal25.IN27
dcache_address[1] => Equal26.IN27
dcache_address[1] => Equal27.IN28
dcache_address[1] => Equal28.IN27
dcache_address[1] => Equal29.IN28
dcache_address[1] => Equal30.IN28
dcache_address[1] => Equal31.IN29
dcache_address[1] => Equal32.IN26
dcache_address[1] => Equal33.IN27
dcache_address[1] => Equal34.IN27
dcache_address[1] => Equal35.IN28
dcache_address[1] => Equal36.IN27
dcache_address[1] => Equal37.IN28
dcache_address[1] => Equal38.IN28
dcache_address[1] => Equal39.IN29
dcache_address[1] => Equal40.IN27
dcache_address[1] => Equal41.IN28
dcache_address[1] => Equal42.IN28
dcache_address[1] => Equal43.IN29
dcache_address[1] => Equal44.IN28
dcache_address[1] => Equal45.IN29
dcache_address[1] => Equal46.IN29
dcache_address[1] => Equal47.IN30
dcache_address[2] => Equal0.IN29
dcache_address[2] => Equal1.IN31
dcache_address[2] => Equal2.IN28
dcache_address[2] => Equal3.IN31
dcache_address[2] => Equal4.IN28
dcache_address[2] => Equal5.IN31
dcache_address[2] => Equal6.IN27
dcache_address[2] => Equal7.IN31
dcache_address[2] => Equal8.IN28
dcache_address[2] => Equal9.IN31
dcache_address[2] => Equal10.IN27
dcache_address[2] => Equal11.IN31
dcache_address[2] => Equal12.IN27
dcache_address[2] => Equal13.IN31
dcache_address[2] => Equal14.IN26
dcache_address[2] => Equal15.IN31
dcache_address[2] => Equal16.IN28
dcache_address[2] => Equal17.IN31
dcache_address[2] => Equal18.IN27
dcache_address[2] => Equal19.IN31
dcache_address[2] => Equal20.IN27
dcache_address[2] => Equal21.IN31
dcache_address[2] => Equal22.IN26
dcache_address[2] => Equal23.IN31
dcache_address[2] => Equal24.IN31
dcache_address[2] => Equal25.IN26
dcache_address[2] => Equal26.IN31
dcache_address[2] => Equal27.IN27
dcache_address[2] => Equal28.IN31
dcache_address[2] => Equal29.IN27
dcache_address[2] => Equal30.IN31
dcache_address[2] => Equal31.IN28
dcache_address[2] => Equal32.IN31
dcache_address[2] => Equal33.IN26
dcache_address[2] => Equal34.IN31
dcache_address[2] => Equal35.IN27
dcache_address[2] => Equal36.IN31
dcache_address[2] => Equal37.IN27
dcache_address[2] => Equal38.IN31
dcache_address[2] => Equal39.IN28
dcache_address[2] => Equal40.IN31
dcache_address[2] => Equal41.IN27
dcache_address[2] => Equal42.IN31
dcache_address[2] => Equal43.IN28
dcache_address[2] => Equal44.IN31
dcache_address[2] => Equal45.IN28
dcache_address[2] => Equal46.IN31
dcache_address[2] => Equal47.IN29
dcache_address[3] => Equal0.IN28
dcache_address[3] => Equal1.IN28
dcache_address[3] => Equal2.IN31
dcache_address[3] => Equal3.IN30
dcache_address[3] => Equal4.IN27
dcache_address[3] => Equal5.IN27
dcache_address[3] => Equal6.IN31
dcache_address[3] => Equal7.IN30
dcache_address[3] => Equal8.IN27
dcache_address[3] => Equal9.IN27
dcache_address[3] => Equal10.IN31
dcache_address[3] => Equal11.IN30
dcache_address[3] => Equal12.IN26
dcache_address[3] => Equal13.IN26
dcache_address[3] => Equal14.IN31
dcache_address[3] => Equal15.IN30
dcache_address[3] => Equal16.IN27
dcache_address[3] => Equal17.IN27
dcache_address[3] => Equal18.IN31
dcache_address[3] => Equal19.IN30
dcache_address[3] => Equal20.IN26
dcache_address[3] => Equal21.IN26
dcache_address[3] => Equal22.IN31
dcache_address[3] => Equal23.IN30
dcache_address[3] => Equal24.IN30
dcache_address[3] => Equal25.IN31
dcache_address[3] => Equal26.IN26
dcache_address[3] => Equal27.IN26
dcache_address[3] => Equal28.IN30
dcache_address[3] => Equal29.IN31
dcache_address[3] => Equal30.IN27
dcache_address[3] => Equal31.IN27
dcache_address[3] => Equal32.IN30
dcache_address[3] => Equal33.IN31
dcache_address[3] => Equal34.IN26
dcache_address[3] => Equal35.IN26
dcache_address[3] => Equal36.IN30
dcache_address[3] => Equal37.IN31
dcache_address[3] => Equal38.IN27
dcache_address[3] => Equal39.IN27
dcache_address[3] => Equal40.IN30
dcache_address[3] => Equal41.IN31
dcache_address[3] => Equal42.IN27
dcache_address[3] => Equal43.IN27
dcache_address[3] => Equal44.IN30
dcache_address[3] => Equal45.IN31
dcache_address[3] => Equal46.IN28
dcache_address[3] => Equal47.IN28
dcache_address[4] => Equal0.IN27
dcache_address[4] => Equal1.IN27
dcache_address[4] => Equal2.IN27
dcache_address[4] => Equal3.IN27
dcache_address[4] => Equal4.IN31
dcache_address[4] => Equal5.IN30
dcache_address[4] => Equal6.IN30
dcache_address[4] => Equal7.IN29
dcache_address[4] => Equal8.IN26
dcache_address[4] => Equal9.IN26
dcache_address[4] => Equal10.IN26
dcache_address[4] => Equal11.IN26
dcache_address[4] => Equal12.IN31
dcache_address[4] => Equal13.IN30
dcache_address[4] => Equal14.IN30
dcache_address[4] => Equal15.IN29
dcache_address[4] => Equal16.IN26
dcache_address[4] => Equal17.IN26
dcache_address[4] => Equal18.IN26
dcache_address[4] => Equal19.IN26
dcache_address[4] => Equal20.IN31
dcache_address[4] => Equal21.IN30
dcache_address[4] => Equal22.IN30
dcache_address[4] => Equal23.IN29
dcache_address[4] => Equal24.IN29
dcache_address[4] => Equal25.IN30
dcache_address[4] => Equal26.IN30
dcache_address[4] => Equal27.IN31
dcache_address[4] => Equal28.IN26
dcache_address[4] => Equal29.IN26
dcache_address[4] => Equal30.IN26
dcache_address[4] => Equal31.IN26
dcache_address[4] => Equal32.IN29
dcache_address[4] => Equal33.IN30
dcache_address[4] => Equal34.IN30
dcache_address[4] => Equal35.IN31
dcache_address[4] => Equal36.IN26
dcache_address[4] => Equal37.IN26
dcache_address[4] => Equal38.IN26
dcache_address[4] => Equal39.IN26
dcache_address[4] => Equal40.IN29
dcache_address[4] => Equal41.IN30
dcache_address[4] => Equal42.IN30
dcache_address[4] => Equal43.IN31
dcache_address[4] => Equal44.IN27
dcache_address[4] => Equal45.IN27
dcache_address[4] => Equal46.IN27
dcache_address[4] => Equal47.IN27
dcache_address[5] => Equal0.IN26
dcache_address[5] => Equal1.IN26
dcache_address[5] => Equal2.IN26
dcache_address[5] => Equal3.IN26
dcache_address[5] => Equal4.IN26
dcache_address[5] => Equal5.IN26
dcache_address[5] => Equal6.IN26
dcache_address[5] => Equal7.IN26
dcache_address[5] => Equal8.IN31
dcache_address[5] => Equal9.IN30
dcache_address[5] => Equal10.IN30
dcache_address[5] => Equal11.IN29
dcache_address[5] => Equal12.IN30
dcache_address[5] => Equal13.IN29
dcache_address[5] => Equal14.IN29
dcache_address[5] => Equal15.IN28
dcache_address[5] => Equal16.IN25
dcache_address[5] => Equal17.IN25
dcache_address[5] => Equal18.IN25
dcache_address[5] => Equal19.IN25
dcache_address[5] => Equal20.IN25
dcache_address[5] => Equal21.IN25
dcache_address[5] => Equal22.IN25
dcache_address[5] => Equal23.IN25
dcache_address[5] => Equal24.IN25
dcache_address[5] => Equal25.IN25
dcache_address[5] => Equal26.IN25
dcache_address[5] => Equal27.IN25
dcache_address[5] => Equal28.IN25
dcache_address[5] => Equal29.IN25
dcache_address[5] => Equal30.IN25
dcache_address[5] => Equal31.IN25
dcache_address[5] => Equal32.IN28
dcache_address[5] => Equal33.IN29
dcache_address[5] => Equal34.IN29
dcache_address[5] => Equal35.IN30
dcache_address[5] => Equal36.IN29
dcache_address[5] => Equal37.IN30
dcache_address[5] => Equal38.IN30
dcache_address[5] => Equal39.IN31
dcache_address[5] => Equal40.IN26
dcache_address[5] => Equal41.IN26
dcache_address[5] => Equal42.IN26
dcache_address[5] => Equal43.IN26
dcache_address[5] => Equal44.IN26
dcache_address[5] => Equal45.IN26
dcache_address[5] => Equal46.IN26
dcache_address[5] => Equal47.IN26
dcache_address[6] => Equal0.IN25
dcache_address[6] => Equal1.IN25
dcache_address[6] => Equal2.IN25
dcache_address[6] => Equal3.IN25
dcache_address[6] => Equal4.IN25
dcache_address[6] => Equal5.IN25
dcache_address[6] => Equal6.IN25
dcache_address[6] => Equal7.IN25
dcache_address[6] => Equal8.IN25
dcache_address[6] => Equal9.IN25
dcache_address[6] => Equal10.IN25
dcache_address[6] => Equal11.IN25
dcache_address[6] => Equal12.IN25
dcache_address[6] => Equal13.IN25
dcache_address[6] => Equal14.IN25
dcache_address[6] => Equal15.IN25
dcache_address[6] => Equal16.IN31
dcache_address[6] => Equal17.IN30
dcache_address[6] => Equal18.IN30
dcache_address[6] => Equal19.IN29
dcache_address[6] => Equal20.IN30
dcache_address[6] => Equal21.IN29
dcache_address[6] => Equal22.IN29
dcache_address[6] => Equal23.IN28
dcache_address[6] => Equal24.IN28
dcache_address[6] => Equal25.IN29
dcache_address[6] => Equal26.IN29
dcache_address[6] => Equal27.IN30
dcache_address[6] => Equal28.IN29
dcache_address[6] => Equal29.IN30
dcache_address[6] => Equal30.IN30
dcache_address[6] => Equal31.IN31
dcache_address[6] => Equal32.IN25
dcache_address[6] => Equal33.IN25
dcache_address[6] => Equal34.IN25
dcache_address[6] => Equal35.IN25
dcache_address[6] => Equal36.IN25
dcache_address[6] => Equal37.IN25
dcache_address[6] => Equal38.IN25
dcache_address[6] => Equal39.IN25
dcache_address[6] => Equal40.IN25
dcache_address[6] => Equal41.IN25
dcache_address[6] => Equal42.IN25
dcache_address[6] => Equal43.IN25
dcache_address[6] => Equal44.IN25
dcache_address[6] => Equal45.IN25
dcache_address[6] => Equal46.IN25
dcache_address[6] => Equal47.IN25
dcache_address[7] => Equal0.IN24
dcache_address[7] => Equal1.IN24
dcache_address[7] => Equal2.IN24
dcache_address[7] => Equal3.IN24
dcache_address[7] => Equal4.IN24
dcache_address[7] => Equal5.IN24
dcache_address[7] => Equal6.IN24
dcache_address[7] => Equal7.IN24
dcache_address[7] => Equal8.IN24
dcache_address[7] => Equal9.IN24
dcache_address[7] => Equal10.IN24
dcache_address[7] => Equal11.IN24
dcache_address[7] => Equal12.IN24
dcache_address[7] => Equal13.IN24
dcache_address[7] => Equal14.IN24
dcache_address[7] => Equal15.IN24
dcache_address[7] => Equal16.IN24
dcache_address[7] => Equal17.IN24
dcache_address[7] => Equal18.IN24
dcache_address[7] => Equal19.IN24
dcache_address[7] => Equal20.IN24
dcache_address[7] => Equal21.IN24
dcache_address[7] => Equal22.IN24
dcache_address[7] => Equal23.IN24
dcache_address[7] => Equal24.IN24
dcache_address[7] => Equal25.IN24
dcache_address[7] => Equal26.IN24
dcache_address[7] => Equal27.IN24
dcache_address[7] => Equal28.IN24
dcache_address[7] => Equal29.IN24
dcache_address[7] => Equal30.IN24
dcache_address[7] => Equal31.IN24
dcache_address[7] => Equal32.IN24
dcache_address[7] => Equal33.IN24
dcache_address[7] => Equal34.IN24
dcache_address[7] => Equal35.IN24
dcache_address[7] => Equal36.IN24
dcache_address[7] => Equal37.IN24
dcache_address[7] => Equal38.IN24
dcache_address[7] => Equal39.IN24
dcache_address[7] => Equal40.IN24
dcache_address[7] => Equal41.IN24
dcache_address[7] => Equal42.IN24
dcache_address[7] => Equal43.IN24
dcache_address[7] => Equal44.IN24
dcache_address[7] => Equal45.IN24
dcache_address[7] => Equal46.IN24
dcache_address[7] => Equal47.IN24
dcache_address[8] => Equal0.IN23
dcache_address[8] => Equal1.IN23
dcache_address[8] => Equal2.IN23
dcache_address[8] => Equal3.IN23
dcache_address[8] => Equal4.IN23
dcache_address[8] => Equal5.IN23
dcache_address[8] => Equal6.IN23
dcache_address[8] => Equal7.IN23
dcache_address[8] => Equal8.IN23
dcache_address[8] => Equal9.IN23
dcache_address[8] => Equal10.IN23
dcache_address[8] => Equal11.IN23
dcache_address[8] => Equal12.IN23
dcache_address[8] => Equal13.IN23
dcache_address[8] => Equal14.IN23
dcache_address[8] => Equal15.IN23
dcache_address[8] => Equal16.IN23
dcache_address[8] => Equal17.IN23
dcache_address[8] => Equal18.IN23
dcache_address[8] => Equal19.IN23
dcache_address[8] => Equal20.IN23
dcache_address[8] => Equal21.IN23
dcache_address[8] => Equal22.IN23
dcache_address[8] => Equal23.IN23
dcache_address[8] => Equal24.IN23
dcache_address[8] => Equal25.IN23
dcache_address[8] => Equal26.IN23
dcache_address[8] => Equal27.IN23
dcache_address[8] => Equal28.IN23
dcache_address[8] => Equal29.IN23
dcache_address[8] => Equal30.IN23
dcache_address[8] => Equal31.IN23
dcache_address[8] => Equal32.IN23
dcache_address[8] => Equal33.IN23
dcache_address[8] => Equal34.IN23
dcache_address[8] => Equal35.IN23
dcache_address[8] => Equal36.IN23
dcache_address[8] => Equal37.IN23
dcache_address[8] => Equal38.IN23
dcache_address[8] => Equal39.IN23
dcache_address[8] => Equal40.IN23
dcache_address[8] => Equal41.IN23
dcache_address[8] => Equal42.IN23
dcache_address[8] => Equal43.IN23
dcache_address[8] => Equal44.IN23
dcache_address[8] => Equal45.IN23
dcache_address[8] => Equal46.IN23
dcache_address[8] => Equal47.IN23
dcache_address[9] => Equal0.IN22
dcache_address[9] => Equal1.IN22
dcache_address[9] => Equal2.IN22
dcache_address[9] => Equal3.IN22
dcache_address[9] => Equal4.IN22
dcache_address[9] => Equal5.IN22
dcache_address[9] => Equal6.IN22
dcache_address[9] => Equal7.IN22
dcache_address[9] => Equal8.IN22
dcache_address[9] => Equal9.IN22
dcache_address[9] => Equal10.IN22
dcache_address[9] => Equal11.IN22
dcache_address[9] => Equal12.IN22
dcache_address[9] => Equal13.IN22
dcache_address[9] => Equal14.IN22
dcache_address[9] => Equal15.IN22
dcache_address[9] => Equal16.IN22
dcache_address[9] => Equal17.IN22
dcache_address[9] => Equal18.IN22
dcache_address[9] => Equal19.IN22
dcache_address[9] => Equal20.IN22
dcache_address[9] => Equal21.IN22
dcache_address[9] => Equal22.IN22
dcache_address[9] => Equal23.IN22
dcache_address[9] => Equal24.IN22
dcache_address[9] => Equal25.IN22
dcache_address[9] => Equal26.IN22
dcache_address[9] => Equal27.IN22
dcache_address[9] => Equal28.IN22
dcache_address[9] => Equal29.IN22
dcache_address[9] => Equal30.IN22
dcache_address[9] => Equal31.IN22
dcache_address[9] => Equal32.IN22
dcache_address[9] => Equal33.IN22
dcache_address[9] => Equal34.IN22
dcache_address[9] => Equal35.IN22
dcache_address[9] => Equal36.IN22
dcache_address[9] => Equal37.IN22
dcache_address[9] => Equal38.IN22
dcache_address[9] => Equal39.IN22
dcache_address[9] => Equal40.IN22
dcache_address[9] => Equal41.IN22
dcache_address[9] => Equal42.IN22
dcache_address[9] => Equal43.IN22
dcache_address[9] => Equal44.IN22
dcache_address[9] => Equal45.IN22
dcache_address[9] => Equal46.IN22
dcache_address[9] => Equal47.IN22
dcache_address[10] => Equal0.IN21
dcache_address[10] => Equal1.IN21
dcache_address[10] => Equal2.IN21
dcache_address[10] => Equal3.IN21
dcache_address[10] => Equal4.IN21
dcache_address[10] => Equal5.IN21
dcache_address[10] => Equal6.IN21
dcache_address[10] => Equal7.IN21
dcache_address[10] => Equal8.IN21
dcache_address[10] => Equal9.IN21
dcache_address[10] => Equal10.IN21
dcache_address[10] => Equal11.IN21
dcache_address[10] => Equal12.IN21
dcache_address[10] => Equal13.IN21
dcache_address[10] => Equal14.IN21
dcache_address[10] => Equal15.IN21
dcache_address[10] => Equal16.IN21
dcache_address[10] => Equal17.IN21
dcache_address[10] => Equal18.IN21
dcache_address[10] => Equal19.IN21
dcache_address[10] => Equal20.IN21
dcache_address[10] => Equal21.IN21
dcache_address[10] => Equal22.IN21
dcache_address[10] => Equal23.IN21
dcache_address[10] => Equal24.IN21
dcache_address[10] => Equal25.IN21
dcache_address[10] => Equal26.IN21
dcache_address[10] => Equal27.IN21
dcache_address[10] => Equal28.IN21
dcache_address[10] => Equal29.IN21
dcache_address[10] => Equal30.IN21
dcache_address[10] => Equal31.IN21
dcache_address[10] => Equal32.IN21
dcache_address[10] => Equal33.IN21
dcache_address[10] => Equal34.IN21
dcache_address[10] => Equal35.IN21
dcache_address[10] => Equal36.IN21
dcache_address[10] => Equal37.IN21
dcache_address[10] => Equal38.IN21
dcache_address[10] => Equal39.IN21
dcache_address[10] => Equal40.IN21
dcache_address[10] => Equal41.IN21
dcache_address[10] => Equal42.IN21
dcache_address[10] => Equal43.IN21
dcache_address[10] => Equal44.IN21
dcache_address[10] => Equal45.IN21
dcache_address[10] => Equal46.IN21
dcache_address[10] => Equal47.IN21
dcache_address[11] => Equal0.IN20
dcache_address[11] => Equal1.IN20
dcache_address[11] => Equal2.IN20
dcache_address[11] => Equal3.IN20
dcache_address[11] => Equal4.IN20
dcache_address[11] => Equal5.IN20
dcache_address[11] => Equal6.IN20
dcache_address[11] => Equal7.IN20
dcache_address[11] => Equal8.IN20
dcache_address[11] => Equal9.IN20
dcache_address[11] => Equal10.IN20
dcache_address[11] => Equal11.IN20
dcache_address[11] => Equal12.IN20
dcache_address[11] => Equal13.IN20
dcache_address[11] => Equal14.IN20
dcache_address[11] => Equal15.IN20
dcache_address[11] => Equal16.IN20
dcache_address[11] => Equal17.IN20
dcache_address[11] => Equal18.IN20
dcache_address[11] => Equal19.IN20
dcache_address[11] => Equal20.IN20
dcache_address[11] => Equal21.IN20
dcache_address[11] => Equal22.IN20
dcache_address[11] => Equal23.IN20
dcache_address[11] => Equal24.IN20
dcache_address[11] => Equal25.IN20
dcache_address[11] => Equal26.IN20
dcache_address[11] => Equal27.IN20
dcache_address[11] => Equal28.IN20
dcache_address[11] => Equal29.IN20
dcache_address[11] => Equal30.IN20
dcache_address[11] => Equal31.IN20
dcache_address[11] => Equal32.IN20
dcache_address[11] => Equal33.IN20
dcache_address[11] => Equal34.IN20
dcache_address[11] => Equal35.IN20
dcache_address[11] => Equal36.IN20
dcache_address[11] => Equal37.IN20
dcache_address[11] => Equal38.IN20
dcache_address[11] => Equal39.IN20
dcache_address[11] => Equal40.IN20
dcache_address[11] => Equal41.IN20
dcache_address[11] => Equal42.IN20
dcache_address[11] => Equal43.IN20
dcache_address[11] => Equal44.IN20
dcache_address[11] => Equal45.IN20
dcache_address[11] => Equal46.IN20
dcache_address[11] => Equal47.IN20
dcache_address[12] => Equal0.IN19
dcache_address[12] => Equal1.IN19
dcache_address[12] => Equal2.IN19
dcache_address[12] => Equal3.IN19
dcache_address[12] => Equal4.IN19
dcache_address[12] => Equal5.IN19
dcache_address[12] => Equal6.IN19
dcache_address[12] => Equal7.IN19
dcache_address[12] => Equal8.IN19
dcache_address[12] => Equal9.IN19
dcache_address[12] => Equal10.IN19
dcache_address[12] => Equal11.IN19
dcache_address[12] => Equal12.IN19
dcache_address[12] => Equal13.IN19
dcache_address[12] => Equal14.IN19
dcache_address[12] => Equal15.IN19
dcache_address[12] => Equal16.IN19
dcache_address[12] => Equal17.IN19
dcache_address[12] => Equal18.IN19
dcache_address[12] => Equal19.IN19
dcache_address[12] => Equal20.IN19
dcache_address[12] => Equal21.IN19
dcache_address[12] => Equal22.IN19
dcache_address[12] => Equal23.IN19
dcache_address[12] => Equal24.IN19
dcache_address[12] => Equal25.IN19
dcache_address[12] => Equal26.IN19
dcache_address[12] => Equal27.IN19
dcache_address[12] => Equal28.IN19
dcache_address[12] => Equal29.IN19
dcache_address[12] => Equal30.IN19
dcache_address[12] => Equal31.IN19
dcache_address[12] => Equal32.IN19
dcache_address[12] => Equal33.IN19
dcache_address[12] => Equal34.IN19
dcache_address[12] => Equal35.IN19
dcache_address[12] => Equal36.IN19
dcache_address[12] => Equal37.IN19
dcache_address[12] => Equal38.IN19
dcache_address[12] => Equal39.IN19
dcache_address[12] => Equal40.IN19
dcache_address[12] => Equal41.IN19
dcache_address[12] => Equal42.IN19
dcache_address[12] => Equal43.IN19
dcache_address[12] => Equal44.IN19
dcache_address[12] => Equal45.IN19
dcache_address[12] => Equal46.IN19
dcache_address[12] => Equal47.IN19
dcache_address[13] => Equal0.IN18
dcache_address[13] => Equal1.IN18
dcache_address[13] => Equal2.IN18
dcache_address[13] => Equal3.IN18
dcache_address[13] => Equal4.IN18
dcache_address[13] => Equal5.IN18
dcache_address[13] => Equal6.IN18
dcache_address[13] => Equal7.IN18
dcache_address[13] => Equal8.IN18
dcache_address[13] => Equal9.IN18
dcache_address[13] => Equal10.IN18
dcache_address[13] => Equal11.IN18
dcache_address[13] => Equal12.IN18
dcache_address[13] => Equal13.IN18
dcache_address[13] => Equal14.IN18
dcache_address[13] => Equal15.IN18
dcache_address[13] => Equal16.IN18
dcache_address[13] => Equal17.IN18
dcache_address[13] => Equal18.IN18
dcache_address[13] => Equal19.IN18
dcache_address[13] => Equal20.IN18
dcache_address[13] => Equal21.IN18
dcache_address[13] => Equal22.IN18
dcache_address[13] => Equal23.IN18
dcache_address[13] => Equal24.IN18
dcache_address[13] => Equal25.IN18
dcache_address[13] => Equal26.IN18
dcache_address[13] => Equal27.IN18
dcache_address[13] => Equal28.IN18
dcache_address[13] => Equal29.IN18
dcache_address[13] => Equal30.IN18
dcache_address[13] => Equal31.IN18
dcache_address[13] => Equal32.IN18
dcache_address[13] => Equal33.IN18
dcache_address[13] => Equal34.IN18
dcache_address[13] => Equal35.IN18
dcache_address[13] => Equal36.IN18
dcache_address[13] => Equal37.IN18
dcache_address[13] => Equal38.IN18
dcache_address[13] => Equal39.IN18
dcache_address[13] => Equal40.IN18
dcache_address[13] => Equal41.IN18
dcache_address[13] => Equal42.IN18
dcache_address[13] => Equal43.IN18
dcache_address[13] => Equal44.IN18
dcache_address[13] => Equal45.IN18
dcache_address[13] => Equal46.IN18
dcache_address[13] => Equal47.IN18
dcache_address[14] => Equal0.IN17
dcache_address[14] => Equal1.IN17
dcache_address[14] => Equal2.IN17
dcache_address[14] => Equal3.IN17
dcache_address[14] => Equal4.IN17
dcache_address[14] => Equal5.IN17
dcache_address[14] => Equal6.IN17
dcache_address[14] => Equal7.IN17
dcache_address[14] => Equal8.IN17
dcache_address[14] => Equal9.IN17
dcache_address[14] => Equal10.IN17
dcache_address[14] => Equal11.IN17
dcache_address[14] => Equal12.IN17
dcache_address[14] => Equal13.IN17
dcache_address[14] => Equal14.IN17
dcache_address[14] => Equal15.IN17
dcache_address[14] => Equal16.IN17
dcache_address[14] => Equal17.IN17
dcache_address[14] => Equal18.IN17
dcache_address[14] => Equal19.IN17
dcache_address[14] => Equal20.IN17
dcache_address[14] => Equal21.IN17
dcache_address[14] => Equal22.IN17
dcache_address[14] => Equal23.IN17
dcache_address[14] => Equal24.IN17
dcache_address[14] => Equal25.IN17
dcache_address[14] => Equal26.IN17
dcache_address[14] => Equal27.IN17
dcache_address[14] => Equal28.IN17
dcache_address[14] => Equal29.IN17
dcache_address[14] => Equal30.IN17
dcache_address[14] => Equal31.IN17
dcache_address[14] => Equal32.IN17
dcache_address[14] => Equal33.IN17
dcache_address[14] => Equal34.IN17
dcache_address[14] => Equal35.IN17
dcache_address[14] => Equal36.IN17
dcache_address[14] => Equal37.IN17
dcache_address[14] => Equal38.IN17
dcache_address[14] => Equal39.IN17
dcache_address[14] => Equal40.IN17
dcache_address[14] => Equal41.IN17
dcache_address[14] => Equal42.IN17
dcache_address[14] => Equal43.IN17
dcache_address[14] => Equal44.IN17
dcache_address[14] => Equal45.IN17
dcache_address[14] => Equal46.IN17
dcache_address[14] => Equal47.IN17
dcache_address[15] => Equal0.IN16
dcache_address[15] => Equal1.IN16
dcache_address[15] => Equal2.IN16
dcache_address[15] => Equal3.IN16
dcache_address[15] => Equal4.IN16
dcache_address[15] => Equal5.IN16
dcache_address[15] => Equal6.IN16
dcache_address[15] => Equal7.IN16
dcache_address[15] => Equal8.IN16
dcache_address[15] => Equal9.IN16
dcache_address[15] => Equal10.IN16
dcache_address[15] => Equal11.IN16
dcache_address[15] => Equal12.IN16
dcache_address[15] => Equal13.IN16
dcache_address[15] => Equal14.IN16
dcache_address[15] => Equal15.IN16
dcache_address[15] => Equal16.IN16
dcache_address[15] => Equal17.IN16
dcache_address[15] => Equal18.IN16
dcache_address[15] => Equal19.IN16
dcache_address[15] => Equal20.IN16
dcache_address[15] => Equal21.IN16
dcache_address[15] => Equal22.IN16
dcache_address[15] => Equal23.IN16
dcache_address[15] => Equal24.IN16
dcache_address[15] => Equal25.IN16
dcache_address[15] => Equal26.IN16
dcache_address[15] => Equal27.IN16
dcache_address[15] => Equal28.IN16
dcache_address[15] => Equal29.IN16
dcache_address[15] => Equal30.IN16
dcache_address[15] => Equal31.IN16
dcache_address[15] => Equal32.IN16
dcache_address[15] => Equal33.IN16
dcache_address[15] => Equal34.IN16
dcache_address[15] => Equal35.IN16
dcache_address[15] => Equal36.IN16
dcache_address[15] => Equal37.IN16
dcache_address[15] => Equal38.IN16
dcache_address[15] => Equal39.IN16
dcache_address[15] => Equal40.IN16
dcache_address[15] => Equal41.IN16
dcache_address[15] => Equal42.IN16
dcache_address[15] => Equal43.IN16
dcache_address[15] => Equal44.IN16
dcache_address[15] => Equal45.IN16
dcache_address[15] => Equal46.IN16
dcache_address[15] => Equal47.IN16
dcache_address[16] => Equal0.IN15
dcache_address[16] => Equal1.IN15
dcache_address[16] => Equal2.IN15
dcache_address[16] => Equal3.IN15
dcache_address[16] => Equal4.IN15
dcache_address[16] => Equal5.IN15
dcache_address[16] => Equal6.IN15
dcache_address[16] => Equal7.IN15
dcache_address[16] => Equal8.IN15
dcache_address[16] => Equal9.IN15
dcache_address[16] => Equal10.IN15
dcache_address[16] => Equal11.IN15
dcache_address[16] => Equal12.IN15
dcache_address[16] => Equal13.IN15
dcache_address[16] => Equal14.IN15
dcache_address[16] => Equal15.IN15
dcache_address[16] => Equal16.IN15
dcache_address[16] => Equal17.IN15
dcache_address[16] => Equal18.IN15
dcache_address[16] => Equal19.IN15
dcache_address[16] => Equal20.IN15
dcache_address[16] => Equal21.IN15
dcache_address[16] => Equal22.IN15
dcache_address[16] => Equal23.IN15
dcache_address[16] => Equal24.IN15
dcache_address[16] => Equal25.IN15
dcache_address[16] => Equal26.IN15
dcache_address[16] => Equal27.IN15
dcache_address[16] => Equal28.IN15
dcache_address[16] => Equal29.IN15
dcache_address[16] => Equal30.IN15
dcache_address[16] => Equal31.IN15
dcache_address[16] => Equal32.IN15
dcache_address[16] => Equal33.IN15
dcache_address[16] => Equal34.IN15
dcache_address[16] => Equal35.IN15
dcache_address[16] => Equal36.IN15
dcache_address[16] => Equal37.IN15
dcache_address[16] => Equal38.IN15
dcache_address[16] => Equal39.IN15
dcache_address[16] => Equal40.IN15
dcache_address[16] => Equal41.IN15
dcache_address[16] => Equal42.IN15
dcache_address[16] => Equal43.IN15
dcache_address[16] => Equal44.IN15
dcache_address[16] => Equal45.IN15
dcache_address[16] => Equal46.IN15
dcache_address[16] => Equal47.IN15
dcache_address[17] => Equal0.IN14
dcache_address[17] => Equal1.IN14
dcache_address[17] => Equal2.IN14
dcache_address[17] => Equal3.IN14
dcache_address[17] => Equal4.IN14
dcache_address[17] => Equal5.IN14
dcache_address[17] => Equal6.IN14
dcache_address[17] => Equal7.IN14
dcache_address[17] => Equal8.IN14
dcache_address[17] => Equal9.IN14
dcache_address[17] => Equal10.IN14
dcache_address[17] => Equal11.IN14
dcache_address[17] => Equal12.IN14
dcache_address[17] => Equal13.IN14
dcache_address[17] => Equal14.IN14
dcache_address[17] => Equal15.IN14
dcache_address[17] => Equal16.IN14
dcache_address[17] => Equal17.IN14
dcache_address[17] => Equal18.IN14
dcache_address[17] => Equal19.IN14
dcache_address[17] => Equal20.IN14
dcache_address[17] => Equal21.IN14
dcache_address[17] => Equal22.IN14
dcache_address[17] => Equal23.IN14
dcache_address[17] => Equal24.IN14
dcache_address[17] => Equal25.IN14
dcache_address[17] => Equal26.IN14
dcache_address[17] => Equal27.IN14
dcache_address[17] => Equal28.IN14
dcache_address[17] => Equal29.IN14
dcache_address[17] => Equal30.IN14
dcache_address[17] => Equal31.IN14
dcache_address[17] => Equal32.IN14
dcache_address[17] => Equal33.IN14
dcache_address[17] => Equal34.IN14
dcache_address[17] => Equal35.IN14
dcache_address[17] => Equal36.IN14
dcache_address[17] => Equal37.IN14
dcache_address[17] => Equal38.IN14
dcache_address[17] => Equal39.IN14
dcache_address[17] => Equal40.IN14
dcache_address[17] => Equal41.IN14
dcache_address[17] => Equal42.IN14
dcache_address[17] => Equal43.IN14
dcache_address[17] => Equal44.IN14
dcache_address[17] => Equal45.IN14
dcache_address[17] => Equal46.IN14
dcache_address[17] => Equal47.IN14
dcache_address[18] => Equal0.IN13
dcache_address[18] => Equal1.IN13
dcache_address[18] => Equal2.IN13
dcache_address[18] => Equal3.IN13
dcache_address[18] => Equal4.IN13
dcache_address[18] => Equal5.IN13
dcache_address[18] => Equal6.IN13
dcache_address[18] => Equal7.IN13
dcache_address[18] => Equal8.IN13
dcache_address[18] => Equal9.IN13
dcache_address[18] => Equal10.IN13
dcache_address[18] => Equal11.IN13
dcache_address[18] => Equal12.IN13
dcache_address[18] => Equal13.IN13
dcache_address[18] => Equal14.IN13
dcache_address[18] => Equal15.IN13
dcache_address[18] => Equal16.IN13
dcache_address[18] => Equal17.IN13
dcache_address[18] => Equal18.IN13
dcache_address[18] => Equal19.IN13
dcache_address[18] => Equal20.IN13
dcache_address[18] => Equal21.IN13
dcache_address[18] => Equal22.IN13
dcache_address[18] => Equal23.IN13
dcache_address[18] => Equal24.IN13
dcache_address[18] => Equal25.IN13
dcache_address[18] => Equal26.IN13
dcache_address[18] => Equal27.IN13
dcache_address[18] => Equal28.IN13
dcache_address[18] => Equal29.IN13
dcache_address[18] => Equal30.IN13
dcache_address[18] => Equal31.IN13
dcache_address[18] => Equal32.IN13
dcache_address[18] => Equal33.IN13
dcache_address[18] => Equal34.IN13
dcache_address[18] => Equal35.IN13
dcache_address[18] => Equal36.IN13
dcache_address[18] => Equal37.IN13
dcache_address[18] => Equal38.IN13
dcache_address[18] => Equal39.IN13
dcache_address[18] => Equal40.IN13
dcache_address[18] => Equal41.IN13
dcache_address[18] => Equal42.IN13
dcache_address[18] => Equal43.IN13
dcache_address[18] => Equal44.IN13
dcache_address[18] => Equal45.IN13
dcache_address[18] => Equal46.IN13
dcache_address[18] => Equal47.IN13
dcache_address[19] => Equal0.IN12
dcache_address[19] => Equal1.IN12
dcache_address[19] => Equal2.IN12
dcache_address[19] => Equal3.IN12
dcache_address[19] => Equal4.IN12
dcache_address[19] => Equal5.IN12
dcache_address[19] => Equal6.IN12
dcache_address[19] => Equal7.IN12
dcache_address[19] => Equal8.IN12
dcache_address[19] => Equal9.IN12
dcache_address[19] => Equal10.IN12
dcache_address[19] => Equal11.IN12
dcache_address[19] => Equal12.IN12
dcache_address[19] => Equal13.IN12
dcache_address[19] => Equal14.IN12
dcache_address[19] => Equal15.IN12
dcache_address[19] => Equal16.IN12
dcache_address[19] => Equal17.IN12
dcache_address[19] => Equal18.IN12
dcache_address[19] => Equal19.IN12
dcache_address[19] => Equal20.IN12
dcache_address[19] => Equal21.IN12
dcache_address[19] => Equal22.IN12
dcache_address[19] => Equal23.IN12
dcache_address[19] => Equal24.IN12
dcache_address[19] => Equal25.IN12
dcache_address[19] => Equal26.IN12
dcache_address[19] => Equal27.IN12
dcache_address[19] => Equal28.IN12
dcache_address[19] => Equal29.IN12
dcache_address[19] => Equal30.IN12
dcache_address[19] => Equal31.IN12
dcache_address[19] => Equal32.IN12
dcache_address[19] => Equal33.IN12
dcache_address[19] => Equal34.IN12
dcache_address[19] => Equal35.IN12
dcache_address[19] => Equal36.IN12
dcache_address[19] => Equal37.IN12
dcache_address[19] => Equal38.IN12
dcache_address[19] => Equal39.IN12
dcache_address[19] => Equal40.IN12
dcache_address[19] => Equal41.IN12
dcache_address[19] => Equal42.IN12
dcache_address[19] => Equal43.IN12
dcache_address[19] => Equal44.IN12
dcache_address[19] => Equal45.IN12
dcache_address[19] => Equal46.IN12
dcache_address[19] => Equal47.IN12
dcache_address[20] => Equal0.IN11
dcache_address[20] => Equal1.IN11
dcache_address[20] => Equal2.IN11
dcache_address[20] => Equal3.IN11
dcache_address[20] => Equal4.IN11
dcache_address[20] => Equal5.IN11
dcache_address[20] => Equal6.IN11
dcache_address[20] => Equal7.IN11
dcache_address[20] => Equal8.IN11
dcache_address[20] => Equal9.IN11
dcache_address[20] => Equal10.IN11
dcache_address[20] => Equal11.IN11
dcache_address[20] => Equal12.IN11
dcache_address[20] => Equal13.IN11
dcache_address[20] => Equal14.IN11
dcache_address[20] => Equal15.IN11
dcache_address[20] => Equal16.IN11
dcache_address[20] => Equal17.IN11
dcache_address[20] => Equal18.IN11
dcache_address[20] => Equal19.IN11
dcache_address[20] => Equal20.IN11
dcache_address[20] => Equal21.IN11
dcache_address[20] => Equal22.IN11
dcache_address[20] => Equal23.IN11
dcache_address[20] => Equal24.IN11
dcache_address[20] => Equal25.IN11
dcache_address[20] => Equal26.IN11
dcache_address[20] => Equal27.IN11
dcache_address[20] => Equal28.IN11
dcache_address[20] => Equal29.IN11
dcache_address[20] => Equal30.IN11
dcache_address[20] => Equal31.IN11
dcache_address[20] => Equal32.IN11
dcache_address[20] => Equal33.IN11
dcache_address[20] => Equal34.IN11
dcache_address[20] => Equal35.IN11
dcache_address[20] => Equal36.IN11
dcache_address[20] => Equal37.IN11
dcache_address[20] => Equal38.IN11
dcache_address[20] => Equal39.IN11
dcache_address[20] => Equal40.IN11
dcache_address[20] => Equal41.IN11
dcache_address[20] => Equal42.IN11
dcache_address[20] => Equal43.IN11
dcache_address[20] => Equal44.IN11
dcache_address[20] => Equal45.IN11
dcache_address[20] => Equal46.IN11
dcache_address[20] => Equal47.IN11
dcache_address[21] => Equal0.IN10
dcache_address[21] => Equal1.IN10
dcache_address[21] => Equal2.IN10
dcache_address[21] => Equal3.IN10
dcache_address[21] => Equal4.IN10
dcache_address[21] => Equal5.IN10
dcache_address[21] => Equal6.IN10
dcache_address[21] => Equal7.IN10
dcache_address[21] => Equal8.IN10
dcache_address[21] => Equal9.IN10
dcache_address[21] => Equal10.IN10
dcache_address[21] => Equal11.IN10
dcache_address[21] => Equal12.IN10
dcache_address[21] => Equal13.IN10
dcache_address[21] => Equal14.IN10
dcache_address[21] => Equal15.IN10
dcache_address[21] => Equal16.IN10
dcache_address[21] => Equal17.IN10
dcache_address[21] => Equal18.IN10
dcache_address[21] => Equal19.IN10
dcache_address[21] => Equal20.IN10
dcache_address[21] => Equal21.IN10
dcache_address[21] => Equal22.IN10
dcache_address[21] => Equal23.IN10
dcache_address[21] => Equal24.IN10
dcache_address[21] => Equal25.IN10
dcache_address[21] => Equal26.IN10
dcache_address[21] => Equal27.IN10
dcache_address[21] => Equal28.IN10
dcache_address[21] => Equal29.IN10
dcache_address[21] => Equal30.IN10
dcache_address[21] => Equal31.IN10
dcache_address[21] => Equal32.IN10
dcache_address[21] => Equal33.IN10
dcache_address[21] => Equal34.IN10
dcache_address[21] => Equal35.IN10
dcache_address[21] => Equal36.IN10
dcache_address[21] => Equal37.IN10
dcache_address[21] => Equal38.IN10
dcache_address[21] => Equal39.IN10
dcache_address[21] => Equal40.IN10
dcache_address[21] => Equal41.IN10
dcache_address[21] => Equal42.IN10
dcache_address[21] => Equal43.IN10
dcache_address[21] => Equal44.IN10
dcache_address[21] => Equal45.IN10
dcache_address[21] => Equal46.IN10
dcache_address[21] => Equal47.IN10
dcache_address[22] => Equal0.IN9
dcache_address[22] => Equal1.IN9
dcache_address[22] => Equal2.IN9
dcache_address[22] => Equal3.IN9
dcache_address[22] => Equal4.IN9
dcache_address[22] => Equal5.IN9
dcache_address[22] => Equal6.IN9
dcache_address[22] => Equal7.IN9
dcache_address[22] => Equal8.IN9
dcache_address[22] => Equal9.IN9
dcache_address[22] => Equal10.IN9
dcache_address[22] => Equal11.IN9
dcache_address[22] => Equal12.IN9
dcache_address[22] => Equal13.IN9
dcache_address[22] => Equal14.IN9
dcache_address[22] => Equal15.IN9
dcache_address[22] => Equal16.IN9
dcache_address[22] => Equal17.IN9
dcache_address[22] => Equal18.IN9
dcache_address[22] => Equal19.IN9
dcache_address[22] => Equal20.IN9
dcache_address[22] => Equal21.IN9
dcache_address[22] => Equal22.IN9
dcache_address[22] => Equal23.IN9
dcache_address[22] => Equal24.IN9
dcache_address[22] => Equal25.IN9
dcache_address[22] => Equal26.IN9
dcache_address[22] => Equal27.IN9
dcache_address[22] => Equal28.IN9
dcache_address[22] => Equal29.IN9
dcache_address[22] => Equal30.IN9
dcache_address[22] => Equal31.IN9
dcache_address[22] => Equal32.IN9
dcache_address[22] => Equal33.IN9
dcache_address[22] => Equal34.IN9
dcache_address[22] => Equal35.IN9
dcache_address[22] => Equal36.IN9
dcache_address[22] => Equal37.IN9
dcache_address[22] => Equal38.IN9
dcache_address[22] => Equal39.IN9
dcache_address[22] => Equal40.IN9
dcache_address[22] => Equal41.IN9
dcache_address[22] => Equal42.IN9
dcache_address[22] => Equal43.IN9
dcache_address[22] => Equal44.IN9
dcache_address[22] => Equal45.IN9
dcache_address[22] => Equal46.IN9
dcache_address[22] => Equal47.IN9
dcache_address[23] => Equal0.IN8
dcache_address[23] => Equal1.IN8
dcache_address[23] => Equal2.IN8
dcache_address[23] => Equal3.IN8
dcache_address[23] => Equal4.IN8
dcache_address[23] => Equal5.IN8
dcache_address[23] => Equal6.IN8
dcache_address[23] => Equal7.IN8
dcache_address[23] => Equal8.IN8
dcache_address[23] => Equal9.IN8
dcache_address[23] => Equal10.IN8
dcache_address[23] => Equal11.IN8
dcache_address[23] => Equal12.IN8
dcache_address[23] => Equal13.IN8
dcache_address[23] => Equal14.IN8
dcache_address[23] => Equal15.IN8
dcache_address[23] => Equal16.IN8
dcache_address[23] => Equal17.IN8
dcache_address[23] => Equal18.IN8
dcache_address[23] => Equal19.IN8
dcache_address[23] => Equal20.IN8
dcache_address[23] => Equal21.IN8
dcache_address[23] => Equal22.IN8
dcache_address[23] => Equal23.IN8
dcache_address[23] => Equal24.IN8
dcache_address[23] => Equal25.IN8
dcache_address[23] => Equal26.IN8
dcache_address[23] => Equal27.IN8
dcache_address[23] => Equal28.IN8
dcache_address[23] => Equal29.IN8
dcache_address[23] => Equal30.IN8
dcache_address[23] => Equal31.IN8
dcache_address[23] => Equal32.IN8
dcache_address[23] => Equal33.IN8
dcache_address[23] => Equal34.IN8
dcache_address[23] => Equal35.IN8
dcache_address[23] => Equal36.IN8
dcache_address[23] => Equal37.IN8
dcache_address[23] => Equal38.IN8
dcache_address[23] => Equal39.IN8
dcache_address[23] => Equal40.IN8
dcache_address[23] => Equal41.IN8
dcache_address[23] => Equal42.IN8
dcache_address[23] => Equal43.IN8
dcache_address[23] => Equal44.IN8
dcache_address[23] => Equal45.IN8
dcache_address[23] => Equal46.IN8
dcache_address[23] => Equal47.IN8
dcache_address[24] => Equal0.IN7
dcache_address[24] => Equal1.IN7
dcache_address[24] => Equal2.IN7
dcache_address[24] => Equal3.IN7
dcache_address[24] => Equal4.IN7
dcache_address[24] => Equal5.IN7
dcache_address[24] => Equal6.IN7
dcache_address[24] => Equal7.IN7
dcache_address[24] => Equal8.IN7
dcache_address[24] => Equal9.IN7
dcache_address[24] => Equal10.IN7
dcache_address[24] => Equal11.IN7
dcache_address[24] => Equal12.IN7
dcache_address[24] => Equal13.IN7
dcache_address[24] => Equal14.IN7
dcache_address[24] => Equal15.IN7
dcache_address[24] => Equal16.IN7
dcache_address[24] => Equal17.IN7
dcache_address[24] => Equal18.IN7
dcache_address[24] => Equal19.IN7
dcache_address[24] => Equal20.IN7
dcache_address[24] => Equal21.IN7
dcache_address[24] => Equal22.IN7
dcache_address[24] => Equal23.IN7
dcache_address[24] => Equal24.IN7
dcache_address[24] => Equal25.IN7
dcache_address[24] => Equal26.IN7
dcache_address[24] => Equal27.IN7
dcache_address[24] => Equal28.IN7
dcache_address[24] => Equal29.IN7
dcache_address[24] => Equal30.IN7
dcache_address[24] => Equal31.IN7
dcache_address[24] => Equal32.IN7
dcache_address[24] => Equal33.IN7
dcache_address[24] => Equal34.IN7
dcache_address[24] => Equal35.IN7
dcache_address[24] => Equal36.IN7
dcache_address[24] => Equal37.IN7
dcache_address[24] => Equal38.IN7
dcache_address[24] => Equal39.IN7
dcache_address[24] => Equal40.IN7
dcache_address[24] => Equal41.IN7
dcache_address[24] => Equal42.IN7
dcache_address[24] => Equal43.IN7
dcache_address[24] => Equal44.IN7
dcache_address[24] => Equal45.IN7
dcache_address[24] => Equal46.IN7
dcache_address[24] => Equal47.IN7
dcache_address[25] => Equal0.IN6
dcache_address[25] => Equal1.IN6
dcache_address[25] => Equal2.IN6
dcache_address[25] => Equal3.IN6
dcache_address[25] => Equal4.IN6
dcache_address[25] => Equal5.IN6
dcache_address[25] => Equal6.IN6
dcache_address[25] => Equal7.IN6
dcache_address[25] => Equal8.IN6
dcache_address[25] => Equal9.IN6
dcache_address[25] => Equal10.IN6
dcache_address[25] => Equal11.IN6
dcache_address[25] => Equal12.IN6
dcache_address[25] => Equal13.IN6
dcache_address[25] => Equal14.IN6
dcache_address[25] => Equal15.IN6
dcache_address[25] => Equal16.IN6
dcache_address[25] => Equal17.IN6
dcache_address[25] => Equal18.IN6
dcache_address[25] => Equal19.IN6
dcache_address[25] => Equal20.IN6
dcache_address[25] => Equal21.IN6
dcache_address[25] => Equal22.IN6
dcache_address[25] => Equal23.IN6
dcache_address[25] => Equal24.IN6
dcache_address[25] => Equal25.IN6
dcache_address[25] => Equal26.IN6
dcache_address[25] => Equal27.IN6
dcache_address[25] => Equal28.IN6
dcache_address[25] => Equal29.IN6
dcache_address[25] => Equal30.IN6
dcache_address[25] => Equal31.IN6
dcache_address[25] => Equal32.IN6
dcache_address[25] => Equal33.IN6
dcache_address[25] => Equal34.IN6
dcache_address[25] => Equal35.IN6
dcache_address[25] => Equal36.IN6
dcache_address[25] => Equal37.IN6
dcache_address[25] => Equal38.IN6
dcache_address[25] => Equal39.IN6
dcache_address[25] => Equal40.IN6
dcache_address[25] => Equal41.IN6
dcache_address[25] => Equal42.IN6
dcache_address[25] => Equal43.IN6
dcache_address[25] => Equal44.IN6
dcache_address[25] => Equal45.IN6
dcache_address[25] => Equal46.IN6
dcache_address[25] => Equal47.IN6
dcache_address[26] => Equal0.IN5
dcache_address[26] => Equal1.IN5
dcache_address[26] => Equal2.IN5
dcache_address[26] => Equal3.IN5
dcache_address[26] => Equal4.IN5
dcache_address[26] => Equal5.IN5
dcache_address[26] => Equal6.IN5
dcache_address[26] => Equal7.IN5
dcache_address[26] => Equal8.IN5
dcache_address[26] => Equal9.IN5
dcache_address[26] => Equal10.IN5
dcache_address[26] => Equal11.IN5
dcache_address[26] => Equal12.IN5
dcache_address[26] => Equal13.IN5
dcache_address[26] => Equal14.IN5
dcache_address[26] => Equal15.IN5
dcache_address[26] => Equal16.IN5
dcache_address[26] => Equal17.IN5
dcache_address[26] => Equal18.IN5
dcache_address[26] => Equal19.IN5
dcache_address[26] => Equal20.IN5
dcache_address[26] => Equal21.IN5
dcache_address[26] => Equal22.IN5
dcache_address[26] => Equal23.IN5
dcache_address[26] => Equal24.IN5
dcache_address[26] => Equal25.IN5
dcache_address[26] => Equal26.IN5
dcache_address[26] => Equal27.IN5
dcache_address[26] => Equal28.IN5
dcache_address[26] => Equal29.IN5
dcache_address[26] => Equal30.IN5
dcache_address[26] => Equal31.IN5
dcache_address[26] => Equal32.IN5
dcache_address[26] => Equal33.IN5
dcache_address[26] => Equal34.IN5
dcache_address[26] => Equal35.IN5
dcache_address[26] => Equal36.IN5
dcache_address[26] => Equal37.IN5
dcache_address[26] => Equal38.IN5
dcache_address[26] => Equal39.IN5
dcache_address[26] => Equal40.IN5
dcache_address[26] => Equal41.IN5
dcache_address[26] => Equal42.IN5
dcache_address[26] => Equal43.IN5
dcache_address[26] => Equal44.IN5
dcache_address[26] => Equal45.IN5
dcache_address[26] => Equal46.IN5
dcache_address[26] => Equal47.IN5
dcache_address[27] => Equal0.IN4
dcache_address[27] => Equal1.IN4
dcache_address[27] => Equal2.IN4
dcache_address[27] => Equal3.IN4
dcache_address[27] => Equal4.IN4
dcache_address[27] => Equal5.IN4
dcache_address[27] => Equal6.IN4
dcache_address[27] => Equal7.IN4
dcache_address[27] => Equal8.IN4
dcache_address[27] => Equal9.IN4
dcache_address[27] => Equal10.IN4
dcache_address[27] => Equal11.IN4
dcache_address[27] => Equal12.IN4
dcache_address[27] => Equal13.IN4
dcache_address[27] => Equal14.IN4
dcache_address[27] => Equal15.IN4
dcache_address[27] => Equal16.IN4
dcache_address[27] => Equal17.IN4
dcache_address[27] => Equal18.IN4
dcache_address[27] => Equal19.IN4
dcache_address[27] => Equal20.IN4
dcache_address[27] => Equal21.IN4
dcache_address[27] => Equal22.IN4
dcache_address[27] => Equal23.IN4
dcache_address[27] => Equal24.IN4
dcache_address[27] => Equal25.IN4
dcache_address[27] => Equal26.IN4
dcache_address[27] => Equal27.IN4
dcache_address[27] => Equal28.IN4
dcache_address[27] => Equal29.IN4
dcache_address[27] => Equal30.IN4
dcache_address[27] => Equal31.IN4
dcache_address[27] => Equal32.IN4
dcache_address[27] => Equal33.IN4
dcache_address[27] => Equal34.IN4
dcache_address[27] => Equal35.IN4
dcache_address[27] => Equal36.IN4
dcache_address[27] => Equal37.IN4
dcache_address[27] => Equal38.IN4
dcache_address[27] => Equal39.IN4
dcache_address[27] => Equal40.IN4
dcache_address[27] => Equal41.IN4
dcache_address[27] => Equal42.IN4
dcache_address[27] => Equal43.IN4
dcache_address[27] => Equal44.IN4
dcache_address[27] => Equal45.IN4
dcache_address[27] => Equal46.IN4
dcache_address[27] => Equal47.IN4
dcache_address[28] => Equal0.IN3
dcache_address[28] => Equal1.IN3
dcache_address[28] => Equal2.IN3
dcache_address[28] => Equal3.IN3
dcache_address[28] => Equal4.IN3
dcache_address[28] => Equal5.IN3
dcache_address[28] => Equal6.IN3
dcache_address[28] => Equal7.IN3
dcache_address[28] => Equal8.IN3
dcache_address[28] => Equal9.IN3
dcache_address[28] => Equal10.IN3
dcache_address[28] => Equal11.IN3
dcache_address[28] => Equal12.IN3
dcache_address[28] => Equal13.IN3
dcache_address[28] => Equal14.IN3
dcache_address[28] => Equal15.IN3
dcache_address[28] => Equal16.IN3
dcache_address[28] => Equal17.IN3
dcache_address[28] => Equal18.IN3
dcache_address[28] => Equal19.IN3
dcache_address[28] => Equal20.IN3
dcache_address[28] => Equal21.IN3
dcache_address[28] => Equal22.IN3
dcache_address[28] => Equal23.IN3
dcache_address[28] => Equal24.IN3
dcache_address[28] => Equal25.IN3
dcache_address[28] => Equal26.IN3
dcache_address[28] => Equal27.IN3
dcache_address[28] => Equal28.IN3
dcache_address[28] => Equal29.IN3
dcache_address[28] => Equal30.IN3
dcache_address[28] => Equal31.IN3
dcache_address[28] => Equal32.IN3
dcache_address[28] => Equal33.IN3
dcache_address[28] => Equal34.IN3
dcache_address[28] => Equal35.IN3
dcache_address[28] => Equal36.IN3
dcache_address[28] => Equal37.IN3
dcache_address[28] => Equal38.IN3
dcache_address[28] => Equal39.IN3
dcache_address[28] => Equal40.IN3
dcache_address[28] => Equal41.IN3
dcache_address[28] => Equal42.IN3
dcache_address[28] => Equal43.IN3
dcache_address[28] => Equal44.IN3
dcache_address[28] => Equal45.IN3
dcache_address[28] => Equal46.IN3
dcache_address[28] => Equal47.IN3
dcache_address[29] => Equal0.IN2
dcache_address[29] => Equal1.IN2
dcache_address[29] => Equal2.IN2
dcache_address[29] => Equal3.IN2
dcache_address[29] => Equal4.IN2
dcache_address[29] => Equal5.IN2
dcache_address[29] => Equal6.IN2
dcache_address[29] => Equal7.IN2
dcache_address[29] => Equal8.IN2
dcache_address[29] => Equal9.IN2
dcache_address[29] => Equal10.IN2
dcache_address[29] => Equal11.IN2
dcache_address[29] => Equal12.IN2
dcache_address[29] => Equal13.IN2
dcache_address[29] => Equal14.IN2
dcache_address[29] => Equal15.IN2
dcache_address[29] => Equal16.IN2
dcache_address[29] => Equal17.IN2
dcache_address[29] => Equal18.IN2
dcache_address[29] => Equal19.IN2
dcache_address[29] => Equal20.IN2
dcache_address[29] => Equal21.IN2
dcache_address[29] => Equal22.IN2
dcache_address[29] => Equal23.IN2
dcache_address[29] => Equal24.IN2
dcache_address[29] => Equal25.IN2
dcache_address[29] => Equal26.IN2
dcache_address[29] => Equal27.IN2
dcache_address[29] => Equal28.IN2
dcache_address[29] => Equal29.IN2
dcache_address[29] => Equal30.IN2
dcache_address[29] => Equal31.IN2
dcache_address[29] => Equal32.IN2
dcache_address[29] => Equal33.IN2
dcache_address[29] => Equal34.IN2
dcache_address[29] => Equal35.IN2
dcache_address[29] => Equal36.IN2
dcache_address[29] => Equal37.IN2
dcache_address[29] => Equal38.IN2
dcache_address[29] => Equal39.IN2
dcache_address[29] => Equal40.IN2
dcache_address[29] => Equal41.IN2
dcache_address[29] => Equal42.IN2
dcache_address[29] => Equal43.IN2
dcache_address[29] => Equal44.IN2
dcache_address[29] => Equal45.IN2
dcache_address[29] => Equal46.IN2
dcache_address[29] => Equal47.IN2
dcache_address[30] => Equal0.IN1
dcache_address[30] => Equal1.IN1
dcache_address[30] => Equal2.IN1
dcache_address[30] => Equal3.IN1
dcache_address[30] => Equal4.IN1
dcache_address[30] => Equal5.IN1
dcache_address[30] => Equal6.IN1
dcache_address[30] => Equal7.IN1
dcache_address[30] => Equal8.IN1
dcache_address[30] => Equal9.IN1
dcache_address[30] => Equal10.IN1
dcache_address[30] => Equal11.IN1
dcache_address[30] => Equal12.IN1
dcache_address[30] => Equal13.IN1
dcache_address[30] => Equal14.IN1
dcache_address[30] => Equal15.IN1
dcache_address[30] => Equal16.IN1
dcache_address[30] => Equal17.IN1
dcache_address[30] => Equal18.IN1
dcache_address[30] => Equal19.IN1
dcache_address[30] => Equal20.IN1
dcache_address[30] => Equal21.IN1
dcache_address[30] => Equal22.IN1
dcache_address[30] => Equal23.IN1
dcache_address[30] => Equal24.IN1
dcache_address[30] => Equal25.IN1
dcache_address[30] => Equal26.IN1
dcache_address[30] => Equal27.IN1
dcache_address[30] => Equal28.IN1
dcache_address[30] => Equal29.IN1
dcache_address[30] => Equal30.IN1
dcache_address[30] => Equal31.IN1
dcache_address[30] => Equal32.IN1
dcache_address[30] => Equal33.IN1
dcache_address[30] => Equal34.IN1
dcache_address[30] => Equal35.IN1
dcache_address[30] => Equal36.IN1
dcache_address[30] => Equal37.IN1
dcache_address[30] => Equal38.IN1
dcache_address[30] => Equal39.IN1
dcache_address[30] => Equal40.IN1
dcache_address[30] => Equal41.IN1
dcache_address[30] => Equal42.IN1
dcache_address[30] => Equal43.IN1
dcache_address[30] => Equal44.IN1
dcache_address[30] => Equal45.IN1
dcache_address[30] => Equal46.IN1
dcache_address[30] => Equal47.IN1
dcache_address[31] => Equal0.IN0
dcache_address[31] => Equal1.IN0
dcache_address[31] => Equal2.IN0
dcache_address[31] => Equal3.IN0
dcache_address[31] => Equal4.IN0
dcache_address[31] => Equal5.IN0
dcache_address[31] => Equal6.IN0
dcache_address[31] => Equal7.IN0
dcache_address[31] => Equal8.IN0
dcache_address[31] => Equal9.IN0
dcache_address[31] => Equal10.IN0
dcache_address[31] => Equal11.IN0
dcache_address[31] => Equal12.IN0
dcache_address[31] => Equal13.IN0
dcache_address[31] => Equal14.IN0
dcache_address[31] => Equal15.IN0
dcache_address[31] => Equal16.IN0
dcache_address[31] => Equal17.IN0
dcache_address[31] => Equal18.IN0
dcache_address[31] => Equal19.IN0
dcache_address[31] => Equal20.IN0
dcache_address[31] => Equal21.IN0
dcache_address[31] => Equal22.IN0
dcache_address[31] => Equal23.IN0
dcache_address[31] => Equal24.IN0
dcache_address[31] => Equal25.IN0
dcache_address[31] => Equal26.IN0
dcache_address[31] => Equal27.IN0
dcache_address[31] => Equal28.IN0
dcache_address[31] => Equal29.IN0
dcache_address[31] => Equal30.IN0
dcache_address[31] => Equal31.IN0
dcache_address[31] => Equal32.IN0
dcache_address[31] => Equal33.IN0
dcache_address[31] => Equal34.IN0
dcache_address[31] => Equal35.IN0
dcache_address[31] => Equal36.IN0
dcache_address[31] => Equal37.IN0
dcache_address[31] => Equal38.IN0
dcache_address[31] => Equal39.IN0
dcache_address[31] => Equal40.IN0
dcache_address[31] => Equal41.IN0
dcache_address[31] => Equal42.IN0
dcache_address[31] => Equal43.IN0
dcache_address[31] => Equal44.IN0
dcache_address[31] => Equal45.IN0
dcache_address[31] => Equal46.IN0
dcache_address[31] => Equal47.IN0
dcache_datain[0] => register32:cache_mem0.datain[0]
dcache_datain[0] => register32:cache_mem1.datain[0]
dcache_datain[0] => register32:cache_mem2.datain[0]
dcache_datain[0] => register32:cache_mem3.datain[0]
dcache_datain[0] => register32:cache_mem4.datain[0]
dcache_datain[0] => register32:cache_mem5.datain[0]
dcache_datain[0] => register32:cache_mem6.datain[0]
dcache_datain[0] => register32:cache_mem7.datain[0]
dcache_datain[0] => register32:cache_mem8.datain[0]
dcache_datain[0] => register32:cache_mem9.datain[0]
dcache_datain[0] => register32:cache_mem10.datain[0]
dcache_datain[0] => register32:cache_mem11.datain[0]
dcache_datain[0] => register32:cache_mem12.datain[0]
dcache_datain[0] => register32:cache_mem13.datain[0]
dcache_datain[0] => register32:cache_mem14.datain[0]
dcache_datain[0] => register32:cache_mem15.datain[0]
dcache_datain[0] => register32:cache_mem16.datain[0]
dcache_datain[0] => register32:cache_mem17.datain[0]
dcache_datain[0] => register32:cache_mem18.datain[0]
dcache_datain[0] => register32:cache_mem19.datain[0]
dcache_datain[0] => register32:cache_mem20.datain[0]
dcache_datain[0] => register32:cache_mem21.datain[0]
dcache_datain[0] => register32:cache_mem22.datain[0]
dcache_datain[0] => register32:cache_mem23.datain[0]
dcache_datain[1] => register32:cache_mem0.datain[1]
dcache_datain[1] => register32:cache_mem1.datain[1]
dcache_datain[1] => register32:cache_mem2.datain[1]
dcache_datain[1] => register32:cache_mem3.datain[1]
dcache_datain[1] => register32:cache_mem4.datain[1]
dcache_datain[1] => register32:cache_mem5.datain[1]
dcache_datain[1] => register32:cache_mem6.datain[1]
dcache_datain[1] => register32:cache_mem7.datain[1]
dcache_datain[1] => register32:cache_mem8.datain[1]
dcache_datain[1] => register32:cache_mem9.datain[1]
dcache_datain[1] => register32:cache_mem10.datain[1]
dcache_datain[1] => register32:cache_mem11.datain[1]
dcache_datain[1] => register32:cache_mem12.datain[1]
dcache_datain[1] => register32:cache_mem13.datain[1]
dcache_datain[1] => register32:cache_mem14.datain[1]
dcache_datain[1] => register32:cache_mem15.datain[1]
dcache_datain[1] => register32:cache_mem16.datain[1]
dcache_datain[1] => register32:cache_mem17.datain[1]
dcache_datain[1] => register32:cache_mem18.datain[1]
dcache_datain[1] => register32:cache_mem19.datain[1]
dcache_datain[1] => register32:cache_mem20.datain[1]
dcache_datain[1] => register32:cache_mem21.datain[1]
dcache_datain[1] => register32:cache_mem22.datain[1]
dcache_datain[1] => register32:cache_mem23.datain[1]
dcache_datain[2] => register32:cache_mem0.datain[2]
dcache_datain[2] => register32:cache_mem1.datain[2]
dcache_datain[2] => register32:cache_mem2.datain[2]
dcache_datain[2] => register32:cache_mem3.datain[2]
dcache_datain[2] => register32:cache_mem4.datain[2]
dcache_datain[2] => register32:cache_mem5.datain[2]
dcache_datain[2] => register32:cache_mem6.datain[2]
dcache_datain[2] => register32:cache_mem7.datain[2]
dcache_datain[2] => register32:cache_mem8.datain[2]
dcache_datain[2] => register32:cache_mem9.datain[2]
dcache_datain[2] => register32:cache_mem10.datain[2]
dcache_datain[2] => register32:cache_mem11.datain[2]
dcache_datain[2] => register32:cache_mem12.datain[2]
dcache_datain[2] => register32:cache_mem13.datain[2]
dcache_datain[2] => register32:cache_mem14.datain[2]
dcache_datain[2] => register32:cache_mem15.datain[2]
dcache_datain[2] => register32:cache_mem16.datain[2]
dcache_datain[2] => register32:cache_mem17.datain[2]
dcache_datain[2] => register32:cache_mem18.datain[2]
dcache_datain[2] => register32:cache_mem19.datain[2]
dcache_datain[2] => register32:cache_mem20.datain[2]
dcache_datain[2] => register32:cache_mem21.datain[2]
dcache_datain[2] => register32:cache_mem22.datain[2]
dcache_datain[2] => register32:cache_mem23.datain[2]
dcache_datain[3] => register32:cache_mem0.datain[3]
dcache_datain[3] => register32:cache_mem1.datain[3]
dcache_datain[3] => register32:cache_mem2.datain[3]
dcache_datain[3] => register32:cache_mem3.datain[3]
dcache_datain[3] => register32:cache_mem4.datain[3]
dcache_datain[3] => register32:cache_mem5.datain[3]
dcache_datain[3] => register32:cache_mem6.datain[3]
dcache_datain[3] => register32:cache_mem7.datain[3]
dcache_datain[3] => register32:cache_mem8.datain[3]
dcache_datain[3] => register32:cache_mem9.datain[3]
dcache_datain[3] => register32:cache_mem10.datain[3]
dcache_datain[3] => register32:cache_mem11.datain[3]
dcache_datain[3] => register32:cache_mem12.datain[3]
dcache_datain[3] => register32:cache_mem13.datain[3]
dcache_datain[3] => register32:cache_mem14.datain[3]
dcache_datain[3] => register32:cache_mem15.datain[3]
dcache_datain[3] => register32:cache_mem16.datain[3]
dcache_datain[3] => register32:cache_mem17.datain[3]
dcache_datain[3] => register32:cache_mem18.datain[3]
dcache_datain[3] => register32:cache_mem19.datain[3]
dcache_datain[3] => register32:cache_mem20.datain[3]
dcache_datain[3] => register32:cache_mem21.datain[3]
dcache_datain[3] => register32:cache_mem22.datain[3]
dcache_datain[3] => register32:cache_mem23.datain[3]
dcache_datain[4] => register32:cache_mem0.datain[4]
dcache_datain[4] => register32:cache_mem1.datain[4]
dcache_datain[4] => register32:cache_mem2.datain[4]
dcache_datain[4] => register32:cache_mem3.datain[4]
dcache_datain[4] => register32:cache_mem4.datain[4]
dcache_datain[4] => register32:cache_mem5.datain[4]
dcache_datain[4] => register32:cache_mem6.datain[4]
dcache_datain[4] => register32:cache_mem7.datain[4]
dcache_datain[4] => register32:cache_mem8.datain[4]
dcache_datain[4] => register32:cache_mem9.datain[4]
dcache_datain[4] => register32:cache_mem10.datain[4]
dcache_datain[4] => register32:cache_mem11.datain[4]
dcache_datain[4] => register32:cache_mem12.datain[4]
dcache_datain[4] => register32:cache_mem13.datain[4]
dcache_datain[4] => register32:cache_mem14.datain[4]
dcache_datain[4] => register32:cache_mem15.datain[4]
dcache_datain[4] => register32:cache_mem16.datain[4]
dcache_datain[4] => register32:cache_mem17.datain[4]
dcache_datain[4] => register32:cache_mem18.datain[4]
dcache_datain[4] => register32:cache_mem19.datain[4]
dcache_datain[4] => register32:cache_mem20.datain[4]
dcache_datain[4] => register32:cache_mem21.datain[4]
dcache_datain[4] => register32:cache_mem22.datain[4]
dcache_datain[4] => register32:cache_mem23.datain[4]
dcache_datain[5] => register32:cache_mem0.datain[5]
dcache_datain[5] => register32:cache_mem1.datain[5]
dcache_datain[5] => register32:cache_mem2.datain[5]
dcache_datain[5] => register32:cache_mem3.datain[5]
dcache_datain[5] => register32:cache_mem4.datain[5]
dcache_datain[5] => register32:cache_mem5.datain[5]
dcache_datain[5] => register32:cache_mem6.datain[5]
dcache_datain[5] => register32:cache_mem7.datain[5]
dcache_datain[5] => register32:cache_mem8.datain[5]
dcache_datain[5] => register32:cache_mem9.datain[5]
dcache_datain[5] => register32:cache_mem10.datain[5]
dcache_datain[5] => register32:cache_mem11.datain[5]
dcache_datain[5] => register32:cache_mem12.datain[5]
dcache_datain[5] => register32:cache_mem13.datain[5]
dcache_datain[5] => register32:cache_mem14.datain[5]
dcache_datain[5] => register32:cache_mem15.datain[5]
dcache_datain[5] => register32:cache_mem16.datain[5]
dcache_datain[5] => register32:cache_mem17.datain[5]
dcache_datain[5] => register32:cache_mem18.datain[5]
dcache_datain[5] => register32:cache_mem19.datain[5]
dcache_datain[5] => register32:cache_mem20.datain[5]
dcache_datain[5] => register32:cache_mem21.datain[5]
dcache_datain[5] => register32:cache_mem22.datain[5]
dcache_datain[5] => register32:cache_mem23.datain[5]
dcache_datain[6] => register32:cache_mem0.datain[6]
dcache_datain[6] => register32:cache_mem1.datain[6]
dcache_datain[6] => register32:cache_mem2.datain[6]
dcache_datain[6] => register32:cache_mem3.datain[6]
dcache_datain[6] => register32:cache_mem4.datain[6]
dcache_datain[6] => register32:cache_mem5.datain[6]
dcache_datain[6] => register32:cache_mem6.datain[6]
dcache_datain[6] => register32:cache_mem7.datain[6]
dcache_datain[6] => register32:cache_mem8.datain[6]
dcache_datain[6] => register32:cache_mem9.datain[6]
dcache_datain[6] => register32:cache_mem10.datain[6]
dcache_datain[6] => register32:cache_mem11.datain[6]
dcache_datain[6] => register32:cache_mem12.datain[6]
dcache_datain[6] => register32:cache_mem13.datain[6]
dcache_datain[6] => register32:cache_mem14.datain[6]
dcache_datain[6] => register32:cache_mem15.datain[6]
dcache_datain[6] => register32:cache_mem16.datain[6]
dcache_datain[6] => register32:cache_mem17.datain[6]
dcache_datain[6] => register32:cache_mem18.datain[6]
dcache_datain[6] => register32:cache_mem19.datain[6]
dcache_datain[6] => register32:cache_mem20.datain[6]
dcache_datain[6] => register32:cache_mem21.datain[6]
dcache_datain[6] => register32:cache_mem22.datain[6]
dcache_datain[6] => register32:cache_mem23.datain[6]
dcache_datain[7] => register32:cache_mem0.datain[7]
dcache_datain[7] => register32:cache_mem1.datain[7]
dcache_datain[7] => register32:cache_mem2.datain[7]
dcache_datain[7] => register32:cache_mem3.datain[7]
dcache_datain[7] => register32:cache_mem4.datain[7]
dcache_datain[7] => register32:cache_mem5.datain[7]
dcache_datain[7] => register32:cache_mem6.datain[7]
dcache_datain[7] => register32:cache_mem7.datain[7]
dcache_datain[7] => register32:cache_mem8.datain[7]
dcache_datain[7] => register32:cache_mem9.datain[7]
dcache_datain[7] => register32:cache_mem10.datain[7]
dcache_datain[7] => register32:cache_mem11.datain[7]
dcache_datain[7] => register32:cache_mem12.datain[7]
dcache_datain[7] => register32:cache_mem13.datain[7]
dcache_datain[7] => register32:cache_mem14.datain[7]
dcache_datain[7] => register32:cache_mem15.datain[7]
dcache_datain[7] => register32:cache_mem16.datain[7]
dcache_datain[7] => register32:cache_mem17.datain[7]
dcache_datain[7] => register32:cache_mem18.datain[7]
dcache_datain[7] => register32:cache_mem19.datain[7]
dcache_datain[7] => register32:cache_mem20.datain[7]
dcache_datain[7] => register32:cache_mem21.datain[7]
dcache_datain[7] => register32:cache_mem22.datain[7]
dcache_datain[7] => register32:cache_mem23.datain[7]
dcache_datain[8] => register32:cache_mem0.datain[8]
dcache_datain[8] => register32:cache_mem1.datain[8]
dcache_datain[8] => register32:cache_mem2.datain[8]
dcache_datain[8] => register32:cache_mem3.datain[8]
dcache_datain[8] => register32:cache_mem4.datain[8]
dcache_datain[8] => register32:cache_mem5.datain[8]
dcache_datain[8] => register32:cache_mem6.datain[8]
dcache_datain[8] => register32:cache_mem7.datain[8]
dcache_datain[8] => register32:cache_mem8.datain[8]
dcache_datain[8] => register32:cache_mem9.datain[8]
dcache_datain[8] => register32:cache_mem10.datain[8]
dcache_datain[8] => register32:cache_mem11.datain[8]
dcache_datain[8] => register32:cache_mem12.datain[8]
dcache_datain[8] => register32:cache_mem13.datain[8]
dcache_datain[8] => register32:cache_mem14.datain[8]
dcache_datain[8] => register32:cache_mem15.datain[8]
dcache_datain[8] => register32:cache_mem16.datain[8]
dcache_datain[8] => register32:cache_mem17.datain[8]
dcache_datain[8] => register32:cache_mem18.datain[8]
dcache_datain[8] => register32:cache_mem19.datain[8]
dcache_datain[8] => register32:cache_mem20.datain[8]
dcache_datain[8] => register32:cache_mem21.datain[8]
dcache_datain[8] => register32:cache_mem22.datain[8]
dcache_datain[8] => register32:cache_mem23.datain[8]
dcache_datain[9] => register32:cache_mem0.datain[9]
dcache_datain[9] => register32:cache_mem1.datain[9]
dcache_datain[9] => register32:cache_mem2.datain[9]
dcache_datain[9] => register32:cache_mem3.datain[9]
dcache_datain[9] => register32:cache_mem4.datain[9]
dcache_datain[9] => register32:cache_mem5.datain[9]
dcache_datain[9] => register32:cache_mem6.datain[9]
dcache_datain[9] => register32:cache_mem7.datain[9]
dcache_datain[9] => register32:cache_mem8.datain[9]
dcache_datain[9] => register32:cache_mem9.datain[9]
dcache_datain[9] => register32:cache_mem10.datain[9]
dcache_datain[9] => register32:cache_mem11.datain[9]
dcache_datain[9] => register32:cache_mem12.datain[9]
dcache_datain[9] => register32:cache_mem13.datain[9]
dcache_datain[9] => register32:cache_mem14.datain[9]
dcache_datain[9] => register32:cache_mem15.datain[9]
dcache_datain[9] => register32:cache_mem16.datain[9]
dcache_datain[9] => register32:cache_mem17.datain[9]
dcache_datain[9] => register32:cache_mem18.datain[9]
dcache_datain[9] => register32:cache_mem19.datain[9]
dcache_datain[9] => register32:cache_mem20.datain[9]
dcache_datain[9] => register32:cache_mem21.datain[9]
dcache_datain[9] => register32:cache_mem22.datain[9]
dcache_datain[9] => register32:cache_mem23.datain[9]
dcache_datain[10] => register32:cache_mem0.datain[10]
dcache_datain[10] => register32:cache_mem1.datain[10]
dcache_datain[10] => register32:cache_mem2.datain[10]
dcache_datain[10] => register32:cache_mem3.datain[10]
dcache_datain[10] => register32:cache_mem4.datain[10]
dcache_datain[10] => register32:cache_mem5.datain[10]
dcache_datain[10] => register32:cache_mem6.datain[10]
dcache_datain[10] => register32:cache_mem7.datain[10]
dcache_datain[10] => register32:cache_mem8.datain[10]
dcache_datain[10] => register32:cache_mem9.datain[10]
dcache_datain[10] => register32:cache_mem10.datain[10]
dcache_datain[10] => register32:cache_mem11.datain[10]
dcache_datain[10] => register32:cache_mem12.datain[10]
dcache_datain[10] => register32:cache_mem13.datain[10]
dcache_datain[10] => register32:cache_mem14.datain[10]
dcache_datain[10] => register32:cache_mem15.datain[10]
dcache_datain[10] => register32:cache_mem16.datain[10]
dcache_datain[10] => register32:cache_mem17.datain[10]
dcache_datain[10] => register32:cache_mem18.datain[10]
dcache_datain[10] => register32:cache_mem19.datain[10]
dcache_datain[10] => register32:cache_mem20.datain[10]
dcache_datain[10] => register32:cache_mem21.datain[10]
dcache_datain[10] => register32:cache_mem22.datain[10]
dcache_datain[10] => register32:cache_mem23.datain[10]
dcache_datain[11] => register32:cache_mem0.datain[11]
dcache_datain[11] => register32:cache_mem1.datain[11]
dcache_datain[11] => register32:cache_mem2.datain[11]
dcache_datain[11] => register32:cache_mem3.datain[11]
dcache_datain[11] => register32:cache_mem4.datain[11]
dcache_datain[11] => register32:cache_mem5.datain[11]
dcache_datain[11] => register32:cache_mem6.datain[11]
dcache_datain[11] => register32:cache_mem7.datain[11]
dcache_datain[11] => register32:cache_mem8.datain[11]
dcache_datain[11] => register32:cache_mem9.datain[11]
dcache_datain[11] => register32:cache_mem10.datain[11]
dcache_datain[11] => register32:cache_mem11.datain[11]
dcache_datain[11] => register32:cache_mem12.datain[11]
dcache_datain[11] => register32:cache_mem13.datain[11]
dcache_datain[11] => register32:cache_mem14.datain[11]
dcache_datain[11] => register32:cache_mem15.datain[11]
dcache_datain[11] => register32:cache_mem16.datain[11]
dcache_datain[11] => register32:cache_mem17.datain[11]
dcache_datain[11] => register32:cache_mem18.datain[11]
dcache_datain[11] => register32:cache_mem19.datain[11]
dcache_datain[11] => register32:cache_mem20.datain[11]
dcache_datain[11] => register32:cache_mem21.datain[11]
dcache_datain[11] => register32:cache_mem22.datain[11]
dcache_datain[11] => register32:cache_mem23.datain[11]
dcache_datain[12] => register32:cache_mem0.datain[12]
dcache_datain[12] => register32:cache_mem1.datain[12]
dcache_datain[12] => register32:cache_mem2.datain[12]
dcache_datain[12] => register32:cache_mem3.datain[12]
dcache_datain[12] => register32:cache_mem4.datain[12]
dcache_datain[12] => register32:cache_mem5.datain[12]
dcache_datain[12] => register32:cache_mem6.datain[12]
dcache_datain[12] => register32:cache_mem7.datain[12]
dcache_datain[12] => register32:cache_mem8.datain[12]
dcache_datain[12] => register32:cache_mem9.datain[12]
dcache_datain[12] => register32:cache_mem10.datain[12]
dcache_datain[12] => register32:cache_mem11.datain[12]
dcache_datain[12] => register32:cache_mem12.datain[12]
dcache_datain[12] => register32:cache_mem13.datain[12]
dcache_datain[12] => register32:cache_mem14.datain[12]
dcache_datain[12] => register32:cache_mem15.datain[12]
dcache_datain[12] => register32:cache_mem16.datain[12]
dcache_datain[12] => register32:cache_mem17.datain[12]
dcache_datain[12] => register32:cache_mem18.datain[12]
dcache_datain[12] => register32:cache_mem19.datain[12]
dcache_datain[12] => register32:cache_mem20.datain[12]
dcache_datain[12] => register32:cache_mem21.datain[12]
dcache_datain[12] => register32:cache_mem22.datain[12]
dcache_datain[12] => register32:cache_mem23.datain[12]
dcache_datain[13] => register32:cache_mem0.datain[13]
dcache_datain[13] => register32:cache_mem1.datain[13]
dcache_datain[13] => register32:cache_mem2.datain[13]
dcache_datain[13] => register32:cache_mem3.datain[13]
dcache_datain[13] => register32:cache_mem4.datain[13]
dcache_datain[13] => register32:cache_mem5.datain[13]
dcache_datain[13] => register32:cache_mem6.datain[13]
dcache_datain[13] => register32:cache_mem7.datain[13]
dcache_datain[13] => register32:cache_mem8.datain[13]
dcache_datain[13] => register32:cache_mem9.datain[13]
dcache_datain[13] => register32:cache_mem10.datain[13]
dcache_datain[13] => register32:cache_mem11.datain[13]
dcache_datain[13] => register32:cache_mem12.datain[13]
dcache_datain[13] => register32:cache_mem13.datain[13]
dcache_datain[13] => register32:cache_mem14.datain[13]
dcache_datain[13] => register32:cache_mem15.datain[13]
dcache_datain[13] => register32:cache_mem16.datain[13]
dcache_datain[13] => register32:cache_mem17.datain[13]
dcache_datain[13] => register32:cache_mem18.datain[13]
dcache_datain[13] => register32:cache_mem19.datain[13]
dcache_datain[13] => register32:cache_mem20.datain[13]
dcache_datain[13] => register32:cache_mem21.datain[13]
dcache_datain[13] => register32:cache_mem22.datain[13]
dcache_datain[13] => register32:cache_mem23.datain[13]
dcache_datain[14] => register32:cache_mem0.datain[14]
dcache_datain[14] => register32:cache_mem1.datain[14]
dcache_datain[14] => register32:cache_mem2.datain[14]
dcache_datain[14] => register32:cache_mem3.datain[14]
dcache_datain[14] => register32:cache_mem4.datain[14]
dcache_datain[14] => register32:cache_mem5.datain[14]
dcache_datain[14] => register32:cache_mem6.datain[14]
dcache_datain[14] => register32:cache_mem7.datain[14]
dcache_datain[14] => register32:cache_mem8.datain[14]
dcache_datain[14] => register32:cache_mem9.datain[14]
dcache_datain[14] => register32:cache_mem10.datain[14]
dcache_datain[14] => register32:cache_mem11.datain[14]
dcache_datain[14] => register32:cache_mem12.datain[14]
dcache_datain[14] => register32:cache_mem13.datain[14]
dcache_datain[14] => register32:cache_mem14.datain[14]
dcache_datain[14] => register32:cache_mem15.datain[14]
dcache_datain[14] => register32:cache_mem16.datain[14]
dcache_datain[14] => register32:cache_mem17.datain[14]
dcache_datain[14] => register32:cache_mem18.datain[14]
dcache_datain[14] => register32:cache_mem19.datain[14]
dcache_datain[14] => register32:cache_mem20.datain[14]
dcache_datain[14] => register32:cache_mem21.datain[14]
dcache_datain[14] => register32:cache_mem22.datain[14]
dcache_datain[14] => register32:cache_mem23.datain[14]
dcache_datain[15] => register32:cache_mem0.datain[15]
dcache_datain[15] => register32:cache_mem1.datain[15]
dcache_datain[15] => register32:cache_mem2.datain[15]
dcache_datain[15] => register32:cache_mem3.datain[15]
dcache_datain[15] => register32:cache_mem4.datain[15]
dcache_datain[15] => register32:cache_mem5.datain[15]
dcache_datain[15] => register32:cache_mem6.datain[15]
dcache_datain[15] => register32:cache_mem7.datain[15]
dcache_datain[15] => register32:cache_mem8.datain[15]
dcache_datain[15] => register32:cache_mem9.datain[15]
dcache_datain[15] => register32:cache_mem10.datain[15]
dcache_datain[15] => register32:cache_mem11.datain[15]
dcache_datain[15] => register32:cache_mem12.datain[15]
dcache_datain[15] => register32:cache_mem13.datain[15]
dcache_datain[15] => register32:cache_mem14.datain[15]
dcache_datain[15] => register32:cache_mem15.datain[15]
dcache_datain[15] => register32:cache_mem16.datain[15]
dcache_datain[15] => register32:cache_mem17.datain[15]
dcache_datain[15] => register32:cache_mem18.datain[15]
dcache_datain[15] => register32:cache_mem19.datain[15]
dcache_datain[15] => register32:cache_mem20.datain[15]
dcache_datain[15] => register32:cache_mem21.datain[15]
dcache_datain[15] => register32:cache_mem22.datain[15]
dcache_datain[15] => register32:cache_mem23.datain[15]
dcache_datain[16] => register32:cache_mem0.datain[16]
dcache_datain[16] => register32:cache_mem1.datain[16]
dcache_datain[16] => register32:cache_mem2.datain[16]
dcache_datain[16] => register32:cache_mem3.datain[16]
dcache_datain[16] => register32:cache_mem4.datain[16]
dcache_datain[16] => register32:cache_mem5.datain[16]
dcache_datain[16] => register32:cache_mem6.datain[16]
dcache_datain[16] => register32:cache_mem7.datain[16]
dcache_datain[16] => register32:cache_mem8.datain[16]
dcache_datain[16] => register32:cache_mem9.datain[16]
dcache_datain[16] => register32:cache_mem10.datain[16]
dcache_datain[16] => register32:cache_mem11.datain[16]
dcache_datain[16] => register32:cache_mem12.datain[16]
dcache_datain[16] => register32:cache_mem13.datain[16]
dcache_datain[16] => register32:cache_mem14.datain[16]
dcache_datain[16] => register32:cache_mem15.datain[16]
dcache_datain[16] => register32:cache_mem16.datain[16]
dcache_datain[16] => register32:cache_mem17.datain[16]
dcache_datain[16] => register32:cache_mem18.datain[16]
dcache_datain[16] => register32:cache_mem19.datain[16]
dcache_datain[16] => register32:cache_mem20.datain[16]
dcache_datain[16] => register32:cache_mem21.datain[16]
dcache_datain[16] => register32:cache_mem22.datain[16]
dcache_datain[16] => register32:cache_mem23.datain[16]
dcache_datain[17] => register32:cache_mem0.datain[17]
dcache_datain[17] => register32:cache_mem1.datain[17]
dcache_datain[17] => register32:cache_mem2.datain[17]
dcache_datain[17] => register32:cache_mem3.datain[17]
dcache_datain[17] => register32:cache_mem4.datain[17]
dcache_datain[17] => register32:cache_mem5.datain[17]
dcache_datain[17] => register32:cache_mem6.datain[17]
dcache_datain[17] => register32:cache_mem7.datain[17]
dcache_datain[17] => register32:cache_mem8.datain[17]
dcache_datain[17] => register32:cache_mem9.datain[17]
dcache_datain[17] => register32:cache_mem10.datain[17]
dcache_datain[17] => register32:cache_mem11.datain[17]
dcache_datain[17] => register32:cache_mem12.datain[17]
dcache_datain[17] => register32:cache_mem13.datain[17]
dcache_datain[17] => register32:cache_mem14.datain[17]
dcache_datain[17] => register32:cache_mem15.datain[17]
dcache_datain[17] => register32:cache_mem16.datain[17]
dcache_datain[17] => register32:cache_mem17.datain[17]
dcache_datain[17] => register32:cache_mem18.datain[17]
dcache_datain[17] => register32:cache_mem19.datain[17]
dcache_datain[17] => register32:cache_mem20.datain[17]
dcache_datain[17] => register32:cache_mem21.datain[17]
dcache_datain[17] => register32:cache_mem22.datain[17]
dcache_datain[17] => register32:cache_mem23.datain[17]
dcache_datain[18] => register32:cache_mem0.datain[18]
dcache_datain[18] => register32:cache_mem1.datain[18]
dcache_datain[18] => register32:cache_mem2.datain[18]
dcache_datain[18] => register32:cache_mem3.datain[18]
dcache_datain[18] => register32:cache_mem4.datain[18]
dcache_datain[18] => register32:cache_mem5.datain[18]
dcache_datain[18] => register32:cache_mem6.datain[18]
dcache_datain[18] => register32:cache_mem7.datain[18]
dcache_datain[18] => register32:cache_mem8.datain[18]
dcache_datain[18] => register32:cache_mem9.datain[18]
dcache_datain[18] => register32:cache_mem10.datain[18]
dcache_datain[18] => register32:cache_mem11.datain[18]
dcache_datain[18] => register32:cache_mem12.datain[18]
dcache_datain[18] => register32:cache_mem13.datain[18]
dcache_datain[18] => register32:cache_mem14.datain[18]
dcache_datain[18] => register32:cache_mem15.datain[18]
dcache_datain[18] => register32:cache_mem16.datain[18]
dcache_datain[18] => register32:cache_mem17.datain[18]
dcache_datain[18] => register32:cache_mem18.datain[18]
dcache_datain[18] => register32:cache_mem19.datain[18]
dcache_datain[18] => register32:cache_mem20.datain[18]
dcache_datain[18] => register32:cache_mem21.datain[18]
dcache_datain[18] => register32:cache_mem22.datain[18]
dcache_datain[18] => register32:cache_mem23.datain[18]
dcache_datain[19] => register32:cache_mem0.datain[19]
dcache_datain[19] => register32:cache_mem1.datain[19]
dcache_datain[19] => register32:cache_mem2.datain[19]
dcache_datain[19] => register32:cache_mem3.datain[19]
dcache_datain[19] => register32:cache_mem4.datain[19]
dcache_datain[19] => register32:cache_mem5.datain[19]
dcache_datain[19] => register32:cache_mem6.datain[19]
dcache_datain[19] => register32:cache_mem7.datain[19]
dcache_datain[19] => register32:cache_mem8.datain[19]
dcache_datain[19] => register32:cache_mem9.datain[19]
dcache_datain[19] => register32:cache_mem10.datain[19]
dcache_datain[19] => register32:cache_mem11.datain[19]
dcache_datain[19] => register32:cache_mem12.datain[19]
dcache_datain[19] => register32:cache_mem13.datain[19]
dcache_datain[19] => register32:cache_mem14.datain[19]
dcache_datain[19] => register32:cache_mem15.datain[19]
dcache_datain[19] => register32:cache_mem16.datain[19]
dcache_datain[19] => register32:cache_mem17.datain[19]
dcache_datain[19] => register32:cache_mem18.datain[19]
dcache_datain[19] => register32:cache_mem19.datain[19]
dcache_datain[19] => register32:cache_mem20.datain[19]
dcache_datain[19] => register32:cache_mem21.datain[19]
dcache_datain[19] => register32:cache_mem22.datain[19]
dcache_datain[19] => register32:cache_mem23.datain[19]
dcache_datain[20] => register32:cache_mem0.datain[20]
dcache_datain[20] => register32:cache_mem1.datain[20]
dcache_datain[20] => register32:cache_mem2.datain[20]
dcache_datain[20] => register32:cache_mem3.datain[20]
dcache_datain[20] => register32:cache_mem4.datain[20]
dcache_datain[20] => register32:cache_mem5.datain[20]
dcache_datain[20] => register32:cache_mem6.datain[20]
dcache_datain[20] => register32:cache_mem7.datain[20]
dcache_datain[20] => register32:cache_mem8.datain[20]
dcache_datain[20] => register32:cache_mem9.datain[20]
dcache_datain[20] => register32:cache_mem10.datain[20]
dcache_datain[20] => register32:cache_mem11.datain[20]
dcache_datain[20] => register32:cache_mem12.datain[20]
dcache_datain[20] => register32:cache_mem13.datain[20]
dcache_datain[20] => register32:cache_mem14.datain[20]
dcache_datain[20] => register32:cache_mem15.datain[20]
dcache_datain[20] => register32:cache_mem16.datain[20]
dcache_datain[20] => register32:cache_mem17.datain[20]
dcache_datain[20] => register32:cache_mem18.datain[20]
dcache_datain[20] => register32:cache_mem19.datain[20]
dcache_datain[20] => register32:cache_mem20.datain[20]
dcache_datain[20] => register32:cache_mem21.datain[20]
dcache_datain[20] => register32:cache_mem22.datain[20]
dcache_datain[20] => register32:cache_mem23.datain[20]
dcache_datain[21] => register32:cache_mem0.datain[21]
dcache_datain[21] => register32:cache_mem1.datain[21]
dcache_datain[21] => register32:cache_mem2.datain[21]
dcache_datain[21] => register32:cache_mem3.datain[21]
dcache_datain[21] => register32:cache_mem4.datain[21]
dcache_datain[21] => register32:cache_mem5.datain[21]
dcache_datain[21] => register32:cache_mem6.datain[21]
dcache_datain[21] => register32:cache_mem7.datain[21]
dcache_datain[21] => register32:cache_mem8.datain[21]
dcache_datain[21] => register32:cache_mem9.datain[21]
dcache_datain[21] => register32:cache_mem10.datain[21]
dcache_datain[21] => register32:cache_mem11.datain[21]
dcache_datain[21] => register32:cache_mem12.datain[21]
dcache_datain[21] => register32:cache_mem13.datain[21]
dcache_datain[21] => register32:cache_mem14.datain[21]
dcache_datain[21] => register32:cache_mem15.datain[21]
dcache_datain[21] => register32:cache_mem16.datain[21]
dcache_datain[21] => register32:cache_mem17.datain[21]
dcache_datain[21] => register32:cache_mem18.datain[21]
dcache_datain[21] => register32:cache_mem19.datain[21]
dcache_datain[21] => register32:cache_mem20.datain[21]
dcache_datain[21] => register32:cache_mem21.datain[21]
dcache_datain[21] => register32:cache_mem22.datain[21]
dcache_datain[21] => register32:cache_mem23.datain[21]
dcache_datain[22] => register32:cache_mem0.datain[22]
dcache_datain[22] => register32:cache_mem1.datain[22]
dcache_datain[22] => register32:cache_mem2.datain[22]
dcache_datain[22] => register32:cache_mem3.datain[22]
dcache_datain[22] => register32:cache_mem4.datain[22]
dcache_datain[22] => register32:cache_mem5.datain[22]
dcache_datain[22] => register32:cache_mem6.datain[22]
dcache_datain[22] => register32:cache_mem7.datain[22]
dcache_datain[22] => register32:cache_mem8.datain[22]
dcache_datain[22] => register32:cache_mem9.datain[22]
dcache_datain[22] => register32:cache_mem10.datain[22]
dcache_datain[22] => register32:cache_mem11.datain[22]
dcache_datain[22] => register32:cache_mem12.datain[22]
dcache_datain[22] => register32:cache_mem13.datain[22]
dcache_datain[22] => register32:cache_mem14.datain[22]
dcache_datain[22] => register32:cache_mem15.datain[22]
dcache_datain[22] => register32:cache_mem16.datain[22]
dcache_datain[22] => register32:cache_mem17.datain[22]
dcache_datain[22] => register32:cache_mem18.datain[22]
dcache_datain[22] => register32:cache_mem19.datain[22]
dcache_datain[22] => register32:cache_mem20.datain[22]
dcache_datain[22] => register32:cache_mem21.datain[22]
dcache_datain[22] => register32:cache_mem22.datain[22]
dcache_datain[22] => register32:cache_mem23.datain[22]
dcache_datain[23] => register32:cache_mem0.datain[23]
dcache_datain[23] => register32:cache_mem1.datain[23]
dcache_datain[23] => register32:cache_mem2.datain[23]
dcache_datain[23] => register32:cache_mem3.datain[23]
dcache_datain[23] => register32:cache_mem4.datain[23]
dcache_datain[23] => register32:cache_mem5.datain[23]
dcache_datain[23] => register32:cache_mem6.datain[23]
dcache_datain[23] => register32:cache_mem7.datain[23]
dcache_datain[23] => register32:cache_mem8.datain[23]
dcache_datain[23] => register32:cache_mem9.datain[23]
dcache_datain[23] => register32:cache_mem10.datain[23]
dcache_datain[23] => register32:cache_mem11.datain[23]
dcache_datain[23] => register32:cache_mem12.datain[23]
dcache_datain[23] => register32:cache_mem13.datain[23]
dcache_datain[23] => register32:cache_mem14.datain[23]
dcache_datain[23] => register32:cache_mem15.datain[23]
dcache_datain[23] => register32:cache_mem16.datain[23]
dcache_datain[23] => register32:cache_mem17.datain[23]
dcache_datain[23] => register32:cache_mem18.datain[23]
dcache_datain[23] => register32:cache_mem19.datain[23]
dcache_datain[23] => register32:cache_mem20.datain[23]
dcache_datain[23] => register32:cache_mem21.datain[23]
dcache_datain[23] => register32:cache_mem22.datain[23]
dcache_datain[23] => register32:cache_mem23.datain[23]
dcache_datain[24] => register32:cache_mem0.datain[24]
dcache_datain[24] => register32:cache_mem1.datain[24]
dcache_datain[24] => register32:cache_mem2.datain[24]
dcache_datain[24] => register32:cache_mem3.datain[24]
dcache_datain[24] => register32:cache_mem4.datain[24]
dcache_datain[24] => register32:cache_mem5.datain[24]
dcache_datain[24] => register32:cache_mem6.datain[24]
dcache_datain[24] => register32:cache_mem7.datain[24]
dcache_datain[24] => register32:cache_mem8.datain[24]
dcache_datain[24] => register32:cache_mem9.datain[24]
dcache_datain[24] => register32:cache_mem10.datain[24]
dcache_datain[24] => register32:cache_mem11.datain[24]
dcache_datain[24] => register32:cache_mem12.datain[24]
dcache_datain[24] => register32:cache_mem13.datain[24]
dcache_datain[24] => register32:cache_mem14.datain[24]
dcache_datain[24] => register32:cache_mem15.datain[24]
dcache_datain[24] => register32:cache_mem16.datain[24]
dcache_datain[24] => register32:cache_mem17.datain[24]
dcache_datain[24] => register32:cache_mem18.datain[24]
dcache_datain[24] => register32:cache_mem19.datain[24]
dcache_datain[24] => register32:cache_mem20.datain[24]
dcache_datain[24] => register32:cache_mem21.datain[24]
dcache_datain[24] => register32:cache_mem22.datain[24]
dcache_datain[24] => register32:cache_mem23.datain[24]
dcache_datain[25] => register32:cache_mem0.datain[25]
dcache_datain[25] => register32:cache_mem1.datain[25]
dcache_datain[25] => register32:cache_mem2.datain[25]
dcache_datain[25] => register32:cache_mem3.datain[25]
dcache_datain[25] => register32:cache_mem4.datain[25]
dcache_datain[25] => register32:cache_mem5.datain[25]
dcache_datain[25] => register32:cache_mem6.datain[25]
dcache_datain[25] => register32:cache_mem7.datain[25]
dcache_datain[25] => register32:cache_mem8.datain[25]
dcache_datain[25] => register32:cache_mem9.datain[25]
dcache_datain[25] => register32:cache_mem10.datain[25]
dcache_datain[25] => register32:cache_mem11.datain[25]
dcache_datain[25] => register32:cache_mem12.datain[25]
dcache_datain[25] => register32:cache_mem13.datain[25]
dcache_datain[25] => register32:cache_mem14.datain[25]
dcache_datain[25] => register32:cache_mem15.datain[25]
dcache_datain[25] => register32:cache_mem16.datain[25]
dcache_datain[25] => register32:cache_mem17.datain[25]
dcache_datain[25] => register32:cache_mem18.datain[25]
dcache_datain[25] => register32:cache_mem19.datain[25]
dcache_datain[25] => register32:cache_mem20.datain[25]
dcache_datain[25] => register32:cache_mem21.datain[25]
dcache_datain[25] => register32:cache_mem22.datain[25]
dcache_datain[25] => register32:cache_mem23.datain[25]
dcache_datain[26] => register32:cache_mem0.datain[26]
dcache_datain[26] => register32:cache_mem1.datain[26]
dcache_datain[26] => register32:cache_mem2.datain[26]
dcache_datain[26] => register32:cache_mem3.datain[26]
dcache_datain[26] => register32:cache_mem4.datain[26]
dcache_datain[26] => register32:cache_mem5.datain[26]
dcache_datain[26] => register32:cache_mem6.datain[26]
dcache_datain[26] => register32:cache_mem7.datain[26]
dcache_datain[26] => register32:cache_mem8.datain[26]
dcache_datain[26] => register32:cache_mem9.datain[26]
dcache_datain[26] => register32:cache_mem10.datain[26]
dcache_datain[26] => register32:cache_mem11.datain[26]
dcache_datain[26] => register32:cache_mem12.datain[26]
dcache_datain[26] => register32:cache_mem13.datain[26]
dcache_datain[26] => register32:cache_mem14.datain[26]
dcache_datain[26] => register32:cache_mem15.datain[26]
dcache_datain[26] => register32:cache_mem16.datain[26]
dcache_datain[26] => register32:cache_mem17.datain[26]
dcache_datain[26] => register32:cache_mem18.datain[26]
dcache_datain[26] => register32:cache_mem19.datain[26]
dcache_datain[26] => register32:cache_mem20.datain[26]
dcache_datain[26] => register32:cache_mem21.datain[26]
dcache_datain[26] => register32:cache_mem22.datain[26]
dcache_datain[26] => register32:cache_mem23.datain[26]
dcache_datain[27] => register32:cache_mem0.datain[27]
dcache_datain[27] => register32:cache_mem1.datain[27]
dcache_datain[27] => register32:cache_mem2.datain[27]
dcache_datain[27] => register32:cache_mem3.datain[27]
dcache_datain[27] => register32:cache_mem4.datain[27]
dcache_datain[27] => register32:cache_mem5.datain[27]
dcache_datain[27] => register32:cache_mem6.datain[27]
dcache_datain[27] => register32:cache_mem7.datain[27]
dcache_datain[27] => register32:cache_mem8.datain[27]
dcache_datain[27] => register32:cache_mem9.datain[27]
dcache_datain[27] => register32:cache_mem10.datain[27]
dcache_datain[27] => register32:cache_mem11.datain[27]
dcache_datain[27] => register32:cache_mem12.datain[27]
dcache_datain[27] => register32:cache_mem13.datain[27]
dcache_datain[27] => register32:cache_mem14.datain[27]
dcache_datain[27] => register32:cache_mem15.datain[27]
dcache_datain[27] => register32:cache_mem16.datain[27]
dcache_datain[27] => register32:cache_mem17.datain[27]
dcache_datain[27] => register32:cache_mem18.datain[27]
dcache_datain[27] => register32:cache_mem19.datain[27]
dcache_datain[27] => register32:cache_mem20.datain[27]
dcache_datain[27] => register32:cache_mem21.datain[27]
dcache_datain[27] => register32:cache_mem22.datain[27]
dcache_datain[27] => register32:cache_mem23.datain[27]
dcache_datain[28] => register32:cache_mem0.datain[28]
dcache_datain[28] => register32:cache_mem1.datain[28]
dcache_datain[28] => register32:cache_mem2.datain[28]
dcache_datain[28] => register32:cache_mem3.datain[28]
dcache_datain[28] => register32:cache_mem4.datain[28]
dcache_datain[28] => register32:cache_mem5.datain[28]
dcache_datain[28] => register32:cache_mem6.datain[28]
dcache_datain[28] => register32:cache_mem7.datain[28]
dcache_datain[28] => register32:cache_mem8.datain[28]
dcache_datain[28] => register32:cache_mem9.datain[28]
dcache_datain[28] => register32:cache_mem10.datain[28]
dcache_datain[28] => register32:cache_mem11.datain[28]
dcache_datain[28] => register32:cache_mem12.datain[28]
dcache_datain[28] => register32:cache_mem13.datain[28]
dcache_datain[28] => register32:cache_mem14.datain[28]
dcache_datain[28] => register32:cache_mem15.datain[28]
dcache_datain[28] => register32:cache_mem16.datain[28]
dcache_datain[28] => register32:cache_mem17.datain[28]
dcache_datain[28] => register32:cache_mem18.datain[28]
dcache_datain[28] => register32:cache_mem19.datain[28]
dcache_datain[28] => register32:cache_mem20.datain[28]
dcache_datain[28] => register32:cache_mem21.datain[28]
dcache_datain[28] => register32:cache_mem22.datain[28]
dcache_datain[28] => register32:cache_mem23.datain[28]
dcache_datain[29] => register32:cache_mem0.datain[29]
dcache_datain[29] => register32:cache_mem1.datain[29]
dcache_datain[29] => register32:cache_mem2.datain[29]
dcache_datain[29] => register32:cache_mem3.datain[29]
dcache_datain[29] => register32:cache_mem4.datain[29]
dcache_datain[29] => register32:cache_mem5.datain[29]
dcache_datain[29] => register32:cache_mem6.datain[29]
dcache_datain[29] => register32:cache_mem7.datain[29]
dcache_datain[29] => register32:cache_mem8.datain[29]
dcache_datain[29] => register32:cache_mem9.datain[29]
dcache_datain[29] => register32:cache_mem10.datain[29]
dcache_datain[29] => register32:cache_mem11.datain[29]
dcache_datain[29] => register32:cache_mem12.datain[29]
dcache_datain[29] => register32:cache_mem13.datain[29]
dcache_datain[29] => register32:cache_mem14.datain[29]
dcache_datain[29] => register32:cache_mem15.datain[29]
dcache_datain[29] => register32:cache_mem16.datain[29]
dcache_datain[29] => register32:cache_mem17.datain[29]
dcache_datain[29] => register32:cache_mem18.datain[29]
dcache_datain[29] => register32:cache_mem19.datain[29]
dcache_datain[29] => register32:cache_mem20.datain[29]
dcache_datain[29] => register32:cache_mem21.datain[29]
dcache_datain[29] => register32:cache_mem22.datain[29]
dcache_datain[29] => register32:cache_mem23.datain[29]
dcache_datain[30] => register32:cache_mem0.datain[30]
dcache_datain[30] => register32:cache_mem1.datain[30]
dcache_datain[30] => register32:cache_mem2.datain[30]
dcache_datain[30] => register32:cache_mem3.datain[30]
dcache_datain[30] => register32:cache_mem4.datain[30]
dcache_datain[30] => register32:cache_mem5.datain[30]
dcache_datain[30] => register32:cache_mem6.datain[30]
dcache_datain[30] => register32:cache_mem7.datain[30]
dcache_datain[30] => register32:cache_mem8.datain[30]
dcache_datain[30] => register32:cache_mem9.datain[30]
dcache_datain[30] => register32:cache_mem10.datain[30]
dcache_datain[30] => register32:cache_mem11.datain[30]
dcache_datain[30] => register32:cache_mem12.datain[30]
dcache_datain[30] => register32:cache_mem13.datain[30]
dcache_datain[30] => register32:cache_mem14.datain[30]
dcache_datain[30] => register32:cache_mem15.datain[30]
dcache_datain[30] => register32:cache_mem16.datain[30]
dcache_datain[30] => register32:cache_mem17.datain[30]
dcache_datain[30] => register32:cache_mem18.datain[30]
dcache_datain[30] => register32:cache_mem19.datain[30]
dcache_datain[30] => register32:cache_mem20.datain[30]
dcache_datain[30] => register32:cache_mem21.datain[30]
dcache_datain[30] => register32:cache_mem22.datain[30]
dcache_datain[30] => register32:cache_mem23.datain[30]
dcache_datain[31] => register32:cache_mem0.datain[31]
dcache_datain[31] => register32:cache_mem1.datain[31]
dcache_datain[31] => register32:cache_mem2.datain[31]
dcache_datain[31] => register32:cache_mem3.datain[31]
dcache_datain[31] => register32:cache_mem4.datain[31]
dcache_datain[31] => register32:cache_mem5.datain[31]
dcache_datain[31] => register32:cache_mem6.datain[31]
dcache_datain[31] => register32:cache_mem7.datain[31]
dcache_datain[31] => register32:cache_mem8.datain[31]
dcache_datain[31] => register32:cache_mem9.datain[31]
dcache_datain[31] => register32:cache_mem10.datain[31]
dcache_datain[31] => register32:cache_mem11.datain[31]
dcache_datain[31] => register32:cache_mem12.datain[31]
dcache_datain[31] => register32:cache_mem13.datain[31]
dcache_datain[31] => register32:cache_mem14.datain[31]
dcache_datain[31] => register32:cache_mem15.datain[31]
dcache_datain[31] => register32:cache_mem16.datain[31]
dcache_datain[31] => register32:cache_mem17.datain[31]
dcache_datain[31] => register32:cache_mem18.datain[31]
dcache_datain[31] => register32:cache_mem19.datain[31]
dcache_datain[31] => register32:cache_mem20.datain[31]
dcache_datain[31] => register32:cache_mem21.datain[31]
dcache_datain[31] => register32:cache_mem22.datain[31]
dcache_datain[31] => register32:cache_mem23.datain[31]
dcache_write_sig => d0in.IN1
dcache_write_sig => d1in.IN1
dcache_write_sig => d2in.IN1
dcache_write_sig => d3in.IN1
dcache_write_sig => d4in.IN1
dcache_write_sig => d5in.IN1
dcache_write_sig => d6in.IN1
dcache_write_sig => d7in.IN1
dcache_write_sig => d8in.IN1
dcache_write_sig => d9in.IN1
dcache_write_sig => d10in.IN1
dcache_write_sig => d11in.IN1
dcache_write_sig => d12in.IN1
dcache_write_sig => d13in.IN1
dcache_write_sig => d14in.IN1
dcache_write_sig => d15in.IN1
dcache_write_sig => d16in.IN1
dcache_write_sig => d17in.IN1
dcache_write_sig => d18in.IN1
dcache_write_sig => d19in.IN1
dcache_write_sig => d20in.IN1
dcache_write_sig => d21in.IN1
dcache_write_sig => d22in.IN1
dcache_write_sig => d23in.IN1
dcache_read_sig => ~NO_FANOUT~
dcache_dataout[0] <= dcache_dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[1] <= dcache_dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[2] <= dcache_dataout[2].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[3] <= dcache_dataout[3].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[4] <= dcache_dataout[4].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[5] <= dcache_dataout[5].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[6] <= dcache_dataout[6].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[7] <= dcache_dataout[7].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[8] <= dcache_dataout[8].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[9] <= dcache_dataout[9].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[10] <= dcache_dataout[10].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[11] <= dcache_dataout[11].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[12] <= dcache_dataout[12].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[13] <= dcache_dataout[13].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[14] <= dcache_dataout[14].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[15] <= dcache_dataout[15].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[16] <= dcache_dataout[16].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[17] <= dcache_dataout[17].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[18] <= dcache_dataout[18].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[19] <= dcache_dataout[19].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[20] <= dcache_dataout[20].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[21] <= dcache_dataout[21].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[22] <= dcache_dataout[22].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[23] <= dcache_dataout[23].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[24] <= dcache_dataout[24].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[25] <= dcache_dataout[25].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[26] <= dcache_dataout[26].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[27] <= dcache_dataout[27].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[28] <= dcache_dataout[28].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[29] <= dcache_dataout[29].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[30] <= dcache_dataout[30].DB_MAX_OUTPUT_PORT_TYPE
dcache_dataout[31] <= dcache_dataout[31].DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem0|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem1|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem2|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem3|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem4|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem5|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem6|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem7|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem8|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem9|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem10|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem11|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem12|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem13|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem14|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem15|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem16|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem17|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem18|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem19|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem20|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem21|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem22|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23
datain[0] => register8:store0.datain[0]
datain[1] => register8:store0.datain[1]
datain[2] => register8:store0.datain[2]
datain[3] => register8:store0.datain[3]
datain[4] => register8:store0.datain[4]
datain[5] => register8:store0.datain[5]
datain[6] => register8:store0.datain[6]
datain[7] => register8:store0.datain[7]
datain[8] => register8:store8.datain[0]
datain[9] => register8:store8.datain[1]
datain[10] => register8:store8.datain[2]
datain[11] => register8:store8.datain[3]
datain[12] => register8:store8.datain[4]
datain[13] => register8:store8.datain[5]
datain[14] => register8:store8.datain[6]
datain[15] => register8:store8.datain[7]
datain[16] => register8:store16.datain[0]
datain[17] => register8:store16.datain[1]
datain[18] => register8:store16.datain[2]
datain[19] => register8:store16.datain[3]
datain[20] => register8:store16.datain[4]
datain[21] => register8:store16.datain[5]
datain[22] => register8:store16.datain[6]
datain[23] => register8:store16.datain[7]
datain[24] => register8:store32.datain[0]
datain[25] => register8:store32.datain[1]
datain[26] => register8:store32.datain[2]
datain[27] => register8:store32.datain[3]
datain[28] => register8:store32.datain[4]
datain[29] => register8:store32.datain[5]
datain[30] => register8:store32.datain[6]
datain[31] => register8:store32.datain[7]
enout32 => register8:store16.enout
enout32 => register8:store32.enout
enout16 => register8:store8.enout
enout8 => register8:store0.enout
writein32 => register8:store16.writein
writein32 => register8:store32.writein
writein16 => register8:store8.writein
writein8 => register8:store0.writein
dataout[0] <= register8:store0.dataout[0]
dataout[1] <= register8:store0.dataout[1]
dataout[2] <= register8:store0.dataout[2]
dataout[3] <= register8:store0.dataout[3]
dataout[4] <= register8:store0.dataout[4]
dataout[5] <= register8:store0.dataout[5]
dataout[6] <= register8:store0.dataout[6]
dataout[7] <= register8:store0.dataout[7]
dataout[8] <= register8:store8.dataout[0]
dataout[9] <= register8:store8.dataout[1]
dataout[10] <= register8:store8.dataout[2]
dataout[11] <= register8:store8.dataout[3]
dataout[12] <= register8:store8.dataout[4]
dataout[13] <= register8:store8.dataout[5]
dataout[14] <= register8:store8.dataout[6]
dataout[15] <= register8:store8.dataout[7]
dataout[16] <= register8:store16.dataout[0]
dataout[17] <= register8:store16.dataout[1]
dataout[18] <= register8:store16.dataout[2]
dataout[19] <= register8:store16.dataout[3]
dataout[20] <= register8:store16.dataout[4]
dataout[21] <= register8:store16.dataout[5]
dataout[22] <= register8:store16.dataout[6]
dataout[23] <= register8:store16.dataout[7]
dataout[24] <= register8:store32.dataout[0]
dataout[25] <= register8:store32.dataout[1]
dataout[26] <= register8:store32.dataout[2]
dataout[27] <= register8:store32.dataout[3]
dataout[28] <= register8:store32.dataout[4]
dataout[29] <= register8:store32.dataout[5]
dataout[30] <= register8:store32.dataout[6]
dataout[31] <= register8:store32.dataout[7]


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store0
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store0|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store8
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store8|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store16
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store16|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store32
datain[0] => bitstorage:register8bit:0:store.bitin
datain[1] => bitstorage:register8bit:1:store.bitin
datain[2] => bitstorage:register8bit:2:store.bitin
datain[3] => bitstorage:register8bit:3:store.bitin
datain[4] => bitstorage:register8bit:4:store.bitin
datain[5] => bitstorage:register8bit:5:store.bitin
datain[6] => bitstorage:register8bit:6:store.bitin
datain[7] => bitstorage:register8bit:7:store.bitin
enout => bitstorage:register8bit:0:store.enout
enout => bitstorage:register8bit:1:store.enout
enout => bitstorage:register8bit:2:store.enout
enout => bitstorage:register8bit:3:store.enout
enout => bitstorage:register8bit:4:store.enout
enout => bitstorage:register8bit:5:store.enout
enout => bitstorage:register8bit:6:store.enout
enout => bitstorage:register8bit:7:store.enout
writein => bitstorage:register8bit:0:store.writein
writein => bitstorage:register8bit:1:store.writein
writein => bitstorage:register8bit:2:store.writein
writein => bitstorage:register8bit:3:store.writein
writein => bitstorage:register8bit:4:store.writein
writein => bitstorage:register8bit:5:store.writein
writein => bitstorage:register8bit:6:store.writein
writein => bitstorage:register8bit:7:store.writein
dataout[0] <= bitstorage:register8bit:0:store.bitout
dataout[1] <= bitstorage:register8bit:1:store.bitout
dataout[2] <= bitstorage:register8bit:2:store.bitout
dataout[3] <= bitstorage:register8bit:3:store.bitout
dataout[4] <= bitstorage:register8bit:4:store.bitout
dataout[5] <= bitstorage:register8bit:5:store.bitout
dataout[6] <= bitstorage:register8bit:6:store.bitout
dataout[7] <= bitstorage:register8bit:7:store.bitout


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:0:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:1:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:2:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:3:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:4:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:5:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:6:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|cache:dcache0|register32:cache_mem23|register8:store32|bitstorage:\register8bit:7:store
bitin => q.DATAIN
enout => bitout.OE
writein => q.LATCH_ENABLE
bitout <= bitout.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|BusMux2to1:reg_writedata_mux
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
selector => Result.OUTPUTSELECT
In0[0] => Result.DATAB
In0[1] => Result.DATAB
In0[2] => Result.DATAB
In0[3] => Result.DATAB
In0[4] => Result.DATAB
In0[5] => Result.DATAB
In0[6] => Result.DATAB
In0[7] => Result.DATAB
In0[8] => Result.DATAB
In0[9] => Result.DATAB
In0[10] => Result.DATAB
In0[11] => Result.DATAB
In0[12] => Result.DATAB
In0[13] => Result.DATAB
In0[14] => Result.DATAB
In0[15] => Result.DATAB
In0[16] => Result.DATAB
In0[17] => Result.DATAB
In0[18] => Result.DATAB
In0[19] => Result.DATAB
In0[20] => Result.DATAB
In0[21] => Result.DATAB
In0[22] => Result.DATAB
In0[23] => Result.DATAB
In0[24] => Result.DATAB
In0[25] => Result.DATAB
In0[26] => Result.DATAB
In0[27] => Result.DATAB
In0[28] => Result.DATAB
In0[29] => Result.DATAB
In0[30] => Result.DATAB
In0[31] => Result.DATAB
In1[0] => Result.DATAA
In1[1] => Result.DATAA
In1[2] => Result.DATAA
In1[3] => Result.DATAA
In1[4] => Result.DATAA
In1[5] => Result.DATAA
In1[6] => Result.DATAA
In1[7] => Result.DATAA
In1[8] => Result.DATAA
In1[9] => Result.DATAA
In1[10] => Result.DATAA
In1[11] => Result.DATAA
In1[12] => Result.DATAA
In1[13] => Result.DATAA
In1[14] => Result.DATAA
In1[15] => Result.DATAA
In1[16] => Result.DATAA
In1[17] => Result.DATAA
In1[18] => Result.DATAA
In1[19] => Result.DATAA
In1[20] => Result.DATAA
In1[21] => Result.DATAA
In1[22] => Result.DATAA
In1[23] => Result.DATAA
In1[24] => Result.DATAA
In1[25] => Result.DATAA
In1[26] => Result.DATAA
In1[27] => Result.DATAA
In1[28] => Result.DATAA
In1[29] => Result.DATAA
In1[30] => Result.DATAA
In1[31] => Result.DATAA
Result[0] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Result.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|forwarding_unit:forward_unit_x
IDEX_register_rs[0] => Equal1.IN4
IDEX_register_rs[0] => Equal3.IN4
IDEX_register_rs[1] => Equal1.IN3
IDEX_register_rs[1] => Equal3.IN3
IDEX_register_rs[2] => Equal1.IN2
IDEX_register_rs[2] => Equal3.IN2
IDEX_register_rs[3] => Equal1.IN1
IDEX_register_rs[3] => Equal3.IN1
IDEX_register_rs[4] => Equal1.IN0
IDEX_register_rs[4] => Equal3.IN0
IDEX_register_rt[0] => Equal4.IN4
IDEX_register_rt[0] => Equal5.IN4
IDEX_register_rt[1] => Equal4.IN3
IDEX_register_rt[1] => Equal5.IN3
IDEX_register_rt[2] => Equal4.IN2
IDEX_register_rt[2] => Equal5.IN2
IDEX_register_rt[3] => Equal4.IN1
IDEX_register_rt[3] => Equal5.IN1
IDEX_register_rt[4] => Equal4.IN0
IDEX_register_rt[4] => Equal5.IN0
EXMEM_regwrite => forward_a.IN1
EXMEM_regwrite => forward_a.IN1
EXMEM_regwrite => forward_b.IN1
EXMEM_regread[0] => Equal2.IN9
EXMEM_regread[0] => Equal3.IN9
EXMEM_regread[0] => Equal5.IN9
EXMEM_regread[1] => Equal2.IN8
EXMEM_regread[1] => Equal3.IN8
EXMEM_regread[1] => Equal5.IN8
EXMEM_regread[2] => Equal2.IN7
EXMEM_regread[2] => Equal3.IN7
EXMEM_regread[2] => Equal5.IN7
EXMEM_regread[3] => Equal2.IN6
EXMEM_regread[3] => Equal3.IN6
EXMEM_regread[3] => Equal5.IN6
EXMEM_regread[4] => Equal2.IN5
EXMEM_regread[4] => Equal3.IN5
EXMEM_regread[4] => Equal5.IN5
MEMWB_regread[0] => Equal0.IN9
MEMWB_regread[0] => Equal1.IN9
MEMWB_regread[0] => Equal4.IN9
MEMWB_regread[1] => Equal0.IN8
MEMWB_regread[1] => Equal1.IN8
MEMWB_regread[1] => Equal4.IN8
MEMWB_regread[2] => Equal0.IN7
MEMWB_regread[2] => Equal1.IN7
MEMWB_regread[2] => Equal4.IN7
MEMWB_regread[3] => Equal0.IN6
MEMWB_regread[3] => Equal1.IN6
MEMWB_regread[3] => Equal4.IN6
MEMWB_regread[4] => Equal0.IN5
MEMWB_regread[4] => Equal1.IN5
MEMWB_regread[4] => Equal4.IN5
MEMWB_regwrite => forward_b.IN1
forward_a[0] <= forward_a.DB_MAX_OUTPUT_PORT_TYPE
forward_a[1] <= forward_a.DB_MAX_OUTPUT_PORT_TYPE
forward_b[0] <= forward_b.DB_MAX_OUTPUT_PORT_TYPE
forward_b[1] <= forward_b.DB_MAX_OUTPUT_PORT_TYPE


|mips_fpga|Processor:mips_proc|hazard_unit:hazard_unit_x
IDEX_memreadsig_in => temp_hazard.IN1
IDEX_register_rt[0] => Equal0.IN4
IDEX_register_rt[0] => Equal1.IN4
IDEX_register_rt[1] => Equal0.IN3
IDEX_register_rt[1] => Equal1.IN3
IDEX_register_rt[2] => Equal0.IN2
IDEX_register_rt[2] => Equal1.IN2
IDEX_register_rt[3] => Equal0.IN1
IDEX_register_rt[3] => Equal1.IN1
IDEX_register_rt[4] => Equal0.IN0
IDEX_register_rt[4] => Equal1.IN0
IFID_register_rs[0] => Equal0.IN9
IFID_register_rs[1] => Equal0.IN8
IFID_register_rs[2] => Equal0.IN7
IFID_register_rs[3] => Equal0.IN6
IFID_register_rs[4] => Equal0.IN5
IFID_register_rt[0] => Equal1.IN9
IFID_register_rt[1] => Equal1.IN8
IFID_register_rt[2] => Equal1.IN7
IFID_register_rt[3] => Equal1.IN6
IFID_register_rt[4] => Equal1.IN5
hazard_out <= temp_hazard.DB_MAX_OUTPUT_PORT_TYPE


