INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:54:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/out_reg_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.285ns period=6.570ns})
  Destination:            buffer13/dataReg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.285ns period=6.570ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.570ns  (clk rise@6.570ns - clk rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.435ns (23.403%)  route 4.697ns (76.597%))
  Logic Levels:           19  (CARRY4=3 LUT3=2 LUT4=1 LUT5=7 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.053 - 6.570 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1658, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X14Y148        FDRE                                         r  mem_controller4/read_arbiter/data/out_reg_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller4/read_arbiter/data/out_reg_reg[0][5]/Q
                         net (fo=2, routed)           0.405     1.167    mem_controller4/read_arbiter/data/out_reg_reg[0]_0[5]
    SLICE_X15Y147        LUT5 (Prop_lut5_I1_O)        0.043     1.210 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[5]_INST_0_i_1/O
                         net (fo=20, routed)          0.307     1.517    buffer0/fifo/load0_dataOut[5]
    SLICE_X15Y142        LUT5 (Prop_lut5_I1_O)        0.043     1.560 r  buffer0/fifo/Memory[0][5]_i_1/O
                         net (fo=5, routed)           0.261     1.821    buffer83/fifo/D[5]
    SLICE_X16Y142        LUT5 (Prop_lut5_I0_O)        0.043     1.864 r  buffer83/fifo/dataReg[5]_i_1__2/O
                         net (fo=2, routed)           0.101     1.965    init16/control/D[5]
    SLICE_X16Y142        LUT3 (Prop_lut3_I0_O)        0.043     2.008 r  init16/control/Memory[0][5]_i_1__0/O
                         net (fo=4, routed)           0.177     2.184    buffer84/fifo/init16_outs[5]
    SLICE_X15Y142        LUT5 (Prop_lut5_I1_O)        0.043     2.227 r  buffer84/fifo/Memory[0][5]_i_1__1/O
                         net (fo=4, routed)           0.169     2.396    buffer85/fifo/init17_outs[5]
    SLICE_X13Y142        LUT5 (Prop_lut5_I1_O)        0.043     2.439 r  buffer85/fifo/Memory[0][5]_i_1__2/O
                         net (fo=4, routed)           0.408     2.847    cmpi5/init18_outs[5]
    SLICE_X11Y144        LUT6 (Prop_lut6_I5_O)        0.043     2.890 r  cmpi5/Memory[2][0]_i_25/O
                         net (fo=1, routed)           0.175     3.065    cmpi5/Memory[2][0]_i_25_n_0
    SLICE_X11Y146        LUT5 (Prop_lut5_I4_O)        0.043     3.108 r  cmpi5/Memory[2][0]_i_17/O
                         net (fo=1, routed)           0.000     3.108    cmpi5/Memory[2][0]_i_17_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.365 r  cmpi5/Memory_reg[2][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.365    cmpi5/Memory_reg[2][0]_i_8_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.414 r  cmpi5/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.414    cmpi5/Memory_reg[2][0]_i_4_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.521 f  cmpi5/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=8, routed)           0.380     3.902    buffer70/fifo/result[0]
    SLICE_X12Y150        LUT3 (Prop_lut3_I0_O)        0.123     4.025 f  buffer70/fifo/Head[1]_i_6__0/O
                         net (fo=2, routed)           0.097     4.122    buffer70/fifo/buffer70_outs
    SLICE_X12Y150        LUT6 (Prop_lut6_I5_O)        0.043     4.165 r  buffer70/fifo/transmitValue_i_3__25/O
                         net (fo=2, routed)           0.250     4.414    buffer70/fifo/transmitValue_reg
    SLICE_X12Y152        LUT5 (Prop_lut5_I0_O)        0.043     4.457 r  buffer70/fifo/transmitValue_i_8__2/O
                         net (fo=1, routed)           0.326     4.783    buffer47/fifo/transmitValue_reg_2
    SLICE_X8Y157         LUT6 (Prop_lut6_I3_O)        0.043     4.826 r  buffer47/fifo/transmitValue_i_3__38/O
                         net (fo=4, routed)           0.232     5.058    buffer47/fifo/outs_reg[0]
    SLICE_X8Y158         LUT4 (Prop_lut4_I1_O)        0.043     5.101 r  buffer47/fifo/transmitValue_i_9__4/O
                         net (fo=1, routed)           0.569     5.670    fork6/control/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X8Y152         LUT6 (Prop_lut6_I3_O)        0.043     5.713 r  fork6/control/generateBlocks[1].regblock/transmitValue_i_5__1/O
                         net (fo=2, routed)           0.160     5.873    fork6/control/generateBlocks[8].regblock/transmitValue_reg_4
    SLICE_X8Y152         LUT6 (Prop_lut6_I3_O)        0.043     5.916 f  fork6/control/generateBlocks[8].regblock/fullReg_i_3__17/O
                         net (fo=28, routed)          0.323     6.240    buffer12/control/cmpi0_result_ready
    SLICE_X5Y152         LUT6 (Prop_lut6_I1_O)        0.043     6.283 r  buffer12/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.357     6.640    buffer13/E[0]
    SLICE_X5Y149         FDRE                                         r  buffer13/dataReg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.570     6.570 r  
                                                      0.000     6.570 r  clk (IN)
                         net (fo=1658, unset)         0.483     7.053    buffer13/clk
    SLICE_X5Y149         FDRE                                         r  buffer13/dataReg_reg[18]/C
                         clock pessimism              0.000     7.053    
                         clock uncertainty           -0.035     7.017    
    SLICE_X5Y149         FDRE (Setup_fdre_C_CE)      -0.194     6.823    buffer13/dataReg_reg[18]
  -------------------------------------------------------------------
                         required time                          6.823    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                  0.183    




