.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH runCLP  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBrunCLP\fR \-  Verifies the current design with the power intent file (CPF and 1801) using Conformal Low Power (CLP)
.SH Syntax \fBrunCLP\fR  [-cpf <fileName>]  [-cmd <cmdFile>]  [-extraLib <lib
...>]  [-extraVlog <fileName
...>]  [-setupOnly]  [-useEEQCellWithLibertyInfo] 
.P Verifies the current design with the power intent file (CPF and 1801) using Conformal Low Power (CLP).
.P To use this command, specify the path to the CLP (lec) installation before running the Innovus software, and the CLP license is also required. You can use this command after loading a design.
.P  By default, Innovus software generates the following files, then runs CLP
.RS  "*" 2  Netlist (clp_input/feclp.v)  "*" 2  CPF/1801 file (feclp.cpf or feclp.upf)  "*" 2 dofile (clp_input/feclp.tcl)
.RE 
.SH Parameters    "\fB-extraLib <lib
...>\fR" Specifies a list of extra libraries.  Data_type: string, optional  "\fB-extraVlog <fileName
...>\fR" Specifies a list of extra Verilog files.  Data_type: string, optional  "\fB-cpf <fileName>\fR" Specifies the CPF file to use as input to the verification tool.  Default:
./feclp.cpf, generated by the Innovus software.  Data_type: string, optional  "\fB-cmd <cmdFile>\fR" Specifies the Tcl file to use as input to the verification tool.  Default:
./clp_input/feclp.tcl, generated by the Innovus software.  Data_type: string, optional  "\fB-setupOnly\fR" Generates input files, but does not run the verification tool.  Data_type: bool, optional  "\fB-useEEQCellWithLibertyInfo\fR" Uses an EEQ cell with timing library definition as the master cell of a leaf instance.  Data_type: bool, optional
.P
