<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MAX3263X API: spim_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX3263X API
   &#160;<span id="projectnumber">2.6</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('spim__regs_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">spim_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/* ****************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ownership rights.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * $Date: 2017-02-16 08:50:20 -0600 (Thu, 16 Feb 2017) $</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * $Revision: 26455 $</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *************************************************************************** */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Define to prevent redundant inclusion */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#ifndef _MXC_SPIM_REGS_H_</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define _MXC_SPIM_REGS_H_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structmxc__spim__regs__t.html">   83</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structmxc__spim__regs__t.html#a53f4045806bf129e83d68374d280e2ae">   84</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__spim__regs__t.html#a53f4045806bf129e83d68374d280e2ae">mstr_cfg</a>;                             </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structmxc__spim__regs__t.html#a640ddf3e028429041032603fde4b0ad2">   85</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__spim__regs__t.html#a640ddf3e028429041032603fde4b0ad2">ss_sr_polarity</a>;                       </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structmxc__spim__regs__t.html#afcf21527f7ddd1c70f7c7d30bc961d30">   86</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__spim__regs__t.html#afcf21527f7ddd1c70f7c7d30bc961d30">gen_ctrl</a>;                             </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structmxc__spim__regs__t.html#a2fb693e2b81338d3a0a67014162f2fc2">   87</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__spim__regs__t.html#a2fb693e2b81338d3a0a67014162f2fc2">fifo_ctrl</a>;                            </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structmxc__spim__regs__t.html#a8f1eb23b53a02140989c16ec74b443b1">   88</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__spim__regs__t.html#a8f1eb23b53a02140989c16ec74b443b1">spcl_ctrl</a>;                            </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structmxc__spim__regs__t.html#a7cae8ef74d028dce3987502bd4c7daab">   89</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__spim__regs__t.html#a7cae8ef74d028dce3987502bd4c7daab">intfl</a>;                                </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structmxc__spim__regs__t.html#a7dd45bf1fed755b3bc13c8f1caee8b20">   90</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__spim__regs__t.html#a7dd45bf1fed755b3bc13c8f1caee8b20">inten</a>;                                </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structmxc__spim__regs__t.html#ad0fec7966c187bb7d1a296db9004d1e0">   91</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__spim__regs__t.html#ad0fec7966c187bb7d1a296db9004d1e0">simple_headers</a>;                       </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;} <a class="code" href="structmxc__spim__regs__t.html">mxc_spim_regs_t</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structmxc__spim__fifo__regs__t.html">  104</a></span>&#160; <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keyword">union </span>{                                             <span class="comment">/*  0x0000-0x07FC   SPI Master FIFO Write Space for Transaction Setup   */</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structmxc__spim__fifo__regs__t.html#a0ee3bcf9e273c10a3402df3c2dda6751">  106</a></span>&#160;        __IO uint8_t  trans_8[2048];                    </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structmxc__spim__fifo__regs__t.html#abab8d568c1d1560933ee6c8c6d4c3348">  107</a></span>&#160;        __IO uint16_t trans_16[1024];                   </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structmxc__spim__fifo__regs__t.html#a0d070d668ebd48595a85f392b05b2956">  108</a></span>&#160;        __IO uint32_t trans_32[512];                    </div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    };</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keyword">union </span>{                                             <span class="comment">/*  0x0800-0x0FFC   SPI Master FIFO Read Space for Results Data         */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structmxc__spim__fifo__regs__t.html#a857637a6ef3ddfdce957a64d3aee4258">  111</a></span>&#160;        __IO uint8_t  rslts_8[2048];                    </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structmxc__spim__fifo__regs__t.html#a0c9475efeb9e6757985d970a0e4d9ff9">  112</a></span>&#160;        __IO uint16_t rslts_16[1024];                   </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structmxc__spim__fifo__regs__t.html#a4942b61ef057f908930a283fa3a54f24">  113</a></span>&#160;        __IO uint32_t rslts_32[512];                    </div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    };</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;} <a class="code" href="structmxc__spim__fifo__regs__t.html">mxc_spim_fifo_regs_t</a>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">   Register offsets for module SPIM.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__SPIM__Register__Offsets.html#ga6e971afc0401071fd6e63f955975f750">  129</a></span>&#160;<span class="preprocessor">#define MXC_R_SPIM_OFFS_MSTR_CFG                            ((uint32_t)0x00000000UL)    </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__SPIM__Register__Offsets.html#gadb3cbc830746d448ceaf41209860db02">  130</a></span>&#160;<span class="preprocessor">#define MXC_R_SPIM_OFFS_SS_SR_POLARITY                      ((uint32_t)0x00000004UL)    </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__SPIM__Register__Offsets.html#ga11b0a1d9258019138aae600ffca30bf2">  131</a></span>&#160;<span class="preprocessor">#define MXC_R_SPIM_OFFS_GEN_CTRL                            ((uint32_t)0x00000008UL)    </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__SPIM__Register__Offsets.html#gaf3d3481cd9ba6fa082cc0cc7d9f2a6bf">  132</a></span>&#160;<span class="preprocessor">#define MXC_R_SPIM_OFFS_FIFO_CTRL                           ((uint32_t)0x0000000CUL)    </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__SPIM__Register__Offsets.html#ga17d5342c2a25af99ee65486a5791fa07">  133</a></span>&#160;<span class="preprocessor">#define MXC_R_SPIM_OFFS_SPCL_CTRL                           ((uint32_t)0x00000010UL)    </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__SPIM__Register__Offsets.html#ga6454185c2a7e889f6d1eabbd86be8acf">  134</a></span>&#160;<span class="preprocessor">#define MXC_R_SPIM_OFFS_INTFL                               ((uint32_t)0x00000014UL)    </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__SPIM__Register__Offsets.html#ga1c1c014abd33ff3d15022f1c397d7225">  135</a></span>&#160;<span class="preprocessor">#define MXC_R_SPIM_OFFS_INTEN                               ((uint32_t)0x00000018UL)    </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__SPIM__Register__Offsets.html#ga49bab085ac5af125a53b84350730573d">  136</a></span>&#160;<span class="preprocessor">#define MXC_R_SPIM_OFFS_SIMPLE_HEADERS                      ((uint32_t)0x0000001CUL)    </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__SPIM__FIFO__Offsets.html#ga614d008ed4f1474689d0e7db41b12515">  144</a></span>&#160;<span class="preprocessor">#define MXC_R_SPIM_FIFO_OFFS_TRANS                          ((uint32_t)0x00000000UL)    </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__SPIM__FIFO__Offsets.html#ga6cd61af3c2c7b37a8da82cf151971c15">  145</a></span>&#160;<span class="preprocessor">#define MXC_R_SPIM_FIFO_OFFS_RSLTS                          ((uint32_t)0x00000800UL)    </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">   Field positions and masks for module SPIM.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#ga30a93811358af26579a800ec27a895ec">  157</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_SLAVE_SEL_POS                   0                                                                           </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#ga1363ec8b173c61987f45fe8d25d20554">  158</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_SLAVE_SEL                       ((uint32_t)(0x00000007UL &lt;&lt; MXC_F_SPIM_MSTR_CFG_SLAVE_SEL_POS))             </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#ga9e6e612c10c9035b098cb76ff1298b89">  159</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_THREE_WIRE_MODE_POS             3                                                                           </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#gaba0fc3a0233f03cb35c86b0934637a64">  160</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_THREE_WIRE_MODE                 ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_MSTR_CFG_THREE_WIRE_MODE_POS))       </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#ga664f4d4ed4fa159d441f9f6f13c1e528">  161</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_SPI_MODE_POS                    4                                                                           </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#ga59d5c2817be53fd91bb3f529fb6be8f1">  162</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_SPI_MODE                        ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_SPIM_MSTR_CFG_SPI_MODE_POS))              </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#gaab9cfe7ba686bd83a80355bcf1440642">  163</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_PAGE_SIZE_POS                   6                                                                           </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#ga1760b3763909fc45126d6e0eed962be1">  164</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_PAGE_SIZE                       ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_SPIM_MSTR_CFG_PAGE_SIZE_POS))             </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#gacdbb5fc10683b3c585382dd4559e81d9">  165</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_SCK_HI_CLK_POS                  8                                                                           </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#gaecccaba4207f775ffc96a3d34a336972">  166</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_SCK_HI_CLK                      ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_SPIM_MSTR_CFG_SCK_HI_CLK_POS))            </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#ga166129569b7486b59a68dbce3c0785d3">  167</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_SCK_LO_CLK_POS                  12                                                                          </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#ga8c76de96505f29afb01f23d6467f2682">  168</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_SCK_LO_CLK                      ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_SPIM_MSTR_CFG_SCK_LO_CLK_POS))            </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#ga3719d7657416ca941a32c3ba9aa6bfbf">  169</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_ACT_DELAY_POS                   16                                                                          </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#ga87b3ea415b04a2f3fccfc8039d79e345">  170</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_ACT_DELAY                       ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_SPIM_MSTR_CFG_ACT_DELAY_POS))             </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#gaedfd37f58a3d3ed83b9269dd3051d990">  171</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_INACT_DELAY_POS                 18                                                                          </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#ga04158bdf9117d2a760a3bca8ddca9d8a">  172</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_INACT_DELAY                     ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_SPIM_MSTR_CFG_INACT_DELAY_POS))           </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#gafad72cb6cd973c2f04d9381f1746b430">  173</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_SDIO_SAMPLE_POINT_POS           20                                                                          </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#gaea3e0c581a63f47665c4059e455aa507">  174</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_MSTR_CFG_SDIO_SAMPLE_POINT               ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_SPIM_MSTR_CFG_SDIO_SAMPLE_POINT_POS))     </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#ga6eefe1ff7e2dc0cfde17221b6c17f933">  176</a></span>&#160;<span class="preprocessor">#define MXC_V_SPIM_MSTR_CFG_PAGE_SIZE_4B                    ((uint32_t)0x00000000UL)                                                    </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#gace3b88d475642f20b047009ddd3db8bb">  177</a></span>&#160;<span class="preprocessor">#define MXC_V_SPIM_MSTR_CFG_PAGE_SIZE_8B                    ((uint32_t)0x00000001UL)                                                    </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#ga2feac66425bb7a4d085ed168701c3d16">  178</a></span>&#160;<span class="preprocessor">#define MXC_V_SPIM_MSTR_CFG_PAGE_SIZE_16B                   ((uint32_t)0x00000002UL)                                                    </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#ga237501358d081c42ffd43ac96fa8105e">  179</a></span>&#160;<span class="preprocessor">#define MXC_V_SPIM_MSTR_CFG_PAGE_SIZE_32B                   ((uint32_t)0x00000003UL)                                                    </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#gaf969a6d4a343d6c81074cf03fd4ffae5">  181</a></span>&#160;<span class="preprocessor">#define MXC_S_SPIM_MSTR_CFG_PAGE_4B                         (MXC_V_SPIM_MSTR_CFG_PAGE_SIZE_4B  &lt;&lt; MXC_F_SPIM_MSTR_CFG_PAGE_SIZE_POS)    </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#gaf23fc0eb888f8489194d6f0507ec41b5">  182</a></span>&#160;<span class="preprocessor">#define MXC_S_SPIM_MSTR_CFG_PAGE_8B                         (MXC_V_SPIM_MSTR_CFG_PAGE_SIZE_8B  &lt;&lt; MXC_F_SPIM_MSTR_CFG_PAGE_SIZE_POS)    </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#gafa10d673e34253c66ad7c81dcc5c0eec">  183</a></span>&#160;<span class="preprocessor">#define MXC_S_SPIM_MSTR_CFG_PAGE_16B                        (MXC_V_SPIM_MSTR_CFG_PAGE_SIZE_16B &lt;&lt; MXC_F_SPIM_MSTR_CFG_PAGE_SIZE_POS)    </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__SPIM__MSTR__CFG__Register.html#gae80095e867a2c1b45dd226c5d29b1420">  184</a></span>&#160;<span class="preprocessor">#define MXC_S_SPIM_MSTR_CFG_PAGE_32B                        (MXC_V_SPIM_MSTR_CFG_PAGE_SIZE_32B &lt;&lt; MXC_F_SPIM_MSTR_CFG_PAGE_SIZE_POS)    </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__SPIM__SS__SR__POLARITY__Register.html#ga22ccfba4b386cc4c113afa25e14069ed">  192</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SS_SR_POLARITY_SS_POLARITY_POS           0                                                                           </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__SPIM__SS__SR__POLARITY__Register.html#ga2a3b3d6730b0f8335e2d0794710024e7">  193</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SS_SR_POLARITY_SS_POLARITY               ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_SPIM_SS_SR_POLARITY_SS_POLARITY_POS))     </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__SPIM__SS__SR__POLARITY__Register.html#gabc2125179dc7bf1edfab30948bacd493">  194</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SS_SR_POLARITY_FC_POLARITY_POS           8                                                                           </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__SPIM__SS__SR__POLARITY__Register.html#gacadf53445459d9d762d1501d0ee78b1a">  195</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SS_SR_POLARITY_FC_POLARITY               ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_SPIM_SS_SR_POLARITY_FC_POLARITY_POS))     </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#gac4b17176cf344da4d97b19d8a604892a">  203</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_SPI_MSTR_EN_POS                 0                                                                           </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga3a4c1f0b0de0e9eb94554b2db64db802">  204</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_SPI_MSTR_EN                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_GEN_CTRL_SPI_MSTR_EN_POS))           </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#gae0b8d01ead44c4183c34d8ebeb9dd5e1">  205</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_TX_FIFO_EN_POS                  1                                                                           </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga5ce986de96b912526092cb4c1339d61b">  206</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_TX_FIFO_EN                      ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_GEN_CTRL_TX_FIFO_EN_POS))            </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga8b3bc14103d62df44ac2a18a55937d9d">  207</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_RX_FIFO_EN_POS                  2                                                                           </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga7a6e2ba44c65860829ba87ab8f497027">  208</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_RX_FIFO_EN                      ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_GEN_CTRL_RX_FIFO_EN_POS))            </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga5bf18074bd34966edeea279999baf9ad">  209</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_BIT_BANG_MODE_POS               3                                                                           </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga88e63acb85c07eebac12531b67f6eaec">  210</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_BIT_BANG_MODE                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_GEN_CTRL_BIT_BANG_MODE_POS))         </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga39bc4b6e293b97657da8a3166a9e103a">  211</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_BB_SS_IN_OUT_POS                4                                                                           </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga7b1ac14d5a9e7e55b79a141fd160eee0">  212</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_BB_SS_IN_OUT                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_GEN_CTRL_BB_SS_IN_OUT_POS))          </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga16ec5d322cabed1be54c090b592afee5">  213</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_BB_SR_IN_POS                    5                                                                           </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga2d2fad1cd501623abc28b55d180105b2">  214</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_BB_SR_IN                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_GEN_CTRL_BB_SR_IN_POS))              </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga7ac0e38058870ea9c221c67078a583e4">  215</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_BB_SCK_IN_OUT_POS               6                                                                           </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#gaedfa9b6fbcf07eee8a433d1ed6f6817c">  216</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_BB_SCK_IN_OUT                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_GEN_CTRL_BB_SCK_IN_OUT_POS))         </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga3c4ed6296ef1bb21b659ba8222af38db">  217</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_BB_SDIO_IN_POS                  8                                                                           </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga4ce8487794b4ca7db895796f8ff2b2e2">  218</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_BB_SDIO_IN                      ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_SPIM_GEN_CTRL_BB_SDIO_IN_POS))            </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga3418456cac7d0b1ebe9bc5c7ad452baf">  219</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_BB_SDIO_OUT_POS                 12                                                                          </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#gaf03403ea034d829a09826d9c17d924e6">  220</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_BB_SDIO_OUT                     ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_SPIM_GEN_CTRL_BB_SDIO_OUT_POS))           </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga7382e494cc106d400cb5197feb2fc1b8">  221</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_BB_SDIO_DR_EN_POS               16                                                                          </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga2bfbf8b522fa49f3c8ebf126a0346e3f">  222</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_BB_SDIO_DR_EN                   ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_SPIM_GEN_CTRL_BB_SDIO_DR_EN_POS))         </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#gaf50db41b66d4e5154c6d25dc6347630f">  223</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_SIMPLE_MODE_POS                 20                                                                          </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#gacf25b3bddfccbebe2dd37e6f528af178">  224</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_SIMPLE_MODE                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_GEN_CTRL_SIMPLE_MODE_POS))           </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga6646d1f838fdeff39c448f5eef39f68b">  225</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_START_RX_ONLY_POS               21                                                                          </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga3dc8661e5beec99a09cf40a4027b6e89">  226</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_START_RX_ONLY                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_GEN_CTRL_START_RX_ONLY_POS))         </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga7543c37678aefddc22acb7bfb0e7f9d2">  227</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_DEASSERT_ACT_SS_POS             22                                                                          </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga8373153ae72e107643d9fbce96d45f23">  228</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_DEASSERT_ACT_SS                 ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_GEN_CTRL_DEASSERT_ACT_SS_POS))       </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga1199b6b0291787d6c5ef3ac6d69c8abb">  229</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_ENABLE_SCK_FB_MODE_POS          24                                                                          </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga0d95eaff2e8ea1cae303a45712198cfc">  230</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_ENABLE_SCK_FB_MODE              ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_GEN_CTRL_ENABLE_SCK_FB_MODE_POS))    </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga526705694f4ac9a12aa23280bd33bab0">  231</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_INVERT_SCK_FB_CLK_POS           25                                                                          </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__SPIM__GEN__CTRL__Register.html#ga29277fc6289a338f85a59b2d32feb61f">  232</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_GEN_CTRL_INVERT_SCK_FB_CLK               ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_GEN_CTRL_INVERT_SCK_FB_CLK_POS))     </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__SPIM__FIFO__CTRL__Register.html#ga99e857452500f106174bc59628c0f5c5">  240</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_FIFO_CTRL_TX_FIFO_AE_LVL_POS             0                                                                           </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__SPIM__FIFO__CTRL__Register.html#ga7da42610fdd8f5b61ea00f6d187309be">  241</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_FIFO_CTRL_TX_FIFO_AE_LVL                 ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_SPIM_FIFO_CTRL_TX_FIFO_AE_LVL_POS))       </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__SPIM__FIFO__CTRL__Register.html#gaf3ac69dfbe6b1b21c46bd561ca38b550">  242</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_FIFO_CTRL_TX_FIFO_USED_POS               8                                                                           </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__SPIM__FIFO__CTRL__Register.html#ga2e8ce5b6e5e95c66695954c1859aa198">  243</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_FIFO_CTRL_TX_FIFO_USED                   ((uint32_t)(0x0000001FUL &lt;&lt; MXC_F_SPIM_FIFO_CTRL_TX_FIFO_USED_POS))         </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__SPIM__FIFO__CTRL__Register.html#ga61df1ea829d6f1c8647fa7f81a5a7008">  244</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_FIFO_CTRL_RX_FIFO_AF_LVL_POS             16                                                                          </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__SPIM__FIFO__CTRL__Register.html#gad5cd4d37c02788dd2a651f2459700599">  245</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_FIFO_CTRL_RX_FIFO_AF_LVL                 ((uint32_t)(0x0000001FUL &lt;&lt; MXC_F_SPIM_FIFO_CTRL_RX_FIFO_AF_LVL_POS))       </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__SPIM__FIFO__CTRL__Register.html#gad1298d21b4383d9c9e4d5a2f805e5482">  246</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_FIFO_CTRL_RX_FIFO_USED_POS               24                                                                          </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__SPIM__FIFO__CTRL__Register.html#gad744bd454fbfbf2404f36f7e80b24227">  247</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_FIFO_CTRL_RX_FIFO_USED                   ((uint32_t)(0x0000003FUL &lt;&lt; MXC_F_SPIM_FIFO_CTRL_RX_FIFO_USED_POS))         </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__SPIM__SPCL__CTRL__Register.html#ga424f29343d638b0762b9f9f3a3d4271b">  255</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_SS_SAMPLE_MODE_POS             0                                                                           </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__SPIM__SPCL__CTRL__Register.html#gaafd5091e3971073328c36d3627caff5d">  256</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_SS_SAMPLE_MODE                 ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_SPCL_CTRL_SS_SAMPLE_MODE_POS))       </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__SPIM__SPCL__CTRL__Register.html#ga3184262cff1973f425c40d84f0658af7">  257</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_MISO_FC_EN_POS                 1                                                                           </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__SPIM__SPCL__CTRL__Register.html#ga4bd98cd89ab3606bca71fc5d7f9efba8">  258</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_MISO_FC_EN                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_SPCL_CTRL_MISO_FC_EN_POS))           </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__SPIM__SPCL__CTRL__Register.html#ga60ab3bed03621568a4f5eee608bb636a">  259</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_SS_SA_SDIO_OUT_POS             4                                                                           </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__SPIM__SPCL__CTRL__Register.html#gad9e2bb7726d584758271c2ab115cd399">  260</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_SS_SA_SDIO_OUT                 ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_SPIM_SPCL_CTRL_SS_SA_SDIO_OUT_POS))       </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__SPIM__SPCL__CTRL__Register.html#gaf632557afcf024d9a22638a9980e5103">  261</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_SS_SA_SDIO_DR_EN_POS           8                                                                           </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__SPIM__SPCL__CTRL__Register.html#ga48936592d85d9be097510336cdd90c18">  262</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_SS_SA_SDIO_DR_EN               ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_SPIM_SPCL_CTRL_SS_SA_SDIO_DR_EN_POS))     </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#if (MXC_SPIM_REV == 0)</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__SPIM__SPCL__CTRL__Register.html#ga347a01cf995930b723ad708321d2720f">  265</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_SPECIAL_MODE_3_EN_POS          16                                                                          </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__SPIM__SPCL__CTRL__Register.html#ga607aa1417bd14db2c48aafb55da0668d">  266</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_SPECIAL_MODE_3_EN              ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_SPCL_CTRL_SPECIAL_MODE_3_EN_POS))    </span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_RX_FIFO_MARGIN_POS             12                                                                          </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_RX_FIFO_MARGIN                 ((uint32_t)(0x00000007UL &lt;&lt; MXC_F_SPIM_SPCL_CTRL_RX_FIFO_MARGIN_POS))       </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_SCK_FB_DELAY_POS               16                                                                          </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_SCK_FB_DELAY                   ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_SPIM_SPCL_CTRL_SCK_FB_DELAY_POS))         </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_SPARE_RESERVED_POS             20                                                                          </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SPCL_CTRL_SPARE_RESERVED                 ((uint32_t)(0x00000FFFUL &lt;&lt; MXC_F_SPIM_SPCL_CTRL_SPARE_RESERVED_POS))       </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__SPIM__INTFL__Register.html#ga30d21c901124b98009a7db4f0f3676a0">  282</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTFL_TX_STALLED_POS                     0                                                                   </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__SPIM__INTFL__Register.html#ga748ab93e7517b6e6ab557d2998b1824e">  283</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTFL_TX_STALLED                         ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_INTFL_TX_STALLED_POS))       </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__SPIM__INTFL__Register.html#ga5996012e899e74ca78d8ed9c6ce8d781">  284</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTFL_RX_STALLED_POS                     1                                                                   </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__SPIM__INTFL__Register.html#ga0e4ae7a1df374af25020aa2eb81acd0c">  285</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTFL_RX_STALLED                         ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_INTFL_RX_STALLED_POS))       </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__SPIM__INTFL__Register.html#gaaa464c3fdb6532633f77e5347252fbbf">  286</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTFL_TX_READY_POS                       2                                                                   </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__SPIM__INTFL__Register.html#ga0e62675861b82370480666ddf2c75e44">  287</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTFL_TX_READY                           ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_INTFL_TX_READY_POS))         </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__SPIM__INTFL__Register.html#gaa4e605e6292a004036956c4b737a4ec8">  288</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTFL_RX_DONE_POS                        3                                                                   </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__SPIM__INTFL__Register.html#ga8dc60bc95659b149b28bd16c2534ebfe">  289</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTFL_RX_DONE                            ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_INTFL_RX_DONE_POS))          </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__SPIM__INTFL__Register.html#ga448d460848628516bdbae19e06cb5a5b">  290</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTFL_TX_FIFO_AE_POS                     4                                                                   </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__SPIM__INTFL__Register.html#gaa0c4fb03c92a5bfc0dcfc88562958671">  291</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTFL_TX_FIFO_AE                         ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_INTFL_TX_FIFO_AE_POS))       </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__SPIM__INTFL__Register.html#ga1c51854945755e07856835f386c05db2">  292</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTFL_RX_FIFO_AF_POS                     5                                                                   </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__SPIM__INTFL__Register.html#ga01e6acaa797e0da664159fa054e543d6">  293</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTFL_RX_FIFO_AF                         ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_INTFL_RX_FIFO_AF_POS))       </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__SPIM__INTEN__Register.html#gafdc2b64a69a893e4eeaac8953a694baf">  301</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTEN_TX_STALLED_POS                     0                                                                </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__SPIM__INTEN__Register.html#gaed303134c3b09feb7396ddc0bc5d56c0">  302</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTEN_TX_STALLED                         ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_INTEN_TX_STALLED_POS))    </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__SPIM__INTEN__Register.html#ga449ddeeb0c2a3717beacb47cb3a1abb6">  303</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTEN_RX_STALLED_POS                     1                                                                </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__SPIM__INTEN__Register.html#gaf0c2a6ac3052c32c0bb0927c0e5560c7">  304</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTEN_RX_STALLED                         ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_INTEN_RX_STALLED_POS))    </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__SPIM__INTEN__Register.html#gad1bc685683254e4f99978862c97f0c1e">  305</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTEN_TX_READY_POS                       2                                                                </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__SPIM__INTEN__Register.html#gaef2b9ed06f50ef7df9654d780edee183">  306</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTEN_TX_READY                           ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_INTEN_TX_READY_POS))      </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__SPIM__INTEN__Register.html#ga3246c99e5ecdd65304844b370422a917">  307</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTEN_RX_DONE_POS                        3                                                                </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__SPIM__INTEN__Register.html#gaf5c2c6ec03b981a9c67f08f57afe9581">  308</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTEN_RX_DONE                            ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_INTEN_RX_DONE_POS))       </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__SPIM__INTEN__Register.html#gaacc08edf2d9e5e8786366dd43ad59ade">  309</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTEN_TX_FIFO_AE_POS                     4                                                                </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__SPIM__INTEN__Register.html#gaa5ad82796b6ded5d06fe075f10396f80">  310</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTEN_TX_FIFO_AE                         ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_INTEN_TX_FIFO_AE_POS))    </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__SPIM__INTEN__Register.html#gaddfeca23a14c71da36250db876efaed2">  311</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTEN_RX_FIFO_AF_POS                     5                                                                </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__SPIM__INTEN__Register.html#ga457a32092db6c7c7d2fe864d6f400595">  312</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_INTEN_RX_FIFO_AF                         ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_SPIM_INTEN_RX_FIFO_AF_POS))    </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__SPIM__SIMPLE__HEADERS__Register.html#ga321bc77ab71762abc5305a6fe034b326">  320</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SIMPLE_HEADERS_TX_BIDIR_HEADER_POS       0                                                                           </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__SPIM__SIMPLE__HEADERS__Register.html#ga262158d440df3d9554ca4a361c9cefed">  321</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SIMPLE_HEADERS_TX_BIDIR_HEADER           ((uint32_t)(0x00003FFFUL &lt;&lt; MXC_F_SPIM_SIMPLE_HEADERS_TX_BIDIR_HEADER_POS)) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__SPIM__SIMPLE__HEADERS__Register.html#gaeb64749ca20a7bb75e2ce09a08828ae2">  322</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SIMPLE_HEADERS_RX_ONLY_HEADER_POS        16                                                                          </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__SPIM__SIMPLE__HEADERS__Register.html#gae933d3736344ed856ce154095e01e23c">  323</a></span>&#160;<span class="preprocessor">#define MXC_F_SPIM_SIMPLE_HEADERS_RX_ONLY_HEADER            ((uint32_t)(0x00003FFFUL &lt;&lt; MXC_F_SPIM_SIMPLE_HEADERS_RX_ONLY_HEADER_POS))  </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;}</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#endif   </span><span class="comment">/* _MXC_SPIM_REGS_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="ttc" id="structmxc__spim__regs__t_html_a53f4045806bf129e83d68374d280e2ae"><div class="ttname"><a href="structmxc__spim__regs__t.html#a53f4045806bf129e83d68374d280e2ae">mxc_spim_regs_t::mstr_cfg</a></div><div class="ttdeci">__IO uint32_t mstr_cfg</div><div class="ttdoc">0x0000: SPIM_MSTR_CFG Register - SPI Master Configuration Register </div><div class="ttdef"><b>Definition:</b> spim_regs.h:84</div></div>
<div class="ttc" id="structmxc__spim__fifo__regs__t_html"><div class="ttname"><a href="structmxc__spim__fifo__regs__t.html">mxc_spim_fifo_regs_t</a></div><div class="ttdoc">Structure type for the SPIM Transmit and Receive FIFOs. </div><div class="ttdef"><b>Definition:</b> spim_regs.h:104</div></div>
<div class="ttc" id="structmxc__spim__regs__t_html_a2fb693e2b81338d3a0a67014162f2fc2"><div class="ttname"><a href="structmxc__spim__regs__t.html#a2fb693e2b81338d3a0a67014162f2fc2">mxc_spim_regs_t::fifo_ctrl</a></div><div class="ttdeci">__IO uint32_t fifo_ctrl</div><div class="ttdoc">0x000C: SPIM_FIFO_CTRL Register - SPI Master FIFO Control Register </div><div class="ttdef"><b>Definition:</b> spim_regs.h:87</div></div>
<div class="ttc" id="structmxc__spim__regs__t_html_a7dd45bf1fed755b3bc13c8f1caee8b20"><div class="ttname"><a href="structmxc__spim__regs__t.html#a7dd45bf1fed755b3bc13c8f1caee8b20">mxc_spim_regs_t::inten</a></div><div class="ttdeci">__IO uint32_t inten</div><div class="ttdoc">0x0018: SPIM_INTEN Register - SPI Master Interrupt Enable/Disable Settings </div><div class="ttdef"><b>Definition:</b> spim_regs.h:90</div></div>
<div class="ttc" id="structmxc__spim__regs__t_html_a7cae8ef74d028dce3987502bd4c7daab"><div class="ttname"><a href="structmxc__spim__regs__t.html#a7cae8ef74d028dce3987502bd4c7daab">mxc_spim_regs_t::intfl</a></div><div class="ttdeci">__IO uint32_t intfl</div><div class="ttdoc">0x0014: SPIM_INTFL Register - SPI Master Interrupt Flags </div><div class="ttdef"><b>Definition:</b> spim_regs.h:89</div></div>
<div class="ttc" id="structmxc__spim__regs__t_html"><div class="ttname"><a href="structmxc__spim__regs__t.html">mxc_spim_regs_t</a></div><div class="ttdoc">Structure type to access the SPIM Peripheral Module Registers. </div><div class="ttdef"><b>Definition:</b> spim_regs.h:83</div></div>
<div class="ttc" id="structmxc__spim__regs__t_html_a640ddf3e028429041032603fde4b0ad2"><div class="ttname"><a href="structmxc__spim__regs__t.html#a640ddf3e028429041032603fde4b0ad2">mxc_spim_regs_t::ss_sr_polarity</a></div><div class="ttdeci">__IO uint32_t ss_sr_polarity</div><div class="ttdoc">0x0004: SPIM_SS_SR_POLARITY Register - SPI Master Polarity Control for SS and SR Signals ...</div><div class="ttdef"><b>Definition:</b> spim_regs.h:85</div></div>
<div class="ttc" id="structmxc__spim__regs__t_html_a8f1eb23b53a02140989c16ec74b443b1"><div class="ttname"><a href="structmxc__spim__regs__t.html#a8f1eb23b53a02140989c16ec74b443b1">mxc_spim_regs_t::spcl_ctrl</a></div><div class="ttdeci">__IO uint32_t spcl_ctrl</div><div class="ttdoc">0x0010: SPIM_SPCL_CTRL Register - SPI Master Special Mode Controls </div><div class="ttdef"><b>Definition:</b> spim_regs.h:88</div></div>
<div class="ttc" id="structmxc__spim__regs__t_html_afcf21527f7ddd1c70f7c7d30bc961d30"><div class="ttname"><a href="structmxc__spim__regs__t.html#afcf21527f7ddd1c70f7c7d30bc961d30">mxc_spim_regs_t::gen_ctrl</a></div><div class="ttdeci">__IO uint32_t gen_ctrl</div><div class="ttdoc">0x0008: SPIM_GEN_CTRL Register - SPI Master General Control Register </div><div class="ttdef"><b>Definition:</b> spim_regs.h:86</div></div>
<div class="ttc" id="structmxc__spim__regs__t_html_ad0fec7966c187bb7d1a296db9004d1e0"><div class="ttname"><a href="structmxc__spim__regs__t.html#ad0fec7966c187bb7d1a296db9004d1e0">mxc_spim_regs_t::simple_headers</a></div><div class="ttdeci">__IO uint32_t simple_headers</div><div class="ttdoc">0x001C: SPIM_SIMPLE_HEADERS Register - SPI Master Simple Mode Transaction Headers ...</div><div class="ttdef"><b>Definition:</b> spim_regs.h:91</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_3540c00680c2664f9f7e8f48ca1cab09.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_a90765e41fb8b3d75926728d8eb0ba1f.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_51d3d3d6b5d37e3cf040ada011e6ffd2.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea8616b50ebe98e6a527573b9ab84a3e.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_a7ee03a66ebc11d8eead725b5be1f6d7.html">MAX3263X</a></li><li class="navelem"><a class="el" href="dir_0c0014c2661676507bc50a6036025844.html">Include</a></li><li class="navelem"><b>spim_regs.h</b></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.6 </li>
  </ul>
</div>
</body>
</html>
