#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x129e4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x129e680 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x12a9420 .functor NOT 1, L_0x12d3c30, C4<0>, C4<0>, C4<0>;
L_0x12d39c0 .functor XOR 1, L_0x12d3860, L_0x12d3920, C4<0>, C4<0>;
L_0x12d3b20 .functor XOR 1, L_0x12d39c0, L_0x12d3a80, C4<0>, C4<0>;
v0x12d0060_0 .net *"_ivl_10", 0 0, L_0x12d3a80;  1 drivers
v0x12d0160_0 .net *"_ivl_12", 0 0, L_0x12d3b20;  1 drivers
v0x12d0240_0 .net *"_ivl_2", 0 0, L_0x12d2cf0;  1 drivers
v0x12d0300_0 .net *"_ivl_4", 0 0, L_0x12d3860;  1 drivers
v0x12d03e0_0 .net *"_ivl_6", 0 0, L_0x12d3920;  1 drivers
v0x12d0510_0 .net *"_ivl_8", 0 0, L_0x12d39c0;  1 drivers
v0x12d05f0_0 .net "a", 0 0, v0x12cd990_0;  1 drivers
v0x12d0690_0 .net "b", 0 0, v0x12cda30_0;  1 drivers
v0x12d0730_0 .net "c", 0 0, v0x12cdad0_0;  1 drivers
v0x12d07d0_0 .var "clk", 0 0;
v0x12d0870_0 .net "d", 0 0, v0x12cdc40_0;  1 drivers
v0x12d0910_0 .net "out_dut", 0 0, L_0x12d3620;  1 drivers
v0x12d09b0_0 .net "out_ref", 0 0, L_0x12d1980;  1 drivers
v0x12d0a50_0 .var/2u "stats1", 159 0;
v0x12d0af0_0 .var/2u "strobe", 0 0;
v0x12d0b90_0 .net "tb_match", 0 0, L_0x12d3c30;  1 drivers
v0x12d0c50_0 .net "tb_mismatch", 0 0, L_0x12a9420;  1 drivers
v0x12d0e20_0 .net "wavedrom_enable", 0 0, v0x12cdd30_0;  1 drivers
v0x12d0ec0_0 .net "wavedrom_title", 511 0, v0x12cddd0_0;  1 drivers
L_0x12d2cf0 .concat [ 1 0 0 0], L_0x12d1980;
L_0x12d3860 .concat [ 1 0 0 0], L_0x12d1980;
L_0x12d3920 .concat [ 1 0 0 0], L_0x12d3620;
L_0x12d3a80 .concat [ 1 0 0 0], L_0x12d1980;
L_0x12d3c30 .cmp/eeq 1, L_0x12d2cf0, L_0x12d3b20;
S_0x129e810 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x129e680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x129ef90 .functor NOT 1, v0x12cdad0_0, C4<0>, C4<0>, C4<0>;
L_0x12a9ce0 .functor NOT 1, v0x12cda30_0, C4<0>, C4<0>, C4<0>;
L_0x12d10d0 .functor AND 1, L_0x129ef90, L_0x12a9ce0, C4<1>, C4<1>;
L_0x12d1170 .functor NOT 1, v0x12cdc40_0, C4<0>, C4<0>, C4<0>;
L_0x12d12a0 .functor NOT 1, v0x12cd990_0, C4<0>, C4<0>, C4<0>;
L_0x12d13a0 .functor AND 1, L_0x12d1170, L_0x12d12a0, C4<1>, C4<1>;
L_0x12d1480 .functor OR 1, L_0x12d10d0, L_0x12d13a0, C4<0>, C4<0>;
L_0x12d1540 .functor AND 1, v0x12cd990_0, v0x12cdad0_0, C4<1>, C4<1>;
L_0x12d1600 .functor AND 1, L_0x12d1540, v0x12cdc40_0, C4<1>, C4<1>;
L_0x12d16c0 .functor OR 1, L_0x12d1480, L_0x12d1600, C4<0>, C4<0>;
L_0x12d1830 .functor AND 1, v0x12cda30_0, v0x12cdad0_0, C4<1>, C4<1>;
L_0x12d18a0 .functor AND 1, L_0x12d1830, v0x12cdc40_0, C4<1>, C4<1>;
L_0x12d1980 .functor OR 1, L_0x12d16c0, L_0x12d18a0, C4<0>, C4<0>;
v0x12a9690_0 .net *"_ivl_0", 0 0, L_0x129ef90;  1 drivers
v0x12a9730_0 .net *"_ivl_10", 0 0, L_0x12d13a0;  1 drivers
v0x12cc180_0 .net *"_ivl_12", 0 0, L_0x12d1480;  1 drivers
v0x12cc240_0 .net *"_ivl_14", 0 0, L_0x12d1540;  1 drivers
v0x12cc320_0 .net *"_ivl_16", 0 0, L_0x12d1600;  1 drivers
v0x12cc450_0 .net *"_ivl_18", 0 0, L_0x12d16c0;  1 drivers
v0x12cc530_0 .net *"_ivl_2", 0 0, L_0x12a9ce0;  1 drivers
v0x12cc610_0 .net *"_ivl_20", 0 0, L_0x12d1830;  1 drivers
v0x12cc6f0_0 .net *"_ivl_22", 0 0, L_0x12d18a0;  1 drivers
v0x12cc7d0_0 .net *"_ivl_4", 0 0, L_0x12d10d0;  1 drivers
v0x12cc8b0_0 .net *"_ivl_6", 0 0, L_0x12d1170;  1 drivers
v0x12cc990_0 .net *"_ivl_8", 0 0, L_0x12d12a0;  1 drivers
v0x12cca70_0 .net "a", 0 0, v0x12cd990_0;  alias, 1 drivers
v0x12ccb30_0 .net "b", 0 0, v0x12cda30_0;  alias, 1 drivers
v0x12ccbf0_0 .net "c", 0 0, v0x12cdad0_0;  alias, 1 drivers
v0x12cccb0_0 .net "d", 0 0, v0x12cdc40_0;  alias, 1 drivers
v0x12ccd70_0 .net "out", 0 0, L_0x12d1980;  alias, 1 drivers
S_0x12cced0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x129e680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x12cd990_0 .var "a", 0 0;
v0x12cda30_0 .var "b", 0 0;
v0x12cdad0_0 .var "c", 0 0;
v0x12cdba0_0 .net "clk", 0 0, v0x12d07d0_0;  1 drivers
v0x12cdc40_0 .var "d", 0 0;
v0x12cdd30_0 .var "wavedrom_enable", 0 0;
v0x12cddd0_0 .var "wavedrom_title", 511 0;
S_0x12cd170 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x12cced0;
 .timescale -12 -12;
v0x12cd3d0_0 .var/2s "count", 31 0;
E_0x1299440/0 .event negedge, v0x12cdba0_0;
E_0x1299440/1 .event posedge, v0x12cdba0_0;
E_0x1299440 .event/or E_0x1299440/0, E_0x1299440/1;
E_0x1299690 .event negedge, v0x12cdba0_0;
E_0x12839f0 .event posedge, v0x12cdba0_0;
S_0x12cd4d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x12cced0;
 .timescale -12 -12;
v0x12cd6d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12cd7b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x12cced0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12cdf30 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x129e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x12d1ae0 .functor AND 1, v0x12cd990_0, v0x12cda30_0, C4<1>, C4<1>;
L_0x12d1b50 .functor NOT 1, v0x12cdad0_0, C4<0>, C4<0>, C4<0>;
L_0x12d1be0 .functor AND 1, L_0x12d1ae0, L_0x12d1b50, C4<1>, C4<1>;
L_0x12d1cf0 .functor NOT 1, v0x12cd990_0, C4<0>, C4<0>, C4<0>;
L_0x12d1d90 .functor AND 1, L_0x12d1cf0, v0x12cda30_0, C4<1>, C4<1>;
L_0x12d1e50 .functor AND 1, L_0x12d1d90, v0x12cdad0_0, C4<1>, C4<1>;
L_0x12d2060 .functor OR 1, L_0x12d1be0, L_0x12d1e50, C4<0>, C4<0>;
L_0x12d2170 .functor NOT 1, v0x12cda30_0, C4<0>, C4<0>, C4<0>;
L_0x12d2340 .functor AND 1, v0x12cd990_0, L_0x12d2170, C4<1>, C4<1>;
L_0x12d2510 .functor AND 1, L_0x12d2340, v0x12cdad0_0, C4<1>, C4<1>;
L_0x12d2630 .functor OR 1, L_0x12d2060, L_0x12d2510, C4<0>, C4<0>;
L_0x12d26f0 .functor AND 1, v0x12cd990_0, v0x12cda30_0, C4<1>, C4<1>;
L_0x12d27d0 .functor AND 1, L_0x12d26f0, v0x12cdad0_0, C4<1>, C4<1>;
L_0x12d2890 .functor OR 1, L_0x12d2630, L_0x12d27d0, C4<0>, C4<0>;
L_0x12d2760 .functor NOT 1, v0x12cda30_0, C4<0>, C4<0>, C4<0>;
L_0x12d2a20 .functor AND 1, v0x12cd990_0, L_0x12d2760, C4<1>, C4<1>;
L_0x12d2b70 .functor NOT 1, v0x12cdad0_0, C4<0>, C4<0>, C4<0>;
L_0x12d2be0 .functor AND 1, L_0x12d2a20, L_0x12d2b70, C4<1>, C4<1>;
L_0x12d2d90 .functor AND 1, L_0x12d2be0, v0x12cdc40_0, C4<1>, C4<1>;
L_0x12d2e50 .functor OR 1, L_0x12d2890, L_0x12d2d90, C4<0>, C4<0>;
L_0x12d3010 .functor NOT 1, v0x12cd990_0, C4<0>, C4<0>, C4<0>;
L_0x12d3080 .functor AND 1, L_0x12d3010, v0x12cda30_0, C4<1>, C4<1>;
L_0x12d3200 .functor NOT 1, v0x12cdad0_0, C4<0>, C4<0>, C4<0>;
L_0x12d3270 .functor AND 1, L_0x12d3080, L_0x12d3200, C4<1>, C4<1>;
L_0x12d3450 .functor AND 1, L_0x12d3270, v0x12cdc40_0, C4<1>, C4<1>;
L_0x12d3620 .functor OR 1, L_0x12d2e50, L_0x12d3450, C4<0>, C4<0>;
v0x12ce220_0 .net *"_ivl_0", 0 0, L_0x12d1ae0;  1 drivers
v0x12ce300_0 .net *"_ivl_10", 0 0, L_0x12d1e50;  1 drivers
v0x12ce3e0_0 .net *"_ivl_12", 0 0, L_0x12d2060;  1 drivers
v0x12ce4d0_0 .net *"_ivl_14", 0 0, L_0x12d2170;  1 drivers
v0x12ce5b0_0 .net *"_ivl_16", 0 0, L_0x12d2340;  1 drivers
v0x12ce6e0_0 .net *"_ivl_18", 0 0, L_0x12d2510;  1 drivers
v0x12ce7c0_0 .net *"_ivl_2", 0 0, L_0x12d1b50;  1 drivers
v0x12ce8a0_0 .net *"_ivl_20", 0 0, L_0x12d2630;  1 drivers
v0x12ce980_0 .net *"_ivl_22", 0 0, L_0x12d26f0;  1 drivers
v0x12cea60_0 .net *"_ivl_24", 0 0, L_0x12d27d0;  1 drivers
v0x12ceb40_0 .net *"_ivl_26", 0 0, L_0x12d2890;  1 drivers
v0x12cec20_0 .net *"_ivl_28", 0 0, L_0x12d2760;  1 drivers
v0x12ced00_0 .net *"_ivl_30", 0 0, L_0x12d2a20;  1 drivers
v0x12cede0_0 .net *"_ivl_32", 0 0, L_0x12d2b70;  1 drivers
v0x12ceec0_0 .net *"_ivl_34", 0 0, L_0x12d2be0;  1 drivers
v0x12cefa0_0 .net *"_ivl_36", 0 0, L_0x12d2d90;  1 drivers
v0x12cf080_0 .net *"_ivl_38", 0 0, L_0x12d2e50;  1 drivers
v0x12cf270_0 .net *"_ivl_4", 0 0, L_0x12d1be0;  1 drivers
v0x12cf350_0 .net *"_ivl_40", 0 0, L_0x12d3010;  1 drivers
v0x12cf430_0 .net *"_ivl_42", 0 0, L_0x12d3080;  1 drivers
v0x12cf510_0 .net *"_ivl_44", 0 0, L_0x12d3200;  1 drivers
v0x12cf5f0_0 .net *"_ivl_46", 0 0, L_0x12d3270;  1 drivers
v0x12cf6d0_0 .net *"_ivl_48", 0 0, L_0x12d3450;  1 drivers
v0x12cf7b0_0 .net *"_ivl_6", 0 0, L_0x12d1cf0;  1 drivers
v0x12cf890_0 .net *"_ivl_8", 0 0, L_0x12d1d90;  1 drivers
v0x12cf970_0 .net "a", 0 0, v0x12cd990_0;  alias, 1 drivers
v0x12cfa10_0 .net "b", 0 0, v0x12cda30_0;  alias, 1 drivers
v0x12cfb00_0 .net "c", 0 0, v0x12cdad0_0;  alias, 1 drivers
v0x12cfbf0_0 .net "d", 0 0, v0x12cdc40_0;  alias, 1 drivers
v0x12cfce0_0 .net "out", 0 0, L_0x12d3620;  alias, 1 drivers
S_0x12cfe40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x129e680;
 .timescale -12 -12;
E_0x12991e0 .event anyedge, v0x12d0af0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12d0af0_0;
    %nor/r;
    %assign/vec4 v0x12d0af0_0, 0;
    %wait E_0x12991e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12cced0;
T_3 ;
    %fork t_1, S_0x12cd170;
    %jmp t_0;
    .scope S_0x12cd170;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12cd3d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12cdc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12cdad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12cda30_0, 0;
    %assign/vec4 v0x12cd990_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12839f0;
    %load/vec4 v0x12cd3d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12cd3d0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12cdc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12cdad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12cda30_0, 0;
    %assign/vec4 v0x12cd990_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1299690;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12cd7b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1299440;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x12cd990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12cda30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12cdad0_0, 0;
    %assign/vec4 v0x12cdc40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x12cced0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x129e680;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d07d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d0af0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x129e680;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12d07d0_0;
    %inv;
    %store/vec4 v0x12d07d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x129e680;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12cdba0_0, v0x12d0c50_0, v0x12d05f0_0, v0x12d0690_0, v0x12d0730_0, v0x12d0870_0, v0x12d09b0_0, v0x12d0910_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x129e680;
T_7 ;
    %load/vec4 v0x12d0a50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12d0a50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12d0a50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12d0a50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12d0a50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12d0a50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12d0a50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x129e680;
T_8 ;
    %wait E_0x1299440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12d0a50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d0a50_0, 4, 32;
    %load/vec4 v0x12d0b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12d0a50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d0a50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12d0a50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d0a50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12d09b0_0;
    %load/vec4 v0x12d09b0_0;
    %load/vec4 v0x12d0910_0;
    %xor;
    %load/vec4 v0x12d09b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12d0a50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d0a50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12d0a50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d0a50_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/kmap2/iter0/response6/top_module.sv";
