# TCL File Generated by Component Editor 18.1
# Fri Nov 19 13:32:15 MSK 2021
# DO NOT MODIFY


# 
# Switch "Switch" v1.0
#  2021.11.19.13:32:15
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Switch
# 
set_module_property DESCRIPTION ""
set_module_property NAME Switch
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Switch
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL Switch
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file Switch.sv SYSTEM_VERILOG PATH switch/Switch.sv TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset_n Input 1


# 
# connection point control
# 
add_interface control avalon end
set_interface_property control addressUnits WORDS
set_interface_property control associatedClock clock
set_interface_property control associatedReset reset
set_interface_property control bitsPerSymbol 8
set_interface_property control burstOnBurstBoundariesOnly false
set_interface_property control burstcountUnits WORDS
set_interface_property control explicitAddressSpan 0
set_interface_property control holdTime 0
set_interface_property control linewrapBursts false
set_interface_property control maximumPendingReadTransactions 0
set_interface_property control maximumPendingWriteTransactions 0
set_interface_property control readLatency 0
set_interface_property control readWaitTime 1
set_interface_property control setupTime 0
set_interface_property control timingUnits Cycles
set_interface_property control writeWaitTime 0
set_interface_property control ENABLED true
set_interface_property control EXPORT_OF ""
set_interface_property control PORT_NAME_MAP ""
set_interface_property control CMSIS_SVD_VARIABLES ""
set_interface_property control SVD_ADDRESS_GROUP ""

add_interface_port control control_read read Input 1
add_interface_port control control_write write Input 1
add_interface_port control control_address address Input 5
add_interface_port control control_writedata writedata Input 32
add_interface_port control control_readdata readdata Output 32
set_interface_assignment control embeddedsw.configuration.isFlash 0
set_interface_assignment control embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment control embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment control embeddedsw.configuration.isPrintableDevice 0


# 
# connection point dout_0
# 
add_interface dout_0 avalon_streaming start
set_interface_property dout_0 associatedClock clock
set_interface_property dout_0 associatedReset reset
set_interface_property dout_0 dataBitsPerSymbol 8
set_interface_property dout_0 errorDescriptor ""
set_interface_property dout_0 firstSymbolInHighOrderBits true
set_interface_property dout_0 maxChannel 0
set_interface_property dout_0 readyLatency 0
set_interface_property dout_0 ENABLED true
set_interface_property dout_0 EXPORT_OF ""
set_interface_property dout_0 PORT_NAME_MAP ""
set_interface_property dout_0 CMSIS_SVD_VARIABLES ""
set_interface_property dout_0 SVD_ADDRESS_GROUP ""

add_interface_port dout_0 dout_0_endofpacket endofpacket Output 1
add_interface_port dout_0 dout_0_data data Output 96
add_interface_port dout_0 dout_0_empty empty Output 4
add_interface_port dout_0 dout_0_ready ready Input 1
add_interface_port dout_0 dout_0_startofpacket startofpacket Output 1
add_interface_port dout_0 dout_0_valid valid Output 1


# 
# connection point dout_1
# 
add_interface dout_1 avalon_streaming start
set_interface_property dout_1 associatedClock clock
set_interface_property dout_1 associatedReset reset
set_interface_property dout_1 dataBitsPerSymbol 8
set_interface_property dout_1 errorDescriptor ""
set_interface_property dout_1 firstSymbolInHighOrderBits true
set_interface_property dout_1 maxChannel 0
set_interface_property dout_1 readyLatency 0
set_interface_property dout_1 ENABLED true
set_interface_property dout_1 EXPORT_OF ""
set_interface_property dout_1 PORT_NAME_MAP ""
set_interface_property dout_1 CMSIS_SVD_VARIABLES ""
set_interface_property dout_1 SVD_ADDRESS_GROUP ""

add_interface_port dout_1 dout_1_endofpacket endofpacket Output 1
add_interface_port dout_1 dout_1_data data Output 96
add_interface_port dout_1 dout_1_empty empty Output 4
add_interface_port dout_1 dout_1_ready ready Input 1
add_interface_port dout_1 dout_1_startofpacket startofpacket Output 1
add_interface_port dout_1 dout_1_valid valid Output 1


# 
# connection point din_0
# 
add_interface din_0 avalon_streaming end
set_interface_property din_0 associatedClock clock
set_interface_property din_0 associatedReset reset
set_interface_property din_0 dataBitsPerSymbol 8
set_interface_property din_0 errorDescriptor ""
set_interface_property din_0 firstSymbolInHighOrderBits true
set_interface_property din_0 maxChannel 0
set_interface_property din_0 readyLatency 0
set_interface_property din_0 ENABLED true
set_interface_property din_0 EXPORT_OF ""
set_interface_property din_0 PORT_NAME_MAP ""
set_interface_property din_0 CMSIS_SVD_VARIABLES ""
set_interface_property din_0 SVD_ADDRESS_GROUP ""

add_interface_port din_0 din_0_data data Input 96
add_interface_port din_0 din_0_empty empty Input 4
add_interface_port din_0 din_0_endofpacket endofpacket Input 1
add_interface_port din_0 din_0_ready ready Output 1
add_interface_port din_0 din_0_startofpacket startofpacket Input 1
add_interface_port din_0 din_0_valid valid Input 1


# 
# connection point din_1
# 
add_interface din_1 avalon_streaming end
set_interface_property din_1 associatedClock clock
set_interface_property din_1 associatedReset reset
set_interface_property din_1 dataBitsPerSymbol 8
set_interface_property din_1 errorDescriptor ""
set_interface_property din_1 firstSymbolInHighOrderBits true
set_interface_property din_1 maxChannel 0
set_interface_property din_1 readyLatency 0
set_interface_property din_1 ENABLED true
set_interface_property din_1 EXPORT_OF ""
set_interface_property din_1 PORT_NAME_MAP ""
set_interface_property din_1 CMSIS_SVD_VARIABLES ""
set_interface_property din_1 SVD_ADDRESS_GROUP ""

add_interface_port din_1 din_1_data data Input 96
add_interface_port din_1 din_1_empty empty Input 4
add_interface_port din_1 din_1_endofpacket endofpacket Input 1
add_interface_port din_1 din_1_ready ready Output 1
add_interface_port din_1 din_1_startofpacket startofpacket Input 1
add_interface_port din_1 din_1_valid valid Input 1


# 
# connection point din_2
# 
add_interface din_2 avalon_streaming end
set_interface_property din_2 associatedClock clock
set_interface_property din_2 associatedReset reset
set_interface_property din_2 dataBitsPerSymbol 8
set_interface_property din_2 errorDescriptor ""
set_interface_property din_2 firstSymbolInHighOrderBits true
set_interface_property din_2 maxChannel 0
set_interface_property din_2 readyLatency 0
set_interface_property din_2 ENABLED true
set_interface_property din_2 EXPORT_OF ""
set_interface_property din_2 PORT_NAME_MAP ""
set_interface_property din_2 CMSIS_SVD_VARIABLES ""
set_interface_property din_2 SVD_ADDRESS_GROUP ""

add_interface_port din_2 din_2_data data Input 96
add_interface_port din_2 din_2_empty empty Input 4
add_interface_port din_2 din_2_endofpacket endofpacket Input 1
add_interface_port din_2 din_2_ready ready Output 1
add_interface_port din_2 din_2_startofpacket startofpacket Input 1
add_interface_port din_2 din_2_valid valid Input 1


# 
# connection point din_3
# 
add_interface din_3 avalon_streaming end
set_interface_property din_3 associatedClock clock
set_interface_property din_3 associatedReset reset
set_interface_property din_3 dataBitsPerSymbol 8
set_interface_property din_3 errorDescriptor ""
set_interface_property din_3 firstSymbolInHighOrderBits true
set_interface_property din_3 maxChannel 0
set_interface_property din_3 readyLatency 0
set_interface_property din_3 ENABLED true
set_interface_property din_3 EXPORT_OF ""
set_interface_property din_3 PORT_NAME_MAP ""
set_interface_property din_3 CMSIS_SVD_VARIABLES ""
set_interface_property din_3 SVD_ADDRESS_GROUP ""

add_interface_port din_3 din_3_data data Input 96
add_interface_port din_3 din_3_empty empty Input 4
add_interface_port din_3 din_3_endofpacket endofpacket Input 1
add_interface_port din_3 din_3_ready ready Output 1
add_interface_port din_3 din_3_startofpacket startofpacket Input 1
add_interface_port din_3 din_3_valid valid Input 1


# 
# connection point din_4
# 
add_interface din_4 avalon_streaming end
set_interface_property din_4 associatedClock clock
set_interface_property din_4 associatedReset reset
set_interface_property din_4 dataBitsPerSymbol 8
set_interface_property din_4 errorDescriptor ""
set_interface_property din_4 firstSymbolInHighOrderBits true
set_interface_property din_4 maxChannel 0
set_interface_property din_4 readyLatency 0
set_interface_property din_4 ENABLED true
set_interface_property din_4 EXPORT_OF ""
set_interface_property din_4 PORT_NAME_MAP ""
set_interface_property din_4 CMSIS_SVD_VARIABLES ""
set_interface_property din_4 SVD_ADDRESS_GROUP ""

add_interface_port din_4 din_4_data data Input 96
add_interface_port din_4 din_4_empty empty Input 4
add_interface_port din_4 din_4_endofpacket endofpacket Input 1
add_interface_port din_4 din_4_ready ready Output 1
add_interface_port din_4 din_4_startofpacket startofpacket Input 1
add_interface_port din_4 din_4_valid valid Input 1


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock clk Input 1

