// Seed: 1676392110
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout reg id_5;
  output wire id_4;
  input wire id_3;
  output wand id_2;
  inout wire id_1;
  always @(posedge (id_1)) id_5 <= -1'b0;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_1,
      id_4
  );
  wire  id_6;
  logic id_7;
  assign id_7[1] = id_7;
  wire id_8;
  ;
  logic id_9;
endmodule
