<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="info" file="MapLib" num="562" delta="unknown" >No environment variables are currently set.
</msg>

<msg type="warning" file="LIT" num="162" delta="unknown" >Only DFS outputs (CLKFX/FX180/CONCUR) of <arg fmt="%s" index="1">DCM symbol &quot;u0_u1_faster_clk_dcm&quot;</arg> are routed, but CLKFB is not routed. Proper phase relationship of output clocks to CLKIN cannot be guaranteed.
</msg>

<msg type="warning" file="LIT" num="159" delta="unknown" >CLKIN pin of <arg fmt="%s" index="1">DCM symbol &quot;u0_u1_gen_dlls.dllint&quot; (output signal=u0_u1_int_clk1x)</arg> is driven by <arg fmt="%s" index="2">pin CLKFX of DCM symbol &quot;u0_u1_faster_clk_dcm&quot;</arg>. Proper phase relationship to the original clock cannot be guaranteed if the driver is not an IBUF or BUFGMUX. Timing analysis results may not be valid.
</msg>

<msg type="info" file="LIT" num="244" delta="unknown" >All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs.
</msg>

<msg type="info" file="PhysDesignRules" num="772" delta="unknown" >To achieve optimal frequency synthesis performance with the CLKFX and CLKFX180 outputs of the DCM comp <arg fmt="%s" index="1">u0_u1_faster_clk_dcm</arg>, consult the device Interactive Data Sheet.
</msg>

</messages>

