// Seed: 2559827166
module module_0 (
    input  tri  id_0,
    input  tri0 id_1,
    input  wire id_2,
    output wand id_3
);
  reg id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  initial begin : LABEL_0
    id_5 = #id_13 id_2 >= id_6;
  end
  wire id_14;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input  tri0 id_2
);
  uwire id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.type_17 = 0;
endmodule
module module_2;
  id_1(
      .id_0(id_2 === 1), .id_1(id_2), .id_2()
  );
  wire id_3;
  always_ff
  fork : SymbolIdentifier
  join : SymbolIdentifier
  wire id_4;
endmodule
module module_3 (
    output tri1  id_0,
    input  logic id_1,
    output logic id_2
);
  assign id_2 = id_1;
  module_2 modCall_1 ();
  wire id_4;
  initial begin : LABEL_0
    id_2 <= ~id_1;
  end
endmodule
