
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.1.259.1
Mapped on: Thu Dec  5 00:34:59 2024

Design Information
------------------

Command line:   map -pdc
     C:/Users/spenc/Documents/Squat-Hero/FPGA/SPI_FPGA/test.pdc -i
     SPI_FPGA_SPI_syn.udb -o SPI_FPGA_SPI_map.udb -mp SPI_FPGA_SPI.mrp -hierrpt
     -gui -msgset C:/Users/spenc/Documents/Squat-Hero/FPGA/SPI_FPGA/promote.xml

Design Summary
--------------

   Number of slice registers:  33 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            47 out of  5280 (1%)
      Number of logic LUT4s:              13
      Number of ripple logic:             17 (34 LUT4s)
   Number of IO sites used:   16 out of 39 (41%)
      Number of IO sites used for general PIO: 16
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 16 out of 36 (44%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 16 out of 39 (41%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net ck_debug_c_c: 18 loads, 18 rising, 0 falling (Driver: Port sck)
   Number of Clock Enables:  1
      Net spi_inst.n115: 17 loads, 17 SLICEs
   Number of LSRs:  1
      Net spi_inst.n117: 17 loads, 17 SLICEs
   Top 10 highest fanout non-clock nets:
      Net spi_inst.n115: 17 loads
      Net spi_inst.n117: 17 loads
      Net load_c: 3 loads
      Net spi_inst.bit_index[31]: 3 loads
      Net VCC_net: 3 loads
      Net spi_inst.bit_index[23]: 2 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net spi_inst.bit_index[24]: 2 loads
      Net spi_inst.bit_index[25]: 2 loads
      Net spi_inst.bit_index[26]: 2 loads
      Net spi_inst.bit_index[27]: 2 loads





   Number of warnings:  10
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map:
     C:/Users/spenc/Documents/Squat-Hero/FPGA/SPI_FPGA/test.pdc (3) : No port
     matched 'true'.
WARNING <1026001> - map:
     C:/Users/spenc/Documents/Squat-Hero/FPGA/SPI_FPGA/test.pdc (10) : No port
     matched 'msb_true1'.
WARNING <1027013> - map: No port matched 'true'.
WARNING <1026001> - map:
     C:/Users/spenc/Documents/Squat-Hero/FPGA/SPI_FPGA/test.pdc (3) : Can't
     resolve object 'true' in constraint 'ldc_set_port -iobuf {PULLMODE=NA}
     [get_ports true]'.
WARNING <1027013> - map: No port matched 'msb_true1'.
WARNING <1026001> - map:
     C:/Users/spenc/Documents/Squat-Hero/FPGA/SPI_FPGA/test.pdc (10) : Can't
     resolve object 'msb_true1' in constraint 'ldc_set_port -iobuf {PULLMODE=NA}
     [get_ports msb_true1]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {PULLMODE=NA} [get_ports true]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {PULLMODE=NA} [get_ports msb_true1]'.
WARNING <71003020> - map: Top module port 'clk' does not connect to anything.
WARNING <71003020> - map: Top module port 'clk' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| correct             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dc0                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dc1                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dc2                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dc3                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dc4                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| dc5                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dc6                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dc7                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sck                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdi                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| load                | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_debug          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ck_debug            | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdo                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Constraint Summary
------------------

   Total number of constraints: 29
   Total number of constraints dropped: 2
   Dropped constraints are:
     ldc_set_port -iobuf {PULLMODE=NA} [get_ports true]
     ldc_set_port -iobuf {PULLMODE=NA} [get_ports msb_true1]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 66 MB
Checksum -- map: 28a4d5a28db16cd8ce1a37dc35eac6afd9f0c876





















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
