Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun 14 00:09:24 2020
| Host         : DESKTOP-SN7OKPI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopMultiplier_timing_summary_routed.rpt -pb TopMultiplier_timing_summary_routed.pb -rpx TopMultiplier_timing_summary_routed.rpx -warn_on_violation
| Design       : TopMultiplier
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.720        0.000                      0                   32        3.058        0.000                      0                   32           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
v_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
v_clk               1.720        0.000                      0                   32        3.058        0.000                      0                   32                                                                          


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  v_clk
  To Clock:  v_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.058ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[30]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        17.855ns  (logic 5.790ns (32.426%)  route 12.065ns (67.574%))
  Logic Levels:           25  (CARRY4=2 IBUF=1 LUT1=1 LUT3=4 LUT4=4 LUT5=10 LUT6=2 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.336     2.289    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.355 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.497    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.471     2.968 r  result_out_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.968    result_out_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     3.103 f  result_out_OBUF[24]_inst_i_23/O[0]
                         net (fo=23, routed)          0.664     3.768    booth/pp01[5]
    SLICE_X40Y82         LUT4 (Prop_lut4_I3_O)        0.153     3.921 r  result_out_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.460     4.380    result_out_OBUF[10]_inst_i_24_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.053     4.433 r  result_out_OBUF[9]_inst_i_23/O
                         net (fo=2, routed)           0.459     4.892    result_out_OBUF[9]_inst_i_23_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.066     4.958 r  result_out_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.690     5.648    result_out_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I3_O)        0.178     5.826 f  result_out_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           0.625     6.451    result_out_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.184     6.635 r  result_out_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.234     6.870    result_out_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.172     7.042 f  result_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.589     7.631    result_out_OBUF[11]_inst_i_5_n_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I3_O)        0.065     7.696 r  result_out_OBUF[13]_inst_i_5/O
                         net (fo=4, routed)           0.554     8.250    result_out_OBUF[13]_inst_i_5_n_0
    SLICE_X40Y83         LUT5 (Prop_lut5_I2_O)        0.168     8.418 r  result_out_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.329     8.747    result_out_OBUF[14]_inst_i_2_n_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.053     8.800 r  result_out_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.452     9.252    result_out_OBUF[15]_inst_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I4_O)        0.053     9.305 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.357     9.661    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.714 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340    10.054    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.056    10.110 r  result_out_OBUF[18]_inst_i_2/O
                         net (fo=8, routed)           0.605    10.714    result_out_OBUF[18]_inst_i_2_n_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I3_O)        0.168    10.882 r  result_out_OBUF[24]_inst_i_15/O
                         net (fo=2, routed)           0.315    11.198    result_out_OBUF[24]_inst_i_15_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I3_O)        0.053    11.251 r  result_out_OBUF[26]_inst_i_11/O
                         net (fo=3, routed)           0.408    11.659    result_out_OBUF[26]_inst_i_11_n_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.053    11.712 r  result_out_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.639    12.350    result_out_OBUF[26]_inst_i_6_n_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.053    12.403 f  result_out_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.437    12.841    result_out_OBUF[27]_inst_i_2_n_0
    SLICE_X47Y82         LUT3 (Prop_lut3_I0_O)        0.067    12.908 f  result_out_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.317    13.225    result_out_OBUF[28]_inst_i_4_n_0
    SLICE_X46Y82         LUT4 (Prop_lut4_I2_O)        0.170    13.395 f  result_out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.344    13.738    result_out_OBUF[29]_inst_i_2_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I4_O)        0.070    13.808 r  result_out_OBUF[31]_inst_i_3/O
                         net (fo=2, routed)           0.285    14.094    result_out_OBUF[31]_inst_i_3_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I0_O)        0.169    14.263 r  result_out_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           1.484    15.747    result_out_OBUF[30]
    AJ29                 OBUF (Prop_obuf_I_O)         2.308    18.055 r  result_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    18.055    result_out[30]
    AJ29                                                              r  result_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -18.055    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[31]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        17.737ns  (logic 5.803ns (32.716%)  route 11.934ns (67.284%))
  Logic Levels:           25  (CARRY4=2 IBUF=1 LUT1=1 LUT3=4 LUT4=4 LUT5=9 LUT6=3 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.336     2.289    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.355 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.497    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.471     2.968 r  result_out_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.968    result_out_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     3.103 f  result_out_OBUF[24]_inst_i_23/O[0]
                         net (fo=23, routed)          0.664     3.768    booth/pp01[5]
    SLICE_X40Y82         LUT4 (Prop_lut4_I3_O)        0.153     3.921 r  result_out_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.460     4.380    result_out_OBUF[10]_inst_i_24_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.053     4.433 r  result_out_OBUF[9]_inst_i_23/O
                         net (fo=2, routed)           0.459     4.892    result_out_OBUF[9]_inst_i_23_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.066     4.958 r  result_out_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.690     5.648    result_out_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I3_O)        0.178     5.826 f  result_out_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           0.625     6.451    result_out_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.184     6.635 r  result_out_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.234     6.870    result_out_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.172     7.042 f  result_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.589     7.631    result_out_OBUF[11]_inst_i_5_n_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I3_O)        0.065     7.696 r  result_out_OBUF[13]_inst_i_5/O
                         net (fo=4, routed)           0.554     8.250    result_out_OBUF[13]_inst_i_5_n_0
    SLICE_X40Y83         LUT5 (Prop_lut5_I2_O)        0.168     8.418 r  result_out_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.329     8.747    result_out_OBUF[14]_inst_i_2_n_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.053     8.800 r  result_out_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.452     9.252    result_out_OBUF[15]_inst_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I4_O)        0.053     9.305 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.357     9.661    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.714 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340    10.054    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.056    10.110 r  result_out_OBUF[18]_inst_i_2/O
                         net (fo=8, routed)           0.605    10.714    result_out_OBUF[18]_inst_i_2_n_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I3_O)        0.168    10.882 r  result_out_OBUF[24]_inst_i_15/O
                         net (fo=2, routed)           0.315    11.198    result_out_OBUF[24]_inst_i_15_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I3_O)        0.053    11.251 r  result_out_OBUF[26]_inst_i_11/O
                         net (fo=3, routed)           0.408    11.659    result_out_OBUF[26]_inst_i_11_n_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.053    11.712 r  result_out_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.639    12.350    result_out_OBUF[26]_inst_i_6_n_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.053    12.403 f  result_out_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.437    12.841    result_out_OBUF[27]_inst_i_2_n_0
    SLICE_X47Y82         LUT3 (Prop_lut3_I0_O)        0.067    12.908 f  result_out_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.317    13.225    result_out_OBUF[28]_inst_i_4_n_0
    SLICE_X46Y82         LUT4 (Prop_lut4_I2_O)        0.170    13.395 f  result_out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.344    13.738    result_out_OBUF[29]_inst_i_2_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I4_O)        0.070    13.808 r  result_out_OBUF[31]_inst_i_3/O
                         net (fo=2, routed)           0.281    14.090    result_out_OBUF[31]_inst_i_3_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.169    14.259 r  result_out_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           1.357    15.616    result_out_OBUF[31]
    AN30                 OBUF (Prop_obuf_I_O)         2.321    17.937 r  result_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000    17.937    result_out[31]
    AN30                                                              r  result_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -17.937    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[29]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        17.306ns  (logic 5.605ns (32.385%)  route 11.702ns (67.615%))
  Logic Levels:           24  (CARRY4=2 IBUF=1 LUT1=1 LUT3=4 LUT4=4 LUT5=9 LUT6=2 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.336     2.289    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.355 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.497    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.471     2.968 r  result_out_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.968    result_out_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     3.103 f  result_out_OBUF[24]_inst_i_23/O[0]
                         net (fo=23, routed)          0.664     3.768    booth/pp01[5]
    SLICE_X40Y82         LUT4 (Prop_lut4_I3_O)        0.153     3.921 r  result_out_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.460     4.380    result_out_OBUF[10]_inst_i_24_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.053     4.433 r  result_out_OBUF[9]_inst_i_23/O
                         net (fo=2, routed)           0.459     4.892    result_out_OBUF[9]_inst_i_23_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.066     4.958 r  result_out_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.690     5.648    result_out_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I3_O)        0.178     5.826 f  result_out_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           0.625     6.451    result_out_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.184     6.635 r  result_out_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.234     6.870    result_out_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.172     7.042 f  result_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.589     7.631    result_out_OBUF[11]_inst_i_5_n_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I3_O)        0.065     7.696 r  result_out_OBUF[13]_inst_i_5/O
                         net (fo=4, routed)           0.554     8.250    result_out_OBUF[13]_inst_i_5_n_0
    SLICE_X40Y83         LUT5 (Prop_lut5_I2_O)        0.168     8.418 r  result_out_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.329     8.747    result_out_OBUF[14]_inst_i_2_n_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.053     8.800 r  result_out_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.452     9.252    result_out_OBUF[15]_inst_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I4_O)        0.053     9.305 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.357     9.661    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.714 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340    10.054    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.056    10.110 r  result_out_OBUF[18]_inst_i_2/O
                         net (fo=8, routed)           0.605    10.714    result_out_OBUF[18]_inst_i_2_n_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I3_O)        0.168    10.882 r  result_out_OBUF[24]_inst_i_15/O
                         net (fo=2, routed)           0.315    11.198    result_out_OBUF[24]_inst_i_15_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I3_O)        0.053    11.251 r  result_out_OBUF[26]_inst_i_11/O
                         net (fo=3, routed)           0.408    11.659    result_out_OBUF[26]_inst_i_11_n_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.053    11.712 f  result_out_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.639    12.350    result_out_OBUF[26]_inst_i_6_n_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.053    12.403 r  result_out_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.437    12.841    result_out_OBUF[27]_inst_i_2_n_0
    SLICE_X47Y82         LUT3 (Prop_lut3_I0_O)        0.067    12.908 r  result_out_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.317    13.225    result_out_OBUF[28]_inst_i_4_n_0
    SLICE_X46Y82         LUT4 (Prop_lut4_I2_O)        0.170    13.395 r  result_out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.344    13.738    result_out_OBUF[29]_inst_i_2_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I0_O)        0.053    13.791 r  result_out_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           1.406    15.197    result_out_OBUF[29]
    AK29                 OBUF (Prop_obuf_I_O)         2.309    17.506 r  result_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000    17.506    result_out[29]
    AK29                                                              r  result_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -17.506    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[28]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        17.238ns  (logic 5.572ns (32.322%)  route 11.666ns (67.678%))
  Logic Levels:           23  (CARRY4=2 IBUF=1 LUT1=1 LUT3=3 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.336     2.289    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.355 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.497    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.471     2.968 r  result_out_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.968    result_out_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     3.103 f  result_out_OBUF[24]_inst_i_23/O[0]
                         net (fo=23, routed)          0.664     3.768    booth/pp01[5]
    SLICE_X40Y82         LUT4 (Prop_lut4_I3_O)        0.153     3.921 r  result_out_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.460     4.380    result_out_OBUF[10]_inst_i_24_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.053     4.433 r  result_out_OBUF[9]_inst_i_23/O
                         net (fo=2, routed)           0.459     4.892    result_out_OBUF[9]_inst_i_23_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.066     4.958 r  result_out_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.690     5.648    result_out_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I3_O)        0.178     5.826 f  result_out_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           0.625     6.451    result_out_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.184     6.635 r  result_out_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.234     6.870    result_out_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.172     7.042 f  result_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.589     7.631    result_out_OBUF[11]_inst_i_5_n_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I3_O)        0.065     7.696 r  result_out_OBUF[13]_inst_i_5/O
                         net (fo=4, routed)           0.554     8.250    result_out_OBUF[13]_inst_i_5_n_0
    SLICE_X40Y83         LUT5 (Prop_lut5_I2_O)        0.168     8.418 r  result_out_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.329     8.747    result_out_OBUF[14]_inst_i_2_n_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.053     8.800 r  result_out_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.452     9.252    result_out_OBUF[15]_inst_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I4_O)        0.053     9.305 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.357     9.661    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.714 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340    10.054    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.053    10.107 f  result_out_OBUF[17]_inst_i_6/O
                         net (fo=2, routed)           0.356    10.463    result_out_OBUF[17]_inst_i_6_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I4_O)        0.053    10.516 f  result_out_OBUF[18]_inst_i_5/O
                         net (fo=2, routed)           0.656    11.172    result_out_OBUF[18]_inst_i_5_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.066    11.238 f  result_out_OBUF[20]_inst_i_4/O
                         net (fo=3, routed)           0.510    11.748    result_out_OBUF[20]_inst_i_4_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.168    11.916 r  result_out_OBUF[22]_inst_i_4/O
                         net (fo=3, routed)           0.350    12.266    result_out_OBUF[22]_inst_i_4_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I2_O)        0.053    12.319 r  result_out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.459    12.778    result_out_OBUF[24]_inst_i_2_n_0
    SLICE_X46Y84         LUT5 (Prop_lut5_I0_O)        0.056    12.834 r  result_out_OBUF[29]_inst_i_3/O
                         net (fo=6, routed)           0.598    13.432    result_out_OBUF[29]_inst_i_3_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.168    13.600 r  result_out_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           1.506    15.106    result_out_OBUF[28]
    AL31                 OBUF (Prop_obuf_I_O)         2.332    17.438 r  result_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000    17.438    result_out[28]
    AL31                                                              r  result_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -17.438    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[25]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        17.176ns  (logic 5.547ns (32.294%)  route 11.629ns (67.706%))
  Logic Levels:           23  (CARRY4=2 IBUF=1 LUT1=1 LUT3=4 LUT4=3 LUT5=6 LUT6=5 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.336     2.289    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.355 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.497    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.471     2.968 r  result_out_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.968    result_out_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     3.103 f  result_out_OBUF[24]_inst_i_23/O[0]
                         net (fo=23, routed)          0.664     3.768    booth/pp01[5]
    SLICE_X40Y82         LUT4 (Prop_lut4_I3_O)        0.153     3.921 r  result_out_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.460     4.380    result_out_OBUF[10]_inst_i_24_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.053     4.433 r  result_out_OBUF[9]_inst_i_23/O
                         net (fo=2, routed)           0.459     4.892    result_out_OBUF[9]_inst_i_23_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.066     4.958 r  result_out_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.690     5.648    result_out_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I3_O)        0.178     5.826 f  result_out_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           0.625     6.451    result_out_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.184     6.635 r  result_out_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.234     6.870    result_out_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.172     7.042 f  result_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.589     7.631    result_out_OBUF[11]_inst_i_5_n_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I3_O)        0.065     7.696 r  result_out_OBUF[13]_inst_i_5/O
                         net (fo=4, routed)           0.554     8.250    result_out_OBUF[13]_inst_i_5_n_0
    SLICE_X40Y83         LUT5 (Prop_lut5_I2_O)        0.168     8.418 r  result_out_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.329     8.747    result_out_OBUF[14]_inst_i_2_n_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.053     8.800 r  result_out_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.452     9.252    result_out_OBUF[15]_inst_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I4_O)        0.053     9.305 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.357     9.661    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.714 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340    10.054    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.053    10.107 f  result_out_OBUF[17]_inst_i_6/O
                         net (fo=2, routed)           0.356    10.463    result_out_OBUF[17]_inst_i_6_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I4_O)        0.053    10.516 f  result_out_OBUF[18]_inst_i_5/O
                         net (fo=2, routed)           0.656    11.172    result_out_OBUF[18]_inst_i_5_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.066    11.238 f  result_out_OBUF[20]_inst_i_4/O
                         net (fo=3, routed)           0.510    11.748    result_out_OBUF[20]_inst_i_4_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.168    11.916 r  result_out_OBUF[22]_inst_i_4/O
                         net (fo=3, routed)           0.350    12.266    result_out_OBUF[22]_inst_i_4_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I2_O)        0.053    12.319 r  result_out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.459    12.778    result_out_OBUF[24]_inst_i_2_n_0
    SLICE_X46Y84         LUT5 (Prop_lut5_I0_O)        0.056    12.834 r  result_out_OBUF[29]_inst_i_3/O
                         net (fo=6, routed)           0.423    13.257    result_out_OBUF[29]_inst_i_3_n_0
    SLICE_X47Y83         LUT3 (Prop_lut3_I2_O)        0.168    13.425 r  result_out_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           1.644    15.069    result_out_OBUF[25]
    AL30                 OBUF (Prop_obuf_I_O)         2.307    17.376 r  result_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    17.376    result_out[25]
    AL30                                                              r  result_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[27]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        17.143ns  (logic 5.568ns (32.483%)  route 11.574ns (67.517%))
  Logic Levels:           23  (CARRY4=2 IBUF=1 LUT1=1 LUT3=3 LUT4=3 LUT5=7 LUT6=5 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.336     2.289    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.355 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.497    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.471     2.968 r  result_out_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.968    result_out_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     3.103 f  result_out_OBUF[24]_inst_i_23/O[0]
                         net (fo=23, routed)          0.664     3.768    booth/pp01[5]
    SLICE_X40Y82         LUT4 (Prop_lut4_I3_O)        0.153     3.921 r  result_out_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.460     4.380    result_out_OBUF[10]_inst_i_24_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.053     4.433 r  result_out_OBUF[9]_inst_i_23/O
                         net (fo=2, routed)           0.459     4.892    result_out_OBUF[9]_inst_i_23_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.066     4.958 r  result_out_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.690     5.648    result_out_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I3_O)        0.178     5.826 f  result_out_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           0.625     6.451    result_out_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.184     6.635 r  result_out_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.234     6.870    result_out_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.172     7.042 f  result_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.589     7.631    result_out_OBUF[11]_inst_i_5_n_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I3_O)        0.065     7.696 r  result_out_OBUF[13]_inst_i_5/O
                         net (fo=4, routed)           0.554     8.250    result_out_OBUF[13]_inst_i_5_n_0
    SLICE_X40Y83         LUT5 (Prop_lut5_I2_O)        0.168     8.418 r  result_out_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.329     8.747    result_out_OBUF[14]_inst_i_2_n_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.053     8.800 r  result_out_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.452     9.252    result_out_OBUF[15]_inst_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I4_O)        0.053     9.305 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.357     9.661    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.714 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340    10.054    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.053    10.107 f  result_out_OBUF[17]_inst_i_6/O
                         net (fo=2, routed)           0.356    10.463    result_out_OBUF[17]_inst_i_6_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I4_O)        0.053    10.516 f  result_out_OBUF[18]_inst_i_5/O
                         net (fo=2, routed)           0.656    11.172    result_out_OBUF[18]_inst_i_5_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.066    11.238 f  result_out_OBUF[20]_inst_i_4/O
                         net (fo=3, routed)           0.510    11.748    result_out_OBUF[20]_inst_i_4_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.168    11.916 r  result_out_OBUF[22]_inst_i_4/O
                         net (fo=3, routed)           0.350    12.266    result_out_OBUF[22]_inst_i_4_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I2_O)        0.053    12.319 r  result_out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.459    12.778    result_out_OBUF[24]_inst_i_2_n_0
    SLICE_X46Y84         LUT5 (Prop_lut5_I0_O)        0.056    12.834 r  result_out_OBUF[29]_inst_i_3/O
                         net (fo=6, routed)           0.473    13.307    result_out_OBUF[29]_inst_i_3_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I1_O)        0.168    13.475 r  result_out_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           1.539    15.014    result_out_OBUF[27]
    AM31                 OBUF (Prop_obuf_I_O)         2.329    17.343 r  result_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    17.343    result_out[27]
    AM31                                                              r  result_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -17.343    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[26]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        16.804ns  (logic 5.547ns (33.010%)  route 11.257ns (66.990%))
  Logic Levels:           23  (CARRY4=2 IBUF=1 LUT1=1 LUT3=3 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.336     2.289    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.355 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.497    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.471     2.968 r  result_out_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.968    result_out_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     3.103 f  result_out_OBUF[24]_inst_i_23/O[0]
                         net (fo=23, routed)          0.664     3.768    booth/pp01[5]
    SLICE_X40Y82         LUT4 (Prop_lut4_I3_O)        0.153     3.921 r  result_out_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.460     4.380    result_out_OBUF[10]_inst_i_24_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.053     4.433 r  result_out_OBUF[9]_inst_i_23/O
                         net (fo=2, routed)           0.459     4.892    result_out_OBUF[9]_inst_i_23_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.066     4.958 r  result_out_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.690     5.648    result_out_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I3_O)        0.178     5.826 f  result_out_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           0.625     6.451    result_out_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.184     6.635 r  result_out_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.234     6.870    result_out_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.172     7.042 f  result_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.589     7.631    result_out_OBUF[11]_inst_i_5_n_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I3_O)        0.065     7.696 r  result_out_OBUF[13]_inst_i_5/O
                         net (fo=4, routed)           0.554     8.250    result_out_OBUF[13]_inst_i_5_n_0
    SLICE_X40Y83         LUT5 (Prop_lut5_I2_O)        0.168     8.418 r  result_out_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.329     8.747    result_out_OBUF[14]_inst_i_2_n_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.053     8.800 r  result_out_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.452     9.252    result_out_OBUF[15]_inst_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I4_O)        0.053     9.305 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.357     9.661    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.714 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340    10.054    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.053    10.107 f  result_out_OBUF[17]_inst_i_6/O
                         net (fo=2, routed)           0.356    10.463    result_out_OBUF[17]_inst_i_6_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I4_O)        0.053    10.516 f  result_out_OBUF[18]_inst_i_5/O
                         net (fo=2, routed)           0.656    11.172    result_out_OBUF[18]_inst_i_5_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.066    11.238 f  result_out_OBUF[20]_inst_i_4/O
                         net (fo=3, routed)           0.510    11.748    result_out_OBUF[20]_inst_i_4_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.168    11.916 r  result_out_OBUF[22]_inst_i_4/O
                         net (fo=3, routed)           0.350    12.266    result_out_OBUF[22]_inst_i_4_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I2_O)        0.053    12.319 r  result_out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.459    12.778    result_out_OBUF[24]_inst_i_2_n_0
    SLICE_X46Y84         LUT5 (Prop_lut5_I0_O)        0.056    12.834 r  result_out_OBUF[29]_inst_i_3/O
                         net (fo=6, routed)           0.245    13.079    result_out_OBUF[29]_inst_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.168    13.247 r  result_out_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           1.450    14.697    result_out_OBUF[26]
    AL29                 OBUF (Prop_obuf_I_O)         2.307    17.004 r  result_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    17.004    result_out[26]
    AL29                                                              r  result_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -17.004    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[24]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        16.583ns  (logic 5.363ns (32.343%)  route 11.220ns (67.657%))
  Logic Levels:           22  (CARRY4=2 IBUF=1 LUT1=1 LUT3=3 LUT4=3 LUT5=6 LUT6=5 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.336     2.289    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.355 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.497    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.471     2.968 r  result_out_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.968    result_out_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     3.103 f  result_out_OBUF[24]_inst_i_23/O[0]
                         net (fo=23, routed)          0.664     3.768    booth/pp01[5]
    SLICE_X40Y82         LUT4 (Prop_lut4_I3_O)        0.153     3.921 r  result_out_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.460     4.380    result_out_OBUF[10]_inst_i_24_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.053     4.433 r  result_out_OBUF[9]_inst_i_23/O
                         net (fo=2, routed)           0.459     4.892    result_out_OBUF[9]_inst_i_23_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.066     4.958 r  result_out_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.690     5.648    result_out_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I3_O)        0.178     5.826 f  result_out_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           0.625     6.451    result_out_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.184     6.635 r  result_out_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.234     6.870    result_out_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.172     7.042 f  result_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.589     7.631    result_out_OBUF[11]_inst_i_5_n_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I3_O)        0.065     7.696 r  result_out_OBUF[13]_inst_i_5/O
                         net (fo=4, routed)           0.554     8.250    result_out_OBUF[13]_inst_i_5_n_0
    SLICE_X40Y83         LUT5 (Prop_lut5_I2_O)        0.168     8.418 r  result_out_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.329     8.747    result_out_OBUF[14]_inst_i_2_n_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.053     8.800 r  result_out_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.452     9.252    result_out_OBUF[15]_inst_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I4_O)        0.053     9.305 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.357     9.661    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.714 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340    10.054    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.053    10.107 f  result_out_OBUF[17]_inst_i_6/O
                         net (fo=2, routed)           0.356    10.463    result_out_OBUF[17]_inst_i_6_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I4_O)        0.053    10.516 f  result_out_OBUF[18]_inst_i_5/O
                         net (fo=2, routed)           0.656    11.172    result_out_OBUF[18]_inst_i_5_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.066    11.238 f  result_out_OBUF[20]_inst_i_4/O
                         net (fo=3, routed)           0.510    11.748    result_out_OBUF[20]_inst_i_4_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.168    11.916 r  result_out_OBUF[22]_inst_i_4/O
                         net (fo=3, routed)           0.350    12.266    result_out_OBUF[22]_inst_i_4_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I2_O)        0.053    12.319 r  result_out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.459    12.778    result_out_OBUF[24]_inst_i_2_n_0
    SLICE_X46Y84         LUT5 (Prop_lut5_I0_O)        0.053    12.831 r  result_out_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           1.657    14.488    result_out_OBUF[24]
    AK28                 OBUF (Prop_obuf_I_O)         2.295    16.783 r  result_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000    16.783    result_out[24]
    AK28                                                              r  result_out[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -16.783    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[23]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        16.549ns  (logic 5.363ns (32.406%)  route 11.186ns (67.594%))
  Logic Levels:           22  (CARRY4=2 IBUF=1 LUT1=1 LUT3=4 LUT4=3 LUT5=5 LUT6=5 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.336     2.289    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.355 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.497    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.471     2.968 r  result_out_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.968    result_out_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     3.103 f  result_out_OBUF[24]_inst_i_23/O[0]
                         net (fo=23, routed)          0.664     3.768    booth/pp01[5]
    SLICE_X40Y82         LUT4 (Prop_lut4_I3_O)        0.153     3.921 r  result_out_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.460     4.380    result_out_OBUF[10]_inst_i_24_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.053     4.433 r  result_out_OBUF[9]_inst_i_23/O
                         net (fo=2, routed)           0.459     4.892    result_out_OBUF[9]_inst_i_23_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.066     4.958 r  result_out_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.690     5.648    result_out_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I3_O)        0.178     5.826 f  result_out_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           0.625     6.451    result_out_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.184     6.635 r  result_out_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.234     6.870    result_out_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.172     7.042 f  result_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.589     7.631    result_out_OBUF[11]_inst_i_5_n_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I3_O)        0.065     7.696 r  result_out_OBUF[13]_inst_i_5/O
                         net (fo=4, routed)           0.554     8.250    result_out_OBUF[13]_inst_i_5_n_0
    SLICE_X40Y83         LUT5 (Prop_lut5_I2_O)        0.168     8.418 r  result_out_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.329     8.747    result_out_OBUF[14]_inst_i_2_n_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.053     8.800 r  result_out_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.452     9.252    result_out_OBUF[15]_inst_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I4_O)        0.053     9.305 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.357     9.661    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.714 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340    10.054    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.053    10.107 f  result_out_OBUF[17]_inst_i_6/O
                         net (fo=2, routed)           0.356    10.463    result_out_OBUF[17]_inst_i_6_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I4_O)        0.053    10.516 f  result_out_OBUF[18]_inst_i_5/O
                         net (fo=2, routed)           0.656    11.172    result_out_OBUF[18]_inst_i_5_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.066    11.238 f  result_out_OBUF[20]_inst_i_4/O
                         net (fo=3, routed)           0.510    11.748    result_out_OBUF[20]_inst_i_4_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.168    11.916 r  result_out_OBUF[22]_inst_i_4/O
                         net (fo=3, routed)           0.350    12.266    result_out_OBUF[22]_inst_i_4_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I2_O)        0.053    12.319 r  result_out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.327    12.647    result_out_OBUF[24]_inst_i_2_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.053    12.700 r  result_out_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           1.756    14.455    result_out_OBUF[23]
    AL28                 OBUF (Prop_obuf_I_O)         2.294    16.749 r  result_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000    16.749    result_out[23]
    AL28                                                              r  result_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -16.749    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[21]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        16.229ns  (logic 5.309ns (32.715%)  route 10.919ns (67.285%))
  Logic Levels:           21  (CARRY4=2 IBUF=1 LUT1=1 LUT3=4 LUT4=3 LUT5=5 LUT6=4 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.336     2.289    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.355 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.497    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.471     2.968 r  result_out_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.968    result_out_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     3.103 f  result_out_OBUF[24]_inst_i_23/O[0]
                         net (fo=23, routed)          0.664     3.768    booth/pp01[5]
    SLICE_X40Y82         LUT4 (Prop_lut4_I3_O)        0.153     3.921 r  result_out_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.460     4.380    result_out_OBUF[10]_inst_i_24_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.053     4.433 r  result_out_OBUF[9]_inst_i_23/O
                         net (fo=2, routed)           0.459     4.892    result_out_OBUF[9]_inst_i_23_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.066     4.958 r  result_out_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.690     5.648    result_out_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I3_O)        0.178     5.826 f  result_out_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           0.625     6.451    result_out_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.184     6.635 r  result_out_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.234     6.870    result_out_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.172     7.042 f  result_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.589     7.631    result_out_OBUF[11]_inst_i_5_n_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I3_O)        0.065     7.696 r  result_out_OBUF[13]_inst_i_5/O
                         net (fo=4, routed)           0.554     8.250    result_out_OBUF[13]_inst_i_5_n_0
    SLICE_X40Y83         LUT5 (Prop_lut5_I2_O)        0.168     8.418 r  result_out_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.329     8.747    result_out_OBUF[14]_inst_i_2_n_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.053     8.800 r  result_out_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.452     9.252    result_out_OBUF[15]_inst_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I4_O)        0.053     9.305 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.357     9.661    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.714 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340    10.054    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.053    10.107 f  result_out_OBUF[17]_inst_i_6/O
                         net (fo=2, routed)           0.356    10.463    result_out_OBUF[17]_inst_i_6_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I4_O)        0.053    10.516 f  result_out_OBUF[18]_inst_i_5/O
                         net (fo=2, routed)           0.656    11.172    result_out_OBUF[18]_inst_i_5_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.066    11.238 f  result_out_OBUF[20]_inst_i_4/O
                         net (fo=3, routed)           0.510    11.748    result_out_OBUF[20]_inst_i_4_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.168    11.916 r  result_out_OBUF[22]_inst_i_4/O
                         net (fo=3, routed)           0.354    12.270    result_out_OBUF[22]_inst_i_4_n_0
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.053    12.323 r  result_out_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           1.812    14.135    result_out_OBUF[21]
    AK27                 OBUF (Prop_obuf_I_O)         2.293    16.429 r  result_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000    16.429    result_out[21]
    AK27                                                              r  result_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -16.429    
  -------------------------------------------------------------------
                         slack                                  3.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.058ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[0]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.258ns (46.880%)  route 1.425ns (53.120%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          0.628     0.982    x_in_IBUF[0]
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.028     1.010 r  result_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.797     1.807    result_out_OBUF[0]
    AF24                 OBUF (Prop_obuf_I_O)         1.077     2.883 r  result_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.883    result_out[0]
    AF24                                                              r  result_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.086ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[1]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 1.315ns (48.485%)  route 1.397ns (51.515%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          0.600     0.953    x_in_IBUF[0]
    SLICE_X47Y81         LUT4 (Prop_lut4_I0_O)        0.028     0.981 r  result_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.797     1.778    result_out_OBUF[1]
    AP27                 OBUF (Prop_obuf_I_O)         1.133     2.911 r  result_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.911    result_out[1]
    AP27                                                              r  result_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.189ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[3]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 1.317ns (46.815%)  route 1.496ns (53.185%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          0.673     1.026    x_in_IBUF[0]
    SLICE_X45Y81         LUT6 (Prop_lut6_I2_O)        0.028     1.054 r  result_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.824     1.878    result_out_OBUF[3]
    AP26                 OBUF (Prop_obuf_I_O)         1.136     3.014 r  result_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.014    result_out[3]
    AP26                                                              r  result_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             3.215ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[5]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 1.348ns (47.465%)  route 1.492ns (52.535%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          0.567     0.921    x_in_IBUF[0]
    SLICE_X45Y80         LUT6 (Prop_lut6_I0_O)        0.028     0.949 r  result_out_OBUF[5]_inst_i_6/O
                         net (fo=5, routed)           0.114     1.063    result_out_OBUF[5]_inst_i_6_n_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I4_O)        0.028     1.091 r  result_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.811     1.902    result_out_OBUF[5]
    AN28                 OBUF (Prop_obuf_I_O)         1.139     3.040 r  result_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.040    result_out[5]
    AN28                                                              r  result_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.258ns  (arrival time - required time)
  Source:                 x_in[15]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[22]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 1.365ns (47.345%)  route 1.518ns (52.655%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AN34                                              0.000     0.200 f  x_in[15] (IN)
                         net (fo=0)                   0.000     0.200    x_in[15]
    AN34                 IBUF (Prop_ibuf_I_O)         0.183     0.383 f  x_in_IBUF[15]_inst/O
                         net (fo=31, routed)          0.799     1.182    x_in_IBUF[15]
    SLICE_X45Y86         LUT4 (Prop_lut4_I1_O)        0.028     1.210 r  result_out_OBUF[22]_inst_i_2/O
                         net (fo=6, routed)           0.151     1.361    result_out_OBUF[22]_inst_i_2_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.028     1.389 r  result_out_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.568     1.957    result_out_OBUF[22]
    AK26                 OBUF (Prop_obuf_I_O)         1.126     3.083 r  result_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.083    result_out[22]
    AK26                                                              r  result_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.323ns  (arrival time - required time)
  Source:                 y_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[18]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 1.231ns (41.767%)  route 1.717ns (58.233%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AC23                                              0.000     0.200 r  y_in[0] (IN)
                         net (fo=0)                   0.000     0.200    y_in[0]
    AC23                 IBUF (Prop_ibuf_I_O)         0.087     0.287 r  y_in_IBUF[0]_inst/O
                         net (fo=36, routed)          0.863     1.150    y_in_IBUF[0]
    SLICE_X42Y84         LUT5 (Prop_lut5_I0_O)        0.028     1.178 r  result_out_OBUF[18]_inst_i_6/O
                         net (fo=2, routed)           0.122     1.300    result_out_OBUF[18]_inst_i_6_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.028     1.328 r  result_out_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.732     2.060    result_out_OBUF[18]
    AG25                 OBUF (Prop_obuf_I_O)         1.088     3.148 r  result_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.148    result_out[18]
    AG25                                                              r  result_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.331ns  (arrival time - required time)
  Source:                 y_in[4]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[21]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 1.281ns (43.317%)  route 1.676ns (56.683%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AC25                                              0.000     0.200 r  y_in[4] (IN)
                         net (fo=0)                   0.000     0.200    y_in[4]
    AC25                 IBUF (Prop_ibuf_I_O)         0.098     0.298 r  y_in_IBUF[4]_inst/O
                         net (fo=51, routed)          0.830     1.127    y_in_IBUF[4]
    SLICE_X45Y85         LUT6 (Prop_lut6_I3_O)        0.028     1.155 r  result_out_OBUF[22]_inst_i_5/O
                         net (fo=3, routed)           0.187     1.342    result_out_OBUF[22]_inst_i_5_n_0
    SLICE_X45Y84         LUT3 (Prop_lut3_I2_O)        0.028     1.370 r  result_out_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.659     2.029    result_out_OBUF[21]
    AK27                 OBUF (Prop_obuf_I_O)         1.127     3.156 r  result_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.156    result_out[21]
    AK27                                                              r  result_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.364ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[2]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 1.321ns (44.203%)  route 1.668ns (55.797%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          0.725     1.078    x_in_IBUF[0]
    SLICE_X45Y80         LUT5 (Prop_lut5_I0_O)        0.028     1.106 r  result_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.942     2.049    result_out_OBUF[2]
    AN27                 OBUF (Prop_obuf_I_O)         1.140     3.189 r  result_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.189    result_out[2]
    AN27                                                              r  result_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.377ns  (arrival time - required time)
  Source:                 x_in[15]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[20]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 1.354ns (45.098%)  route 1.648ns (54.902%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AN34                                              0.000     0.200 f  x_in[15] (IN)
                         net (fo=0)                   0.000     0.200    x_in[15]
    AN34                 IBUF (Prop_ibuf_I_O)         0.183     0.383 f  x_in_IBUF[15]_inst/O
                         net (fo=31, routed)          0.754     1.137    x_in_IBUF[15]
    SLICE_X44Y87         LUT4 (Prop_lut4_I1_O)        0.028     1.165 r  result_out_OBUF[20]_inst_i_2/O
                         net (fo=7, routed)           0.231     1.396    result_out_OBUF[20]_inst_i_2_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.028     1.424 r  result_out_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.662     2.087    result_out_OBUF[20]
    AJ26                 OBUF (Prop_obuf_I_O)         1.115     3.202 r  result_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.202    result_out[20]
    AJ26                                                              r  result_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.421ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[8]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 1.364ns (44.784%)  route 1.682ns (55.216%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          0.657     1.010    x_in_IBUF[0]
    SLICE_X44Y82         LUT6 (Prop_lut6_I4_O)        0.028     1.038 r  result_out_OBUF[9]_inst_i_12/O
                         net (fo=2, routed)           0.065     1.103    result_out_OBUF[9]_inst_i_12_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I4_O)        0.028     1.131 r  result_out_OBUF[9]_inst_i_2/O
                         net (fo=6, routed)           0.214     1.345    result_out_OBUF[9]_inst_i_2_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.028     1.373 r  result_out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.746     2.119    result_out_OBUF[8]
    AM25                 OBUF (Prop_obuf_I_O)         1.127     3.246 r  result_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.246    result_out[8]
    AM25                                                              r  result_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  3.421    






