Checking out Encounter license ...
	edsxl		DENIED:		"Encounter_Digital_Impl_Sys_XL"
	edsl		DENIED:		"Encounter_Digital_Impl_Sys_L"
	encblk		DENIED:		"Encounter_Block"
	fegxl		DENIED:		"First_Encounter_GXL"
	fexl		DENIED:		"FE_GPS"
	nru		DENIED:		"NanoRoute_Ultra"
	vdixl		DENIED:		"Virtuoso_Digital_Implem_XL"
	vdi		CHECKED OUT:	"Virtuoso_Digital_Implem"
Virtuoso_Digital_Implem 14.2 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-142):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-142):	OA features will be disabled in this session.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v14.28-s033_1 (64bit) 03/21/2016 13:34 (Linux 2.6.18-194.el5)
@(#)CDS: NanoRoute v14.28-s005 NR160313-1959/14_28-UB (database version 2.30, 267.6.1) {superthreading v1.25}
@(#)CDS: CeltIC v14.28-s006_1 (64bit) 03/08/2016 00:08:23 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.28-s002 (64bit) 03/21/2016 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.28-s007_1 (64bit) Mar  7 2016 23:11:05 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.28-s006
@(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
@(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
--- Starting "Encounter v14.28-s033_1" on Wed Nov 28 18:37:05 2018 (mem=96.1M) ---
--- Running on luigi (x86_64 w/Linux 2.6.32-754.3.5.el6.x86_64) ---
This version was compiled on Mon Mar 21 13:34:48 PDT 2016.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> win
<CMD> set init_gnd_net 1'b0
<CMD> set init_lef_file gscl45nm.lef
<CMD> set init_design_settop 0
<CMD> set init_verilog {apr45nm.v LAB3TOP.v}
<CMD> set init_pwr_net 1'b1
<CMD> init_design
**ERROR: (ENCOAX-820):	The OA features are disabled in the current session of Encounter because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Encounter either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (ENCOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file gscl45nm.lef ...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Wed Nov 28 18:43:34 2018
viaInitial ends at Wed Nov 28 18:43:34 2018
*** Begin netlist parsing (mem=355.5M) ***
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'apr45nm.v'
Reading verilog netlist 'LAB3TOP.v'

*** Memory Usage v#1 (Current mem = 357.512M, initial mem = 96.062M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=357.5M) ***
Top level cell is TOP.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.69min, fe_real=6.70min, fe_mem=357.5M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell TOP ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 42 modules.
** info: there are 1327 stdCell insts.

*** Memory Usage v#1 (Current mem = 363.262M, initial mem = 96.062M) ***
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.

**WARN: (ENCSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restore_design -mmmc_file <viewDef.tcl> to add the timing setup information.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCLF-155            1  ViaRule only supports routing/cut layer,...
WARNING   ENCSYT-7328          1  The design has been initialized in physi...
ERROR     ENCOAX-820           1  The OA features are disabled in the curr...
ERROR     ENCOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 2 warning(s), 2 error(s)

<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 10.0 1
Row spacing should be multiple first horizontal routing layer pitch.
adjust row spacing to 10.07.
<CMD> setIoFlowFlag 0
<CMD> floorPlan -flip n -site CoreSite -r 1 0.7 20 20 20 20
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer metal10 -type core_rings -jog_distance 0.855 -threshold 0.855 -nets {1'b0 1'b1} -follow core -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 0.5 -spacing 0.3 -offset 0.855

The power planner has cut rows, and such rows will be considered to be placement objects.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 464.4M) ***
<CMD> setPlaceMode -fp false
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: (ENCSP-9513):	Timing constraint file does not exist
**WARN: (ENCSP-9514):	Non-TimingDriven placement will be performed.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=466.4M)" ...
Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
#std cell=1327 (0 fixed + 1327 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1349 #term=3798 #term/net=2.82, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=130
stdCell: 1327 single + 0 double + 0 multi
Total standard cell length = 1.5018 (mm), area = 0.0037 (mm^2)
**Info: (ENCSP-307): Design contains fractional 20 cells.
Average module density = 0.658.
Density for the design = 0.658.
       = stdcell_area 3952 sites (3709 um^2) / alloc_area 6006 sites (5637 um^2).
Pin Density = 0.961.
            = total # of pins 3798 / total Instance area 3952.
=== lastAutoLevel = 7 
Found multi-fanin net dataBus[31]
Found multi-fanin net dataBus[30]
Found multi-fanin net dataBus[29]
Found multi-fanin net dataBus[28]
Found multi-fanin net dataBus[27]
Found multi-fanin net dataBus[26]
Found multi-fanin net dataBus[25]
Found multi-fanin net dataBus[24]
Found multi-fanin net dataBus[23]
Found multi-fanin net dataBus[22]
......
Found 64 (out of 1349) multi-fanin nets.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.692e-11 (1.86e-11 8.32e-12)
              Est.  stn bbox = 2.833e-11 (1.96e-11 8.76e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 469.4M
Iteration  2: Total net bbox = 2.692e-11 (1.86e-11 8.32e-12)
              Est.  stn bbox = 2.833e-11 (1.96e-11 8.76e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 469.4M
Iteration  3: Total net bbox = 2.361e+01 (1.34e+01 1.02e+01)
              Est.  stn bbox = 2.768e+01 (1.55e+01 1.22e+01)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 470.4M
Iteration  4: Total net bbox = 8.323e+03 (2.90e+03 5.42e+03)
              Est.  stn bbox = 9.727e+03 (3.70e+03 6.03e+03)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 470.4M
Iteration  5: Total net bbox = 1.081e+04 (5.40e+03 5.41e+03)
              Est.  stn bbox = 1.313e+04 (6.69e+03 6.45e+03)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 470.4M
Iteration  6: Total net bbox = 1.211e+04 (6.16e+03 5.95e+03)
              Est.  stn bbox = 1.476e+04 (7.56e+03 7.20e+03)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 471.4M
Iteration  7: Total net bbox = 1.386e+04 (7.31e+03 6.55e+03)
              Est.  stn bbox = 1.664e+04 (8.79e+03 7.85e+03)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 471.4M
Iteration  8: Total net bbox = 1.468e+04 (7.88e+03 6.79e+03)
              Est.  stn bbox = 1.737e+04 (9.28e+03 8.09e+03)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 471.4M
Iteration  9: Total net bbox = 1.381e+04 (7.69e+03 6.11e+03)
              Est.  stn bbox = 1.648e+04 (9.07e+03 7.41e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 471.4M
Iteration 10: Total net bbox = 1.741e+04 (9.06e+03 8.35e+03)
              Est.  stn bbox = 2.023e+04 (1.05e+04 9.71e+03)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 475.4M
Iteration 11: Total net bbox = 1.741e+04 (9.06e+03 8.35e+03)
              Est.  stn bbox = 2.023e+04 (1.05e+04 9.71e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 475.4M
*** cost = 1.741e+04 (9.06e+03 8.35e+03) (cpu for global=0:00:06.8) real=0:00:07.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:06.8 real: 0:00:07.0
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
**Info: (ENCSP-307): Design contains fractional 20 cells.
*** Starting refinePlace (0:01:20 mem=475.4M) ***
Total net length = 1.743e+04 (9.068e+03 8.366e+03) (ext = 4.069e+03)
Move report: Detail placement moves 1327 insts, mean move: 1.53 um, max move: 16.50 um
	Max move on inst (ssp2/TxFIFO_tester/U249): (67.96, 83.82) --> (52.44, 82.84)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 475.4MB
Summary Report:
Instances move: 1327 (out of 1327 movable)
Mean displacement: 1.53 um
Max displacement: 16.50 um (Instance: ssp2/TxFIFO_tester/U249) (67.9645, 83.8165) -> (52.44, 82.84)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net length = 1.718e+04 (8.915e+03 8.268e+03) (ext = 4.086e+03)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 475.4MB
*** Finished refinePlace (0:01:22 mem=475.4M) ***
Total net length = 1.738e+04 (9.089e+03 8.292e+03) (ext = 4.087e+03)
*** End of Placement (cpu=0:00:08.9, real=0:00:09.0, mem=475.4M) ***
**Info: (ENCSP-307): Design contains fractional 20 cells.
default core: bins with density >  0.75 = 18.8 % ( 3 / 16 )
Density distribution unevenness ratio = 9.930%
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9518):	Concurrent flow will be finished after the first non-timingdriven placement.
Starting congestion repair ...
*** Starting trialRoute (mem=475.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

**WARN: (ENCTR-3824):	The standard cell row height appears to be too large.
Estimated standard cell row height = 23 metal3 tracks

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 477.4M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 477.4M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 485.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	4375	100.00%	4375	100.00%


Total length: 2.100e+04um, number of vias: 6854
M1(H) length: 3.190e+02um, number of vias: 3633
M2(V) length: 1.007e+04um, number of vias: 3114
M3(H) length: 1.018e+04um, number of vias: 55
M4(V) length: 3.707e+02um, number of vias: 27
M5(H) length: 1.561e+01um, number of vias: 15
M6(V) length: 3.040e+01um, number of vias: 7
M7(H) length: 3.555e+00um, number of vias: 2
M8(V) length: 8.455e+00um, number of vias: 1
M9(H) length: 9.350e-01um, number of vias: 0
M10(V) length: 0.000e+00um

Peak Memory Usage was 485.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=485.4M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 0.000000(H) 0.000000(V).
Start repairing congestion with level 1.
Skipped repairing congestion.
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0:10, mem = 474.8M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCSP-9513           1  Timing constraint file does not exist    
WARNING   ENCSP-9514           1  Non-TimingDriven placement will be perfo...
WARNING   ENCSP-9518           1  Concurrent flow will be finished after t...
WARNING   ENCSP-9025           1  No scan chain specified/traced.          
WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   ENCTR-3824           1  The standard cell row height appears to ...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 475.04 (MB), peak = 484.25 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**Info: (ENCSP-307): Design contains fractional 20 cells.
Begin checking placement ... (start mem=477.0M, init mem=477.0M)
*info: Placed = 1327          
*info: Unplaced = 0           
Placement Density:65.80%(3709/5637)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=477.0M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=477.0M) ***

globalDetailRoute

#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Nov 28 18:50:43 2018
#
#WARNING (NRDB-2005) SPECIAL_NET 1'b1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET 1'b0 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.065.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.065.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.140.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.140.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.140.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.140.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.140.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.140.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.140.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.140.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.140.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.140.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.140.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.140.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.800.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.800.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.800.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.800.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.800.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.800.
# metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.145
# metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.285    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.950    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.710    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 515.24 (MB), peak = 515.25 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Nov 28 18:50:44 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Nov 28 18:50:44 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1017           0        5168     3.42%
#  Metal 2        V        1123          15        5168     0.00%
#  Metal 3        H        1017           0        5168     0.00%
#  Metal 4        V         757           0        5168     0.00%
#  Metal 5        H         677           0        5168     0.00%
#  Metal 6        V         757           0        5168     0.00%
#  Metal 7        H         203           0        5168     0.00%
#  Metal 8        V         257           0        5168     0.00%
#  Metal 9        H         112           0        5168     0.02%
#  Metal 10       V         128           0        5168     0.00%
#  --------------------------------------------------------------
#  Total                   6048       0.13%  51680     0.34%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 515.56 (MB), peak = 515.56 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 515.82 (MB), peak = 515.83 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 515.88 (MB), peak = 515.88 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 96 (skipped).
#Total number of routable nets = 1349.
#Total number of nets in the design = 1445.
#
#1349 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1349  
#-----------------------------
#        Total            1349  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1349  
#-----------------------------
#        Total            1349  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 18991 um.
#Total half perimeter of net bounding box = 19003 um.
#Total wire length on LAYER metal1 = 923 um.
#Total wire length on LAYER metal2 = 8860 um.
#Total wire length on LAYER metal3 = 9000 um.
#Total wire length on LAYER metal4 = 74 um.
#Total wire length on LAYER metal5 = 134 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 6056
#Up-Via Summary (total 6056):
#           
#-----------------------
#  Metal 1         3555
#  Metal 2         2419
#  Metal 3           31
#  Metal 4           27
#  Metal 5           13
#  Metal 6            8
#  Metal 7            2
#  Metal 8            1
#-----------------------
#                  6056 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 515.95 (MB), peak = 515.95 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Wed Nov 28 18:50:44 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 515.96 (MB), peak = 515.97 (MB)
#Start Track Assignment.
#Done with 1800 horizontal wires in 1 hboxes and 823 vertical wires in 1 hboxes.
#Done with 325 horizontal wires in 1 hboxes and 77 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 18705 um.
#Total half perimeter of net bounding box = 19003 um.
#Total wire length on LAYER metal1 = 911 um.
#Total wire length on LAYER metal2 = 8677 um.
#Total wire length on LAYER metal3 = 8916 um.
#Total wire length on LAYER metal4 = 69 um.
#Total wire length on LAYER metal5 = 132 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 6056
#Up-Via Summary (total 6056):
#           
#-----------------------
#  Metal 1         3555
#  Metal 2         2419
#  Metal 3           31
#  Metal 4           27
#  Metal 5           13
#  Metal 6            8
#  Metal 7            2
#  Metal 8            1
#-----------------------
#                  6056 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 488.14 (MB), peak = 516.20 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.62 (MB)
#Total memory = 488.14 (MB)
#Peak memory = 516.20 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	metal1        0        0
#	metal2        2        2
#	Totals        2        2
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 532.31 (MB), peak = 538.60 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 532.32 (MB), peak = 538.60 (MB)
#Complete Detail Routing.
#Total wire length = 20081 um.
#Total half perimeter of net bounding box = 19003 um.
#Total wire length on LAYER metal1 = 1112 um.
#Total wire length on LAYER metal2 = 9516 um.
#Total wire length on LAYER metal3 = 8928 um.
#Total wire length on LAYER metal4 = 226 um.
#Total wire length on LAYER metal5 = 252 um.
#Total wire length on LAYER metal6 = 6 um.
#Total wire length on LAYER metal7 = 34 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 8 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 7614
#Up-Via Summary (total 7614):
#           
#-----------------------
#  Metal 1         3862
#  Metal 2         3624
#  Metal 3           78
#  Metal 4           27
#  Metal 5           13
#  Metal 6            7
#  Metal 7            2
#  Metal 8            1
#-----------------------
#                  7614 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 44.17 (MB)
#Total memory = 532.34 (MB)
#Peak memory = 538.60 (MB)
#WARNING (NRDB-2005) SPECIAL_NET 1'b0 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET 1'b1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Nov 28 18:50:51 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 532.35 (MB), peak = 538.60 (MB)
#
#Spread distance (# of tracks): min = 0.500000; max = 2.000000
#
#Start Post Route Wire Spread.
#Done with 951 horizontal wires in 2 hboxes and 153 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 20538 um.
#Total half perimeter of net bounding box = 19003 um.
#Total wire length on LAYER metal1 = 1125 um.
#Total wire length on LAYER metal2 = 9578 um.
#Total wire length on LAYER metal3 = 9309 um.
#Total wire length on LAYER metal4 = 226 um.
#Total wire length on LAYER metal5 = 252 um.
#Total wire length on LAYER metal6 = 6 um.
#Total wire length on LAYER metal7 = 34 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 8 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 7614
#Up-Via Summary (total 7614):
#           
#-----------------------
#  Metal 1         3862
#  Metal 2         3624
#  Metal 3           78
#  Metal 4           27
#  Metal 5           13
#  Metal 6            7
#  Metal 7            2
#  Metal 8            1
#-----------------------
#                  7614 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 494.78 (MB), peak = 538.60 (MB)
#
#Post Route wire spread is done.
#Total wire length = 20538 um.
#Total half perimeter of net bounding box = 19003 um.
#Total wire length on LAYER metal1 = 1125 um.
#Total wire length on LAYER metal2 = 9578 um.
#Total wire length on LAYER metal3 = 9309 um.
#Total wire length on LAYER metal4 = 226 um.
#Total wire length on LAYER metal5 = 252 um.
#Total wire length on LAYER metal6 = 6 um.
#Total wire length on LAYER metal7 = 34 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 8 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 7614
#Up-Via Summary (total 7614):
#           
#-----------------------
#  Metal 1         3862
#  Metal 2         3624
#  Metal 3           78
#  Metal 4           27
#  Metal 5           13
#  Metal 6            7
#  Metal 7            2
#  Metal 8            1
#-----------------------
#                  7614 
#
#WARNING (NRDB-2005) SPECIAL_NET 1'b0 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET 1'b1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 522.34 (MB), peak = 538.60 (MB)
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 522.34 (MB), peak = 538.60 (MB)
#CELL_VIEW TOP,init has no DRC violation.
#Total number of DRC violations = 0
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 34.19 (MB)
#Total memory = 522.34 (MB)
#Peak memory = 538.60 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 47.35 (MB)
#Total memory = 522.46 (MB)
#Peak memory = 538.60 (MB)
#Number of warnings = 46
#Total number of warnings = 47
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Nov 28 18:50:52 2018
#
#routeDesign: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 522.46 (MB), peak = 538.60 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> pan -67.197 13.594
<CMD> fit
<CMD> saveDesign TOP.enc
Writing Netlist "TOP.enc.dat/TOP.v.gz" ...
Saving AAE Data ...
Saving configuration ...
Saving preference file TOP.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=511.4M) ***
Writing DEF file 'TOP.enc.dat/TOP.def.gz', current time is Wed Nov 28 18:55:02 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'TOP.enc.dat/TOP.def.gz' is written, current time is Wed Nov 28 18:55:02 2018 ...
Copying LEF file...
Copying Non-ILM Constraints file(s) ...
Modifying Mode File...
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /home/ecelrc/students/xteng/vlsi1/lab3/rtl/apr/Nov28run1
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> uiSetTool ruler
<CMD> saveDesign TOP.enc
Writing Netlist "TOP.enc.dat.tmp/TOP.v.gz" ...
Saving AAE Data ...
Saving configuration ...
Saving preference file TOP.enc.dat.tmp/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=511.5M) ***
Writing DEF file 'TOP.enc.dat.tmp/TOP.def.gz', current time is Wed Nov 28 18:55:57 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'TOP.enc.dat.tmp/TOP.def.gz' is written, current time is Wed Nov 28 18:55:57 2018 ...
Copying LEF file...
Copying Non-ILM Constraints file(s) ...
Modifying Mode File...
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /home/ecelrc/students/xteng/vlsi1/lab3/rtl/apr/Nov28run1
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 511.461M, initial mem = 96.062M) ***
*** Message Summary: 9 warning(s), 4 error(s)

--- Ending "Encounter" (totcpu=0:02:08, real=0:19:17, mem=511.5M) ---
