# 5-Stage-Pipelined-RISC-V-Processor
A 5-stage pipelined RV32I processor implemented in SystemVerilog with standard pipeline registers for optimized instruction execution.
