var searchData=
[
  ['o_20setting_20in_20standby_20shutdown_20mode_0',['GPIO bit number for I/O setting in standby/shutdown mode',['../group__PWREx__GPIO__Bit__Number.html',1,'']]],
  ['oar1_1',['OAR1',['../structI2C__TypeDef.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2_2',['OAR2',['../structI2C__TypeDef.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['ob_5fboot0_5ffrom_5fob_3',['OB_BOOT0_FROM_OB',['../group__FLASH__OB__USER__nSWBOOT0.html#ga62cccb42136f83137d1d19b8496f173b',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fboot0_5ffrom_5fpin_4',['OB_BOOT0_FROM_PIN',['../group__FLASH__OB__USER__nSWBOOT0.html#ga5c8cb8a7bdf6c7df601e5f512297ede5',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fboot0_5freset_5',['OB_BOOT0_RESET',['../group__FLASH__OB__USER__nBOOT0.html#ga0ca46e5455f8c751f0380f9c8d5dcf4b',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fboot0_5fset_6',['OB_BOOT0_SET',['../group__FLASH__OB__USER__nBOOT0.html#ga3ace53e29684fa07fce316a4c98c9fcc',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fboot1_5freset_7',['OB_BOOT1_RESET',['../group__FLASH__OB__USER__nBOOT1.html#gafe362a7cea11cf64fa8a9de83b4c58fd',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fboot1_5fset_8',['OB_BOOT1_SET',['../group__FLASH__OB__USER__nBOOT1.html#gac7e604e3f2f7fb9513e54217bc5f2cdc',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fboot_5fentry_5fforced_5fflash_9',['OB_BOOT_ENTRY_FORCED_FLASH',['../group__HAL__FLASH__Aliased__Defines.html#gaecdfae7720771db018195097858fff93',1,'stm32_hal_legacy.h']]],
  ['ob_5fboot_5fentry_5fforced_5fnone_10',['OB_BOOT_ENTRY_FORCED_NONE',['../group__HAL__FLASH__Aliased__Defines.html#ga666d4ab8a89488eaf7d2182abea35d52',1,'stm32_hal_legacy.h']]],
  ['ob_5fboot_5flock_5fdisable_11',['OB_BOOT_LOCK_DISABLE',['../group__FLASH__OB__USER__BOOT__LOCK.html#gad2f6996fcdd02ca3fc4a13e57dd80068',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fboot_5flock_5fenable_12',['OB_BOOT_LOCK_ENABLE',['../group__FLASH__OB__USER__BOOT__LOCK.html#gabc07eecd20bb64d2e3a98fbb17980f12',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f0_13',['OB_BOR_LEVEL_0',['../group__FLASH__OB__USER__BOR__LEVEL.html#ga5c53aae131ee67d58ed63b104758c23e',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f1_14',['OB_BOR_LEVEL_1',['../group__FLASH__OB__USER__BOR__LEVEL.html#ga1ba8f79464d15e3a70367bcdec8c192c',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f2_15',['OB_BOR_LEVEL_2',['../group__FLASH__OB__USER__BOR__LEVEL.html#gaa11a6dc81e575c99d60f18d78c4c2a28',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f3_16',['OB_BOR_LEVEL_3',['../group__FLASH__OB__USER__BOR__LEVEL.html#gaca4220c096c1c217e070d1dba7fee72f',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f4_17',['OB_BOR_LEVEL_4',['../group__FLASH__OB__USER__BOR__LEVEL.html#gaa4b60691eb133ef36d3882d935158d36',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fiwdg_5fhw_18',['OB_IWDG_HW',['../group__FLASH__OB__USER__IWDG__SW.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5ffreeze_19',['OB_IWDG_STDBY_FREEZE',['../group__FLASH__OB__USER__IWDG__STANDBY.html#ga2033b993c192a55757fc3fb0d8cfebc9',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5frun_20',['OB_IWDG_STDBY_RUN',['../group__FLASH__OB__USER__IWDG__STANDBY.html#gaed53e663482a87712d6424ef921167cb',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5ffreeze_21',['OB_IWDG_STOP_FREEZE',['../group__FLASH__OB__USER__IWDG__STOP.html#gae0c882a6f14ebe5d1969b50d5a2dbb17',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5frun_22',['OB_IWDG_STOP_RUN',['../group__FLASH__OB__USER__IWDG__STOP.html#ga987e1a1bee2772467b010a71888b0047',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fiwdg_5fsw_23',['OB_IWDG_SW',['../group__FLASH__OB__USER__IWDG__SW.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fpcrop_5frdp_5ferase_24',['OB_PCROP_RDP_ERASE',['../group__FLASH__OB__PCROP__RDP.html#gadc1d319505606fc82937702a2baf1bd3',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fpcrop_5frdp_5fnot_5ferase_25',['OB_PCROP_RDP_NOT_ERASE',['../group__FLASH__OB__PCROP__RDP.html#gaa64bfd8f4fa303d49e40d21a865bfe4b',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fpcrop_5fzone_5fa_26',['OB_PCROP_ZONE_A',['../group__FLASH__OB__PCROP__ZONE.html#ga2daada6821275578c674b611128c2187',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fpcrop_5fzone_5fb_27',['OB_PCROP_ZONE_B',['../group__FLASH__OB__PCROP__ZONE.html#ga7b92eff36b85dc1c09c6f820cf70dee2',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fram_5fparity_5fcheck_5freset_28',['OB_RAM_PARITY_CHECK_RESET',['../group__HAL__FLASH__Aliased__Defines.html#gab425a7c5a822ef819107a93463361bd9',1,'stm32_hal_legacy.h']]],
  ['ob_5fram_5fparity_5fcheck_5fset_29',['OB_RAM_PARITY_CHECK_SET',['../group__HAL__FLASH__Aliased__Defines.html#ga98952cd374b07146bb79583fd61ef6e6',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel0_30',['OB_RDP_LEVEL0',['../group__HAL__FLASH__Aliased__Defines.html#ga7339a05119a474a7bde67e9e500d38cb',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel1_31',['OB_RDP_LEVEL1',['../group__HAL__FLASH__Aliased__Defines.html#ga7291ec039ae68ee1471af8ef3310d326',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel2_32',['OB_RDP_LEVEL2',['../group__HAL__FLASH__Aliased__Defines.html#gae591fa55ccad5cc27b322a5fba9d6ca1',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel_5f0_33',['OB_RDP_LEVEL_0',['../group__FLASH__OB__READ__PROTECTION.html#ga22c7871bda267a2844ab9ca9f7bd38e4',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5frdp_5flevel_5f1_34',['OB_RDP_LEVEL_1',['../group__FLASH__OB__READ__PROTECTION.html#ga778207f0d12d87bbff9d55e985aba5bc',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5frdp_5flevel_5f2_35',['OB_RDP_LEVEL_2',['../group__FLASH__OB__READ__PROTECTION.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5freset_36',['OB_SDADC12_VDD_MONITOR_RESET',['../group__HAL__FLASH__Aliased__Defines.html#ga330d35b134c5a576318103b718559b11',1,'stm32_hal_legacy.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5fset_37',['OB_SDADC12_VDD_MONITOR_SET',['../group__HAL__FLASH__Aliased__Defines.html#ga28d03f0c0e87570a3bc2faa4e720b8e3',1,'stm32_hal_legacy.h']]],
  ['ob_5fshutdown_5fnorst_38',['OB_SHUTDOWN_NORST',['../group__FLASH__OB__USER__nRST__SHUTDOWN.html#gafd6dec6b1ab10bd65d9dcd16f6f34895',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fshutdown_5frst_39',['OB_SHUTDOWN_RST',['../group__FLASH__OB__USER__nRST__SHUTDOWN.html#gad16c5bc6433d84c3c138eb16144ed2cc',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fsram2_5fparity_5fdisable_40',['OB_SRAM2_PARITY_DISABLE',['../group__FLASH__OB__USER__SRAM2__PE.html#ga388861d528db5d266dab3d9bcae3a50f',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fsram2_5fparity_5fenable_41',['OB_SRAM2_PARITY_ENABLE',['../group__FLASH__OB__USER__SRAM2__PE.html#gae38da2c33e7c1b90b2f8f24038d86660',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fsram_5frst_5ferase_42',['OB_SRAM_RST_ERASE',['../group__FLASH__OB__USER__SRAM__RST.html#ga365deace4404c527bcd30c56a0a2f4cf',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fsram_5frst_5fnot_5ferase_43',['OB_SRAM_RST_NOT_ERASE',['../group__FLASH__OB__USER__SRAM__RST.html#gafd51e1609db89835370dcc16bf3f2117',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fstandby_5fnorst_44',['OB_STANDBY_NORST',['../group__FLASH__OB__USER__nRST__STANDBY.html#ga5909d7b439118a4d5ae9fed62ff7b272',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fstandby_5frst_45',['OB_STANDBY_RST',['../group__FLASH__OB__USER__nRST__STANDBY.html#ga7e5c8a161424cc9ce917e0a97e7bc809',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fstop_5fnorst_46',['OB_STOP_NORST',['../group__FLASH__OB__USER__nRST__STOP.html#gac440badc145bc62ab85e1cbca9483584',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fstop_5frst_47',['OB_STOP_RST',['../group__FLASH__OB__USER__nRST__STOP.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fall_48',['OB_USER_ALL',['../group__FLASH__OB__USER__TYPE.html#ga9232b0910914b321a97762e030c53833',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fboot_5flock_49',['OB_USER_BOOT_LOCK',['../group__FLASH__OB__USER__TYPE.html#ga8be45dc5378a25a70d32ba954077f418',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fbor_5flev_50',['OB_USER_BOR_LEV',['../group__FLASH__OB__USER__TYPE.html#ga59ac2734e4058c4194db96ba23e26ed5',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstdby_51',['OB_USER_IWDG_STDBY',['../group__FLASH__OB__USER__TYPE.html#gab0b376afa9327bc01686d5f868e78296',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstop_52',['OB_USER_IWDG_STOP',['../group__FLASH__OB__USER__TYPE.html#ga1a7ae96d361bcb5605777881c47241f8',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fsw_53',['OB_USER_IWDG_SW',['../group__FLASH__OB__USER__TYPE.html#gadd91fcb984de1a1208bac3d6b50641db',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fnboot0_54',['OB_USER_nBOOT0',['../group__FLASH__OB__USER__TYPE.html#ga92068731498388a39698a7d2cfc4efdc',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fnboot1_55',['OB_USER_nBOOT1',['../group__FLASH__OB__USER__TYPE.html#ga69b5cfc52df7f7ce2f6fc6d8d7437260',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fshdw_56',['OB_USER_nRST_SHDW',['../group__FLASH__OB__USER__TYPE.html#ga56725ddf6d66a0330a031dc86c3149f8',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstdby_57',['OB_USER_nRST_STDBY',['../group__FLASH__OB__USER__TYPE.html#ga230f52c0bc901b7e136d94818c63cda2',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstop_58',['OB_USER_nRST_STOP',['../group__FLASH__OB__USER__TYPE.html#ga9a7ab63ef27620c1cefe24ddf5b98c9d',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fnswboot0_59',['OB_USER_nSWBOOT0',['../group__FLASH__OB__USER__TYPE.html#ga311e66005b71340dc3387d7db83c6cbd',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fsram2_5fpe_60',['OB_USER_SRAM2_PE',['../group__FLASH__OB__USER__TYPE.html#gaf7f61a276da546daed9962abcbc1e2ce',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fsram_5frst_61',['OB_USER_SRAM_RST',['../group__FLASH__OB__USER__TYPE.html#gae56d0c3da0d218afe1efa11ff6c09ec7',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fuser_5fwwdg_5fsw_62',['OB_USER_WWDG_SW',['../group__FLASH__OB__USER__TYPE.html#ga352689fac3e55f95629dba2dac135756',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fwdg_5fhw_63',['OB_WDG_HW',['../group__HAL__FLASH__Aliased__Defines.html#gae9a94b5f21aaa5dd5558095fa684b5a3',1,'stm32_hal_legacy.h']]],
  ['ob_5fwdg_5fsw_64',['OB_WDG_SW',['../group__HAL__FLASH__Aliased__Defines.html#gac332a5aa5da146e19f3c39067220f0f8',1,'stm32_hal_legacy.h']]],
  ['ob_5fwrparea_5fbank1_5fareaa_65',['OB_WRPAREA_BANK1_AREAA',['../group__FLASH__OB__WRP__AREA.html#gaafeefc14205e2819477a720c372c6b91',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fwrparea_5fbank1_5fareab_66',['OB_WRPAREA_BANK1_AREAB',['../group__FLASH__OB__WRP__AREA.html#ga03abdb9bf97227b9e4ea570d6e658aca',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fwwdg_5fhw_67',['OB_WWDG_HW',['../group__FLASH__OB__USER__WWDG__SW.html#ga32aa93fb6a71b73966b2bf934927835f',1,'stm32wlxx_hal_flash.h']]],
  ['ob_5fwwdg_5fsw_68',['OB_WWDG_SW',['../group__FLASH__OB__USER__WWDG__SW.html#ga1e5f3b6d137856b1acc34e7dbc81ffd9',1,'stm32wlxx_hal_flash.h']]],
  ['obex_5fbootconfig_69',['OBEX_BOOTCONFIG',['../group__HAL__FLASH__Aliased__Defines.html#ga79284d41c929869394172fc526ff3d7e',1,'stm32_hal_legacy.h']]],
  ['obex_5fpcrop_70',['OBEX_PCROP',['../group__HAL__FLASH__Aliased__Defines.html#ga1de788f8cf04b70320aaebf3388e638c',1,'stm32_hal_legacy.h']]],
  ['ocfastmode_71',['OCFastMode',['../structTIM__OC__InitTypeDef.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_72',['OCIdleState',['../structTIM__OC__InitTypeDef.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState'],['../structTIM__OnePulse__InitTypeDef.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState']]],
  ['ocmode_73',['OCMode',['../structTIM__OC__InitTypeDef.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode'],['../structTIM__OnePulse__InitTypeDef.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode']]],
  ['ocnidlestate_74',['OCNIdleState',['../structTIM__OC__InitTypeDef.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState'],['../structTIM__OnePulse__InitTypeDef.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState']]],
  ['ocnpolarity_75',['OCNPolarity',['../structTIM__OC__InitTypeDef.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity'],['../structTIM__OnePulse__InitTypeDef.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity']]],
  ['ocpolarity_76',['OCPolarity',['../structTIM__OC__InitTypeDef.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity'],['../structTIM__OnePulse__InitTypeDef.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity']]],
  ['oden_5fbitnumber_77',['ODEN_BitNumber',['../group__HAL__PWR__Aliased.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a',1,'stm32_hal_legacy.h']]],
  ['odr_78',['ODR',['../structGPIO__TypeDef.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['odr_79',['odr',['../structlsm6dsox__md__t.html#a2f16d8fe324d0e0ab4a9151798cea49e',1,'lsm6dsox_md_t::odr'],['../structlsm6dsox__md__t.html#aee2b4ac134cbaeb9ced34c18b1bf1d45',1,'lsm6dsox_md_t::odr'],['../structlsm6dsox__md__t.html#a1c6403232bd9ee49cf5b89de96190c9c',1,'lsm6dsox_md_t::odr'],['../structlsm6dsox__md__t.html#a76284a6e4e709dc47c35958d042f685b',1,'lsm6dsox_md_t::odr'],['../structlsm6dsox__md__t.html#a01e7fa6c9b02332ab0b3e2fee141dbc8',1,'lsm6dsox_md_t::odr'],['../structlsm6dsox__md__t.html#a304d94f4869c2b236e1008fb62fca6f3',1,'lsm6dsox_md_t::odr']]],
  ['odr_5ffine_5ftune_80',['odr_fine_tune',['../structlsm6dsox__dev__cal__t.html#ac2204a2156fbfcd5c088be36b769df5e',1,'lsm6dsox_dev_cal_t']]],
  ['odr_5fg_81',['odr_g',['../structlsm6dsox__ctrl2__g__t.html#a34a5d571d0bf6c2e9a43a51031405081',1,'lsm6dsox_ctrl2_g_t']]],
  ['odr_5ft_5fbatch_82',['odr_t_batch',['../structlsm6dsox__fifo__ctrl4__t.html#af4595919ffa9715b73209b283e396ac9',1,'lsm6dsox_fifo_ctrl4_t']]],
  ['odr_5fts_5fbatch_83',['odr_ts_batch',['../structlsm6dsox__fifo__ctrl4__t.html#aad597962ace5a6f4d57bb69814e40d92',1,'lsm6dsox_fifo_ctrl4_t']]],
  ['odr_5fxl_84',['odr_xl',['../structlsm6dsox__ctrl1__xl__t.html#a591f79f2e46fa2f83841df1512a4ed14',1,'lsm6dsox_ctrl1_xl_t']]],
  ['odrchg_5fen_85',['odrchg_en',['../structlsm6dsox__fifo__ctrl2__t.html#a4fc51e6122530d7c971fcf48ade87afb',1,'lsm6dsox_fifo_ctrl2_t']]],
  ['odswen_5fbitnumber_86',['ODSWEN_BitNumber',['../group__HAL__PWR__Aliased.html#gaf2e21cacf95f557d2535d623c41577c2',1,'stm32_hal_legacy.h']]],
  ['of_20life_87',['Monitoring of supply voltage for radio operating level (radio End Of Life)',['../group__PWR__EC__EOL__OPERATING__MODES.html',1,'']]],
  ['of_20stop_20bits_88',['UART Number of Stop Bits',['../group__UART__Stop__Bits.html',1,'']]],
  ['of_20supply_20voltage_20for_20radio_20operating_20level_20radio_20end_20of_20life_89',['Monitoring of supply voltage for radio operating level (radio End Of Life)',['../group__PWR__EC__EOL__OPERATING__MODES.html',1,'']]],
  ['of_20view_90',['I2C Transfer Direction Master Point of View',['../group__I2C__XFERDIRECTION.html',1,'']]],
  ['offstate_20selection_20for_20idle_20mode_20state_91',['TIM OSSI OffState Selection for Idle mode state',['../group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state.html',1,'']]],
  ['offstate_20selection_20for_20run_20mode_20state_92',['TIM OSSR OffState Selection for Run mode state',['../group__TIM__OSSR__Off__State__Selection__for__Run__mode__state.html',1,'']]],
  ['offstateidlemode_93',['OffStateIDLEMode',['../structTIM__BreakDeadTimeConfigTypeDef.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_94',['OffStateRunMode',['../structTIM__BreakDeadTimeConfigTypeDef.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['ois_95',['ois',['../structlsm6dsox__md__t.html#a9d12abce87b24150f040736362ca5889',1,'lsm6dsox_md_t::ois'],['../structlsm6dsox__data__t.html#a87bc38baa7171112803cc7033a9009b4',1,'lsm6dsox_data_t::ois']]],
  ['ois_5fctrl_5ffrom_5fui_96',['ois_ctrl_from_ui',['../structlsm6dsox__func__cfg__access__t.html#ae8c7da8b7752cf45ce42f0d1c943e734',1,'lsm6dsox_func_cfg_access_t']]],
  ['ois_5fdrdy_5fg_97',['ois_drdy_g',['../structlsm6dsox__status__t.html#acb9bd41d0c6774042239571c076da0d3',1,'lsm6dsox_status_t']]],
  ['ois_5fdrdy_5fxl_98',['ois_drdy_xl',['../structlsm6dsox__status__t.html#a973e94840574a986196dc64394a3b4f8',1,'lsm6dsox_status_t']]],
  ['ois_5fen_5fspi2_99',['ois_en_spi2',['../structlsm6dsox__ui__ctrl1__ois__t.html#a8abec1236a34c162b3ac8df4ac0b445e',1,'lsm6dsox_ui_ctrl1_ois_t::ois_en_spi2'],['../structlsm6dsox__spi2__ctrl1__ois__t.html#a8abec1236a34c162b3ac8df4ac0b445e',1,'lsm6dsox_spi2_ctrl1_ois_t::ois_en_spi2']]],
  ['ois_5fgyro_5fsettling_100',['ois_gyro_settling',['../structlsm6dsox__status__t.html#af23989a81d0160b041827c58642b7ab3',1,'lsm6dsox_status_t']]],
  ['ois_5fon_101',['ois_on',['../structlsm6dsox__ctrl7__g__t.html#a016127f132c4c1c3bf9a62100f3c031d',1,'lsm6dsox_ctrl7_g_t']]],
  ['ois_5fon_5fen_102',['ois_on_en',['../structlsm6dsox__ctrl7__g__t.html#aab96fd3a108bb530c72c2f14f19bd7a3',1,'lsm6dsox_ctrl7_g_t']]],
  ['ois_5fpu_5fdis_103',['ois_pu_dis',['../structlsm6dsox__pin__ctrl__t.html#ad3db63168eb72edbe969ef1442ecf086',1,'lsm6dsox_pin_ctrl_t']]],
  ['on_20a_20custom_20hardware_20using_20em_20c_20programming_20em_104',['Run the example on a custom hardware using &lt;em&gt;C-programming&lt;/em&gt;',['../index.html#autotoc_md30',1,'']]],
  ['on_20gpio_105',['Fast-mode Plus on GPIO',['../group__SYSCFG__FastModePlus__GPIO.html',1,'']]],
  ['on_20rdp_20level_20type_106',['FLASH Option Bytes PCROP On RDP Level Type',['../group__FLASH__OB__PCROP__RDP.html',1,'']]],
  ['on_20rx_20error_107',['UART Advanced Feature DMA Disable On Rx Error',['../group__UART__DMA__Disable__on__Rx__Error.html',1,'']]],
  ['on_20shutdown_108',['FLASH Option Bytes User Reset On Shutdown',['../group__FLASH__OB__USER__nRST__SHUTDOWN.html',1,'']]],
  ['on_20standby_109',['On Standby',['../group__FLASH__OB__USER__IWDG__STANDBY.html',1,'FLASH Option Bytes User IWDG Mode On Standby'],['../group__FLASH__OB__USER__nRST__STANDBY.html',1,'FLASH Option Bytes User Reset On Standby']]],
  ['on_20stop_110',['On Stop',['../group__FLASH__OB__USER__IWDG__STOP.html',1,'FLASH Option Bytes User IWDG Mode On Stop'],['../group__FLASH__OB__USER__nRST__STOP.html',1,'FLASH Option Bytes User Reset On Stop']]],
  ['on_20tamper_20detection_20definitions_111',['RTCEx Tamper TimeStamp On Tamper Detection Definitions',['../group__RTCEx__Tamper__TimeStampOnTamperDetection.html',1,'']]],
  ['one_20bit_20sampling_20method_112',['UART One Bit Sampling Method',['../group__UART__OneBit__Sampling.html',1,'']]],
  ['one_20pulse_20functions_113',['One Pulse functions',['../group__TIMEx__Exported__Functions__Group4.html',1,'Extended Timer Complementary One Pulse functions'],['../group__TIM__Exported__Functions__Group5.html',1,'TIM One Pulse functions']]],
  ['one_20pulse_20mode_114',['TIM One Pulse Mode',['../group__TIM__One__Pulse__Mode.html',1,'']]],
  ['onebitsampling_115',['OneBitSampling',['../structUART__InitTypeDef.html#af699e096fa74b5f58c1ee172025981ba',1,'UART_InitTypeDef']]],
  ['opamp_20aliased_20defines_20maintained_20for_20legacy_20purpose_116',['HAL OPAMP Aliased Defines maintained for legacy purpose',['../group__HAL__OPAMP__Aliased__Defines.html',1,'']]],
  ['opamp_20aliased_20macros_20maintained_20for_20legacy_20purpose_117',['HAL OPAMP Aliased Macros maintained for legacy purpose',['../group__HAL__OPAMP__Aliased__Macros.html',1,'']]],
  ['opamp_5finvertinginput_5fvinm_118',['OPAMP_INVERTINGINPUT_VINM',['../group__HAL__OPAMP__Aliased__Defines.html#gafe28bec51c15b3c50797e6cb12e271bc',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm0_119',['OPAMP_INVERTINGINPUT_VM0',['../group__HAL__OPAMP__Aliased__Defines.html#gaa6ab36e92c4c9e5f08a766d722cc12e2',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm1_120',['OPAMP_INVERTINGINPUT_VM1',['../group__HAL__OPAMP__Aliased__Defines.html#ga1d73eb5e8d6e1c4e22cbdd896586375a',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp0_121',['OPAMP_NONINVERTINGINPUT_VP0',['../group__HAL__OPAMP__Aliased__Defines.html#ga0c8a66d4ef4f3e5ddff93741d59730a9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp1_122',['OPAMP_NONINVERTINGINPUT_VP1',['../group__HAL__OPAMP__Aliased__Defines.html#ga2373d73432511331d18e850f2cbcb637',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp2_123',['OPAMP_NONINVERTINGINPUT_VP2',['../group__HAL__OPAMP__Aliased__Defines.html#gaefe0c48289b99fc2a72078562ab1bbce',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp3_124',['OPAMP_NONINVERTINGINPUT_VP3',['../group__HAL__OPAMP__Aliased__Defines.html#ga45a66909e6190a2cef2b6cb1a623ef3e',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fno_125',['OPAMP_PGACONNECT_NO',['../group__HAL__OPAMP__Aliased__Defines.html#gae834f2fc0846277de623320d541d2b83',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm0_126',['OPAMP_PGACONNECT_VM0',['../group__HAL__OPAMP__Aliased__Defines.html#gad9238e09b6c72142f797d4a0cccef921',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm1_127',['OPAMP_PGACONNECT_VM1',['../group__HAL__OPAMP__Aliased__Defines.html#ga8a371a8519c5350bba225e66b4d82ef1',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm0_128',['OPAMP_SEC_INVERTINGINPUT_VM0',['../group__HAL__OPAMP__Aliased__Defines.html#ga2deb27c0ae55e51ce5e529b8ca12a5bf',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm1_129',['OPAMP_SEC_INVERTINGINPUT_VM1',['../group__HAL__OPAMP__Aliased__Defines.html#ga64e070f02a3a612aa9307cd3d7be8cb9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp0_130',['OPAMP_SEC_NONINVERTINGINPUT_VP0',['../group__HAL__OPAMP__Aliased__Defines.html#ga0ca7da83e2be923743de9b1fa58e0b01',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp1_131',['OPAMP_SEC_NONINVERTINGINPUT_VP1',['../group__HAL__OPAMP__Aliased__Defines.html#ga044a5996a702fe67bd404674d6ce2890',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp2_132',['OPAMP_SEC_NONINVERTINGINPUT_VP2',['../group__HAL__OPAMP__Aliased__Defines.html#ga99d279a0ad7e685d456f454d4eb90c02',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp3_133',['OPAMP_SEC_NONINVERTINGINPUT_VP3',['../group__HAL__OPAMP__Aliased__Defines.html#gac8152b9a1e42f8513a907918f2db651b',1,'stm32_hal_legacy.h']]],
  ['operating_20level_20radio_20end_20of_20life_134',['Monitoring of supply voltage for radio operating level (radio End Of Life)',['../group__PWR__EC__EOL__OPERATING__MODES.html',1,'']]],
  ['operating_20modes_135',['SMPS Step down converter operating modes',['../group__PWR__EC__SMPS__OPERATING__MODES.html',1,'']]],
  ['operation_20functions_136',['operation functions',['../group__I2C__Exported__Functions__Group2.html',1,'Input and Output operation functions'],['../group__EXTI__Exported__Functions__Group2.html',1,'IO operation functions'],['../group__GPIO__Exported__Functions__Group2.html',1,'IO operation functions'],['../group__UART__Exported__Functions__Group2.html',1,'IO operation functions']]],
  ['option_20bit_137',['option bit',['../group__FLASH__OB__USER__BOOT__LOCK.html',1,'FLASH Option Bytes CPU1 Boot Lock option bit'],['../group__FLASH__OB__USER__nBOOT0.html',1,'FLASH Option Bytes User nBOOT0 option bit']]],
  ['option_20bytes_20cpu1_20boot_20lock_20option_20bit_138',['FLASH Option Bytes CPU1 Boot Lock option bit',['../group__FLASH__OB__USER__BOOT__LOCK.html',1,'']]],
  ['option_20bytes_20pcrop_20on_20rdp_20level_20type_139',['FLASH Option Bytes PCROP On RDP Level Type',['../group__FLASH__OB__PCROP__RDP.html',1,'']]],
  ['option_20bytes_20read_20protection_140',['FLASH Option Bytes Read Protection',['../group__FLASH__OB__READ__PROTECTION.html',1,'']]],
  ['option_20bytes_20sram1_20and_20sram2_20erase_20when_20system_20reset_141',['FLASH Option Bytes SRAM1 and SRAM2 erase when system reset',['../group__FLASH__OB__USER__SRAM__RST.html',1,'']]],
  ['option_20bytes_20sram2_20parity_20check_142',['FLASH Option Bytes SRAM2 parity check',['../group__FLASH__OB__USER__SRAM2__PE.html',1,'']]],
  ['option_20bytes_20type_143',['FLASH Option Bytes Type',['../group__FLASH__OB__TYPE.html',1,'']]],
  ['option_20bytes_20user_20boot1_20type_144',['FLASH Option Bytes User BOOT1 Type',['../group__FLASH__OB__USER__nBOOT1.html',1,'']]],
  ['option_20bytes_20user_20bor_20level_145',['FLASH Option Bytes User BOR Level',['../group__FLASH__OB__USER__BOR__LEVEL.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20mode_20on_20standby_146',['FLASH Option Bytes User IWDG Mode On Standby',['../group__FLASH__OB__USER__IWDG__STANDBY.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20mode_20on_20stop_147',['FLASH Option Bytes User IWDG Mode On Stop',['../group__FLASH__OB__USER__IWDG__STOP.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20type_148',['FLASH Option Bytes User IWDG Type',['../group__FLASH__OB__USER__IWDG__SW.html',1,'']]],
  ['option_20bytes_20user_20nboot0_20option_20bit_149',['FLASH Option Bytes User nBOOT0 option bit',['../group__FLASH__OB__USER__nBOOT0.html',1,'']]],
  ['option_20bytes_20user_20reset_20on_20shutdown_150',['FLASH Option Bytes User Reset On Shutdown',['../group__FLASH__OB__USER__nRST__SHUTDOWN.html',1,'']]],
  ['option_20bytes_20user_20reset_20on_20standby_151',['FLASH Option Bytes User Reset On Standby',['../group__FLASH__OB__USER__nRST__STANDBY.html',1,'']]],
  ['option_20bytes_20user_20reset_20on_20stop_152',['FLASH Option Bytes User Reset On Stop',['../group__FLASH__OB__USER__nRST__STOP.html',1,'']]],
  ['option_20bytes_20user_20software_20boot0_153',['FLASH Option Bytes User Software BOOT0',['../group__FLASH__OB__USER__nSWBOOT0.html',1,'']]],
  ['option_20bytes_20user_20type_154',['FLASH Option Bytes User Type',['../group__FLASH__OB__USER__TYPE.html',1,'']]],
  ['option_20bytes_20user_20wwdg_20type_155',['FLASH Option Bytes User WWDG Type',['../group__FLASH__OB__USER__WWDG__SW.html',1,'']]],
  ['option_5fbyte_5fend_5faddr_156',['OPTION_BYTE_END_ADDR',['../group__Peripheral__memory__map.html#ga64ef48ca8fa11372812dab820cf32b9c',1,'stm32wl55xx.h']]],
  ['option_5fbytes_5fbase_157',['OPTION_BYTES_BASE',['../group__Peripheral__memory__map.html#ga5ff16ebf3cb918d88d2703d11b4fbd74',1,'stm32wl55xx.h']]],
  ['optionbyte_5fall_158',['OPTIONBYTE_ALL',['../group__FLASH__OB__TYPE.html#ga242f762f6db284aa457287f8bd74145b',1,'stm32wlxx_hal_flash.h']]],
  ['optionbyte_5fpcrop_159',['OPTIONBYTE_PCROP',['../group__FLASH__OB__TYPE.html#gade16326e09bd923b54f1ec8622a7bc4b',1,'stm32wlxx_hal_flash.h']]],
  ['optionbyte_5frdp_160',['OPTIONBYTE_RDP',['../group__FLASH__OB__TYPE.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32wlxx_hal_flash.h']]],
  ['optionbyte_5fuser_161',['OPTIONBYTE_USER',['../group__FLASH__OB__TYPE.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32wlxx_hal_flash.h']]],
  ['optionbyte_5fwrp_162',['OPTIONBYTE_WRP',['../group__FLASH__OB__TYPE.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32wlxx_hal_flash.h']]],
  ['options_163',['I2C Sequential Transfer Options',['../group__I2C__XFEROPTIONS.html',1,'']]],
  ['optiontype_164',['OptionType',['../structFLASH__OBProgramInitTypeDef.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_165',['OPTKEYR',['../structFLASH__TypeDef.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['optr_166',['OPTR',['../structFLASH__TypeDef.html#a0a5451bd489a6183347939eecfb69b14',1,'FLASH_TypeDef']]],
  ['or_167',['OR',['../structLPTIM__TypeDef.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'LPTIM_TypeDef']]],
  ['or_203_168',['TIM Group Channel 5 and Channel 1, 2 or 3',['../group__TIM__Group__Channel5.html',1,'']]],
  ['or_20disabled_20status_169',['or Disabled Status',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html',1,'AHB1 Peripheral Clock Enabled or Disabled Status'],['../group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html',1,'AHB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group__RCC__AHB2__Clock__Enable__Disable__Status.html',1,'AHB2 Peripheral Clock Enabled or Disabled Status'],['../group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html',1,'AHB2 Peripheral Clock Sleep Enabled or Disabled Status'],['../group__RCC__AHB3__Clock__Enable__Disable__Status.html',1,'AHB3 Peripheral Clock Enabled or Disabled Status'],['../group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status.html',1,'AHB3 Peripheral Clock Sleep Enabled or Disabled Status'],['../group__RCC__APB1__Clock__Enable__Disable__Status.html',1,'APB1 Peripheral Clock Enabled or Disabled Status'],['../group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html',1,'APB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group__RCC__APB2__Clock__Enable__Disable__Status.html',1,'APB2 Peripheral Clock Enabled or Disabled Status'],['../group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html',1,'APB2 Peripheral Clock Sleep Enabled or Disabled Status'],['../group__RCC__APB3__Clock__Enable__Disable__Status.html',1,'APB3 Peripheral Clock Enabled or Disabled Status'],['../group__RCC__APB3__Clock__Sleep__Enable__Disable__Status.html',1,'APB3 Peripheral Clock Sleep Enabled or Disabled Status']]],
  ['or_20not_20default_20init_20value_20is_20used_170',['Indicates whether or not default init value is used',['../group__CRC__Default__InitValue__Use.html',1,'']]],
  ['or_20not_20default_20polynomial_20is_20used_171',['Indicates whether or not default polynomial is used',['../group__CRC__Default__Polynomial.html',1,'']]],
  ['or_20output_20data_20format_20for_20date_20year_20month_20weekday_20and_20time_20hours_20minutes_20seconds_172',['RTC input or output data format for date (Year, Month, Weekday) and time (Hours, Minutes, Seconds).',['../group__RTC__Input__parameter__format__definitions.html',1,'']]],
  ['or_20stop_20mode_173',['I2C Start or Stop Mode',['../group__I2C__START__STOP__MODE.html',1,'']]],
  ['or1_174',['OR1',['../structTIM__TypeDef.html#a9b85c0208edae4594cbdfcf215573182',1,'TIM_TypeDef']]],
  ['oscillator_20type_175',['Oscillator Type',['../group__RCC__Oscillator__Type.html',1,'']]],
  ['oscillatortype_176',['OscillatorType',['../structRCC__OscInitTypeDef.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_177',['OSPEEDR',['../structGPIO__TypeDef.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['ossi_20offstate_20selection_20for_20idle_20mode_20state_178',['TIM OSSI OffState Selection for Idle mode state',['../group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state.html',1,'']]],
  ['ossr_20offstate_20selection_20for_20run_20mode_20state_179',['TIM OSSR OffState Selection for Run mode state',['../group__TIM__OSSR__Off__State__Selection__for__Run__mode__state.html',1,'']]],
  ['otp_5farea_5fbase_180',['OTP_AREA_BASE',['../group__Peripheral__memory__map.html#ga19ec3af1dfdd2894a57864e5aa2d650b',1,'stm32wl55xx.h']]],
  ['otp_5farea_5fend_5faddr_181',['OTP_AREA_END_ADDR',['../group__Peripheral__memory__map.html#ga3a35815d6a2ee963ad77302d5bbf43de',1,'stm32wl55xx.h']]],
  ['otyper_182',['OTYPER',['../structGPIO__TypeDef.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['out_183',['OUT',['../group__RTC__Output__PullUp__ALARM__OUT.html',1,'RTC Output Pull-Up ALARM OUT'],['../group__RTC__Output__Type__ALARM__OUT.html',1,'RTC Output Type ALARM OUT']]],
  ['out_20remap_184',['RTC Output ALARM OUT Remap',['../group__RTC__Output__ALARM__OUT__Remap.html',1,'']]],
  ['out_20value_185',['UART polling-based communications time-out value',['../group__UART__TimeOut__Value.html',1,'']]],
  ['out_5fdec_186',['out_dec',['../structdisplayFloatToInt__s.html#aae926cf3854cda254db4ad66e1f7830a',1,'displayFloatToInt_s']]],
  ['out_5fint_187',['out_int',['../structdisplayFloatToInt__s.html#a1d6801a6019a80544fa7200826c92c9c',1,'displayFloatToInt_s']]],
  ['output_188',['OutPut',['../structRTC__InitTypeDef.html#a1ac04944c56d427908f5dec0bd80155f',1,'RTC_InitTypeDef']]],
  ['output_189',['output',['../group__LSM6DSOX__Data.html',1,'']]],
  ['output_190',['PLL Clock Output',['../group__RCC__PLL__Clock__Output.html',1,'']]],
  ['output_20alarm_20out_20remap_191',['RTC Output ALARM OUT Remap',['../group__RTC__Output__ALARM__OUT__Remap.html',1,'']]],
  ['output_20compare_20and_20pwm_20modes_192',['TIM Output Compare and PWM Modes',['../group__TIM__Output__Compare__and__PWM__modes.html',1,'']]],
  ['output_20compare_20functions_193',['Output Compare functions',['../group__TIMEx__Exported__Functions__Group2.html',1,'Extended Timer Complementary Output Compare functions'],['../group__TIM__Exported__Functions__Group2.html',1,'TIM Output Compare functions']]],
  ['output_20compare_20idle_20state_194',['Output Compare Idle State',['../group__TIM__Output__Compare__N__Idle__State.html',1,'TIM Complementary Output Compare Idle State'],['../group__TIM__Output__Compare__Idle__State.html',1,'TIM Output Compare Idle State']]],
  ['output_20compare_20polarity_195',['Output Compare Polarity',['../group__TIM__Output__Compare__N__Polarity.html',1,'TIM Complementary Output Compare Polarity'],['../group__TIM__Output__Compare__Polarity.html',1,'TIM Output Compare Polarity']]],
  ['output_20compare_20state_196',['Output Compare State',['../group__TIM__Output__Compare__N__State.html',1,'TIM Complementary Output Compare State'],['../group__TIM__Output__Compare__State.html',1,'TIM Output Compare State']]],
  ['output_20data_20format_20for_20date_20year_20month_20weekday_20and_20time_20hours_20minutes_20seconds_197',['RTC input or output data format for date (Year, Month, Weekday) and time (Hours, Minutes, Seconds).',['../group__RTC__Input__parameter__format__definitions.html',1,'']]],
  ['output_20data_20inversion_20modes_198',['Output Data Inversion Modes',['../group__CRCEx__Output__Data__Inversion.html',1,'']]],
  ['output_20enable_199',['TIM Automatic Output Enable',['../group__TIM__AOE__Bit__Set__Reset.html',1,'']]],
  ['output_20fast_20state_200',['TIM Output Fast State',['../group__TIM__Output__Fast__State.html',1,'']]],
  ['output_20operation_20functions_201',['Input and Output operation functions',['../group__I2C__Exported__Functions__Group2.html',1,'']]],
  ['output_20polarity_20definitions_202',['RTC Output Polarity Definitions',['../group__RTC__Output__Polarity__Definitions.html',1,'']]],
  ['output_20pull_20up_20alarm_20out_203',['RTC Output Pull-Up ALARM OUT',['../group__RTC__Output__PullUp__ALARM__OUT.html',1,'']]],
  ['output_20selection_20definition_204',['RTCEx Output Selection Definition',['../group__RTCEx__Output__selection__Definitions.html',1,'']]],
  ['output_20selection_20definitions_205',['RTCEx Calib Output selection Definitions',['../group__RTCEx__Calib__Output__selection__Definitions.html',1,'']]],
  ['output_20type_20alarm_20out_206',['RTC Output Type ALARM OUT',['../group__RTC__Output__Type__ALARM__OUT.html',1,'']]],
  ['output_5fod_207',['OUTPUT_OD',['../group__GPIO__Private__Constants.html#gaea041a6db0843f4b27a6a39b829d56e7',1,'stm32wlxx_hal_gpio.h']]],
  ['output_5fpp_208',['OUTPUT_PP',['../group__GPIO__Private__Constants.html#ga282324fff426c331d129b53d159ea008',1,'stm32wlxx_hal_gpio.h']]],
  ['output_5ftype_209',['output_type',['../structMFX__knobs__t.html#ab68ad15295a305b3ea954a108b013c4a',1,'MFX_knobs_t']]],
  ['output_5ftype_210',['OUTPUT_TYPE',['../group__GPIO__Private__Constants.html#gaf282b119b7274dd3e3beb01a18ae9803',1,'stm32wlxx_hal_gpio.h']]],
  ['output_5ftype_5fpos_211',['OUTPUT_TYPE_Pos',['../group__GPIO__Private__Constants.html#gafe471d87fbc31effdccdf78ec66dfd15',1,'stm32wlxx_hal_gpio.h']]],
  ['outputdatainversionmode_212',['OutputDataInversionMode',['../structCRC__InitTypeDef.html#a70287496add23b9e3dbaaf370a83040a',1,'CRC_InitTypeDef']]],
  ['outputpolarity_213',['OutPutPolarity',['../structRTC__InitTypeDef.html#a1db55b29ddfca7107f6ef6389e13d423',1,'RTC_InitTypeDef']]],
  ['outputpullup_214',['OutPutPullUp',['../structRTC__InitTypeDef.html#ae2c88b9e05b2adaa676bd66a717dd109',1,'RTC_InitTypeDef']]],
  ['outputremap_215',['OutPutRemap',['../structRTC__InitTypeDef.html#a4acbd76552c69452f4c8ce0862cc6c1e',1,'RTC_InitTypeDef']]],
  ['outputtype_216',['OutPutType',['../structRTC__InitTypeDef.html#ad01c869fb5e798c037f1d0b04a52d80d',1,'RTC_InitTypeDef']]],
  ['over_20sampling_217',['UART Over Sampling',['../group__UART__Over__Sampling.html',1,'']]],
  ['over_5frun_5flatched_218',['over_run_latched',['../structlsm6dsox__fifo__status2__t.html#aad242157d6a66f8606b56643ebb5a4b4',1,'lsm6dsox_fifo_status2_t']]],
  ['overrun_20disable_219',['UART Advanced Feature Overrun Disable',['../group__UART__Overrun__Disable.html',1,'']]],
  ['overrundisable_220',['OverrunDisable',['../structUART__AdvFeatureInitTypeDef.html#a482f50369e2e24a560b9fd8db7b23aae',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_221',['OverSampling',['../structUART__InitTypeDef.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]],
  ['ovr_5fdata_5foverwritten_222',['OVR_DATA_OVERWRITTEN',['../group__HAL__ADC__Aliased__Defines.html#ga46d2fd3222a716456b74ad881eb34039',1,'stm32_hal_legacy.h']]],
  ['ovr_5fdata_5fpreserved_223',['OVR_DATA_PRESERVED',['../group__HAL__ADC__Aliased__Defines.html#ga1fb9c5eb49053187ac90c0af92662be6',1,'stm32_hal_legacy.h']]],
  ['ovr_5fevent_224',['OVR_EVENT',['../group__HAL__ADC__Aliased__Defines.html#gaf63a166dce844ba44197109fe3a3d02f',1,'stm32_hal_legacy.h']]],
  ['own_20address2_20masks_225',['I2C Own Address2 Masks',['../group__I2C__OWN__ADDRESS2__MASKS.html',1,'']]],
  ['ownaddress1_226',['OwnAddress1',['../structI2C__InitTypeDef.html#a8abec5c168e27bf11b2808c1450bdeda',1,'I2C_InitTypeDef']]],
  ['ownaddress2_227',['OwnAddress2',['../structI2C__InitTypeDef.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'I2C_InitTypeDef']]],
  ['ownaddress2masks_228',['OwnAddress2Masks',['../structI2C__InitTypeDef.html#a4fb48639ef769c55e617e6b97e63a531',1,'I2C_InitTypeDef']]]
];
