graph TD
    A[ðŸ”² Extended Computer-Brain Analogical Core]

    subgraph ðŸ–¥ï¸ Computer System Architecture
        C1[Motherboard Core]
        C2[ðŸ§  CPU: Processing Unit]
        C3[â†”ï¸ Northbridge Controller]
        C4[â†•ï¸ Southbridge Controller]
        C5[ðŸ“ BIOS Firmware]
        C6[ðŸ”Œ Bus & I/O Interface]
    end

    subgraph ðŸ§¬ Biological Neural Framework
        B1[Central Nervous System]
        B2[ðŸ“¡ Thalamus Complex]
        B3[âš–ï¸ Hypothalamus Node]
        B4[ðŸ” Epithalamus Gate]
        B5[ðŸ§© Cerebral Cortex]
        B6[ðŸ“² Peripheral Nervous System]
    end

    subgraph ðŸ”„ Analogical Mapping Layer
        M1[ðŸ§  CPU â†” ðŸ“¡ Thalamus]
        M2[â†”ï¸ Northbridge â†” âš–ï¸ Hypothalamus]
        M3[â†•ï¸ Southbridge â†” ðŸ” Epithalamus]
        M4[Memory â†” ðŸ§© Cortex]
        M5[ðŸ”Œ Bus â†” ðŸ“² Peripheral NS]
    end

    subgraph ðŸŽ›ï¸ Inputs
        I1[ðŸ–±ï¸ User Input Signal]
        I2[ðŸŒ Sensory Environment Data]
        I3[âš¡ System Boot Trigger]
    end

    subgraph ðŸ§¾ Outputs
        O1[ðŸ§  Processed Thought Pattern]
        O2[ðŸ¦¾ Motor Output Command]
        O3[ðŸªž Externalized Behavior Path]
    end

    %% Core Connections
    A --> C1
    A --> B1
    A --> M1
    A --> I1
    A --> O1

    %% Computer Architecture
    C1 --> C2
    C1 --> C3
    C1 --> C4
    C1 --> C5
    C1 --> C6

    %% Neural Framework
    B1 --> B2
    B1 --> B3
    B1 --> B4
    B1 --> B5
    B1 --> B6

    %% Inputs
    I1 --> C2
    I2 --> B2
    I3 --> C5

    %% Analogical Mapping
    C2 --> M1 --> B2
    C3 --> M2 --> B3
    C4 --> M3 --> B4
    C5 --> M4 --> B5
    C6 --> M5 --> B6

    %% Outputs
    B5 --> O1
    B6 --> O2
    B4 --> O3

    %% Feedback Loop
    O1 --> A
    O2 --> A
    O3 --> A
