INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/Vivado Projects/Lab 4/requirement_4/requirement_4.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/Vivado Projects/Lab 4/requirement_4/requirement_4.srcs/sim_1/new/encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_tb
