<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_mm_interconnect_0_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_mm_interconnect_0_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_mm_interconnect_0_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_mm_interconnect_0_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_mm_interconnect_0_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_mm_interconnect_0_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_mm_interconnect_0_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="CPU_instruction_master_translator_avalon_universal_master_0_agent" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="CPU_jtag_debug_module_translator" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="CPU_instruction_master_translator" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_SWITCHES.v"
   type="VERILOG"
   library="SWITCHES" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_LEDS.v"
   type="VERILOG"
   library="LEDS" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_MEMORY.v"
   type="VERILOG"
   library="MEMORY" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_MEMORY.hex"
   type="HEX"
   library="MEMORY" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_rf_ram_a.mif"
   type="MIF"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_rf_ram_a.hex"
   type="HEX"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_rf_ram_b.dat"
   type="DAT"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_ociram_default_contents.dat"
   type="DAT"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU.ocp"
   type="OTHER"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_rf_ram_a.dat"
   type="DAT"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_nios2_waves.do"
   type="OTHER"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_test_bench.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_oci_test_bench.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_mult_cell.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_ociram_default_contents.hex"
   type="HEX"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_ic_tag_ram.dat"
   type="DAT"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU.vo"
   type="VERILOG"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_rf_ram_b.mif"
   type="MIF"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_ociram_default_contents.mif"
   type="MIF"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_jtag_debug_module_tck.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_ic_tag_ram.mif"
   type="MIF"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU.sdc"
   type="SDC"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_ic_tag_ram.hex"
   type="HEX"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/submodules/testing_CPU_rf_ram_b.hex"
   type="HEX"
   library="CPU" />
 <file
   path="/user/tractp1/scratch/hardware/altera/testing/simulation/testing.v"
   type="VERILOG" />
 <topLevel name="testing" />
 <deviceFamily name="cycloneive" />
 <modelMap controllerPath="testing.MEMORY" modelPath="testing.MEMORY" />
</simPackage>
