#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Nov 24 15:13:07 2017
# Process ID: 13220
# Current directory: C:/TEMP/Labo4/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7348 C:\TEMP\Labo4\lab4\lab4.xpr
# Log file: C:/TEMP/Labo4/lab4/vivado.log
# Journal file: C:/TEMP/Labo4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TEMP/Labo4/lab4/lab4.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_EN_CLK3_PORT {1} CONFIG.PCW_EN_RST0_PORT {0} CONFIG.PCW_EN_RST3_PORT {1}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
endgroup
undo
validate_bd_design
set_property  ip_repo_paths  {c:/TEMP/Labo4/ip_repo C:/TEMP/Labo4/SobelLab4} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv polymtl.ca:hls:sobel_filter:1.0 sobel_filter_0
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_EN_CLK3_PORT {1} CONFIG.PCW_EN_RST3_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sobel_filter_0/m_axi_gmem" intc_ip "New AXI SmartConnect" Clk_xbar "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_master "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK3 (100 MHz)" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sobel_filter_0/m_axi_gmem2" intc_ip "New AXI SmartConnect" Clk_xbar "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_master "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK3 (100 MHz)" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "/processing_system7_0/FCLK_CLK0 (76 MHz)" Clk_master "/processing_system7_0/FCLK_CLK0 (76 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK0 (76 MHz)" }  [get_bd_intf_pins sobel_filter_0/s_axi_AXILiteS]
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/TEMP/Labo4/lab4/lab4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/Labo4/lab4/lab4.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/TEMP/Labo4/lab4/lab4.sdk -hwspec C:/TEMP/Labo4/lab4/lab4.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/TEMP/Labo4/lab4/lab4.sdk -hwspec C:/TEMP/Labo4/lab4/lab4.sdk/design_1_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv polymtl.ca:hls:sobel_filter:1.0 [get_ips  design_1_sobel_filter_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_sobel_filter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_sobel_filter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_sobel_filter_0_0_synth_1
export_simulation -of_objects [get_files C:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/TEMP/Labo4/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir C:/TEMP/Labo4/lab4/lab4.ip_user_files -ipstatic_source_dir C:/TEMP/Labo4/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/TEMP/Labo4/lab4/lab4.cache/compile_simlib/modelsim} {questa=C:/TEMP/Labo4/lab4/lab4.cache/compile_simlib/questa} {riviera=C:/TEMP/Labo4/lab4/lab4.cache/compile_simlib/riviera} {activehdl=C:/TEMP/Labo4/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/TEMP/Labo4/lab4/lab4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/Labo4/lab4/lab4.sdk/design_1_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv polymtl.ca:hls:sobel_filter:1.0 [get_ips  design_1_sobel_filter_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_sobel_filter_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/TEMP/Labo4/lab4/lab4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/Labo4/lab4/lab4.sdk/design_1_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv polymtl.ca:hls:sobel_filter:1.0 [get_ips  design_1_sobel_filter_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_sobel_filter_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/TEMP/Labo4/lab4/lab4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/Labo4/lab4/lab4.sdk/design_1_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv polymtl.ca:hls:sobel_filter:1.0 [get_ips  design_1_sobel_filter_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_sobel_filter_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/TEMP/Labo4/lab4/lab4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/Labo4/lab4/lab4.sdk/design_1_wrapper.hdf

