DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_core_globals"
)
]
instances [
(Instance
name "U_0"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 1226,0
)
(Instance
name "Umuxctrl"
duLibraryName "locallink"
duName "ll_mux_ctrl256"
elements [
]
mwi 0
uid 2693,0
)
(Instance
name "Usmx256"
duLibraryName "locallink"
duName "ll_smx256"
elements [
]
mwi 0
uid 2726,0
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux256/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux256/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux256"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux256"
)
(vvPair
variable "date"
value "07/28/14"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "ll_syncmux256"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "04/25/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "17:07:07"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "locallink"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../locallink/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../locallink/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "ll_syncmux256"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux256/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux256/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:19:51"
)
(vvPair
variable "unit"
value "ll_syncmux256"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,42000,47000,43000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,42000,40500,43000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,38000,51000,39000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,38000,50100,39000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,40000,47000,41000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,40000,40100,41000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,40000,30000,41000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,40000,27900,41000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,39000,67000,43000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,39200,56300,40200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,38000,67000,39000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,38000,52800,39000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,38000,47000,40000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "33050,38500,39950,39500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,41000,30000,42000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,41000,28200,42000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,42000,30000,43000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,42000,28900,43000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,41000,47000,42000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,41000,41800,42000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "26000,38000,67000,43000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 211,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 212,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,32000,-9400,33200"
st "clk          : std_logic"
)
)
*13 (Net
uid 460,0
decl (Decl
n "rst"
t "std_logic"
o 3
suid 17,0
)
declText (MLText
uid 461,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,34400,-9600,35600"
st "rst          : std_logic"
)
)
*14 (Net
uid 516,0
decl (Decl
n "sel"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 19,0
)
declText (MLText
uid 517,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,33200,8400,34400"
st "SIGNAL sel          : std_logic_vector(NLEVELS-1 downto 0)"
)
)
*15 (Net
uid 564,0
decl (Decl
n "freeze"
t "std_logic"
o 8
suid 21,0
)
declText (MLText
uid 565,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*16 (PortIoIn
uid 865,0
shape (CompositeShape
uid 866,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 867,0
sl 0
ro 270
xt "62000,17625,63500,18375"
)
(Line
uid 868,0
sl 0
ro 270
xt "63500,18000,64000,18000"
pts [
"63500,18000"
"64000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 869,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 870,0
va (VaSet
isHidden 1
)
xt "60000,17500,61000,18500"
st "clk"
ju 2
blo "61000,18300"
tm "WireNameMgr"
)
)
)
*17 (PortIoIn
uid 871,0
shape (CompositeShape
uid 872,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 873,0
sl 0
ro 270
xt "62000,18625,63500,19375"
)
(Line
uid 874,0
sl 0
ro 270
xt "63500,19000,64000,19000"
pts [
"63500,19000"
"64000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 875,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 876,0
va (VaSet
isHidden 1
)
xt "60000,18500,61000,19500"
st "rst"
ju 2
blo "61000,19300"
tm "WireNameMgr"
)
)
)
*18 (MWC
uid 1226,0
optionalChildren [
*19 (CptPort
uid 1235,0
optionalChildren [
*20 (Line
uid 1240,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,37000,83000,37000"
pts [
"82000,37000"
"83000,37000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1236,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "81250,36625,82000,37375"
)
tg (CPTG
uid 1237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1238,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "79000,36500,80500,37400"
st "din"
blo "79000,37200"
)
s (Text
uid 1239,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "79000,37400,79000,37400"
blo "79000,37400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(7 downto 0)"
o 9
)
)
)
*21 (CptPort
uid 1241,0
optionalChildren [
*22 (Line
uid 1246,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,37000,87000,37000"
pts [
"87000,37000"
"86000,37000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1242,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "87000,36625,87750,37375"
)
tg (CPTG
uid 1243,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1244,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "88000,36500,90000,37400"
st "dout"
ju 2
blo "90000,37200"
)
s (Text
uid 1245,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "90000,37400,90000,37400"
ju 2
blo "90000,37400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 downto 0)"
o 7
)
)
)
*23 (Grouping
uid 1247,0
optionalChildren [
*24 (CommentGraphic
uid 1249,0
shape (CustomPolygon
pts [
"83000,35000"
"86000,37000"
"83000,39000"
"83000,35000"
]
uid 1250,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "83000,35000,86000,39000"
)
oxt "7000,6000,10000,10000"
)
*25 (CommentText
uid 1251,0
shape (Rectangle
uid 1252,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "83000,36000,85250,38000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 1253,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "83125,36550,85125,37450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 1248,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "83000,35000,86000,39000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 1227,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "82000,35000,87000,39000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 1228,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 1229,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "84350,37200,89850,38100"
st "moduleware"
blo "84350,37900"
)
*27 (Text
uid 1230,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "84350,38100,86350,39000"
st "buff"
blo "84350,38800"
)
*28 (Text
uid 1231,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "84350,38100,85850,39000"
st "U_0"
blo "84350,38800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1232,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1233,0
text (MLText
uid 1234,0
va (VaSet
font "courier,8,0"
)
xt "79000,16300,79000,16300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*29 (PortIoOut
uid 1254,0
shape (CompositeShape
uid 1255,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1256,0
sl 0
ro 270
xt "94500,36625,96000,37375"
)
(Line
uid 1257,0
sl 0
ro 270
xt "94000,37000,94500,37000"
pts [
"94000,37000"
"94500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1258,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1259,0
va (VaSet
isHidden 1
)
xt "97000,36500,103000,37500"
st "selected_str_o"
blo "97000,37300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 1270,0
decl (Decl
n "selected_str_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
suid 22,0
)
declText (MLText
uid 1271,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*31 (Net
uid 1767,0
decl (Decl
n "s_lls_i"
t "t_llsrc_array"
b "(255 DOWNTO 0)"
o 4
suid 23,0
)
declText (MLText
uid 1768,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*32 (Net
uid 2232,0
decl (Decl
n "lld_i"
t "std_logic"
o 2
suid 34,0
)
declText (MLText
uid 2233,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*33 (Net
uid 2242,0
decl (Decl
n "lls_o"
t "t_llsrc"
o 5
suid 35,0
)
declText (MLText
uid 2243,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*34 (Net
uid 2260,0
decl (Decl
n "s_lld_o"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 6
suid 36,0
)
declText (MLText
uid 2261,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*35 (PortIoIn
uid 2398,0
shape (CompositeShape
uid 2399,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2400,0
sl 0
ro 270
xt "26000,20625,27500,21375"
)
(Line
uid 2401,0
sl 0
ro 270
xt "27500,21000,28000,21000"
pts [
"27500,21000"
"28000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2402,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2403,0
va (VaSet
isHidden 1
)
xt "22600,20500,25000,21500"
st "s_lls_i"
ju 2
blo "25000,21300"
tm "WireNameMgr"
)
)
)
*36 (PortIoOut
uid 2404,0
shape (CompositeShape
uid 2405,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2406,0
sl 0
ro 90
xt "26000,30625,27500,31375"
)
(Line
uid 2407,0
sl 0
ro 90
xt "27500,31000,28000,31000"
pts [
"28000,31000"
"27500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2408,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2409,0
va (VaSet
isHidden 1
)
xt "22200,30500,25000,31500"
st "s_lld_o"
ju 2
blo "25000,31300"
tm "WireNameMgr"
)
)
)
*37 (PortIoIn
uid 2410,0
shape (CompositeShape
uid 2411,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2412,0
sl 0
ro 90
xt "94500,31625,96000,32375"
)
(Line
uid 2413,0
sl 0
ro 90
xt "94000,32000,94500,32000"
pts [
"94500,32000"
"94000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2414,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2415,0
va (VaSet
isHidden 1
)
xt "97000,31500,98600,32500"
st "lld_i"
blo "97000,32300"
tm "WireNameMgr"
)
)
)
*38 (PortIoOut
uid 2416,0
shape (CompositeShape
uid 2417,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2418,0
sl 0
ro 270
xt "94500,20625,96000,21375"
)
(Line
uid 2419,0
sl 0
ro 270
xt "94000,21000,94500,21000"
pts [
"94000,21000"
"94500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2420,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2421,0
va (VaSet
isHidden 1
)
xt "97000,20500,98800,21500"
st "lls_o"
blo "97000,21300"
tm "WireNameMgr"
)
)
)
*39 (SaComponent
uid 2693,0
optionalChildren [
*40 (CptPort
uid 2665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2666,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,31625,63750,32375"
)
tg (CPTG
uid 2667,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2668,0
va (VaSet
)
xt "58400,31500,62000,32500"
st "dst_rdy_i"
ju 2
blo "62000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "dst_rdy_i"
t "std_logic"
o 3
suid 1,0
)
)
)
*41 (CptPort
uid 2669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2670,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,26625,63750,27375"
)
tg (CPTG
uid 2671,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2672,0
va (VaSet
)
xt "58800,26500,62000,27500"
st "freeze_o"
ju 2
blo "62000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "freeze_o"
t "std_logic"
o 4
suid 2,0
)
)
)
*42 (CptPort
uid 2673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2674,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,28625,63750,29375"
)
tg (CPTG
uid 2675,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2676,0
va (VaSet
)
xt "57100,28500,62000,29500"
st "sel_o : (7:0)"
ju 2
blo "62000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sel_o"
t "std_logic_vector"
b "(7 downto 0)"
o 5
suid 3,0
)
)
)
*43 (CptPort
uid 2677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2678,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,25625,44000,26375"
)
tg (CPTG
uid 2679,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2680,0
va (VaSet
)
xt "45000,25500,46000,26500"
st "rst"
blo "45000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
suid 4,0
)
)
)
*44 (CptPort
uid 2681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,26625,44000,27375"
)
tg (CPTG
uid 2683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2684,0
va (VaSet
)
xt "45000,26500,46000,27500"
st "clk"
blo "45000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 7
suid 5,0
)
)
)
*45 (CptPort
uid 2685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2686,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,30625,44000,31375"
)
tg (CPTG
uid 2687,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2688,0
va (VaSet
)
xt "45000,30500,52000,31500"
st "s_lldr_o : (255:0)"
blo "45000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "s_lldr_o"
t "std_logic_vector"
b "(255 downto 0)"
o 2
suid 6,0
)
)
)
*46 (CptPort
uid 2689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,29625,44000,30375"
)
tg (CPTG
uid 2691,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2692,0
va (VaSet
)
xt "45000,29500,51300,30500"
st "s_lls_i : (255:0)"
blo "45000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "s_lls_i"
t "t_llsrc_array"
b "(255 downto 0)"
o 1
suid 7,0
)
)
)
]
shape (Rectangle
uid 2694,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "44000,24000,63000,33000"
)
oxt "15000,17000,34000,26000"
ttg (MlTextGroup
uid 2695,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*47 (Text
uid 2696,0
va (VaSet
font "helvetica,8,1"
)
xt "47800,24000,51000,25000"
st "locallink"
blo "47800,24800"
tm "BdLibraryNameMgr"
)
*48 (Text
uid 2697,0
va (VaSet
font "helvetica,8,1"
)
xt "47800,25000,54200,26000"
st "ll_mux_ctrl256"
blo "47800,25800"
tm "CptNameMgr"
)
*49 (Text
uid 2698,0
va (VaSet
font "helvetica,8,1"
)
xt "47800,26000,51400,27000"
st "Umuxctrl"
blo "47800,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2699,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2700,0
text (MLText
uid 2701,0
va (VaSet
)
xt "0,13000,0,13000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*50 (SaComponent
uid 2726,0
optionalChildren [
*51 (CptPort
uid 2702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85000,20625,85750,21375"
)
tg (CPTG
uid 2704,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2705,0
va (VaSet
)
xt "82200,20500,84000,21500"
st "lls_o"
ju 2
blo "84000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
o 1
)
)
)
*52 (CptPort
uid 2706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,20625,72000,21375"
)
tg (CPTG
uid 2708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2709,0
va (VaSet
)
xt "73000,20500,79300,21500"
st "s_lls_i : (255:0)"
blo "73000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "s_lls_i"
t "t_llsrc_array"
b "(255 downto 0)"
o 2
)
)
)
*53 (CptPort
uid 2710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,26625,72000,27375"
)
tg (CPTG
uid 2712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2713,0
va (VaSet
)
xt "73000,26500,75900,27500"
st "freeze_i"
blo "73000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "freeze_i"
t "std_logic"
o 3
)
)
)
*54 (CptPort
uid 2714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2715,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,28625,72000,29375"
)
tg (CPTG
uid 2716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2717,0
va (VaSet
)
xt "73000,28500,77600,29500"
st "sel_i : (7:0)"
blo "73000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(7 downto 0)"
o 4
)
)
)
*55 (CptPort
uid 2718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,17625,72000,18375"
)
tg (CPTG
uid 2720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2721,0
va (VaSet
)
xt "73000,17500,74000,18500"
st "clk"
blo "73000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 5
)
)
)
*56 (CptPort
uid 2722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,18625,72000,19375"
)
tg (CPTG
uid 2724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2725,0
va (VaSet
)
xt "73000,18500,74000,19500"
st "rst"
blo "73000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 2727,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,17000,85000,31000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2728,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 2729,0
va (VaSet
font "helvetica,8,1"
)
xt "77400,17000,80600,18000"
st "locallink"
blo "77400,17800"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 2730,0
va (VaSet
font "helvetica,8,1"
)
xt "77400,18000,81600,19000"
st "ll_smx256"
blo "77400,18800"
tm "CptNameMgr"
)
*59 (Text
uid 2731,0
va (VaSet
font "helvetica,8,1"
)
xt "77400,19000,81300,20000"
st "Usmx256"
blo "77400,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2732,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2733,0
text (MLText
uid 2734,0
va (VaSet
font "clean,8,0"
)
xt "77500,17000,77500,17000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*60 (Wire
uid 213,0
shape (OrthoPolyLine
uid 214,0
va (VaSet
vasetType 3
)
xt "64000,18000,71250,18000"
pts [
"64000,18000"
"71250,18000"
]
)
start &16
end &55
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
)
xt "65000,17000,66000,18000"
st "clk"
blo "65000,17800"
tm "WireNameMgr"
)
)
on &12
)
*61 (Wire
uid 300,0
shape (OrthoPolyLine
uid 301,0
va (VaSet
vasetType 3
)
xt "63750,27000,71250,27000"
pts [
"63750,27000"
"71250,27000"
]
)
start &41
end &53
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 305,0
va (VaSet
)
xt "65000,26000,67200,27000"
st "freeze"
blo "65000,26800"
tm "WireNameMgr"
)
)
on &15
)
*62 (Wire
uid 308,0
optionalChildren [
*63 (BdJunction
uid 2609,0
ps "OnConnectorStrategy"
shape (Circle
uid 2610,0
va (VaSet
vasetType 1
)
xt "69600,28600,70400,29400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 309,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,29000,82000,37000"
pts [
"63750,29000"
"70000,29000"
"70000,37000"
"82000,37000"
]
)
start &42
end &19
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313,0
va (VaSet
)
xt "65000,28000,68900,29000"
st "sel : (7:0)"
blo "65000,28800"
tm "WireNameMgr"
)
)
on &14
)
*64 (Wire
uid 348,0
optionalChildren [
*65 (BdJunction
uid 2432,0
ps "OnConnectorStrategy"
shape (Circle
uid 2433,0
va (VaSet
vasetType 1
)
xt "36600,20600,37400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 349,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,21000,43250,30000"
pts [
"28000,21000"
"37000,21000"
"37000,30000"
"43250,30000"
]
)
start &35
end &46
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 353,0
va (VaSet
)
xt "29000,20000,35300,21000"
st "s_lls_i : (255:0)"
blo "29000,20800"
tm "WireNameMgr"
)
)
on &31
)
*66 (Wire
uid 462,0
shape (OrthoPolyLine
uid 463,0
va (VaSet
vasetType 3
)
xt "39000,26000,43250,26000"
pts [
"39000,26000"
"43250,26000"
]
)
end &43
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 467,0
va (VaSet
)
xt "40000,25000,41000,26000"
st "rst"
blo "40000,25800"
tm "WireNameMgr"
)
)
on &13
)
*67 (Wire
uid 468,0
shape (OrthoPolyLine
uid 469,0
va (VaSet
vasetType 3
)
xt "39000,27000,43250,27000"
pts [
"39000,27000"
"43250,27000"
]
)
end &44
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 473,0
va (VaSet
)
xt "40000,26000,41000,27000"
st "clk"
blo "40000,26800"
tm "WireNameMgr"
)
)
on &12
)
*68 (Wire
uid 520,0
shape (OrthoPolyLine
uid 521,0
va (VaSet
vasetType 3
)
xt "63750,32000,94000,32000"
pts [
"94000,32000"
"63750,32000"
]
)
start &37
end &40
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 525,0
va (VaSet
)
xt "90000,31000,91600,32000"
st "lld_i"
blo "90000,31800"
tm "WireNameMgr"
)
)
on &32
)
*69 (Wire
uid 544,0
shape (OrthoPolyLine
uid 545,0
va (VaSet
vasetType 3
)
xt "64000,19000,71250,19000"
pts [
"64000,19000"
"71250,19000"
]
)
start &17
end &56
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 549,0
va (VaSet
)
xt "65000,18000,66000,19000"
st "rst"
blo "65000,18800"
tm "WireNameMgr"
)
)
on &13
)
*70 (Wire
uid 1266,0
shape (OrthoPolyLine
uid 1267,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,37000,94000,37000"
pts [
"87000,37000"
"94000,37000"
]
)
start &21
end &29
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1269,0
va (VaSet
)
xt "88000,36000,94000,37000"
st "selected_str_o"
blo "88000,36800"
tm "WireNameMgr"
)
)
on &30
)
*71 (Wire
uid 1857,0
shape (OrthoPolyLine
uid 1858,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,31000,43250,31000"
pts [
"43250,31000"
"28000,31000"
]
)
start &45
end &36
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1864,0
va (VaSet
)
xt "29000,30000,35700,31000"
st "s_lld_o : (255:0)"
blo "29000,30800"
tm "WireNameMgr"
)
)
on &34
)
*72 (Wire
uid 2236,0
shape (OrthoPolyLine
uid 2237,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "85750,21000,94000,21000"
pts [
"85750,21000"
"90000,21000"
"94000,21000"
]
)
start &51
end &38
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2241,0
va (VaSet
)
xt "90000,20000,91800,21000"
st "lls_o"
blo "90000,20800"
tm "WireNameMgr"
)
)
on &33
)
*73 (Wire
uid 2428,0
shape (OrthoPolyLine
uid 2429,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,21000,71250,21000"
pts [
"37000,21000"
"71250,21000"
]
)
start &65
end &52
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2431,0
va (VaSet
)
xt "68250,20000,70650,21000"
st "s_lls_i"
blo "68250,20800"
tm "WireNameMgr"
)
)
on &31
)
*74 (Wire
uid 2603,0
shape (OrthoPolyLine
uid 2604,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,29000,71250,29000"
pts [
"70000,29000"
"71250,29000"
]
)
start &63
end &54
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2608,0
va (VaSet
)
xt "73000,36000,76900,37000"
st "sel : (7:0)"
blo "73000,36800"
tm "WireNameMgr"
)
)
on &14
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *75 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 43,0
va (VaSet
font "courier,8,1"
)
xt "30000,46100,36500,47000"
st "Package List"
blo "30000,46800"
)
*77 (MLText
uid 44,0
va (VaSet
)
xt "30000,47000,42100,57000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

library utils;
use utils.pkg_types.all;

library hsio;
use hsio.pkg_core_globals.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*79 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*80 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*81 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*82 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*83 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*84 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "12800,15700,91745,74410"
cachedDiagramExtent "-21000,0,103000,57000"
pageSetupInfo (PageSetupInfo
toPrinter 1
unixPaperWidth 612
unixPaperHeight 792
paperType "Letter (8.5\" x 11\")"
unixPaperName "Letter (8.5\" x 11\")"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 2788,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*86 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*87 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*89 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*90 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*92 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*93 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*95 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*96 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*98 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*99 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*101 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*103 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*105 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-21000,30000,-15500,31000"
st "Declarations"
blo "-21000,30800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-21000,31000,-18600,32000"
st "Ports:"
blo "-21000,31800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-21000,30000,-17300,31000"
st "Pre User:"
blo "-21000,30800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-21000,30000,-21000,30000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-21000,31000,-13800,32000"
st "Diagram Signals:"
blo "-21000,31800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-21000,30000,-16300,31000"
st "Post User:"
blo "-21000,30800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-21000,30000,-21000,30000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 39,0
usingSuid 1
emptyRow *106 (LEmptyRow
)
uid 54,0
optionalChildren [
*107 (RefLabelRowHdr
)
*108 (TitleRowHdr
)
*109 (FilterRowHdr
)
*110 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*111 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*112 (GroupColHdr
tm "GroupColHdrMgr"
)
*113 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*114 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*115 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*116 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*117 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*118 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*119 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
uid 219,0
)
*120 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 17,0
)
)
uid 512,0
)
*121 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sel"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 19,0
)
)
uid 534,0
)
*122 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "freeze"
t "std_logic"
o 8
suid 21,0
)
)
uid 566,0
)
*123 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "selected_str_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
suid 22,0
)
)
uid 1274,0
)
*124 (LeafLogPort
port (LogicalPort
decl (Decl
n "s_lls_i"
t "t_llsrc_array"
b "(255 DOWNTO 0)"
o 4
suid 23,0
)
)
uid 1821,0
)
*125 (LeafLogPort
port (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 2
suid 34,0
)
)
uid 2234,0
)
*126 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
o 5
suid 35,0
)
)
uid 2250,0
)
*127 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "s_lld_o"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 6
suid 36,0
)
)
uid 2262,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*128 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *129 (MRCItem
litem &106
pos 9
dimension 20
)
uid 69,0
optionalChildren [
*130 (MRCItem
litem &107
pos 0
dimension 20
uid 70,0
)
*131 (MRCItem
litem &108
pos 1
dimension 23
uid 71,0
)
*132 (MRCItem
litem &109
pos 2
hidden 1
dimension 20
uid 72,0
)
*133 (MRCItem
litem &119
pos 0
dimension 20
uid 220,0
)
*134 (MRCItem
litem &120
pos 1
dimension 20
uid 513,0
)
*135 (MRCItem
litem &121
pos 7
dimension 20
uid 535,0
)
*136 (MRCItem
litem &122
pos 8
dimension 20
uid 567,0
)
*137 (MRCItem
litem &123
pos 2
dimension 20
uid 1275,0
)
*138 (MRCItem
litem &124
pos 3
dimension 20
uid 1822,0
)
*139 (MRCItem
litem &125
pos 4
dimension 20
uid 2235,0
)
*140 (MRCItem
litem &126
pos 5
dimension 20
uid 2251,0
)
*141 (MRCItem
litem &127
pos 6
dimension 20
uid 2263,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*142 (MRCItem
litem &110
pos 0
dimension 20
uid 74,0
)
*143 (MRCItem
litem &112
pos 1
dimension 50
uid 75,0
)
*144 (MRCItem
litem &113
pos 2
dimension 100
uid 76,0
)
*145 (MRCItem
litem &114
pos 3
dimension 50
uid 77,0
)
*146 (MRCItem
litem &115
pos 4
dimension 100
uid 78,0
)
*147 (MRCItem
litem &116
pos 5
dimension 100
uid 79,0
)
*148 (MRCItem
litem &117
pos 6
dimension 50
uid 80,0
)
*149 (MRCItem
litem &118
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *150 (LEmptyRow
)
uid 83,0
optionalChildren [
*151 (RefLabelRowHdr
)
*152 (TitleRowHdr
)
*153 (FilterRowHdr
)
*154 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*155 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*156 (GroupColHdr
tm "GroupColHdrMgr"
)
*157 (NameColHdr
tm "GenericNameColHdrMgr"
)
*158 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*159 (InitColHdr
tm "GenericValueColHdrMgr"
)
*160 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*161 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*162 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *163 (MRCItem
litem &150
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*164 (MRCItem
litem &151
pos 0
dimension 20
uid 98,0
)
*165 (MRCItem
litem &152
pos 1
dimension 23
uid 99,0
)
*166 (MRCItem
litem &153
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*167 (MRCItem
litem &154
pos 0
dimension 20
uid 102,0
)
*168 (MRCItem
litem &156
pos 1
dimension 50
uid 103,0
)
*169 (MRCItem
litem &157
pos 2
dimension 100
uid 104,0
)
*170 (MRCItem
litem &158
pos 3
dimension 100
uid 105,0
)
*171 (MRCItem
litem &159
pos 4
dimension 50
uid 106,0
)
*172 (MRCItem
litem &160
pos 5
dimension 50
uid 107,0
)
*173 (MRCItem
litem &161
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
