
SAGE_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e67c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000090c  0800e738  0800e738  0000f738  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f044  0800f044  000111d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f044  0800f044  00010044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f04c  0800f04c  000111d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f04c  0800f04c  0001004c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f050  0800f050  00010050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800f054  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e8  200001d4  0800f228  000111d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005bc  0800f228  000115bc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000111d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001597f  00000000  00000000  000111fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b0f  00000000  00000000  00026b7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001358  00000000  00000000  00029690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f4d  00000000  00000000  0002a9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e254  00000000  00000000  0002b935  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017c7d  00000000  00000000  00049b89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1b2e  00000000  00000000  00061806  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00123334  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c34  00000000  00000000  00123378  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00128fac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001d4 	.word	0x200001d4
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800e720 	.word	0x0800e720

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001d8 	.word	0x200001d8
 8000100:	0800e720 	.word	0x0800e720

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			@ (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	@ 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	@ 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	@ 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			@ (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f002 f94d 	bl	80026d8 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f002 f891 	bl	8002570 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f002 f93f 	bl	80026d8 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f002 f935 	bl	80026d8 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f002 f8bb 	bl	80025f8 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f002 f8b1 	bl	80025f8 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_cfrcmple>:
 80004a4:	4684      	mov	ip, r0
 80004a6:	0008      	movs	r0, r1
 80004a8:	4661      	mov	r1, ip
 80004aa:	e7ff      	b.n	80004ac <__aeabi_cfcmpeq>

080004ac <__aeabi_cfcmpeq>:
 80004ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ae:	f000 fcaf 	bl	8000e10 <__lesf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	d401      	bmi.n	80004ba <__aeabi_cfcmpeq+0xe>
 80004b6:	2100      	movs	r1, #0
 80004b8:	42c8      	cmn	r0, r1
 80004ba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004bc <__aeabi_fcmpeq>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 fc37 	bl	8000d30 <__eqsf2>
 80004c2:	4240      	negs	r0, r0
 80004c4:	3001      	adds	r0, #1
 80004c6:	bd10      	pop	{r4, pc}

080004c8 <__aeabi_fcmplt>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 fca1 	bl	8000e10 <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	db01      	blt.n	80004d6 <__aeabi_fcmplt+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			@ (mov r8, r8)

080004dc <__aeabi_fcmple>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fc97 	bl	8000e10 <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	dd01      	ble.n	80004ea <__aeabi_fcmple+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			@ (mov r8, r8)

080004f0 <__aeabi_fcmpgt>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 fc45 	bl	8000d80 <__gesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dc01      	bgt.n	80004fe <__aeabi_fcmpgt+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			@ (mov r8, r8)

08000504 <__aeabi_fcmpge>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fc3b 	bl	8000d80 <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	da01      	bge.n	8000512 <__aeabi_fcmpge+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)

08000518 <__aeabi_uldivmod>:
 8000518:	2b00      	cmp	r3, #0
 800051a:	d111      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 800051c:	2a00      	cmp	r2, #0
 800051e:	d10f      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 8000520:	2900      	cmp	r1, #0
 8000522:	d100      	bne.n	8000526 <__aeabi_uldivmod+0xe>
 8000524:	2800      	cmp	r0, #0
 8000526:	d002      	beq.n	800052e <__aeabi_uldivmod+0x16>
 8000528:	2100      	movs	r1, #0
 800052a:	43c9      	mvns	r1, r1
 800052c:	0008      	movs	r0, r1
 800052e:	b407      	push	{r0, r1, r2}
 8000530:	4802      	ldr	r0, [pc, #8]	@ (800053c <__aeabi_uldivmod+0x24>)
 8000532:	a102      	add	r1, pc, #8	@ (adr r1, 800053c <__aeabi_uldivmod+0x24>)
 8000534:	1840      	adds	r0, r0, r1
 8000536:	9002      	str	r0, [sp, #8]
 8000538:	bd03      	pop	{r0, r1, pc}
 800053a:	46c0      	nop			@ (mov r8, r8)
 800053c:	fffffee9 	.word	0xfffffee9
 8000540:	b403      	push	{r0, r1}
 8000542:	4668      	mov	r0, sp
 8000544:	b501      	push	{r0, lr}
 8000546:	9802      	ldr	r0, [sp, #8]
 8000548:	f000 f81e 	bl	8000588 <__udivmoddi4>
 800054c:	9b01      	ldr	r3, [sp, #4]
 800054e:	469e      	mov	lr, r3
 8000550:	b002      	add	sp, #8
 8000552:	bc0c      	pop	{r2, r3}
 8000554:	4770      	bx	lr
 8000556:	46c0      	nop			@ (mov r8, r8)

08000558 <__aeabi_f2uiz>:
 8000558:	219e      	movs	r1, #158	@ 0x9e
 800055a:	b510      	push	{r4, lr}
 800055c:	05c9      	lsls	r1, r1, #23
 800055e:	1c04      	adds	r4, r0, #0
 8000560:	f7ff ffd0 	bl	8000504 <__aeabi_fcmpge>
 8000564:	2800      	cmp	r0, #0
 8000566:	d103      	bne.n	8000570 <__aeabi_f2uiz+0x18>
 8000568:	1c20      	adds	r0, r4, #0
 800056a:	f001 f86d 	bl	8001648 <__aeabi_f2iz>
 800056e:	bd10      	pop	{r4, pc}
 8000570:	219e      	movs	r1, #158	@ 0x9e
 8000572:	1c20      	adds	r0, r4, #0
 8000574:	05c9      	lsls	r1, r1, #23
 8000576:	f000 fded 	bl	8001154 <__aeabi_fsub>
 800057a:	f001 f865 	bl	8001648 <__aeabi_f2iz>
 800057e:	2380      	movs	r3, #128	@ 0x80
 8000580:	061b      	lsls	r3, r3, #24
 8000582:	469c      	mov	ip, r3
 8000584:	4460      	add	r0, ip
 8000586:	e7f2      	b.n	800056e <__aeabi_f2uiz+0x16>

08000588 <__udivmoddi4>:
 8000588:	b5f0      	push	{r4, r5, r6, r7, lr}
 800058a:	4657      	mov	r7, sl
 800058c:	464e      	mov	r6, r9
 800058e:	4645      	mov	r5, r8
 8000590:	46de      	mov	lr, fp
 8000592:	b5e0      	push	{r5, r6, r7, lr}
 8000594:	0004      	movs	r4, r0
 8000596:	000d      	movs	r5, r1
 8000598:	4692      	mov	sl, r2
 800059a:	4699      	mov	r9, r3
 800059c:	b083      	sub	sp, #12
 800059e:	428b      	cmp	r3, r1
 80005a0:	d830      	bhi.n	8000604 <__udivmoddi4+0x7c>
 80005a2:	d02d      	beq.n	8000600 <__udivmoddi4+0x78>
 80005a4:	4649      	mov	r1, r9
 80005a6:	4650      	mov	r0, sl
 80005a8:	f003 f8c2 	bl	8003730 <__clzdi2>
 80005ac:	0029      	movs	r1, r5
 80005ae:	0006      	movs	r6, r0
 80005b0:	0020      	movs	r0, r4
 80005b2:	f003 f8bd 	bl	8003730 <__clzdi2>
 80005b6:	1a33      	subs	r3, r6, r0
 80005b8:	4698      	mov	r8, r3
 80005ba:	3b20      	subs	r3, #32
 80005bc:	d434      	bmi.n	8000628 <__udivmoddi4+0xa0>
 80005be:	469b      	mov	fp, r3
 80005c0:	4653      	mov	r3, sl
 80005c2:	465a      	mov	r2, fp
 80005c4:	4093      	lsls	r3, r2
 80005c6:	4642      	mov	r2, r8
 80005c8:	001f      	movs	r7, r3
 80005ca:	4653      	mov	r3, sl
 80005cc:	4093      	lsls	r3, r2
 80005ce:	001e      	movs	r6, r3
 80005d0:	42af      	cmp	r7, r5
 80005d2:	d83b      	bhi.n	800064c <__udivmoddi4+0xc4>
 80005d4:	42af      	cmp	r7, r5
 80005d6:	d100      	bne.n	80005da <__udivmoddi4+0x52>
 80005d8:	e079      	b.n	80006ce <__udivmoddi4+0x146>
 80005da:	465b      	mov	r3, fp
 80005dc:	1ba4      	subs	r4, r4, r6
 80005de:	41bd      	sbcs	r5, r7
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	da00      	bge.n	80005e6 <__udivmoddi4+0x5e>
 80005e4:	e076      	b.n	80006d4 <__udivmoddi4+0x14c>
 80005e6:	2200      	movs	r2, #0
 80005e8:	2300      	movs	r3, #0
 80005ea:	9200      	str	r2, [sp, #0]
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	2301      	movs	r3, #1
 80005f0:	465a      	mov	r2, fp
 80005f2:	4093      	lsls	r3, r2
 80005f4:	9301      	str	r3, [sp, #4]
 80005f6:	2301      	movs	r3, #1
 80005f8:	4642      	mov	r2, r8
 80005fa:	4093      	lsls	r3, r2
 80005fc:	9300      	str	r3, [sp, #0]
 80005fe:	e029      	b.n	8000654 <__udivmoddi4+0xcc>
 8000600:	4282      	cmp	r2, r0
 8000602:	d9cf      	bls.n	80005a4 <__udivmoddi4+0x1c>
 8000604:	2200      	movs	r2, #0
 8000606:	2300      	movs	r3, #0
 8000608:	9200      	str	r2, [sp, #0]
 800060a:	9301      	str	r3, [sp, #4]
 800060c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <__udivmoddi4+0x8e>
 8000612:	601c      	str	r4, [r3, #0]
 8000614:	605d      	str	r5, [r3, #4]
 8000616:	9800      	ldr	r0, [sp, #0]
 8000618:	9901      	ldr	r1, [sp, #4]
 800061a:	b003      	add	sp, #12
 800061c:	bcf0      	pop	{r4, r5, r6, r7}
 800061e:	46bb      	mov	fp, r7
 8000620:	46b2      	mov	sl, r6
 8000622:	46a9      	mov	r9, r5
 8000624:	46a0      	mov	r8, r4
 8000626:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000628:	4642      	mov	r2, r8
 800062a:	469b      	mov	fp, r3
 800062c:	2320      	movs	r3, #32
 800062e:	1a9b      	subs	r3, r3, r2
 8000630:	4652      	mov	r2, sl
 8000632:	40da      	lsrs	r2, r3
 8000634:	4641      	mov	r1, r8
 8000636:	0013      	movs	r3, r2
 8000638:	464a      	mov	r2, r9
 800063a:	408a      	lsls	r2, r1
 800063c:	0017      	movs	r7, r2
 800063e:	4642      	mov	r2, r8
 8000640:	431f      	orrs	r7, r3
 8000642:	4653      	mov	r3, sl
 8000644:	4093      	lsls	r3, r2
 8000646:	001e      	movs	r6, r3
 8000648:	42af      	cmp	r7, r5
 800064a:	d9c3      	bls.n	80005d4 <__udivmoddi4+0x4c>
 800064c:	2200      	movs	r2, #0
 800064e:	2300      	movs	r3, #0
 8000650:	9200      	str	r2, [sp, #0]
 8000652:	9301      	str	r3, [sp, #4]
 8000654:	4643      	mov	r3, r8
 8000656:	2b00      	cmp	r3, #0
 8000658:	d0d8      	beq.n	800060c <__udivmoddi4+0x84>
 800065a:	07fb      	lsls	r3, r7, #31
 800065c:	0872      	lsrs	r2, r6, #1
 800065e:	431a      	orrs	r2, r3
 8000660:	4646      	mov	r6, r8
 8000662:	087b      	lsrs	r3, r7, #1
 8000664:	e00e      	b.n	8000684 <__udivmoddi4+0xfc>
 8000666:	42ab      	cmp	r3, r5
 8000668:	d101      	bne.n	800066e <__udivmoddi4+0xe6>
 800066a:	42a2      	cmp	r2, r4
 800066c:	d80c      	bhi.n	8000688 <__udivmoddi4+0x100>
 800066e:	1aa4      	subs	r4, r4, r2
 8000670:	419d      	sbcs	r5, r3
 8000672:	2001      	movs	r0, #1
 8000674:	1924      	adds	r4, r4, r4
 8000676:	416d      	adcs	r5, r5
 8000678:	2100      	movs	r1, #0
 800067a:	3e01      	subs	r6, #1
 800067c:	1824      	adds	r4, r4, r0
 800067e:	414d      	adcs	r5, r1
 8000680:	2e00      	cmp	r6, #0
 8000682:	d006      	beq.n	8000692 <__udivmoddi4+0x10a>
 8000684:	42ab      	cmp	r3, r5
 8000686:	d9ee      	bls.n	8000666 <__udivmoddi4+0xde>
 8000688:	3e01      	subs	r6, #1
 800068a:	1924      	adds	r4, r4, r4
 800068c:	416d      	adcs	r5, r5
 800068e:	2e00      	cmp	r6, #0
 8000690:	d1f8      	bne.n	8000684 <__udivmoddi4+0xfc>
 8000692:	9800      	ldr	r0, [sp, #0]
 8000694:	9901      	ldr	r1, [sp, #4]
 8000696:	465b      	mov	r3, fp
 8000698:	1900      	adds	r0, r0, r4
 800069a:	4169      	adcs	r1, r5
 800069c:	2b00      	cmp	r3, #0
 800069e:	db24      	blt.n	80006ea <__udivmoddi4+0x162>
 80006a0:	002b      	movs	r3, r5
 80006a2:	465a      	mov	r2, fp
 80006a4:	4644      	mov	r4, r8
 80006a6:	40d3      	lsrs	r3, r2
 80006a8:	002a      	movs	r2, r5
 80006aa:	40e2      	lsrs	r2, r4
 80006ac:	001c      	movs	r4, r3
 80006ae:	465b      	mov	r3, fp
 80006b0:	0015      	movs	r5, r2
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	db2a      	blt.n	800070c <__udivmoddi4+0x184>
 80006b6:	0026      	movs	r6, r4
 80006b8:	409e      	lsls	r6, r3
 80006ba:	0033      	movs	r3, r6
 80006bc:	0026      	movs	r6, r4
 80006be:	4647      	mov	r7, r8
 80006c0:	40be      	lsls	r6, r7
 80006c2:	0032      	movs	r2, r6
 80006c4:	1a80      	subs	r0, r0, r2
 80006c6:	4199      	sbcs	r1, r3
 80006c8:	9000      	str	r0, [sp, #0]
 80006ca:	9101      	str	r1, [sp, #4]
 80006cc:	e79e      	b.n	800060c <__udivmoddi4+0x84>
 80006ce:	42a3      	cmp	r3, r4
 80006d0:	d8bc      	bhi.n	800064c <__udivmoddi4+0xc4>
 80006d2:	e782      	b.n	80005da <__udivmoddi4+0x52>
 80006d4:	4642      	mov	r2, r8
 80006d6:	2320      	movs	r3, #32
 80006d8:	2100      	movs	r1, #0
 80006da:	1a9b      	subs	r3, r3, r2
 80006dc:	2200      	movs	r2, #0
 80006de:	9100      	str	r1, [sp, #0]
 80006e0:	9201      	str	r2, [sp, #4]
 80006e2:	2201      	movs	r2, #1
 80006e4:	40da      	lsrs	r2, r3
 80006e6:	9201      	str	r2, [sp, #4]
 80006e8:	e785      	b.n	80005f6 <__udivmoddi4+0x6e>
 80006ea:	4642      	mov	r2, r8
 80006ec:	2320      	movs	r3, #32
 80006ee:	1a9b      	subs	r3, r3, r2
 80006f0:	002a      	movs	r2, r5
 80006f2:	4646      	mov	r6, r8
 80006f4:	409a      	lsls	r2, r3
 80006f6:	0023      	movs	r3, r4
 80006f8:	40f3      	lsrs	r3, r6
 80006fa:	4644      	mov	r4, r8
 80006fc:	4313      	orrs	r3, r2
 80006fe:	002a      	movs	r2, r5
 8000700:	40e2      	lsrs	r2, r4
 8000702:	001c      	movs	r4, r3
 8000704:	465b      	mov	r3, fp
 8000706:	0015      	movs	r5, r2
 8000708:	2b00      	cmp	r3, #0
 800070a:	dad4      	bge.n	80006b6 <__udivmoddi4+0x12e>
 800070c:	4642      	mov	r2, r8
 800070e:	002f      	movs	r7, r5
 8000710:	2320      	movs	r3, #32
 8000712:	0026      	movs	r6, r4
 8000714:	4097      	lsls	r7, r2
 8000716:	1a9b      	subs	r3, r3, r2
 8000718:	40de      	lsrs	r6, r3
 800071a:	003b      	movs	r3, r7
 800071c:	4333      	orrs	r3, r6
 800071e:	e7cd      	b.n	80006bc <__udivmoddi4+0x134>

08000720 <__aeabi_fadd>:
 8000720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000722:	024b      	lsls	r3, r1, #9
 8000724:	0a5a      	lsrs	r2, r3, #9
 8000726:	4694      	mov	ip, r2
 8000728:	004a      	lsls	r2, r1, #1
 800072a:	0fc9      	lsrs	r1, r1, #31
 800072c:	46ce      	mov	lr, r9
 800072e:	4647      	mov	r7, r8
 8000730:	4689      	mov	r9, r1
 8000732:	0045      	lsls	r5, r0, #1
 8000734:	0246      	lsls	r6, r0, #9
 8000736:	0e2d      	lsrs	r5, r5, #24
 8000738:	0e12      	lsrs	r2, r2, #24
 800073a:	b580      	push	{r7, lr}
 800073c:	0999      	lsrs	r1, r3, #6
 800073e:	0a77      	lsrs	r7, r6, #9
 8000740:	0fc4      	lsrs	r4, r0, #31
 8000742:	09b6      	lsrs	r6, r6, #6
 8000744:	1aab      	subs	r3, r5, r2
 8000746:	454c      	cmp	r4, r9
 8000748:	d020      	beq.n	800078c <__aeabi_fadd+0x6c>
 800074a:	2b00      	cmp	r3, #0
 800074c:	dd0c      	ble.n	8000768 <__aeabi_fadd+0x48>
 800074e:	2a00      	cmp	r2, #0
 8000750:	d134      	bne.n	80007bc <__aeabi_fadd+0x9c>
 8000752:	2900      	cmp	r1, #0
 8000754:	d02a      	beq.n	80007ac <__aeabi_fadd+0x8c>
 8000756:	1e5a      	subs	r2, r3, #1
 8000758:	2b01      	cmp	r3, #1
 800075a:	d100      	bne.n	800075e <__aeabi_fadd+0x3e>
 800075c:	e08f      	b.n	800087e <__aeabi_fadd+0x15e>
 800075e:	2bff      	cmp	r3, #255	@ 0xff
 8000760:	d100      	bne.n	8000764 <__aeabi_fadd+0x44>
 8000762:	e0cd      	b.n	8000900 <__aeabi_fadd+0x1e0>
 8000764:	0013      	movs	r3, r2
 8000766:	e02f      	b.n	80007c8 <__aeabi_fadd+0xa8>
 8000768:	2b00      	cmp	r3, #0
 800076a:	d060      	beq.n	800082e <__aeabi_fadd+0x10e>
 800076c:	1b53      	subs	r3, r2, r5
 800076e:	2d00      	cmp	r5, #0
 8000770:	d000      	beq.n	8000774 <__aeabi_fadd+0x54>
 8000772:	e0ee      	b.n	8000952 <__aeabi_fadd+0x232>
 8000774:	2e00      	cmp	r6, #0
 8000776:	d100      	bne.n	800077a <__aeabi_fadd+0x5a>
 8000778:	e13e      	b.n	80009f8 <__aeabi_fadd+0x2d8>
 800077a:	1e5c      	subs	r4, r3, #1
 800077c:	2b01      	cmp	r3, #1
 800077e:	d100      	bne.n	8000782 <__aeabi_fadd+0x62>
 8000780:	e16b      	b.n	8000a5a <__aeabi_fadd+0x33a>
 8000782:	2bff      	cmp	r3, #255	@ 0xff
 8000784:	d100      	bne.n	8000788 <__aeabi_fadd+0x68>
 8000786:	e0b9      	b.n	80008fc <__aeabi_fadd+0x1dc>
 8000788:	0023      	movs	r3, r4
 800078a:	e0e7      	b.n	800095c <__aeabi_fadd+0x23c>
 800078c:	2b00      	cmp	r3, #0
 800078e:	dc00      	bgt.n	8000792 <__aeabi_fadd+0x72>
 8000790:	e0a4      	b.n	80008dc <__aeabi_fadd+0x1bc>
 8000792:	2a00      	cmp	r2, #0
 8000794:	d069      	beq.n	800086a <__aeabi_fadd+0x14a>
 8000796:	2dff      	cmp	r5, #255	@ 0xff
 8000798:	d100      	bne.n	800079c <__aeabi_fadd+0x7c>
 800079a:	e0b1      	b.n	8000900 <__aeabi_fadd+0x1e0>
 800079c:	2280      	movs	r2, #128	@ 0x80
 800079e:	04d2      	lsls	r2, r2, #19
 80007a0:	4311      	orrs	r1, r2
 80007a2:	2b1b      	cmp	r3, #27
 80007a4:	dc00      	bgt.n	80007a8 <__aeabi_fadd+0x88>
 80007a6:	e0e9      	b.n	800097c <__aeabi_fadd+0x25c>
 80007a8:	002b      	movs	r3, r5
 80007aa:	3605      	adds	r6, #5
 80007ac:	08f7      	lsrs	r7, r6, #3
 80007ae:	2bff      	cmp	r3, #255	@ 0xff
 80007b0:	d100      	bne.n	80007b4 <__aeabi_fadd+0x94>
 80007b2:	e0a5      	b.n	8000900 <__aeabi_fadd+0x1e0>
 80007b4:	027a      	lsls	r2, r7, #9
 80007b6:	0a52      	lsrs	r2, r2, #9
 80007b8:	b2d8      	uxtb	r0, r3
 80007ba:	e030      	b.n	800081e <__aeabi_fadd+0xfe>
 80007bc:	2dff      	cmp	r5, #255	@ 0xff
 80007be:	d100      	bne.n	80007c2 <__aeabi_fadd+0xa2>
 80007c0:	e09e      	b.n	8000900 <__aeabi_fadd+0x1e0>
 80007c2:	2280      	movs	r2, #128	@ 0x80
 80007c4:	04d2      	lsls	r2, r2, #19
 80007c6:	4311      	orrs	r1, r2
 80007c8:	2001      	movs	r0, #1
 80007ca:	2b1b      	cmp	r3, #27
 80007cc:	dc08      	bgt.n	80007e0 <__aeabi_fadd+0xc0>
 80007ce:	0008      	movs	r0, r1
 80007d0:	2220      	movs	r2, #32
 80007d2:	40d8      	lsrs	r0, r3
 80007d4:	1ad3      	subs	r3, r2, r3
 80007d6:	4099      	lsls	r1, r3
 80007d8:	000b      	movs	r3, r1
 80007da:	1e5a      	subs	r2, r3, #1
 80007dc:	4193      	sbcs	r3, r2
 80007de:	4318      	orrs	r0, r3
 80007e0:	1a36      	subs	r6, r6, r0
 80007e2:	0173      	lsls	r3, r6, #5
 80007e4:	d400      	bmi.n	80007e8 <__aeabi_fadd+0xc8>
 80007e6:	e071      	b.n	80008cc <__aeabi_fadd+0x1ac>
 80007e8:	01b6      	lsls	r6, r6, #6
 80007ea:	09b7      	lsrs	r7, r6, #6
 80007ec:	0038      	movs	r0, r7
 80007ee:	f002 ff81 	bl	80036f4 <__clzsi2>
 80007f2:	003b      	movs	r3, r7
 80007f4:	3805      	subs	r0, #5
 80007f6:	4083      	lsls	r3, r0
 80007f8:	4285      	cmp	r5, r0
 80007fa:	dd4d      	ble.n	8000898 <__aeabi_fadd+0x178>
 80007fc:	4eb4      	ldr	r6, [pc, #720]	@ (8000ad0 <__aeabi_fadd+0x3b0>)
 80007fe:	1a2d      	subs	r5, r5, r0
 8000800:	401e      	ands	r6, r3
 8000802:	075a      	lsls	r2, r3, #29
 8000804:	d068      	beq.n	80008d8 <__aeabi_fadd+0x1b8>
 8000806:	220f      	movs	r2, #15
 8000808:	4013      	ands	r3, r2
 800080a:	2b04      	cmp	r3, #4
 800080c:	d064      	beq.n	80008d8 <__aeabi_fadd+0x1b8>
 800080e:	3604      	adds	r6, #4
 8000810:	0173      	lsls	r3, r6, #5
 8000812:	d561      	bpl.n	80008d8 <__aeabi_fadd+0x1b8>
 8000814:	1c68      	adds	r0, r5, #1
 8000816:	2dfe      	cmp	r5, #254	@ 0xfe
 8000818:	d154      	bne.n	80008c4 <__aeabi_fadd+0x1a4>
 800081a:	20ff      	movs	r0, #255	@ 0xff
 800081c:	2200      	movs	r2, #0
 800081e:	05c0      	lsls	r0, r0, #23
 8000820:	4310      	orrs	r0, r2
 8000822:	07e4      	lsls	r4, r4, #31
 8000824:	4320      	orrs	r0, r4
 8000826:	bcc0      	pop	{r6, r7}
 8000828:	46b9      	mov	r9, r7
 800082a:	46b0      	mov	r8, r6
 800082c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800082e:	22fe      	movs	r2, #254	@ 0xfe
 8000830:	4690      	mov	r8, r2
 8000832:	1c68      	adds	r0, r5, #1
 8000834:	0002      	movs	r2, r0
 8000836:	4640      	mov	r0, r8
 8000838:	4210      	tst	r0, r2
 800083a:	d16b      	bne.n	8000914 <__aeabi_fadd+0x1f4>
 800083c:	2d00      	cmp	r5, #0
 800083e:	d000      	beq.n	8000842 <__aeabi_fadd+0x122>
 8000840:	e0dd      	b.n	80009fe <__aeabi_fadd+0x2de>
 8000842:	2e00      	cmp	r6, #0
 8000844:	d100      	bne.n	8000848 <__aeabi_fadd+0x128>
 8000846:	e102      	b.n	8000a4e <__aeabi_fadd+0x32e>
 8000848:	2900      	cmp	r1, #0
 800084a:	d0b3      	beq.n	80007b4 <__aeabi_fadd+0x94>
 800084c:	2280      	movs	r2, #128	@ 0x80
 800084e:	1a77      	subs	r7, r6, r1
 8000850:	04d2      	lsls	r2, r2, #19
 8000852:	4217      	tst	r7, r2
 8000854:	d100      	bne.n	8000858 <__aeabi_fadd+0x138>
 8000856:	e136      	b.n	8000ac6 <__aeabi_fadd+0x3a6>
 8000858:	464c      	mov	r4, r9
 800085a:	1b8e      	subs	r6, r1, r6
 800085c:	d061      	beq.n	8000922 <__aeabi_fadd+0x202>
 800085e:	2001      	movs	r0, #1
 8000860:	4216      	tst	r6, r2
 8000862:	d130      	bne.n	80008c6 <__aeabi_fadd+0x1a6>
 8000864:	2300      	movs	r3, #0
 8000866:	08f7      	lsrs	r7, r6, #3
 8000868:	e7a4      	b.n	80007b4 <__aeabi_fadd+0x94>
 800086a:	2900      	cmp	r1, #0
 800086c:	d09e      	beq.n	80007ac <__aeabi_fadd+0x8c>
 800086e:	1e5a      	subs	r2, r3, #1
 8000870:	2b01      	cmp	r3, #1
 8000872:	d100      	bne.n	8000876 <__aeabi_fadd+0x156>
 8000874:	e0ca      	b.n	8000a0c <__aeabi_fadd+0x2ec>
 8000876:	2bff      	cmp	r3, #255	@ 0xff
 8000878:	d042      	beq.n	8000900 <__aeabi_fadd+0x1e0>
 800087a:	0013      	movs	r3, r2
 800087c:	e791      	b.n	80007a2 <__aeabi_fadd+0x82>
 800087e:	1a71      	subs	r1, r6, r1
 8000880:	014b      	lsls	r3, r1, #5
 8000882:	d400      	bmi.n	8000886 <__aeabi_fadd+0x166>
 8000884:	e0d1      	b.n	8000a2a <__aeabi_fadd+0x30a>
 8000886:	018f      	lsls	r7, r1, #6
 8000888:	09bf      	lsrs	r7, r7, #6
 800088a:	0038      	movs	r0, r7
 800088c:	f002 ff32 	bl	80036f4 <__clzsi2>
 8000890:	003b      	movs	r3, r7
 8000892:	3805      	subs	r0, #5
 8000894:	4083      	lsls	r3, r0
 8000896:	2501      	movs	r5, #1
 8000898:	2220      	movs	r2, #32
 800089a:	1b40      	subs	r0, r0, r5
 800089c:	3001      	adds	r0, #1
 800089e:	1a12      	subs	r2, r2, r0
 80008a0:	001e      	movs	r6, r3
 80008a2:	4093      	lsls	r3, r2
 80008a4:	40c6      	lsrs	r6, r0
 80008a6:	1e5a      	subs	r2, r3, #1
 80008a8:	4193      	sbcs	r3, r2
 80008aa:	431e      	orrs	r6, r3
 80008ac:	d039      	beq.n	8000922 <__aeabi_fadd+0x202>
 80008ae:	0773      	lsls	r3, r6, #29
 80008b0:	d100      	bne.n	80008b4 <__aeabi_fadd+0x194>
 80008b2:	e11b      	b.n	8000aec <__aeabi_fadd+0x3cc>
 80008b4:	230f      	movs	r3, #15
 80008b6:	2500      	movs	r5, #0
 80008b8:	4033      	ands	r3, r6
 80008ba:	2b04      	cmp	r3, #4
 80008bc:	d1a7      	bne.n	800080e <__aeabi_fadd+0xee>
 80008be:	2001      	movs	r0, #1
 80008c0:	0172      	lsls	r2, r6, #5
 80008c2:	d57c      	bpl.n	80009be <__aeabi_fadd+0x29e>
 80008c4:	b2c0      	uxtb	r0, r0
 80008c6:	01b2      	lsls	r2, r6, #6
 80008c8:	0a52      	lsrs	r2, r2, #9
 80008ca:	e7a8      	b.n	800081e <__aeabi_fadd+0xfe>
 80008cc:	0773      	lsls	r3, r6, #29
 80008ce:	d003      	beq.n	80008d8 <__aeabi_fadd+0x1b8>
 80008d0:	230f      	movs	r3, #15
 80008d2:	4033      	ands	r3, r6
 80008d4:	2b04      	cmp	r3, #4
 80008d6:	d19a      	bne.n	800080e <__aeabi_fadd+0xee>
 80008d8:	002b      	movs	r3, r5
 80008da:	e767      	b.n	80007ac <__aeabi_fadd+0x8c>
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d023      	beq.n	8000928 <__aeabi_fadd+0x208>
 80008e0:	1b53      	subs	r3, r2, r5
 80008e2:	2d00      	cmp	r5, #0
 80008e4:	d17b      	bne.n	80009de <__aeabi_fadd+0x2be>
 80008e6:	2e00      	cmp	r6, #0
 80008e8:	d100      	bne.n	80008ec <__aeabi_fadd+0x1cc>
 80008ea:	e086      	b.n	80009fa <__aeabi_fadd+0x2da>
 80008ec:	1e5d      	subs	r5, r3, #1
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d100      	bne.n	80008f4 <__aeabi_fadd+0x1d4>
 80008f2:	e08b      	b.n	8000a0c <__aeabi_fadd+0x2ec>
 80008f4:	2bff      	cmp	r3, #255	@ 0xff
 80008f6:	d002      	beq.n	80008fe <__aeabi_fadd+0x1de>
 80008f8:	002b      	movs	r3, r5
 80008fa:	e075      	b.n	80009e8 <__aeabi_fadd+0x2c8>
 80008fc:	464c      	mov	r4, r9
 80008fe:	4667      	mov	r7, ip
 8000900:	2f00      	cmp	r7, #0
 8000902:	d100      	bne.n	8000906 <__aeabi_fadd+0x1e6>
 8000904:	e789      	b.n	800081a <__aeabi_fadd+0xfa>
 8000906:	2280      	movs	r2, #128	@ 0x80
 8000908:	03d2      	lsls	r2, r2, #15
 800090a:	433a      	orrs	r2, r7
 800090c:	0252      	lsls	r2, r2, #9
 800090e:	20ff      	movs	r0, #255	@ 0xff
 8000910:	0a52      	lsrs	r2, r2, #9
 8000912:	e784      	b.n	800081e <__aeabi_fadd+0xfe>
 8000914:	1a77      	subs	r7, r6, r1
 8000916:	017b      	lsls	r3, r7, #5
 8000918:	d46b      	bmi.n	80009f2 <__aeabi_fadd+0x2d2>
 800091a:	2f00      	cmp	r7, #0
 800091c:	d000      	beq.n	8000920 <__aeabi_fadd+0x200>
 800091e:	e765      	b.n	80007ec <__aeabi_fadd+0xcc>
 8000920:	2400      	movs	r4, #0
 8000922:	2000      	movs	r0, #0
 8000924:	2200      	movs	r2, #0
 8000926:	e77a      	b.n	800081e <__aeabi_fadd+0xfe>
 8000928:	22fe      	movs	r2, #254	@ 0xfe
 800092a:	1c6b      	adds	r3, r5, #1
 800092c:	421a      	tst	r2, r3
 800092e:	d149      	bne.n	80009c4 <__aeabi_fadd+0x2a4>
 8000930:	2d00      	cmp	r5, #0
 8000932:	d000      	beq.n	8000936 <__aeabi_fadd+0x216>
 8000934:	e09f      	b.n	8000a76 <__aeabi_fadd+0x356>
 8000936:	2e00      	cmp	r6, #0
 8000938:	d100      	bne.n	800093c <__aeabi_fadd+0x21c>
 800093a:	e0ba      	b.n	8000ab2 <__aeabi_fadd+0x392>
 800093c:	2900      	cmp	r1, #0
 800093e:	d100      	bne.n	8000942 <__aeabi_fadd+0x222>
 8000940:	e0cf      	b.n	8000ae2 <__aeabi_fadd+0x3c2>
 8000942:	1872      	adds	r2, r6, r1
 8000944:	0153      	lsls	r3, r2, #5
 8000946:	d400      	bmi.n	800094a <__aeabi_fadd+0x22a>
 8000948:	e0cd      	b.n	8000ae6 <__aeabi_fadd+0x3c6>
 800094a:	0192      	lsls	r2, r2, #6
 800094c:	2001      	movs	r0, #1
 800094e:	0a52      	lsrs	r2, r2, #9
 8000950:	e765      	b.n	800081e <__aeabi_fadd+0xfe>
 8000952:	2aff      	cmp	r2, #255	@ 0xff
 8000954:	d0d2      	beq.n	80008fc <__aeabi_fadd+0x1dc>
 8000956:	2080      	movs	r0, #128	@ 0x80
 8000958:	04c0      	lsls	r0, r0, #19
 800095a:	4306      	orrs	r6, r0
 800095c:	2001      	movs	r0, #1
 800095e:	2b1b      	cmp	r3, #27
 8000960:	dc08      	bgt.n	8000974 <__aeabi_fadd+0x254>
 8000962:	0030      	movs	r0, r6
 8000964:	2420      	movs	r4, #32
 8000966:	40d8      	lsrs	r0, r3
 8000968:	1ae3      	subs	r3, r4, r3
 800096a:	409e      	lsls	r6, r3
 800096c:	0033      	movs	r3, r6
 800096e:	1e5c      	subs	r4, r3, #1
 8000970:	41a3      	sbcs	r3, r4
 8000972:	4318      	orrs	r0, r3
 8000974:	464c      	mov	r4, r9
 8000976:	0015      	movs	r5, r2
 8000978:	1a0e      	subs	r6, r1, r0
 800097a:	e732      	b.n	80007e2 <__aeabi_fadd+0xc2>
 800097c:	0008      	movs	r0, r1
 800097e:	2220      	movs	r2, #32
 8000980:	40d8      	lsrs	r0, r3
 8000982:	1ad3      	subs	r3, r2, r3
 8000984:	4099      	lsls	r1, r3
 8000986:	000b      	movs	r3, r1
 8000988:	1e5a      	subs	r2, r3, #1
 800098a:	4193      	sbcs	r3, r2
 800098c:	4303      	orrs	r3, r0
 800098e:	18f6      	adds	r6, r6, r3
 8000990:	0173      	lsls	r3, r6, #5
 8000992:	d59b      	bpl.n	80008cc <__aeabi_fadd+0x1ac>
 8000994:	3501      	adds	r5, #1
 8000996:	2dff      	cmp	r5, #255	@ 0xff
 8000998:	d100      	bne.n	800099c <__aeabi_fadd+0x27c>
 800099a:	e73e      	b.n	800081a <__aeabi_fadd+0xfa>
 800099c:	2301      	movs	r3, #1
 800099e:	494d      	ldr	r1, [pc, #308]	@ (8000ad4 <__aeabi_fadd+0x3b4>)
 80009a0:	0872      	lsrs	r2, r6, #1
 80009a2:	4033      	ands	r3, r6
 80009a4:	400a      	ands	r2, r1
 80009a6:	431a      	orrs	r2, r3
 80009a8:	0016      	movs	r6, r2
 80009aa:	0753      	lsls	r3, r2, #29
 80009ac:	d004      	beq.n	80009b8 <__aeabi_fadd+0x298>
 80009ae:	230f      	movs	r3, #15
 80009b0:	4013      	ands	r3, r2
 80009b2:	2b04      	cmp	r3, #4
 80009b4:	d000      	beq.n	80009b8 <__aeabi_fadd+0x298>
 80009b6:	e72a      	b.n	800080e <__aeabi_fadd+0xee>
 80009b8:	0173      	lsls	r3, r6, #5
 80009ba:	d500      	bpl.n	80009be <__aeabi_fadd+0x29e>
 80009bc:	e72a      	b.n	8000814 <__aeabi_fadd+0xf4>
 80009be:	002b      	movs	r3, r5
 80009c0:	08f7      	lsrs	r7, r6, #3
 80009c2:	e6f7      	b.n	80007b4 <__aeabi_fadd+0x94>
 80009c4:	2bff      	cmp	r3, #255	@ 0xff
 80009c6:	d100      	bne.n	80009ca <__aeabi_fadd+0x2aa>
 80009c8:	e727      	b.n	800081a <__aeabi_fadd+0xfa>
 80009ca:	1871      	adds	r1, r6, r1
 80009cc:	0849      	lsrs	r1, r1, #1
 80009ce:	074a      	lsls	r2, r1, #29
 80009d0:	d02f      	beq.n	8000a32 <__aeabi_fadd+0x312>
 80009d2:	220f      	movs	r2, #15
 80009d4:	400a      	ands	r2, r1
 80009d6:	2a04      	cmp	r2, #4
 80009d8:	d02b      	beq.n	8000a32 <__aeabi_fadd+0x312>
 80009da:	1d0e      	adds	r6, r1, #4
 80009dc:	e6e6      	b.n	80007ac <__aeabi_fadd+0x8c>
 80009de:	2aff      	cmp	r2, #255	@ 0xff
 80009e0:	d08d      	beq.n	80008fe <__aeabi_fadd+0x1de>
 80009e2:	2080      	movs	r0, #128	@ 0x80
 80009e4:	04c0      	lsls	r0, r0, #19
 80009e6:	4306      	orrs	r6, r0
 80009e8:	2b1b      	cmp	r3, #27
 80009ea:	dd24      	ble.n	8000a36 <__aeabi_fadd+0x316>
 80009ec:	0013      	movs	r3, r2
 80009ee:	1d4e      	adds	r6, r1, #5
 80009f0:	e6dc      	b.n	80007ac <__aeabi_fadd+0x8c>
 80009f2:	464c      	mov	r4, r9
 80009f4:	1b8f      	subs	r7, r1, r6
 80009f6:	e6f9      	b.n	80007ec <__aeabi_fadd+0xcc>
 80009f8:	464c      	mov	r4, r9
 80009fa:	000e      	movs	r6, r1
 80009fc:	e6d6      	b.n	80007ac <__aeabi_fadd+0x8c>
 80009fe:	2e00      	cmp	r6, #0
 8000a00:	d149      	bne.n	8000a96 <__aeabi_fadd+0x376>
 8000a02:	2900      	cmp	r1, #0
 8000a04:	d068      	beq.n	8000ad8 <__aeabi_fadd+0x3b8>
 8000a06:	4667      	mov	r7, ip
 8000a08:	464c      	mov	r4, r9
 8000a0a:	e77c      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000a0c:	1870      	adds	r0, r6, r1
 8000a0e:	0143      	lsls	r3, r0, #5
 8000a10:	d574      	bpl.n	8000afc <__aeabi_fadd+0x3dc>
 8000a12:	4930      	ldr	r1, [pc, #192]	@ (8000ad4 <__aeabi_fadd+0x3b4>)
 8000a14:	0840      	lsrs	r0, r0, #1
 8000a16:	4001      	ands	r1, r0
 8000a18:	0743      	lsls	r3, r0, #29
 8000a1a:	d009      	beq.n	8000a30 <__aeabi_fadd+0x310>
 8000a1c:	230f      	movs	r3, #15
 8000a1e:	4003      	ands	r3, r0
 8000a20:	2b04      	cmp	r3, #4
 8000a22:	d005      	beq.n	8000a30 <__aeabi_fadd+0x310>
 8000a24:	2302      	movs	r3, #2
 8000a26:	1d0e      	adds	r6, r1, #4
 8000a28:	e6c0      	b.n	80007ac <__aeabi_fadd+0x8c>
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	08cf      	lsrs	r7, r1, #3
 8000a2e:	e6c1      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000a30:	2302      	movs	r3, #2
 8000a32:	08cf      	lsrs	r7, r1, #3
 8000a34:	e6be      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000a36:	2520      	movs	r5, #32
 8000a38:	0030      	movs	r0, r6
 8000a3a:	40d8      	lsrs	r0, r3
 8000a3c:	1aeb      	subs	r3, r5, r3
 8000a3e:	409e      	lsls	r6, r3
 8000a40:	0033      	movs	r3, r6
 8000a42:	1e5d      	subs	r5, r3, #1
 8000a44:	41ab      	sbcs	r3, r5
 8000a46:	4303      	orrs	r3, r0
 8000a48:	0015      	movs	r5, r2
 8000a4a:	185e      	adds	r6, r3, r1
 8000a4c:	e7a0      	b.n	8000990 <__aeabi_fadd+0x270>
 8000a4e:	2900      	cmp	r1, #0
 8000a50:	d100      	bne.n	8000a54 <__aeabi_fadd+0x334>
 8000a52:	e765      	b.n	8000920 <__aeabi_fadd+0x200>
 8000a54:	464c      	mov	r4, r9
 8000a56:	4667      	mov	r7, ip
 8000a58:	e6ac      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000a5a:	1b8f      	subs	r7, r1, r6
 8000a5c:	017b      	lsls	r3, r7, #5
 8000a5e:	d52e      	bpl.n	8000abe <__aeabi_fadd+0x39e>
 8000a60:	01bf      	lsls	r7, r7, #6
 8000a62:	09bf      	lsrs	r7, r7, #6
 8000a64:	0038      	movs	r0, r7
 8000a66:	f002 fe45 	bl	80036f4 <__clzsi2>
 8000a6a:	003b      	movs	r3, r7
 8000a6c:	3805      	subs	r0, #5
 8000a6e:	4083      	lsls	r3, r0
 8000a70:	464c      	mov	r4, r9
 8000a72:	3501      	adds	r5, #1
 8000a74:	e710      	b.n	8000898 <__aeabi_fadd+0x178>
 8000a76:	2e00      	cmp	r6, #0
 8000a78:	d100      	bne.n	8000a7c <__aeabi_fadd+0x35c>
 8000a7a:	e740      	b.n	80008fe <__aeabi_fadd+0x1de>
 8000a7c:	2900      	cmp	r1, #0
 8000a7e:	d100      	bne.n	8000a82 <__aeabi_fadd+0x362>
 8000a80:	e741      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000a82:	2380      	movs	r3, #128	@ 0x80
 8000a84:	03db      	lsls	r3, r3, #15
 8000a86:	429f      	cmp	r7, r3
 8000a88:	d200      	bcs.n	8000a8c <__aeabi_fadd+0x36c>
 8000a8a:	e73c      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000a8c:	459c      	cmp	ip, r3
 8000a8e:	d300      	bcc.n	8000a92 <__aeabi_fadd+0x372>
 8000a90:	e739      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000a92:	4667      	mov	r7, ip
 8000a94:	e737      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000a96:	2900      	cmp	r1, #0
 8000a98:	d100      	bne.n	8000a9c <__aeabi_fadd+0x37c>
 8000a9a:	e734      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000a9c:	2380      	movs	r3, #128	@ 0x80
 8000a9e:	03db      	lsls	r3, r3, #15
 8000aa0:	429f      	cmp	r7, r3
 8000aa2:	d200      	bcs.n	8000aa6 <__aeabi_fadd+0x386>
 8000aa4:	e72f      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000aa6:	459c      	cmp	ip, r3
 8000aa8:	d300      	bcc.n	8000aac <__aeabi_fadd+0x38c>
 8000aaa:	e72c      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000aac:	464c      	mov	r4, r9
 8000aae:	4667      	mov	r7, ip
 8000ab0:	e729      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	d100      	bne.n	8000ab8 <__aeabi_fadd+0x398>
 8000ab6:	e734      	b.n	8000922 <__aeabi_fadd+0x202>
 8000ab8:	2300      	movs	r3, #0
 8000aba:	08cf      	lsrs	r7, r1, #3
 8000abc:	e67a      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000abe:	464c      	mov	r4, r9
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	08ff      	lsrs	r7, r7, #3
 8000ac4:	e676      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000ac6:	2f00      	cmp	r7, #0
 8000ac8:	d100      	bne.n	8000acc <__aeabi_fadd+0x3ac>
 8000aca:	e729      	b.n	8000920 <__aeabi_fadd+0x200>
 8000acc:	08ff      	lsrs	r7, r7, #3
 8000ace:	e671      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000ad0:	fbffffff 	.word	0xfbffffff
 8000ad4:	7dffffff 	.word	0x7dffffff
 8000ad8:	2280      	movs	r2, #128	@ 0x80
 8000ada:	2400      	movs	r4, #0
 8000adc:	20ff      	movs	r0, #255	@ 0xff
 8000ade:	03d2      	lsls	r2, r2, #15
 8000ae0:	e69d      	b.n	800081e <__aeabi_fadd+0xfe>
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	e666      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	08d7      	lsrs	r7, r2, #3
 8000aea:	e663      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000aec:	2001      	movs	r0, #1
 8000aee:	0172      	lsls	r2, r6, #5
 8000af0:	d500      	bpl.n	8000af4 <__aeabi_fadd+0x3d4>
 8000af2:	e6e7      	b.n	80008c4 <__aeabi_fadd+0x1a4>
 8000af4:	0031      	movs	r1, r6
 8000af6:	2300      	movs	r3, #0
 8000af8:	08cf      	lsrs	r7, r1, #3
 8000afa:	e65b      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000afc:	2301      	movs	r3, #1
 8000afe:	08c7      	lsrs	r7, r0, #3
 8000b00:	e658      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000b02:	46c0      	nop			@ (mov r8, r8)

08000b04 <__aeabi_fdiv>:
 8000b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b06:	4646      	mov	r6, r8
 8000b08:	464f      	mov	r7, r9
 8000b0a:	46d6      	mov	lr, sl
 8000b0c:	0245      	lsls	r5, r0, #9
 8000b0e:	b5c0      	push	{r6, r7, lr}
 8000b10:	0fc3      	lsrs	r3, r0, #31
 8000b12:	0047      	lsls	r7, r0, #1
 8000b14:	4698      	mov	r8, r3
 8000b16:	1c0e      	adds	r6, r1, #0
 8000b18:	0a6d      	lsrs	r5, r5, #9
 8000b1a:	0e3f      	lsrs	r7, r7, #24
 8000b1c:	d05b      	beq.n	8000bd6 <__aeabi_fdiv+0xd2>
 8000b1e:	2fff      	cmp	r7, #255	@ 0xff
 8000b20:	d021      	beq.n	8000b66 <__aeabi_fdiv+0x62>
 8000b22:	2380      	movs	r3, #128	@ 0x80
 8000b24:	00ed      	lsls	r5, r5, #3
 8000b26:	04db      	lsls	r3, r3, #19
 8000b28:	431d      	orrs	r5, r3
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	4699      	mov	r9, r3
 8000b2e:	469a      	mov	sl, r3
 8000b30:	3f7f      	subs	r7, #127	@ 0x7f
 8000b32:	0274      	lsls	r4, r6, #9
 8000b34:	0073      	lsls	r3, r6, #1
 8000b36:	0a64      	lsrs	r4, r4, #9
 8000b38:	0e1b      	lsrs	r3, r3, #24
 8000b3a:	0ff6      	lsrs	r6, r6, #31
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d020      	beq.n	8000b82 <__aeabi_fdiv+0x7e>
 8000b40:	2bff      	cmp	r3, #255	@ 0xff
 8000b42:	d043      	beq.n	8000bcc <__aeabi_fdiv+0xc8>
 8000b44:	2280      	movs	r2, #128	@ 0x80
 8000b46:	2000      	movs	r0, #0
 8000b48:	00e4      	lsls	r4, r4, #3
 8000b4a:	04d2      	lsls	r2, r2, #19
 8000b4c:	4314      	orrs	r4, r2
 8000b4e:	3b7f      	subs	r3, #127	@ 0x7f
 8000b50:	4642      	mov	r2, r8
 8000b52:	1aff      	subs	r7, r7, r3
 8000b54:	464b      	mov	r3, r9
 8000b56:	4072      	eors	r2, r6
 8000b58:	2b0f      	cmp	r3, #15
 8000b5a:	d900      	bls.n	8000b5e <__aeabi_fdiv+0x5a>
 8000b5c:	e09d      	b.n	8000c9a <__aeabi_fdiv+0x196>
 8000b5e:	4971      	ldr	r1, [pc, #452]	@ (8000d24 <__aeabi_fdiv+0x220>)
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	58cb      	ldr	r3, [r1, r3]
 8000b64:	469f      	mov	pc, r3
 8000b66:	2d00      	cmp	r5, #0
 8000b68:	d15a      	bne.n	8000c20 <__aeabi_fdiv+0x11c>
 8000b6a:	2308      	movs	r3, #8
 8000b6c:	4699      	mov	r9, r3
 8000b6e:	3b06      	subs	r3, #6
 8000b70:	0274      	lsls	r4, r6, #9
 8000b72:	469a      	mov	sl, r3
 8000b74:	0073      	lsls	r3, r6, #1
 8000b76:	27ff      	movs	r7, #255	@ 0xff
 8000b78:	0a64      	lsrs	r4, r4, #9
 8000b7a:	0e1b      	lsrs	r3, r3, #24
 8000b7c:	0ff6      	lsrs	r6, r6, #31
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d1de      	bne.n	8000b40 <__aeabi_fdiv+0x3c>
 8000b82:	2c00      	cmp	r4, #0
 8000b84:	d13b      	bne.n	8000bfe <__aeabi_fdiv+0xfa>
 8000b86:	2301      	movs	r3, #1
 8000b88:	4642      	mov	r2, r8
 8000b8a:	4649      	mov	r1, r9
 8000b8c:	4072      	eors	r2, r6
 8000b8e:	4319      	orrs	r1, r3
 8000b90:	290e      	cmp	r1, #14
 8000b92:	d818      	bhi.n	8000bc6 <__aeabi_fdiv+0xc2>
 8000b94:	4864      	ldr	r0, [pc, #400]	@ (8000d28 <__aeabi_fdiv+0x224>)
 8000b96:	0089      	lsls	r1, r1, #2
 8000b98:	5841      	ldr	r1, [r0, r1]
 8000b9a:	468f      	mov	pc, r1
 8000b9c:	4653      	mov	r3, sl
 8000b9e:	2b02      	cmp	r3, #2
 8000ba0:	d100      	bne.n	8000ba4 <__aeabi_fdiv+0xa0>
 8000ba2:	e0b8      	b.n	8000d16 <__aeabi_fdiv+0x212>
 8000ba4:	2b03      	cmp	r3, #3
 8000ba6:	d06e      	beq.n	8000c86 <__aeabi_fdiv+0x182>
 8000ba8:	4642      	mov	r2, r8
 8000baa:	002c      	movs	r4, r5
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d140      	bne.n	8000c32 <__aeabi_fdiv+0x12e>
 8000bb0:	2000      	movs	r0, #0
 8000bb2:	2400      	movs	r4, #0
 8000bb4:	05c0      	lsls	r0, r0, #23
 8000bb6:	4320      	orrs	r0, r4
 8000bb8:	07d2      	lsls	r2, r2, #31
 8000bba:	4310      	orrs	r0, r2
 8000bbc:	bce0      	pop	{r5, r6, r7}
 8000bbe:	46ba      	mov	sl, r7
 8000bc0:	46b1      	mov	r9, r6
 8000bc2:	46a8      	mov	r8, r5
 8000bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bc6:	20ff      	movs	r0, #255	@ 0xff
 8000bc8:	2400      	movs	r4, #0
 8000bca:	e7f3      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000bcc:	2c00      	cmp	r4, #0
 8000bce:	d120      	bne.n	8000c12 <__aeabi_fdiv+0x10e>
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	3fff      	subs	r7, #255	@ 0xff
 8000bd4:	e7d8      	b.n	8000b88 <__aeabi_fdiv+0x84>
 8000bd6:	2d00      	cmp	r5, #0
 8000bd8:	d105      	bne.n	8000be6 <__aeabi_fdiv+0xe2>
 8000bda:	2304      	movs	r3, #4
 8000bdc:	4699      	mov	r9, r3
 8000bde:	3b03      	subs	r3, #3
 8000be0:	2700      	movs	r7, #0
 8000be2:	469a      	mov	sl, r3
 8000be4:	e7a5      	b.n	8000b32 <__aeabi_fdiv+0x2e>
 8000be6:	0028      	movs	r0, r5
 8000be8:	f002 fd84 	bl	80036f4 <__clzsi2>
 8000bec:	2776      	movs	r7, #118	@ 0x76
 8000bee:	1f43      	subs	r3, r0, #5
 8000bf0:	409d      	lsls	r5, r3
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	427f      	negs	r7, r7
 8000bf6:	4699      	mov	r9, r3
 8000bf8:	469a      	mov	sl, r3
 8000bfa:	1a3f      	subs	r7, r7, r0
 8000bfc:	e799      	b.n	8000b32 <__aeabi_fdiv+0x2e>
 8000bfe:	0020      	movs	r0, r4
 8000c00:	f002 fd78 	bl	80036f4 <__clzsi2>
 8000c04:	1f43      	subs	r3, r0, #5
 8000c06:	409c      	lsls	r4, r3
 8000c08:	2376      	movs	r3, #118	@ 0x76
 8000c0a:	425b      	negs	r3, r3
 8000c0c:	1a1b      	subs	r3, r3, r0
 8000c0e:	2000      	movs	r0, #0
 8000c10:	e79e      	b.n	8000b50 <__aeabi_fdiv+0x4c>
 8000c12:	2303      	movs	r3, #3
 8000c14:	464a      	mov	r2, r9
 8000c16:	431a      	orrs	r2, r3
 8000c18:	4691      	mov	r9, r2
 8000c1a:	2003      	movs	r0, #3
 8000c1c:	33fc      	adds	r3, #252	@ 0xfc
 8000c1e:	e797      	b.n	8000b50 <__aeabi_fdiv+0x4c>
 8000c20:	230c      	movs	r3, #12
 8000c22:	4699      	mov	r9, r3
 8000c24:	3b09      	subs	r3, #9
 8000c26:	27ff      	movs	r7, #255	@ 0xff
 8000c28:	469a      	mov	sl, r3
 8000c2a:	e782      	b.n	8000b32 <__aeabi_fdiv+0x2e>
 8000c2c:	2803      	cmp	r0, #3
 8000c2e:	d02c      	beq.n	8000c8a <__aeabi_fdiv+0x186>
 8000c30:	0032      	movs	r2, r6
 8000c32:	0038      	movs	r0, r7
 8000c34:	307f      	adds	r0, #127	@ 0x7f
 8000c36:	2800      	cmp	r0, #0
 8000c38:	dd47      	ble.n	8000cca <__aeabi_fdiv+0x1c6>
 8000c3a:	0763      	lsls	r3, r4, #29
 8000c3c:	d004      	beq.n	8000c48 <__aeabi_fdiv+0x144>
 8000c3e:	230f      	movs	r3, #15
 8000c40:	4023      	ands	r3, r4
 8000c42:	2b04      	cmp	r3, #4
 8000c44:	d000      	beq.n	8000c48 <__aeabi_fdiv+0x144>
 8000c46:	3404      	adds	r4, #4
 8000c48:	0123      	lsls	r3, r4, #4
 8000c4a:	d503      	bpl.n	8000c54 <__aeabi_fdiv+0x150>
 8000c4c:	0038      	movs	r0, r7
 8000c4e:	4b37      	ldr	r3, [pc, #220]	@ (8000d2c <__aeabi_fdiv+0x228>)
 8000c50:	3080      	adds	r0, #128	@ 0x80
 8000c52:	401c      	ands	r4, r3
 8000c54:	28fe      	cmp	r0, #254	@ 0xfe
 8000c56:	dcb6      	bgt.n	8000bc6 <__aeabi_fdiv+0xc2>
 8000c58:	01a4      	lsls	r4, r4, #6
 8000c5a:	0a64      	lsrs	r4, r4, #9
 8000c5c:	b2c0      	uxtb	r0, r0
 8000c5e:	e7a9      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000c60:	2480      	movs	r4, #128	@ 0x80
 8000c62:	2200      	movs	r2, #0
 8000c64:	20ff      	movs	r0, #255	@ 0xff
 8000c66:	03e4      	lsls	r4, r4, #15
 8000c68:	e7a4      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000c6a:	2380      	movs	r3, #128	@ 0x80
 8000c6c:	03db      	lsls	r3, r3, #15
 8000c6e:	421d      	tst	r5, r3
 8000c70:	d001      	beq.n	8000c76 <__aeabi_fdiv+0x172>
 8000c72:	421c      	tst	r4, r3
 8000c74:	d00b      	beq.n	8000c8e <__aeabi_fdiv+0x18a>
 8000c76:	2480      	movs	r4, #128	@ 0x80
 8000c78:	03e4      	lsls	r4, r4, #15
 8000c7a:	432c      	orrs	r4, r5
 8000c7c:	0264      	lsls	r4, r4, #9
 8000c7e:	4642      	mov	r2, r8
 8000c80:	20ff      	movs	r0, #255	@ 0xff
 8000c82:	0a64      	lsrs	r4, r4, #9
 8000c84:	e796      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000c86:	4646      	mov	r6, r8
 8000c88:	002c      	movs	r4, r5
 8000c8a:	2380      	movs	r3, #128	@ 0x80
 8000c8c:	03db      	lsls	r3, r3, #15
 8000c8e:	431c      	orrs	r4, r3
 8000c90:	0264      	lsls	r4, r4, #9
 8000c92:	0032      	movs	r2, r6
 8000c94:	20ff      	movs	r0, #255	@ 0xff
 8000c96:	0a64      	lsrs	r4, r4, #9
 8000c98:	e78c      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000c9a:	016d      	lsls	r5, r5, #5
 8000c9c:	0160      	lsls	r0, r4, #5
 8000c9e:	4285      	cmp	r5, r0
 8000ca0:	d22d      	bcs.n	8000cfe <__aeabi_fdiv+0x1fa>
 8000ca2:	231b      	movs	r3, #27
 8000ca4:	2400      	movs	r4, #0
 8000ca6:	3f01      	subs	r7, #1
 8000ca8:	2601      	movs	r6, #1
 8000caa:	0029      	movs	r1, r5
 8000cac:	0064      	lsls	r4, r4, #1
 8000cae:	006d      	lsls	r5, r5, #1
 8000cb0:	2900      	cmp	r1, #0
 8000cb2:	db01      	blt.n	8000cb8 <__aeabi_fdiv+0x1b4>
 8000cb4:	4285      	cmp	r5, r0
 8000cb6:	d301      	bcc.n	8000cbc <__aeabi_fdiv+0x1b8>
 8000cb8:	1a2d      	subs	r5, r5, r0
 8000cba:	4334      	orrs	r4, r6
 8000cbc:	3b01      	subs	r3, #1
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d1f3      	bne.n	8000caa <__aeabi_fdiv+0x1a6>
 8000cc2:	1e6b      	subs	r3, r5, #1
 8000cc4:	419d      	sbcs	r5, r3
 8000cc6:	432c      	orrs	r4, r5
 8000cc8:	e7b3      	b.n	8000c32 <__aeabi_fdiv+0x12e>
 8000cca:	2301      	movs	r3, #1
 8000ccc:	1a1b      	subs	r3, r3, r0
 8000cce:	2b1b      	cmp	r3, #27
 8000cd0:	dd00      	ble.n	8000cd4 <__aeabi_fdiv+0x1d0>
 8000cd2:	e76d      	b.n	8000bb0 <__aeabi_fdiv+0xac>
 8000cd4:	0021      	movs	r1, r4
 8000cd6:	379e      	adds	r7, #158	@ 0x9e
 8000cd8:	40d9      	lsrs	r1, r3
 8000cda:	40bc      	lsls	r4, r7
 8000cdc:	000b      	movs	r3, r1
 8000cde:	1e61      	subs	r1, r4, #1
 8000ce0:	418c      	sbcs	r4, r1
 8000ce2:	4323      	orrs	r3, r4
 8000ce4:	0759      	lsls	r1, r3, #29
 8000ce6:	d004      	beq.n	8000cf2 <__aeabi_fdiv+0x1ee>
 8000ce8:	210f      	movs	r1, #15
 8000cea:	4019      	ands	r1, r3
 8000cec:	2904      	cmp	r1, #4
 8000cee:	d000      	beq.n	8000cf2 <__aeabi_fdiv+0x1ee>
 8000cf0:	3304      	adds	r3, #4
 8000cf2:	0159      	lsls	r1, r3, #5
 8000cf4:	d413      	bmi.n	8000d1e <__aeabi_fdiv+0x21a>
 8000cf6:	019b      	lsls	r3, r3, #6
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	0a5c      	lsrs	r4, r3, #9
 8000cfc:	e75a      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000cfe:	231a      	movs	r3, #26
 8000d00:	2401      	movs	r4, #1
 8000d02:	1a2d      	subs	r5, r5, r0
 8000d04:	e7d0      	b.n	8000ca8 <__aeabi_fdiv+0x1a4>
 8000d06:	1e98      	subs	r0, r3, #2
 8000d08:	4243      	negs	r3, r0
 8000d0a:	4158      	adcs	r0, r3
 8000d0c:	4240      	negs	r0, r0
 8000d0e:	0032      	movs	r2, r6
 8000d10:	2400      	movs	r4, #0
 8000d12:	b2c0      	uxtb	r0, r0
 8000d14:	e74e      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000d16:	4642      	mov	r2, r8
 8000d18:	20ff      	movs	r0, #255	@ 0xff
 8000d1a:	2400      	movs	r4, #0
 8000d1c:	e74a      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000d1e:	2001      	movs	r0, #1
 8000d20:	2400      	movs	r4, #0
 8000d22:	e747      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000d24:	0800e760 	.word	0x0800e760
 8000d28:	0800e7a0 	.word	0x0800e7a0
 8000d2c:	f7ffffff 	.word	0xf7ffffff

08000d30 <__eqsf2>:
 8000d30:	b570      	push	{r4, r5, r6, lr}
 8000d32:	0042      	lsls	r2, r0, #1
 8000d34:	024e      	lsls	r6, r1, #9
 8000d36:	004c      	lsls	r4, r1, #1
 8000d38:	0245      	lsls	r5, r0, #9
 8000d3a:	0a6d      	lsrs	r5, r5, #9
 8000d3c:	0e12      	lsrs	r2, r2, #24
 8000d3e:	0fc3      	lsrs	r3, r0, #31
 8000d40:	0a76      	lsrs	r6, r6, #9
 8000d42:	0e24      	lsrs	r4, r4, #24
 8000d44:	0fc9      	lsrs	r1, r1, #31
 8000d46:	2aff      	cmp	r2, #255	@ 0xff
 8000d48:	d010      	beq.n	8000d6c <__eqsf2+0x3c>
 8000d4a:	2cff      	cmp	r4, #255	@ 0xff
 8000d4c:	d00c      	beq.n	8000d68 <__eqsf2+0x38>
 8000d4e:	2001      	movs	r0, #1
 8000d50:	42a2      	cmp	r2, r4
 8000d52:	d10a      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d54:	42b5      	cmp	r5, r6
 8000d56:	d108      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d00f      	beq.n	8000d7c <__eqsf2+0x4c>
 8000d5c:	2a00      	cmp	r2, #0
 8000d5e:	d104      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d60:	0028      	movs	r0, r5
 8000d62:	1e43      	subs	r3, r0, #1
 8000d64:	4198      	sbcs	r0, r3
 8000d66:	e000      	b.n	8000d6a <__eqsf2+0x3a>
 8000d68:	2001      	movs	r0, #1
 8000d6a:	bd70      	pop	{r4, r5, r6, pc}
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	2cff      	cmp	r4, #255	@ 0xff
 8000d70:	d1fb      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d72:	4335      	orrs	r5, r6
 8000d74:	d1f9      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d76:	404b      	eors	r3, r1
 8000d78:	0018      	movs	r0, r3
 8000d7a:	e7f6      	b.n	8000d6a <__eqsf2+0x3a>
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	e7f4      	b.n	8000d6a <__eqsf2+0x3a>

08000d80 <__gesf2>:
 8000d80:	b530      	push	{r4, r5, lr}
 8000d82:	0042      	lsls	r2, r0, #1
 8000d84:	0244      	lsls	r4, r0, #9
 8000d86:	024d      	lsls	r5, r1, #9
 8000d88:	0fc3      	lsrs	r3, r0, #31
 8000d8a:	0048      	lsls	r0, r1, #1
 8000d8c:	0a64      	lsrs	r4, r4, #9
 8000d8e:	0e12      	lsrs	r2, r2, #24
 8000d90:	0a6d      	lsrs	r5, r5, #9
 8000d92:	0e00      	lsrs	r0, r0, #24
 8000d94:	0fc9      	lsrs	r1, r1, #31
 8000d96:	2aff      	cmp	r2, #255	@ 0xff
 8000d98:	d018      	beq.n	8000dcc <__gesf2+0x4c>
 8000d9a:	28ff      	cmp	r0, #255	@ 0xff
 8000d9c:	d00a      	beq.n	8000db4 <__gesf2+0x34>
 8000d9e:	2a00      	cmp	r2, #0
 8000da0:	d11e      	bne.n	8000de0 <__gesf2+0x60>
 8000da2:	2800      	cmp	r0, #0
 8000da4:	d10a      	bne.n	8000dbc <__gesf2+0x3c>
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d029      	beq.n	8000dfe <__gesf2+0x7e>
 8000daa:	2c00      	cmp	r4, #0
 8000dac:	d12d      	bne.n	8000e0a <__gesf2+0x8a>
 8000dae:	0048      	lsls	r0, r1, #1
 8000db0:	3801      	subs	r0, #1
 8000db2:	bd30      	pop	{r4, r5, pc}
 8000db4:	2d00      	cmp	r5, #0
 8000db6:	d125      	bne.n	8000e04 <__gesf2+0x84>
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	d101      	bne.n	8000dc0 <__gesf2+0x40>
 8000dbc:	2c00      	cmp	r4, #0
 8000dbe:	d0f6      	beq.n	8000dae <__gesf2+0x2e>
 8000dc0:	428b      	cmp	r3, r1
 8000dc2:	d019      	beq.n	8000df8 <__gesf2+0x78>
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	425b      	negs	r3, r3
 8000dc8:	4318      	orrs	r0, r3
 8000dca:	e7f2      	b.n	8000db2 <__gesf2+0x32>
 8000dcc:	2c00      	cmp	r4, #0
 8000dce:	d119      	bne.n	8000e04 <__gesf2+0x84>
 8000dd0:	28ff      	cmp	r0, #255	@ 0xff
 8000dd2:	d1f7      	bne.n	8000dc4 <__gesf2+0x44>
 8000dd4:	2d00      	cmp	r5, #0
 8000dd6:	d115      	bne.n	8000e04 <__gesf2+0x84>
 8000dd8:	2000      	movs	r0, #0
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d1f2      	bne.n	8000dc4 <__gesf2+0x44>
 8000dde:	e7e8      	b.n	8000db2 <__gesf2+0x32>
 8000de0:	2800      	cmp	r0, #0
 8000de2:	d0ef      	beq.n	8000dc4 <__gesf2+0x44>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d1ed      	bne.n	8000dc4 <__gesf2+0x44>
 8000de8:	4282      	cmp	r2, r0
 8000dea:	dceb      	bgt.n	8000dc4 <__gesf2+0x44>
 8000dec:	db04      	blt.n	8000df8 <__gesf2+0x78>
 8000dee:	42ac      	cmp	r4, r5
 8000df0:	d8e8      	bhi.n	8000dc4 <__gesf2+0x44>
 8000df2:	2000      	movs	r0, #0
 8000df4:	42ac      	cmp	r4, r5
 8000df6:	d2dc      	bcs.n	8000db2 <__gesf2+0x32>
 8000df8:	0058      	lsls	r0, r3, #1
 8000dfa:	3801      	subs	r0, #1
 8000dfc:	e7d9      	b.n	8000db2 <__gesf2+0x32>
 8000dfe:	2c00      	cmp	r4, #0
 8000e00:	d0d7      	beq.n	8000db2 <__gesf2+0x32>
 8000e02:	e7df      	b.n	8000dc4 <__gesf2+0x44>
 8000e04:	2002      	movs	r0, #2
 8000e06:	4240      	negs	r0, r0
 8000e08:	e7d3      	b.n	8000db2 <__gesf2+0x32>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d1da      	bne.n	8000dc4 <__gesf2+0x44>
 8000e0e:	e7ee      	b.n	8000dee <__gesf2+0x6e>

08000e10 <__lesf2>:
 8000e10:	b530      	push	{r4, r5, lr}
 8000e12:	0042      	lsls	r2, r0, #1
 8000e14:	0244      	lsls	r4, r0, #9
 8000e16:	024d      	lsls	r5, r1, #9
 8000e18:	0fc3      	lsrs	r3, r0, #31
 8000e1a:	0048      	lsls	r0, r1, #1
 8000e1c:	0a64      	lsrs	r4, r4, #9
 8000e1e:	0e12      	lsrs	r2, r2, #24
 8000e20:	0a6d      	lsrs	r5, r5, #9
 8000e22:	0e00      	lsrs	r0, r0, #24
 8000e24:	0fc9      	lsrs	r1, r1, #31
 8000e26:	2aff      	cmp	r2, #255	@ 0xff
 8000e28:	d017      	beq.n	8000e5a <__lesf2+0x4a>
 8000e2a:	28ff      	cmp	r0, #255	@ 0xff
 8000e2c:	d00a      	beq.n	8000e44 <__lesf2+0x34>
 8000e2e:	2a00      	cmp	r2, #0
 8000e30:	d11b      	bne.n	8000e6a <__lesf2+0x5a>
 8000e32:	2800      	cmp	r0, #0
 8000e34:	d10a      	bne.n	8000e4c <__lesf2+0x3c>
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d01d      	beq.n	8000e76 <__lesf2+0x66>
 8000e3a:	2c00      	cmp	r4, #0
 8000e3c:	d12d      	bne.n	8000e9a <__lesf2+0x8a>
 8000e3e:	0048      	lsls	r0, r1, #1
 8000e40:	3801      	subs	r0, #1
 8000e42:	e011      	b.n	8000e68 <__lesf2+0x58>
 8000e44:	2d00      	cmp	r5, #0
 8000e46:	d10e      	bne.n	8000e66 <__lesf2+0x56>
 8000e48:	2a00      	cmp	r2, #0
 8000e4a:	d101      	bne.n	8000e50 <__lesf2+0x40>
 8000e4c:	2c00      	cmp	r4, #0
 8000e4e:	d0f6      	beq.n	8000e3e <__lesf2+0x2e>
 8000e50:	428b      	cmp	r3, r1
 8000e52:	d10c      	bne.n	8000e6e <__lesf2+0x5e>
 8000e54:	0058      	lsls	r0, r3, #1
 8000e56:	3801      	subs	r0, #1
 8000e58:	e006      	b.n	8000e68 <__lesf2+0x58>
 8000e5a:	2c00      	cmp	r4, #0
 8000e5c:	d103      	bne.n	8000e66 <__lesf2+0x56>
 8000e5e:	28ff      	cmp	r0, #255	@ 0xff
 8000e60:	d105      	bne.n	8000e6e <__lesf2+0x5e>
 8000e62:	2d00      	cmp	r5, #0
 8000e64:	d015      	beq.n	8000e92 <__lesf2+0x82>
 8000e66:	2002      	movs	r0, #2
 8000e68:	bd30      	pop	{r4, r5, pc}
 8000e6a:	2800      	cmp	r0, #0
 8000e6c:	d106      	bne.n	8000e7c <__lesf2+0x6c>
 8000e6e:	2001      	movs	r0, #1
 8000e70:	425b      	negs	r3, r3
 8000e72:	4318      	orrs	r0, r3
 8000e74:	e7f8      	b.n	8000e68 <__lesf2+0x58>
 8000e76:	2c00      	cmp	r4, #0
 8000e78:	d0f6      	beq.n	8000e68 <__lesf2+0x58>
 8000e7a:	e7f8      	b.n	8000e6e <__lesf2+0x5e>
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d1f6      	bne.n	8000e6e <__lesf2+0x5e>
 8000e80:	4282      	cmp	r2, r0
 8000e82:	dcf4      	bgt.n	8000e6e <__lesf2+0x5e>
 8000e84:	dbe6      	blt.n	8000e54 <__lesf2+0x44>
 8000e86:	42ac      	cmp	r4, r5
 8000e88:	d8f1      	bhi.n	8000e6e <__lesf2+0x5e>
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	42ac      	cmp	r4, r5
 8000e8e:	d2eb      	bcs.n	8000e68 <__lesf2+0x58>
 8000e90:	e7e0      	b.n	8000e54 <__lesf2+0x44>
 8000e92:	2000      	movs	r0, #0
 8000e94:	428b      	cmp	r3, r1
 8000e96:	d1ea      	bne.n	8000e6e <__lesf2+0x5e>
 8000e98:	e7e6      	b.n	8000e68 <__lesf2+0x58>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d1e7      	bne.n	8000e6e <__lesf2+0x5e>
 8000e9e:	e7f2      	b.n	8000e86 <__lesf2+0x76>

08000ea0 <__aeabi_fmul>:
 8000ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ea2:	464f      	mov	r7, r9
 8000ea4:	4646      	mov	r6, r8
 8000ea6:	46d6      	mov	lr, sl
 8000ea8:	0044      	lsls	r4, r0, #1
 8000eaa:	b5c0      	push	{r6, r7, lr}
 8000eac:	0246      	lsls	r6, r0, #9
 8000eae:	1c0f      	adds	r7, r1, #0
 8000eb0:	0a76      	lsrs	r6, r6, #9
 8000eb2:	0e24      	lsrs	r4, r4, #24
 8000eb4:	0fc5      	lsrs	r5, r0, #31
 8000eb6:	2c00      	cmp	r4, #0
 8000eb8:	d100      	bne.n	8000ebc <__aeabi_fmul+0x1c>
 8000eba:	e0da      	b.n	8001072 <__aeabi_fmul+0x1d2>
 8000ebc:	2cff      	cmp	r4, #255	@ 0xff
 8000ebe:	d074      	beq.n	8000faa <__aeabi_fmul+0x10a>
 8000ec0:	2380      	movs	r3, #128	@ 0x80
 8000ec2:	00f6      	lsls	r6, r6, #3
 8000ec4:	04db      	lsls	r3, r3, #19
 8000ec6:	431e      	orrs	r6, r3
 8000ec8:	2300      	movs	r3, #0
 8000eca:	4699      	mov	r9, r3
 8000ecc:	469a      	mov	sl, r3
 8000ece:	3c7f      	subs	r4, #127	@ 0x7f
 8000ed0:	027b      	lsls	r3, r7, #9
 8000ed2:	0a5b      	lsrs	r3, r3, #9
 8000ed4:	4698      	mov	r8, r3
 8000ed6:	007b      	lsls	r3, r7, #1
 8000ed8:	0e1b      	lsrs	r3, r3, #24
 8000eda:	0fff      	lsrs	r7, r7, #31
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d074      	beq.n	8000fca <__aeabi_fmul+0x12a>
 8000ee0:	2bff      	cmp	r3, #255	@ 0xff
 8000ee2:	d100      	bne.n	8000ee6 <__aeabi_fmul+0x46>
 8000ee4:	e08e      	b.n	8001004 <__aeabi_fmul+0x164>
 8000ee6:	4642      	mov	r2, r8
 8000ee8:	2180      	movs	r1, #128	@ 0x80
 8000eea:	00d2      	lsls	r2, r2, #3
 8000eec:	04c9      	lsls	r1, r1, #19
 8000eee:	4311      	orrs	r1, r2
 8000ef0:	3b7f      	subs	r3, #127	@ 0x7f
 8000ef2:	002a      	movs	r2, r5
 8000ef4:	18e4      	adds	r4, r4, r3
 8000ef6:	464b      	mov	r3, r9
 8000ef8:	407a      	eors	r2, r7
 8000efa:	4688      	mov	r8, r1
 8000efc:	b2d2      	uxtb	r2, r2
 8000efe:	2b0a      	cmp	r3, #10
 8000f00:	dc75      	bgt.n	8000fee <__aeabi_fmul+0x14e>
 8000f02:	464b      	mov	r3, r9
 8000f04:	2000      	movs	r0, #0
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	dd0f      	ble.n	8000f2a <__aeabi_fmul+0x8a>
 8000f0a:	4649      	mov	r1, r9
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	408b      	lsls	r3, r1
 8000f10:	21a6      	movs	r1, #166	@ 0xa6
 8000f12:	00c9      	lsls	r1, r1, #3
 8000f14:	420b      	tst	r3, r1
 8000f16:	d169      	bne.n	8000fec <__aeabi_fmul+0x14c>
 8000f18:	2190      	movs	r1, #144	@ 0x90
 8000f1a:	0089      	lsls	r1, r1, #2
 8000f1c:	420b      	tst	r3, r1
 8000f1e:	d000      	beq.n	8000f22 <__aeabi_fmul+0x82>
 8000f20:	e100      	b.n	8001124 <__aeabi_fmul+0x284>
 8000f22:	2188      	movs	r1, #136	@ 0x88
 8000f24:	4219      	tst	r1, r3
 8000f26:	d000      	beq.n	8000f2a <__aeabi_fmul+0x8a>
 8000f28:	e0f5      	b.n	8001116 <__aeabi_fmul+0x276>
 8000f2a:	4641      	mov	r1, r8
 8000f2c:	0409      	lsls	r1, r1, #16
 8000f2e:	0c09      	lsrs	r1, r1, #16
 8000f30:	4643      	mov	r3, r8
 8000f32:	0008      	movs	r0, r1
 8000f34:	0c35      	lsrs	r5, r6, #16
 8000f36:	0436      	lsls	r6, r6, #16
 8000f38:	0c1b      	lsrs	r3, r3, #16
 8000f3a:	0c36      	lsrs	r6, r6, #16
 8000f3c:	4370      	muls	r0, r6
 8000f3e:	4369      	muls	r1, r5
 8000f40:	435e      	muls	r6, r3
 8000f42:	435d      	muls	r5, r3
 8000f44:	1876      	adds	r6, r6, r1
 8000f46:	0c03      	lsrs	r3, r0, #16
 8000f48:	199b      	adds	r3, r3, r6
 8000f4a:	4299      	cmp	r1, r3
 8000f4c:	d903      	bls.n	8000f56 <__aeabi_fmul+0xb6>
 8000f4e:	2180      	movs	r1, #128	@ 0x80
 8000f50:	0249      	lsls	r1, r1, #9
 8000f52:	468c      	mov	ip, r1
 8000f54:	4465      	add	r5, ip
 8000f56:	0400      	lsls	r0, r0, #16
 8000f58:	0419      	lsls	r1, r3, #16
 8000f5a:	0c00      	lsrs	r0, r0, #16
 8000f5c:	1809      	adds	r1, r1, r0
 8000f5e:	018e      	lsls	r6, r1, #6
 8000f60:	1e70      	subs	r0, r6, #1
 8000f62:	4186      	sbcs	r6, r0
 8000f64:	0c1b      	lsrs	r3, r3, #16
 8000f66:	0e89      	lsrs	r1, r1, #26
 8000f68:	195b      	adds	r3, r3, r5
 8000f6a:	430e      	orrs	r6, r1
 8000f6c:	019b      	lsls	r3, r3, #6
 8000f6e:	431e      	orrs	r6, r3
 8000f70:	011b      	lsls	r3, r3, #4
 8000f72:	d46c      	bmi.n	800104e <__aeabi_fmul+0x1ae>
 8000f74:	0023      	movs	r3, r4
 8000f76:	337f      	adds	r3, #127	@ 0x7f
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	dc00      	bgt.n	8000f7e <__aeabi_fmul+0xde>
 8000f7c:	e0b1      	b.n	80010e2 <__aeabi_fmul+0x242>
 8000f7e:	0015      	movs	r5, r2
 8000f80:	0771      	lsls	r1, r6, #29
 8000f82:	d00b      	beq.n	8000f9c <__aeabi_fmul+0xfc>
 8000f84:	200f      	movs	r0, #15
 8000f86:	0021      	movs	r1, r4
 8000f88:	4030      	ands	r0, r6
 8000f8a:	2804      	cmp	r0, #4
 8000f8c:	d006      	beq.n	8000f9c <__aeabi_fmul+0xfc>
 8000f8e:	3604      	adds	r6, #4
 8000f90:	0132      	lsls	r2, r6, #4
 8000f92:	d503      	bpl.n	8000f9c <__aeabi_fmul+0xfc>
 8000f94:	4b6e      	ldr	r3, [pc, #440]	@ (8001150 <__aeabi_fmul+0x2b0>)
 8000f96:	401e      	ands	r6, r3
 8000f98:	000b      	movs	r3, r1
 8000f9a:	3380      	adds	r3, #128	@ 0x80
 8000f9c:	2bfe      	cmp	r3, #254	@ 0xfe
 8000f9e:	dd00      	ble.n	8000fa2 <__aeabi_fmul+0x102>
 8000fa0:	e0bd      	b.n	800111e <__aeabi_fmul+0x27e>
 8000fa2:	01b2      	lsls	r2, r6, #6
 8000fa4:	0a52      	lsrs	r2, r2, #9
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	e048      	b.n	800103c <__aeabi_fmul+0x19c>
 8000faa:	2e00      	cmp	r6, #0
 8000fac:	d000      	beq.n	8000fb0 <__aeabi_fmul+0x110>
 8000fae:	e092      	b.n	80010d6 <__aeabi_fmul+0x236>
 8000fb0:	2308      	movs	r3, #8
 8000fb2:	4699      	mov	r9, r3
 8000fb4:	3b06      	subs	r3, #6
 8000fb6:	469a      	mov	sl, r3
 8000fb8:	027b      	lsls	r3, r7, #9
 8000fba:	0a5b      	lsrs	r3, r3, #9
 8000fbc:	4698      	mov	r8, r3
 8000fbe:	007b      	lsls	r3, r7, #1
 8000fc0:	24ff      	movs	r4, #255	@ 0xff
 8000fc2:	0e1b      	lsrs	r3, r3, #24
 8000fc4:	0fff      	lsrs	r7, r7, #31
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d18a      	bne.n	8000ee0 <__aeabi_fmul+0x40>
 8000fca:	4642      	mov	r2, r8
 8000fcc:	2a00      	cmp	r2, #0
 8000fce:	d164      	bne.n	800109a <__aeabi_fmul+0x1fa>
 8000fd0:	4649      	mov	r1, r9
 8000fd2:	3201      	adds	r2, #1
 8000fd4:	4311      	orrs	r1, r2
 8000fd6:	4689      	mov	r9, r1
 8000fd8:	290a      	cmp	r1, #10
 8000fda:	dc08      	bgt.n	8000fee <__aeabi_fmul+0x14e>
 8000fdc:	407d      	eors	r5, r7
 8000fde:	2001      	movs	r0, #1
 8000fe0:	b2ea      	uxtb	r2, r5
 8000fe2:	2902      	cmp	r1, #2
 8000fe4:	dc91      	bgt.n	8000f0a <__aeabi_fmul+0x6a>
 8000fe6:	0015      	movs	r5, r2
 8000fe8:	2200      	movs	r2, #0
 8000fea:	e027      	b.n	800103c <__aeabi_fmul+0x19c>
 8000fec:	0015      	movs	r5, r2
 8000fee:	4653      	mov	r3, sl
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d100      	bne.n	8000ff6 <__aeabi_fmul+0x156>
 8000ff4:	e093      	b.n	800111e <__aeabi_fmul+0x27e>
 8000ff6:	2b03      	cmp	r3, #3
 8000ff8:	d01a      	beq.n	8001030 <__aeabi_fmul+0x190>
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d12c      	bne.n	8001058 <__aeabi_fmul+0x1b8>
 8000ffe:	2300      	movs	r3, #0
 8001000:	2200      	movs	r2, #0
 8001002:	e01b      	b.n	800103c <__aeabi_fmul+0x19c>
 8001004:	4643      	mov	r3, r8
 8001006:	34ff      	adds	r4, #255	@ 0xff
 8001008:	2b00      	cmp	r3, #0
 800100a:	d055      	beq.n	80010b8 <__aeabi_fmul+0x218>
 800100c:	2103      	movs	r1, #3
 800100e:	464b      	mov	r3, r9
 8001010:	430b      	orrs	r3, r1
 8001012:	0019      	movs	r1, r3
 8001014:	2b0a      	cmp	r3, #10
 8001016:	dc00      	bgt.n	800101a <__aeabi_fmul+0x17a>
 8001018:	e092      	b.n	8001140 <__aeabi_fmul+0x2a0>
 800101a:	2b0f      	cmp	r3, #15
 800101c:	d000      	beq.n	8001020 <__aeabi_fmul+0x180>
 800101e:	e08c      	b.n	800113a <__aeabi_fmul+0x29a>
 8001020:	2280      	movs	r2, #128	@ 0x80
 8001022:	03d2      	lsls	r2, r2, #15
 8001024:	4216      	tst	r6, r2
 8001026:	d003      	beq.n	8001030 <__aeabi_fmul+0x190>
 8001028:	4643      	mov	r3, r8
 800102a:	4213      	tst	r3, r2
 800102c:	d100      	bne.n	8001030 <__aeabi_fmul+0x190>
 800102e:	e07d      	b.n	800112c <__aeabi_fmul+0x28c>
 8001030:	2280      	movs	r2, #128	@ 0x80
 8001032:	03d2      	lsls	r2, r2, #15
 8001034:	4332      	orrs	r2, r6
 8001036:	0252      	lsls	r2, r2, #9
 8001038:	0a52      	lsrs	r2, r2, #9
 800103a:	23ff      	movs	r3, #255	@ 0xff
 800103c:	05d8      	lsls	r0, r3, #23
 800103e:	07ed      	lsls	r5, r5, #31
 8001040:	4310      	orrs	r0, r2
 8001042:	4328      	orrs	r0, r5
 8001044:	bce0      	pop	{r5, r6, r7}
 8001046:	46ba      	mov	sl, r7
 8001048:	46b1      	mov	r9, r6
 800104a:	46a8      	mov	r8, r5
 800104c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800104e:	2301      	movs	r3, #1
 8001050:	0015      	movs	r5, r2
 8001052:	0871      	lsrs	r1, r6, #1
 8001054:	401e      	ands	r6, r3
 8001056:	430e      	orrs	r6, r1
 8001058:	0023      	movs	r3, r4
 800105a:	3380      	adds	r3, #128	@ 0x80
 800105c:	1c61      	adds	r1, r4, #1
 800105e:	2b00      	cmp	r3, #0
 8001060:	dd41      	ble.n	80010e6 <__aeabi_fmul+0x246>
 8001062:	0772      	lsls	r2, r6, #29
 8001064:	d094      	beq.n	8000f90 <__aeabi_fmul+0xf0>
 8001066:	220f      	movs	r2, #15
 8001068:	4032      	ands	r2, r6
 800106a:	2a04      	cmp	r2, #4
 800106c:	d000      	beq.n	8001070 <__aeabi_fmul+0x1d0>
 800106e:	e78e      	b.n	8000f8e <__aeabi_fmul+0xee>
 8001070:	e78e      	b.n	8000f90 <__aeabi_fmul+0xf0>
 8001072:	2e00      	cmp	r6, #0
 8001074:	d105      	bne.n	8001082 <__aeabi_fmul+0x1e2>
 8001076:	2304      	movs	r3, #4
 8001078:	4699      	mov	r9, r3
 800107a:	3b03      	subs	r3, #3
 800107c:	2400      	movs	r4, #0
 800107e:	469a      	mov	sl, r3
 8001080:	e726      	b.n	8000ed0 <__aeabi_fmul+0x30>
 8001082:	0030      	movs	r0, r6
 8001084:	f002 fb36 	bl	80036f4 <__clzsi2>
 8001088:	2476      	movs	r4, #118	@ 0x76
 800108a:	1f43      	subs	r3, r0, #5
 800108c:	409e      	lsls	r6, r3
 800108e:	2300      	movs	r3, #0
 8001090:	4264      	negs	r4, r4
 8001092:	4699      	mov	r9, r3
 8001094:	469a      	mov	sl, r3
 8001096:	1a24      	subs	r4, r4, r0
 8001098:	e71a      	b.n	8000ed0 <__aeabi_fmul+0x30>
 800109a:	4640      	mov	r0, r8
 800109c:	f002 fb2a 	bl	80036f4 <__clzsi2>
 80010a0:	464b      	mov	r3, r9
 80010a2:	1a24      	subs	r4, r4, r0
 80010a4:	3c76      	subs	r4, #118	@ 0x76
 80010a6:	2b0a      	cmp	r3, #10
 80010a8:	dca1      	bgt.n	8000fee <__aeabi_fmul+0x14e>
 80010aa:	4643      	mov	r3, r8
 80010ac:	3805      	subs	r0, #5
 80010ae:	4083      	lsls	r3, r0
 80010b0:	407d      	eors	r5, r7
 80010b2:	4698      	mov	r8, r3
 80010b4:	b2ea      	uxtb	r2, r5
 80010b6:	e724      	b.n	8000f02 <__aeabi_fmul+0x62>
 80010b8:	464a      	mov	r2, r9
 80010ba:	3302      	adds	r3, #2
 80010bc:	4313      	orrs	r3, r2
 80010be:	002a      	movs	r2, r5
 80010c0:	407a      	eors	r2, r7
 80010c2:	b2d2      	uxtb	r2, r2
 80010c4:	2b0a      	cmp	r3, #10
 80010c6:	dc92      	bgt.n	8000fee <__aeabi_fmul+0x14e>
 80010c8:	4649      	mov	r1, r9
 80010ca:	0015      	movs	r5, r2
 80010cc:	2900      	cmp	r1, #0
 80010ce:	d026      	beq.n	800111e <__aeabi_fmul+0x27e>
 80010d0:	4699      	mov	r9, r3
 80010d2:	2002      	movs	r0, #2
 80010d4:	e719      	b.n	8000f0a <__aeabi_fmul+0x6a>
 80010d6:	230c      	movs	r3, #12
 80010d8:	4699      	mov	r9, r3
 80010da:	3b09      	subs	r3, #9
 80010dc:	24ff      	movs	r4, #255	@ 0xff
 80010de:	469a      	mov	sl, r3
 80010e0:	e6f6      	b.n	8000ed0 <__aeabi_fmul+0x30>
 80010e2:	0015      	movs	r5, r2
 80010e4:	0021      	movs	r1, r4
 80010e6:	2201      	movs	r2, #1
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	2b1b      	cmp	r3, #27
 80010ec:	dd00      	ble.n	80010f0 <__aeabi_fmul+0x250>
 80010ee:	e786      	b.n	8000ffe <__aeabi_fmul+0x15e>
 80010f0:	319e      	adds	r1, #158	@ 0x9e
 80010f2:	0032      	movs	r2, r6
 80010f4:	408e      	lsls	r6, r1
 80010f6:	40da      	lsrs	r2, r3
 80010f8:	1e73      	subs	r3, r6, #1
 80010fa:	419e      	sbcs	r6, r3
 80010fc:	4332      	orrs	r2, r6
 80010fe:	0753      	lsls	r3, r2, #29
 8001100:	d004      	beq.n	800110c <__aeabi_fmul+0x26c>
 8001102:	230f      	movs	r3, #15
 8001104:	4013      	ands	r3, r2
 8001106:	2b04      	cmp	r3, #4
 8001108:	d000      	beq.n	800110c <__aeabi_fmul+0x26c>
 800110a:	3204      	adds	r2, #4
 800110c:	0153      	lsls	r3, r2, #5
 800110e:	d510      	bpl.n	8001132 <__aeabi_fmul+0x292>
 8001110:	2301      	movs	r3, #1
 8001112:	2200      	movs	r2, #0
 8001114:	e792      	b.n	800103c <__aeabi_fmul+0x19c>
 8001116:	003d      	movs	r5, r7
 8001118:	4646      	mov	r6, r8
 800111a:	4682      	mov	sl, r0
 800111c:	e767      	b.n	8000fee <__aeabi_fmul+0x14e>
 800111e:	23ff      	movs	r3, #255	@ 0xff
 8001120:	2200      	movs	r2, #0
 8001122:	e78b      	b.n	800103c <__aeabi_fmul+0x19c>
 8001124:	2280      	movs	r2, #128	@ 0x80
 8001126:	2500      	movs	r5, #0
 8001128:	03d2      	lsls	r2, r2, #15
 800112a:	e786      	b.n	800103a <__aeabi_fmul+0x19a>
 800112c:	003d      	movs	r5, r7
 800112e:	431a      	orrs	r2, r3
 8001130:	e783      	b.n	800103a <__aeabi_fmul+0x19a>
 8001132:	0192      	lsls	r2, r2, #6
 8001134:	2300      	movs	r3, #0
 8001136:	0a52      	lsrs	r2, r2, #9
 8001138:	e780      	b.n	800103c <__aeabi_fmul+0x19c>
 800113a:	003d      	movs	r5, r7
 800113c:	4646      	mov	r6, r8
 800113e:	e777      	b.n	8001030 <__aeabi_fmul+0x190>
 8001140:	002a      	movs	r2, r5
 8001142:	2301      	movs	r3, #1
 8001144:	407a      	eors	r2, r7
 8001146:	408b      	lsls	r3, r1
 8001148:	2003      	movs	r0, #3
 800114a:	b2d2      	uxtb	r2, r2
 800114c:	e6e9      	b.n	8000f22 <__aeabi_fmul+0x82>
 800114e:	46c0      	nop			@ (mov r8, r8)
 8001150:	f7ffffff 	.word	0xf7ffffff

08001154 <__aeabi_fsub>:
 8001154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001156:	4647      	mov	r7, r8
 8001158:	46ce      	mov	lr, r9
 800115a:	0243      	lsls	r3, r0, #9
 800115c:	b580      	push	{r7, lr}
 800115e:	0a5f      	lsrs	r7, r3, #9
 8001160:	099b      	lsrs	r3, r3, #6
 8001162:	0045      	lsls	r5, r0, #1
 8001164:	004a      	lsls	r2, r1, #1
 8001166:	469c      	mov	ip, r3
 8001168:	024b      	lsls	r3, r1, #9
 800116a:	0fc4      	lsrs	r4, r0, #31
 800116c:	0fce      	lsrs	r6, r1, #31
 800116e:	0e2d      	lsrs	r5, r5, #24
 8001170:	0a58      	lsrs	r0, r3, #9
 8001172:	0e12      	lsrs	r2, r2, #24
 8001174:	0999      	lsrs	r1, r3, #6
 8001176:	2aff      	cmp	r2, #255	@ 0xff
 8001178:	d06b      	beq.n	8001252 <__aeabi_fsub+0xfe>
 800117a:	2301      	movs	r3, #1
 800117c:	405e      	eors	r6, r3
 800117e:	1aab      	subs	r3, r5, r2
 8001180:	42b4      	cmp	r4, r6
 8001182:	d04b      	beq.n	800121c <__aeabi_fsub+0xc8>
 8001184:	2b00      	cmp	r3, #0
 8001186:	dc00      	bgt.n	800118a <__aeabi_fsub+0x36>
 8001188:	e0ff      	b.n	800138a <__aeabi_fsub+0x236>
 800118a:	2a00      	cmp	r2, #0
 800118c:	d100      	bne.n	8001190 <__aeabi_fsub+0x3c>
 800118e:	e088      	b.n	80012a2 <__aeabi_fsub+0x14e>
 8001190:	2dff      	cmp	r5, #255	@ 0xff
 8001192:	d100      	bne.n	8001196 <__aeabi_fsub+0x42>
 8001194:	e0ef      	b.n	8001376 <__aeabi_fsub+0x222>
 8001196:	2280      	movs	r2, #128	@ 0x80
 8001198:	04d2      	lsls	r2, r2, #19
 800119a:	4311      	orrs	r1, r2
 800119c:	2001      	movs	r0, #1
 800119e:	2b1b      	cmp	r3, #27
 80011a0:	dc08      	bgt.n	80011b4 <__aeabi_fsub+0x60>
 80011a2:	0008      	movs	r0, r1
 80011a4:	2220      	movs	r2, #32
 80011a6:	40d8      	lsrs	r0, r3
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	4099      	lsls	r1, r3
 80011ac:	000b      	movs	r3, r1
 80011ae:	1e5a      	subs	r2, r3, #1
 80011b0:	4193      	sbcs	r3, r2
 80011b2:	4318      	orrs	r0, r3
 80011b4:	4663      	mov	r3, ip
 80011b6:	1a1b      	subs	r3, r3, r0
 80011b8:	469c      	mov	ip, r3
 80011ba:	4663      	mov	r3, ip
 80011bc:	015b      	lsls	r3, r3, #5
 80011be:	d400      	bmi.n	80011c2 <__aeabi_fsub+0x6e>
 80011c0:	e0cd      	b.n	800135e <__aeabi_fsub+0x20a>
 80011c2:	4663      	mov	r3, ip
 80011c4:	019f      	lsls	r7, r3, #6
 80011c6:	09bf      	lsrs	r7, r7, #6
 80011c8:	0038      	movs	r0, r7
 80011ca:	f002 fa93 	bl	80036f4 <__clzsi2>
 80011ce:	003b      	movs	r3, r7
 80011d0:	3805      	subs	r0, #5
 80011d2:	4083      	lsls	r3, r0
 80011d4:	4285      	cmp	r5, r0
 80011d6:	dc00      	bgt.n	80011da <__aeabi_fsub+0x86>
 80011d8:	e0a2      	b.n	8001320 <__aeabi_fsub+0x1cc>
 80011da:	4ab7      	ldr	r2, [pc, #732]	@ (80014b8 <__aeabi_fsub+0x364>)
 80011dc:	1a2d      	subs	r5, r5, r0
 80011de:	401a      	ands	r2, r3
 80011e0:	4694      	mov	ip, r2
 80011e2:	075a      	lsls	r2, r3, #29
 80011e4:	d100      	bne.n	80011e8 <__aeabi_fsub+0x94>
 80011e6:	e0c3      	b.n	8001370 <__aeabi_fsub+0x21c>
 80011e8:	220f      	movs	r2, #15
 80011ea:	4013      	ands	r3, r2
 80011ec:	2b04      	cmp	r3, #4
 80011ee:	d100      	bne.n	80011f2 <__aeabi_fsub+0x9e>
 80011f0:	e0be      	b.n	8001370 <__aeabi_fsub+0x21c>
 80011f2:	2304      	movs	r3, #4
 80011f4:	4698      	mov	r8, r3
 80011f6:	44c4      	add	ip, r8
 80011f8:	4663      	mov	r3, ip
 80011fa:	015b      	lsls	r3, r3, #5
 80011fc:	d400      	bmi.n	8001200 <__aeabi_fsub+0xac>
 80011fe:	e0b7      	b.n	8001370 <__aeabi_fsub+0x21c>
 8001200:	1c68      	adds	r0, r5, #1
 8001202:	2dfe      	cmp	r5, #254	@ 0xfe
 8001204:	d000      	beq.n	8001208 <__aeabi_fsub+0xb4>
 8001206:	e0a5      	b.n	8001354 <__aeabi_fsub+0x200>
 8001208:	20ff      	movs	r0, #255	@ 0xff
 800120a:	2200      	movs	r2, #0
 800120c:	05c0      	lsls	r0, r0, #23
 800120e:	4310      	orrs	r0, r2
 8001210:	07e4      	lsls	r4, r4, #31
 8001212:	4320      	orrs	r0, r4
 8001214:	bcc0      	pop	{r6, r7}
 8001216:	46b9      	mov	r9, r7
 8001218:	46b0      	mov	r8, r6
 800121a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800121c:	2b00      	cmp	r3, #0
 800121e:	dc00      	bgt.n	8001222 <__aeabi_fsub+0xce>
 8001220:	e1eb      	b.n	80015fa <__aeabi_fsub+0x4a6>
 8001222:	2a00      	cmp	r2, #0
 8001224:	d046      	beq.n	80012b4 <__aeabi_fsub+0x160>
 8001226:	2dff      	cmp	r5, #255	@ 0xff
 8001228:	d100      	bne.n	800122c <__aeabi_fsub+0xd8>
 800122a:	e0a4      	b.n	8001376 <__aeabi_fsub+0x222>
 800122c:	2280      	movs	r2, #128	@ 0x80
 800122e:	04d2      	lsls	r2, r2, #19
 8001230:	4311      	orrs	r1, r2
 8001232:	2b1b      	cmp	r3, #27
 8001234:	dc00      	bgt.n	8001238 <__aeabi_fsub+0xe4>
 8001236:	e0fb      	b.n	8001430 <__aeabi_fsub+0x2dc>
 8001238:	2305      	movs	r3, #5
 800123a:	4698      	mov	r8, r3
 800123c:	002b      	movs	r3, r5
 800123e:	44c4      	add	ip, r8
 8001240:	4662      	mov	r2, ip
 8001242:	08d7      	lsrs	r7, r2, #3
 8001244:	2bff      	cmp	r3, #255	@ 0xff
 8001246:	d100      	bne.n	800124a <__aeabi_fsub+0xf6>
 8001248:	e095      	b.n	8001376 <__aeabi_fsub+0x222>
 800124a:	027a      	lsls	r2, r7, #9
 800124c:	0a52      	lsrs	r2, r2, #9
 800124e:	b2d8      	uxtb	r0, r3
 8001250:	e7dc      	b.n	800120c <__aeabi_fsub+0xb8>
 8001252:	002b      	movs	r3, r5
 8001254:	3bff      	subs	r3, #255	@ 0xff
 8001256:	4699      	mov	r9, r3
 8001258:	2900      	cmp	r1, #0
 800125a:	d118      	bne.n	800128e <__aeabi_fsub+0x13a>
 800125c:	2301      	movs	r3, #1
 800125e:	405e      	eors	r6, r3
 8001260:	42b4      	cmp	r4, r6
 8001262:	d100      	bne.n	8001266 <__aeabi_fsub+0x112>
 8001264:	e0ca      	b.n	80013fc <__aeabi_fsub+0x2a8>
 8001266:	464b      	mov	r3, r9
 8001268:	2b00      	cmp	r3, #0
 800126a:	d02d      	beq.n	80012c8 <__aeabi_fsub+0x174>
 800126c:	2d00      	cmp	r5, #0
 800126e:	d000      	beq.n	8001272 <__aeabi_fsub+0x11e>
 8001270:	e13c      	b.n	80014ec <__aeabi_fsub+0x398>
 8001272:	23ff      	movs	r3, #255	@ 0xff
 8001274:	4664      	mov	r4, ip
 8001276:	2c00      	cmp	r4, #0
 8001278:	d100      	bne.n	800127c <__aeabi_fsub+0x128>
 800127a:	e15f      	b.n	800153c <__aeabi_fsub+0x3e8>
 800127c:	1e5d      	subs	r5, r3, #1
 800127e:	2b01      	cmp	r3, #1
 8001280:	d100      	bne.n	8001284 <__aeabi_fsub+0x130>
 8001282:	e174      	b.n	800156e <__aeabi_fsub+0x41a>
 8001284:	0034      	movs	r4, r6
 8001286:	2bff      	cmp	r3, #255	@ 0xff
 8001288:	d074      	beq.n	8001374 <__aeabi_fsub+0x220>
 800128a:	002b      	movs	r3, r5
 800128c:	e103      	b.n	8001496 <__aeabi_fsub+0x342>
 800128e:	42b4      	cmp	r4, r6
 8001290:	d100      	bne.n	8001294 <__aeabi_fsub+0x140>
 8001292:	e09c      	b.n	80013ce <__aeabi_fsub+0x27a>
 8001294:	2b00      	cmp	r3, #0
 8001296:	d017      	beq.n	80012c8 <__aeabi_fsub+0x174>
 8001298:	2d00      	cmp	r5, #0
 800129a:	d0ea      	beq.n	8001272 <__aeabi_fsub+0x11e>
 800129c:	0007      	movs	r7, r0
 800129e:	0034      	movs	r4, r6
 80012a0:	e06c      	b.n	800137c <__aeabi_fsub+0x228>
 80012a2:	2900      	cmp	r1, #0
 80012a4:	d0cc      	beq.n	8001240 <__aeabi_fsub+0xec>
 80012a6:	1e5a      	subs	r2, r3, #1
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d02b      	beq.n	8001304 <__aeabi_fsub+0x1b0>
 80012ac:	2bff      	cmp	r3, #255	@ 0xff
 80012ae:	d062      	beq.n	8001376 <__aeabi_fsub+0x222>
 80012b0:	0013      	movs	r3, r2
 80012b2:	e773      	b.n	800119c <__aeabi_fsub+0x48>
 80012b4:	2900      	cmp	r1, #0
 80012b6:	d0c3      	beq.n	8001240 <__aeabi_fsub+0xec>
 80012b8:	1e5a      	subs	r2, r3, #1
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d100      	bne.n	80012c0 <__aeabi_fsub+0x16c>
 80012be:	e11e      	b.n	80014fe <__aeabi_fsub+0x3aa>
 80012c0:	2bff      	cmp	r3, #255	@ 0xff
 80012c2:	d058      	beq.n	8001376 <__aeabi_fsub+0x222>
 80012c4:	0013      	movs	r3, r2
 80012c6:	e7b4      	b.n	8001232 <__aeabi_fsub+0xde>
 80012c8:	22fe      	movs	r2, #254	@ 0xfe
 80012ca:	1c6b      	adds	r3, r5, #1
 80012cc:	421a      	tst	r2, r3
 80012ce:	d10d      	bne.n	80012ec <__aeabi_fsub+0x198>
 80012d0:	2d00      	cmp	r5, #0
 80012d2:	d060      	beq.n	8001396 <__aeabi_fsub+0x242>
 80012d4:	4663      	mov	r3, ip
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d000      	beq.n	80012dc <__aeabi_fsub+0x188>
 80012da:	e120      	b.n	800151e <__aeabi_fsub+0x3ca>
 80012dc:	2900      	cmp	r1, #0
 80012de:	d000      	beq.n	80012e2 <__aeabi_fsub+0x18e>
 80012e0:	e128      	b.n	8001534 <__aeabi_fsub+0x3e0>
 80012e2:	2280      	movs	r2, #128	@ 0x80
 80012e4:	2400      	movs	r4, #0
 80012e6:	20ff      	movs	r0, #255	@ 0xff
 80012e8:	03d2      	lsls	r2, r2, #15
 80012ea:	e78f      	b.n	800120c <__aeabi_fsub+0xb8>
 80012ec:	4663      	mov	r3, ip
 80012ee:	1a5f      	subs	r7, r3, r1
 80012f0:	017b      	lsls	r3, r7, #5
 80012f2:	d500      	bpl.n	80012f6 <__aeabi_fsub+0x1a2>
 80012f4:	e0fe      	b.n	80014f4 <__aeabi_fsub+0x3a0>
 80012f6:	2f00      	cmp	r7, #0
 80012f8:	d000      	beq.n	80012fc <__aeabi_fsub+0x1a8>
 80012fa:	e765      	b.n	80011c8 <__aeabi_fsub+0x74>
 80012fc:	2400      	movs	r4, #0
 80012fe:	2000      	movs	r0, #0
 8001300:	2200      	movs	r2, #0
 8001302:	e783      	b.n	800120c <__aeabi_fsub+0xb8>
 8001304:	4663      	mov	r3, ip
 8001306:	1a59      	subs	r1, r3, r1
 8001308:	014b      	lsls	r3, r1, #5
 800130a:	d400      	bmi.n	800130e <__aeabi_fsub+0x1ba>
 800130c:	e119      	b.n	8001542 <__aeabi_fsub+0x3ee>
 800130e:	018f      	lsls	r7, r1, #6
 8001310:	09bf      	lsrs	r7, r7, #6
 8001312:	0038      	movs	r0, r7
 8001314:	f002 f9ee 	bl	80036f4 <__clzsi2>
 8001318:	003b      	movs	r3, r7
 800131a:	3805      	subs	r0, #5
 800131c:	4083      	lsls	r3, r0
 800131e:	2501      	movs	r5, #1
 8001320:	2220      	movs	r2, #32
 8001322:	1b40      	subs	r0, r0, r5
 8001324:	3001      	adds	r0, #1
 8001326:	1a12      	subs	r2, r2, r0
 8001328:	0019      	movs	r1, r3
 800132a:	4093      	lsls	r3, r2
 800132c:	40c1      	lsrs	r1, r0
 800132e:	1e5a      	subs	r2, r3, #1
 8001330:	4193      	sbcs	r3, r2
 8001332:	4319      	orrs	r1, r3
 8001334:	468c      	mov	ip, r1
 8001336:	1e0b      	subs	r3, r1, #0
 8001338:	d0e1      	beq.n	80012fe <__aeabi_fsub+0x1aa>
 800133a:	075b      	lsls	r3, r3, #29
 800133c:	d100      	bne.n	8001340 <__aeabi_fsub+0x1ec>
 800133e:	e152      	b.n	80015e6 <__aeabi_fsub+0x492>
 8001340:	230f      	movs	r3, #15
 8001342:	2500      	movs	r5, #0
 8001344:	400b      	ands	r3, r1
 8001346:	2b04      	cmp	r3, #4
 8001348:	d000      	beq.n	800134c <__aeabi_fsub+0x1f8>
 800134a:	e752      	b.n	80011f2 <__aeabi_fsub+0x9e>
 800134c:	2001      	movs	r0, #1
 800134e:	014a      	lsls	r2, r1, #5
 8001350:	d400      	bmi.n	8001354 <__aeabi_fsub+0x200>
 8001352:	e092      	b.n	800147a <__aeabi_fsub+0x326>
 8001354:	b2c0      	uxtb	r0, r0
 8001356:	4663      	mov	r3, ip
 8001358:	019a      	lsls	r2, r3, #6
 800135a:	0a52      	lsrs	r2, r2, #9
 800135c:	e756      	b.n	800120c <__aeabi_fsub+0xb8>
 800135e:	4663      	mov	r3, ip
 8001360:	075b      	lsls	r3, r3, #29
 8001362:	d005      	beq.n	8001370 <__aeabi_fsub+0x21c>
 8001364:	230f      	movs	r3, #15
 8001366:	4662      	mov	r2, ip
 8001368:	4013      	ands	r3, r2
 800136a:	2b04      	cmp	r3, #4
 800136c:	d000      	beq.n	8001370 <__aeabi_fsub+0x21c>
 800136e:	e740      	b.n	80011f2 <__aeabi_fsub+0x9e>
 8001370:	002b      	movs	r3, r5
 8001372:	e765      	b.n	8001240 <__aeabi_fsub+0xec>
 8001374:	0007      	movs	r7, r0
 8001376:	2f00      	cmp	r7, #0
 8001378:	d100      	bne.n	800137c <__aeabi_fsub+0x228>
 800137a:	e745      	b.n	8001208 <__aeabi_fsub+0xb4>
 800137c:	2280      	movs	r2, #128	@ 0x80
 800137e:	03d2      	lsls	r2, r2, #15
 8001380:	433a      	orrs	r2, r7
 8001382:	0252      	lsls	r2, r2, #9
 8001384:	20ff      	movs	r0, #255	@ 0xff
 8001386:	0a52      	lsrs	r2, r2, #9
 8001388:	e740      	b.n	800120c <__aeabi_fsub+0xb8>
 800138a:	2b00      	cmp	r3, #0
 800138c:	d179      	bne.n	8001482 <__aeabi_fsub+0x32e>
 800138e:	22fe      	movs	r2, #254	@ 0xfe
 8001390:	1c6b      	adds	r3, r5, #1
 8001392:	421a      	tst	r2, r3
 8001394:	d1aa      	bne.n	80012ec <__aeabi_fsub+0x198>
 8001396:	4663      	mov	r3, ip
 8001398:	2b00      	cmp	r3, #0
 800139a:	d100      	bne.n	800139e <__aeabi_fsub+0x24a>
 800139c:	e0f5      	b.n	800158a <__aeabi_fsub+0x436>
 800139e:	2900      	cmp	r1, #0
 80013a0:	d100      	bne.n	80013a4 <__aeabi_fsub+0x250>
 80013a2:	e0d1      	b.n	8001548 <__aeabi_fsub+0x3f4>
 80013a4:	1a5f      	subs	r7, r3, r1
 80013a6:	2380      	movs	r3, #128	@ 0x80
 80013a8:	04db      	lsls	r3, r3, #19
 80013aa:	421f      	tst	r7, r3
 80013ac:	d100      	bne.n	80013b0 <__aeabi_fsub+0x25c>
 80013ae:	e10e      	b.n	80015ce <__aeabi_fsub+0x47a>
 80013b0:	4662      	mov	r2, ip
 80013b2:	2401      	movs	r4, #1
 80013b4:	1a8a      	subs	r2, r1, r2
 80013b6:	4694      	mov	ip, r2
 80013b8:	2000      	movs	r0, #0
 80013ba:	4034      	ands	r4, r6
 80013bc:	2a00      	cmp	r2, #0
 80013be:	d100      	bne.n	80013c2 <__aeabi_fsub+0x26e>
 80013c0:	e724      	b.n	800120c <__aeabi_fsub+0xb8>
 80013c2:	2001      	movs	r0, #1
 80013c4:	421a      	tst	r2, r3
 80013c6:	d1c6      	bne.n	8001356 <__aeabi_fsub+0x202>
 80013c8:	2300      	movs	r3, #0
 80013ca:	08d7      	lsrs	r7, r2, #3
 80013cc:	e73d      	b.n	800124a <__aeabi_fsub+0xf6>
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d017      	beq.n	8001402 <__aeabi_fsub+0x2ae>
 80013d2:	2d00      	cmp	r5, #0
 80013d4:	d000      	beq.n	80013d8 <__aeabi_fsub+0x284>
 80013d6:	e0af      	b.n	8001538 <__aeabi_fsub+0x3e4>
 80013d8:	23ff      	movs	r3, #255	@ 0xff
 80013da:	4665      	mov	r5, ip
 80013dc:	2d00      	cmp	r5, #0
 80013de:	d100      	bne.n	80013e2 <__aeabi_fsub+0x28e>
 80013e0:	e0ad      	b.n	800153e <__aeabi_fsub+0x3ea>
 80013e2:	1e5e      	subs	r6, r3, #1
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d100      	bne.n	80013ea <__aeabi_fsub+0x296>
 80013e8:	e089      	b.n	80014fe <__aeabi_fsub+0x3aa>
 80013ea:	2bff      	cmp	r3, #255	@ 0xff
 80013ec:	d0c2      	beq.n	8001374 <__aeabi_fsub+0x220>
 80013ee:	2e1b      	cmp	r6, #27
 80013f0:	dc00      	bgt.n	80013f4 <__aeabi_fsub+0x2a0>
 80013f2:	e0ab      	b.n	800154c <__aeabi_fsub+0x3f8>
 80013f4:	1d4b      	adds	r3, r1, #5
 80013f6:	469c      	mov	ip, r3
 80013f8:	0013      	movs	r3, r2
 80013fa:	e721      	b.n	8001240 <__aeabi_fsub+0xec>
 80013fc:	464b      	mov	r3, r9
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d170      	bne.n	80014e4 <__aeabi_fsub+0x390>
 8001402:	22fe      	movs	r2, #254	@ 0xfe
 8001404:	1c6b      	adds	r3, r5, #1
 8001406:	421a      	tst	r2, r3
 8001408:	d15e      	bne.n	80014c8 <__aeabi_fsub+0x374>
 800140a:	2d00      	cmp	r5, #0
 800140c:	d000      	beq.n	8001410 <__aeabi_fsub+0x2bc>
 800140e:	e0c3      	b.n	8001598 <__aeabi_fsub+0x444>
 8001410:	4663      	mov	r3, ip
 8001412:	2b00      	cmp	r3, #0
 8001414:	d100      	bne.n	8001418 <__aeabi_fsub+0x2c4>
 8001416:	e0d0      	b.n	80015ba <__aeabi_fsub+0x466>
 8001418:	2900      	cmp	r1, #0
 800141a:	d100      	bne.n	800141e <__aeabi_fsub+0x2ca>
 800141c:	e094      	b.n	8001548 <__aeabi_fsub+0x3f4>
 800141e:	000a      	movs	r2, r1
 8001420:	4462      	add	r2, ip
 8001422:	0153      	lsls	r3, r2, #5
 8001424:	d400      	bmi.n	8001428 <__aeabi_fsub+0x2d4>
 8001426:	e0d8      	b.n	80015da <__aeabi_fsub+0x486>
 8001428:	0192      	lsls	r2, r2, #6
 800142a:	2001      	movs	r0, #1
 800142c:	0a52      	lsrs	r2, r2, #9
 800142e:	e6ed      	b.n	800120c <__aeabi_fsub+0xb8>
 8001430:	0008      	movs	r0, r1
 8001432:	2220      	movs	r2, #32
 8001434:	40d8      	lsrs	r0, r3
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	4099      	lsls	r1, r3
 800143a:	000b      	movs	r3, r1
 800143c:	1e5a      	subs	r2, r3, #1
 800143e:	4193      	sbcs	r3, r2
 8001440:	4303      	orrs	r3, r0
 8001442:	449c      	add	ip, r3
 8001444:	4663      	mov	r3, ip
 8001446:	015b      	lsls	r3, r3, #5
 8001448:	d589      	bpl.n	800135e <__aeabi_fsub+0x20a>
 800144a:	3501      	adds	r5, #1
 800144c:	2dff      	cmp	r5, #255	@ 0xff
 800144e:	d100      	bne.n	8001452 <__aeabi_fsub+0x2fe>
 8001450:	e6da      	b.n	8001208 <__aeabi_fsub+0xb4>
 8001452:	4662      	mov	r2, ip
 8001454:	2301      	movs	r3, #1
 8001456:	4919      	ldr	r1, [pc, #100]	@ (80014bc <__aeabi_fsub+0x368>)
 8001458:	4013      	ands	r3, r2
 800145a:	0852      	lsrs	r2, r2, #1
 800145c:	400a      	ands	r2, r1
 800145e:	431a      	orrs	r2, r3
 8001460:	0013      	movs	r3, r2
 8001462:	4694      	mov	ip, r2
 8001464:	075b      	lsls	r3, r3, #29
 8001466:	d004      	beq.n	8001472 <__aeabi_fsub+0x31e>
 8001468:	230f      	movs	r3, #15
 800146a:	4013      	ands	r3, r2
 800146c:	2b04      	cmp	r3, #4
 800146e:	d000      	beq.n	8001472 <__aeabi_fsub+0x31e>
 8001470:	e6bf      	b.n	80011f2 <__aeabi_fsub+0x9e>
 8001472:	4663      	mov	r3, ip
 8001474:	015b      	lsls	r3, r3, #5
 8001476:	d500      	bpl.n	800147a <__aeabi_fsub+0x326>
 8001478:	e6c2      	b.n	8001200 <__aeabi_fsub+0xac>
 800147a:	4663      	mov	r3, ip
 800147c:	08df      	lsrs	r7, r3, #3
 800147e:	002b      	movs	r3, r5
 8001480:	e6e3      	b.n	800124a <__aeabi_fsub+0xf6>
 8001482:	1b53      	subs	r3, r2, r5
 8001484:	2d00      	cmp	r5, #0
 8001486:	d100      	bne.n	800148a <__aeabi_fsub+0x336>
 8001488:	e6f4      	b.n	8001274 <__aeabi_fsub+0x120>
 800148a:	2080      	movs	r0, #128	@ 0x80
 800148c:	4664      	mov	r4, ip
 800148e:	04c0      	lsls	r0, r0, #19
 8001490:	4304      	orrs	r4, r0
 8001492:	46a4      	mov	ip, r4
 8001494:	0034      	movs	r4, r6
 8001496:	2001      	movs	r0, #1
 8001498:	2b1b      	cmp	r3, #27
 800149a:	dc09      	bgt.n	80014b0 <__aeabi_fsub+0x35c>
 800149c:	2520      	movs	r5, #32
 800149e:	4660      	mov	r0, ip
 80014a0:	40d8      	lsrs	r0, r3
 80014a2:	1aeb      	subs	r3, r5, r3
 80014a4:	4665      	mov	r5, ip
 80014a6:	409d      	lsls	r5, r3
 80014a8:	002b      	movs	r3, r5
 80014aa:	1e5d      	subs	r5, r3, #1
 80014ac:	41ab      	sbcs	r3, r5
 80014ae:	4318      	orrs	r0, r3
 80014b0:	1a0b      	subs	r3, r1, r0
 80014b2:	469c      	mov	ip, r3
 80014b4:	0015      	movs	r5, r2
 80014b6:	e680      	b.n	80011ba <__aeabi_fsub+0x66>
 80014b8:	fbffffff 	.word	0xfbffffff
 80014bc:	7dffffff 	.word	0x7dffffff
 80014c0:	22fe      	movs	r2, #254	@ 0xfe
 80014c2:	1c6b      	adds	r3, r5, #1
 80014c4:	4213      	tst	r3, r2
 80014c6:	d0a3      	beq.n	8001410 <__aeabi_fsub+0x2bc>
 80014c8:	2bff      	cmp	r3, #255	@ 0xff
 80014ca:	d100      	bne.n	80014ce <__aeabi_fsub+0x37a>
 80014cc:	e69c      	b.n	8001208 <__aeabi_fsub+0xb4>
 80014ce:	4461      	add	r1, ip
 80014d0:	0849      	lsrs	r1, r1, #1
 80014d2:	074a      	lsls	r2, r1, #29
 80014d4:	d049      	beq.n	800156a <__aeabi_fsub+0x416>
 80014d6:	220f      	movs	r2, #15
 80014d8:	400a      	ands	r2, r1
 80014da:	2a04      	cmp	r2, #4
 80014dc:	d045      	beq.n	800156a <__aeabi_fsub+0x416>
 80014de:	1d0a      	adds	r2, r1, #4
 80014e0:	4694      	mov	ip, r2
 80014e2:	e6ad      	b.n	8001240 <__aeabi_fsub+0xec>
 80014e4:	2d00      	cmp	r5, #0
 80014e6:	d100      	bne.n	80014ea <__aeabi_fsub+0x396>
 80014e8:	e776      	b.n	80013d8 <__aeabi_fsub+0x284>
 80014ea:	e68d      	b.n	8001208 <__aeabi_fsub+0xb4>
 80014ec:	0034      	movs	r4, r6
 80014ee:	20ff      	movs	r0, #255	@ 0xff
 80014f0:	2200      	movs	r2, #0
 80014f2:	e68b      	b.n	800120c <__aeabi_fsub+0xb8>
 80014f4:	4663      	mov	r3, ip
 80014f6:	2401      	movs	r4, #1
 80014f8:	1acf      	subs	r7, r1, r3
 80014fa:	4034      	ands	r4, r6
 80014fc:	e664      	b.n	80011c8 <__aeabi_fsub+0x74>
 80014fe:	4461      	add	r1, ip
 8001500:	014b      	lsls	r3, r1, #5
 8001502:	d56d      	bpl.n	80015e0 <__aeabi_fsub+0x48c>
 8001504:	0848      	lsrs	r0, r1, #1
 8001506:	4944      	ldr	r1, [pc, #272]	@ (8001618 <__aeabi_fsub+0x4c4>)
 8001508:	4001      	ands	r1, r0
 800150a:	0743      	lsls	r3, r0, #29
 800150c:	d02c      	beq.n	8001568 <__aeabi_fsub+0x414>
 800150e:	230f      	movs	r3, #15
 8001510:	4003      	ands	r3, r0
 8001512:	2b04      	cmp	r3, #4
 8001514:	d028      	beq.n	8001568 <__aeabi_fsub+0x414>
 8001516:	1d0b      	adds	r3, r1, #4
 8001518:	469c      	mov	ip, r3
 800151a:	2302      	movs	r3, #2
 800151c:	e690      	b.n	8001240 <__aeabi_fsub+0xec>
 800151e:	2900      	cmp	r1, #0
 8001520:	d100      	bne.n	8001524 <__aeabi_fsub+0x3d0>
 8001522:	e72b      	b.n	800137c <__aeabi_fsub+0x228>
 8001524:	2380      	movs	r3, #128	@ 0x80
 8001526:	03db      	lsls	r3, r3, #15
 8001528:	429f      	cmp	r7, r3
 800152a:	d200      	bcs.n	800152e <__aeabi_fsub+0x3da>
 800152c:	e726      	b.n	800137c <__aeabi_fsub+0x228>
 800152e:	4298      	cmp	r0, r3
 8001530:	d300      	bcc.n	8001534 <__aeabi_fsub+0x3e0>
 8001532:	e723      	b.n	800137c <__aeabi_fsub+0x228>
 8001534:	2401      	movs	r4, #1
 8001536:	4034      	ands	r4, r6
 8001538:	0007      	movs	r7, r0
 800153a:	e71f      	b.n	800137c <__aeabi_fsub+0x228>
 800153c:	0034      	movs	r4, r6
 800153e:	468c      	mov	ip, r1
 8001540:	e67e      	b.n	8001240 <__aeabi_fsub+0xec>
 8001542:	2301      	movs	r3, #1
 8001544:	08cf      	lsrs	r7, r1, #3
 8001546:	e680      	b.n	800124a <__aeabi_fsub+0xf6>
 8001548:	2300      	movs	r3, #0
 800154a:	e67e      	b.n	800124a <__aeabi_fsub+0xf6>
 800154c:	2020      	movs	r0, #32
 800154e:	4665      	mov	r5, ip
 8001550:	1b80      	subs	r0, r0, r6
 8001552:	4085      	lsls	r5, r0
 8001554:	4663      	mov	r3, ip
 8001556:	0028      	movs	r0, r5
 8001558:	40f3      	lsrs	r3, r6
 800155a:	1e45      	subs	r5, r0, #1
 800155c:	41a8      	sbcs	r0, r5
 800155e:	4303      	orrs	r3, r0
 8001560:	469c      	mov	ip, r3
 8001562:	0015      	movs	r5, r2
 8001564:	448c      	add	ip, r1
 8001566:	e76d      	b.n	8001444 <__aeabi_fsub+0x2f0>
 8001568:	2302      	movs	r3, #2
 800156a:	08cf      	lsrs	r7, r1, #3
 800156c:	e66d      	b.n	800124a <__aeabi_fsub+0xf6>
 800156e:	1b0f      	subs	r7, r1, r4
 8001570:	017b      	lsls	r3, r7, #5
 8001572:	d528      	bpl.n	80015c6 <__aeabi_fsub+0x472>
 8001574:	01bf      	lsls	r7, r7, #6
 8001576:	09bf      	lsrs	r7, r7, #6
 8001578:	0038      	movs	r0, r7
 800157a:	f002 f8bb 	bl	80036f4 <__clzsi2>
 800157e:	003b      	movs	r3, r7
 8001580:	3805      	subs	r0, #5
 8001582:	4083      	lsls	r3, r0
 8001584:	0034      	movs	r4, r6
 8001586:	2501      	movs	r5, #1
 8001588:	e6ca      	b.n	8001320 <__aeabi_fsub+0x1cc>
 800158a:	2900      	cmp	r1, #0
 800158c:	d100      	bne.n	8001590 <__aeabi_fsub+0x43c>
 800158e:	e6b5      	b.n	80012fc <__aeabi_fsub+0x1a8>
 8001590:	2401      	movs	r4, #1
 8001592:	0007      	movs	r7, r0
 8001594:	4034      	ands	r4, r6
 8001596:	e658      	b.n	800124a <__aeabi_fsub+0xf6>
 8001598:	4663      	mov	r3, ip
 800159a:	2b00      	cmp	r3, #0
 800159c:	d100      	bne.n	80015a0 <__aeabi_fsub+0x44c>
 800159e:	e6e9      	b.n	8001374 <__aeabi_fsub+0x220>
 80015a0:	2900      	cmp	r1, #0
 80015a2:	d100      	bne.n	80015a6 <__aeabi_fsub+0x452>
 80015a4:	e6ea      	b.n	800137c <__aeabi_fsub+0x228>
 80015a6:	2380      	movs	r3, #128	@ 0x80
 80015a8:	03db      	lsls	r3, r3, #15
 80015aa:	429f      	cmp	r7, r3
 80015ac:	d200      	bcs.n	80015b0 <__aeabi_fsub+0x45c>
 80015ae:	e6e5      	b.n	800137c <__aeabi_fsub+0x228>
 80015b0:	4298      	cmp	r0, r3
 80015b2:	d300      	bcc.n	80015b6 <__aeabi_fsub+0x462>
 80015b4:	e6e2      	b.n	800137c <__aeabi_fsub+0x228>
 80015b6:	0007      	movs	r7, r0
 80015b8:	e6e0      	b.n	800137c <__aeabi_fsub+0x228>
 80015ba:	2900      	cmp	r1, #0
 80015bc:	d100      	bne.n	80015c0 <__aeabi_fsub+0x46c>
 80015be:	e69e      	b.n	80012fe <__aeabi_fsub+0x1aa>
 80015c0:	2300      	movs	r3, #0
 80015c2:	08cf      	lsrs	r7, r1, #3
 80015c4:	e641      	b.n	800124a <__aeabi_fsub+0xf6>
 80015c6:	0034      	movs	r4, r6
 80015c8:	2301      	movs	r3, #1
 80015ca:	08ff      	lsrs	r7, r7, #3
 80015cc:	e63d      	b.n	800124a <__aeabi_fsub+0xf6>
 80015ce:	2f00      	cmp	r7, #0
 80015d0:	d100      	bne.n	80015d4 <__aeabi_fsub+0x480>
 80015d2:	e693      	b.n	80012fc <__aeabi_fsub+0x1a8>
 80015d4:	2300      	movs	r3, #0
 80015d6:	08ff      	lsrs	r7, r7, #3
 80015d8:	e637      	b.n	800124a <__aeabi_fsub+0xf6>
 80015da:	2300      	movs	r3, #0
 80015dc:	08d7      	lsrs	r7, r2, #3
 80015de:	e634      	b.n	800124a <__aeabi_fsub+0xf6>
 80015e0:	2301      	movs	r3, #1
 80015e2:	08cf      	lsrs	r7, r1, #3
 80015e4:	e631      	b.n	800124a <__aeabi_fsub+0xf6>
 80015e6:	2280      	movs	r2, #128	@ 0x80
 80015e8:	000b      	movs	r3, r1
 80015ea:	04d2      	lsls	r2, r2, #19
 80015ec:	2001      	movs	r0, #1
 80015ee:	4013      	ands	r3, r2
 80015f0:	4211      	tst	r1, r2
 80015f2:	d000      	beq.n	80015f6 <__aeabi_fsub+0x4a2>
 80015f4:	e6ae      	b.n	8001354 <__aeabi_fsub+0x200>
 80015f6:	08cf      	lsrs	r7, r1, #3
 80015f8:	e627      	b.n	800124a <__aeabi_fsub+0xf6>
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d100      	bne.n	8001600 <__aeabi_fsub+0x4ac>
 80015fe:	e75f      	b.n	80014c0 <__aeabi_fsub+0x36c>
 8001600:	1b56      	subs	r6, r2, r5
 8001602:	2d00      	cmp	r5, #0
 8001604:	d101      	bne.n	800160a <__aeabi_fsub+0x4b6>
 8001606:	0033      	movs	r3, r6
 8001608:	e6e7      	b.n	80013da <__aeabi_fsub+0x286>
 800160a:	2380      	movs	r3, #128	@ 0x80
 800160c:	4660      	mov	r0, ip
 800160e:	04db      	lsls	r3, r3, #19
 8001610:	4318      	orrs	r0, r3
 8001612:	4684      	mov	ip, r0
 8001614:	e6eb      	b.n	80013ee <__aeabi_fsub+0x29a>
 8001616:	46c0      	nop			@ (mov r8, r8)
 8001618:	7dffffff 	.word	0x7dffffff

0800161c <__aeabi_fcmpun>:
 800161c:	0243      	lsls	r3, r0, #9
 800161e:	024a      	lsls	r2, r1, #9
 8001620:	0040      	lsls	r0, r0, #1
 8001622:	0049      	lsls	r1, r1, #1
 8001624:	0a5b      	lsrs	r3, r3, #9
 8001626:	0a52      	lsrs	r2, r2, #9
 8001628:	0e09      	lsrs	r1, r1, #24
 800162a:	0e00      	lsrs	r0, r0, #24
 800162c:	28ff      	cmp	r0, #255	@ 0xff
 800162e:	d006      	beq.n	800163e <__aeabi_fcmpun+0x22>
 8001630:	2000      	movs	r0, #0
 8001632:	29ff      	cmp	r1, #255	@ 0xff
 8001634:	d102      	bne.n	800163c <__aeabi_fcmpun+0x20>
 8001636:	1e53      	subs	r3, r2, #1
 8001638:	419a      	sbcs	r2, r3
 800163a:	0010      	movs	r0, r2
 800163c:	4770      	bx	lr
 800163e:	38fe      	subs	r0, #254	@ 0xfe
 8001640:	2b00      	cmp	r3, #0
 8001642:	d1fb      	bne.n	800163c <__aeabi_fcmpun+0x20>
 8001644:	e7f4      	b.n	8001630 <__aeabi_fcmpun+0x14>
 8001646:	46c0      	nop			@ (mov r8, r8)

08001648 <__aeabi_f2iz>:
 8001648:	0241      	lsls	r1, r0, #9
 800164a:	0042      	lsls	r2, r0, #1
 800164c:	0fc3      	lsrs	r3, r0, #31
 800164e:	0a49      	lsrs	r1, r1, #9
 8001650:	2000      	movs	r0, #0
 8001652:	0e12      	lsrs	r2, r2, #24
 8001654:	2a7e      	cmp	r2, #126	@ 0x7e
 8001656:	dd03      	ble.n	8001660 <__aeabi_f2iz+0x18>
 8001658:	2a9d      	cmp	r2, #157	@ 0x9d
 800165a:	dd02      	ble.n	8001662 <__aeabi_f2iz+0x1a>
 800165c:	4a09      	ldr	r2, [pc, #36]	@ (8001684 <__aeabi_f2iz+0x3c>)
 800165e:	1898      	adds	r0, r3, r2
 8001660:	4770      	bx	lr
 8001662:	2080      	movs	r0, #128	@ 0x80
 8001664:	0400      	lsls	r0, r0, #16
 8001666:	4301      	orrs	r1, r0
 8001668:	2a95      	cmp	r2, #149	@ 0x95
 800166a:	dc07      	bgt.n	800167c <__aeabi_f2iz+0x34>
 800166c:	2096      	movs	r0, #150	@ 0x96
 800166e:	1a82      	subs	r2, r0, r2
 8001670:	40d1      	lsrs	r1, r2
 8001672:	4248      	negs	r0, r1
 8001674:	2b00      	cmp	r3, #0
 8001676:	d1f3      	bne.n	8001660 <__aeabi_f2iz+0x18>
 8001678:	0008      	movs	r0, r1
 800167a:	e7f1      	b.n	8001660 <__aeabi_f2iz+0x18>
 800167c:	3a96      	subs	r2, #150	@ 0x96
 800167e:	4091      	lsls	r1, r2
 8001680:	e7f7      	b.n	8001672 <__aeabi_f2iz+0x2a>
 8001682:	46c0      	nop			@ (mov r8, r8)
 8001684:	7fffffff 	.word	0x7fffffff

08001688 <__aeabi_i2f>:
 8001688:	b570      	push	{r4, r5, r6, lr}
 800168a:	2800      	cmp	r0, #0
 800168c:	d012      	beq.n	80016b4 <__aeabi_i2f+0x2c>
 800168e:	17c3      	asrs	r3, r0, #31
 8001690:	18c5      	adds	r5, r0, r3
 8001692:	405d      	eors	r5, r3
 8001694:	0fc4      	lsrs	r4, r0, #31
 8001696:	0028      	movs	r0, r5
 8001698:	f002 f82c 	bl	80036f4 <__clzsi2>
 800169c:	239e      	movs	r3, #158	@ 0x9e
 800169e:	1a1b      	subs	r3, r3, r0
 80016a0:	2b96      	cmp	r3, #150	@ 0x96
 80016a2:	dc0f      	bgt.n	80016c4 <__aeabi_i2f+0x3c>
 80016a4:	2808      	cmp	r0, #8
 80016a6:	d038      	beq.n	800171a <__aeabi_i2f+0x92>
 80016a8:	3808      	subs	r0, #8
 80016aa:	4085      	lsls	r5, r0
 80016ac:	026d      	lsls	r5, r5, #9
 80016ae:	0a6d      	lsrs	r5, r5, #9
 80016b0:	b2d8      	uxtb	r0, r3
 80016b2:	e002      	b.n	80016ba <__aeabi_i2f+0x32>
 80016b4:	2400      	movs	r4, #0
 80016b6:	2000      	movs	r0, #0
 80016b8:	2500      	movs	r5, #0
 80016ba:	05c0      	lsls	r0, r0, #23
 80016bc:	4328      	orrs	r0, r5
 80016be:	07e4      	lsls	r4, r4, #31
 80016c0:	4320      	orrs	r0, r4
 80016c2:	bd70      	pop	{r4, r5, r6, pc}
 80016c4:	2b99      	cmp	r3, #153	@ 0x99
 80016c6:	dc14      	bgt.n	80016f2 <__aeabi_i2f+0x6a>
 80016c8:	1f42      	subs	r2, r0, #5
 80016ca:	4095      	lsls	r5, r2
 80016cc:	002a      	movs	r2, r5
 80016ce:	4915      	ldr	r1, [pc, #84]	@ (8001724 <__aeabi_i2f+0x9c>)
 80016d0:	4011      	ands	r1, r2
 80016d2:	0755      	lsls	r5, r2, #29
 80016d4:	d01c      	beq.n	8001710 <__aeabi_i2f+0x88>
 80016d6:	250f      	movs	r5, #15
 80016d8:	402a      	ands	r2, r5
 80016da:	2a04      	cmp	r2, #4
 80016dc:	d018      	beq.n	8001710 <__aeabi_i2f+0x88>
 80016de:	3104      	adds	r1, #4
 80016e0:	08ca      	lsrs	r2, r1, #3
 80016e2:	0149      	lsls	r1, r1, #5
 80016e4:	d515      	bpl.n	8001712 <__aeabi_i2f+0x8a>
 80016e6:	239f      	movs	r3, #159	@ 0x9f
 80016e8:	0252      	lsls	r2, r2, #9
 80016ea:	1a18      	subs	r0, r3, r0
 80016ec:	0a55      	lsrs	r5, r2, #9
 80016ee:	b2c0      	uxtb	r0, r0
 80016f0:	e7e3      	b.n	80016ba <__aeabi_i2f+0x32>
 80016f2:	2205      	movs	r2, #5
 80016f4:	0029      	movs	r1, r5
 80016f6:	1a12      	subs	r2, r2, r0
 80016f8:	40d1      	lsrs	r1, r2
 80016fa:	0002      	movs	r2, r0
 80016fc:	321b      	adds	r2, #27
 80016fe:	4095      	lsls	r5, r2
 8001700:	002a      	movs	r2, r5
 8001702:	1e55      	subs	r5, r2, #1
 8001704:	41aa      	sbcs	r2, r5
 8001706:	430a      	orrs	r2, r1
 8001708:	4906      	ldr	r1, [pc, #24]	@ (8001724 <__aeabi_i2f+0x9c>)
 800170a:	4011      	ands	r1, r2
 800170c:	0755      	lsls	r5, r2, #29
 800170e:	d1e2      	bne.n	80016d6 <__aeabi_i2f+0x4e>
 8001710:	08ca      	lsrs	r2, r1, #3
 8001712:	0252      	lsls	r2, r2, #9
 8001714:	0a55      	lsrs	r5, r2, #9
 8001716:	b2d8      	uxtb	r0, r3
 8001718:	e7cf      	b.n	80016ba <__aeabi_i2f+0x32>
 800171a:	026d      	lsls	r5, r5, #9
 800171c:	0a6d      	lsrs	r5, r5, #9
 800171e:	308e      	adds	r0, #142	@ 0x8e
 8001720:	e7cb      	b.n	80016ba <__aeabi_i2f+0x32>
 8001722:	46c0      	nop			@ (mov r8, r8)
 8001724:	fbffffff 	.word	0xfbffffff

08001728 <__aeabi_ui2f>:
 8001728:	b510      	push	{r4, lr}
 800172a:	1e04      	subs	r4, r0, #0
 800172c:	d00d      	beq.n	800174a <__aeabi_ui2f+0x22>
 800172e:	f001 ffe1 	bl	80036f4 <__clzsi2>
 8001732:	239e      	movs	r3, #158	@ 0x9e
 8001734:	1a1b      	subs	r3, r3, r0
 8001736:	2b96      	cmp	r3, #150	@ 0x96
 8001738:	dc0c      	bgt.n	8001754 <__aeabi_ui2f+0x2c>
 800173a:	2808      	cmp	r0, #8
 800173c:	d034      	beq.n	80017a8 <__aeabi_ui2f+0x80>
 800173e:	3808      	subs	r0, #8
 8001740:	4084      	lsls	r4, r0
 8001742:	0264      	lsls	r4, r4, #9
 8001744:	0a64      	lsrs	r4, r4, #9
 8001746:	b2d8      	uxtb	r0, r3
 8001748:	e001      	b.n	800174e <__aeabi_ui2f+0x26>
 800174a:	2000      	movs	r0, #0
 800174c:	2400      	movs	r4, #0
 800174e:	05c0      	lsls	r0, r0, #23
 8001750:	4320      	orrs	r0, r4
 8001752:	bd10      	pop	{r4, pc}
 8001754:	2b99      	cmp	r3, #153	@ 0x99
 8001756:	dc13      	bgt.n	8001780 <__aeabi_ui2f+0x58>
 8001758:	1f42      	subs	r2, r0, #5
 800175a:	4094      	lsls	r4, r2
 800175c:	4a14      	ldr	r2, [pc, #80]	@ (80017b0 <__aeabi_ui2f+0x88>)
 800175e:	4022      	ands	r2, r4
 8001760:	0761      	lsls	r1, r4, #29
 8001762:	d01c      	beq.n	800179e <__aeabi_ui2f+0x76>
 8001764:	210f      	movs	r1, #15
 8001766:	4021      	ands	r1, r4
 8001768:	2904      	cmp	r1, #4
 800176a:	d018      	beq.n	800179e <__aeabi_ui2f+0x76>
 800176c:	3204      	adds	r2, #4
 800176e:	08d4      	lsrs	r4, r2, #3
 8001770:	0152      	lsls	r2, r2, #5
 8001772:	d515      	bpl.n	80017a0 <__aeabi_ui2f+0x78>
 8001774:	239f      	movs	r3, #159	@ 0x9f
 8001776:	0264      	lsls	r4, r4, #9
 8001778:	1a18      	subs	r0, r3, r0
 800177a:	0a64      	lsrs	r4, r4, #9
 800177c:	b2c0      	uxtb	r0, r0
 800177e:	e7e6      	b.n	800174e <__aeabi_ui2f+0x26>
 8001780:	0002      	movs	r2, r0
 8001782:	0021      	movs	r1, r4
 8001784:	321b      	adds	r2, #27
 8001786:	4091      	lsls	r1, r2
 8001788:	000a      	movs	r2, r1
 800178a:	1e51      	subs	r1, r2, #1
 800178c:	418a      	sbcs	r2, r1
 800178e:	2105      	movs	r1, #5
 8001790:	1a09      	subs	r1, r1, r0
 8001792:	40cc      	lsrs	r4, r1
 8001794:	4314      	orrs	r4, r2
 8001796:	4a06      	ldr	r2, [pc, #24]	@ (80017b0 <__aeabi_ui2f+0x88>)
 8001798:	4022      	ands	r2, r4
 800179a:	0761      	lsls	r1, r4, #29
 800179c:	d1e2      	bne.n	8001764 <__aeabi_ui2f+0x3c>
 800179e:	08d4      	lsrs	r4, r2, #3
 80017a0:	0264      	lsls	r4, r4, #9
 80017a2:	0a64      	lsrs	r4, r4, #9
 80017a4:	b2d8      	uxtb	r0, r3
 80017a6:	e7d2      	b.n	800174e <__aeabi_ui2f+0x26>
 80017a8:	0264      	lsls	r4, r4, #9
 80017aa:	0a64      	lsrs	r4, r4, #9
 80017ac:	308e      	adds	r0, #142	@ 0x8e
 80017ae:	e7ce      	b.n	800174e <__aeabi_ui2f+0x26>
 80017b0:	fbffffff 	.word	0xfbffffff

080017b4 <__aeabi_dadd>:
 80017b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017b6:	464f      	mov	r7, r9
 80017b8:	4646      	mov	r6, r8
 80017ba:	46d6      	mov	lr, sl
 80017bc:	b5c0      	push	{r6, r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	9000      	str	r0, [sp, #0]
 80017c2:	9101      	str	r1, [sp, #4]
 80017c4:	030e      	lsls	r6, r1, #12
 80017c6:	004c      	lsls	r4, r1, #1
 80017c8:	0fcd      	lsrs	r5, r1, #31
 80017ca:	0a71      	lsrs	r1, r6, #9
 80017cc:	9e00      	ldr	r6, [sp, #0]
 80017ce:	005f      	lsls	r7, r3, #1
 80017d0:	0f76      	lsrs	r6, r6, #29
 80017d2:	430e      	orrs	r6, r1
 80017d4:	9900      	ldr	r1, [sp, #0]
 80017d6:	9200      	str	r2, [sp, #0]
 80017d8:	9301      	str	r3, [sp, #4]
 80017da:	00c9      	lsls	r1, r1, #3
 80017dc:	4689      	mov	r9, r1
 80017de:	0319      	lsls	r1, r3, #12
 80017e0:	0d7b      	lsrs	r3, r7, #21
 80017e2:	4698      	mov	r8, r3
 80017e4:	9b01      	ldr	r3, [sp, #4]
 80017e6:	0a49      	lsrs	r1, r1, #9
 80017e8:	0fdb      	lsrs	r3, r3, #31
 80017ea:	469c      	mov	ip, r3
 80017ec:	9b00      	ldr	r3, [sp, #0]
 80017ee:	9a00      	ldr	r2, [sp, #0]
 80017f0:	0f5b      	lsrs	r3, r3, #29
 80017f2:	430b      	orrs	r3, r1
 80017f4:	4641      	mov	r1, r8
 80017f6:	0d64      	lsrs	r4, r4, #21
 80017f8:	00d2      	lsls	r2, r2, #3
 80017fa:	1a61      	subs	r1, r4, r1
 80017fc:	4565      	cmp	r5, ip
 80017fe:	d100      	bne.n	8001802 <__aeabi_dadd+0x4e>
 8001800:	e0a6      	b.n	8001950 <__aeabi_dadd+0x19c>
 8001802:	2900      	cmp	r1, #0
 8001804:	dd72      	ble.n	80018ec <__aeabi_dadd+0x138>
 8001806:	4647      	mov	r7, r8
 8001808:	2f00      	cmp	r7, #0
 800180a:	d100      	bne.n	800180e <__aeabi_dadd+0x5a>
 800180c:	e0dd      	b.n	80019ca <__aeabi_dadd+0x216>
 800180e:	4fcc      	ldr	r7, [pc, #816]	@ (8001b40 <__aeabi_dadd+0x38c>)
 8001810:	42bc      	cmp	r4, r7
 8001812:	d100      	bne.n	8001816 <__aeabi_dadd+0x62>
 8001814:	e19a      	b.n	8001b4c <__aeabi_dadd+0x398>
 8001816:	2701      	movs	r7, #1
 8001818:	2938      	cmp	r1, #56	@ 0x38
 800181a:	dc17      	bgt.n	800184c <__aeabi_dadd+0x98>
 800181c:	2780      	movs	r7, #128	@ 0x80
 800181e:	043f      	lsls	r7, r7, #16
 8001820:	433b      	orrs	r3, r7
 8001822:	291f      	cmp	r1, #31
 8001824:	dd00      	ble.n	8001828 <__aeabi_dadd+0x74>
 8001826:	e1dd      	b.n	8001be4 <__aeabi_dadd+0x430>
 8001828:	2720      	movs	r7, #32
 800182a:	1a78      	subs	r0, r7, r1
 800182c:	001f      	movs	r7, r3
 800182e:	4087      	lsls	r7, r0
 8001830:	46ba      	mov	sl, r7
 8001832:	0017      	movs	r7, r2
 8001834:	40cf      	lsrs	r7, r1
 8001836:	4684      	mov	ip, r0
 8001838:	0038      	movs	r0, r7
 800183a:	4657      	mov	r7, sl
 800183c:	4307      	orrs	r7, r0
 800183e:	4660      	mov	r0, ip
 8001840:	4082      	lsls	r2, r0
 8001842:	40cb      	lsrs	r3, r1
 8001844:	1e50      	subs	r0, r2, #1
 8001846:	4182      	sbcs	r2, r0
 8001848:	1af6      	subs	r6, r6, r3
 800184a:	4317      	orrs	r7, r2
 800184c:	464b      	mov	r3, r9
 800184e:	1bdf      	subs	r7, r3, r7
 8001850:	45b9      	cmp	r9, r7
 8001852:	4180      	sbcs	r0, r0
 8001854:	4240      	negs	r0, r0
 8001856:	1a36      	subs	r6, r6, r0
 8001858:	0233      	lsls	r3, r6, #8
 800185a:	d400      	bmi.n	800185e <__aeabi_dadd+0xaa>
 800185c:	e0ff      	b.n	8001a5e <__aeabi_dadd+0x2aa>
 800185e:	0276      	lsls	r6, r6, #9
 8001860:	0a76      	lsrs	r6, r6, #9
 8001862:	2e00      	cmp	r6, #0
 8001864:	d100      	bne.n	8001868 <__aeabi_dadd+0xb4>
 8001866:	e13c      	b.n	8001ae2 <__aeabi_dadd+0x32e>
 8001868:	0030      	movs	r0, r6
 800186a:	f001 ff43 	bl	80036f4 <__clzsi2>
 800186e:	0003      	movs	r3, r0
 8001870:	3b08      	subs	r3, #8
 8001872:	2120      	movs	r1, #32
 8001874:	0038      	movs	r0, r7
 8001876:	1aca      	subs	r2, r1, r3
 8001878:	40d0      	lsrs	r0, r2
 800187a:	409e      	lsls	r6, r3
 800187c:	0002      	movs	r2, r0
 800187e:	409f      	lsls	r7, r3
 8001880:	4332      	orrs	r2, r6
 8001882:	429c      	cmp	r4, r3
 8001884:	dd00      	ble.n	8001888 <__aeabi_dadd+0xd4>
 8001886:	e1a6      	b.n	8001bd6 <__aeabi_dadd+0x422>
 8001888:	1b18      	subs	r0, r3, r4
 800188a:	3001      	adds	r0, #1
 800188c:	1a09      	subs	r1, r1, r0
 800188e:	003e      	movs	r6, r7
 8001890:	408f      	lsls	r7, r1
 8001892:	40c6      	lsrs	r6, r0
 8001894:	1e7b      	subs	r3, r7, #1
 8001896:	419f      	sbcs	r7, r3
 8001898:	0013      	movs	r3, r2
 800189a:	408b      	lsls	r3, r1
 800189c:	4337      	orrs	r7, r6
 800189e:	431f      	orrs	r7, r3
 80018a0:	40c2      	lsrs	r2, r0
 80018a2:	003b      	movs	r3, r7
 80018a4:	0016      	movs	r6, r2
 80018a6:	2400      	movs	r4, #0
 80018a8:	4313      	orrs	r3, r2
 80018aa:	d100      	bne.n	80018ae <__aeabi_dadd+0xfa>
 80018ac:	e1df      	b.n	8001c6e <__aeabi_dadd+0x4ba>
 80018ae:	077b      	lsls	r3, r7, #29
 80018b0:	d100      	bne.n	80018b4 <__aeabi_dadd+0x100>
 80018b2:	e332      	b.n	8001f1a <__aeabi_dadd+0x766>
 80018b4:	230f      	movs	r3, #15
 80018b6:	003a      	movs	r2, r7
 80018b8:	403b      	ands	r3, r7
 80018ba:	2b04      	cmp	r3, #4
 80018bc:	d004      	beq.n	80018c8 <__aeabi_dadd+0x114>
 80018be:	1d3a      	adds	r2, r7, #4
 80018c0:	42ba      	cmp	r2, r7
 80018c2:	41bf      	sbcs	r7, r7
 80018c4:	427f      	negs	r7, r7
 80018c6:	19f6      	adds	r6, r6, r7
 80018c8:	0233      	lsls	r3, r6, #8
 80018ca:	d400      	bmi.n	80018ce <__aeabi_dadd+0x11a>
 80018cc:	e323      	b.n	8001f16 <__aeabi_dadd+0x762>
 80018ce:	4b9c      	ldr	r3, [pc, #624]	@ (8001b40 <__aeabi_dadd+0x38c>)
 80018d0:	3401      	adds	r4, #1
 80018d2:	429c      	cmp	r4, r3
 80018d4:	d100      	bne.n	80018d8 <__aeabi_dadd+0x124>
 80018d6:	e0b4      	b.n	8001a42 <__aeabi_dadd+0x28e>
 80018d8:	4b9a      	ldr	r3, [pc, #616]	@ (8001b44 <__aeabi_dadd+0x390>)
 80018da:	0564      	lsls	r4, r4, #21
 80018dc:	401e      	ands	r6, r3
 80018de:	0d64      	lsrs	r4, r4, #21
 80018e0:	0777      	lsls	r7, r6, #29
 80018e2:	08d2      	lsrs	r2, r2, #3
 80018e4:	0276      	lsls	r6, r6, #9
 80018e6:	4317      	orrs	r7, r2
 80018e8:	0b36      	lsrs	r6, r6, #12
 80018ea:	e0ac      	b.n	8001a46 <__aeabi_dadd+0x292>
 80018ec:	2900      	cmp	r1, #0
 80018ee:	d100      	bne.n	80018f2 <__aeabi_dadd+0x13e>
 80018f0:	e07e      	b.n	80019f0 <__aeabi_dadd+0x23c>
 80018f2:	4641      	mov	r1, r8
 80018f4:	1b09      	subs	r1, r1, r4
 80018f6:	2c00      	cmp	r4, #0
 80018f8:	d000      	beq.n	80018fc <__aeabi_dadd+0x148>
 80018fa:	e160      	b.n	8001bbe <__aeabi_dadd+0x40a>
 80018fc:	0034      	movs	r4, r6
 80018fe:	4648      	mov	r0, r9
 8001900:	4304      	orrs	r4, r0
 8001902:	d100      	bne.n	8001906 <__aeabi_dadd+0x152>
 8001904:	e1c9      	b.n	8001c9a <__aeabi_dadd+0x4e6>
 8001906:	1e4c      	subs	r4, r1, #1
 8001908:	2901      	cmp	r1, #1
 800190a:	d100      	bne.n	800190e <__aeabi_dadd+0x15a>
 800190c:	e22e      	b.n	8001d6c <__aeabi_dadd+0x5b8>
 800190e:	4d8c      	ldr	r5, [pc, #560]	@ (8001b40 <__aeabi_dadd+0x38c>)
 8001910:	42a9      	cmp	r1, r5
 8001912:	d100      	bne.n	8001916 <__aeabi_dadd+0x162>
 8001914:	e224      	b.n	8001d60 <__aeabi_dadd+0x5ac>
 8001916:	2701      	movs	r7, #1
 8001918:	2c38      	cmp	r4, #56	@ 0x38
 800191a:	dc11      	bgt.n	8001940 <__aeabi_dadd+0x18c>
 800191c:	0021      	movs	r1, r4
 800191e:	291f      	cmp	r1, #31
 8001920:	dd00      	ble.n	8001924 <__aeabi_dadd+0x170>
 8001922:	e20b      	b.n	8001d3c <__aeabi_dadd+0x588>
 8001924:	2420      	movs	r4, #32
 8001926:	0037      	movs	r7, r6
 8001928:	4648      	mov	r0, r9
 800192a:	1a64      	subs	r4, r4, r1
 800192c:	40a7      	lsls	r7, r4
 800192e:	40c8      	lsrs	r0, r1
 8001930:	4307      	orrs	r7, r0
 8001932:	4648      	mov	r0, r9
 8001934:	40a0      	lsls	r0, r4
 8001936:	40ce      	lsrs	r6, r1
 8001938:	1e44      	subs	r4, r0, #1
 800193a:	41a0      	sbcs	r0, r4
 800193c:	1b9b      	subs	r3, r3, r6
 800193e:	4307      	orrs	r7, r0
 8001940:	1bd7      	subs	r7, r2, r7
 8001942:	42ba      	cmp	r2, r7
 8001944:	4192      	sbcs	r2, r2
 8001946:	4252      	negs	r2, r2
 8001948:	4665      	mov	r5, ip
 800194a:	4644      	mov	r4, r8
 800194c:	1a9e      	subs	r6, r3, r2
 800194e:	e783      	b.n	8001858 <__aeabi_dadd+0xa4>
 8001950:	2900      	cmp	r1, #0
 8001952:	dc00      	bgt.n	8001956 <__aeabi_dadd+0x1a2>
 8001954:	e09c      	b.n	8001a90 <__aeabi_dadd+0x2dc>
 8001956:	4647      	mov	r7, r8
 8001958:	2f00      	cmp	r7, #0
 800195a:	d167      	bne.n	8001a2c <__aeabi_dadd+0x278>
 800195c:	001f      	movs	r7, r3
 800195e:	4317      	orrs	r7, r2
 8001960:	d100      	bne.n	8001964 <__aeabi_dadd+0x1b0>
 8001962:	e0e4      	b.n	8001b2e <__aeabi_dadd+0x37a>
 8001964:	1e48      	subs	r0, r1, #1
 8001966:	2901      	cmp	r1, #1
 8001968:	d100      	bne.n	800196c <__aeabi_dadd+0x1b8>
 800196a:	e19b      	b.n	8001ca4 <__aeabi_dadd+0x4f0>
 800196c:	4f74      	ldr	r7, [pc, #464]	@ (8001b40 <__aeabi_dadd+0x38c>)
 800196e:	42b9      	cmp	r1, r7
 8001970:	d100      	bne.n	8001974 <__aeabi_dadd+0x1c0>
 8001972:	e0eb      	b.n	8001b4c <__aeabi_dadd+0x398>
 8001974:	2701      	movs	r7, #1
 8001976:	0001      	movs	r1, r0
 8001978:	2838      	cmp	r0, #56	@ 0x38
 800197a:	dc11      	bgt.n	80019a0 <__aeabi_dadd+0x1ec>
 800197c:	291f      	cmp	r1, #31
 800197e:	dd00      	ble.n	8001982 <__aeabi_dadd+0x1ce>
 8001980:	e1c7      	b.n	8001d12 <__aeabi_dadd+0x55e>
 8001982:	2720      	movs	r7, #32
 8001984:	1a78      	subs	r0, r7, r1
 8001986:	001f      	movs	r7, r3
 8001988:	4684      	mov	ip, r0
 800198a:	4087      	lsls	r7, r0
 800198c:	0010      	movs	r0, r2
 800198e:	40c8      	lsrs	r0, r1
 8001990:	4307      	orrs	r7, r0
 8001992:	4660      	mov	r0, ip
 8001994:	4082      	lsls	r2, r0
 8001996:	40cb      	lsrs	r3, r1
 8001998:	1e50      	subs	r0, r2, #1
 800199a:	4182      	sbcs	r2, r0
 800199c:	18f6      	adds	r6, r6, r3
 800199e:	4317      	orrs	r7, r2
 80019a0:	444f      	add	r7, r9
 80019a2:	454f      	cmp	r7, r9
 80019a4:	4180      	sbcs	r0, r0
 80019a6:	4240      	negs	r0, r0
 80019a8:	1836      	adds	r6, r6, r0
 80019aa:	0233      	lsls	r3, r6, #8
 80019ac:	d557      	bpl.n	8001a5e <__aeabi_dadd+0x2aa>
 80019ae:	4b64      	ldr	r3, [pc, #400]	@ (8001b40 <__aeabi_dadd+0x38c>)
 80019b0:	3401      	adds	r4, #1
 80019b2:	429c      	cmp	r4, r3
 80019b4:	d045      	beq.n	8001a42 <__aeabi_dadd+0x28e>
 80019b6:	2101      	movs	r1, #1
 80019b8:	4b62      	ldr	r3, [pc, #392]	@ (8001b44 <__aeabi_dadd+0x390>)
 80019ba:	087a      	lsrs	r2, r7, #1
 80019bc:	401e      	ands	r6, r3
 80019be:	4039      	ands	r1, r7
 80019c0:	430a      	orrs	r2, r1
 80019c2:	07f7      	lsls	r7, r6, #31
 80019c4:	4317      	orrs	r7, r2
 80019c6:	0876      	lsrs	r6, r6, #1
 80019c8:	e771      	b.n	80018ae <__aeabi_dadd+0xfa>
 80019ca:	001f      	movs	r7, r3
 80019cc:	4317      	orrs	r7, r2
 80019ce:	d100      	bne.n	80019d2 <__aeabi_dadd+0x21e>
 80019d0:	e0ad      	b.n	8001b2e <__aeabi_dadd+0x37a>
 80019d2:	1e4f      	subs	r7, r1, #1
 80019d4:	46bc      	mov	ip, r7
 80019d6:	2901      	cmp	r1, #1
 80019d8:	d100      	bne.n	80019dc <__aeabi_dadd+0x228>
 80019da:	e182      	b.n	8001ce2 <__aeabi_dadd+0x52e>
 80019dc:	4f58      	ldr	r7, [pc, #352]	@ (8001b40 <__aeabi_dadd+0x38c>)
 80019de:	42b9      	cmp	r1, r7
 80019e0:	d100      	bne.n	80019e4 <__aeabi_dadd+0x230>
 80019e2:	e190      	b.n	8001d06 <__aeabi_dadd+0x552>
 80019e4:	4661      	mov	r1, ip
 80019e6:	2701      	movs	r7, #1
 80019e8:	2938      	cmp	r1, #56	@ 0x38
 80019ea:	dd00      	ble.n	80019ee <__aeabi_dadd+0x23a>
 80019ec:	e72e      	b.n	800184c <__aeabi_dadd+0x98>
 80019ee:	e718      	b.n	8001822 <__aeabi_dadd+0x6e>
 80019f0:	4f55      	ldr	r7, [pc, #340]	@ (8001b48 <__aeabi_dadd+0x394>)
 80019f2:	1c61      	adds	r1, r4, #1
 80019f4:	4239      	tst	r1, r7
 80019f6:	d000      	beq.n	80019fa <__aeabi_dadd+0x246>
 80019f8:	e0d0      	b.n	8001b9c <__aeabi_dadd+0x3e8>
 80019fa:	0031      	movs	r1, r6
 80019fc:	4648      	mov	r0, r9
 80019fe:	001f      	movs	r7, r3
 8001a00:	4301      	orrs	r1, r0
 8001a02:	4317      	orrs	r7, r2
 8001a04:	2c00      	cmp	r4, #0
 8001a06:	d000      	beq.n	8001a0a <__aeabi_dadd+0x256>
 8001a08:	e13d      	b.n	8001c86 <__aeabi_dadd+0x4d2>
 8001a0a:	2900      	cmp	r1, #0
 8001a0c:	d100      	bne.n	8001a10 <__aeabi_dadd+0x25c>
 8001a0e:	e1bc      	b.n	8001d8a <__aeabi_dadd+0x5d6>
 8001a10:	2f00      	cmp	r7, #0
 8001a12:	d000      	beq.n	8001a16 <__aeabi_dadd+0x262>
 8001a14:	e1bf      	b.n	8001d96 <__aeabi_dadd+0x5e2>
 8001a16:	464b      	mov	r3, r9
 8001a18:	2100      	movs	r1, #0
 8001a1a:	08d8      	lsrs	r0, r3, #3
 8001a1c:	0777      	lsls	r7, r6, #29
 8001a1e:	4307      	orrs	r7, r0
 8001a20:	08f0      	lsrs	r0, r6, #3
 8001a22:	0306      	lsls	r6, r0, #12
 8001a24:	054c      	lsls	r4, r1, #21
 8001a26:	0b36      	lsrs	r6, r6, #12
 8001a28:	0d64      	lsrs	r4, r4, #21
 8001a2a:	e00c      	b.n	8001a46 <__aeabi_dadd+0x292>
 8001a2c:	4f44      	ldr	r7, [pc, #272]	@ (8001b40 <__aeabi_dadd+0x38c>)
 8001a2e:	42bc      	cmp	r4, r7
 8001a30:	d100      	bne.n	8001a34 <__aeabi_dadd+0x280>
 8001a32:	e08b      	b.n	8001b4c <__aeabi_dadd+0x398>
 8001a34:	2701      	movs	r7, #1
 8001a36:	2938      	cmp	r1, #56	@ 0x38
 8001a38:	dcb2      	bgt.n	80019a0 <__aeabi_dadd+0x1ec>
 8001a3a:	2780      	movs	r7, #128	@ 0x80
 8001a3c:	043f      	lsls	r7, r7, #16
 8001a3e:	433b      	orrs	r3, r7
 8001a40:	e79c      	b.n	800197c <__aeabi_dadd+0x1c8>
 8001a42:	2600      	movs	r6, #0
 8001a44:	2700      	movs	r7, #0
 8001a46:	0524      	lsls	r4, r4, #20
 8001a48:	4334      	orrs	r4, r6
 8001a4a:	07ed      	lsls	r5, r5, #31
 8001a4c:	432c      	orrs	r4, r5
 8001a4e:	0038      	movs	r0, r7
 8001a50:	0021      	movs	r1, r4
 8001a52:	b002      	add	sp, #8
 8001a54:	bce0      	pop	{r5, r6, r7}
 8001a56:	46ba      	mov	sl, r7
 8001a58:	46b1      	mov	r9, r6
 8001a5a:	46a8      	mov	r8, r5
 8001a5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a5e:	077b      	lsls	r3, r7, #29
 8001a60:	d004      	beq.n	8001a6c <__aeabi_dadd+0x2b8>
 8001a62:	230f      	movs	r3, #15
 8001a64:	403b      	ands	r3, r7
 8001a66:	2b04      	cmp	r3, #4
 8001a68:	d000      	beq.n	8001a6c <__aeabi_dadd+0x2b8>
 8001a6a:	e728      	b.n	80018be <__aeabi_dadd+0x10a>
 8001a6c:	08f8      	lsrs	r0, r7, #3
 8001a6e:	4b34      	ldr	r3, [pc, #208]	@ (8001b40 <__aeabi_dadd+0x38c>)
 8001a70:	0777      	lsls	r7, r6, #29
 8001a72:	4307      	orrs	r7, r0
 8001a74:	08f0      	lsrs	r0, r6, #3
 8001a76:	429c      	cmp	r4, r3
 8001a78:	d000      	beq.n	8001a7c <__aeabi_dadd+0x2c8>
 8001a7a:	e24a      	b.n	8001f12 <__aeabi_dadd+0x75e>
 8001a7c:	003b      	movs	r3, r7
 8001a7e:	4303      	orrs	r3, r0
 8001a80:	d059      	beq.n	8001b36 <__aeabi_dadd+0x382>
 8001a82:	2680      	movs	r6, #128	@ 0x80
 8001a84:	0336      	lsls	r6, r6, #12
 8001a86:	4306      	orrs	r6, r0
 8001a88:	0336      	lsls	r6, r6, #12
 8001a8a:	4c2d      	ldr	r4, [pc, #180]	@ (8001b40 <__aeabi_dadd+0x38c>)
 8001a8c:	0b36      	lsrs	r6, r6, #12
 8001a8e:	e7da      	b.n	8001a46 <__aeabi_dadd+0x292>
 8001a90:	2900      	cmp	r1, #0
 8001a92:	d061      	beq.n	8001b58 <__aeabi_dadd+0x3a4>
 8001a94:	4641      	mov	r1, r8
 8001a96:	1b09      	subs	r1, r1, r4
 8001a98:	2c00      	cmp	r4, #0
 8001a9a:	d100      	bne.n	8001a9e <__aeabi_dadd+0x2ea>
 8001a9c:	e0b9      	b.n	8001c12 <__aeabi_dadd+0x45e>
 8001a9e:	4c28      	ldr	r4, [pc, #160]	@ (8001b40 <__aeabi_dadd+0x38c>)
 8001aa0:	45a0      	cmp	r8, r4
 8001aa2:	d100      	bne.n	8001aa6 <__aeabi_dadd+0x2f2>
 8001aa4:	e1a5      	b.n	8001df2 <__aeabi_dadd+0x63e>
 8001aa6:	2701      	movs	r7, #1
 8001aa8:	2938      	cmp	r1, #56	@ 0x38
 8001aaa:	dc13      	bgt.n	8001ad4 <__aeabi_dadd+0x320>
 8001aac:	2480      	movs	r4, #128	@ 0x80
 8001aae:	0424      	lsls	r4, r4, #16
 8001ab0:	4326      	orrs	r6, r4
 8001ab2:	291f      	cmp	r1, #31
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dadd+0x304>
 8001ab6:	e1c8      	b.n	8001e4a <__aeabi_dadd+0x696>
 8001ab8:	2420      	movs	r4, #32
 8001aba:	0037      	movs	r7, r6
 8001abc:	4648      	mov	r0, r9
 8001abe:	1a64      	subs	r4, r4, r1
 8001ac0:	40a7      	lsls	r7, r4
 8001ac2:	40c8      	lsrs	r0, r1
 8001ac4:	4307      	orrs	r7, r0
 8001ac6:	4648      	mov	r0, r9
 8001ac8:	40a0      	lsls	r0, r4
 8001aca:	40ce      	lsrs	r6, r1
 8001acc:	1e44      	subs	r4, r0, #1
 8001ace:	41a0      	sbcs	r0, r4
 8001ad0:	199b      	adds	r3, r3, r6
 8001ad2:	4307      	orrs	r7, r0
 8001ad4:	18bf      	adds	r7, r7, r2
 8001ad6:	4297      	cmp	r7, r2
 8001ad8:	4192      	sbcs	r2, r2
 8001ada:	4252      	negs	r2, r2
 8001adc:	4644      	mov	r4, r8
 8001ade:	18d6      	adds	r6, r2, r3
 8001ae0:	e763      	b.n	80019aa <__aeabi_dadd+0x1f6>
 8001ae2:	0038      	movs	r0, r7
 8001ae4:	f001 fe06 	bl	80036f4 <__clzsi2>
 8001ae8:	0003      	movs	r3, r0
 8001aea:	3318      	adds	r3, #24
 8001aec:	2b1f      	cmp	r3, #31
 8001aee:	dc00      	bgt.n	8001af2 <__aeabi_dadd+0x33e>
 8001af0:	e6bf      	b.n	8001872 <__aeabi_dadd+0xbe>
 8001af2:	003a      	movs	r2, r7
 8001af4:	3808      	subs	r0, #8
 8001af6:	4082      	lsls	r2, r0
 8001af8:	429c      	cmp	r4, r3
 8001afa:	dd00      	ble.n	8001afe <__aeabi_dadd+0x34a>
 8001afc:	e083      	b.n	8001c06 <__aeabi_dadd+0x452>
 8001afe:	1b1b      	subs	r3, r3, r4
 8001b00:	1c58      	adds	r0, r3, #1
 8001b02:	281f      	cmp	r0, #31
 8001b04:	dc00      	bgt.n	8001b08 <__aeabi_dadd+0x354>
 8001b06:	e1b4      	b.n	8001e72 <__aeabi_dadd+0x6be>
 8001b08:	0017      	movs	r7, r2
 8001b0a:	3b1f      	subs	r3, #31
 8001b0c:	40df      	lsrs	r7, r3
 8001b0e:	2820      	cmp	r0, #32
 8001b10:	d005      	beq.n	8001b1e <__aeabi_dadd+0x36a>
 8001b12:	2340      	movs	r3, #64	@ 0x40
 8001b14:	1a1b      	subs	r3, r3, r0
 8001b16:	409a      	lsls	r2, r3
 8001b18:	1e53      	subs	r3, r2, #1
 8001b1a:	419a      	sbcs	r2, r3
 8001b1c:	4317      	orrs	r7, r2
 8001b1e:	2400      	movs	r4, #0
 8001b20:	2f00      	cmp	r7, #0
 8001b22:	d00a      	beq.n	8001b3a <__aeabi_dadd+0x386>
 8001b24:	077b      	lsls	r3, r7, #29
 8001b26:	d000      	beq.n	8001b2a <__aeabi_dadd+0x376>
 8001b28:	e6c4      	b.n	80018b4 <__aeabi_dadd+0x100>
 8001b2a:	0026      	movs	r6, r4
 8001b2c:	e79e      	b.n	8001a6c <__aeabi_dadd+0x2b8>
 8001b2e:	464b      	mov	r3, r9
 8001b30:	000c      	movs	r4, r1
 8001b32:	08d8      	lsrs	r0, r3, #3
 8001b34:	e79b      	b.n	8001a6e <__aeabi_dadd+0x2ba>
 8001b36:	2700      	movs	r7, #0
 8001b38:	4c01      	ldr	r4, [pc, #4]	@ (8001b40 <__aeabi_dadd+0x38c>)
 8001b3a:	2600      	movs	r6, #0
 8001b3c:	e783      	b.n	8001a46 <__aeabi_dadd+0x292>
 8001b3e:	46c0      	nop			@ (mov r8, r8)
 8001b40:	000007ff 	.word	0x000007ff
 8001b44:	ff7fffff 	.word	0xff7fffff
 8001b48:	000007fe 	.word	0x000007fe
 8001b4c:	464b      	mov	r3, r9
 8001b4e:	0777      	lsls	r7, r6, #29
 8001b50:	08d8      	lsrs	r0, r3, #3
 8001b52:	4307      	orrs	r7, r0
 8001b54:	08f0      	lsrs	r0, r6, #3
 8001b56:	e791      	b.n	8001a7c <__aeabi_dadd+0x2c8>
 8001b58:	4fcd      	ldr	r7, [pc, #820]	@ (8001e90 <__aeabi_dadd+0x6dc>)
 8001b5a:	1c61      	adds	r1, r4, #1
 8001b5c:	4239      	tst	r1, r7
 8001b5e:	d16b      	bne.n	8001c38 <__aeabi_dadd+0x484>
 8001b60:	0031      	movs	r1, r6
 8001b62:	4648      	mov	r0, r9
 8001b64:	4301      	orrs	r1, r0
 8001b66:	2c00      	cmp	r4, #0
 8001b68:	d000      	beq.n	8001b6c <__aeabi_dadd+0x3b8>
 8001b6a:	e14b      	b.n	8001e04 <__aeabi_dadd+0x650>
 8001b6c:	001f      	movs	r7, r3
 8001b6e:	4317      	orrs	r7, r2
 8001b70:	2900      	cmp	r1, #0
 8001b72:	d100      	bne.n	8001b76 <__aeabi_dadd+0x3c2>
 8001b74:	e181      	b.n	8001e7a <__aeabi_dadd+0x6c6>
 8001b76:	2f00      	cmp	r7, #0
 8001b78:	d100      	bne.n	8001b7c <__aeabi_dadd+0x3c8>
 8001b7a:	e74c      	b.n	8001a16 <__aeabi_dadd+0x262>
 8001b7c:	444a      	add	r2, r9
 8001b7e:	454a      	cmp	r2, r9
 8001b80:	4180      	sbcs	r0, r0
 8001b82:	18f6      	adds	r6, r6, r3
 8001b84:	4240      	negs	r0, r0
 8001b86:	1836      	adds	r6, r6, r0
 8001b88:	0233      	lsls	r3, r6, #8
 8001b8a:	d500      	bpl.n	8001b8e <__aeabi_dadd+0x3da>
 8001b8c:	e1b0      	b.n	8001ef0 <__aeabi_dadd+0x73c>
 8001b8e:	0017      	movs	r7, r2
 8001b90:	4691      	mov	r9, r2
 8001b92:	4337      	orrs	r7, r6
 8001b94:	d000      	beq.n	8001b98 <__aeabi_dadd+0x3e4>
 8001b96:	e73e      	b.n	8001a16 <__aeabi_dadd+0x262>
 8001b98:	2600      	movs	r6, #0
 8001b9a:	e754      	b.n	8001a46 <__aeabi_dadd+0x292>
 8001b9c:	4649      	mov	r1, r9
 8001b9e:	1a89      	subs	r1, r1, r2
 8001ba0:	4688      	mov	r8, r1
 8001ba2:	45c1      	cmp	r9, r8
 8001ba4:	41bf      	sbcs	r7, r7
 8001ba6:	1af1      	subs	r1, r6, r3
 8001ba8:	427f      	negs	r7, r7
 8001baa:	1bc9      	subs	r1, r1, r7
 8001bac:	020f      	lsls	r7, r1, #8
 8001bae:	d461      	bmi.n	8001c74 <__aeabi_dadd+0x4c0>
 8001bb0:	4647      	mov	r7, r8
 8001bb2:	430f      	orrs	r7, r1
 8001bb4:	d100      	bne.n	8001bb8 <__aeabi_dadd+0x404>
 8001bb6:	e0bd      	b.n	8001d34 <__aeabi_dadd+0x580>
 8001bb8:	000e      	movs	r6, r1
 8001bba:	4647      	mov	r7, r8
 8001bbc:	e651      	b.n	8001862 <__aeabi_dadd+0xae>
 8001bbe:	4cb5      	ldr	r4, [pc, #724]	@ (8001e94 <__aeabi_dadd+0x6e0>)
 8001bc0:	45a0      	cmp	r8, r4
 8001bc2:	d100      	bne.n	8001bc6 <__aeabi_dadd+0x412>
 8001bc4:	e100      	b.n	8001dc8 <__aeabi_dadd+0x614>
 8001bc6:	2701      	movs	r7, #1
 8001bc8:	2938      	cmp	r1, #56	@ 0x38
 8001bca:	dd00      	ble.n	8001bce <__aeabi_dadd+0x41a>
 8001bcc:	e6b8      	b.n	8001940 <__aeabi_dadd+0x18c>
 8001bce:	2480      	movs	r4, #128	@ 0x80
 8001bd0:	0424      	lsls	r4, r4, #16
 8001bd2:	4326      	orrs	r6, r4
 8001bd4:	e6a3      	b.n	800191e <__aeabi_dadd+0x16a>
 8001bd6:	4eb0      	ldr	r6, [pc, #704]	@ (8001e98 <__aeabi_dadd+0x6e4>)
 8001bd8:	1ae4      	subs	r4, r4, r3
 8001bda:	4016      	ands	r6, r2
 8001bdc:	077b      	lsls	r3, r7, #29
 8001bde:	d000      	beq.n	8001be2 <__aeabi_dadd+0x42e>
 8001be0:	e73f      	b.n	8001a62 <__aeabi_dadd+0x2ae>
 8001be2:	e743      	b.n	8001a6c <__aeabi_dadd+0x2b8>
 8001be4:	000f      	movs	r7, r1
 8001be6:	0018      	movs	r0, r3
 8001be8:	3f20      	subs	r7, #32
 8001bea:	40f8      	lsrs	r0, r7
 8001bec:	4684      	mov	ip, r0
 8001bee:	2920      	cmp	r1, #32
 8001bf0:	d003      	beq.n	8001bfa <__aeabi_dadd+0x446>
 8001bf2:	2740      	movs	r7, #64	@ 0x40
 8001bf4:	1a79      	subs	r1, r7, r1
 8001bf6:	408b      	lsls	r3, r1
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	1e53      	subs	r3, r2, #1
 8001bfc:	419a      	sbcs	r2, r3
 8001bfe:	4663      	mov	r3, ip
 8001c00:	0017      	movs	r7, r2
 8001c02:	431f      	orrs	r7, r3
 8001c04:	e622      	b.n	800184c <__aeabi_dadd+0x98>
 8001c06:	48a4      	ldr	r0, [pc, #656]	@ (8001e98 <__aeabi_dadd+0x6e4>)
 8001c08:	1ae1      	subs	r1, r4, r3
 8001c0a:	4010      	ands	r0, r2
 8001c0c:	0747      	lsls	r7, r0, #29
 8001c0e:	08c0      	lsrs	r0, r0, #3
 8001c10:	e707      	b.n	8001a22 <__aeabi_dadd+0x26e>
 8001c12:	0034      	movs	r4, r6
 8001c14:	4648      	mov	r0, r9
 8001c16:	4304      	orrs	r4, r0
 8001c18:	d100      	bne.n	8001c1c <__aeabi_dadd+0x468>
 8001c1a:	e0fa      	b.n	8001e12 <__aeabi_dadd+0x65e>
 8001c1c:	1e4c      	subs	r4, r1, #1
 8001c1e:	2901      	cmp	r1, #1
 8001c20:	d100      	bne.n	8001c24 <__aeabi_dadd+0x470>
 8001c22:	e0d7      	b.n	8001dd4 <__aeabi_dadd+0x620>
 8001c24:	4f9b      	ldr	r7, [pc, #620]	@ (8001e94 <__aeabi_dadd+0x6e0>)
 8001c26:	42b9      	cmp	r1, r7
 8001c28:	d100      	bne.n	8001c2c <__aeabi_dadd+0x478>
 8001c2a:	e0e2      	b.n	8001df2 <__aeabi_dadd+0x63e>
 8001c2c:	2701      	movs	r7, #1
 8001c2e:	2c38      	cmp	r4, #56	@ 0x38
 8001c30:	dd00      	ble.n	8001c34 <__aeabi_dadd+0x480>
 8001c32:	e74f      	b.n	8001ad4 <__aeabi_dadd+0x320>
 8001c34:	0021      	movs	r1, r4
 8001c36:	e73c      	b.n	8001ab2 <__aeabi_dadd+0x2fe>
 8001c38:	4c96      	ldr	r4, [pc, #600]	@ (8001e94 <__aeabi_dadd+0x6e0>)
 8001c3a:	42a1      	cmp	r1, r4
 8001c3c:	d100      	bne.n	8001c40 <__aeabi_dadd+0x48c>
 8001c3e:	e0dd      	b.n	8001dfc <__aeabi_dadd+0x648>
 8001c40:	444a      	add	r2, r9
 8001c42:	454a      	cmp	r2, r9
 8001c44:	4180      	sbcs	r0, r0
 8001c46:	18f3      	adds	r3, r6, r3
 8001c48:	4240      	negs	r0, r0
 8001c4a:	1818      	adds	r0, r3, r0
 8001c4c:	07c7      	lsls	r7, r0, #31
 8001c4e:	0852      	lsrs	r2, r2, #1
 8001c50:	4317      	orrs	r7, r2
 8001c52:	0846      	lsrs	r6, r0, #1
 8001c54:	0752      	lsls	r2, r2, #29
 8001c56:	d005      	beq.n	8001c64 <__aeabi_dadd+0x4b0>
 8001c58:	220f      	movs	r2, #15
 8001c5a:	000c      	movs	r4, r1
 8001c5c:	403a      	ands	r2, r7
 8001c5e:	2a04      	cmp	r2, #4
 8001c60:	d000      	beq.n	8001c64 <__aeabi_dadd+0x4b0>
 8001c62:	e62c      	b.n	80018be <__aeabi_dadd+0x10a>
 8001c64:	0776      	lsls	r6, r6, #29
 8001c66:	08ff      	lsrs	r7, r7, #3
 8001c68:	4337      	orrs	r7, r6
 8001c6a:	0900      	lsrs	r0, r0, #4
 8001c6c:	e6d9      	b.n	8001a22 <__aeabi_dadd+0x26e>
 8001c6e:	2700      	movs	r7, #0
 8001c70:	2600      	movs	r6, #0
 8001c72:	e6e8      	b.n	8001a46 <__aeabi_dadd+0x292>
 8001c74:	4649      	mov	r1, r9
 8001c76:	1a57      	subs	r7, r2, r1
 8001c78:	42ba      	cmp	r2, r7
 8001c7a:	4192      	sbcs	r2, r2
 8001c7c:	1b9e      	subs	r6, r3, r6
 8001c7e:	4252      	negs	r2, r2
 8001c80:	4665      	mov	r5, ip
 8001c82:	1ab6      	subs	r6, r6, r2
 8001c84:	e5ed      	b.n	8001862 <__aeabi_dadd+0xae>
 8001c86:	2900      	cmp	r1, #0
 8001c88:	d000      	beq.n	8001c8c <__aeabi_dadd+0x4d8>
 8001c8a:	e0c6      	b.n	8001e1a <__aeabi_dadd+0x666>
 8001c8c:	2f00      	cmp	r7, #0
 8001c8e:	d167      	bne.n	8001d60 <__aeabi_dadd+0x5ac>
 8001c90:	2680      	movs	r6, #128	@ 0x80
 8001c92:	2500      	movs	r5, #0
 8001c94:	4c7f      	ldr	r4, [pc, #508]	@ (8001e94 <__aeabi_dadd+0x6e0>)
 8001c96:	0336      	lsls	r6, r6, #12
 8001c98:	e6d5      	b.n	8001a46 <__aeabi_dadd+0x292>
 8001c9a:	4665      	mov	r5, ip
 8001c9c:	000c      	movs	r4, r1
 8001c9e:	001e      	movs	r6, r3
 8001ca0:	08d0      	lsrs	r0, r2, #3
 8001ca2:	e6e4      	b.n	8001a6e <__aeabi_dadd+0x2ba>
 8001ca4:	444a      	add	r2, r9
 8001ca6:	454a      	cmp	r2, r9
 8001ca8:	4180      	sbcs	r0, r0
 8001caa:	18f3      	adds	r3, r6, r3
 8001cac:	4240      	negs	r0, r0
 8001cae:	1818      	adds	r0, r3, r0
 8001cb0:	0011      	movs	r1, r2
 8001cb2:	0203      	lsls	r3, r0, #8
 8001cb4:	d400      	bmi.n	8001cb8 <__aeabi_dadd+0x504>
 8001cb6:	e096      	b.n	8001de6 <__aeabi_dadd+0x632>
 8001cb8:	4b77      	ldr	r3, [pc, #476]	@ (8001e98 <__aeabi_dadd+0x6e4>)
 8001cba:	0849      	lsrs	r1, r1, #1
 8001cbc:	4018      	ands	r0, r3
 8001cbe:	07c3      	lsls	r3, r0, #31
 8001cc0:	430b      	orrs	r3, r1
 8001cc2:	0844      	lsrs	r4, r0, #1
 8001cc4:	0749      	lsls	r1, r1, #29
 8001cc6:	d100      	bne.n	8001cca <__aeabi_dadd+0x516>
 8001cc8:	e129      	b.n	8001f1e <__aeabi_dadd+0x76a>
 8001cca:	220f      	movs	r2, #15
 8001ccc:	401a      	ands	r2, r3
 8001cce:	2a04      	cmp	r2, #4
 8001cd0:	d100      	bne.n	8001cd4 <__aeabi_dadd+0x520>
 8001cd2:	e0ea      	b.n	8001eaa <__aeabi_dadd+0x6f6>
 8001cd4:	1d1f      	adds	r7, r3, #4
 8001cd6:	429f      	cmp	r7, r3
 8001cd8:	41b6      	sbcs	r6, r6
 8001cda:	4276      	negs	r6, r6
 8001cdc:	1936      	adds	r6, r6, r4
 8001cde:	2402      	movs	r4, #2
 8001ce0:	e6c4      	b.n	8001a6c <__aeabi_dadd+0x2b8>
 8001ce2:	4649      	mov	r1, r9
 8001ce4:	1a8f      	subs	r7, r1, r2
 8001ce6:	45b9      	cmp	r9, r7
 8001ce8:	4180      	sbcs	r0, r0
 8001cea:	1af6      	subs	r6, r6, r3
 8001cec:	4240      	negs	r0, r0
 8001cee:	1a36      	subs	r6, r6, r0
 8001cf0:	0233      	lsls	r3, r6, #8
 8001cf2:	d406      	bmi.n	8001d02 <__aeabi_dadd+0x54e>
 8001cf4:	0773      	lsls	r3, r6, #29
 8001cf6:	08ff      	lsrs	r7, r7, #3
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	431f      	orrs	r7, r3
 8001cfc:	08f0      	lsrs	r0, r6, #3
 8001cfe:	e690      	b.n	8001a22 <__aeabi_dadd+0x26e>
 8001d00:	4665      	mov	r5, ip
 8001d02:	2401      	movs	r4, #1
 8001d04:	e5ab      	b.n	800185e <__aeabi_dadd+0xaa>
 8001d06:	464b      	mov	r3, r9
 8001d08:	0777      	lsls	r7, r6, #29
 8001d0a:	08d8      	lsrs	r0, r3, #3
 8001d0c:	4307      	orrs	r7, r0
 8001d0e:	08f0      	lsrs	r0, r6, #3
 8001d10:	e6b4      	b.n	8001a7c <__aeabi_dadd+0x2c8>
 8001d12:	000f      	movs	r7, r1
 8001d14:	0018      	movs	r0, r3
 8001d16:	3f20      	subs	r7, #32
 8001d18:	40f8      	lsrs	r0, r7
 8001d1a:	4684      	mov	ip, r0
 8001d1c:	2920      	cmp	r1, #32
 8001d1e:	d003      	beq.n	8001d28 <__aeabi_dadd+0x574>
 8001d20:	2740      	movs	r7, #64	@ 0x40
 8001d22:	1a79      	subs	r1, r7, r1
 8001d24:	408b      	lsls	r3, r1
 8001d26:	431a      	orrs	r2, r3
 8001d28:	1e53      	subs	r3, r2, #1
 8001d2a:	419a      	sbcs	r2, r3
 8001d2c:	4663      	mov	r3, ip
 8001d2e:	0017      	movs	r7, r2
 8001d30:	431f      	orrs	r7, r3
 8001d32:	e635      	b.n	80019a0 <__aeabi_dadd+0x1ec>
 8001d34:	2500      	movs	r5, #0
 8001d36:	2400      	movs	r4, #0
 8001d38:	2600      	movs	r6, #0
 8001d3a:	e684      	b.n	8001a46 <__aeabi_dadd+0x292>
 8001d3c:	000c      	movs	r4, r1
 8001d3e:	0035      	movs	r5, r6
 8001d40:	3c20      	subs	r4, #32
 8001d42:	40e5      	lsrs	r5, r4
 8001d44:	2920      	cmp	r1, #32
 8001d46:	d005      	beq.n	8001d54 <__aeabi_dadd+0x5a0>
 8001d48:	2440      	movs	r4, #64	@ 0x40
 8001d4a:	1a61      	subs	r1, r4, r1
 8001d4c:	408e      	lsls	r6, r1
 8001d4e:	4649      	mov	r1, r9
 8001d50:	4331      	orrs	r1, r6
 8001d52:	4689      	mov	r9, r1
 8001d54:	4648      	mov	r0, r9
 8001d56:	1e41      	subs	r1, r0, #1
 8001d58:	4188      	sbcs	r0, r1
 8001d5a:	0007      	movs	r7, r0
 8001d5c:	432f      	orrs	r7, r5
 8001d5e:	e5ef      	b.n	8001940 <__aeabi_dadd+0x18c>
 8001d60:	08d2      	lsrs	r2, r2, #3
 8001d62:	075f      	lsls	r7, r3, #29
 8001d64:	4665      	mov	r5, ip
 8001d66:	4317      	orrs	r7, r2
 8001d68:	08d8      	lsrs	r0, r3, #3
 8001d6a:	e687      	b.n	8001a7c <__aeabi_dadd+0x2c8>
 8001d6c:	1a17      	subs	r7, r2, r0
 8001d6e:	42ba      	cmp	r2, r7
 8001d70:	4192      	sbcs	r2, r2
 8001d72:	1b9e      	subs	r6, r3, r6
 8001d74:	4252      	negs	r2, r2
 8001d76:	1ab6      	subs	r6, r6, r2
 8001d78:	0233      	lsls	r3, r6, #8
 8001d7a:	d4c1      	bmi.n	8001d00 <__aeabi_dadd+0x54c>
 8001d7c:	0773      	lsls	r3, r6, #29
 8001d7e:	08ff      	lsrs	r7, r7, #3
 8001d80:	4665      	mov	r5, ip
 8001d82:	2101      	movs	r1, #1
 8001d84:	431f      	orrs	r7, r3
 8001d86:	08f0      	lsrs	r0, r6, #3
 8001d88:	e64b      	b.n	8001a22 <__aeabi_dadd+0x26e>
 8001d8a:	2f00      	cmp	r7, #0
 8001d8c:	d07b      	beq.n	8001e86 <__aeabi_dadd+0x6d2>
 8001d8e:	4665      	mov	r5, ip
 8001d90:	001e      	movs	r6, r3
 8001d92:	4691      	mov	r9, r2
 8001d94:	e63f      	b.n	8001a16 <__aeabi_dadd+0x262>
 8001d96:	1a81      	subs	r1, r0, r2
 8001d98:	4688      	mov	r8, r1
 8001d9a:	45c1      	cmp	r9, r8
 8001d9c:	41a4      	sbcs	r4, r4
 8001d9e:	1af1      	subs	r1, r6, r3
 8001da0:	4264      	negs	r4, r4
 8001da2:	1b09      	subs	r1, r1, r4
 8001da4:	2480      	movs	r4, #128	@ 0x80
 8001da6:	0424      	lsls	r4, r4, #16
 8001da8:	4221      	tst	r1, r4
 8001daa:	d077      	beq.n	8001e9c <__aeabi_dadd+0x6e8>
 8001dac:	1a10      	subs	r0, r2, r0
 8001dae:	4282      	cmp	r2, r0
 8001db0:	4192      	sbcs	r2, r2
 8001db2:	0007      	movs	r7, r0
 8001db4:	1b9e      	subs	r6, r3, r6
 8001db6:	4252      	negs	r2, r2
 8001db8:	1ab6      	subs	r6, r6, r2
 8001dba:	4337      	orrs	r7, r6
 8001dbc:	d000      	beq.n	8001dc0 <__aeabi_dadd+0x60c>
 8001dbe:	e0a0      	b.n	8001f02 <__aeabi_dadd+0x74e>
 8001dc0:	4665      	mov	r5, ip
 8001dc2:	2400      	movs	r4, #0
 8001dc4:	2600      	movs	r6, #0
 8001dc6:	e63e      	b.n	8001a46 <__aeabi_dadd+0x292>
 8001dc8:	075f      	lsls	r7, r3, #29
 8001dca:	08d2      	lsrs	r2, r2, #3
 8001dcc:	4665      	mov	r5, ip
 8001dce:	4317      	orrs	r7, r2
 8001dd0:	08d8      	lsrs	r0, r3, #3
 8001dd2:	e653      	b.n	8001a7c <__aeabi_dadd+0x2c8>
 8001dd4:	1881      	adds	r1, r0, r2
 8001dd6:	4291      	cmp	r1, r2
 8001dd8:	4192      	sbcs	r2, r2
 8001dda:	18f0      	adds	r0, r6, r3
 8001ddc:	4252      	negs	r2, r2
 8001dde:	1880      	adds	r0, r0, r2
 8001de0:	0203      	lsls	r3, r0, #8
 8001de2:	d500      	bpl.n	8001de6 <__aeabi_dadd+0x632>
 8001de4:	e768      	b.n	8001cb8 <__aeabi_dadd+0x504>
 8001de6:	0747      	lsls	r7, r0, #29
 8001de8:	08c9      	lsrs	r1, r1, #3
 8001dea:	430f      	orrs	r7, r1
 8001dec:	08c0      	lsrs	r0, r0, #3
 8001dee:	2101      	movs	r1, #1
 8001df0:	e617      	b.n	8001a22 <__aeabi_dadd+0x26e>
 8001df2:	08d2      	lsrs	r2, r2, #3
 8001df4:	075f      	lsls	r7, r3, #29
 8001df6:	4317      	orrs	r7, r2
 8001df8:	08d8      	lsrs	r0, r3, #3
 8001dfa:	e63f      	b.n	8001a7c <__aeabi_dadd+0x2c8>
 8001dfc:	000c      	movs	r4, r1
 8001dfe:	2600      	movs	r6, #0
 8001e00:	2700      	movs	r7, #0
 8001e02:	e620      	b.n	8001a46 <__aeabi_dadd+0x292>
 8001e04:	2900      	cmp	r1, #0
 8001e06:	d156      	bne.n	8001eb6 <__aeabi_dadd+0x702>
 8001e08:	075f      	lsls	r7, r3, #29
 8001e0a:	08d2      	lsrs	r2, r2, #3
 8001e0c:	4317      	orrs	r7, r2
 8001e0e:	08d8      	lsrs	r0, r3, #3
 8001e10:	e634      	b.n	8001a7c <__aeabi_dadd+0x2c8>
 8001e12:	000c      	movs	r4, r1
 8001e14:	001e      	movs	r6, r3
 8001e16:	08d0      	lsrs	r0, r2, #3
 8001e18:	e629      	b.n	8001a6e <__aeabi_dadd+0x2ba>
 8001e1a:	08c1      	lsrs	r1, r0, #3
 8001e1c:	0770      	lsls	r0, r6, #29
 8001e1e:	4301      	orrs	r1, r0
 8001e20:	08f0      	lsrs	r0, r6, #3
 8001e22:	2f00      	cmp	r7, #0
 8001e24:	d062      	beq.n	8001eec <__aeabi_dadd+0x738>
 8001e26:	2480      	movs	r4, #128	@ 0x80
 8001e28:	0324      	lsls	r4, r4, #12
 8001e2a:	4220      	tst	r0, r4
 8001e2c:	d007      	beq.n	8001e3e <__aeabi_dadd+0x68a>
 8001e2e:	08de      	lsrs	r6, r3, #3
 8001e30:	4226      	tst	r6, r4
 8001e32:	d104      	bne.n	8001e3e <__aeabi_dadd+0x68a>
 8001e34:	4665      	mov	r5, ip
 8001e36:	0030      	movs	r0, r6
 8001e38:	08d1      	lsrs	r1, r2, #3
 8001e3a:	075b      	lsls	r3, r3, #29
 8001e3c:	4319      	orrs	r1, r3
 8001e3e:	0f4f      	lsrs	r7, r1, #29
 8001e40:	00c9      	lsls	r1, r1, #3
 8001e42:	08c9      	lsrs	r1, r1, #3
 8001e44:	077f      	lsls	r7, r7, #29
 8001e46:	430f      	orrs	r7, r1
 8001e48:	e618      	b.n	8001a7c <__aeabi_dadd+0x2c8>
 8001e4a:	000c      	movs	r4, r1
 8001e4c:	0030      	movs	r0, r6
 8001e4e:	3c20      	subs	r4, #32
 8001e50:	40e0      	lsrs	r0, r4
 8001e52:	4684      	mov	ip, r0
 8001e54:	2920      	cmp	r1, #32
 8001e56:	d005      	beq.n	8001e64 <__aeabi_dadd+0x6b0>
 8001e58:	2440      	movs	r4, #64	@ 0x40
 8001e5a:	1a61      	subs	r1, r4, r1
 8001e5c:	408e      	lsls	r6, r1
 8001e5e:	4649      	mov	r1, r9
 8001e60:	4331      	orrs	r1, r6
 8001e62:	4689      	mov	r9, r1
 8001e64:	4648      	mov	r0, r9
 8001e66:	1e41      	subs	r1, r0, #1
 8001e68:	4188      	sbcs	r0, r1
 8001e6a:	4661      	mov	r1, ip
 8001e6c:	0007      	movs	r7, r0
 8001e6e:	430f      	orrs	r7, r1
 8001e70:	e630      	b.n	8001ad4 <__aeabi_dadd+0x320>
 8001e72:	2120      	movs	r1, #32
 8001e74:	2700      	movs	r7, #0
 8001e76:	1a09      	subs	r1, r1, r0
 8001e78:	e50e      	b.n	8001898 <__aeabi_dadd+0xe4>
 8001e7a:	001e      	movs	r6, r3
 8001e7c:	2f00      	cmp	r7, #0
 8001e7e:	d000      	beq.n	8001e82 <__aeabi_dadd+0x6ce>
 8001e80:	e522      	b.n	80018c8 <__aeabi_dadd+0x114>
 8001e82:	2400      	movs	r4, #0
 8001e84:	e758      	b.n	8001d38 <__aeabi_dadd+0x584>
 8001e86:	2500      	movs	r5, #0
 8001e88:	2400      	movs	r4, #0
 8001e8a:	2600      	movs	r6, #0
 8001e8c:	e5db      	b.n	8001a46 <__aeabi_dadd+0x292>
 8001e8e:	46c0      	nop			@ (mov r8, r8)
 8001e90:	000007fe 	.word	0x000007fe
 8001e94:	000007ff 	.word	0x000007ff
 8001e98:	ff7fffff 	.word	0xff7fffff
 8001e9c:	4647      	mov	r7, r8
 8001e9e:	430f      	orrs	r7, r1
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dadd+0x6f0>
 8001ea2:	e747      	b.n	8001d34 <__aeabi_dadd+0x580>
 8001ea4:	000e      	movs	r6, r1
 8001ea6:	46c1      	mov	r9, r8
 8001ea8:	e5b5      	b.n	8001a16 <__aeabi_dadd+0x262>
 8001eaa:	08df      	lsrs	r7, r3, #3
 8001eac:	0764      	lsls	r4, r4, #29
 8001eae:	2102      	movs	r1, #2
 8001eb0:	4327      	orrs	r7, r4
 8001eb2:	0900      	lsrs	r0, r0, #4
 8001eb4:	e5b5      	b.n	8001a22 <__aeabi_dadd+0x26e>
 8001eb6:	0019      	movs	r1, r3
 8001eb8:	08c0      	lsrs	r0, r0, #3
 8001eba:	0777      	lsls	r7, r6, #29
 8001ebc:	4307      	orrs	r7, r0
 8001ebe:	4311      	orrs	r1, r2
 8001ec0:	08f0      	lsrs	r0, r6, #3
 8001ec2:	2900      	cmp	r1, #0
 8001ec4:	d100      	bne.n	8001ec8 <__aeabi_dadd+0x714>
 8001ec6:	e5d9      	b.n	8001a7c <__aeabi_dadd+0x2c8>
 8001ec8:	2180      	movs	r1, #128	@ 0x80
 8001eca:	0309      	lsls	r1, r1, #12
 8001ecc:	4208      	tst	r0, r1
 8001ece:	d007      	beq.n	8001ee0 <__aeabi_dadd+0x72c>
 8001ed0:	08dc      	lsrs	r4, r3, #3
 8001ed2:	420c      	tst	r4, r1
 8001ed4:	d104      	bne.n	8001ee0 <__aeabi_dadd+0x72c>
 8001ed6:	08d2      	lsrs	r2, r2, #3
 8001ed8:	075b      	lsls	r3, r3, #29
 8001eda:	431a      	orrs	r2, r3
 8001edc:	0017      	movs	r7, r2
 8001ede:	0020      	movs	r0, r4
 8001ee0:	0f7b      	lsrs	r3, r7, #29
 8001ee2:	00ff      	lsls	r7, r7, #3
 8001ee4:	08ff      	lsrs	r7, r7, #3
 8001ee6:	075b      	lsls	r3, r3, #29
 8001ee8:	431f      	orrs	r7, r3
 8001eea:	e5c7      	b.n	8001a7c <__aeabi_dadd+0x2c8>
 8001eec:	000f      	movs	r7, r1
 8001eee:	e5c5      	b.n	8001a7c <__aeabi_dadd+0x2c8>
 8001ef0:	4b12      	ldr	r3, [pc, #72]	@ (8001f3c <__aeabi_dadd+0x788>)
 8001ef2:	08d2      	lsrs	r2, r2, #3
 8001ef4:	4033      	ands	r3, r6
 8001ef6:	075f      	lsls	r7, r3, #29
 8001ef8:	025b      	lsls	r3, r3, #9
 8001efa:	2401      	movs	r4, #1
 8001efc:	4317      	orrs	r7, r2
 8001efe:	0b1e      	lsrs	r6, r3, #12
 8001f00:	e5a1      	b.n	8001a46 <__aeabi_dadd+0x292>
 8001f02:	4226      	tst	r6, r4
 8001f04:	d012      	beq.n	8001f2c <__aeabi_dadd+0x778>
 8001f06:	4b0d      	ldr	r3, [pc, #52]	@ (8001f3c <__aeabi_dadd+0x788>)
 8001f08:	4665      	mov	r5, ip
 8001f0a:	0002      	movs	r2, r0
 8001f0c:	2401      	movs	r4, #1
 8001f0e:	401e      	ands	r6, r3
 8001f10:	e4e6      	b.n	80018e0 <__aeabi_dadd+0x12c>
 8001f12:	0021      	movs	r1, r4
 8001f14:	e585      	b.n	8001a22 <__aeabi_dadd+0x26e>
 8001f16:	0017      	movs	r7, r2
 8001f18:	e5a8      	b.n	8001a6c <__aeabi_dadd+0x2b8>
 8001f1a:	003a      	movs	r2, r7
 8001f1c:	e4d4      	b.n	80018c8 <__aeabi_dadd+0x114>
 8001f1e:	08db      	lsrs	r3, r3, #3
 8001f20:	0764      	lsls	r4, r4, #29
 8001f22:	431c      	orrs	r4, r3
 8001f24:	0027      	movs	r7, r4
 8001f26:	2102      	movs	r1, #2
 8001f28:	0900      	lsrs	r0, r0, #4
 8001f2a:	e57a      	b.n	8001a22 <__aeabi_dadd+0x26e>
 8001f2c:	08c0      	lsrs	r0, r0, #3
 8001f2e:	0777      	lsls	r7, r6, #29
 8001f30:	4307      	orrs	r7, r0
 8001f32:	4665      	mov	r5, ip
 8001f34:	2100      	movs	r1, #0
 8001f36:	08f0      	lsrs	r0, r6, #3
 8001f38:	e573      	b.n	8001a22 <__aeabi_dadd+0x26e>
 8001f3a:	46c0      	nop			@ (mov r8, r8)
 8001f3c:	ff7fffff 	.word	0xff7fffff

08001f40 <__aeabi_ddiv>:
 8001f40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f42:	46de      	mov	lr, fp
 8001f44:	4645      	mov	r5, r8
 8001f46:	4657      	mov	r7, sl
 8001f48:	464e      	mov	r6, r9
 8001f4a:	b5e0      	push	{r5, r6, r7, lr}
 8001f4c:	b087      	sub	sp, #28
 8001f4e:	9200      	str	r2, [sp, #0]
 8001f50:	9301      	str	r3, [sp, #4]
 8001f52:	030b      	lsls	r3, r1, #12
 8001f54:	0b1b      	lsrs	r3, r3, #12
 8001f56:	469b      	mov	fp, r3
 8001f58:	0fca      	lsrs	r2, r1, #31
 8001f5a:	004b      	lsls	r3, r1, #1
 8001f5c:	0004      	movs	r4, r0
 8001f5e:	4680      	mov	r8, r0
 8001f60:	0d5b      	lsrs	r3, r3, #21
 8001f62:	9202      	str	r2, [sp, #8]
 8001f64:	d100      	bne.n	8001f68 <__aeabi_ddiv+0x28>
 8001f66:	e098      	b.n	800209a <__aeabi_ddiv+0x15a>
 8001f68:	4a7c      	ldr	r2, [pc, #496]	@ (800215c <__aeabi_ddiv+0x21c>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d037      	beq.n	8001fde <__aeabi_ddiv+0x9e>
 8001f6e:	4659      	mov	r1, fp
 8001f70:	0f42      	lsrs	r2, r0, #29
 8001f72:	00c9      	lsls	r1, r1, #3
 8001f74:	430a      	orrs	r2, r1
 8001f76:	2180      	movs	r1, #128	@ 0x80
 8001f78:	0409      	lsls	r1, r1, #16
 8001f7a:	4311      	orrs	r1, r2
 8001f7c:	00c2      	lsls	r2, r0, #3
 8001f7e:	4690      	mov	r8, r2
 8001f80:	4a77      	ldr	r2, [pc, #476]	@ (8002160 <__aeabi_ddiv+0x220>)
 8001f82:	4689      	mov	r9, r1
 8001f84:	4692      	mov	sl, r2
 8001f86:	449a      	add	sl, r3
 8001f88:	2300      	movs	r3, #0
 8001f8a:	2400      	movs	r4, #0
 8001f8c:	9303      	str	r3, [sp, #12]
 8001f8e:	9e00      	ldr	r6, [sp, #0]
 8001f90:	9f01      	ldr	r7, [sp, #4]
 8001f92:	033b      	lsls	r3, r7, #12
 8001f94:	0b1b      	lsrs	r3, r3, #12
 8001f96:	469b      	mov	fp, r3
 8001f98:	007b      	lsls	r3, r7, #1
 8001f9a:	0030      	movs	r0, r6
 8001f9c:	0d5b      	lsrs	r3, r3, #21
 8001f9e:	0ffd      	lsrs	r5, r7, #31
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d059      	beq.n	8002058 <__aeabi_ddiv+0x118>
 8001fa4:	4a6d      	ldr	r2, [pc, #436]	@ (800215c <__aeabi_ddiv+0x21c>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d048      	beq.n	800203c <__aeabi_ddiv+0xfc>
 8001faa:	4659      	mov	r1, fp
 8001fac:	0f72      	lsrs	r2, r6, #29
 8001fae:	00c9      	lsls	r1, r1, #3
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	2180      	movs	r1, #128	@ 0x80
 8001fb4:	0409      	lsls	r1, r1, #16
 8001fb6:	4311      	orrs	r1, r2
 8001fb8:	468b      	mov	fp, r1
 8001fba:	4969      	ldr	r1, [pc, #420]	@ (8002160 <__aeabi_ddiv+0x220>)
 8001fbc:	00f2      	lsls	r2, r6, #3
 8001fbe:	468c      	mov	ip, r1
 8001fc0:	4651      	mov	r1, sl
 8001fc2:	4463      	add	r3, ip
 8001fc4:	1acb      	subs	r3, r1, r3
 8001fc6:	469a      	mov	sl, r3
 8001fc8:	2100      	movs	r1, #0
 8001fca:	9e02      	ldr	r6, [sp, #8]
 8001fcc:	406e      	eors	r6, r5
 8001fce:	b2f6      	uxtb	r6, r6
 8001fd0:	2c0f      	cmp	r4, #15
 8001fd2:	d900      	bls.n	8001fd6 <__aeabi_ddiv+0x96>
 8001fd4:	e0ce      	b.n	8002174 <__aeabi_ddiv+0x234>
 8001fd6:	4b63      	ldr	r3, [pc, #396]	@ (8002164 <__aeabi_ddiv+0x224>)
 8001fd8:	00a4      	lsls	r4, r4, #2
 8001fda:	591b      	ldr	r3, [r3, r4]
 8001fdc:	469f      	mov	pc, r3
 8001fde:	465a      	mov	r2, fp
 8001fe0:	4302      	orrs	r2, r0
 8001fe2:	4691      	mov	r9, r2
 8001fe4:	d000      	beq.n	8001fe8 <__aeabi_ddiv+0xa8>
 8001fe6:	e090      	b.n	800210a <__aeabi_ddiv+0x1ca>
 8001fe8:	469a      	mov	sl, r3
 8001fea:	2302      	movs	r3, #2
 8001fec:	4690      	mov	r8, r2
 8001fee:	2408      	movs	r4, #8
 8001ff0:	9303      	str	r3, [sp, #12]
 8001ff2:	e7cc      	b.n	8001f8e <__aeabi_ddiv+0x4e>
 8001ff4:	46cb      	mov	fp, r9
 8001ff6:	4642      	mov	r2, r8
 8001ff8:	9d02      	ldr	r5, [sp, #8]
 8001ffa:	9903      	ldr	r1, [sp, #12]
 8001ffc:	2902      	cmp	r1, #2
 8001ffe:	d100      	bne.n	8002002 <__aeabi_ddiv+0xc2>
 8002000:	e1de      	b.n	80023c0 <__aeabi_ddiv+0x480>
 8002002:	2903      	cmp	r1, #3
 8002004:	d100      	bne.n	8002008 <__aeabi_ddiv+0xc8>
 8002006:	e08d      	b.n	8002124 <__aeabi_ddiv+0x1e4>
 8002008:	2901      	cmp	r1, #1
 800200a:	d000      	beq.n	800200e <__aeabi_ddiv+0xce>
 800200c:	e179      	b.n	8002302 <__aeabi_ddiv+0x3c2>
 800200e:	002e      	movs	r6, r5
 8002010:	2200      	movs	r2, #0
 8002012:	2300      	movs	r3, #0
 8002014:	2400      	movs	r4, #0
 8002016:	4690      	mov	r8, r2
 8002018:	051b      	lsls	r3, r3, #20
 800201a:	4323      	orrs	r3, r4
 800201c:	07f6      	lsls	r6, r6, #31
 800201e:	4333      	orrs	r3, r6
 8002020:	4640      	mov	r0, r8
 8002022:	0019      	movs	r1, r3
 8002024:	b007      	add	sp, #28
 8002026:	bcf0      	pop	{r4, r5, r6, r7}
 8002028:	46bb      	mov	fp, r7
 800202a:	46b2      	mov	sl, r6
 800202c:	46a9      	mov	r9, r5
 800202e:	46a0      	mov	r8, r4
 8002030:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002032:	2200      	movs	r2, #0
 8002034:	2400      	movs	r4, #0
 8002036:	4690      	mov	r8, r2
 8002038:	4b48      	ldr	r3, [pc, #288]	@ (800215c <__aeabi_ddiv+0x21c>)
 800203a:	e7ed      	b.n	8002018 <__aeabi_ddiv+0xd8>
 800203c:	465a      	mov	r2, fp
 800203e:	9b00      	ldr	r3, [sp, #0]
 8002040:	431a      	orrs	r2, r3
 8002042:	4b49      	ldr	r3, [pc, #292]	@ (8002168 <__aeabi_ddiv+0x228>)
 8002044:	469c      	mov	ip, r3
 8002046:	44e2      	add	sl, ip
 8002048:	2a00      	cmp	r2, #0
 800204a:	d159      	bne.n	8002100 <__aeabi_ddiv+0x1c0>
 800204c:	2302      	movs	r3, #2
 800204e:	431c      	orrs	r4, r3
 8002050:	2300      	movs	r3, #0
 8002052:	2102      	movs	r1, #2
 8002054:	469b      	mov	fp, r3
 8002056:	e7b8      	b.n	8001fca <__aeabi_ddiv+0x8a>
 8002058:	465a      	mov	r2, fp
 800205a:	9b00      	ldr	r3, [sp, #0]
 800205c:	431a      	orrs	r2, r3
 800205e:	d049      	beq.n	80020f4 <__aeabi_ddiv+0x1b4>
 8002060:	465b      	mov	r3, fp
 8002062:	2b00      	cmp	r3, #0
 8002064:	d100      	bne.n	8002068 <__aeabi_ddiv+0x128>
 8002066:	e19c      	b.n	80023a2 <__aeabi_ddiv+0x462>
 8002068:	4658      	mov	r0, fp
 800206a:	f001 fb43 	bl	80036f4 <__clzsi2>
 800206e:	0002      	movs	r2, r0
 8002070:	0003      	movs	r3, r0
 8002072:	3a0b      	subs	r2, #11
 8002074:	271d      	movs	r7, #29
 8002076:	9e00      	ldr	r6, [sp, #0]
 8002078:	1aba      	subs	r2, r7, r2
 800207a:	0019      	movs	r1, r3
 800207c:	4658      	mov	r0, fp
 800207e:	40d6      	lsrs	r6, r2
 8002080:	3908      	subs	r1, #8
 8002082:	4088      	lsls	r0, r1
 8002084:	0032      	movs	r2, r6
 8002086:	4302      	orrs	r2, r0
 8002088:	4693      	mov	fp, r2
 800208a:	9a00      	ldr	r2, [sp, #0]
 800208c:	408a      	lsls	r2, r1
 800208e:	4937      	ldr	r1, [pc, #220]	@ (800216c <__aeabi_ddiv+0x22c>)
 8002090:	4453      	add	r3, sl
 8002092:	468a      	mov	sl, r1
 8002094:	2100      	movs	r1, #0
 8002096:	449a      	add	sl, r3
 8002098:	e797      	b.n	8001fca <__aeabi_ddiv+0x8a>
 800209a:	465b      	mov	r3, fp
 800209c:	4303      	orrs	r3, r0
 800209e:	4699      	mov	r9, r3
 80020a0:	d021      	beq.n	80020e6 <__aeabi_ddiv+0x1a6>
 80020a2:	465b      	mov	r3, fp
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d100      	bne.n	80020aa <__aeabi_ddiv+0x16a>
 80020a8:	e169      	b.n	800237e <__aeabi_ddiv+0x43e>
 80020aa:	4658      	mov	r0, fp
 80020ac:	f001 fb22 	bl	80036f4 <__clzsi2>
 80020b0:	230b      	movs	r3, #11
 80020b2:	425b      	negs	r3, r3
 80020b4:	469c      	mov	ip, r3
 80020b6:	0002      	movs	r2, r0
 80020b8:	4484      	add	ip, r0
 80020ba:	4666      	mov	r6, ip
 80020bc:	231d      	movs	r3, #29
 80020be:	1b9b      	subs	r3, r3, r6
 80020c0:	0026      	movs	r6, r4
 80020c2:	0011      	movs	r1, r2
 80020c4:	4658      	mov	r0, fp
 80020c6:	40de      	lsrs	r6, r3
 80020c8:	3908      	subs	r1, #8
 80020ca:	4088      	lsls	r0, r1
 80020cc:	0033      	movs	r3, r6
 80020ce:	4303      	orrs	r3, r0
 80020d0:	4699      	mov	r9, r3
 80020d2:	0023      	movs	r3, r4
 80020d4:	408b      	lsls	r3, r1
 80020d6:	4698      	mov	r8, r3
 80020d8:	4b25      	ldr	r3, [pc, #148]	@ (8002170 <__aeabi_ddiv+0x230>)
 80020da:	2400      	movs	r4, #0
 80020dc:	1a9b      	subs	r3, r3, r2
 80020de:	469a      	mov	sl, r3
 80020e0:	2300      	movs	r3, #0
 80020e2:	9303      	str	r3, [sp, #12]
 80020e4:	e753      	b.n	8001f8e <__aeabi_ddiv+0x4e>
 80020e6:	2300      	movs	r3, #0
 80020e8:	4698      	mov	r8, r3
 80020ea:	469a      	mov	sl, r3
 80020ec:	3301      	adds	r3, #1
 80020ee:	2404      	movs	r4, #4
 80020f0:	9303      	str	r3, [sp, #12]
 80020f2:	e74c      	b.n	8001f8e <__aeabi_ddiv+0x4e>
 80020f4:	2301      	movs	r3, #1
 80020f6:	431c      	orrs	r4, r3
 80020f8:	2300      	movs	r3, #0
 80020fa:	2101      	movs	r1, #1
 80020fc:	469b      	mov	fp, r3
 80020fe:	e764      	b.n	8001fca <__aeabi_ddiv+0x8a>
 8002100:	2303      	movs	r3, #3
 8002102:	0032      	movs	r2, r6
 8002104:	2103      	movs	r1, #3
 8002106:	431c      	orrs	r4, r3
 8002108:	e75f      	b.n	8001fca <__aeabi_ddiv+0x8a>
 800210a:	469a      	mov	sl, r3
 800210c:	2303      	movs	r3, #3
 800210e:	46d9      	mov	r9, fp
 8002110:	240c      	movs	r4, #12
 8002112:	9303      	str	r3, [sp, #12]
 8002114:	e73b      	b.n	8001f8e <__aeabi_ddiv+0x4e>
 8002116:	2300      	movs	r3, #0
 8002118:	2480      	movs	r4, #128	@ 0x80
 800211a:	4698      	mov	r8, r3
 800211c:	2600      	movs	r6, #0
 800211e:	4b0f      	ldr	r3, [pc, #60]	@ (800215c <__aeabi_ddiv+0x21c>)
 8002120:	0324      	lsls	r4, r4, #12
 8002122:	e779      	b.n	8002018 <__aeabi_ddiv+0xd8>
 8002124:	2480      	movs	r4, #128	@ 0x80
 8002126:	465b      	mov	r3, fp
 8002128:	0324      	lsls	r4, r4, #12
 800212a:	431c      	orrs	r4, r3
 800212c:	0324      	lsls	r4, r4, #12
 800212e:	002e      	movs	r6, r5
 8002130:	4690      	mov	r8, r2
 8002132:	4b0a      	ldr	r3, [pc, #40]	@ (800215c <__aeabi_ddiv+0x21c>)
 8002134:	0b24      	lsrs	r4, r4, #12
 8002136:	e76f      	b.n	8002018 <__aeabi_ddiv+0xd8>
 8002138:	2480      	movs	r4, #128	@ 0x80
 800213a:	464b      	mov	r3, r9
 800213c:	0324      	lsls	r4, r4, #12
 800213e:	4223      	tst	r3, r4
 8002140:	d002      	beq.n	8002148 <__aeabi_ddiv+0x208>
 8002142:	465b      	mov	r3, fp
 8002144:	4223      	tst	r3, r4
 8002146:	d0f0      	beq.n	800212a <__aeabi_ddiv+0x1ea>
 8002148:	2480      	movs	r4, #128	@ 0x80
 800214a:	464b      	mov	r3, r9
 800214c:	0324      	lsls	r4, r4, #12
 800214e:	431c      	orrs	r4, r3
 8002150:	0324      	lsls	r4, r4, #12
 8002152:	9e02      	ldr	r6, [sp, #8]
 8002154:	4b01      	ldr	r3, [pc, #4]	@ (800215c <__aeabi_ddiv+0x21c>)
 8002156:	0b24      	lsrs	r4, r4, #12
 8002158:	e75e      	b.n	8002018 <__aeabi_ddiv+0xd8>
 800215a:	46c0      	nop			@ (mov r8, r8)
 800215c:	000007ff 	.word	0x000007ff
 8002160:	fffffc01 	.word	0xfffffc01
 8002164:	0800e7dc 	.word	0x0800e7dc
 8002168:	fffff801 	.word	0xfffff801
 800216c:	000003f3 	.word	0x000003f3
 8002170:	fffffc0d 	.word	0xfffffc0d
 8002174:	45cb      	cmp	fp, r9
 8002176:	d200      	bcs.n	800217a <__aeabi_ddiv+0x23a>
 8002178:	e0f8      	b.n	800236c <__aeabi_ddiv+0x42c>
 800217a:	d100      	bne.n	800217e <__aeabi_ddiv+0x23e>
 800217c:	e0f3      	b.n	8002366 <__aeabi_ddiv+0x426>
 800217e:	2301      	movs	r3, #1
 8002180:	425b      	negs	r3, r3
 8002182:	469c      	mov	ip, r3
 8002184:	4644      	mov	r4, r8
 8002186:	4648      	mov	r0, r9
 8002188:	2500      	movs	r5, #0
 800218a:	44e2      	add	sl, ip
 800218c:	465b      	mov	r3, fp
 800218e:	0e17      	lsrs	r7, r2, #24
 8002190:	021b      	lsls	r3, r3, #8
 8002192:	431f      	orrs	r7, r3
 8002194:	0c19      	lsrs	r1, r3, #16
 8002196:	043b      	lsls	r3, r7, #16
 8002198:	0212      	lsls	r2, r2, #8
 800219a:	9700      	str	r7, [sp, #0]
 800219c:	0c1f      	lsrs	r7, r3, #16
 800219e:	4691      	mov	r9, r2
 80021a0:	9102      	str	r1, [sp, #8]
 80021a2:	9703      	str	r7, [sp, #12]
 80021a4:	f7fe f850 	bl	8000248 <__aeabi_uidivmod>
 80021a8:	0002      	movs	r2, r0
 80021aa:	437a      	muls	r2, r7
 80021ac:	040b      	lsls	r3, r1, #16
 80021ae:	0c21      	lsrs	r1, r4, #16
 80021b0:	4680      	mov	r8, r0
 80021b2:	4319      	orrs	r1, r3
 80021b4:	428a      	cmp	r2, r1
 80021b6:	d909      	bls.n	80021cc <__aeabi_ddiv+0x28c>
 80021b8:	9f00      	ldr	r7, [sp, #0]
 80021ba:	2301      	movs	r3, #1
 80021bc:	46bc      	mov	ip, r7
 80021be:	425b      	negs	r3, r3
 80021c0:	4461      	add	r1, ip
 80021c2:	469c      	mov	ip, r3
 80021c4:	44e0      	add	r8, ip
 80021c6:	428f      	cmp	r7, r1
 80021c8:	d800      	bhi.n	80021cc <__aeabi_ddiv+0x28c>
 80021ca:	e15c      	b.n	8002486 <__aeabi_ddiv+0x546>
 80021cc:	1a88      	subs	r0, r1, r2
 80021ce:	9902      	ldr	r1, [sp, #8]
 80021d0:	f7fe f83a 	bl	8000248 <__aeabi_uidivmod>
 80021d4:	9a03      	ldr	r2, [sp, #12]
 80021d6:	0424      	lsls	r4, r4, #16
 80021d8:	4342      	muls	r2, r0
 80021da:	0409      	lsls	r1, r1, #16
 80021dc:	0c24      	lsrs	r4, r4, #16
 80021de:	0003      	movs	r3, r0
 80021e0:	430c      	orrs	r4, r1
 80021e2:	42a2      	cmp	r2, r4
 80021e4:	d906      	bls.n	80021f4 <__aeabi_ddiv+0x2b4>
 80021e6:	9900      	ldr	r1, [sp, #0]
 80021e8:	3b01      	subs	r3, #1
 80021ea:	468c      	mov	ip, r1
 80021ec:	4464      	add	r4, ip
 80021ee:	42a1      	cmp	r1, r4
 80021f0:	d800      	bhi.n	80021f4 <__aeabi_ddiv+0x2b4>
 80021f2:	e142      	b.n	800247a <__aeabi_ddiv+0x53a>
 80021f4:	1aa0      	subs	r0, r4, r2
 80021f6:	4642      	mov	r2, r8
 80021f8:	0412      	lsls	r2, r2, #16
 80021fa:	431a      	orrs	r2, r3
 80021fc:	4693      	mov	fp, r2
 80021fe:	464b      	mov	r3, r9
 8002200:	4659      	mov	r1, fp
 8002202:	0c1b      	lsrs	r3, r3, #16
 8002204:	001f      	movs	r7, r3
 8002206:	9304      	str	r3, [sp, #16]
 8002208:	040b      	lsls	r3, r1, #16
 800220a:	4649      	mov	r1, r9
 800220c:	0409      	lsls	r1, r1, #16
 800220e:	0c09      	lsrs	r1, r1, #16
 8002210:	000c      	movs	r4, r1
 8002212:	0c1b      	lsrs	r3, r3, #16
 8002214:	435c      	muls	r4, r3
 8002216:	0c12      	lsrs	r2, r2, #16
 8002218:	437b      	muls	r3, r7
 800221a:	4688      	mov	r8, r1
 800221c:	4351      	muls	r1, r2
 800221e:	437a      	muls	r2, r7
 8002220:	0c27      	lsrs	r7, r4, #16
 8002222:	46bc      	mov	ip, r7
 8002224:	185b      	adds	r3, r3, r1
 8002226:	4463      	add	r3, ip
 8002228:	4299      	cmp	r1, r3
 800222a:	d903      	bls.n	8002234 <__aeabi_ddiv+0x2f4>
 800222c:	2180      	movs	r1, #128	@ 0x80
 800222e:	0249      	lsls	r1, r1, #9
 8002230:	468c      	mov	ip, r1
 8002232:	4462      	add	r2, ip
 8002234:	0c19      	lsrs	r1, r3, #16
 8002236:	0424      	lsls	r4, r4, #16
 8002238:	041b      	lsls	r3, r3, #16
 800223a:	0c24      	lsrs	r4, r4, #16
 800223c:	188a      	adds	r2, r1, r2
 800223e:	191c      	adds	r4, r3, r4
 8002240:	4290      	cmp	r0, r2
 8002242:	d302      	bcc.n	800224a <__aeabi_ddiv+0x30a>
 8002244:	d116      	bne.n	8002274 <__aeabi_ddiv+0x334>
 8002246:	42a5      	cmp	r5, r4
 8002248:	d214      	bcs.n	8002274 <__aeabi_ddiv+0x334>
 800224a:	465b      	mov	r3, fp
 800224c:	9f00      	ldr	r7, [sp, #0]
 800224e:	3b01      	subs	r3, #1
 8002250:	444d      	add	r5, r9
 8002252:	9305      	str	r3, [sp, #20]
 8002254:	454d      	cmp	r5, r9
 8002256:	419b      	sbcs	r3, r3
 8002258:	46bc      	mov	ip, r7
 800225a:	425b      	negs	r3, r3
 800225c:	4463      	add	r3, ip
 800225e:	18c0      	adds	r0, r0, r3
 8002260:	4287      	cmp	r7, r0
 8002262:	d300      	bcc.n	8002266 <__aeabi_ddiv+0x326>
 8002264:	e102      	b.n	800246c <__aeabi_ddiv+0x52c>
 8002266:	4282      	cmp	r2, r0
 8002268:	d900      	bls.n	800226c <__aeabi_ddiv+0x32c>
 800226a:	e129      	b.n	80024c0 <__aeabi_ddiv+0x580>
 800226c:	d100      	bne.n	8002270 <__aeabi_ddiv+0x330>
 800226e:	e124      	b.n	80024ba <__aeabi_ddiv+0x57a>
 8002270:	9b05      	ldr	r3, [sp, #20]
 8002272:	469b      	mov	fp, r3
 8002274:	1b2c      	subs	r4, r5, r4
 8002276:	42a5      	cmp	r5, r4
 8002278:	41ad      	sbcs	r5, r5
 800227a:	9b00      	ldr	r3, [sp, #0]
 800227c:	1a80      	subs	r0, r0, r2
 800227e:	426d      	negs	r5, r5
 8002280:	1b40      	subs	r0, r0, r5
 8002282:	4283      	cmp	r3, r0
 8002284:	d100      	bne.n	8002288 <__aeabi_ddiv+0x348>
 8002286:	e10f      	b.n	80024a8 <__aeabi_ddiv+0x568>
 8002288:	9902      	ldr	r1, [sp, #8]
 800228a:	f7fd ffdd 	bl	8000248 <__aeabi_uidivmod>
 800228e:	9a03      	ldr	r2, [sp, #12]
 8002290:	040b      	lsls	r3, r1, #16
 8002292:	4342      	muls	r2, r0
 8002294:	0c21      	lsrs	r1, r4, #16
 8002296:	0005      	movs	r5, r0
 8002298:	4319      	orrs	r1, r3
 800229a:	428a      	cmp	r2, r1
 800229c:	d900      	bls.n	80022a0 <__aeabi_ddiv+0x360>
 800229e:	e0cb      	b.n	8002438 <__aeabi_ddiv+0x4f8>
 80022a0:	1a88      	subs	r0, r1, r2
 80022a2:	9902      	ldr	r1, [sp, #8]
 80022a4:	f7fd ffd0 	bl	8000248 <__aeabi_uidivmod>
 80022a8:	9a03      	ldr	r2, [sp, #12]
 80022aa:	0424      	lsls	r4, r4, #16
 80022ac:	4342      	muls	r2, r0
 80022ae:	0409      	lsls	r1, r1, #16
 80022b0:	0c24      	lsrs	r4, r4, #16
 80022b2:	0003      	movs	r3, r0
 80022b4:	430c      	orrs	r4, r1
 80022b6:	42a2      	cmp	r2, r4
 80022b8:	d900      	bls.n	80022bc <__aeabi_ddiv+0x37c>
 80022ba:	e0ca      	b.n	8002452 <__aeabi_ddiv+0x512>
 80022bc:	4641      	mov	r1, r8
 80022be:	1aa4      	subs	r4, r4, r2
 80022c0:	042a      	lsls	r2, r5, #16
 80022c2:	431a      	orrs	r2, r3
 80022c4:	9f04      	ldr	r7, [sp, #16]
 80022c6:	0413      	lsls	r3, r2, #16
 80022c8:	0c1b      	lsrs	r3, r3, #16
 80022ca:	4359      	muls	r1, r3
 80022cc:	4640      	mov	r0, r8
 80022ce:	437b      	muls	r3, r7
 80022d0:	469c      	mov	ip, r3
 80022d2:	0c15      	lsrs	r5, r2, #16
 80022d4:	4368      	muls	r0, r5
 80022d6:	0c0b      	lsrs	r3, r1, #16
 80022d8:	4484      	add	ip, r0
 80022da:	4463      	add	r3, ip
 80022dc:	437d      	muls	r5, r7
 80022de:	4298      	cmp	r0, r3
 80022e0:	d903      	bls.n	80022ea <__aeabi_ddiv+0x3aa>
 80022e2:	2080      	movs	r0, #128	@ 0x80
 80022e4:	0240      	lsls	r0, r0, #9
 80022e6:	4684      	mov	ip, r0
 80022e8:	4465      	add	r5, ip
 80022ea:	0c18      	lsrs	r0, r3, #16
 80022ec:	0409      	lsls	r1, r1, #16
 80022ee:	041b      	lsls	r3, r3, #16
 80022f0:	0c09      	lsrs	r1, r1, #16
 80022f2:	1940      	adds	r0, r0, r5
 80022f4:	185b      	adds	r3, r3, r1
 80022f6:	4284      	cmp	r4, r0
 80022f8:	d327      	bcc.n	800234a <__aeabi_ddiv+0x40a>
 80022fa:	d023      	beq.n	8002344 <__aeabi_ddiv+0x404>
 80022fc:	2301      	movs	r3, #1
 80022fe:	0035      	movs	r5, r6
 8002300:	431a      	orrs	r2, r3
 8002302:	4b94      	ldr	r3, [pc, #592]	@ (8002554 <__aeabi_ddiv+0x614>)
 8002304:	4453      	add	r3, sl
 8002306:	2b00      	cmp	r3, #0
 8002308:	dd60      	ble.n	80023cc <__aeabi_ddiv+0x48c>
 800230a:	0751      	lsls	r1, r2, #29
 800230c:	d000      	beq.n	8002310 <__aeabi_ddiv+0x3d0>
 800230e:	e086      	b.n	800241e <__aeabi_ddiv+0x4de>
 8002310:	002e      	movs	r6, r5
 8002312:	08d1      	lsrs	r1, r2, #3
 8002314:	465a      	mov	r2, fp
 8002316:	01d2      	lsls	r2, r2, #7
 8002318:	d506      	bpl.n	8002328 <__aeabi_ddiv+0x3e8>
 800231a:	465a      	mov	r2, fp
 800231c:	4b8e      	ldr	r3, [pc, #568]	@ (8002558 <__aeabi_ddiv+0x618>)
 800231e:	401a      	ands	r2, r3
 8002320:	2380      	movs	r3, #128	@ 0x80
 8002322:	4693      	mov	fp, r2
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	4453      	add	r3, sl
 8002328:	4a8c      	ldr	r2, [pc, #560]	@ (800255c <__aeabi_ddiv+0x61c>)
 800232a:	4293      	cmp	r3, r2
 800232c:	dd00      	ble.n	8002330 <__aeabi_ddiv+0x3f0>
 800232e:	e680      	b.n	8002032 <__aeabi_ddiv+0xf2>
 8002330:	465a      	mov	r2, fp
 8002332:	0752      	lsls	r2, r2, #29
 8002334:	430a      	orrs	r2, r1
 8002336:	4690      	mov	r8, r2
 8002338:	465a      	mov	r2, fp
 800233a:	055b      	lsls	r3, r3, #21
 800233c:	0254      	lsls	r4, r2, #9
 800233e:	0b24      	lsrs	r4, r4, #12
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	e669      	b.n	8002018 <__aeabi_ddiv+0xd8>
 8002344:	0035      	movs	r5, r6
 8002346:	2b00      	cmp	r3, #0
 8002348:	d0db      	beq.n	8002302 <__aeabi_ddiv+0x3c2>
 800234a:	9d00      	ldr	r5, [sp, #0]
 800234c:	1e51      	subs	r1, r2, #1
 800234e:	46ac      	mov	ip, r5
 8002350:	4464      	add	r4, ip
 8002352:	42ac      	cmp	r4, r5
 8002354:	d200      	bcs.n	8002358 <__aeabi_ddiv+0x418>
 8002356:	e09e      	b.n	8002496 <__aeabi_ddiv+0x556>
 8002358:	4284      	cmp	r4, r0
 800235a:	d200      	bcs.n	800235e <__aeabi_ddiv+0x41e>
 800235c:	e0e1      	b.n	8002522 <__aeabi_ddiv+0x5e2>
 800235e:	d100      	bne.n	8002362 <__aeabi_ddiv+0x422>
 8002360:	e0ee      	b.n	8002540 <__aeabi_ddiv+0x600>
 8002362:	000a      	movs	r2, r1
 8002364:	e7ca      	b.n	80022fc <__aeabi_ddiv+0x3bc>
 8002366:	4542      	cmp	r2, r8
 8002368:	d900      	bls.n	800236c <__aeabi_ddiv+0x42c>
 800236a:	e708      	b.n	800217e <__aeabi_ddiv+0x23e>
 800236c:	464b      	mov	r3, r9
 800236e:	07dc      	lsls	r4, r3, #31
 8002370:	0858      	lsrs	r0, r3, #1
 8002372:	4643      	mov	r3, r8
 8002374:	085b      	lsrs	r3, r3, #1
 8002376:	431c      	orrs	r4, r3
 8002378:	4643      	mov	r3, r8
 800237a:	07dd      	lsls	r5, r3, #31
 800237c:	e706      	b.n	800218c <__aeabi_ddiv+0x24c>
 800237e:	f001 f9b9 	bl	80036f4 <__clzsi2>
 8002382:	2315      	movs	r3, #21
 8002384:	469c      	mov	ip, r3
 8002386:	4484      	add	ip, r0
 8002388:	0002      	movs	r2, r0
 800238a:	4663      	mov	r3, ip
 800238c:	3220      	adds	r2, #32
 800238e:	2b1c      	cmp	r3, #28
 8002390:	dc00      	bgt.n	8002394 <__aeabi_ddiv+0x454>
 8002392:	e692      	b.n	80020ba <__aeabi_ddiv+0x17a>
 8002394:	0023      	movs	r3, r4
 8002396:	3808      	subs	r0, #8
 8002398:	4083      	lsls	r3, r0
 800239a:	4699      	mov	r9, r3
 800239c:	2300      	movs	r3, #0
 800239e:	4698      	mov	r8, r3
 80023a0:	e69a      	b.n	80020d8 <__aeabi_ddiv+0x198>
 80023a2:	f001 f9a7 	bl	80036f4 <__clzsi2>
 80023a6:	0002      	movs	r2, r0
 80023a8:	0003      	movs	r3, r0
 80023aa:	3215      	adds	r2, #21
 80023ac:	3320      	adds	r3, #32
 80023ae:	2a1c      	cmp	r2, #28
 80023b0:	dc00      	bgt.n	80023b4 <__aeabi_ddiv+0x474>
 80023b2:	e65f      	b.n	8002074 <__aeabi_ddiv+0x134>
 80023b4:	9900      	ldr	r1, [sp, #0]
 80023b6:	3808      	subs	r0, #8
 80023b8:	4081      	lsls	r1, r0
 80023ba:	2200      	movs	r2, #0
 80023bc:	468b      	mov	fp, r1
 80023be:	e666      	b.n	800208e <__aeabi_ddiv+0x14e>
 80023c0:	2200      	movs	r2, #0
 80023c2:	002e      	movs	r6, r5
 80023c4:	2400      	movs	r4, #0
 80023c6:	4690      	mov	r8, r2
 80023c8:	4b65      	ldr	r3, [pc, #404]	@ (8002560 <__aeabi_ddiv+0x620>)
 80023ca:	e625      	b.n	8002018 <__aeabi_ddiv+0xd8>
 80023cc:	002e      	movs	r6, r5
 80023ce:	2101      	movs	r1, #1
 80023d0:	1ac9      	subs	r1, r1, r3
 80023d2:	2938      	cmp	r1, #56	@ 0x38
 80023d4:	dd00      	ble.n	80023d8 <__aeabi_ddiv+0x498>
 80023d6:	e61b      	b.n	8002010 <__aeabi_ddiv+0xd0>
 80023d8:	291f      	cmp	r1, #31
 80023da:	dc7e      	bgt.n	80024da <__aeabi_ddiv+0x59a>
 80023dc:	4861      	ldr	r0, [pc, #388]	@ (8002564 <__aeabi_ddiv+0x624>)
 80023de:	0014      	movs	r4, r2
 80023e0:	4450      	add	r0, sl
 80023e2:	465b      	mov	r3, fp
 80023e4:	4082      	lsls	r2, r0
 80023e6:	4083      	lsls	r3, r0
 80023e8:	40cc      	lsrs	r4, r1
 80023ea:	1e50      	subs	r0, r2, #1
 80023ec:	4182      	sbcs	r2, r0
 80023ee:	4323      	orrs	r3, r4
 80023f0:	431a      	orrs	r2, r3
 80023f2:	465b      	mov	r3, fp
 80023f4:	40cb      	lsrs	r3, r1
 80023f6:	0751      	lsls	r1, r2, #29
 80023f8:	d009      	beq.n	800240e <__aeabi_ddiv+0x4ce>
 80023fa:	210f      	movs	r1, #15
 80023fc:	4011      	ands	r1, r2
 80023fe:	2904      	cmp	r1, #4
 8002400:	d005      	beq.n	800240e <__aeabi_ddiv+0x4ce>
 8002402:	1d11      	adds	r1, r2, #4
 8002404:	4291      	cmp	r1, r2
 8002406:	4192      	sbcs	r2, r2
 8002408:	4252      	negs	r2, r2
 800240a:	189b      	adds	r3, r3, r2
 800240c:	000a      	movs	r2, r1
 800240e:	0219      	lsls	r1, r3, #8
 8002410:	d400      	bmi.n	8002414 <__aeabi_ddiv+0x4d4>
 8002412:	e09b      	b.n	800254c <__aeabi_ddiv+0x60c>
 8002414:	2200      	movs	r2, #0
 8002416:	2301      	movs	r3, #1
 8002418:	2400      	movs	r4, #0
 800241a:	4690      	mov	r8, r2
 800241c:	e5fc      	b.n	8002018 <__aeabi_ddiv+0xd8>
 800241e:	210f      	movs	r1, #15
 8002420:	4011      	ands	r1, r2
 8002422:	2904      	cmp	r1, #4
 8002424:	d100      	bne.n	8002428 <__aeabi_ddiv+0x4e8>
 8002426:	e773      	b.n	8002310 <__aeabi_ddiv+0x3d0>
 8002428:	1d11      	adds	r1, r2, #4
 800242a:	4291      	cmp	r1, r2
 800242c:	4192      	sbcs	r2, r2
 800242e:	4252      	negs	r2, r2
 8002430:	002e      	movs	r6, r5
 8002432:	08c9      	lsrs	r1, r1, #3
 8002434:	4493      	add	fp, r2
 8002436:	e76d      	b.n	8002314 <__aeabi_ddiv+0x3d4>
 8002438:	9b00      	ldr	r3, [sp, #0]
 800243a:	3d01      	subs	r5, #1
 800243c:	469c      	mov	ip, r3
 800243e:	4461      	add	r1, ip
 8002440:	428b      	cmp	r3, r1
 8002442:	d900      	bls.n	8002446 <__aeabi_ddiv+0x506>
 8002444:	e72c      	b.n	80022a0 <__aeabi_ddiv+0x360>
 8002446:	428a      	cmp	r2, r1
 8002448:	d800      	bhi.n	800244c <__aeabi_ddiv+0x50c>
 800244a:	e729      	b.n	80022a0 <__aeabi_ddiv+0x360>
 800244c:	1e85      	subs	r5, r0, #2
 800244e:	4461      	add	r1, ip
 8002450:	e726      	b.n	80022a0 <__aeabi_ddiv+0x360>
 8002452:	9900      	ldr	r1, [sp, #0]
 8002454:	3b01      	subs	r3, #1
 8002456:	468c      	mov	ip, r1
 8002458:	4464      	add	r4, ip
 800245a:	42a1      	cmp	r1, r4
 800245c:	d900      	bls.n	8002460 <__aeabi_ddiv+0x520>
 800245e:	e72d      	b.n	80022bc <__aeabi_ddiv+0x37c>
 8002460:	42a2      	cmp	r2, r4
 8002462:	d800      	bhi.n	8002466 <__aeabi_ddiv+0x526>
 8002464:	e72a      	b.n	80022bc <__aeabi_ddiv+0x37c>
 8002466:	1e83      	subs	r3, r0, #2
 8002468:	4464      	add	r4, ip
 800246a:	e727      	b.n	80022bc <__aeabi_ddiv+0x37c>
 800246c:	4287      	cmp	r7, r0
 800246e:	d000      	beq.n	8002472 <__aeabi_ddiv+0x532>
 8002470:	e6fe      	b.n	8002270 <__aeabi_ddiv+0x330>
 8002472:	45a9      	cmp	r9, r5
 8002474:	d900      	bls.n	8002478 <__aeabi_ddiv+0x538>
 8002476:	e6fb      	b.n	8002270 <__aeabi_ddiv+0x330>
 8002478:	e6f5      	b.n	8002266 <__aeabi_ddiv+0x326>
 800247a:	42a2      	cmp	r2, r4
 800247c:	d800      	bhi.n	8002480 <__aeabi_ddiv+0x540>
 800247e:	e6b9      	b.n	80021f4 <__aeabi_ddiv+0x2b4>
 8002480:	1e83      	subs	r3, r0, #2
 8002482:	4464      	add	r4, ip
 8002484:	e6b6      	b.n	80021f4 <__aeabi_ddiv+0x2b4>
 8002486:	428a      	cmp	r2, r1
 8002488:	d800      	bhi.n	800248c <__aeabi_ddiv+0x54c>
 800248a:	e69f      	b.n	80021cc <__aeabi_ddiv+0x28c>
 800248c:	46bc      	mov	ip, r7
 800248e:	1e83      	subs	r3, r0, #2
 8002490:	4698      	mov	r8, r3
 8002492:	4461      	add	r1, ip
 8002494:	e69a      	b.n	80021cc <__aeabi_ddiv+0x28c>
 8002496:	000a      	movs	r2, r1
 8002498:	4284      	cmp	r4, r0
 800249a:	d000      	beq.n	800249e <__aeabi_ddiv+0x55e>
 800249c:	e72e      	b.n	80022fc <__aeabi_ddiv+0x3bc>
 800249e:	454b      	cmp	r3, r9
 80024a0:	d000      	beq.n	80024a4 <__aeabi_ddiv+0x564>
 80024a2:	e72b      	b.n	80022fc <__aeabi_ddiv+0x3bc>
 80024a4:	0035      	movs	r5, r6
 80024a6:	e72c      	b.n	8002302 <__aeabi_ddiv+0x3c2>
 80024a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002554 <__aeabi_ddiv+0x614>)
 80024aa:	4a2f      	ldr	r2, [pc, #188]	@ (8002568 <__aeabi_ddiv+0x628>)
 80024ac:	4453      	add	r3, sl
 80024ae:	4592      	cmp	sl, r2
 80024b0:	db43      	blt.n	800253a <__aeabi_ddiv+0x5fa>
 80024b2:	2201      	movs	r2, #1
 80024b4:	2100      	movs	r1, #0
 80024b6:	4493      	add	fp, r2
 80024b8:	e72c      	b.n	8002314 <__aeabi_ddiv+0x3d4>
 80024ba:	42ac      	cmp	r4, r5
 80024bc:	d800      	bhi.n	80024c0 <__aeabi_ddiv+0x580>
 80024be:	e6d7      	b.n	8002270 <__aeabi_ddiv+0x330>
 80024c0:	2302      	movs	r3, #2
 80024c2:	425b      	negs	r3, r3
 80024c4:	469c      	mov	ip, r3
 80024c6:	9900      	ldr	r1, [sp, #0]
 80024c8:	444d      	add	r5, r9
 80024ca:	454d      	cmp	r5, r9
 80024cc:	419b      	sbcs	r3, r3
 80024ce:	44e3      	add	fp, ip
 80024d0:	468c      	mov	ip, r1
 80024d2:	425b      	negs	r3, r3
 80024d4:	4463      	add	r3, ip
 80024d6:	18c0      	adds	r0, r0, r3
 80024d8:	e6cc      	b.n	8002274 <__aeabi_ddiv+0x334>
 80024da:	201f      	movs	r0, #31
 80024dc:	4240      	negs	r0, r0
 80024de:	1ac3      	subs	r3, r0, r3
 80024e0:	4658      	mov	r0, fp
 80024e2:	40d8      	lsrs	r0, r3
 80024e4:	2920      	cmp	r1, #32
 80024e6:	d004      	beq.n	80024f2 <__aeabi_ddiv+0x5b2>
 80024e8:	4659      	mov	r1, fp
 80024ea:	4b20      	ldr	r3, [pc, #128]	@ (800256c <__aeabi_ddiv+0x62c>)
 80024ec:	4453      	add	r3, sl
 80024ee:	4099      	lsls	r1, r3
 80024f0:	430a      	orrs	r2, r1
 80024f2:	1e53      	subs	r3, r2, #1
 80024f4:	419a      	sbcs	r2, r3
 80024f6:	2307      	movs	r3, #7
 80024f8:	0019      	movs	r1, r3
 80024fa:	4302      	orrs	r2, r0
 80024fc:	2400      	movs	r4, #0
 80024fe:	4011      	ands	r1, r2
 8002500:	4213      	tst	r3, r2
 8002502:	d009      	beq.n	8002518 <__aeabi_ddiv+0x5d8>
 8002504:	3308      	adds	r3, #8
 8002506:	4013      	ands	r3, r2
 8002508:	2b04      	cmp	r3, #4
 800250a:	d01d      	beq.n	8002548 <__aeabi_ddiv+0x608>
 800250c:	1d13      	adds	r3, r2, #4
 800250e:	4293      	cmp	r3, r2
 8002510:	4189      	sbcs	r1, r1
 8002512:	001a      	movs	r2, r3
 8002514:	4249      	negs	r1, r1
 8002516:	0749      	lsls	r1, r1, #29
 8002518:	08d2      	lsrs	r2, r2, #3
 800251a:	430a      	orrs	r2, r1
 800251c:	4690      	mov	r8, r2
 800251e:	2300      	movs	r3, #0
 8002520:	e57a      	b.n	8002018 <__aeabi_ddiv+0xd8>
 8002522:	4649      	mov	r1, r9
 8002524:	9f00      	ldr	r7, [sp, #0]
 8002526:	004d      	lsls	r5, r1, #1
 8002528:	454d      	cmp	r5, r9
 800252a:	4189      	sbcs	r1, r1
 800252c:	46bc      	mov	ip, r7
 800252e:	4249      	negs	r1, r1
 8002530:	4461      	add	r1, ip
 8002532:	46a9      	mov	r9, r5
 8002534:	3a02      	subs	r2, #2
 8002536:	1864      	adds	r4, r4, r1
 8002538:	e7ae      	b.n	8002498 <__aeabi_ddiv+0x558>
 800253a:	2201      	movs	r2, #1
 800253c:	4252      	negs	r2, r2
 800253e:	e746      	b.n	80023ce <__aeabi_ddiv+0x48e>
 8002540:	4599      	cmp	r9, r3
 8002542:	d3ee      	bcc.n	8002522 <__aeabi_ddiv+0x5e2>
 8002544:	000a      	movs	r2, r1
 8002546:	e7aa      	b.n	800249e <__aeabi_ddiv+0x55e>
 8002548:	2100      	movs	r1, #0
 800254a:	e7e5      	b.n	8002518 <__aeabi_ddiv+0x5d8>
 800254c:	0759      	lsls	r1, r3, #29
 800254e:	025b      	lsls	r3, r3, #9
 8002550:	0b1c      	lsrs	r4, r3, #12
 8002552:	e7e1      	b.n	8002518 <__aeabi_ddiv+0x5d8>
 8002554:	000003ff 	.word	0x000003ff
 8002558:	feffffff 	.word	0xfeffffff
 800255c:	000007fe 	.word	0x000007fe
 8002560:	000007ff 	.word	0x000007ff
 8002564:	0000041e 	.word	0x0000041e
 8002568:	fffffc02 	.word	0xfffffc02
 800256c:	0000043e 	.word	0x0000043e

08002570 <__eqdf2>:
 8002570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002572:	4657      	mov	r7, sl
 8002574:	46de      	mov	lr, fp
 8002576:	464e      	mov	r6, r9
 8002578:	4645      	mov	r5, r8
 800257a:	b5e0      	push	{r5, r6, r7, lr}
 800257c:	000d      	movs	r5, r1
 800257e:	0004      	movs	r4, r0
 8002580:	0fe8      	lsrs	r0, r5, #31
 8002582:	4683      	mov	fp, r0
 8002584:	0309      	lsls	r1, r1, #12
 8002586:	0fd8      	lsrs	r0, r3, #31
 8002588:	0b09      	lsrs	r1, r1, #12
 800258a:	4682      	mov	sl, r0
 800258c:	4819      	ldr	r0, [pc, #100]	@ (80025f4 <__eqdf2+0x84>)
 800258e:	468c      	mov	ip, r1
 8002590:	031f      	lsls	r7, r3, #12
 8002592:	0069      	lsls	r1, r5, #1
 8002594:	005e      	lsls	r6, r3, #1
 8002596:	0d49      	lsrs	r1, r1, #21
 8002598:	0b3f      	lsrs	r7, r7, #12
 800259a:	0d76      	lsrs	r6, r6, #21
 800259c:	4281      	cmp	r1, r0
 800259e:	d018      	beq.n	80025d2 <__eqdf2+0x62>
 80025a0:	4286      	cmp	r6, r0
 80025a2:	d00f      	beq.n	80025c4 <__eqdf2+0x54>
 80025a4:	2001      	movs	r0, #1
 80025a6:	42b1      	cmp	r1, r6
 80025a8:	d10d      	bne.n	80025c6 <__eqdf2+0x56>
 80025aa:	45bc      	cmp	ip, r7
 80025ac:	d10b      	bne.n	80025c6 <__eqdf2+0x56>
 80025ae:	4294      	cmp	r4, r2
 80025b0:	d109      	bne.n	80025c6 <__eqdf2+0x56>
 80025b2:	45d3      	cmp	fp, sl
 80025b4:	d01c      	beq.n	80025f0 <__eqdf2+0x80>
 80025b6:	2900      	cmp	r1, #0
 80025b8:	d105      	bne.n	80025c6 <__eqdf2+0x56>
 80025ba:	4660      	mov	r0, ip
 80025bc:	4320      	orrs	r0, r4
 80025be:	1e43      	subs	r3, r0, #1
 80025c0:	4198      	sbcs	r0, r3
 80025c2:	e000      	b.n	80025c6 <__eqdf2+0x56>
 80025c4:	2001      	movs	r0, #1
 80025c6:	bcf0      	pop	{r4, r5, r6, r7}
 80025c8:	46bb      	mov	fp, r7
 80025ca:	46b2      	mov	sl, r6
 80025cc:	46a9      	mov	r9, r5
 80025ce:	46a0      	mov	r8, r4
 80025d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025d2:	2001      	movs	r0, #1
 80025d4:	428e      	cmp	r6, r1
 80025d6:	d1f6      	bne.n	80025c6 <__eqdf2+0x56>
 80025d8:	4661      	mov	r1, ip
 80025da:	4339      	orrs	r1, r7
 80025dc:	000f      	movs	r7, r1
 80025de:	4317      	orrs	r7, r2
 80025e0:	4327      	orrs	r7, r4
 80025e2:	d1f0      	bne.n	80025c6 <__eqdf2+0x56>
 80025e4:	465b      	mov	r3, fp
 80025e6:	4652      	mov	r2, sl
 80025e8:	1a98      	subs	r0, r3, r2
 80025ea:	1e43      	subs	r3, r0, #1
 80025ec:	4198      	sbcs	r0, r3
 80025ee:	e7ea      	b.n	80025c6 <__eqdf2+0x56>
 80025f0:	2000      	movs	r0, #0
 80025f2:	e7e8      	b.n	80025c6 <__eqdf2+0x56>
 80025f4:	000007ff 	.word	0x000007ff

080025f8 <__gedf2>:
 80025f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025fa:	4657      	mov	r7, sl
 80025fc:	464e      	mov	r6, r9
 80025fe:	4645      	mov	r5, r8
 8002600:	46de      	mov	lr, fp
 8002602:	b5e0      	push	{r5, r6, r7, lr}
 8002604:	000d      	movs	r5, r1
 8002606:	030e      	lsls	r6, r1, #12
 8002608:	0049      	lsls	r1, r1, #1
 800260a:	0d49      	lsrs	r1, r1, #21
 800260c:	468a      	mov	sl, r1
 800260e:	0fdf      	lsrs	r7, r3, #31
 8002610:	0fe9      	lsrs	r1, r5, #31
 8002612:	46bc      	mov	ip, r7
 8002614:	b083      	sub	sp, #12
 8002616:	4f2f      	ldr	r7, [pc, #188]	@ (80026d4 <__gedf2+0xdc>)
 8002618:	0004      	movs	r4, r0
 800261a:	4680      	mov	r8, r0
 800261c:	9101      	str	r1, [sp, #4]
 800261e:	0058      	lsls	r0, r3, #1
 8002620:	0319      	lsls	r1, r3, #12
 8002622:	4691      	mov	r9, r2
 8002624:	0b36      	lsrs	r6, r6, #12
 8002626:	0b09      	lsrs	r1, r1, #12
 8002628:	0d40      	lsrs	r0, r0, #21
 800262a:	45ba      	cmp	sl, r7
 800262c:	d01d      	beq.n	800266a <__gedf2+0x72>
 800262e:	42b8      	cmp	r0, r7
 8002630:	d00d      	beq.n	800264e <__gedf2+0x56>
 8002632:	4657      	mov	r7, sl
 8002634:	2f00      	cmp	r7, #0
 8002636:	d12a      	bne.n	800268e <__gedf2+0x96>
 8002638:	4334      	orrs	r4, r6
 800263a:	2800      	cmp	r0, #0
 800263c:	d124      	bne.n	8002688 <__gedf2+0x90>
 800263e:	430a      	orrs	r2, r1
 8002640:	d036      	beq.n	80026b0 <__gedf2+0xb8>
 8002642:	2c00      	cmp	r4, #0
 8002644:	d141      	bne.n	80026ca <__gedf2+0xd2>
 8002646:	4663      	mov	r3, ip
 8002648:	0058      	lsls	r0, r3, #1
 800264a:	3801      	subs	r0, #1
 800264c:	e015      	b.n	800267a <__gedf2+0x82>
 800264e:	4311      	orrs	r1, r2
 8002650:	d138      	bne.n	80026c4 <__gedf2+0xcc>
 8002652:	4653      	mov	r3, sl
 8002654:	2b00      	cmp	r3, #0
 8002656:	d101      	bne.n	800265c <__gedf2+0x64>
 8002658:	4326      	orrs	r6, r4
 800265a:	d0f4      	beq.n	8002646 <__gedf2+0x4e>
 800265c:	9b01      	ldr	r3, [sp, #4]
 800265e:	4563      	cmp	r3, ip
 8002660:	d107      	bne.n	8002672 <__gedf2+0x7a>
 8002662:	9b01      	ldr	r3, [sp, #4]
 8002664:	0058      	lsls	r0, r3, #1
 8002666:	3801      	subs	r0, #1
 8002668:	e007      	b.n	800267a <__gedf2+0x82>
 800266a:	4326      	orrs	r6, r4
 800266c:	d12a      	bne.n	80026c4 <__gedf2+0xcc>
 800266e:	4550      	cmp	r0, sl
 8002670:	d021      	beq.n	80026b6 <__gedf2+0xbe>
 8002672:	2001      	movs	r0, #1
 8002674:	9b01      	ldr	r3, [sp, #4]
 8002676:	425f      	negs	r7, r3
 8002678:	4338      	orrs	r0, r7
 800267a:	b003      	add	sp, #12
 800267c:	bcf0      	pop	{r4, r5, r6, r7}
 800267e:	46bb      	mov	fp, r7
 8002680:	46b2      	mov	sl, r6
 8002682:	46a9      	mov	r9, r5
 8002684:	46a0      	mov	r8, r4
 8002686:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002688:	2c00      	cmp	r4, #0
 800268a:	d0dc      	beq.n	8002646 <__gedf2+0x4e>
 800268c:	e7e6      	b.n	800265c <__gedf2+0x64>
 800268e:	2800      	cmp	r0, #0
 8002690:	d0ef      	beq.n	8002672 <__gedf2+0x7a>
 8002692:	9b01      	ldr	r3, [sp, #4]
 8002694:	4563      	cmp	r3, ip
 8002696:	d1ec      	bne.n	8002672 <__gedf2+0x7a>
 8002698:	4582      	cmp	sl, r0
 800269a:	dcea      	bgt.n	8002672 <__gedf2+0x7a>
 800269c:	dbe1      	blt.n	8002662 <__gedf2+0x6a>
 800269e:	428e      	cmp	r6, r1
 80026a0:	d8e7      	bhi.n	8002672 <__gedf2+0x7a>
 80026a2:	d1de      	bne.n	8002662 <__gedf2+0x6a>
 80026a4:	45c8      	cmp	r8, r9
 80026a6:	d8e4      	bhi.n	8002672 <__gedf2+0x7a>
 80026a8:	2000      	movs	r0, #0
 80026aa:	45c8      	cmp	r8, r9
 80026ac:	d2e5      	bcs.n	800267a <__gedf2+0x82>
 80026ae:	e7d8      	b.n	8002662 <__gedf2+0x6a>
 80026b0:	2c00      	cmp	r4, #0
 80026b2:	d0e2      	beq.n	800267a <__gedf2+0x82>
 80026b4:	e7dd      	b.n	8002672 <__gedf2+0x7a>
 80026b6:	4311      	orrs	r1, r2
 80026b8:	d104      	bne.n	80026c4 <__gedf2+0xcc>
 80026ba:	9b01      	ldr	r3, [sp, #4]
 80026bc:	4563      	cmp	r3, ip
 80026be:	d1d8      	bne.n	8002672 <__gedf2+0x7a>
 80026c0:	2000      	movs	r0, #0
 80026c2:	e7da      	b.n	800267a <__gedf2+0x82>
 80026c4:	2002      	movs	r0, #2
 80026c6:	4240      	negs	r0, r0
 80026c8:	e7d7      	b.n	800267a <__gedf2+0x82>
 80026ca:	9b01      	ldr	r3, [sp, #4]
 80026cc:	4563      	cmp	r3, ip
 80026ce:	d0e6      	beq.n	800269e <__gedf2+0xa6>
 80026d0:	e7cf      	b.n	8002672 <__gedf2+0x7a>
 80026d2:	46c0      	nop			@ (mov r8, r8)
 80026d4:	000007ff 	.word	0x000007ff

080026d8 <__ledf2>:
 80026d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026da:	4657      	mov	r7, sl
 80026dc:	464e      	mov	r6, r9
 80026de:	4645      	mov	r5, r8
 80026e0:	46de      	mov	lr, fp
 80026e2:	b5e0      	push	{r5, r6, r7, lr}
 80026e4:	000d      	movs	r5, r1
 80026e6:	030e      	lsls	r6, r1, #12
 80026e8:	0049      	lsls	r1, r1, #1
 80026ea:	0d49      	lsrs	r1, r1, #21
 80026ec:	468a      	mov	sl, r1
 80026ee:	0fdf      	lsrs	r7, r3, #31
 80026f0:	0fe9      	lsrs	r1, r5, #31
 80026f2:	46bc      	mov	ip, r7
 80026f4:	b083      	sub	sp, #12
 80026f6:	4f2e      	ldr	r7, [pc, #184]	@ (80027b0 <__ledf2+0xd8>)
 80026f8:	0004      	movs	r4, r0
 80026fa:	4680      	mov	r8, r0
 80026fc:	9101      	str	r1, [sp, #4]
 80026fe:	0058      	lsls	r0, r3, #1
 8002700:	0319      	lsls	r1, r3, #12
 8002702:	4691      	mov	r9, r2
 8002704:	0b36      	lsrs	r6, r6, #12
 8002706:	0b09      	lsrs	r1, r1, #12
 8002708:	0d40      	lsrs	r0, r0, #21
 800270a:	45ba      	cmp	sl, r7
 800270c:	d01e      	beq.n	800274c <__ledf2+0x74>
 800270e:	42b8      	cmp	r0, r7
 8002710:	d00d      	beq.n	800272e <__ledf2+0x56>
 8002712:	4657      	mov	r7, sl
 8002714:	2f00      	cmp	r7, #0
 8002716:	d127      	bne.n	8002768 <__ledf2+0x90>
 8002718:	4334      	orrs	r4, r6
 800271a:	2800      	cmp	r0, #0
 800271c:	d133      	bne.n	8002786 <__ledf2+0xae>
 800271e:	430a      	orrs	r2, r1
 8002720:	d034      	beq.n	800278c <__ledf2+0xb4>
 8002722:	2c00      	cmp	r4, #0
 8002724:	d140      	bne.n	80027a8 <__ledf2+0xd0>
 8002726:	4663      	mov	r3, ip
 8002728:	0058      	lsls	r0, r3, #1
 800272a:	3801      	subs	r0, #1
 800272c:	e015      	b.n	800275a <__ledf2+0x82>
 800272e:	4311      	orrs	r1, r2
 8002730:	d112      	bne.n	8002758 <__ledf2+0x80>
 8002732:	4653      	mov	r3, sl
 8002734:	2b00      	cmp	r3, #0
 8002736:	d101      	bne.n	800273c <__ledf2+0x64>
 8002738:	4326      	orrs	r6, r4
 800273a:	d0f4      	beq.n	8002726 <__ledf2+0x4e>
 800273c:	9b01      	ldr	r3, [sp, #4]
 800273e:	4563      	cmp	r3, ip
 8002740:	d01d      	beq.n	800277e <__ledf2+0xa6>
 8002742:	2001      	movs	r0, #1
 8002744:	9b01      	ldr	r3, [sp, #4]
 8002746:	425f      	negs	r7, r3
 8002748:	4338      	orrs	r0, r7
 800274a:	e006      	b.n	800275a <__ledf2+0x82>
 800274c:	4326      	orrs	r6, r4
 800274e:	d103      	bne.n	8002758 <__ledf2+0x80>
 8002750:	4550      	cmp	r0, sl
 8002752:	d1f6      	bne.n	8002742 <__ledf2+0x6a>
 8002754:	4311      	orrs	r1, r2
 8002756:	d01c      	beq.n	8002792 <__ledf2+0xba>
 8002758:	2002      	movs	r0, #2
 800275a:	b003      	add	sp, #12
 800275c:	bcf0      	pop	{r4, r5, r6, r7}
 800275e:	46bb      	mov	fp, r7
 8002760:	46b2      	mov	sl, r6
 8002762:	46a9      	mov	r9, r5
 8002764:	46a0      	mov	r8, r4
 8002766:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002768:	2800      	cmp	r0, #0
 800276a:	d0ea      	beq.n	8002742 <__ledf2+0x6a>
 800276c:	9b01      	ldr	r3, [sp, #4]
 800276e:	4563      	cmp	r3, ip
 8002770:	d1e7      	bne.n	8002742 <__ledf2+0x6a>
 8002772:	4582      	cmp	sl, r0
 8002774:	dce5      	bgt.n	8002742 <__ledf2+0x6a>
 8002776:	db02      	blt.n	800277e <__ledf2+0xa6>
 8002778:	428e      	cmp	r6, r1
 800277a:	d8e2      	bhi.n	8002742 <__ledf2+0x6a>
 800277c:	d00e      	beq.n	800279c <__ledf2+0xc4>
 800277e:	9b01      	ldr	r3, [sp, #4]
 8002780:	0058      	lsls	r0, r3, #1
 8002782:	3801      	subs	r0, #1
 8002784:	e7e9      	b.n	800275a <__ledf2+0x82>
 8002786:	2c00      	cmp	r4, #0
 8002788:	d0cd      	beq.n	8002726 <__ledf2+0x4e>
 800278a:	e7d7      	b.n	800273c <__ledf2+0x64>
 800278c:	2c00      	cmp	r4, #0
 800278e:	d0e4      	beq.n	800275a <__ledf2+0x82>
 8002790:	e7d7      	b.n	8002742 <__ledf2+0x6a>
 8002792:	9b01      	ldr	r3, [sp, #4]
 8002794:	2000      	movs	r0, #0
 8002796:	4563      	cmp	r3, ip
 8002798:	d0df      	beq.n	800275a <__ledf2+0x82>
 800279a:	e7d2      	b.n	8002742 <__ledf2+0x6a>
 800279c:	45c8      	cmp	r8, r9
 800279e:	d8d0      	bhi.n	8002742 <__ledf2+0x6a>
 80027a0:	2000      	movs	r0, #0
 80027a2:	45c8      	cmp	r8, r9
 80027a4:	d2d9      	bcs.n	800275a <__ledf2+0x82>
 80027a6:	e7ea      	b.n	800277e <__ledf2+0xa6>
 80027a8:	9b01      	ldr	r3, [sp, #4]
 80027aa:	4563      	cmp	r3, ip
 80027ac:	d0e4      	beq.n	8002778 <__ledf2+0xa0>
 80027ae:	e7c8      	b.n	8002742 <__ledf2+0x6a>
 80027b0:	000007ff 	.word	0x000007ff

080027b4 <__aeabi_dmul>:
 80027b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027b6:	4657      	mov	r7, sl
 80027b8:	464e      	mov	r6, r9
 80027ba:	46de      	mov	lr, fp
 80027bc:	4645      	mov	r5, r8
 80027be:	b5e0      	push	{r5, r6, r7, lr}
 80027c0:	001f      	movs	r7, r3
 80027c2:	030b      	lsls	r3, r1, #12
 80027c4:	0b1b      	lsrs	r3, r3, #12
 80027c6:	0016      	movs	r6, r2
 80027c8:	469a      	mov	sl, r3
 80027ca:	0fca      	lsrs	r2, r1, #31
 80027cc:	004b      	lsls	r3, r1, #1
 80027ce:	0004      	movs	r4, r0
 80027d0:	4691      	mov	r9, r2
 80027d2:	b085      	sub	sp, #20
 80027d4:	0d5b      	lsrs	r3, r3, #21
 80027d6:	d100      	bne.n	80027da <__aeabi_dmul+0x26>
 80027d8:	e1cf      	b.n	8002b7a <__aeabi_dmul+0x3c6>
 80027da:	4acd      	ldr	r2, [pc, #820]	@ (8002b10 <__aeabi_dmul+0x35c>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d055      	beq.n	800288c <__aeabi_dmul+0xd8>
 80027e0:	4651      	mov	r1, sl
 80027e2:	0f42      	lsrs	r2, r0, #29
 80027e4:	00c9      	lsls	r1, r1, #3
 80027e6:	430a      	orrs	r2, r1
 80027e8:	2180      	movs	r1, #128	@ 0x80
 80027ea:	0409      	lsls	r1, r1, #16
 80027ec:	4311      	orrs	r1, r2
 80027ee:	00c2      	lsls	r2, r0, #3
 80027f0:	4690      	mov	r8, r2
 80027f2:	4ac8      	ldr	r2, [pc, #800]	@ (8002b14 <__aeabi_dmul+0x360>)
 80027f4:	468a      	mov	sl, r1
 80027f6:	4693      	mov	fp, r2
 80027f8:	449b      	add	fp, r3
 80027fa:	2300      	movs	r3, #0
 80027fc:	2500      	movs	r5, #0
 80027fe:	9302      	str	r3, [sp, #8]
 8002800:	033c      	lsls	r4, r7, #12
 8002802:	007b      	lsls	r3, r7, #1
 8002804:	0ffa      	lsrs	r2, r7, #31
 8002806:	9601      	str	r6, [sp, #4]
 8002808:	0b24      	lsrs	r4, r4, #12
 800280a:	0d5b      	lsrs	r3, r3, #21
 800280c:	9200      	str	r2, [sp, #0]
 800280e:	d100      	bne.n	8002812 <__aeabi_dmul+0x5e>
 8002810:	e188      	b.n	8002b24 <__aeabi_dmul+0x370>
 8002812:	4abf      	ldr	r2, [pc, #764]	@ (8002b10 <__aeabi_dmul+0x35c>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d100      	bne.n	800281a <__aeabi_dmul+0x66>
 8002818:	e092      	b.n	8002940 <__aeabi_dmul+0x18c>
 800281a:	4abe      	ldr	r2, [pc, #760]	@ (8002b14 <__aeabi_dmul+0x360>)
 800281c:	4694      	mov	ip, r2
 800281e:	4463      	add	r3, ip
 8002820:	449b      	add	fp, r3
 8002822:	2d0a      	cmp	r5, #10
 8002824:	dc42      	bgt.n	80028ac <__aeabi_dmul+0xf8>
 8002826:	00e4      	lsls	r4, r4, #3
 8002828:	0f73      	lsrs	r3, r6, #29
 800282a:	4323      	orrs	r3, r4
 800282c:	2480      	movs	r4, #128	@ 0x80
 800282e:	4649      	mov	r1, r9
 8002830:	0424      	lsls	r4, r4, #16
 8002832:	431c      	orrs	r4, r3
 8002834:	00f3      	lsls	r3, r6, #3
 8002836:	9301      	str	r3, [sp, #4]
 8002838:	9b00      	ldr	r3, [sp, #0]
 800283a:	2000      	movs	r0, #0
 800283c:	4059      	eors	r1, r3
 800283e:	b2cb      	uxtb	r3, r1
 8002840:	9303      	str	r3, [sp, #12]
 8002842:	2d02      	cmp	r5, #2
 8002844:	dc00      	bgt.n	8002848 <__aeabi_dmul+0x94>
 8002846:	e094      	b.n	8002972 <__aeabi_dmul+0x1be>
 8002848:	2301      	movs	r3, #1
 800284a:	40ab      	lsls	r3, r5
 800284c:	001d      	movs	r5, r3
 800284e:	23a6      	movs	r3, #166	@ 0xa6
 8002850:	002a      	movs	r2, r5
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	401a      	ands	r2, r3
 8002856:	421d      	tst	r5, r3
 8002858:	d000      	beq.n	800285c <__aeabi_dmul+0xa8>
 800285a:	e229      	b.n	8002cb0 <__aeabi_dmul+0x4fc>
 800285c:	2390      	movs	r3, #144	@ 0x90
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	421d      	tst	r5, r3
 8002862:	d100      	bne.n	8002866 <__aeabi_dmul+0xb2>
 8002864:	e24d      	b.n	8002d02 <__aeabi_dmul+0x54e>
 8002866:	2300      	movs	r3, #0
 8002868:	2480      	movs	r4, #128	@ 0x80
 800286a:	4699      	mov	r9, r3
 800286c:	0324      	lsls	r4, r4, #12
 800286e:	4ba8      	ldr	r3, [pc, #672]	@ (8002b10 <__aeabi_dmul+0x35c>)
 8002870:	0010      	movs	r0, r2
 8002872:	464a      	mov	r2, r9
 8002874:	051b      	lsls	r3, r3, #20
 8002876:	4323      	orrs	r3, r4
 8002878:	07d2      	lsls	r2, r2, #31
 800287a:	4313      	orrs	r3, r2
 800287c:	0019      	movs	r1, r3
 800287e:	b005      	add	sp, #20
 8002880:	bcf0      	pop	{r4, r5, r6, r7}
 8002882:	46bb      	mov	fp, r7
 8002884:	46b2      	mov	sl, r6
 8002886:	46a9      	mov	r9, r5
 8002888:	46a0      	mov	r8, r4
 800288a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800288c:	4652      	mov	r2, sl
 800288e:	4302      	orrs	r2, r0
 8002890:	4690      	mov	r8, r2
 8002892:	d000      	beq.n	8002896 <__aeabi_dmul+0xe2>
 8002894:	e1ac      	b.n	8002bf0 <__aeabi_dmul+0x43c>
 8002896:	469b      	mov	fp, r3
 8002898:	2302      	movs	r3, #2
 800289a:	4692      	mov	sl, r2
 800289c:	2508      	movs	r5, #8
 800289e:	9302      	str	r3, [sp, #8]
 80028a0:	e7ae      	b.n	8002800 <__aeabi_dmul+0x4c>
 80028a2:	9b00      	ldr	r3, [sp, #0]
 80028a4:	46a2      	mov	sl, r4
 80028a6:	4699      	mov	r9, r3
 80028a8:	9b01      	ldr	r3, [sp, #4]
 80028aa:	4698      	mov	r8, r3
 80028ac:	9b02      	ldr	r3, [sp, #8]
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d100      	bne.n	80028b4 <__aeabi_dmul+0x100>
 80028b2:	e1ca      	b.n	8002c4a <__aeabi_dmul+0x496>
 80028b4:	2b03      	cmp	r3, #3
 80028b6:	d100      	bne.n	80028ba <__aeabi_dmul+0x106>
 80028b8:	e192      	b.n	8002be0 <__aeabi_dmul+0x42c>
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d110      	bne.n	80028e0 <__aeabi_dmul+0x12c>
 80028be:	2300      	movs	r3, #0
 80028c0:	2400      	movs	r4, #0
 80028c2:	2200      	movs	r2, #0
 80028c4:	e7d4      	b.n	8002870 <__aeabi_dmul+0xbc>
 80028c6:	2201      	movs	r2, #1
 80028c8:	087b      	lsrs	r3, r7, #1
 80028ca:	403a      	ands	r2, r7
 80028cc:	4313      	orrs	r3, r2
 80028ce:	4652      	mov	r2, sl
 80028d0:	07d2      	lsls	r2, r2, #31
 80028d2:	4313      	orrs	r3, r2
 80028d4:	4698      	mov	r8, r3
 80028d6:	4653      	mov	r3, sl
 80028d8:	085b      	lsrs	r3, r3, #1
 80028da:	469a      	mov	sl, r3
 80028dc:	9b03      	ldr	r3, [sp, #12]
 80028de:	4699      	mov	r9, r3
 80028e0:	465b      	mov	r3, fp
 80028e2:	1c58      	adds	r0, r3, #1
 80028e4:	2380      	movs	r3, #128	@ 0x80
 80028e6:	00db      	lsls	r3, r3, #3
 80028e8:	445b      	add	r3, fp
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	dc00      	bgt.n	80028f0 <__aeabi_dmul+0x13c>
 80028ee:	e1b1      	b.n	8002c54 <__aeabi_dmul+0x4a0>
 80028f0:	4642      	mov	r2, r8
 80028f2:	0752      	lsls	r2, r2, #29
 80028f4:	d00b      	beq.n	800290e <__aeabi_dmul+0x15a>
 80028f6:	220f      	movs	r2, #15
 80028f8:	4641      	mov	r1, r8
 80028fa:	400a      	ands	r2, r1
 80028fc:	2a04      	cmp	r2, #4
 80028fe:	d006      	beq.n	800290e <__aeabi_dmul+0x15a>
 8002900:	4642      	mov	r2, r8
 8002902:	1d11      	adds	r1, r2, #4
 8002904:	4541      	cmp	r1, r8
 8002906:	4192      	sbcs	r2, r2
 8002908:	4688      	mov	r8, r1
 800290a:	4252      	negs	r2, r2
 800290c:	4492      	add	sl, r2
 800290e:	4652      	mov	r2, sl
 8002910:	01d2      	lsls	r2, r2, #7
 8002912:	d506      	bpl.n	8002922 <__aeabi_dmul+0x16e>
 8002914:	4652      	mov	r2, sl
 8002916:	4b80      	ldr	r3, [pc, #512]	@ (8002b18 <__aeabi_dmul+0x364>)
 8002918:	401a      	ands	r2, r3
 800291a:	2380      	movs	r3, #128	@ 0x80
 800291c:	4692      	mov	sl, r2
 800291e:	00db      	lsls	r3, r3, #3
 8002920:	18c3      	adds	r3, r0, r3
 8002922:	4a7e      	ldr	r2, [pc, #504]	@ (8002b1c <__aeabi_dmul+0x368>)
 8002924:	4293      	cmp	r3, r2
 8002926:	dd00      	ble.n	800292a <__aeabi_dmul+0x176>
 8002928:	e18f      	b.n	8002c4a <__aeabi_dmul+0x496>
 800292a:	4642      	mov	r2, r8
 800292c:	08d1      	lsrs	r1, r2, #3
 800292e:	4652      	mov	r2, sl
 8002930:	0752      	lsls	r2, r2, #29
 8002932:	430a      	orrs	r2, r1
 8002934:	4651      	mov	r1, sl
 8002936:	055b      	lsls	r3, r3, #21
 8002938:	024c      	lsls	r4, r1, #9
 800293a:	0b24      	lsrs	r4, r4, #12
 800293c:	0d5b      	lsrs	r3, r3, #21
 800293e:	e797      	b.n	8002870 <__aeabi_dmul+0xbc>
 8002940:	4b73      	ldr	r3, [pc, #460]	@ (8002b10 <__aeabi_dmul+0x35c>)
 8002942:	4326      	orrs	r6, r4
 8002944:	469c      	mov	ip, r3
 8002946:	44e3      	add	fp, ip
 8002948:	2e00      	cmp	r6, #0
 800294a:	d100      	bne.n	800294e <__aeabi_dmul+0x19a>
 800294c:	e16f      	b.n	8002c2e <__aeabi_dmul+0x47a>
 800294e:	2303      	movs	r3, #3
 8002950:	4649      	mov	r1, r9
 8002952:	431d      	orrs	r5, r3
 8002954:	9b00      	ldr	r3, [sp, #0]
 8002956:	4059      	eors	r1, r3
 8002958:	b2cb      	uxtb	r3, r1
 800295a:	9303      	str	r3, [sp, #12]
 800295c:	2d0a      	cmp	r5, #10
 800295e:	dd00      	ble.n	8002962 <__aeabi_dmul+0x1ae>
 8002960:	e133      	b.n	8002bca <__aeabi_dmul+0x416>
 8002962:	2301      	movs	r3, #1
 8002964:	40ab      	lsls	r3, r5
 8002966:	001d      	movs	r5, r3
 8002968:	2303      	movs	r3, #3
 800296a:	9302      	str	r3, [sp, #8]
 800296c:	2288      	movs	r2, #136	@ 0x88
 800296e:	422a      	tst	r2, r5
 8002970:	d197      	bne.n	80028a2 <__aeabi_dmul+0xee>
 8002972:	4642      	mov	r2, r8
 8002974:	4643      	mov	r3, r8
 8002976:	0412      	lsls	r2, r2, #16
 8002978:	0c12      	lsrs	r2, r2, #16
 800297a:	0016      	movs	r6, r2
 800297c:	9801      	ldr	r0, [sp, #4]
 800297e:	0c1d      	lsrs	r5, r3, #16
 8002980:	0c03      	lsrs	r3, r0, #16
 8002982:	0400      	lsls	r0, r0, #16
 8002984:	0c00      	lsrs	r0, r0, #16
 8002986:	4346      	muls	r6, r0
 8002988:	46b4      	mov	ip, r6
 800298a:	001e      	movs	r6, r3
 800298c:	436e      	muls	r6, r5
 800298e:	9600      	str	r6, [sp, #0]
 8002990:	0016      	movs	r6, r2
 8002992:	0007      	movs	r7, r0
 8002994:	435e      	muls	r6, r3
 8002996:	4661      	mov	r1, ip
 8002998:	46b0      	mov	r8, r6
 800299a:	436f      	muls	r7, r5
 800299c:	0c0e      	lsrs	r6, r1, #16
 800299e:	44b8      	add	r8, r7
 80029a0:	4446      	add	r6, r8
 80029a2:	42b7      	cmp	r7, r6
 80029a4:	d905      	bls.n	80029b2 <__aeabi_dmul+0x1fe>
 80029a6:	2180      	movs	r1, #128	@ 0x80
 80029a8:	0249      	lsls	r1, r1, #9
 80029aa:	4688      	mov	r8, r1
 80029ac:	9f00      	ldr	r7, [sp, #0]
 80029ae:	4447      	add	r7, r8
 80029b0:	9700      	str	r7, [sp, #0]
 80029b2:	4661      	mov	r1, ip
 80029b4:	0409      	lsls	r1, r1, #16
 80029b6:	0c09      	lsrs	r1, r1, #16
 80029b8:	0c37      	lsrs	r7, r6, #16
 80029ba:	0436      	lsls	r6, r6, #16
 80029bc:	468c      	mov	ip, r1
 80029be:	0031      	movs	r1, r6
 80029c0:	4461      	add	r1, ip
 80029c2:	9101      	str	r1, [sp, #4]
 80029c4:	0011      	movs	r1, r2
 80029c6:	0c26      	lsrs	r6, r4, #16
 80029c8:	0424      	lsls	r4, r4, #16
 80029ca:	0c24      	lsrs	r4, r4, #16
 80029cc:	4361      	muls	r1, r4
 80029ce:	468c      	mov	ip, r1
 80029d0:	0021      	movs	r1, r4
 80029d2:	4369      	muls	r1, r5
 80029d4:	4689      	mov	r9, r1
 80029d6:	4661      	mov	r1, ip
 80029d8:	0c09      	lsrs	r1, r1, #16
 80029da:	4688      	mov	r8, r1
 80029dc:	4372      	muls	r2, r6
 80029de:	444a      	add	r2, r9
 80029e0:	4442      	add	r2, r8
 80029e2:	4375      	muls	r5, r6
 80029e4:	4591      	cmp	r9, r2
 80029e6:	d903      	bls.n	80029f0 <__aeabi_dmul+0x23c>
 80029e8:	2180      	movs	r1, #128	@ 0x80
 80029ea:	0249      	lsls	r1, r1, #9
 80029ec:	4688      	mov	r8, r1
 80029ee:	4445      	add	r5, r8
 80029f0:	0c11      	lsrs	r1, r2, #16
 80029f2:	4688      	mov	r8, r1
 80029f4:	4661      	mov	r1, ip
 80029f6:	0409      	lsls	r1, r1, #16
 80029f8:	0c09      	lsrs	r1, r1, #16
 80029fa:	468c      	mov	ip, r1
 80029fc:	0412      	lsls	r2, r2, #16
 80029fe:	4462      	add	r2, ip
 8002a00:	18b9      	adds	r1, r7, r2
 8002a02:	9102      	str	r1, [sp, #8]
 8002a04:	4651      	mov	r1, sl
 8002a06:	0c09      	lsrs	r1, r1, #16
 8002a08:	468c      	mov	ip, r1
 8002a0a:	4651      	mov	r1, sl
 8002a0c:	040f      	lsls	r7, r1, #16
 8002a0e:	0c3f      	lsrs	r7, r7, #16
 8002a10:	0039      	movs	r1, r7
 8002a12:	4341      	muls	r1, r0
 8002a14:	4445      	add	r5, r8
 8002a16:	4688      	mov	r8, r1
 8002a18:	4661      	mov	r1, ip
 8002a1a:	4341      	muls	r1, r0
 8002a1c:	468a      	mov	sl, r1
 8002a1e:	4641      	mov	r1, r8
 8002a20:	4660      	mov	r0, ip
 8002a22:	0c09      	lsrs	r1, r1, #16
 8002a24:	4689      	mov	r9, r1
 8002a26:	4358      	muls	r0, r3
 8002a28:	437b      	muls	r3, r7
 8002a2a:	4453      	add	r3, sl
 8002a2c:	444b      	add	r3, r9
 8002a2e:	459a      	cmp	sl, r3
 8002a30:	d903      	bls.n	8002a3a <__aeabi_dmul+0x286>
 8002a32:	2180      	movs	r1, #128	@ 0x80
 8002a34:	0249      	lsls	r1, r1, #9
 8002a36:	4689      	mov	r9, r1
 8002a38:	4448      	add	r0, r9
 8002a3a:	0c19      	lsrs	r1, r3, #16
 8002a3c:	4689      	mov	r9, r1
 8002a3e:	4641      	mov	r1, r8
 8002a40:	0409      	lsls	r1, r1, #16
 8002a42:	0c09      	lsrs	r1, r1, #16
 8002a44:	4688      	mov	r8, r1
 8002a46:	0039      	movs	r1, r7
 8002a48:	4361      	muls	r1, r4
 8002a4a:	041b      	lsls	r3, r3, #16
 8002a4c:	4443      	add	r3, r8
 8002a4e:	4688      	mov	r8, r1
 8002a50:	4661      	mov	r1, ip
 8002a52:	434c      	muls	r4, r1
 8002a54:	4371      	muls	r1, r6
 8002a56:	468c      	mov	ip, r1
 8002a58:	4641      	mov	r1, r8
 8002a5a:	4377      	muls	r7, r6
 8002a5c:	0c0e      	lsrs	r6, r1, #16
 8002a5e:	193f      	adds	r7, r7, r4
 8002a60:	19f6      	adds	r6, r6, r7
 8002a62:	4448      	add	r0, r9
 8002a64:	42b4      	cmp	r4, r6
 8002a66:	d903      	bls.n	8002a70 <__aeabi_dmul+0x2bc>
 8002a68:	2180      	movs	r1, #128	@ 0x80
 8002a6a:	0249      	lsls	r1, r1, #9
 8002a6c:	4689      	mov	r9, r1
 8002a6e:	44cc      	add	ip, r9
 8002a70:	9902      	ldr	r1, [sp, #8]
 8002a72:	9f00      	ldr	r7, [sp, #0]
 8002a74:	4689      	mov	r9, r1
 8002a76:	0431      	lsls	r1, r6, #16
 8002a78:	444f      	add	r7, r9
 8002a7a:	4689      	mov	r9, r1
 8002a7c:	4641      	mov	r1, r8
 8002a7e:	4297      	cmp	r7, r2
 8002a80:	4192      	sbcs	r2, r2
 8002a82:	040c      	lsls	r4, r1, #16
 8002a84:	0c24      	lsrs	r4, r4, #16
 8002a86:	444c      	add	r4, r9
 8002a88:	18ff      	adds	r7, r7, r3
 8002a8a:	4252      	negs	r2, r2
 8002a8c:	1964      	adds	r4, r4, r5
 8002a8e:	18a1      	adds	r1, r4, r2
 8002a90:	429f      	cmp	r7, r3
 8002a92:	419b      	sbcs	r3, r3
 8002a94:	4688      	mov	r8, r1
 8002a96:	4682      	mov	sl, r0
 8002a98:	425b      	negs	r3, r3
 8002a9a:	4699      	mov	r9, r3
 8002a9c:	4590      	cmp	r8, r2
 8002a9e:	4192      	sbcs	r2, r2
 8002aa0:	42ac      	cmp	r4, r5
 8002aa2:	41a4      	sbcs	r4, r4
 8002aa4:	44c2      	add	sl, r8
 8002aa6:	44d1      	add	r9, sl
 8002aa8:	4252      	negs	r2, r2
 8002aaa:	4264      	negs	r4, r4
 8002aac:	4314      	orrs	r4, r2
 8002aae:	4599      	cmp	r9, r3
 8002ab0:	419b      	sbcs	r3, r3
 8002ab2:	4582      	cmp	sl, r0
 8002ab4:	4192      	sbcs	r2, r2
 8002ab6:	425b      	negs	r3, r3
 8002ab8:	4252      	negs	r2, r2
 8002aba:	4313      	orrs	r3, r2
 8002abc:	464a      	mov	r2, r9
 8002abe:	0c36      	lsrs	r6, r6, #16
 8002ac0:	19a4      	adds	r4, r4, r6
 8002ac2:	18e3      	adds	r3, r4, r3
 8002ac4:	4463      	add	r3, ip
 8002ac6:	025b      	lsls	r3, r3, #9
 8002ac8:	0dd2      	lsrs	r2, r2, #23
 8002aca:	431a      	orrs	r2, r3
 8002acc:	9901      	ldr	r1, [sp, #4]
 8002ace:	4692      	mov	sl, r2
 8002ad0:	027a      	lsls	r2, r7, #9
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	1e50      	subs	r0, r2, #1
 8002ad6:	4182      	sbcs	r2, r0
 8002ad8:	0dff      	lsrs	r7, r7, #23
 8002ada:	4317      	orrs	r7, r2
 8002adc:	464a      	mov	r2, r9
 8002ade:	0252      	lsls	r2, r2, #9
 8002ae0:	4317      	orrs	r7, r2
 8002ae2:	46b8      	mov	r8, r7
 8002ae4:	01db      	lsls	r3, r3, #7
 8002ae6:	d500      	bpl.n	8002aea <__aeabi_dmul+0x336>
 8002ae8:	e6ed      	b.n	80028c6 <__aeabi_dmul+0x112>
 8002aea:	4b0d      	ldr	r3, [pc, #52]	@ (8002b20 <__aeabi_dmul+0x36c>)
 8002aec:	9a03      	ldr	r2, [sp, #12]
 8002aee:	445b      	add	r3, fp
 8002af0:	4691      	mov	r9, r2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	dc00      	bgt.n	8002af8 <__aeabi_dmul+0x344>
 8002af6:	e0ac      	b.n	8002c52 <__aeabi_dmul+0x49e>
 8002af8:	003a      	movs	r2, r7
 8002afa:	0752      	lsls	r2, r2, #29
 8002afc:	d100      	bne.n	8002b00 <__aeabi_dmul+0x34c>
 8002afe:	e710      	b.n	8002922 <__aeabi_dmul+0x16e>
 8002b00:	220f      	movs	r2, #15
 8002b02:	4658      	mov	r0, fp
 8002b04:	403a      	ands	r2, r7
 8002b06:	2a04      	cmp	r2, #4
 8002b08:	d000      	beq.n	8002b0c <__aeabi_dmul+0x358>
 8002b0a:	e6f9      	b.n	8002900 <__aeabi_dmul+0x14c>
 8002b0c:	e709      	b.n	8002922 <__aeabi_dmul+0x16e>
 8002b0e:	46c0      	nop			@ (mov r8, r8)
 8002b10:	000007ff 	.word	0x000007ff
 8002b14:	fffffc01 	.word	0xfffffc01
 8002b18:	feffffff 	.word	0xfeffffff
 8002b1c:	000007fe 	.word	0x000007fe
 8002b20:	000003ff 	.word	0x000003ff
 8002b24:	0022      	movs	r2, r4
 8002b26:	4332      	orrs	r2, r6
 8002b28:	d06f      	beq.n	8002c0a <__aeabi_dmul+0x456>
 8002b2a:	2c00      	cmp	r4, #0
 8002b2c:	d100      	bne.n	8002b30 <__aeabi_dmul+0x37c>
 8002b2e:	e0c2      	b.n	8002cb6 <__aeabi_dmul+0x502>
 8002b30:	0020      	movs	r0, r4
 8002b32:	f000 fddf 	bl	80036f4 <__clzsi2>
 8002b36:	0002      	movs	r2, r0
 8002b38:	0003      	movs	r3, r0
 8002b3a:	3a0b      	subs	r2, #11
 8002b3c:	201d      	movs	r0, #29
 8002b3e:	1a82      	subs	r2, r0, r2
 8002b40:	0030      	movs	r0, r6
 8002b42:	0019      	movs	r1, r3
 8002b44:	40d0      	lsrs	r0, r2
 8002b46:	3908      	subs	r1, #8
 8002b48:	408c      	lsls	r4, r1
 8002b4a:	0002      	movs	r2, r0
 8002b4c:	4322      	orrs	r2, r4
 8002b4e:	0034      	movs	r4, r6
 8002b50:	408c      	lsls	r4, r1
 8002b52:	4659      	mov	r1, fp
 8002b54:	1acb      	subs	r3, r1, r3
 8002b56:	4986      	ldr	r1, [pc, #536]	@ (8002d70 <__aeabi_dmul+0x5bc>)
 8002b58:	468b      	mov	fp, r1
 8002b5a:	449b      	add	fp, r3
 8002b5c:	2d0a      	cmp	r5, #10
 8002b5e:	dd00      	ble.n	8002b62 <__aeabi_dmul+0x3ae>
 8002b60:	e6a4      	b.n	80028ac <__aeabi_dmul+0xf8>
 8002b62:	4649      	mov	r1, r9
 8002b64:	9b00      	ldr	r3, [sp, #0]
 8002b66:	9401      	str	r4, [sp, #4]
 8002b68:	4059      	eors	r1, r3
 8002b6a:	b2cb      	uxtb	r3, r1
 8002b6c:	0014      	movs	r4, r2
 8002b6e:	2000      	movs	r0, #0
 8002b70:	9303      	str	r3, [sp, #12]
 8002b72:	2d02      	cmp	r5, #2
 8002b74:	dd00      	ble.n	8002b78 <__aeabi_dmul+0x3c4>
 8002b76:	e667      	b.n	8002848 <__aeabi_dmul+0x94>
 8002b78:	e6fb      	b.n	8002972 <__aeabi_dmul+0x1be>
 8002b7a:	4653      	mov	r3, sl
 8002b7c:	4303      	orrs	r3, r0
 8002b7e:	4698      	mov	r8, r3
 8002b80:	d03c      	beq.n	8002bfc <__aeabi_dmul+0x448>
 8002b82:	4653      	mov	r3, sl
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d100      	bne.n	8002b8a <__aeabi_dmul+0x3d6>
 8002b88:	e0a3      	b.n	8002cd2 <__aeabi_dmul+0x51e>
 8002b8a:	4650      	mov	r0, sl
 8002b8c:	f000 fdb2 	bl	80036f4 <__clzsi2>
 8002b90:	230b      	movs	r3, #11
 8002b92:	425b      	negs	r3, r3
 8002b94:	469c      	mov	ip, r3
 8002b96:	0002      	movs	r2, r0
 8002b98:	4484      	add	ip, r0
 8002b9a:	0011      	movs	r1, r2
 8002b9c:	4650      	mov	r0, sl
 8002b9e:	3908      	subs	r1, #8
 8002ba0:	4088      	lsls	r0, r1
 8002ba2:	231d      	movs	r3, #29
 8002ba4:	4680      	mov	r8, r0
 8002ba6:	4660      	mov	r0, ip
 8002ba8:	1a1b      	subs	r3, r3, r0
 8002baa:	0020      	movs	r0, r4
 8002bac:	40d8      	lsrs	r0, r3
 8002bae:	0003      	movs	r3, r0
 8002bb0:	4640      	mov	r0, r8
 8002bb2:	4303      	orrs	r3, r0
 8002bb4:	469a      	mov	sl, r3
 8002bb6:	0023      	movs	r3, r4
 8002bb8:	408b      	lsls	r3, r1
 8002bba:	4698      	mov	r8, r3
 8002bbc:	4b6c      	ldr	r3, [pc, #432]	@ (8002d70 <__aeabi_dmul+0x5bc>)
 8002bbe:	2500      	movs	r5, #0
 8002bc0:	1a9b      	subs	r3, r3, r2
 8002bc2:	469b      	mov	fp, r3
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	9302      	str	r3, [sp, #8]
 8002bc8:	e61a      	b.n	8002800 <__aeabi_dmul+0x4c>
 8002bca:	2d0f      	cmp	r5, #15
 8002bcc:	d000      	beq.n	8002bd0 <__aeabi_dmul+0x41c>
 8002bce:	e0c9      	b.n	8002d64 <__aeabi_dmul+0x5b0>
 8002bd0:	2380      	movs	r3, #128	@ 0x80
 8002bd2:	4652      	mov	r2, sl
 8002bd4:	031b      	lsls	r3, r3, #12
 8002bd6:	421a      	tst	r2, r3
 8002bd8:	d002      	beq.n	8002be0 <__aeabi_dmul+0x42c>
 8002bda:	421c      	tst	r4, r3
 8002bdc:	d100      	bne.n	8002be0 <__aeabi_dmul+0x42c>
 8002bde:	e092      	b.n	8002d06 <__aeabi_dmul+0x552>
 8002be0:	2480      	movs	r4, #128	@ 0x80
 8002be2:	4653      	mov	r3, sl
 8002be4:	0324      	lsls	r4, r4, #12
 8002be6:	431c      	orrs	r4, r3
 8002be8:	0324      	lsls	r4, r4, #12
 8002bea:	4642      	mov	r2, r8
 8002bec:	0b24      	lsrs	r4, r4, #12
 8002bee:	e63e      	b.n	800286e <__aeabi_dmul+0xba>
 8002bf0:	469b      	mov	fp, r3
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	4680      	mov	r8, r0
 8002bf6:	250c      	movs	r5, #12
 8002bf8:	9302      	str	r3, [sp, #8]
 8002bfa:	e601      	b.n	8002800 <__aeabi_dmul+0x4c>
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	469a      	mov	sl, r3
 8002c00:	469b      	mov	fp, r3
 8002c02:	3301      	adds	r3, #1
 8002c04:	2504      	movs	r5, #4
 8002c06:	9302      	str	r3, [sp, #8]
 8002c08:	e5fa      	b.n	8002800 <__aeabi_dmul+0x4c>
 8002c0a:	2101      	movs	r1, #1
 8002c0c:	430d      	orrs	r5, r1
 8002c0e:	2d0a      	cmp	r5, #10
 8002c10:	dd00      	ble.n	8002c14 <__aeabi_dmul+0x460>
 8002c12:	e64b      	b.n	80028ac <__aeabi_dmul+0xf8>
 8002c14:	4649      	mov	r1, r9
 8002c16:	9800      	ldr	r0, [sp, #0]
 8002c18:	4041      	eors	r1, r0
 8002c1a:	b2c9      	uxtb	r1, r1
 8002c1c:	9103      	str	r1, [sp, #12]
 8002c1e:	2d02      	cmp	r5, #2
 8002c20:	dc00      	bgt.n	8002c24 <__aeabi_dmul+0x470>
 8002c22:	e096      	b.n	8002d52 <__aeabi_dmul+0x59e>
 8002c24:	2300      	movs	r3, #0
 8002c26:	2400      	movs	r4, #0
 8002c28:	2001      	movs	r0, #1
 8002c2a:	9301      	str	r3, [sp, #4]
 8002c2c:	e60c      	b.n	8002848 <__aeabi_dmul+0x94>
 8002c2e:	4649      	mov	r1, r9
 8002c30:	2302      	movs	r3, #2
 8002c32:	9a00      	ldr	r2, [sp, #0]
 8002c34:	432b      	orrs	r3, r5
 8002c36:	4051      	eors	r1, r2
 8002c38:	b2ca      	uxtb	r2, r1
 8002c3a:	9203      	str	r2, [sp, #12]
 8002c3c:	2b0a      	cmp	r3, #10
 8002c3e:	dd00      	ble.n	8002c42 <__aeabi_dmul+0x48e>
 8002c40:	e634      	b.n	80028ac <__aeabi_dmul+0xf8>
 8002c42:	2d00      	cmp	r5, #0
 8002c44:	d157      	bne.n	8002cf6 <__aeabi_dmul+0x542>
 8002c46:	9b03      	ldr	r3, [sp, #12]
 8002c48:	4699      	mov	r9, r3
 8002c4a:	2400      	movs	r4, #0
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	4b49      	ldr	r3, [pc, #292]	@ (8002d74 <__aeabi_dmul+0x5c0>)
 8002c50:	e60e      	b.n	8002870 <__aeabi_dmul+0xbc>
 8002c52:	4658      	mov	r0, fp
 8002c54:	2101      	movs	r1, #1
 8002c56:	1ac9      	subs	r1, r1, r3
 8002c58:	2938      	cmp	r1, #56	@ 0x38
 8002c5a:	dd00      	ble.n	8002c5e <__aeabi_dmul+0x4aa>
 8002c5c:	e62f      	b.n	80028be <__aeabi_dmul+0x10a>
 8002c5e:	291f      	cmp	r1, #31
 8002c60:	dd56      	ble.n	8002d10 <__aeabi_dmul+0x55c>
 8002c62:	221f      	movs	r2, #31
 8002c64:	4654      	mov	r4, sl
 8002c66:	4252      	negs	r2, r2
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	40dc      	lsrs	r4, r3
 8002c6c:	2920      	cmp	r1, #32
 8002c6e:	d007      	beq.n	8002c80 <__aeabi_dmul+0x4cc>
 8002c70:	4b41      	ldr	r3, [pc, #260]	@ (8002d78 <__aeabi_dmul+0x5c4>)
 8002c72:	4642      	mov	r2, r8
 8002c74:	469c      	mov	ip, r3
 8002c76:	4653      	mov	r3, sl
 8002c78:	4460      	add	r0, ip
 8002c7a:	4083      	lsls	r3, r0
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	4690      	mov	r8, r2
 8002c80:	4642      	mov	r2, r8
 8002c82:	2107      	movs	r1, #7
 8002c84:	1e53      	subs	r3, r2, #1
 8002c86:	419a      	sbcs	r2, r3
 8002c88:	000b      	movs	r3, r1
 8002c8a:	4322      	orrs	r2, r4
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	2400      	movs	r4, #0
 8002c90:	4211      	tst	r1, r2
 8002c92:	d009      	beq.n	8002ca8 <__aeabi_dmul+0x4f4>
 8002c94:	230f      	movs	r3, #15
 8002c96:	4013      	ands	r3, r2
 8002c98:	2b04      	cmp	r3, #4
 8002c9a:	d05d      	beq.n	8002d58 <__aeabi_dmul+0x5a4>
 8002c9c:	1d11      	adds	r1, r2, #4
 8002c9e:	4291      	cmp	r1, r2
 8002ca0:	419b      	sbcs	r3, r3
 8002ca2:	000a      	movs	r2, r1
 8002ca4:	425b      	negs	r3, r3
 8002ca6:	075b      	lsls	r3, r3, #29
 8002ca8:	08d2      	lsrs	r2, r2, #3
 8002caa:	431a      	orrs	r2, r3
 8002cac:	2300      	movs	r3, #0
 8002cae:	e5df      	b.n	8002870 <__aeabi_dmul+0xbc>
 8002cb0:	9b03      	ldr	r3, [sp, #12]
 8002cb2:	4699      	mov	r9, r3
 8002cb4:	e5fa      	b.n	80028ac <__aeabi_dmul+0xf8>
 8002cb6:	9801      	ldr	r0, [sp, #4]
 8002cb8:	f000 fd1c 	bl	80036f4 <__clzsi2>
 8002cbc:	0002      	movs	r2, r0
 8002cbe:	0003      	movs	r3, r0
 8002cc0:	3215      	adds	r2, #21
 8002cc2:	3320      	adds	r3, #32
 8002cc4:	2a1c      	cmp	r2, #28
 8002cc6:	dc00      	bgt.n	8002cca <__aeabi_dmul+0x516>
 8002cc8:	e738      	b.n	8002b3c <__aeabi_dmul+0x388>
 8002cca:	9a01      	ldr	r2, [sp, #4]
 8002ccc:	3808      	subs	r0, #8
 8002cce:	4082      	lsls	r2, r0
 8002cd0:	e73f      	b.n	8002b52 <__aeabi_dmul+0x39e>
 8002cd2:	f000 fd0f 	bl	80036f4 <__clzsi2>
 8002cd6:	2315      	movs	r3, #21
 8002cd8:	469c      	mov	ip, r3
 8002cda:	4484      	add	ip, r0
 8002cdc:	0002      	movs	r2, r0
 8002cde:	4663      	mov	r3, ip
 8002ce0:	3220      	adds	r2, #32
 8002ce2:	2b1c      	cmp	r3, #28
 8002ce4:	dc00      	bgt.n	8002ce8 <__aeabi_dmul+0x534>
 8002ce6:	e758      	b.n	8002b9a <__aeabi_dmul+0x3e6>
 8002ce8:	2300      	movs	r3, #0
 8002cea:	4698      	mov	r8, r3
 8002cec:	0023      	movs	r3, r4
 8002cee:	3808      	subs	r0, #8
 8002cf0:	4083      	lsls	r3, r0
 8002cf2:	469a      	mov	sl, r3
 8002cf4:	e762      	b.n	8002bbc <__aeabi_dmul+0x408>
 8002cf6:	001d      	movs	r5, r3
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	2400      	movs	r4, #0
 8002cfc:	2002      	movs	r0, #2
 8002cfe:	9301      	str	r3, [sp, #4]
 8002d00:	e5a2      	b.n	8002848 <__aeabi_dmul+0x94>
 8002d02:	9002      	str	r0, [sp, #8]
 8002d04:	e632      	b.n	800296c <__aeabi_dmul+0x1b8>
 8002d06:	431c      	orrs	r4, r3
 8002d08:	9b00      	ldr	r3, [sp, #0]
 8002d0a:	9a01      	ldr	r2, [sp, #4]
 8002d0c:	4699      	mov	r9, r3
 8002d0e:	e5ae      	b.n	800286e <__aeabi_dmul+0xba>
 8002d10:	4b1a      	ldr	r3, [pc, #104]	@ (8002d7c <__aeabi_dmul+0x5c8>)
 8002d12:	4652      	mov	r2, sl
 8002d14:	18c3      	adds	r3, r0, r3
 8002d16:	4640      	mov	r0, r8
 8002d18:	409a      	lsls	r2, r3
 8002d1a:	40c8      	lsrs	r0, r1
 8002d1c:	4302      	orrs	r2, r0
 8002d1e:	4640      	mov	r0, r8
 8002d20:	4098      	lsls	r0, r3
 8002d22:	0003      	movs	r3, r0
 8002d24:	1e58      	subs	r0, r3, #1
 8002d26:	4183      	sbcs	r3, r0
 8002d28:	4654      	mov	r4, sl
 8002d2a:	431a      	orrs	r2, r3
 8002d2c:	40cc      	lsrs	r4, r1
 8002d2e:	0753      	lsls	r3, r2, #29
 8002d30:	d009      	beq.n	8002d46 <__aeabi_dmul+0x592>
 8002d32:	230f      	movs	r3, #15
 8002d34:	4013      	ands	r3, r2
 8002d36:	2b04      	cmp	r3, #4
 8002d38:	d005      	beq.n	8002d46 <__aeabi_dmul+0x592>
 8002d3a:	1d13      	adds	r3, r2, #4
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	4192      	sbcs	r2, r2
 8002d40:	4252      	negs	r2, r2
 8002d42:	18a4      	adds	r4, r4, r2
 8002d44:	001a      	movs	r2, r3
 8002d46:	0223      	lsls	r3, r4, #8
 8002d48:	d508      	bpl.n	8002d5c <__aeabi_dmul+0x5a8>
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	2400      	movs	r4, #0
 8002d4e:	2200      	movs	r2, #0
 8002d50:	e58e      	b.n	8002870 <__aeabi_dmul+0xbc>
 8002d52:	4689      	mov	r9, r1
 8002d54:	2400      	movs	r4, #0
 8002d56:	e58b      	b.n	8002870 <__aeabi_dmul+0xbc>
 8002d58:	2300      	movs	r3, #0
 8002d5a:	e7a5      	b.n	8002ca8 <__aeabi_dmul+0x4f4>
 8002d5c:	0763      	lsls	r3, r4, #29
 8002d5e:	0264      	lsls	r4, r4, #9
 8002d60:	0b24      	lsrs	r4, r4, #12
 8002d62:	e7a1      	b.n	8002ca8 <__aeabi_dmul+0x4f4>
 8002d64:	9b00      	ldr	r3, [sp, #0]
 8002d66:	46a2      	mov	sl, r4
 8002d68:	4699      	mov	r9, r3
 8002d6a:	9b01      	ldr	r3, [sp, #4]
 8002d6c:	4698      	mov	r8, r3
 8002d6e:	e737      	b.n	8002be0 <__aeabi_dmul+0x42c>
 8002d70:	fffffc0d 	.word	0xfffffc0d
 8002d74:	000007ff 	.word	0x000007ff
 8002d78:	0000043e 	.word	0x0000043e
 8002d7c:	0000041e 	.word	0x0000041e

08002d80 <__aeabi_dsub>:
 8002d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d82:	4657      	mov	r7, sl
 8002d84:	464e      	mov	r6, r9
 8002d86:	4645      	mov	r5, r8
 8002d88:	46de      	mov	lr, fp
 8002d8a:	b5e0      	push	{r5, r6, r7, lr}
 8002d8c:	b083      	sub	sp, #12
 8002d8e:	9000      	str	r0, [sp, #0]
 8002d90:	9101      	str	r1, [sp, #4]
 8002d92:	030c      	lsls	r4, r1, #12
 8002d94:	004d      	lsls	r5, r1, #1
 8002d96:	0fce      	lsrs	r6, r1, #31
 8002d98:	0a61      	lsrs	r1, r4, #9
 8002d9a:	9c00      	ldr	r4, [sp, #0]
 8002d9c:	005f      	lsls	r7, r3, #1
 8002d9e:	0f64      	lsrs	r4, r4, #29
 8002da0:	430c      	orrs	r4, r1
 8002da2:	9900      	ldr	r1, [sp, #0]
 8002da4:	9200      	str	r2, [sp, #0]
 8002da6:	9301      	str	r3, [sp, #4]
 8002da8:	00c8      	lsls	r0, r1, #3
 8002daa:	0319      	lsls	r1, r3, #12
 8002dac:	0d7b      	lsrs	r3, r7, #21
 8002dae:	4699      	mov	r9, r3
 8002db0:	9b01      	ldr	r3, [sp, #4]
 8002db2:	4fcc      	ldr	r7, [pc, #816]	@ (80030e4 <__aeabi_dsub+0x364>)
 8002db4:	0fdb      	lsrs	r3, r3, #31
 8002db6:	469c      	mov	ip, r3
 8002db8:	0a4b      	lsrs	r3, r1, #9
 8002dba:	9900      	ldr	r1, [sp, #0]
 8002dbc:	4680      	mov	r8, r0
 8002dbe:	0f49      	lsrs	r1, r1, #29
 8002dc0:	4319      	orrs	r1, r3
 8002dc2:	9b00      	ldr	r3, [sp, #0]
 8002dc4:	468b      	mov	fp, r1
 8002dc6:	00da      	lsls	r2, r3, #3
 8002dc8:	4692      	mov	sl, r2
 8002dca:	0d6d      	lsrs	r5, r5, #21
 8002dcc:	45b9      	cmp	r9, r7
 8002dce:	d100      	bne.n	8002dd2 <__aeabi_dsub+0x52>
 8002dd0:	e0bf      	b.n	8002f52 <__aeabi_dsub+0x1d2>
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	4661      	mov	r1, ip
 8002dd6:	4059      	eors	r1, r3
 8002dd8:	464b      	mov	r3, r9
 8002dda:	468c      	mov	ip, r1
 8002ddc:	1aeb      	subs	r3, r5, r3
 8002dde:	428e      	cmp	r6, r1
 8002de0:	d075      	beq.n	8002ece <__aeabi_dsub+0x14e>
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	dc00      	bgt.n	8002de8 <__aeabi_dsub+0x68>
 8002de6:	e2a3      	b.n	8003330 <__aeabi_dsub+0x5b0>
 8002de8:	4649      	mov	r1, r9
 8002dea:	2900      	cmp	r1, #0
 8002dec:	d100      	bne.n	8002df0 <__aeabi_dsub+0x70>
 8002dee:	e0ce      	b.n	8002f8e <__aeabi_dsub+0x20e>
 8002df0:	42bd      	cmp	r5, r7
 8002df2:	d100      	bne.n	8002df6 <__aeabi_dsub+0x76>
 8002df4:	e200      	b.n	80031f8 <__aeabi_dsub+0x478>
 8002df6:	2701      	movs	r7, #1
 8002df8:	2b38      	cmp	r3, #56	@ 0x38
 8002dfa:	dc19      	bgt.n	8002e30 <__aeabi_dsub+0xb0>
 8002dfc:	2780      	movs	r7, #128	@ 0x80
 8002dfe:	4659      	mov	r1, fp
 8002e00:	043f      	lsls	r7, r7, #16
 8002e02:	4339      	orrs	r1, r7
 8002e04:	468b      	mov	fp, r1
 8002e06:	2b1f      	cmp	r3, #31
 8002e08:	dd00      	ble.n	8002e0c <__aeabi_dsub+0x8c>
 8002e0a:	e1fa      	b.n	8003202 <__aeabi_dsub+0x482>
 8002e0c:	2720      	movs	r7, #32
 8002e0e:	1af9      	subs	r1, r7, r3
 8002e10:	468c      	mov	ip, r1
 8002e12:	4659      	mov	r1, fp
 8002e14:	4667      	mov	r7, ip
 8002e16:	40b9      	lsls	r1, r7
 8002e18:	000f      	movs	r7, r1
 8002e1a:	0011      	movs	r1, r2
 8002e1c:	40d9      	lsrs	r1, r3
 8002e1e:	430f      	orrs	r7, r1
 8002e20:	4661      	mov	r1, ip
 8002e22:	408a      	lsls	r2, r1
 8002e24:	1e51      	subs	r1, r2, #1
 8002e26:	418a      	sbcs	r2, r1
 8002e28:	4659      	mov	r1, fp
 8002e2a:	40d9      	lsrs	r1, r3
 8002e2c:	4317      	orrs	r7, r2
 8002e2e:	1a64      	subs	r4, r4, r1
 8002e30:	1bc7      	subs	r7, r0, r7
 8002e32:	42b8      	cmp	r0, r7
 8002e34:	4180      	sbcs	r0, r0
 8002e36:	4240      	negs	r0, r0
 8002e38:	1a24      	subs	r4, r4, r0
 8002e3a:	0223      	lsls	r3, r4, #8
 8002e3c:	d400      	bmi.n	8002e40 <__aeabi_dsub+0xc0>
 8002e3e:	e140      	b.n	80030c2 <__aeabi_dsub+0x342>
 8002e40:	0264      	lsls	r4, r4, #9
 8002e42:	0a64      	lsrs	r4, r4, #9
 8002e44:	2c00      	cmp	r4, #0
 8002e46:	d100      	bne.n	8002e4a <__aeabi_dsub+0xca>
 8002e48:	e154      	b.n	80030f4 <__aeabi_dsub+0x374>
 8002e4a:	0020      	movs	r0, r4
 8002e4c:	f000 fc52 	bl	80036f4 <__clzsi2>
 8002e50:	0003      	movs	r3, r0
 8002e52:	3b08      	subs	r3, #8
 8002e54:	2120      	movs	r1, #32
 8002e56:	0038      	movs	r0, r7
 8002e58:	1aca      	subs	r2, r1, r3
 8002e5a:	40d0      	lsrs	r0, r2
 8002e5c:	409c      	lsls	r4, r3
 8002e5e:	0002      	movs	r2, r0
 8002e60:	409f      	lsls	r7, r3
 8002e62:	4322      	orrs	r2, r4
 8002e64:	429d      	cmp	r5, r3
 8002e66:	dd00      	ble.n	8002e6a <__aeabi_dsub+0xea>
 8002e68:	e1a6      	b.n	80031b8 <__aeabi_dsub+0x438>
 8002e6a:	1b58      	subs	r0, r3, r5
 8002e6c:	3001      	adds	r0, #1
 8002e6e:	1a09      	subs	r1, r1, r0
 8002e70:	003c      	movs	r4, r7
 8002e72:	408f      	lsls	r7, r1
 8002e74:	40c4      	lsrs	r4, r0
 8002e76:	1e7b      	subs	r3, r7, #1
 8002e78:	419f      	sbcs	r7, r3
 8002e7a:	0013      	movs	r3, r2
 8002e7c:	408b      	lsls	r3, r1
 8002e7e:	4327      	orrs	r7, r4
 8002e80:	431f      	orrs	r7, r3
 8002e82:	40c2      	lsrs	r2, r0
 8002e84:	003b      	movs	r3, r7
 8002e86:	0014      	movs	r4, r2
 8002e88:	2500      	movs	r5, #0
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	d100      	bne.n	8002e90 <__aeabi_dsub+0x110>
 8002e8e:	e1f7      	b.n	8003280 <__aeabi_dsub+0x500>
 8002e90:	077b      	lsls	r3, r7, #29
 8002e92:	d100      	bne.n	8002e96 <__aeabi_dsub+0x116>
 8002e94:	e377      	b.n	8003586 <__aeabi_dsub+0x806>
 8002e96:	230f      	movs	r3, #15
 8002e98:	0038      	movs	r0, r7
 8002e9a:	403b      	ands	r3, r7
 8002e9c:	2b04      	cmp	r3, #4
 8002e9e:	d004      	beq.n	8002eaa <__aeabi_dsub+0x12a>
 8002ea0:	1d38      	adds	r0, r7, #4
 8002ea2:	42b8      	cmp	r0, r7
 8002ea4:	41bf      	sbcs	r7, r7
 8002ea6:	427f      	negs	r7, r7
 8002ea8:	19e4      	adds	r4, r4, r7
 8002eaa:	0223      	lsls	r3, r4, #8
 8002eac:	d400      	bmi.n	8002eb0 <__aeabi_dsub+0x130>
 8002eae:	e368      	b.n	8003582 <__aeabi_dsub+0x802>
 8002eb0:	4b8c      	ldr	r3, [pc, #560]	@ (80030e4 <__aeabi_dsub+0x364>)
 8002eb2:	3501      	adds	r5, #1
 8002eb4:	429d      	cmp	r5, r3
 8002eb6:	d100      	bne.n	8002eba <__aeabi_dsub+0x13a>
 8002eb8:	e0f4      	b.n	80030a4 <__aeabi_dsub+0x324>
 8002eba:	4b8b      	ldr	r3, [pc, #556]	@ (80030e8 <__aeabi_dsub+0x368>)
 8002ebc:	056d      	lsls	r5, r5, #21
 8002ebe:	401c      	ands	r4, r3
 8002ec0:	0d6d      	lsrs	r5, r5, #21
 8002ec2:	0767      	lsls	r7, r4, #29
 8002ec4:	08c0      	lsrs	r0, r0, #3
 8002ec6:	0264      	lsls	r4, r4, #9
 8002ec8:	4307      	orrs	r7, r0
 8002eca:	0b24      	lsrs	r4, r4, #12
 8002ecc:	e0ec      	b.n	80030a8 <__aeabi_dsub+0x328>
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	dc00      	bgt.n	8002ed4 <__aeabi_dsub+0x154>
 8002ed2:	e329      	b.n	8003528 <__aeabi_dsub+0x7a8>
 8002ed4:	4649      	mov	r1, r9
 8002ed6:	2900      	cmp	r1, #0
 8002ed8:	d000      	beq.n	8002edc <__aeabi_dsub+0x15c>
 8002eda:	e0d6      	b.n	800308a <__aeabi_dsub+0x30a>
 8002edc:	4659      	mov	r1, fp
 8002ede:	4311      	orrs	r1, r2
 8002ee0:	d100      	bne.n	8002ee4 <__aeabi_dsub+0x164>
 8002ee2:	e12e      	b.n	8003142 <__aeabi_dsub+0x3c2>
 8002ee4:	1e59      	subs	r1, r3, #1
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d100      	bne.n	8002eec <__aeabi_dsub+0x16c>
 8002eea:	e1e6      	b.n	80032ba <__aeabi_dsub+0x53a>
 8002eec:	42bb      	cmp	r3, r7
 8002eee:	d100      	bne.n	8002ef2 <__aeabi_dsub+0x172>
 8002ef0:	e182      	b.n	80031f8 <__aeabi_dsub+0x478>
 8002ef2:	2701      	movs	r7, #1
 8002ef4:	000b      	movs	r3, r1
 8002ef6:	2938      	cmp	r1, #56	@ 0x38
 8002ef8:	dc14      	bgt.n	8002f24 <__aeabi_dsub+0x1a4>
 8002efa:	2b1f      	cmp	r3, #31
 8002efc:	dd00      	ble.n	8002f00 <__aeabi_dsub+0x180>
 8002efe:	e23c      	b.n	800337a <__aeabi_dsub+0x5fa>
 8002f00:	2720      	movs	r7, #32
 8002f02:	1af9      	subs	r1, r7, r3
 8002f04:	468c      	mov	ip, r1
 8002f06:	4659      	mov	r1, fp
 8002f08:	4667      	mov	r7, ip
 8002f0a:	40b9      	lsls	r1, r7
 8002f0c:	000f      	movs	r7, r1
 8002f0e:	0011      	movs	r1, r2
 8002f10:	40d9      	lsrs	r1, r3
 8002f12:	430f      	orrs	r7, r1
 8002f14:	4661      	mov	r1, ip
 8002f16:	408a      	lsls	r2, r1
 8002f18:	1e51      	subs	r1, r2, #1
 8002f1a:	418a      	sbcs	r2, r1
 8002f1c:	4659      	mov	r1, fp
 8002f1e:	40d9      	lsrs	r1, r3
 8002f20:	4317      	orrs	r7, r2
 8002f22:	1864      	adds	r4, r4, r1
 8002f24:	183f      	adds	r7, r7, r0
 8002f26:	4287      	cmp	r7, r0
 8002f28:	4180      	sbcs	r0, r0
 8002f2a:	4240      	negs	r0, r0
 8002f2c:	1824      	adds	r4, r4, r0
 8002f2e:	0223      	lsls	r3, r4, #8
 8002f30:	d400      	bmi.n	8002f34 <__aeabi_dsub+0x1b4>
 8002f32:	e0c6      	b.n	80030c2 <__aeabi_dsub+0x342>
 8002f34:	4b6b      	ldr	r3, [pc, #428]	@ (80030e4 <__aeabi_dsub+0x364>)
 8002f36:	3501      	adds	r5, #1
 8002f38:	429d      	cmp	r5, r3
 8002f3a:	d100      	bne.n	8002f3e <__aeabi_dsub+0x1be>
 8002f3c:	e0b2      	b.n	80030a4 <__aeabi_dsub+0x324>
 8002f3e:	2101      	movs	r1, #1
 8002f40:	4b69      	ldr	r3, [pc, #420]	@ (80030e8 <__aeabi_dsub+0x368>)
 8002f42:	087a      	lsrs	r2, r7, #1
 8002f44:	401c      	ands	r4, r3
 8002f46:	4039      	ands	r1, r7
 8002f48:	430a      	orrs	r2, r1
 8002f4a:	07e7      	lsls	r7, r4, #31
 8002f4c:	4317      	orrs	r7, r2
 8002f4e:	0864      	lsrs	r4, r4, #1
 8002f50:	e79e      	b.n	8002e90 <__aeabi_dsub+0x110>
 8002f52:	4b66      	ldr	r3, [pc, #408]	@ (80030ec <__aeabi_dsub+0x36c>)
 8002f54:	4311      	orrs	r1, r2
 8002f56:	468a      	mov	sl, r1
 8002f58:	18eb      	adds	r3, r5, r3
 8002f5a:	2900      	cmp	r1, #0
 8002f5c:	d028      	beq.n	8002fb0 <__aeabi_dsub+0x230>
 8002f5e:	4566      	cmp	r6, ip
 8002f60:	d02c      	beq.n	8002fbc <__aeabi_dsub+0x23c>
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d05b      	beq.n	800301e <__aeabi_dsub+0x29e>
 8002f66:	2d00      	cmp	r5, #0
 8002f68:	d100      	bne.n	8002f6c <__aeabi_dsub+0x1ec>
 8002f6a:	e12c      	b.n	80031c6 <__aeabi_dsub+0x446>
 8002f6c:	465b      	mov	r3, fp
 8002f6e:	4666      	mov	r6, ip
 8002f70:	075f      	lsls	r7, r3, #29
 8002f72:	08d2      	lsrs	r2, r2, #3
 8002f74:	4317      	orrs	r7, r2
 8002f76:	08dd      	lsrs	r5, r3, #3
 8002f78:	003b      	movs	r3, r7
 8002f7a:	432b      	orrs	r3, r5
 8002f7c:	d100      	bne.n	8002f80 <__aeabi_dsub+0x200>
 8002f7e:	e0e2      	b.n	8003146 <__aeabi_dsub+0x3c6>
 8002f80:	2480      	movs	r4, #128	@ 0x80
 8002f82:	0324      	lsls	r4, r4, #12
 8002f84:	432c      	orrs	r4, r5
 8002f86:	0324      	lsls	r4, r4, #12
 8002f88:	4d56      	ldr	r5, [pc, #344]	@ (80030e4 <__aeabi_dsub+0x364>)
 8002f8a:	0b24      	lsrs	r4, r4, #12
 8002f8c:	e08c      	b.n	80030a8 <__aeabi_dsub+0x328>
 8002f8e:	4659      	mov	r1, fp
 8002f90:	4311      	orrs	r1, r2
 8002f92:	d100      	bne.n	8002f96 <__aeabi_dsub+0x216>
 8002f94:	e0d5      	b.n	8003142 <__aeabi_dsub+0x3c2>
 8002f96:	1e59      	subs	r1, r3, #1
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d100      	bne.n	8002f9e <__aeabi_dsub+0x21e>
 8002f9c:	e1b9      	b.n	8003312 <__aeabi_dsub+0x592>
 8002f9e:	42bb      	cmp	r3, r7
 8002fa0:	d100      	bne.n	8002fa4 <__aeabi_dsub+0x224>
 8002fa2:	e1b1      	b.n	8003308 <__aeabi_dsub+0x588>
 8002fa4:	2701      	movs	r7, #1
 8002fa6:	000b      	movs	r3, r1
 8002fa8:	2938      	cmp	r1, #56	@ 0x38
 8002faa:	dd00      	ble.n	8002fae <__aeabi_dsub+0x22e>
 8002fac:	e740      	b.n	8002e30 <__aeabi_dsub+0xb0>
 8002fae:	e72a      	b.n	8002e06 <__aeabi_dsub+0x86>
 8002fb0:	4661      	mov	r1, ip
 8002fb2:	2701      	movs	r7, #1
 8002fb4:	4079      	eors	r1, r7
 8002fb6:	468c      	mov	ip, r1
 8002fb8:	4566      	cmp	r6, ip
 8002fba:	d1d2      	bne.n	8002f62 <__aeabi_dsub+0x1e2>
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d100      	bne.n	8002fc2 <__aeabi_dsub+0x242>
 8002fc0:	e0c5      	b.n	800314e <__aeabi_dsub+0x3ce>
 8002fc2:	2d00      	cmp	r5, #0
 8002fc4:	d000      	beq.n	8002fc8 <__aeabi_dsub+0x248>
 8002fc6:	e155      	b.n	8003274 <__aeabi_dsub+0x4f4>
 8002fc8:	464b      	mov	r3, r9
 8002fca:	0025      	movs	r5, r4
 8002fcc:	4305      	orrs	r5, r0
 8002fce:	d100      	bne.n	8002fd2 <__aeabi_dsub+0x252>
 8002fd0:	e212      	b.n	80033f8 <__aeabi_dsub+0x678>
 8002fd2:	1e59      	subs	r1, r3, #1
 8002fd4:	468c      	mov	ip, r1
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d100      	bne.n	8002fdc <__aeabi_dsub+0x25c>
 8002fda:	e249      	b.n	8003470 <__aeabi_dsub+0x6f0>
 8002fdc:	4d41      	ldr	r5, [pc, #260]	@ (80030e4 <__aeabi_dsub+0x364>)
 8002fde:	42ab      	cmp	r3, r5
 8002fe0:	d100      	bne.n	8002fe4 <__aeabi_dsub+0x264>
 8002fe2:	e28f      	b.n	8003504 <__aeabi_dsub+0x784>
 8002fe4:	2701      	movs	r7, #1
 8002fe6:	2938      	cmp	r1, #56	@ 0x38
 8002fe8:	dc11      	bgt.n	800300e <__aeabi_dsub+0x28e>
 8002fea:	4663      	mov	r3, ip
 8002fec:	2b1f      	cmp	r3, #31
 8002fee:	dd00      	ble.n	8002ff2 <__aeabi_dsub+0x272>
 8002ff0:	e25b      	b.n	80034aa <__aeabi_dsub+0x72a>
 8002ff2:	4661      	mov	r1, ip
 8002ff4:	2320      	movs	r3, #32
 8002ff6:	0027      	movs	r7, r4
 8002ff8:	1a5b      	subs	r3, r3, r1
 8002ffa:	0005      	movs	r5, r0
 8002ffc:	4098      	lsls	r0, r3
 8002ffe:	409f      	lsls	r7, r3
 8003000:	40cd      	lsrs	r5, r1
 8003002:	1e43      	subs	r3, r0, #1
 8003004:	4198      	sbcs	r0, r3
 8003006:	40cc      	lsrs	r4, r1
 8003008:	432f      	orrs	r7, r5
 800300a:	4307      	orrs	r7, r0
 800300c:	44a3      	add	fp, r4
 800300e:	18bf      	adds	r7, r7, r2
 8003010:	4297      	cmp	r7, r2
 8003012:	4192      	sbcs	r2, r2
 8003014:	4252      	negs	r2, r2
 8003016:	445a      	add	r2, fp
 8003018:	0014      	movs	r4, r2
 800301a:	464d      	mov	r5, r9
 800301c:	e787      	b.n	8002f2e <__aeabi_dsub+0x1ae>
 800301e:	4f34      	ldr	r7, [pc, #208]	@ (80030f0 <__aeabi_dsub+0x370>)
 8003020:	1c6b      	adds	r3, r5, #1
 8003022:	423b      	tst	r3, r7
 8003024:	d000      	beq.n	8003028 <__aeabi_dsub+0x2a8>
 8003026:	e0b6      	b.n	8003196 <__aeabi_dsub+0x416>
 8003028:	4659      	mov	r1, fp
 800302a:	0023      	movs	r3, r4
 800302c:	4311      	orrs	r1, r2
 800302e:	000f      	movs	r7, r1
 8003030:	4303      	orrs	r3, r0
 8003032:	2d00      	cmp	r5, #0
 8003034:	d000      	beq.n	8003038 <__aeabi_dsub+0x2b8>
 8003036:	e126      	b.n	8003286 <__aeabi_dsub+0x506>
 8003038:	2b00      	cmp	r3, #0
 800303a:	d100      	bne.n	800303e <__aeabi_dsub+0x2be>
 800303c:	e1c0      	b.n	80033c0 <__aeabi_dsub+0x640>
 800303e:	2900      	cmp	r1, #0
 8003040:	d100      	bne.n	8003044 <__aeabi_dsub+0x2c4>
 8003042:	e0a1      	b.n	8003188 <__aeabi_dsub+0x408>
 8003044:	1a83      	subs	r3, r0, r2
 8003046:	4698      	mov	r8, r3
 8003048:	465b      	mov	r3, fp
 800304a:	4540      	cmp	r0, r8
 800304c:	41ad      	sbcs	r5, r5
 800304e:	1ae3      	subs	r3, r4, r3
 8003050:	426d      	negs	r5, r5
 8003052:	1b5b      	subs	r3, r3, r5
 8003054:	2580      	movs	r5, #128	@ 0x80
 8003056:	042d      	lsls	r5, r5, #16
 8003058:	422b      	tst	r3, r5
 800305a:	d100      	bne.n	800305e <__aeabi_dsub+0x2de>
 800305c:	e14b      	b.n	80032f6 <__aeabi_dsub+0x576>
 800305e:	465b      	mov	r3, fp
 8003060:	1a10      	subs	r0, r2, r0
 8003062:	4282      	cmp	r2, r0
 8003064:	4192      	sbcs	r2, r2
 8003066:	1b1c      	subs	r4, r3, r4
 8003068:	0007      	movs	r7, r0
 800306a:	2601      	movs	r6, #1
 800306c:	4663      	mov	r3, ip
 800306e:	4252      	negs	r2, r2
 8003070:	1aa4      	subs	r4, r4, r2
 8003072:	4327      	orrs	r7, r4
 8003074:	401e      	ands	r6, r3
 8003076:	2f00      	cmp	r7, #0
 8003078:	d100      	bne.n	800307c <__aeabi_dsub+0x2fc>
 800307a:	e142      	b.n	8003302 <__aeabi_dsub+0x582>
 800307c:	422c      	tst	r4, r5
 800307e:	d100      	bne.n	8003082 <__aeabi_dsub+0x302>
 8003080:	e26d      	b.n	800355e <__aeabi_dsub+0x7de>
 8003082:	4b19      	ldr	r3, [pc, #100]	@ (80030e8 <__aeabi_dsub+0x368>)
 8003084:	2501      	movs	r5, #1
 8003086:	401c      	ands	r4, r3
 8003088:	e71b      	b.n	8002ec2 <__aeabi_dsub+0x142>
 800308a:	42bd      	cmp	r5, r7
 800308c:	d100      	bne.n	8003090 <__aeabi_dsub+0x310>
 800308e:	e13b      	b.n	8003308 <__aeabi_dsub+0x588>
 8003090:	2701      	movs	r7, #1
 8003092:	2b38      	cmp	r3, #56	@ 0x38
 8003094:	dd00      	ble.n	8003098 <__aeabi_dsub+0x318>
 8003096:	e745      	b.n	8002f24 <__aeabi_dsub+0x1a4>
 8003098:	2780      	movs	r7, #128	@ 0x80
 800309a:	4659      	mov	r1, fp
 800309c:	043f      	lsls	r7, r7, #16
 800309e:	4339      	orrs	r1, r7
 80030a0:	468b      	mov	fp, r1
 80030a2:	e72a      	b.n	8002efa <__aeabi_dsub+0x17a>
 80030a4:	2400      	movs	r4, #0
 80030a6:	2700      	movs	r7, #0
 80030a8:	052d      	lsls	r5, r5, #20
 80030aa:	4325      	orrs	r5, r4
 80030ac:	07f6      	lsls	r6, r6, #31
 80030ae:	4335      	orrs	r5, r6
 80030b0:	0038      	movs	r0, r7
 80030b2:	0029      	movs	r1, r5
 80030b4:	b003      	add	sp, #12
 80030b6:	bcf0      	pop	{r4, r5, r6, r7}
 80030b8:	46bb      	mov	fp, r7
 80030ba:	46b2      	mov	sl, r6
 80030bc:	46a9      	mov	r9, r5
 80030be:	46a0      	mov	r8, r4
 80030c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030c2:	077b      	lsls	r3, r7, #29
 80030c4:	d004      	beq.n	80030d0 <__aeabi_dsub+0x350>
 80030c6:	230f      	movs	r3, #15
 80030c8:	403b      	ands	r3, r7
 80030ca:	2b04      	cmp	r3, #4
 80030cc:	d000      	beq.n	80030d0 <__aeabi_dsub+0x350>
 80030ce:	e6e7      	b.n	8002ea0 <__aeabi_dsub+0x120>
 80030d0:	002b      	movs	r3, r5
 80030d2:	08f8      	lsrs	r0, r7, #3
 80030d4:	4a03      	ldr	r2, [pc, #12]	@ (80030e4 <__aeabi_dsub+0x364>)
 80030d6:	0767      	lsls	r7, r4, #29
 80030d8:	4307      	orrs	r7, r0
 80030da:	08e5      	lsrs	r5, r4, #3
 80030dc:	4293      	cmp	r3, r2
 80030de:	d100      	bne.n	80030e2 <__aeabi_dsub+0x362>
 80030e0:	e74a      	b.n	8002f78 <__aeabi_dsub+0x1f8>
 80030e2:	e0a5      	b.n	8003230 <__aeabi_dsub+0x4b0>
 80030e4:	000007ff 	.word	0x000007ff
 80030e8:	ff7fffff 	.word	0xff7fffff
 80030ec:	fffff801 	.word	0xfffff801
 80030f0:	000007fe 	.word	0x000007fe
 80030f4:	0038      	movs	r0, r7
 80030f6:	f000 fafd 	bl	80036f4 <__clzsi2>
 80030fa:	0003      	movs	r3, r0
 80030fc:	3318      	adds	r3, #24
 80030fe:	2b1f      	cmp	r3, #31
 8003100:	dc00      	bgt.n	8003104 <__aeabi_dsub+0x384>
 8003102:	e6a7      	b.n	8002e54 <__aeabi_dsub+0xd4>
 8003104:	003a      	movs	r2, r7
 8003106:	3808      	subs	r0, #8
 8003108:	4082      	lsls	r2, r0
 800310a:	429d      	cmp	r5, r3
 800310c:	dd00      	ble.n	8003110 <__aeabi_dsub+0x390>
 800310e:	e08a      	b.n	8003226 <__aeabi_dsub+0x4a6>
 8003110:	1b5b      	subs	r3, r3, r5
 8003112:	1c58      	adds	r0, r3, #1
 8003114:	281f      	cmp	r0, #31
 8003116:	dc00      	bgt.n	800311a <__aeabi_dsub+0x39a>
 8003118:	e1d8      	b.n	80034cc <__aeabi_dsub+0x74c>
 800311a:	0017      	movs	r7, r2
 800311c:	3b1f      	subs	r3, #31
 800311e:	40df      	lsrs	r7, r3
 8003120:	2820      	cmp	r0, #32
 8003122:	d005      	beq.n	8003130 <__aeabi_dsub+0x3b0>
 8003124:	2340      	movs	r3, #64	@ 0x40
 8003126:	1a1b      	subs	r3, r3, r0
 8003128:	409a      	lsls	r2, r3
 800312a:	1e53      	subs	r3, r2, #1
 800312c:	419a      	sbcs	r2, r3
 800312e:	4317      	orrs	r7, r2
 8003130:	2500      	movs	r5, #0
 8003132:	2f00      	cmp	r7, #0
 8003134:	d100      	bne.n	8003138 <__aeabi_dsub+0x3b8>
 8003136:	e0e5      	b.n	8003304 <__aeabi_dsub+0x584>
 8003138:	077b      	lsls	r3, r7, #29
 800313a:	d000      	beq.n	800313e <__aeabi_dsub+0x3be>
 800313c:	e6ab      	b.n	8002e96 <__aeabi_dsub+0x116>
 800313e:	002c      	movs	r4, r5
 8003140:	e7c6      	b.n	80030d0 <__aeabi_dsub+0x350>
 8003142:	08c0      	lsrs	r0, r0, #3
 8003144:	e7c6      	b.n	80030d4 <__aeabi_dsub+0x354>
 8003146:	2700      	movs	r7, #0
 8003148:	2400      	movs	r4, #0
 800314a:	4dd1      	ldr	r5, [pc, #836]	@ (8003490 <__aeabi_dsub+0x710>)
 800314c:	e7ac      	b.n	80030a8 <__aeabi_dsub+0x328>
 800314e:	4fd1      	ldr	r7, [pc, #836]	@ (8003494 <__aeabi_dsub+0x714>)
 8003150:	1c6b      	adds	r3, r5, #1
 8003152:	423b      	tst	r3, r7
 8003154:	d171      	bne.n	800323a <__aeabi_dsub+0x4ba>
 8003156:	0023      	movs	r3, r4
 8003158:	4303      	orrs	r3, r0
 800315a:	2d00      	cmp	r5, #0
 800315c:	d000      	beq.n	8003160 <__aeabi_dsub+0x3e0>
 800315e:	e14e      	b.n	80033fe <__aeabi_dsub+0x67e>
 8003160:	4657      	mov	r7, sl
 8003162:	2b00      	cmp	r3, #0
 8003164:	d100      	bne.n	8003168 <__aeabi_dsub+0x3e8>
 8003166:	e1b5      	b.n	80034d4 <__aeabi_dsub+0x754>
 8003168:	2f00      	cmp	r7, #0
 800316a:	d00d      	beq.n	8003188 <__aeabi_dsub+0x408>
 800316c:	1883      	adds	r3, r0, r2
 800316e:	4283      	cmp	r3, r0
 8003170:	4180      	sbcs	r0, r0
 8003172:	445c      	add	r4, fp
 8003174:	4240      	negs	r0, r0
 8003176:	1824      	adds	r4, r4, r0
 8003178:	0222      	lsls	r2, r4, #8
 800317a:	d500      	bpl.n	800317e <__aeabi_dsub+0x3fe>
 800317c:	e1c8      	b.n	8003510 <__aeabi_dsub+0x790>
 800317e:	001f      	movs	r7, r3
 8003180:	4698      	mov	r8, r3
 8003182:	4327      	orrs	r7, r4
 8003184:	d100      	bne.n	8003188 <__aeabi_dsub+0x408>
 8003186:	e0bc      	b.n	8003302 <__aeabi_dsub+0x582>
 8003188:	4643      	mov	r3, r8
 800318a:	0767      	lsls	r7, r4, #29
 800318c:	08db      	lsrs	r3, r3, #3
 800318e:	431f      	orrs	r7, r3
 8003190:	08e5      	lsrs	r5, r4, #3
 8003192:	2300      	movs	r3, #0
 8003194:	e04c      	b.n	8003230 <__aeabi_dsub+0x4b0>
 8003196:	1a83      	subs	r3, r0, r2
 8003198:	4698      	mov	r8, r3
 800319a:	465b      	mov	r3, fp
 800319c:	4540      	cmp	r0, r8
 800319e:	41bf      	sbcs	r7, r7
 80031a0:	1ae3      	subs	r3, r4, r3
 80031a2:	427f      	negs	r7, r7
 80031a4:	1bdb      	subs	r3, r3, r7
 80031a6:	021f      	lsls	r7, r3, #8
 80031a8:	d47c      	bmi.n	80032a4 <__aeabi_dsub+0x524>
 80031aa:	4647      	mov	r7, r8
 80031ac:	431f      	orrs	r7, r3
 80031ae:	d100      	bne.n	80031b2 <__aeabi_dsub+0x432>
 80031b0:	e0a6      	b.n	8003300 <__aeabi_dsub+0x580>
 80031b2:	001c      	movs	r4, r3
 80031b4:	4647      	mov	r7, r8
 80031b6:	e645      	b.n	8002e44 <__aeabi_dsub+0xc4>
 80031b8:	4cb7      	ldr	r4, [pc, #732]	@ (8003498 <__aeabi_dsub+0x718>)
 80031ba:	1aed      	subs	r5, r5, r3
 80031bc:	4014      	ands	r4, r2
 80031be:	077b      	lsls	r3, r7, #29
 80031c0:	d000      	beq.n	80031c4 <__aeabi_dsub+0x444>
 80031c2:	e780      	b.n	80030c6 <__aeabi_dsub+0x346>
 80031c4:	e784      	b.n	80030d0 <__aeabi_dsub+0x350>
 80031c6:	464b      	mov	r3, r9
 80031c8:	0025      	movs	r5, r4
 80031ca:	4305      	orrs	r5, r0
 80031cc:	d066      	beq.n	800329c <__aeabi_dsub+0x51c>
 80031ce:	1e5f      	subs	r7, r3, #1
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d100      	bne.n	80031d6 <__aeabi_dsub+0x456>
 80031d4:	e0fc      	b.n	80033d0 <__aeabi_dsub+0x650>
 80031d6:	4dae      	ldr	r5, [pc, #696]	@ (8003490 <__aeabi_dsub+0x710>)
 80031d8:	42ab      	cmp	r3, r5
 80031da:	d100      	bne.n	80031de <__aeabi_dsub+0x45e>
 80031dc:	e15e      	b.n	800349c <__aeabi_dsub+0x71c>
 80031de:	4666      	mov	r6, ip
 80031e0:	2f38      	cmp	r7, #56	@ 0x38
 80031e2:	dc00      	bgt.n	80031e6 <__aeabi_dsub+0x466>
 80031e4:	e0b4      	b.n	8003350 <__aeabi_dsub+0x5d0>
 80031e6:	2001      	movs	r0, #1
 80031e8:	1a17      	subs	r7, r2, r0
 80031ea:	42ba      	cmp	r2, r7
 80031ec:	4192      	sbcs	r2, r2
 80031ee:	465b      	mov	r3, fp
 80031f0:	4252      	negs	r2, r2
 80031f2:	464d      	mov	r5, r9
 80031f4:	1a9c      	subs	r4, r3, r2
 80031f6:	e620      	b.n	8002e3a <__aeabi_dsub+0xba>
 80031f8:	0767      	lsls	r7, r4, #29
 80031fa:	08c0      	lsrs	r0, r0, #3
 80031fc:	4307      	orrs	r7, r0
 80031fe:	08e5      	lsrs	r5, r4, #3
 8003200:	e6ba      	b.n	8002f78 <__aeabi_dsub+0x1f8>
 8003202:	001f      	movs	r7, r3
 8003204:	4659      	mov	r1, fp
 8003206:	3f20      	subs	r7, #32
 8003208:	40f9      	lsrs	r1, r7
 800320a:	000f      	movs	r7, r1
 800320c:	2b20      	cmp	r3, #32
 800320e:	d005      	beq.n	800321c <__aeabi_dsub+0x49c>
 8003210:	2140      	movs	r1, #64	@ 0x40
 8003212:	1acb      	subs	r3, r1, r3
 8003214:	4659      	mov	r1, fp
 8003216:	4099      	lsls	r1, r3
 8003218:	430a      	orrs	r2, r1
 800321a:	4692      	mov	sl, r2
 800321c:	4653      	mov	r3, sl
 800321e:	1e5a      	subs	r2, r3, #1
 8003220:	4193      	sbcs	r3, r2
 8003222:	431f      	orrs	r7, r3
 8003224:	e604      	b.n	8002e30 <__aeabi_dsub+0xb0>
 8003226:	1aeb      	subs	r3, r5, r3
 8003228:	4d9b      	ldr	r5, [pc, #620]	@ (8003498 <__aeabi_dsub+0x718>)
 800322a:	4015      	ands	r5, r2
 800322c:	076f      	lsls	r7, r5, #29
 800322e:	08ed      	lsrs	r5, r5, #3
 8003230:	032c      	lsls	r4, r5, #12
 8003232:	055d      	lsls	r5, r3, #21
 8003234:	0b24      	lsrs	r4, r4, #12
 8003236:	0d6d      	lsrs	r5, r5, #21
 8003238:	e736      	b.n	80030a8 <__aeabi_dsub+0x328>
 800323a:	4d95      	ldr	r5, [pc, #596]	@ (8003490 <__aeabi_dsub+0x710>)
 800323c:	42ab      	cmp	r3, r5
 800323e:	d100      	bne.n	8003242 <__aeabi_dsub+0x4c2>
 8003240:	e0d6      	b.n	80033f0 <__aeabi_dsub+0x670>
 8003242:	1882      	adds	r2, r0, r2
 8003244:	0021      	movs	r1, r4
 8003246:	4282      	cmp	r2, r0
 8003248:	4180      	sbcs	r0, r0
 800324a:	4459      	add	r1, fp
 800324c:	4240      	negs	r0, r0
 800324e:	1808      	adds	r0, r1, r0
 8003250:	07c7      	lsls	r7, r0, #31
 8003252:	0852      	lsrs	r2, r2, #1
 8003254:	4317      	orrs	r7, r2
 8003256:	0844      	lsrs	r4, r0, #1
 8003258:	0752      	lsls	r2, r2, #29
 800325a:	d400      	bmi.n	800325e <__aeabi_dsub+0x4de>
 800325c:	e185      	b.n	800356a <__aeabi_dsub+0x7ea>
 800325e:	220f      	movs	r2, #15
 8003260:	001d      	movs	r5, r3
 8003262:	403a      	ands	r2, r7
 8003264:	2a04      	cmp	r2, #4
 8003266:	d000      	beq.n	800326a <__aeabi_dsub+0x4ea>
 8003268:	e61a      	b.n	8002ea0 <__aeabi_dsub+0x120>
 800326a:	08ff      	lsrs	r7, r7, #3
 800326c:	0764      	lsls	r4, r4, #29
 800326e:	4327      	orrs	r7, r4
 8003270:	0905      	lsrs	r5, r0, #4
 8003272:	e7dd      	b.n	8003230 <__aeabi_dsub+0x4b0>
 8003274:	465b      	mov	r3, fp
 8003276:	08d2      	lsrs	r2, r2, #3
 8003278:	075f      	lsls	r7, r3, #29
 800327a:	4317      	orrs	r7, r2
 800327c:	08dd      	lsrs	r5, r3, #3
 800327e:	e67b      	b.n	8002f78 <__aeabi_dsub+0x1f8>
 8003280:	2700      	movs	r7, #0
 8003282:	2400      	movs	r4, #0
 8003284:	e710      	b.n	80030a8 <__aeabi_dsub+0x328>
 8003286:	2b00      	cmp	r3, #0
 8003288:	d000      	beq.n	800328c <__aeabi_dsub+0x50c>
 800328a:	e0d6      	b.n	800343a <__aeabi_dsub+0x6ba>
 800328c:	2900      	cmp	r1, #0
 800328e:	d000      	beq.n	8003292 <__aeabi_dsub+0x512>
 8003290:	e12f      	b.n	80034f2 <__aeabi_dsub+0x772>
 8003292:	2480      	movs	r4, #128	@ 0x80
 8003294:	2600      	movs	r6, #0
 8003296:	4d7e      	ldr	r5, [pc, #504]	@ (8003490 <__aeabi_dsub+0x710>)
 8003298:	0324      	lsls	r4, r4, #12
 800329a:	e705      	b.n	80030a8 <__aeabi_dsub+0x328>
 800329c:	4666      	mov	r6, ip
 800329e:	465c      	mov	r4, fp
 80032a0:	08d0      	lsrs	r0, r2, #3
 80032a2:	e717      	b.n	80030d4 <__aeabi_dsub+0x354>
 80032a4:	465b      	mov	r3, fp
 80032a6:	1a17      	subs	r7, r2, r0
 80032a8:	42ba      	cmp	r2, r7
 80032aa:	4192      	sbcs	r2, r2
 80032ac:	1b1c      	subs	r4, r3, r4
 80032ae:	2601      	movs	r6, #1
 80032b0:	4663      	mov	r3, ip
 80032b2:	4252      	negs	r2, r2
 80032b4:	1aa4      	subs	r4, r4, r2
 80032b6:	401e      	ands	r6, r3
 80032b8:	e5c4      	b.n	8002e44 <__aeabi_dsub+0xc4>
 80032ba:	1883      	adds	r3, r0, r2
 80032bc:	4283      	cmp	r3, r0
 80032be:	4180      	sbcs	r0, r0
 80032c0:	445c      	add	r4, fp
 80032c2:	4240      	negs	r0, r0
 80032c4:	1825      	adds	r5, r4, r0
 80032c6:	022a      	lsls	r2, r5, #8
 80032c8:	d400      	bmi.n	80032cc <__aeabi_dsub+0x54c>
 80032ca:	e0da      	b.n	8003482 <__aeabi_dsub+0x702>
 80032cc:	4a72      	ldr	r2, [pc, #456]	@ (8003498 <__aeabi_dsub+0x718>)
 80032ce:	085b      	lsrs	r3, r3, #1
 80032d0:	4015      	ands	r5, r2
 80032d2:	07ea      	lsls	r2, r5, #31
 80032d4:	431a      	orrs	r2, r3
 80032d6:	0869      	lsrs	r1, r5, #1
 80032d8:	075b      	lsls	r3, r3, #29
 80032da:	d400      	bmi.n	80032de <__aeabi_dsub+0x55e>
 80032dc:	e14a      	b.n	8003574 <__aeabi_dsub+0x7f4>
 80032de:	230f      	movs	r3, #15
 80032e0:	4013      	ands	r3, r2
 80032e2:	2b04      	cmp	r3, #4
 80032e4:	d100      	bne.n	80032e8 <__aeabi_dsub+0x568>
 80032e6:	e0fc      	b.n	80034e2 <__aeabi_dsub+0x762>
 80032e8:	1d17      	adds	r7, r2, #4
 80032ea:	4297      	cmp	r7, r2
 80032ec:	41a4      	sbcs	r4, r4
 80032ee:	4264      	negs	r4, r4
 80032f0:	2502      	movs	r5, #2
 80032f2:	1864      	adds	r4, r4, r1
 80032f4:	e6ec      	b.n	80030d0 <__aeabi_dsub+0x350>
 80032f6:	4647      	mov	r7, r8
 80032f8:	001c      	movs	r4, r3
 80032fa:	431f      	orrs	r7, r3
 80032fc:	d000      	beq.n	8003300 <__aeabi_dsub+0x580>
 80032fe:	e743      	b.n	8003188 <__aeabi_dsub+0x408>
 8003300:	2600      	movs	r6, #0
 8003302:	2500      	movs	r5, #0
 8003304:	2400      	movs	r4, #0
 8003306:	e6cf      	b.n	80030a8 <__aeabi_dsub+0x328>
 8003308:	08c0      	lsrs	r0, r0, #3
 800330a:	0767      	lsls	r7, r4, #29
 800330c:	4307      	orrs	r7, r0
 800330e:	08e5      	lsrs	r5, r4, #3
 8003310:	e632      	b.n	8002f78 <__aeabi_dsub+0x1f8>
 8003312:	1a87      	subs	r7, r0, r2
 8003314:	465b      	mov	r3, fp
 8003316:	42b8      	cmp	r0, r7
 8003318:	4180      	sbcs	r0, r0
 800331a:	1ae4      	subs	r4, r4, r3
 800331c:	4240      	negs	r0, r0
 800331e:	1a24      	subs	r4, r4, r0
 8003320:	0223      	lsls	r3, r4, #8
 8003322:	d428      	bmi.n	8003376 <__aeabi_dsub+0x5f6>
 8003324:	0763      	lsls	r3, r4, #29
 8003326:	08ff      	lsrs	r7, r7, #3
 8003328:	431f      	orrs	r7, r3
 800332a:	08e5      	lsrs	r5, r4, #3
 800332c:	2301      	movs	r3, #1
 800332e:	e77f      	b.n	8003230 <__aeabi_dsub+0x4b0>
 8003330:	2b00      	cmp	r3, #0
 8003332:	d100      	bne.n	8003336 <__aeabi_dsub+0x5b6>
 8003334:	e673      	b.n	800301e <__aeabi_dsub+0x29e>
 8003336:	464b      	mov	r3, r9
 8003338:	1b5f      	subs	r7, r3, r5
 800333a:	003b      	movs	r3, r7
 800333c:	2d00      	cmp	r5, #0
 800333e:	d100      	bne.n	8003342 <__aeabi_dsub+0x5c2>
 8003340:	e742      	b.n	80031c8 <__aeabi_dsub+0x448>
 8003342:	2f38      	cmp	r7, #56	@ 0x38
 8003344:	dd00      	ble.n	8003348 <__aeabi_dsub+0x5c8>
 8003346:	e0ec      	b.n	8003522 <__aeabi_dsub+0x7a2>
 8003348:	2380      	movs	r3, #128	@ 0x80
 800334a:	000e      	movs	r6, r1
 800334c:	041b      	lsls	r3, r3, #16
 800334e:	431c      	orrs	r4, r3
 8003350:	2f1f      	cmp	r7, #31
 8003352:	dc25      	bgt.n	80033a0 <__aeabi_dsub+0x620>
 8003354:	2520      	movs	r5, #32
 8003356:	0023      	movs	r3, r4
 8003358:	1bed      	subs	r5, r5, r7
 800335a:	0001      	movs	r1, r0
 800335c:	40a8      	lsls	r0, r5
 800335e:	40ab      	lsls	r3, r5
 8003360:	40f9      	lsrs	r1, r7
 8003362:	1e45      	subs	r5, r0, #1
 8003364:	41a8      	sbcs	r0, r5
 8003366:	430b      	orrs	r3, r1
 8003368:	40fc      	lsrs	r4, r7
 800336a:	4318      	orrs	r0, r3
 800336c:	465b      	mov	r3, fp
 800336e:	1b1b      	subs	r3, r3, r4
 8003370:	469b      	mov	fp, r3
 8003372:	e739      	b.n	80031e8 <__aeabi_dsub+0x468>
 8003374:	4666      	mov	r6, ip
 8003376:	2501      	movs	r5, #1
 8003378:	e562      	b.n	8002e40 <__aeabi_dsub+0xc0>
 800337a:	001f      	movs	r7, r3
 800337c:	4659      	mov	r1, fp
 800337e:	3f20      	subs	r7, #32
 8003380:	40f9      	lsrs	r1, r7
 8003382:	468c      	mov	ip, r1
 8003384:	2b20      	cmp	r3, #32
 8003386:	d005      	beq.n	8003394 <__aeabi_dsub+0x614>
 8003388:	2740      	movs	r7, #64	@ 0x40
 800338a:	4659      	mov	r1, fp
 800338c:	1afb      	subs	r3, r7, r3
 800338e:	4099      	lsls	r1, r3
 8003390:	430a      	orrs	r2, r1
 8003392:	4692      	mov	sl, r2
 8003394:	4657      	mov	r7, sl
 8003396:	1e7b      	subs	r3, r7, #1
 8003398:	419f      	sbcs	r7, r3
 800339a:	4663      	mov	r3, ip
 800339c:	431f      	orrs	r7, r3
 800339e:	e5c1      	b.n	8002f24 <__aeabi_dsub+0x1a4>
 80033a0:	003b      	movs	r3, r7
 80033a2:	0025      	movs	r5, r4
 80033a4:	3b20      	subs	r3, #32
 80033a6:	40dd      	lsrs	r5, r3
 80033a8:	2f20      	cmp	r7, #32
 80033aa:	d004      	beq.n	80033b6 <__aeabi_dsub+0x636>
 80033ac:	2340      	movs	r3, #64	@ 0x40
 80033ae:	1bdb      	subs	r3, r3, r7
 80033b0:	409c      	lsls	r4, r3
 80033b2:	4320      	orrs	r0, r4
 80033b4:	4680      	mov	r8, r0
 80033b6:	4640      	mov	r0, r8
 80033b8:	1e43      	subs	r3, r0, #1
 80033ba:	4198      	sbcs	r0, r3
 80033bc:	4328      	orrs	r0, r5
 80033be:	e713      	b.n	80031e8 <__aeabi_dsub+0x468>
 80033c0:	2900      	cmp	r1, #0
 80033c2:	d09d      	beq.n	8003300 <__aeabi_dsub+0x580>
 80033c4:	2601      	movs	r6, #1
 80033c6:	4663      	mov	r3, ip
 80033c8:	465c      	mov	r4, fp
 80033ca:	4690      	mov	r8, r2
 80033cc:	401e      	ands	r6, r3
 80033ce:	e6db      	b.n	8003188 <__aeabi_dsub+0x408>
 80033d0:	1a17      	subs	r7, r2, r0
 80033d2:	465b      	mov	r3, fp
 80033d4:	42ba      	cmp	r2, r7
 80033d6:	4192      	sbcs	r2, r2
 80033d8:	1b1c      	subs	r4, r3, r4
 80033da:	4252      	negs	r2, r2
 80033dc:	1aa4      	subs	r4, r4, r2
 80033de:	0223      	lsls	r3, r4, #8
 80033e0:	d4c8      	bmi.n	8003374 <__aeabi_dsub+0x5f4>
 80033e2:	0763      	lsls	r3, r4, #29
 80033e4:	08ff      	lsrs	r7, r7, #3
 80033e6:	431f      	orrs	r7, r3
 80033e8:	4666      	mov	r6, ip
 80033ea:	2301      	movs	r3, #1
 80033ec:	08e5      	lsrs	r5, r4, #3
 80033ee:	e71f      	b.n	8003230 <__aeabi_dsub+0x4b0>
 80033f0:	001d      	movs	r5, r3
 80033f2:	2400      	movs	r4, #0
 80033f4:	2700      	movs	r7, #0
 80033f6:	e657      	b.n	80030a8 <__aeabi_dsub+0x328>
 80033f8:	465c      	mov	r4, fp
 80033fa:	08d0      	lsrs	r0, r2, #3
 80033fc:	e66a      	b.n	80030d4 <__aeabi_dsub+0x354>
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d100      	bne.n	8003404 <__aeabi_dsub+0x684>
 8003402:	e737      	b.n	8003274 <__aeabi_dsub+0x4f4>
 8003404:	4653      	mov	r3, sl
 8003406:	08c0      	lsrs	r0, r0, #3
 8003408:	0767      	lsls	r7, r4, #29
 800340a:	4307      	orrs	r7, r0
 800340c:	08e5      	lsrs	r5, r4, #3
 800340e:	2b00      	cmp	r3, #0
 8003410:	d100      	bne.n	8003414 <__aeabi_dsub+0x694>
 8003412:	e5b1      	b.n	8002f78 <__aeabi_dsub+0x1f8>
 8003414:	2380      	movs	r3, #128	@ 0x80
 8003416:	031b      	lsls	r3, r3, #12
 8003418:	421d      	tst	r5, r3
 800341a:	d008      	beq.n	800342e <__aeabi_dsub+0x6ae>
 800341c:	4659      	mov	r1, fp
 800341e:	08c8      	lsrs	r0, r1, #3
 8003420:	4218      	tst	r0, r3
 8003422:	d104      	bne.n	800342e <__aeabi_dsub+0x6ae>
 8003424:	08d2      	lsrs	r2, r2, #3
 8003426:	0749      	lsls	r1, r1, #29
 8003428:	430a      	orrs	r2, r1
 800342a:	0017      	movs	r7, r2
 800342c:	0005      	movs	r5, r0
 800342e:	0f7b      	lsrs	r3, r7, #29
 8003430:	00ff      	lsls	r7, r7, #3
 8003432:	08ff      	lsrs	r7, r7, #3
 8003434:	075b      	lsls	r3, r3, #29
 8003436:	431f      	orrs	r7, r3
 8003438:	e59e      	b.n	8002f78 <__aeabi_dsub+0x1f8>
 800343a:	08c0      	lsrs	r0, r0, #3
 800343c:	0763      	lsls	r3, r4, #29
 800343e:	4318      	orrs	r0, r3
 8003440:	08e5      	lsrs	r5, r4, #3
 8003442:	2900      	cmp	r1, #0
 8003444:	d053      	beq.n	80034ee <__aeabi_dsub+0x76e>
 8003446:	2380      	movs	r3, #128	@ 0x80
 8003448:	031b      	lsls	r3, r3, #12
 800344a:	421d      	tst	r5, r3
 800344c:	d00a      	beq.n	8003464 <__aeabi_dsub+0x6e4>
 800344e:	4659      	mov	r1, fp
 8003450:	08cc      	lsrs	r4, r1, #3
 8003452:	421c      	tst	r4, r3
 8003454:	d106      	bne.n	8003464 <__aeabi_dsub+0x6e4>
 8003456:	2601      	movs	r6, #1
 8003458:	4663      	mov	r3, ip
 800345a:	0025      	movs	r5, r4
 800345c:	08d0      	lsrs	r0, r2, #3
 800345e:	0749      	lsls	r1, r1, #29
 8003460:	4308      	orrs	r0, r1
 8003462:	401e      	ands	r6, r3
 8003464:	0f47      	lsrs	r7, r0, #29
 8003466:	00c0      	lsls	r0, r0, #3
 8003468:	08c0      	lsrs	r0, r0, #3
 800346a:	077f      	lsls	r7, r7, #29
 800346c:	4307      	orrs	r7, r0
 800346e:	e583      	b.n	8002f78 <__aeabi_dsub+0x1f8>
 8003470:	1883      	adds	r3, r0, r2
 8003472:	4293      	cmp	r3, r2
 8003474:	4192      	sbcs	r2, r2
 8003476:	445c      	add	r4, fp
 8003478:	4252      	negs	r2, r2
 800347a:	18a5      	adds	r5, r4, r2
 800347c:	022a      	lsls	r2, r5, #8
 800347e:	d500      	bpl.n	8003482 <__aeabi_dsub+0x702>
 8003480:	e724      	b.n	80032cc <__aeabi_dsub+0x54c>
 8003482:	076f      	lsls	r7, r5, #29
 8003484:	08db      	lsrs	r3, r3, #3
 8003486:	431f      	orrs	r7, r3
 8003488:	08ed      	lsrs	r5, r5, #3
 800348a:	2301      	movs	r3, #1
 800348c:	e6d0      	b.n	8003230 <__aeabi_dsub+0x4b0>
 800348e:	46c0      	nop			@ (mov r8, r8)
 8003490:	000007ff 	.word	0x000007ff
 8003494:	000007fe 	.word	0x000007fe
 8003498:	ff7fffff 	.word	0xff7fffff
 800349c:	465b      	mov	r3, fp
 800349e:	08d2      	lsrs	r2, r2, #3
 80034a0:	075f      	lsls	r7, r3, #29
 80034a2:	4666      	mov	r6, ip
 80034a4:	4317      	orrs	r7, r2
 80034a6:	08dd      	lsrs	r5, r3, #3
 80034a8:	e566      	b.n	8002f78 <__aeabi_dsub+0x1f8>
 80034aa:	0025      	movs	r5, r4
 80034ac:	3b20      	subs	r3, #32
 80034ae:	40dd      	lsrs	r5, r3
 80034b0:	4663      	mov	r3, ip
 80034b2:	2b20      	cmp	r3, #32
 80034b4:	d005      	beq.n	80034c2 <__aeabi_dsub+0x742>
 80034b6:	2340      	movs	r3, #64	@ 0x40
 80034b8:	4661      	mov	r1, ip
 80034ba:	1a5b      	subs	r3, r3, r1
 80034bc:	409c      	lsls	r4, r3
 80034be:	4320      	orrs	r0, r4
 80034c0:	4680      	mov	r8, r0
 80034c2:	4647      	mov	r7, r8
 80034c4:	1e7b      	subs	r3, r7, #1
 80034c6:	419f      	sbcs	r7, r3
 80034c8:	432f      	orrs	r7, r5
 80034ca:	e5a0      	b.n	800300e <__aeabi_dsub+0x28e>
 80034cc:	2120      	movs	r1, #32
 80034ce:	2700      	movs	r7, #0
 80034d0:	1a09      	subs	r1, r1, r0
 80034d2:	e4d2      	b.n	8002e7a <__aeabi_dsub+0xfa>
 80034d4:	2f00      	cmp	r7, #0
 80034d6:	d100      	bne.n	80034da <__aeabi_dsub+0x75a>
 80034d8:	e713      	b.n	8003302 <__aeabi_dsub+0x582>
 80034da:	465c      	mov	r4, fp
 80034dc:	0017      	movs	r7, r2
 80034de:	2500      	movs	r5, #0
 80034e0:	e5f6      	b.n	80030d0 <__aeabi_dsub+0x350>
 80034e2:	08d7      	lsrs	r7, r2, #3
 80034e4:	0749      	lsls	r1, r1, #29
 80034e6:	2302      	movs	r3, #2
 80034e8:	430f      	orrs	r7, r1
 80034ea:	092d      	lsrs	r5, r5, #4
 80034ec:	e6a0      	b.n	8003230 <__aeabi_dsub+0x4b0>
 80034ee:	0007      	movs	r7, r0
 80034f0:	e542      	b.n	8002f78 <__aeabi_dsub+0x1f8>
 80034f2:	465b      	mov	r3, fp
 80034f4:	2601      	movs	r6, #1
 80034f6:	075f      	lsls	r7, r3, #29
 80034f8:	08dd      	lsrs	r5, r3, #3
 80034fa:	4663      	mov	r3, ip
 80034fc:	08d2      	lsrs	r2, r2, #3
 80034fe:	4317      	orrs	r7, r2
 8003500:	401e      	ands	r6, r3
 8003502:	e539      	b.n	8002f78 <__aeabi_dsub+0x1f8>
 8003504:	465b      	mov	r3, fp
 8003506:	08d2      	lsrs	r2, r2, #3
 8003508:	075f      	lsls	r7, r3, #29
 800350a:	4317      	orrs	r7, r2
 800350c:	08dd      	lsrs	r5, r3, #3
 800350e:	e533      	b.n	8002f78 <__aeabi_dsub+0x1f8>
 8003510:	4a1e      	ldr	r2, [pc, #120]	@ (800358c <__aeabi_dsub+0x80c>)
 8003512:	08db      	lsrs	r3, r3, #3
 8003514:	4022      	ands	r2, r4
 8003516:	0757      	lsls	r7, r2, #29
 8003518:	0252      	lsls	r2, r2, #9
 800351a:	2501      	movs	r5, #1
 800351c:	431f      	orrs	r7, r3
 800351e:	0b14      	lsrs	r4, r2, #12
 8003520:	e5c2      	b.n	80030a8 <__aeabi_dsub+0x328>
 8003522:	000e      	movs	r6, r1
 8003524:	2001      	movs	r0, #1
 8003526:	e65f      	b.n	80031e8 <__aeabi_dsub+0x468>
 8003528:	2b00      	cmp	r3, #0
 800352a:	d00d      	beq.n	8003548 <__aeabi_dsub+0x7c8>
 800352c:	464b      	mov	r3, r9
 800352e:	1b5b      	subs	r3, r3, r5
 8003530:	469c      	mov	ip, r3
 8003532:	2d00      	cmp	r5, #0
 8003534:	d100      	bne.n	8003538 <__aeabi_dsub+0x7b8>
 8003536:	e548      	b.n	8002fca <__aeabi_dsub+0x24a>
 8003538:	2701      	movs	r7, #1
 800353a:	2b38      	cmp	r3, #56	@ 0x38
 800353c:	dd00      	ble.n	8003540 <__aeabi_dsub+0x7c0>
 800353e:	e566      	b.n	800300e <__aeabi_dsub+0x28e>
 8003540:	2380      	movs	r3, #128	@ 0x80
 8003542:	041b      	lsls	r3, r3, #16
 8003544:	431c      	orrs	r4, r3
 8003546:	e550      	b.n	8002fea <__aeabi_dsub+0x26a>
 8003548:	1c6b      	adds	r3, r5, #1
 800354a:	4d11      	ldr	r5, [pc, #68]	@ (8003590 <__aeabi_dsub+0x810>)
 800354c:	422b      	tst	r3, r5
 800354e:	d000      	beq.n	8003552 <__aeabi_dsub+0x7d2>
 8003550:	e673      	b.n	800323a <__aeabi_dsub+0x4ba>
 8003552:	4659      	mov	r1, fp
 8003554:	0023      	movs	r3, r4
 8003556:	4311      	orrs	r1, r2
 8003558:	468a      	mov	sl, r1
 800355a:	4303      	orrs	r3, r0
 800355c:	e600      	b.n	8003160 <__aeabi_dsub+0x3e0>
 800355e:	0767      	lsls	r7, r4, #29
 8003560:	08c0      	lsrs	r0, r0, #3
 8003562:	2300      	movs	r3, #0
 8003564:	4307      	orrs	r7, r0
 8003566:	08e5      	lsrs	r5, r4, #3
 8003568:	e662      	b.n	8003230 <__aeabi_dsub+0x4b0>
 800356a:	0764      	lsls	r4, r4, #29
 800356c:	08ff      	lsrs	r7, r7, #3
 800356e:	4327      	orrs	r7, r4
 8003570:	0905      	lsrs	r5, r0, #4
 8003572:	e65d      	b.n	8003230 <__aeabi_dsub+0x4b0>
 8003574:	08d2      	lsrs	r2, r2, #3
 8003576:	0749      	lsls	r1, r1, #29
 8003578:	4311      	orrs	r1, r2
 800357a:	000f      	movs	r7, r1
 800357c:	2302      	movs	r3, #2
 800357e:	092d      	lsrs	r5, r5, #4
 8003580:	e656      	b.n	8003230 <__aeabi_dsub+0x4b0>
 8003582:	0007      	movs	r7, r0
 8003584:	e5a4      	b.n	80030d0 <__aeabi_dsub+0x350>
 8003586:	0038      	movs	r0, r7
 8003588:	e48f      	b.n	8002eaa <__aeabi_dsub+0x12a>
 800358a:	46c0      	nop			@ (mov r8, r8)
 800358c:	ff7fffff 	.word	0xff7fffff
 8003590:	000007fe 	.word	0x000007fe

08003594 <__aeabi_dcmpun>:
 8003594:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003596:	46c6      	mov	lr, r8
 8003598:	031e      	lsls	r6, r3, #12
 800359a:	0b36      	lsrs	r6, r6, #12
 800359c:	46b0      	mov	r8, r6
 800359e:	4e0d      	ldr	r6, [pc, #52]	@ (80035d4 <__aeabi_dcmpun+0x40>)
 80035a0:	030c      	lsls	r4, r1, #12
 80035a2:	004d      	lsls	r5, r1, #1
 80035a4:	005f      	lsls	r7, r3, #1
 80035a6:	b500      	push	{lr}
 80035a8:	0b24      	lsrs	r4, r4, #12
 80035aa:	0d6d      	lsrs	r5, r5, #21
 80035ac:	0d7f      	lsrs	r7, r7, #21
 80035ae:	42b5      	cmp	r5, r6
 80035b0:	d00b      	beq.n	80035ca <__aeabi_dcmpun+0x36>
 80035b2:	4908      	ldr	r1, [pc, #32]	@ (80035d4 <__aeabi_dcmpun+0x40>)
 80035b4:	2000      	movs	r0, #0
 80035b6:	428f      	cmp	r7, r1
 80035b8:	d104      	bne.n	80035c4 <__aeabi_dcmpun+0x30>
 80035ba:	4646      	mov	r6, r8
 80035bc:	4316      	orrs	r6, r2
 80035be:	0030      	movs	r0, r6
 80035c0:	1e43      	subs	r3, r0, #1
 80035c2:	4198      	sbcs	r0, r3
 80035c4:	bc80      	pop	{r7}
 80035c6:	46b8      	mov	r8, r7
 80035c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035ca:	4304      	orrs	r4, r0
 80035cc:	2001      	movs	r0, #1
 80035ce:	2c00      	cmp	r4, #0
 80035d0:	d1f8      	bne.n	80035c4 <__aeabi_dcmpun+0x30>
 80035d2:	e7ee      	b.n	80035b2 <__aeabi_dcmpun+0x1e>
 80035d4:	000007ff 	.word	0x000007ff

080035d8 <__aeabi_d2iz>:
 80035d8:	000b      	movs	r3, r1
 80035da:	0002      	movs	r2, r0
 80035dc:	b570      	push	{r4, r5, r6, lr}
 80035de:	4d16      	ldr	r5, [pc, #88]	@ (8003638 <__aeabi_d2iz+0x60>)
 80035e0:	030c      	lsls	r4, r1, #12
 80035e2:	b082      	sub	sp, #8
 80035e4:	0049      	lsls	r1, r1, #1
 80035e6:	2000      	movs	r0, #0
 80035e8:	9200      	str	r2, [sp, #0]
 80035ea:	9301      	str	r3, [sp, #4]
 80035ec:	0b24      	lsrs	r4, r4, #12
 80035ee:	0d49      	lsrs	r1, r1, #21
 80035f0:	0fde      	lsrs	r6, r3, #31
 80035f2:	42a9      	cmp	r1, r5
 80035f4:	dd04      	ble.n	8003600 <__aeabi_d2iz+0x28>
 80035f6:	4811      	ldr	r0, [pc, #68]	@ (800363c <__aeabi_d2iz+0x64>)
 80035f8:	4281      	cmp	r1, r0
 80035fa:	dd03      	ble.n	8003604 <__aeabi_d2iz+0x2c>
 80035fc:	4b10      	ldr	r3, [pc, #64]	@ (8003640 <__aeabi_d2iz+0x68>)
 80035fe:	18f0      	adds	r0, r6, r3
 8003600:	b002      	add	sp, #8
 8003602:	bd70      	pop	{r4, r5, r6, pc}
 8003604:	2080      	movs	r0, #128	@ 0x80
 8003606:	0340      	lsls	r0, r0, #13
 8003608:	4320      	orrs	r0, r4
 800360a:	4c0e      	ldr	r4, [pc, #56]	@ (8003644 <__aeabi_d2iz+0x6c>)
 800360c:	1a64      	subs	r4, r4, r1
 800360e:	2c1f      	cmp	r4, #31
 8003610:	dd08      	ble.n	8003624 <__aeabi_d2iz+0x4c>
 8003612:	4b0d      	ldr	r3, [pc, #52]	@ (8003648 <__aeabi_d2iz+0x70>)
 8003614:	1a5b      	subs	r3, r3, r1
 8003616:	40d8      	lsrs	r0, r3
 8003618:	0003      	movs	r3, r0
 800361a:	4258      	negs	r0, r3
 800361c:	2e00      	cmp	r6, #0
 800361e:	d1ef      	bne.n	8003600 <__aeabi_d2iz+0x28>
 8003620:	0018      	movs	r0, r3
 8003622:	e7ed      	b.n	8003600 <__aeabi_d2iz+0x28>
 8003624:	4b09      	ldr	r3, [pc, #36]	@ (800364c <__aeabi_d2iz+0x74>)
 8003626:	9a00      	ldr	r2, [sp, #0]
 8003628:	469c      	mov	ip, r3
 800362a:	0003      	movs	r3, r0
 800362c:	4461      	add	r1, ip
 800362e:	408b      	lsls	r3, r1
 8003630:	40e2      	lsrs	r2, r4
 8003632:	4313      	orrs	r3, r2
 8003634:	e7f1      	b.n	800361a <__aeabi_d2iz+0x42>
 8003636:	46c0      	nop			@ (mov r8, r8)
 8003638:	000003fe 	.word	0x000003fe
 800363c:	0000041d 	.word	0x0000041d
 8003640:	7fffffff 	.word	0x7fffffff
 8003644:	00000433 	.word	0x00000433
 8003648:	00000413 	.word	0x00000413
 800364c:	fffffbed 	.word	0xfffffbed

08003650 <__aeabi_i2d>:
 8003650:	b570      	push	{r4, r5, r6, lr}
 8003652:	2800      	cmp	r0, #0
 8003654:	d016      	beq.n	8003684 <__aeabi_i2d+0x34>
 8003656:	17c3      	asrs	r3, r0, #31
 8003658:	18c5      	adds	r5, r0, r3
 800365a:	405d      	eors	r5, r3
 800365c:	0fc4      	lsrs	r4, r0, #31
 800365e:	0028      	movs	r0, r5
 8003660:	f000 f848 	bl	80036f4 <__clzsi2>
 8003664:	4b10      	ldr	r3, [pc, #64]	@ (80036a8 <__aeabi_i2d+0x58>)
 8003666:	1a1b      	subs	r3, r3, r0
 8003668:	055b      	lsls	r3, r3, #21
 800366a:	0d5b      	lsrs	r3, r3, #21
 800366c:	280a      	cmp	r0, #10
 800366e:	dc14      	bgt.n	800369a <__aeabi_i2d+0x4a>
 8003670:	0002      	movs	r2, r0
 8003672:	002e      	movs	r6, r5
 8003674:	3215      	adds	r2, #21
 8003676:	4096      	lsls	r6, r2
 8003678:	220b      	movs	r2, #11
 800367a:	1a12      	subs	r2, r2, r0
 800367c:	40d5      	lsrs	r5, r2
 800367e:	032d      	lsls	r5, r5, #12
 8003680:	0b2d      	lsrs	r5, r5, #12
 8003682:	e003      	b.n	800368c <__aeabi_i2d+0x3c>
 8003684:	2400      	movs	r4, #0
 8003686:	2300      	movs	r3, #0
 8003688:	2500      	movs	r5, #0
 800368a:	2600      	movs	r6, #0
 800368c:	051b      	lsls	r3, r3, #20
 800368e:	432b      	orrs	r3, r5
 8003690:	07e4      	lsls	r4, r4, #31
 8003692:	4323      	orrs	r3, r4
 8003694:	0030      	movs	r0, r6
 8003696:	0019      	movs	r1, r3
 8003698:	bd70      	pop	{r4, r5, r6, pc}
 800369a:	380b      	subs	r0, #11
 800369c:	4085      	lsls	r5, r0
 800369e:	032d      	lsls	r5, r5, #12
 80036a0:	2600      	movs	r6, #0
 80036a2:	0b2d      	lsrs	r5, r5, #12
 80036a4:	e7f2      	b.n	800368c <__aeabi_i2d+0x3c>
 80036a6:	46c0      	nop			@ (mov r8, r8)
 80036a8:	0000041e 	.word	0x0000041e

080036ac <__aeabi_ui2d>:
 80036ac:	b510      	push	{r4, lr}
 80036ae:	1e04      	subs	r4, r0, #0
 80036b0:	d010      	beq.n	80036d4 <__aeabi_ui2d+0x28>
 80036b2:	f000 f81f 	bl	80036f4 <__clzsi2>
 80036b6:	4b0e      	ldr	r3, [pc, #56]	@ (80036f0 <__aeabi_ui2d+0x44>)
 80036b8:	1a1b      	subs	r3, r3, r0
 80036ba:	055b      	lsls	r3, r3, #21
 80036bc:	0d5b      	lsrs	r3, r3, #21
 80036be:	280a      	cmp	r0, #10
 80036c0:	dc0f      	bgt.n	80036e2 <__aeabi_ui2d+0x36>
 80036c2:	220b      	movs	r2, #11
 80036c4:	0021      	movs	r1, r4
 80036c6:	1a12      	subs	r2, r2, r0
 80036c8:	40d1      	lsrs	r1, r2
 80036ca:	3015      	adds	r0, #21
 80036cc:	030a      	lsls	r2, r1, #12
 80036ce:	4084      	lsls	r4, r0
 80036d0:	0b12      	lsrs	r2, r2, #12
 80036d2:	e001      	b.n	80036d8 <__aeabi_ui2d+0x2c>
 80036d4:	2300      	movs	r3, #0
 80036d6:	2200      	movs	r2, #0
 80036d8:	051b      	lsls	r3, r3, #20
 80036da:	4313      	orrs	r3, r2
 80036dc:	0020      	movs	r0, r4
 80036de:	0019      	movs	r1, r3
 80036e0:	bd10      	pop	{r4, pc}
 80036e2:	0022      	movs	r2, r4
 80036e4:	380b      	subs	r0, #11
 80036e6:	4082      	lsls	r2, r0
 80036e8:	0312      	lsls	r2, r2, #12
 80036ea:	2400      	movs	r4, #0
 80036ec:	0b12      	lsrs	r2, r2, #12
 80036ee:	e7f3      	b.n	80036d8 <__aeabi_ui2d+0x2c>
 80036f0:	0000041e 	.word	0x0000041e

080036f4 <__clzsi2>:
 80036f4:	211c      	movs	r1, #28
 80036f6:	2301      	movs	r3, #1
 80036f8:	041b      	lsls	r3, r3, #16
 80036fa:	4298      	cmp	r0, r3
 80036fc:	d301      	bcc.n	8003702 <__clzsi2+0xe>
 80036fe:	0c00      	lsrs	r0, r0, #16
 8003700:	3910      	subs	r1, #16
 8003702:	0a1b      	lsrs	r3, r3, #8
 8003704:	4298      	cmp	r0, r3
 8003706:	d301      	bcc.n	800370c <__clzsi2+0x18>
 8003708:	0a00      	lsrs	r0, r0, #8
 800370a:	3908      	subs	r1, #8
 800370c:	091b      	lsrs	r3, r3, #4
 800370e:	4298      	cmp	r0, r3
 8003710:	d301      	bcc.n	8003716 <__clzsi2+0x22>
 8003712:	0900      	lsrs	r0, r0, #4
 8003714:	3904      	subs	r1, #4
 8003716:	a202      	add	r2, pc, #8	@ (adr r2, 8003720 <__clzsi2+0x2c>)
 8003718:	5c10      	ldrb	r0, [r2, r0]
 800371a:	1840      	adds	r0, r0, r1
 800371c:	4770      	bx	lr
 800371e:	46c0      	nop			@ (mov r8, r8)
 8003720:	02020304 	.word	0x02020304
 8003724:	01010101 	.word	0x01010101
	...

08003730 <__clzdi2>:
 8003730:	b510      	push	{r4, lr}
 8003732:	2900      	cmp	r1, #0
 8003734:	d103      	bne.n	800373e <__clzdi2+0xe>
 8003736:	f7ff ffdd 	bl	80036f4 <__clzsi2>
 800373a:	3020      	adds	r0, #32
 800373c:	e002      	b.n	8003744 <__clzdi2+0x14>
 800373e:	0008      	movs	r0, r1
 8003740:	f7ff ffd8 	bl	80036f4 <__clzsi2>
 8003744:	bd10      	pop	{r4, pc}
 8003746:	46c0      	nop			@ (mov r8, r8)

08003748 <clampf>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


static inline float clampf(float x, float lo, float hi) {
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
	if (x < lo) return lo;
 8003754:	68b9      	ldr	r1, [r7, #8]
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f7fc feb6 	bl	80004c8 <__aeabi_fcmplt>
 800375c:	1e03      	subs	r3, r0, #0
 800375e:	d001      	beq.n	8003764 <clampf+0x1c>
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	e008      	b.n	8003776 <clampf+0x2e>
	if (x > hi) return hi;
 8003764:	6879      	ldr	r1, [r7, #4]
 8003766:	68f8      	ldr	r0, [r7, #12]
 8003768:	f7fc fec2 	bl	80004f0 <__aeabi_fcmpgt>
 800376c:	1e03      	subs	r3, r0, #0
 800376e:	d001      	beq.n	8003774 <clampf+0x2c>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	e000      	b.n	8003776 <clampf+0x2e>
	return x;
 8003774:	68fb      	ldr	r3, [r7, #12]
}
 8003776:	1c18      	adds	r0, r3, #0
 8003778:	46bd      	mov	sp, r7
 800377a:	b004      	add	sp, #16
 800377c:	bd80      	pop	{r7, pc}
	...

08003780 <Motors_Init>:
	if (target < current - max_delta)  return current - max_delta;
	return target;
}

void Motors_Init(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
	// Start PWM channels
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);   // Right
 8003784:	4b17      	ldr	r3, [pc, #92]	@ (80037e4 <Motors_Init+0x64>)
 8003786:	210c      	movs	r1, #12
 8003788:	0018      	movs	r0, r3
 800378a:	f003 ff01 	bl	8007590 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);   // Left
 800378e:	4b16      	ldr	r3, [pc, #88]	@ (80037e8 <Motors_Init+0x68>)
 8003790:	210c      	movs	r1, #12
 8003792:	0018      	movs	r0, r3
 8003794:	f003 fefc 	bl	8007590 <HAL_TIM_PWM_Start>

	// Start encoder interfaces
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8003798:	4b14      	ldr	r3, [pc, #80]	@ (80037ec <Motors_Init+0x6c>)
 800379a:	213c      	movs	r1, #60	@ 0x3c
 800379c:	0018      	movs	r0, r3
 800379e:	f004 f88f 	bl	80078c0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80037a2:	4b13      	ldr	r3, [pc, #76]	@ (80037f0 <Motors_Init+0x70>)
 80037a4:	213c      	movs	r1, #60	@ 0x3c
 80037a6:	0018      	movs	r0, r3
 80037a8:	f004 f88a 	bl	80078c0 <HAL_TIM_Encoder_Start>

	Set_Motor_Speed(1, 0.0f);   // Right motor
 80037ac:	2300      	movs	r3, #0
 80037ae:	1c19      	adds	r1, r3, #0
 80037b0:	2001      	movs	r0, #1
 80037b2:	f000 f9f9 	bl	8003ba8 <Set_Motor_Speed>
	Set_Motor_Speed(2, 0.0f);   // Left  motor
 80037b6:	2300      	movs	r3, #0
 80037b8:	1c19      	adds	r1, r3, #0
 80037ba:	2002      	movs	r0, #2
 80037bc:	f000 f9f4 	bl	8003ba8 <Set_Motor_Speed>

	// Reset counter
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 80037c0:	4b0a      	ldr	r3, [pc, #40]	@ (80037ec <Motors_Init+0x6c>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2200      	movs	r2, #0
 80037c6:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80037c8:	4b09      	ldr	r3, [pc, #36]	@ (80037f0 <Motors_Init+0x70>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2200      	movs	r2, #0
 80037ce:	625a      	str	r2, [r3, #36]	@ 0x24

	enc_prev_L = 0;
 80037d0:	4b08      	ldr	r3, [pc, #32]	@ (80037f4 <Motors_Init+0x74>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	601a      	str	r2, [r3, #0]
	enc_prev_R = 0;
 80037d6:	4b08      	ldr	r3, [pc, #32]	@ (80037f8 <Motors_Init+0x78>)
 80037d8:	2200      	movs	r2, #0
 80037da:	601a      	str	r2, [r3, #0]
}
 80037dc:	46c0      	nop			@ (mov r8, r8)
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	46c0      	nop			@ (mov r8, r8)
 80037e4:	20000244 	.word	0x20000244
 80037e8:	20000290 	.word	0x20000290
 80037ec:	200002dc 	.word	0x200002dc
 80037f0:	20000328 	.word	0x20000328
 80037f4:	20000418 	.word	0x20000418
 80037f8:	2000041c 	.word	0x2000041c

080037fc <IMU_Init>:


static void IMU_Init(void)
{
 80037fc:	b590      	push	{r4, r7, lr}
 80037fe:	b091      	sub	sp, #68	@ 0x44
 8003800:	af04      	add	r7, sp, #16
	uint8_t data;

	// Check WHO_AM_I (should return 0x71 for MPU9250)
	if (HAL_I2C_Mem_Read(&hi2c3, MPU9250_ADDR, WHO_AM_I, 1, &data, 1, 100) == HAL_OK) {
 8003802:	4820      	ldr	r0, [pc, #128]	@ (8003884 <IMU_Init+0x88>)
 8003804:	2364      	movs	r3, #100	@ 0x64
 8003806:	9302      	str	r3, [sp, #8]
 8003808:	2301      	movs	r3, #1
 800380a:	9301      	str	r3, [sp, #4]
 800380c:	2427      	movs	r4, #39	@ 0x27
 800380e:	193b      	adds	r3, r7, r4
 8003810:	9300      	str	r3, [sp, #0]
 8003812:	2301      	movs	r3, #1
 8003814:	2275      	movs	r2, #117	@ 0x75
 8003816:	21d0      	movs	r1, #208	@ 0xd0
 8003818:	f002 f9a8 	bl	8005b6c <HAL_I2C_Mem_Read>
 800381c:	1e03      	subs	r3, r0, #0
 800381e:	d110      	bne.n	8003842 <IMU_Init+0x46>
		char msg[32];
		int len = snprintf(msg, sizeof(msg), "WHO_AM_I=0x%02X\r\n", data);
 8003820:	193b      	adds	r3, r7, r4
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	4a18      	ldr	r2, [pc, #96]	@ (8003888 <IMU_Init+0x8c>)
 8003826:	1d38      	adds	r0, r7, #4
 8003828:	2120      	movs	r1, #32
 800382a:	f007 feff 	bl	800b62c <sniprintf>
 800382e:	0003      	movs	r3, r0
 8003830:	62bb      	str	r3, [r7, #40]	@ 0x28
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, len, 100);
 8003832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003834:	b29a      	uxth	r2, r3
 8003836:	1d39      	adds	r1, r7, #4
 8003838:	4814      	ldr	r0, [pc, #80]	@ (800388c <IMU_Init+0x90>)
 800383a:	2364      	movs	r3, #100	@ 0x64
 800383c:	f005 f83e 	bl	80088bc <HAL_UART_Transmit>
 8003840:	e00c      	b.n	800385c <IMU_Init+0x60>
	} else {
		const char *err = "IMU not found!\r\n";
 8003842:	4b13      	ldr	r3, [pc, #76]	@ (8003890 <IMU_Init+0x94>)
 8003844:	62fb      	str	r3, [r7, #44]	@ 0x2c
		HAL_UART_Transmit(&huart2, (uint8_t*)err, strlen(err), 100);
 8003846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003848:	0018      	movs	r0, r3
 800384a:	f7fc fc5b 	bl	8000104 <strlen>
 800384e:	0003      	movs	r3, r0
 8003850:	b29a      	uxth	r2, r3
 8003852:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003854:	480d      	ldr	r0, [pc, #52]	@ (800388c <IMU_Init+0x90>)
 8003856:	2364      	movs	r3, #100	@ 0x64
 8003858:	f005 f830 	bl	80088bc <HAL_UART_Transmit>
	}

	// Wake up the device (clear sleep bit)
	data = 0x00;
 800385c:	2127      	movs	r1, #39	@ 0x27
 800385e:	187b      	adds	r3, r7, r1
 8003860:	2200      	movs	r2, #0
 8003862:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c3, MPU9250_ADDR, PWR_MGMT_1, 1, &data, 1, 100);
 8003864:	4807      	ldr	r0, [pc, #28]	@ (8003884 <IMU_Init+0x88>)
 8003866:	2364      	movs	r3, #100	@ 0x64
 8003868:	9302      	str	r3, [sp, #8]
 800386a:	2301      	movs	r3, #1
 800386c:	9301      	str	r3, [sp, #4]
 800386e:	187b      	adds	r3, r7, r1
 8003870:	9300      	str	r3, [sp, #0]
 8003872:	2301      	movs	r3, #1
 8003874:	226b      	movs	r2, #107	@ 0x6b
 8003876:	21d0      	movs	r1, #208	@ 0xd0
 8003878:	f002 f84a 	bl	8005910 <HAL_I2C_Mem_Write>

}
 800387c:	46c0      	nop			@ (mov r8, r8)
 800387e:	46bd      	mov	sp, r7
 8003880:	b00d      	add	sp, #52	@ 0x34
 8003882:	bd90      	pop	{r4, r7, pc}
 8003884:	200001f0 	.word	0x200001f0
 8003888:	0800e738 	.word	0x0800e738
 800388c:	20000374 	.word	0x20000374
 8003890:	0800e74c 	.word	0x0800e74c

08003894 <Read_IMU>:


IMU_Data_t Read_IMU(void)
{
 8003894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003896:	b097      	sub	sp, #92	@ 0x5c
 8003898:	af04      	add	r7, sp, #16
 800389a:	6078      	str	r0, [r7, #4]
    IMU_Data_t d;
    uint8_t buf[14];

    if (HAL_I2C_Mem_Read(&hi2c3, MPU9250_ADDR, MPU9250_ACCEL_XOUT_H,
 800389c:	488b      	ldr	r0, [pc, #556]	@ (8003acc <Read_IMU+0x238>)
 800389e:	2364      	movs	r3, #100	@ 0x64
 80038a0:	9302      	str	r3, [sp, #8]
 80038a2:	230e      	movs	r3, #14
 80038a4:	9301      	str	r3, [sp, #4]
 80038a6:	2308      	movs	r3, #8
 80038a8:	18fb      	adds	r3, r7, r3
 80038aa:	9300      	str	r3, [sp, #0]
 80038ac:	2301      	movs	r3, #1
 80038ae:	223b      	movs	r2, #59	@ 0x3b
 80038b0:	21d0      	movs	r1, #208	@ 0xd0
 80038b2:	f002 f95b 	bl	8005b6c <HAL_I2C_Mem_Read>
 80038b6:	1e03      	subs	r3, r0, #0
 80038b8:	d01d      	beq.n	80038f6 <Read_IMU+0x62>
                         I2C_MEMADD_SIZE_8BIT, buf, sizeof(buf), 100) != HAL_OK)
    {
        // If read failed, zero values
        d.ax = d.ay = d.az = 0.0f;
 80038ba:	2118      	movs	r1, #24
 80038bc:	187b      	adds	r3, r7, r1
 80038be:	2200      	movs	r2, #0
 80038c0:	609a      	str	r2, [r3, #8]
 80038c2:	187b      	adds	r3, r7, r1
 80038c4:	689a      	ldr	r2, [r3, #8]
 80038c6:	187b      	adds	r3, r7, r1
 80038c8:	605a      	str	r2, [r3, #4]
 80038ca:	187b      	adds	r3, r7, r1
 80038cc:	685a      	ldr	r2, [r3, #4]
 80038ce:	187b      	adds	r3, r7, r1
 80038d0:	601a      	str	r2, [r3, #0]
        d.gx = d.gy = d.gz = 0.0f;
 80038d2:	187b      	adds	r3, r7, r1
 80038d4:	2200      	movs	r2, #0
 80038d6:	615a      	str	r2, [r3, #20]
 80038d8:	187b      	adds	r3, r7, r1
 80038da:	695a      	ldr	r2, [r3, #20]
 80038dc:	187b      	adds	r3, r7, r1
 80038de:	611a      	str	r2, [r3, #16]
 80038e0:	187b      	adds	r3, r7, r1
 80038e2:	691a      	ldr	r2, [r3, #16]
 80038e4:	187b      	adds	r3, r7, r1
 80038e6:	60da      	str	r2, [r3, #12]
        return d;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	187a      	adds	r2, r7, r1
 80038ec:	ca13      	ldmia	r2!, {r0, r1, r4}
 80038ee:	c313      	stmia	r3!, {r0, r1, r4}
 80038f0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80038f2:	c313      	stmia	r3!, {r0, r1, r4}
 80038f4:	e0e5      	b.n	8003ac2 <Read_IMU+0x22e>
    }

    // Convert raw values
    int16_t raw_ax = (buf[0] << 8) | buf[1];
 80038f6:	2008      	movs	r0, #8
 80038f8:	183b      	adds	r3, r7, r0
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	b21b      	sxth	r3, r3
 80038fe:	021b      	lsls	r3, r3, #8
 8003900:	b219      	sxth	r1, r3
 8003902:	183b      	adds	r3, r7, r0
 8003904:	785b      	ldrb	r3, [r3, #1]
 8003906:	b21a      	sxth	r2, r3
 8003908:	2446      	movs	r4, #70	@ 0x46
 800390a:	193b      	adds	r3, r7, r4
 800390c:	430a      	orrs	r2, r1
 800390e:	801a      	strh	r2, [r3, #0]
    int16_t raw_ay = (buf[2] << 8) | buf[3];
 8003910:	183b      	adds	r3, r7, r0
 8003912:	789b      	ldrb	r3, [r3, #2]
 8003914:	b21b      	sxth	r3, r3
 8003916:	021b      	lsls	r3, r3, #8
 8003918:	b219      	sxth	r1, r3
 800391a:	183b      	adds	r3, r7, r0
 800391c:	78db      	ldrb	r3, [r3, #3]
 800391e:	b21a      	sxth	r2, r3
 8003920:	2544      	movs	r5, #68	@ 0x44
 8003922:	197b      	adds	r3, r7, r5
 8003924:	430a      	orrs	r2, r1
 8003926:	801a      	strh	r2, [r3, #0]
    int16_t raw_az = (buf[4] << 8) | buf[5];
 8003928:	183b      	adds	r3, r7, r0
 800392a:	791b      	ldrb	r3, [r3, #4]
 800392c:	b21b      	sxth	r3, r3
 800392e:	021b      	lsls	r3, r3, #8
 8003930:	b219      	sxth	r1, r3
 8003932:	183b      	adds	r3, r7, r0
 8003934:	795b      	ldrb	r3, [r3, #5]
 8003936:	b21a      	sxth	r2, r3
 8003938:	2642      	movs	r6, #66	@ 0x42
 800393a:	19bb      	adds	r3, r7, r6
 800393c:	430a      	orrs	r2, r1
 800393e:	801a      	strh	r2, [r3, #0]
    int16_t raw_gx = (buf[8] << 8) | buf[9];
 8003940:	183b      	adds	r3, r7, r0
 8003942:	7a1b      	ldrb	r3, [r3, #8]
 8003944:	b21b      	sxth	r3, r3
 8003946:	021b      	lsls	r3, r3, #8
 8003948:	b219      	sxth	r1, r3
 800394a:	183b      	adds	r3, r7, r0
 800394c:	7a5b      	ldrb	r3, [r3, #9]
 800394e:	b21a      	sxth	r2, r3
 8003950:	2340      	movs	r3, #64	@ 0x40
 8003952:	18fb      	adds	r3, r7, r3
 8003954:	430a      	orrs	r2, r1
 8003956:	801a      	strh	r2, [r3, #0]
    int16_t raw_gy = (buf[10] << 8) | buf[11];
 8003958:	183b      	adds	r3, r7, r0
 800395a:	7a9b      	ldrb	r3, [r3, #10]
 800395c:	b21b      	sxth	r3, r3
 800395e:	021b      	lsls	r3, r3, #8
 8003960:	b219      	sxth	r1, r3
 8003962:	183b      	adds	r3, r7, r0
 8003964:	7adb      	ldrb	r3, [r3, #11]
 8003966:	b21a      	sxth	r2, r3
 8003968:	233e      	movs	r3, #62	@ 0x3e
 800396a:	18fb      	adds	r3, r7, r3
 800396c:	430a      	orrs	r2, r1
 800396e:	801a      	strh	r2, [r3, #0]
    int16_t raw_gz = (buf[12] << 8) | buf[13];
 8003970:	183b      	adds	r3, r7, r0
 8003972:	7b1b      	ldrb	r3, [r3, #12]
 8003974:	b21b      	sxth	r3, r3
 8003976:	021b      	lsls	r3, r3, #8
 8003978:	b219      	sxth	r1, r3
 800397a:	183b      	adds	r3, r7, r0
 800397c:	7b5b      	ldrb	r3, [r3, #13]
 800397e:	b21a      	sxth	r2, r3
 8003980:	203c      	movs	r0, #60	@ 0x3c
 8003982:	183b      	adds	r3, r7, r0
 8003984:	430a      	orrs	r2, r1
 8003986:	801a      	strh	r2, [r3, #0]

    // Accel → m/s^2
    d.ax = (raw_ax / ACCEL_SENSE) * 9.80665f;
 8003988:	193b      	adds	r3, r7, r4
 800398a:	2200      	movs	r2, #0
 800398c:	5e9b      	ldrsh	r3, [r3, r2]
 800398e:	0018      	movs	r0, r3
 8003990:	f7fd fe7a 	bl	8001688 <__aeabi_i2f>
 8003994:	1c03      	adds	r3, r0, #0
 8003996:	228d      	movs	r2, #141	@ 0x8d
 8003998:	05d2      	lsls	r2, r2, #23
 800399a:	1c11      	adds	r1, r2, #0
 800399c:	1c18      	adds	r0, r3, #0
 800399e:	f7fd f8b1 	bl	8000b04 <__aeabi_fdiv>
 80039a2:	1c03      	adds	r3, r0, #0
 80039a4:	494a      	ldr	r1, [pc, #296]	@ (8003ad0 <Read_IMU+0x23c>)
 80039a6:	1c18      	adds	r0, r3, #0
 80039a8:	f7fd fa7a 	bl	8000ea0 <__aeabi_fmul>
 80039ac:	1c03      	adds	r3, r0, #0
 80039ae:	1c1a      	adds	r2, r3, #0
 80039b0:	2418      	movs	r4, #24
 80039b2:	193b      	adds	r3, r7, r4
 80039b4:	601a      	str	r2, [r3, #0]
    d.ay = (raw_ay / ACCEL_SENSE) * 9.80665f;
 80039b6:	197b      	adds	r3, r7, r5
 80039b8:	2200      	movs	r2, #0
 80039ba:	5e9b      	ldrsh	r3, [r3, r2]
 80039bc:	0018      	movs	r0, r3
 80039be:	f7fd fe63 	bl	8001688 <__aeabi_i2f>
 80039c2:	1c03      	adds	r3, r0, #0
 80039c4:	228d      	movs	r2, #141	@ 0x8d
 80039c6:	05d2      	lsls	r2, r2, #23
 80039c8:	1c11      	adds	r1, r2, #0
 80039ca:	1c18      	adds	r0, r3, #0
 80039cc:	f7fd f89a 	bl	8000b04 <__aeabi_fdiv>
 80039d0:	1c03      	adds	r3, r0, #0
 80039d2:	493f      	ldr	r1, [pc, #252]	@ (8003ad0 <Read_IMU+0x23c>)
 80039d4:	1c18      	adds	r0, r3, #0
 80039d6:	f7fd fa63 	bl	8000ea0 <__aeabi_fmul>
 80039da:	1c03      	adds	r3, r0, #0
 80039dc:	1c1a      	adds	r2, r3, #0
 80039de:	193b      	adds	r3, r7, r4
 80039e0:	605a      	str	r2, [r3, #4]
    d.az = (raw_az / ACCEL_SENSE) * 9.80665f; // weird ass persistent bias removal
 80039e2:	19bb      	adds	r3, r7, r6
 80039e4:	2200      	movs	r2, #0
 80039e6:	5e9b      	ldrsh	r3, [r3, r2]
 80039e8:	0018      	movs	r0, r3
 80039ea:	f7fd fe4d 	bl	8001688 <__aeabi_i2f>
 80039ee:	1c03      	adds	r3, r0, #0
 80039f0:	228d      	movs	r2, #141	@ 0x8d
 80039f2:	05d2      	lsls	r2, r2, #23
 80039f4:	1c11      	adds	r1, r2, #0
 80039f6:	1c18      	adds	r0, r3, #0
 80039f8:	f7fd f884 	bl	8000b04 <__aeabi_fdiv>
 80039fc:	1c03      	adds	r3, r0, #0
 80039fe:	4934      	ldr	r1, [pc, #208]	@ (8003ad0 <Read_IMU+0x23c>)
 8003a00:	1c18      	adds	r0, r3, #0
 8003a02:	f7fd fa4d 	bl	8000ea0 <__aeabi_fmul>
 8003a06:	1c03      	adds	r3, r0, #0
 8003a08:	1c1a      	adds	r2, r3, #0
 8003a0a:	193b      	adds	r3, r7, r4
 8003a0c:	609a      	str	r2, [r3, #8]

    // Gyro → rad/s
    float gx_dps = raw_gx / GYRO_SENSE;
 8003a0e:	2340      	movs	r3, #64	@ 0x40
 8003a10:	18fb      	adds	r3, r7, r3
 8003a12:	2200      	movs	r2, #0
 8003a14:	5e9b      	ldrsh	r3, [r3, r2]
 8003a16:	0018      	movs	r0, r3
 8003a18:	f7fd fe36 	bl	8001688 <__aeabi_i2f>
 8003a1c:	1c03      	adds	r3, r0, #0
 8003a1e:	4a2d      	ldr	r2, [pc, #180]	@ (8003ad4 <Read_IMU+0x240>)
 8003a20:	1c11      	adds	r1, r2, #0
 8003a22:	1c18      	adds	r0, r3, #0
 8003a24:	f7fd f86e 	bl	8000b04 <__aeabi_fdiv>
 8003a28:	1c03      	adds	r3, r0, #0
 8003a2a:	63bb      	str	r3, [r7, #56]	@ 0x38
    float gy_dps = raw_gy / GYRO_SENSE;
 8003a2c:	233e      	movs	r3, #62	@ 0x3e
 8003a2e:	18fb      	adds	r3, r7, r3
 8003a30:	2200      	movs	r2, #0
 8003a32:	5e9b      	ldrsh	r3, [r3, r2]
 8003a34:	0018      	movs	r0, r3
 8003a36:	f7fd fe27 	bl	8001688 <__aeabi_i2f>
 8003a3a:	1c03      	adds	r3, r0, #0
 8003a3c:	4a25      	ldr	r2, [pc, #148]	@ (8003ad4 <Read_IMU+0x240>)
 8003a3e:	1c11      	adds	r1, r2, #0
 8003a40:	1c18      	adds	r0, r3, #0
 8003a42:	f7fd f85f 	bl	8000b04 <__aeabi_fdiv>
 8003a46:	1c03      	adds	r3, r0, #0
 8003a48:	637b      	str	r3, [r7, #52]	@ 0x34
    float gz_dps = raw_gz / GYRO_SENSE;
 8003a4a:	203c      	movs	r0, #60	@ 0x3c
 8003a4c:	183b      	adds	r3, r7, r0
 8003a4e:	2200      	movs	r2, #0
 8003a50:	5e9b      	ldrsh	r3, [r3, r2]
 8003a52:	0018      	movs	r0, r3
 8003a54:	f7fd fe18 	bl	8001688 <__aeabi_i2f>
 8003a58:	1c03      	adds	r3, r0, #0
 8003a5a:	4a1e      	ldr	r2, [pc, #120]	@ (8003ad4 <Read_IMU+0x240>)
 8003a5c:	1c11      	adds	r1, r2, #0
 8003a5e:	1c18      	adds	r0, r3, #0
 8003a60:	f7fd f850 	bl	8000b04 <__aeabi_fdiv>
 8003a64:	1c03      	adds	r3, r0, #0
 8003a66:	633b      	str	r3, [r7, #48]	@ 0x30

    d.gx = gx_dps * (float)M_PI / 180.0f;
 8003a68:	491b      	ldr	r1, [pc, #108]	@ (8003ad8 <Read_IMU+0x244>)
 8003a6a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003a6c:	f7fd fa18 	bl	8000ea0 <__aeabi_fmul>
 8003a70:	1c03      	adds	r3, r0, #0
 8003a72:	491a      	ldr	r1, [pc, #104]	@ (8003adc <Read_IMU+0x248>)
 8003a74:	1c18      	adds	r0, r3, #0
 8003a76:	f7fd f845 	bl	8000b04 <__aeabi_fdiv>
 8003a7a:	1c03      	adds	r3, r0, #0
 8003a7c:	1c1a      	adds	r2, r3, #0
 8003a7e:	193b      	adds	r3, r7, r4
 8003a80:	60da      	str	r2, [r3, #12]
    d.gy = gy_dps * (float)M_PI / 180.0f;
 8003a82:	4915      	ldr	r1, [pc, #84]	@ (8003ad8 <Read_IMU+0x244>)
 8003a84:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003a86:	f7fd fa0b 	bl	8000ea0 <__aeabi_fmul>
 8003a8a:	1c03      	adds	r3, r0, #0
 8003a8c:	4913      	ldr	r1, [pc, #76]	@ (8003adc <Read_IMU+0x248>)
 8003a8e:	1c18      	adds	r0, r3, #0
 8003a90:	f7fd f838 	bl	8000b04 <__aeabi_fdiv>
 8003a94:	1c03      	adds	r3, r0, #0
 8003a96:	1c1a      	adds	r2, r3, #0
 8003a98:	193b      	adds	r3, r7, r4
 8003a9a:	611a      	str	r2, [r3, #16]
    d.gz = gz_dps * (float)M_PI / 180.0f;
 8003a9c:	490e      	ldr	r1, [pc, #56]	@ (8003ad8 <Read_IMU+0x244>)
 8003a9e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003aa0:	f7fd f9fe 	bl	8000ea0 <__aeabi_fmul>
 8003aa4:	1c03      	adds	r3, r0, #0
 8003aa6:	490d      	ldr	r1, [pc, #52]	@ (8003adc <Read_IMU+0x248>)
 8003aa8:	1c18      	adds	r0, r3, #0
 8003aaa:	f7fd f82b 	bl	8000b04 <__aeabi_fdiv>
 8003aae:	1c03      	adds	r3, r0, #0
 8003ab0:	1c1a      	adds	r2, r3, #0
 8003ab2:	193b      	adds	r3, r7, r4
 8003ab4:	615a      	str	r2, [r3, #20]

    return d;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	193a      	adds	r2, r7, r4
 8003aba:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003abc:	c313      	stmia	r3!, {r0, r1, r4}
 8003abe:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003ac0:	c313      	stmia	r3!, {r0, r1, r4}
}
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	b013      	add	sp, #76	@ 0x4c
 8003ac8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003aca:	46c0      	nop			@ (mov r8, r8)
 8003acc:	200001f0 	.word	0x200001f0
 8003ad0:	411ce80a 	.word	0x411ce80a
 8003ad4:	43030000 	.word	0x43030000
 8003ad8:	40490fdb 	.word	0x40490fdb
 8003adc:	43340000 	.word	0x43340000

08003ae0 <encoder_delta_counts>:



// Returns counts since last call; handles 16-bit wrap. Bind this to your actual encoder timers.
int32_t encoder_delta_counts(TIM_HandleTypeDef *ht, int32_t *prev_accum)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b086      	sub	sp, #24
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
	// Read 16-bit counter (most STM32 timers default to 16b in encoder mode)
	uint16_t now = __HAL_TIM_GET_COUNTER(ht);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003af0:	2316      	movs	r3, #22
 8003af2:	18fb      	adds	r3, r7, r3
 8003af4:	801a      	strh	r2, [r3, #0]
	static uint16_t lastL = 0, lastR = 0;

	uint16_t *plast = (ht == &htim3) ? &lastL : &lastR;
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	4b11      	ldr	r3, [pc, #68]	@ (8003b40 <encoder_delta_counts+0x60>)
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d101      	bne.n	8003b02 <encoder_delta_counts+0x22>
 8003afe:	4b11      	ldr	r3, [pc, #68]	@ (8003b44 <encoder_delta_counts+0x64>)
 8003b00:	e000      	b.n	8003b04 <encoder_delta_counts+0x24>
 8003b02:	4b11      	ldr	r3, [pc, #68]	@ (8003b48 <encoder_delta_counts+0x68>)
 8003b04:	613b      	str	r3, [r7, #16]

	int16_t diff = (int16_t)(now - *plast);   // signed wrap-safe delta
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	881b      	ldrh	r3, [r3, #0]
 8003b0a:	2016      	movs	r0, #22
 8003b0c:	183a      	adds	r2, r7, r0
 8003b0e:	8812      	ldrh	r2, [r2, #0]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	b29a      	uxth	r2, r3
 8003b14:	210e      	movs	r1, #14
 8003b16:	187b      	adds	r3, r7, r1
 8003b18:	801a      	strh	r2, [r3, #0]
	*plast = now;
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	183a      	adds	r2, r7, r0
 8003b1e:	8812      	ldrh	r2, [r2, #0]
 8003b20:	801a      	strh	r2, [r3, #0]

	// Accumulate into 32-bit (optional)
	*prev_accum += diff;
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	187b      	adds	r3, r7, r1
 8003b28:	2000      	movs	r0, #0
 8003b2a:	5e1b      	ldrsh	r3, [r3, r0]
 8003b2c:	18d2      	adds	r2, r2, r3
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	601a      	str	r2, [r3, #0]

	return diff;
 8003b32:	187b      	adds	r3, r7, r1
 8003b34:	2200      	movs	r2, #0
 8003b36:	5e9b      	ldrsh	r3, [r3, r2]
}
 8003b38:	0018      	movs	r0, r3
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	b006      	add	sp, #24
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	200002dc 	.word	0x200002dc
 8003b44:	20000464 	.word	0x20000464
 8003b48:	20000466 	.word	0x20000466

08003b4c <counts_to_wheel_mps>:

float counts_to_wheel_mps(int32_t delta_counts)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b086      	sub	sp, #24
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
	// Motor revs during dt
	float motor_revs = (float)delta_counts / (float)ENCODER_COUNTS_PER_MOTOR_REV;
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f7fd fd97 	bl	8001688 <__aeabi_i2f>
 8003b5a:	1c03      	adds	r3, r0, #0
 8003b5c:	490e      	ldr	r1, [pc, #56]	@ (8003b98 <counts_to_wheel_mps+0x4c>)
 8003b5e:	1c18      	adds	r0, r3, #0
 8003b60:	f7fc ffd0 	bl	8000b04 <__aeabi_fdiv>
 8003b64:	1c03      	adds	r3, r0, #0
 8003b66:	617b      	str	r3, [r7, #20]
	float wheel_revs = motor_revs / GEAR_RATIO;
 8003b68:	490c      	ldr	r1, [pc, #48]	@ (8003b9c <counts_to_wheel_mps+0x50>)
 8003b6a:	6978      	ldr	r0, [r7, #20]
 8003b6c:	f7fc ffca 	bl	8000b04 <__aeabi_fdiv>
 8003b70:	1c03      	adds	r3, r0, #0
 8003b72:	613b      	str	r3, [r7, #16]

	float wheel_rps  = wheel_revs / CTRL_DT;
 8003b74:	490a      	ldr	r1, [pc, #40]	@ (8003ba0 <counts_to_wheel_mps+0x54>)
 8003b76:	6938      	ldr	r0, [r7, #16]
 8003b78:	f7fc ffc4 	bl	8000b04 <__aeabi_fdiv>
 8003b7c:	1c03      	adds	r3, r0, #0
 8003b7e:	60fb      	str	r3, [r7, #12]
	float circumference = (float)M_PI * WHEEL_DIAMETER;
 8003b80:	4b08      	ldr	r3, [pc, #32]	@ (8003ba4 <counts_to_wheel_mps+0x58>)
 8003b82:	60bb      	str	r3, [r7, #8]

	return wheel_rps * circumference;  // m/s
 8003b84:	68b9      	ldr	r1, [r7, #8]
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f7fd f98a 	bl	8000ea0 <__aeabi_fmul>
 8003b8c:	1c03      	adds	r3, r0, #0
}
 8003b8e:	1c18      	adds	r0, r3, #0
 8003b90:	46bd      	mov	sp, r7
 8003b92:	b006      	add	sp, #24
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	46c0      	nop			@ (mov r8, r8)
 8003b98:	43480000 	.word	0x43480000
 8003b9c:	40eaaa65 	.word	0x40eaaa65
 8003ba0:	3c23d70a 	.word	0x3c23d70a
 8003ba4:	3ea0d97c 	.word	0x3ea0d97c

08003ba8 <Set_Motor_Speed>:


void Set_Motor_Speed(uint8_t motor, float duty_percent)
{
 8003ba8:	b590      	push	{r4, r7, lr}
 8003baa:	b089      	sub	sp, #36	@ 0x24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	0002      	movs	r2, r0
 8003bb0:	6039      	str	r1, [r7, #0]
 8003bb2:	1dfb      	adds	r3, r7, #7
 8003bb4:	701a      	strb	r2, [r3, #0]
	GPIO_TypeDef *dirPort;
	uint16_t dirPin;
	volatile uint32_t *pwmCcr;
	uint32_t arr;

	if (motor == 1) {
 8003bb6:	1dfb      	adds	r3, r7, #7
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d10e      	bne.n	8003bdc <Set_Motor_Speed+0x34>
		dirPort = MOTOR1_DIR_PORT;
 8003bbe:	23a0      	movs	r3, #160	@ 0xa0
 8003bc0:	05db      	lsls	r3, r3, #23
 8003bc2:	61fb      	str	r3, [r7, #28]
		dirPin  = MOTOR1_DIR_PIN;
 8003bc4:	231a      	movs	r3, #26
 8003bc6:	18fb      	adds	r3, r7, r3
 8003bc8:	2280      	movs	r2, #128	@ 0x80
 8003bca:	0092      	lsls	r2, r2, #2
 8003bcc:	801a      	strh	r2, [r3, #0]
		pwmCcr  = &TIM1->CCR4;
 8003bce:	4b2c      	ldr	r3, [pc, #176]	@ (8003c80 <Set_Motor_Speed+0xd8>)
 8003bd0:	617b      	str	r3, [r7, #20]
		arr     = __HAL_TIM_GET_AUTORELOAD(&htim1);
 8003bd2:	4b2c      	ldr	r3, [pc, #176]	@ (8003c84 <Set_Motor_Speed+0xdc>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd8:	613b      	str	r3, [r7, #16]
 8003bda:	e011      	b.n	8003c00 <Set_Motor_Speed+0x58>
	} else if (motor == 2) {
 8003bdc:	1dfb      	adds	r3, r7, #7
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d148      	bne.n	8003c76 <Set_Motor_Speed+0xce>
		dirPort = MOTOR2_DIR_PORT;
 8003be4:	23a0      	movs	r3, #160	@ 0xa0
 8003be6:	05db      	lsls	r3, r3, #23
 8003be8:	61fb      	str	r3, [r7, #28]
		dirPin  = MOTOR2_DIR_PIN;
 8003bea:	231a      	movs	r3, #26
 8003bec:	18fb      	adds	r3, r7, r3
 8003bee:	2280      	movs	r2, #128	@ 0x80
 8003bf0:	0052      	lsls	r2, r2, #1
 8003bf2:	801a      	strh	r2, [r3, #0]
		pwmCcr  = &TIM2->CCR4;
 8003bf4:	4b24      	ldr	r3, [pc, #144]	@ (8003c88 <Set_Motor_Speed+0xe0>)
 8003bf6:	617b      	str	r3, [r7, #20]
		arr     = __HAL_TIM_GET_AUTORELOAD(&htim2);
 8003bf8:	4b24      	ldr	r3, [pc, #144]	@ (8003c8c <Set_Motor_Speed+0xe4>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bfe:	613b      	str	r3, [r7, #16]
	} else return;

	// direction
	if (duty_percent >= 0)
 8003c00:	2100      	movs	r1, #0
 8003c02:	6838      	ldr	r0, [r7, #0]
 8003c04:	f7fc fc7e 	bl	8000504 <__aeabi_fcmpge>
 8003c08:	1e03      	subs	r3, r0, #0
 8003c0a:	d008      	beq.n	8003c1e <Set_Motor_Speed+0x76>
		HAL_GPIO_WritePin(dirPort, dirPin, GPIO_PIN_SET);
 8003c0c:	231a      	movs	r3, #26
 8003c0e:	18fb      	adds	r3, r7, r3
 8003c10:	8819      	ldrh	r1, [r3, #0]
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	2201      	movs	r2, #1
 8003c16:	0018      	movs	r0, r3
 8003c18:	f001 fdb6 	bl	8005788 <HAL_GPIO_WritePin>
 8003c1c:	e007      	b.n	8003c2e <Set_Motor_Speed+0x86>
	else
		HAL_GPIO_WritePin(dirPort, dirPin, GPIO_PIN_RESET);
 8003c1e:	231a      	movs	r3, #26
 8003c20:	18fb      	adds	r3, r7, r3
 8003c22:	8819      	ldrh	r1, [r3, #0]
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	2200      	movs	r2, #0
 8003c28:	0018      	movs	r0, r3
 8003c2a:	f001 fdad 	bl	8005788 <HAL_GPIO_WritePin>

	// duty in timer counts (0–ARR)
	float abs_percent = fabsf(duty_percent);
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	085b      	lsrs	r3, r3, #1
 8003c34:	60fb      	str	r3, [r7, #12]
	if (abs_percent > 100.0f) abs_percent = 100.0f;
 8003c36:	4916      	ldr	r1, [pc, #88]	@ (8003c90 <Set_Motor_Speed+0xe8>)
 8003c38:	68f8      	ldr	r0, [r7, #12]
 8003c3a:	f7fc fc59 	bl	80004f0 <__aeabi_fcmpgt>
 8003c3e:	1e03      	subs	r3, r0, #0
 8003c40:	d001      	beq.n	8003c46 <Set_Motor_Speed+0x9e>
 8003c42:	4b13      	ldr	r3, [pc, #76]	@ (8003c90 <Set_Motor_Speed+0xe8>)
 8003c44:	60fb      	str	r3, [r7, #12]

	*pwmCcr = 100-(uint32_t)((abs_percent / 100.0f) * arr);
 8003c46:	4912      	ldr	r1, [pc, #72]	@ (8003c90 <Set_Motor_Speed+0xe8>)
 8003c48:	68f8      	ldr	r0, [r7, #12]
 8003c4a:	f7fc ff5b 	bl	8000b04 <__aeabi_fdiv>
 8003c4e:	1c03      	adds	r3, r0, #0
 8003c50:	1c1c      	adds	r4, r3, #0
 8003c52:	6938      	ldr	r0, [r7, #16]
 8003c54:	f7fd fd68 	bl	8001728 <__aeabi_ui2f>
 8003c58:	1c03      	adds	r3, r0, #0
 8003c5a:	1c19      	adds	r1, r3, #0
 8003c5c:	1c20      	adds	r0, r4, #0
 8003c5e:	f7fd f91f 	bl	8000ea0 <__aeabi_fmul>
 8003c62:	1c03      	adds	r3, r0, #0
 8003c64:	1c18      	adds	r0, r3, #0
 8003c66:	f7fc fc77 	bl	8000558 <__aeabi_f2uiz>
 8003c6a:	0003      	movs	r3, r0
 8003c6c:	2264      	movs	r2, #100	@ 0x64
 8003c6e:	1ad2      	subs	r2, r2, r3
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	601a      	str	r2, [r3, #0]
 8003c74:	e000      	b.n	8003c78 <Set_Motor_Speed+0xd0>
	} else return;
 8003c76:	46c0      	nop			@ (mov r8, r8)
}
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	b009      	add	sp, #36	@ 0x24
 8003c7c:	bd90      	pop	{r4, r7, pc}
 8003c7e:	46c0      	nop			@ (mov r8, r8)
 8003c80:	40012c40 	.word	0x40012c40
 8003c84:	20000244 	.word	0x20000244
 8003c88:	40000040 	.word	0x40000040
 8003c8c:	20000290 	.word	0x20000290
 8003c90:	42c80000 	.word	0x42c80000

08003c94 <Velocity_To_PWM>:

float Velocity_To_PWM(float v)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
	// 1. wheel circumference
	float circumference = (float)M_PI * WHEEL_DIAMETER;
 8003c9c:	4b11      	ldr	r3, [pc, #68]	@ (8003ce4 <Velocity_To_PWM+0x50>)
 8003c9e:	617b      	str	r3, [r7, #20]

	// 2. wheel rpm needed
	float wheel_rpm = (v / circumference) * 60.0f;
 8003ca0:	6979      	ldr	r1, [r7, #20]
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7fc ff2e 	bl	8000b04 <__aeabi_fdiv>
 8003ca8:	1c03      	adds	r3, r0, #0
 8003caa:	490f      	ldr	r1, [pc, #60]	@ (8003ce8 <Velocity_To_PWM+0x54>)
 8003cac:	1c18      	adds	r0, r3, #0
 8003cae:	f7fd f8f7 	bl	8000ea0 <__aeabi_fmul>
 8003cb2:	1c03      	adds	r3, r0, #0
 8003cb4:	613b      	str	r3, [r7, #16]

	// 3. motor rpm required
	float motor_rpm = wheel_rpm * GEAR_RATIO;
 8003cb6:	490d      	ldr	r1, [pc, #52]	@ (8003cec <Velocity_To_PWM+0x58>)
 8003cb8:	6938      	ldr	r0, [r7, #16]
 8003cba:	f7fd f8f1 	bl	8000ea0 <__aeabi_fmul>
 8003cbe:	1c03      	adds	r3, r0, #0
 8003cc0:	60fb      	str	r3, [r7, #12]

	// 4. duty cycle (0–100 %)
	float duty = (motor_rpm / Max_RPM) * 100.0f;
 8003cc2:	490b      	ldr	r1, [pc, #44]	@ (8003cf0 <Velocity_To_PWM+0x5c>)
 8003cc4:	68f8      	ldr	r0, [r7, #12]
 8003cc6:	f7fc ff1d 	bl	8000b04 <__aeabi_fdiv>
 8003cca:	1c03      	adds	r3, r0, #0
 8003ccc:	4909      	ldr	r1, [pc, #36]	@ (8003cf4 <Velocity_To_PWM+0x60>)
 8003cce:	1c18      	adds	r0, r3, #0
 8003cd0:	f7fd f8e6 	bl	8000ea0 <__aeabi_fmul>
 8003cd4:	1c03      	adds	r3, r0, #0
 8003cd6:	60bb      	str	r3, [r7, #8]


	return (duty);
 8003cd8:	68bb      	ldr	r3, [r7, #8]
}
 8003cda:	1c18      	adds	r0, r3, #0
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	b006      	add	sp, #24
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	46c0      	nop			@ (mov r8, r8)
 8003ce4:	3ea0d97c 	.word	0x3ea0d97c
 8003ce8:	42700000 	.word	0x42700000
 8003cec:	40eaaa65 	.word	0x40eaaa65
 8003cf0:	453b8000 	.word	0x453b8000
 8003cf4:	42c80000 	.word	0x42c80000

08003cf8 <Robot_Set_Velocity>:

// v  = forward speed (m/s)
// w  = angular speed (rad/s)
// Lw = distance between wheels (m)
void Robot_Set_Velocity(float v, float w)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
	desired_speed_L = v - (w * Lw / 2.0f);
 8003d02:	4915      	ldr	r1, [pc, #84]	@ (8003d58 <Robot_Set_Velocity+0x60>)
 8003d04:	6838      	ldr	r0, [r7, #0]
 8003d06:	f7fd f8cb 	bl	8000ea0 <__aeabi_fmul>
 8003d0a:	1c03      	adds	r3, r0, #0
 8003d0c:	2180      	movs	r1, #128	@ 0x80
 8003d0e:	05c9      	lsls	r1, r1, #23
 8003d10:	1c18      	adds	r0, r3, #0
 8003d12:	f7fc fef7 	bl	8000b04 <__aeabi_fdiv>
 8003d16:	1c03      	adds	r3, r0, #0
 8003d18:	1c19      	adds	r1, r3, #0
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f7fd fa1a 	bl	8001154 <__aeabi_fsub>
 8003d20:	1c03      	adds	r3, r0, #0
 8003d22:	1c1a      	adds	r2, r3, #0
 8003d24:	4b0d      	ldr	r3, [pc, #52]	@ (8003d5c <Robot_Set_Velocity+0x64>)
 8003d26:	601a      	str	r2, [r3, #0]
	desired_speed_R = v + (w * Lw / 2.0f);
 8003d28:	490b      	ldr	r1, [pc, #44]	@ (8003d58 <Robot_Set_Velocity+0x60>)
 8003d2a:	6838      	ldr	r0, [r7, #0]
 8003d2c:	f7fd f8b8 	bl	8000ea0 <__aeabi_fmul>
 8003d30:	1c03      	adds	r3, r0, #0
 8003d32:	2180      	movs	r1, #128	@ 0x80
 8003d34:	05c9      	lsls	r1, r1, #23
 8003d36:	1c18      	adds	r0, r3, #0
 8003d38:	f7fc fee4 	bl	8000b04 <__aeabi_fdiv>
 8003d3c:	1c03      	adds	r3, r0, #0
 8003d3e:	6879      	ldr	r1, [r7, #4]
 8003d40:	1c18      	adds	r0, r3, #0
 8003d42:	f7fc fced 	bl	8000720 <__aeabi_fadd>
 8003d46:	1c03      	adds	r3, r0, #0
 8003d48:	1c1a      	adds	r2, r3, #0
 8003d4a:	4b05      	ldr	r3, [pc, #20]	@ (8003d60 <Robot_Set_Velocity+0x68>)
 8003d4c:	601a      	str	r2, [r3, #0]
}
 8003d4e:	46c0      	nop			@ (mov r8, r8)
 8003d50:	46bd      	mov	sp, r7
 8003d52:	b002      	add	sp, #8
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	46c0      	nop			@ (mov r8, r8)
 8003d58:	3eb33333 	.word	0x3eb33333
 8003d5c:	20000408 	.word	0x20000408
 8003d60:	2000040c 	.word	0x2000040c

08003d64 <Control_Update>:

void Control_Update(void)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b08a      	sub	sp, #40	@ 0x28
 8003d68:	af00      	add	r7, sp, #0
	// 1) Measure wheel speeds from encoders
	int32_t dL = encoder_delta_counts(&htim4, &enc_prev_L);
 8003d6a:	4a78      	ldr	r2, [pc, #480]	@ (8003f4c <Control_Update+0x1e8>)
 8003d6c:	4b78      	ldr	r3, [pc, #480]	@ (8003f50 <Control_Update+0x1ec>)
 8003d6e:	0011      	movs	r1, r2
 8003d70:	0018      	movs	r0, r3
 8003d72:	f7ff feb5 	bl	8003ae0 <encoder_delta_counts>
 8003d76:	0003      	movs	r3, r0
 8003d78:	627b      	str	r3, [r7, #36]	@ 0x24
	int32_t dR = -encoder_delta_counts(&htim3, &enc_prev_R);
 8003d7a:	4a76      	ldr	r2, [pc, #472]	@ (8003f54 <Control_Update+0x1f0>)
 8003d7c:	4b76      	ldr	r3, [pc, #472]	@ (8003f58 <Control_Update+0x1f4>)
 8003d7e:	0011      	movs	r1, r2
 8003d80:	0018      	movs	r0, r3
 8003d82:	f7ff fead 	bl	8003ae0 <encoder_delta_counts>
 8003d86:	0003      	movs	r3, r0
 8003d88:	425b      	negs	r3, r3
 8003d8a:	623b      	str	r3, [r7, #32]

	float vL_meas = counts_to_wheel_mps(dL); // m/s
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d8e:	0018      	movs	r0, r3
 8003d90:	f7ff fedc 	bl	8003b4c <counts_to_wheel_mps>
 8003d94:	1c03      	adds	r3, r0, #0
 8003d96:	61fb      	str	r3, [r7, #28]
	float vR_meas = counts_to_wheel_mps(dR); // m/s inverted because of the encoder direction
 8003d98:	6a3b      	ldr	r3, [r7, #32]
 8003d9a:	0018      	movs	r0, r3
 8003d9c:	f7ff fed6 	bl	8003b4c <counts_to_wheel_mps>
 8003da0:	1c03      	adds	r3, r0, #0
 8003da2:	61bb      	str	r3, [r7, #24]

	float v_robot = (vL_meas + vR_meas) / 2.0f; // m/s
 8003da4:	69b9      	ldr	r1, [r7, #24]
 8003da6:	69f8      	ldr	r0, [r7, #28]
 8003da8:	f7fc fcba 	bl	8000720 <__aeabi_fadd>
 8003dac:	1c03      	adds	r3, r0, #0
 8003dae:	2180      	movs	r1, #128	@ 0x80
 8003db0:	05c9      	lsls	r1, r1, #23
 8003db2:	1c18      	adds	r0, r3, #0
 8003db4:	f7fc fea6 	bl	8000b04 <__aeabi_fdiv>
 8003db8:	1c03      	adds	r3, r0, #0
 8003dba:	617b      	str	r3, [r7, #20]
	float w_robot = (vR_meas - vL_meas) / Lw; // rad/s
 8003dbc:	69f9      	ldr	r1, [r7, #28]
 8003dbe:	69b8      	ldr	r0, [r7, #24]
 8003dc0:	f7fd f9c8 	bl	8001154 <__aeabi_fsub>
 8003dc4:	1c03      	adds	r3, r0, #0
 8003dc6:	4965      	ldr	r1, [pc, #404]	@ (8003f5c <Control_Update+0x1f8>)
 8003dc8:	1c18      	adds	r0, r3, #0
 8003dca:	f7fc fe9b 	bl	8000b04 <__aeabi_fdiv>
 8003dce:	1c03      	adds	r3, r0, #0
 8003dd0:	613b      	str	r3, [r7, #16]

	// Integrate to update position and orientation
	robot_Theta += w_robot * CTRL_DT;
 8003dd2:	4963      	ldr	r1, [pc, #396]	@ (8003f60 <Control_Update+0x1fc>)
 8003dd4:	6938      	ldr	r0, [r7, #16]
 8003dd6:	f7fd f863 	bl	8000ea0 <__aeabi_fmul>
 8003dda:	1c03      	adds	r3, r0, #0
 8003ddc:	1c1a      	adds	r2, r3, #0
 8003dde:	4b61      	ldr	r3, [pc, #388]	@ (8003f64 <Control_Update+0x200>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	1c19      	adds	r1, r3, #0
 8003de4:	1c10      	adds	r0, r2, #0
 8003de6:	f7fc fc9b 	bl	8000720 <__aeabi_fadd>
 8003dea:	1c03      	adds	r3, r0, #0
 8003dec:	1c1a      	adds	r2, r3, #0
 8003dee:	4b5d      	ldr	r3, [pc, #372]	@ (8003f64 <Control_Update+0x200>)
 8003df0:	601a      	str	r2, [r3, #0]
	robot_Theta = fmodf(robot_Theta, 2.0f * (float)M_PI); // keep theta in [0, 2pi)
 8003df2:	4b5c      	ldr	r3, [pc, #368]	@ (8003f64 <Control_Update+0x200>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a5c      	ldr	r2, [pc, #368]	@ (8003f68 <Control_Update+0x204>)
 8003df8:	1c11      	adds	r1, r2, #0
 8003dfa:	1c18      	adds	r0, r3, #0
 8003dfc:	f009 fdf4 	bl	800d9e8 <fmodf>
 8003e00:	1c02      	adds	r2, r0, #0
 8003e02:	4b58      	ldr	r3, [pc, #352]	@ (8003f64 <Control_Update+0x200>)
 8003e04:	601a      	str	r2, [r3, #0]

	robot_X += v_robot * cosf(robot_Theta) * CTRL_DT;
 8003e06:	4b57      	ldr	r3, [pc, #348]	@ (8003f64 <Control_Update+0x200>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	1c18      	adds	r0, r3, #0
 8003e0c:	f009 fe0a 	bl	800da24 <cosf>
 8003e10:	1c03      	adds	r3, r0, #0
 8003e12:	6979      	ldr	r1, [r7, #20]
 8003e14:	1c18      	adds	r0, r3, #0
 8003e16:	f7fd f843 	bl	8000ea0 <__aeabi_fmul>
 8003e1a:	1c03      	adds	r3, r0, #0
 8003e1c:	4950      	ldr	r1, [pc, #320]	@ (8003f60 <Control_Update+0x1fc>)
 8003e1e:	1c18      	adds	r0, r3, #0
 8003e20:	f7fd f83e 	bl	8000ea0 <__aeabi_fmul>
 8003e24:	1c03      	adds	r3, r0, #0
 8003e26:	1c1a      	adds	r2, r3, #0
 8003e28:	4b50      	ldr	r3, [pc, #320]	@ (8003f6c <Control_Update+0x208>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	1c19      	adds	r1, r3, #0
 8003e2e:	1c10      	adds	r0, r2, #0
 8003e30:	f7fc fc76 	bl	8000720 <__aeabi_fadd>
 8003e34:	1c03      	adds	r3, r0, #0
 8003e36:	1c1a      	adds	r2, r3, #0
 8003e38:	4b4c      	ldr	r3, [pc, #304]	@ (8003f6c <Control_Update+0x208>)
 8003e3a:	601a      	str	r2, [r3, #0]
	robot_Y += v_robot * sinf(robot_Theta) * CTRL_DT;
 8003e3c:	4b49      	ldr	r3, [pc, #292]	@ (8003f64 <Control_Update+0x200>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	1c18      	adds	r0, r3, #0
 8003e42:	f009 fe23 	bl	800da8c <sinf>
 8003e46:	1c03      	adds	r3, r0, #0
 8003e48:	6979      	ldr	r1, [r7, #20]
 8003e4a:	1c18      	adds	r0, r3, #0
 8003e4c:	f7fd f828 	bl	8000ea0 <__aeabi_fmul>
 8003e50:	1c03      	adds	r3, r0, #0
 8003e52:	4943      	ldr	r1, [pc, #268]	@ (8003f60 <Control_Update+0x1fc>)
 8003e54:	1c18      	adds	r0, r3, #0
 8003e56:	f7fd f823 	bl	8000ea0 <__aeabi_fmul>
 8003e5a:	1c03      	adds	r3, r0, #0
 8003e5c:	1c1a      	adds	r2, r3, #0
 8003e5e:	4b44      	ldr	r3, [pc, #272]	@ (8003f70 <Control_Update+0x20c>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	1c19      	adds	r1, r3, #0
 8003e64:	1c10      	adds	r0, r2, #0
 8003e66:	f7fc fc5b 	bl	8000720 <__aeabi_fadd>
 8003e6a:	1c03      	adds	r3, r0, #0
 8003e6c:	1c1a      	adds	r2, r3, #0
 8003e6e:	4b40      	ldr	r3, [pc, #256]	@ (8003f70 <Control_Update+0x20c>)
 8003e70:	601a      	str	r2, [r3, #0]

	v = v_robot;
 8003e72:	4b40      	ldr	r3, [pc, #256]	@ (8003f74 <Control_Update+0x210>)
 8003e74:	697a      	ldr	r2, [r7, #20]
 8003e76:	601a      	str	r2, [r3, #0]
	w = w_robot;
 8003e78:	4b3f      	ldr	r3, [pc, #252]	@ (8003f78 <Control_Update+0x214>)
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	601a      	str	r2, [r3, #0]

	// Errors (m/s)
	float eL = desired_speed_L - vL_meas;
 8003e7e:	4b3f      	ldr	r3, [pc, #252]	@ (8003f7c <Control_Update+0x218>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	69f9      	ldr	r1, [r7, #28]
 8003e84:	1c18      	adds	r0, r3, #0
 8003e86:	f7fd f965 	bl	8001154 <__aeabi_fsub>
 8003e8a:	1c03      	adds	r3, r0, #0
 8003e8c:	60fb      	str	r3, [r7, #12]
	float eR = desired_speed_R - vR_meas;
 8003e8e:	4b3c      	ldr	r3, [pc, #240]	@ (8003f80 <Control_Update+0x21c>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	69b9      	ldr	r1, [r7, #24]
 8003e94:	1c18      	adds	r0, r3, #0
 8003e96:	f7fd f95d 	bl	8001154 <__aeabi_fsub>
 8003e9a:	1c03      	adds	r3, r0, #0
 8003e9c:	60bb      	str	r3, [r7, #8]
    i_term_R += KI * eR * CTRL_DT;
    i_term_L = clampf(i_term_L, -100.0f, 100.0f);
    i_term_R = clampf(i_term_R, -100.0f, 100.0f);
	 */

	float uL = KP * eL + i_term_L;
 8003e9e:	21ff      	movs	r1, #255	@ 0xff
 8003ea0:	0589      	lsls	r1, r1, #22
 8003ea2:	68f8      	ldr	r0, [r7, #12]
 8003ea4:	f7fc fffc 	bl	8000ea0 <__aeabi_fmul>
 8003ea8:	1c03      	adds	r3, r0, #0
 8003eaa:	1c1a      	adds	r2, r3, #0
 8003eac:	4b35      	ldr	r3, [pc, #212]	@ (8003f84 <Control_Update+0x220>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	1c19      	adds	r1, r3, #0
 8003eb2:	1c10      	adds	r0, r2, #0
 8003eb4:	f7fc fc34 	bl	8000720 <__aeabi_fadd>
 8003eb8:	1c03      	adds	r3, r0, #0
 8003eba:	607b      	str	r3, [r7, #4]
	float uR = KP * eR + i_term_R;
 8003ebc:	21ff      	movs	r1, #255	@ 0xff
 8003ebe:	0589      	lsls	r1, r1, #22
 8003ec0:	68b8      	ldr	r0, [r7, #8]
 8003ec2:	f7fc ffed 	bl	8000ea0 <__aeabi_fmul>
 8003ec6:	1c03      	adds	r3, r0, #0
 8003ec8:	1c1a      	adds	r2, r3, #0
 8003eca:	4b2f      	ldr	r3, [pc, #188]	@ (8003f88 <Control_Update+0x224>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	1c19      	adds	r1, r3, #0
 8003ed0:	1c10      	adds	r0, r2, #0
 8003ed2:	f7fc fc25 	bl	8000720 <__aeabi_fadd>
 8003ed6:	1c03      	adds	r3, r0, #0
 8003ed8:	603b      	str	r3, [r7, #0]

	speed_L = clampf(Velocity_To_PWM(desired_speed_L + uL), -DUTY_MAX_PCT, DUTY_MAX_PCT);
 8003eda:	4b28      	ldr	r3, [pc, #160]	@ (8003f7c <Control_Update+0x218>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	6879      	ldr	r1, [r7, #4]
 8003ee0:	1c18      	adds	r0, r3, #0
 8003ee2:	f7fc fc1d 	bl	8000720 <__aeabi_fadd>
 8003ee6:	1c03      	adds	r3, r0, #0
 8003ee8:	1c18      	adds	r0, r3, #0
 8003eea:	f7ff fed3 	bl	8003c94 <Velocity_To_PWM>
 8003eee:	1c03      	adds	r3, r0, #0
 8003ef0:	4a26      	ldr	r2, [pc, #152]	@ (8003f8c <Control_Update+0x228>)
 8003ef2:	4927      	ldr	r1, [pc, #156]	@ (8003f90 <Control_Update+0x22c>)
 8003ef4:	1c18      	adds	r0, r3, #0
 8003ef6:	f7ff fc27 	bl	8003748 <clampf>
 8003efa:	1c02      	adds	r2, r0, #0
 8003efc:	4b25      	ldr	r3, [pc, #148]	@ (8003f94 <Control_Update+0x230>)
 8003efe:	601a      	str	r2, [r3, #0]
	speed_R = clampf(Velocity_To_PWM(desired_speed_R + uR), -DUTY_MAX_PCT, DUTY_MAX_PCT);
 8003f00:	4b1f      	ldr	r3, [pc, #124]	@ (8003f80 <Control_Update+0x21c>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	6839      	ldr	r1, [r7, #0]
 8003f06:	1c18      	adds	r0, r3, #0
 8003f08:	f7fc fc0a 	bl	8000720 <__aeabi_fadd>
 8003f0c:	1c03      	adds	r3, r0, #0
 8003f0e:	1c18      	adds	r0, r3, #0
 8003f10:	f7ff fec0 	bl	8003c94 <Velocity_To_PWM>
 8003f14:	1c03      	adds	r3, r0, #0
 8003f16:	4a1d      	ldr	r2, [pc, #116]	@ (8003f8c <Control_Update+0x228>)
 8003f18:	491d      	ldr	r1, [pc, #116]	@ (8003f90 <Control_Update+0x22c>)
 8003f1a:	1c18      	adds	r0, r3, #0
 8003f1c:	f7ff fc14 	bl	8003748 <clampf>
 8003f20:	1c02      	adds	r2, r0, #0
 8003f22:	4b1d      	ldr	r3, [pc, #116]	@ (8003f98 <Control_Update+0x234>)
 8003f24:	601a      	str	r2, [r3, #0]

	Set_Motor_Speed(1,  speed_R);
 8003f26:	4b1c      	ldr	r3, [pc, #112]	@ (8003f98 <Control_Update+0x234>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	1c19      	adds	r1, r3, #0
 8003f2c:	2001      	movs	r0, #1
 8003f2e:	f7ff fe3b 	bl	8003ba8 <Set_Motor_Speed>
	Set_Motor_Speed(2, -speed_L);
 8003f32:	4b18      	ldr	r3, [pc, #96]	@ (8003f94 <Control_Update+0x230>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	2280      	movs	r2, #128	@ 0x80
 8003f38:	0612      	lsls	r2, r2, #24
 8003f3a:	4053      	eors	r3, r2
 8003f3c:	1c19      	adds	r1, r3, #0
 8003f3e:	2002      	movs	r0, #2
 8003f40:	f7ff fe32 	bl	8003ba8 <Set_Motor_Speed>
}
 8003f44:	46c0      	nop			@ (mov r8, r8)
 8003f46:	46bd      	mov	sp, r7
 8003f48:	b00a      	add	sp, #40	@ 0x28
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	20000418 	.word	0x20000418
 8003f50:	20000328 	.word	0x20000328
 8003f54:	2000041c 	.word	0x2000041c
 8003f58:	200002dc 	.word	0x200002dc
 8003f5c:	3eb33333 	.word	0x3eb33333
 8003f60:	3c23d70a 	.word	0x3c23d70a
 8003f64:	20000428 	.word	0x20000428
 8003f68:	40c90fdb 	.word	0x40c90fdb
 8003f6c:	20000420 	.word	0x20000420
 8003f70:	20000424 	.word	0x20000424
 8003f74:	2000045c 	.word	0x2000045c
 8003f78:	20000460 	.word	0x20000460
 8003f7c:	20000408 	.word	0x20000408
 8003f80:	2000040c 	.word	0x2000040c
 8003f84:	2000042c 	.word	0x2000042c
 8003f88:	20000430 	.word	0x20000430
 8003f8c:	42c80000 	.word	0x42c80000
 8003f90:	c2c80000 	.word	0xc2c80000
 8003f94:	20000410 	.word	0x20000410
 8003f98:	20000414 	.word	0x20000414

08003f9c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b086      	sub	sp, #24
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a3c      	ldr	r2, [pc, #240]	@ (800409c <HAL_UART_RxCpltCallback+0x100>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d000      	beq.n	8003fb0 <HAL_UART_RxCpltCallback+0x14>
 8003fae:	e070      	b.n	8004092 <HAL_UART_RxCpltCallback+0xf6>
    {
        uint8_t b = rx_byte;
 8003fb0:	2317      	movs	r3, #23
 8003fb2:	18fb      	adds	r3, r7, r3
 8003fb4:	4a3a      	ldr	r2, [pc, #232]	@ (80040a0 <HAL_UART_RxCpltCallback+0x104>)
 8003fb6:	7812      	ldrb	r2, [r2, #0]
 8003fb8:	701a      	strb	r2, [r3, #0]

        switch (rx_state)
 8003fba:	4b3a      	ldr	r3, [pc, #232]	@ (80040a4 <HAL_UART_RxCpltCallback+0x108>)
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	2b03      	cmp	r3, #3
 8003fc0:	d034      	beq.n	800402c <HAL_UART_RxCpltCallback+0x90>
 8003fc2:	dc60      	bgt.n	8004086 <HAL_UART_RxCpltCallback+0xea>
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d017      	beq.n	8003ff8 <HAL_UART_RxCpltCallback+0x5c>
 8003fc8:	dc5d      	bgt.n	8004086 <HAL_UART_RxCpltCallback+0xea>
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d002      	beq.n	8003fd4 <HAL_UART_RxCpltCallback+0x38>
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d009      	beq.n	8003fe6 <HAL_UART_RxCpltCallback+0x4a>
 8003fd2:	e058      	b.n	8004086 <HAL_UART_RxCpltCallback+0xea>
        {
            case 0: // wait SOF
                if (b == SOF) { rx_state = 1; }
 8003fd4:	2317      	movs	r3, #23
 8003fd6:	18fb      	adds	r3, r7, r3
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	2b7e      	cmp	r3, #126	@ 0x7e
 8003fdc:	d150      	bne.n	8004080 <HAL_UART_RxCpltCallback+0xe4>
 8003fde:	4b31      	ldr	r3, [pc, #196]	@ (80040a4 <HAL_UART_RxCpltCallback+0x108>)
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	701a      	strb	r2, [r3, #0]
                break;
 8003fe4:	e04c      	b.n	8004080 <HAL_UART_RxCpltCallback+0xe4>

            case 1: // TYPE
                rx_type = b;
 8003fe6:	4b30      	ldr	r3, [pc, #192]	@ (80040a8 <HAL_UART_RxCpltCallback+0x10c>)
 8003fe8:	2217      	movs	r2, #23
 8003fea:	18ba      	adds	r2, r7, r2
 8003fec:	7812      	ldrb	r2, [r2, #0]
 8003fee:	701a      	strb	r2, [r3, #0]
                rx_state = 2;
 8003ff0:	4b2c      	ldr	r3, [pc, #176]	@ (80040a4 <HAL_UART_RxCpltCallback+0x108>)
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	701a      	strb	r2, [r3, #0]
                break;
 8003ff6:	e046      	b.n	8004086 <HAL_UART_RxCpltCallback+0xea>

            case 2: // LEN
                rx_len = b;
 8003ff8:	4b2c      	ldr	r3, [pc, #176]	@ (80040ac <HAL_UART_RxCpltCallback+0x110>)
 8003ffa:	2217      	movs	r2, #23
 8003ffc:	18ba      	adds	r2, r7, r2
 8003ffe:	7812      	ldrb	r2, [r2, #0]
 8004000:	701a      	strb	r2, [r3, #0]
                if (rx_len > sizeof(rx_pay)) {
 8004002:	4b2a      	ldr	r3, [pc, #168]	@ (80040ac <HAL_UART_RxCpltCallback+0x110>)
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	2b20      	cmp	r3, #32
 8004008:	d903      	bls.n	8004012 <HAL_UART_RxCpltCallback+0x76>
                    // invalid length -> reset
                    rx_state = 0;
 800400a:	4b26      	ldr	r3, [pc, #152]	@ (80040a4 <HAL_UART_RxCpltCallback+0x108>)
 800400c:	2200      	movs	r2, #0
 800400e:	701a      	strb	r2, [r3, #0]
                } else {
                    rx_pay_idx = 0;
                    rx_state = (rx_len == 0) ? 0 : 3;
                }
                break;
 8004010:	e039      	b.n	8004086 <HAL_UART_RxCpltCallback+0xea>
                    rx_pay_idx = 0;
 8004012:	4b27      	ldr	r3, [pc, #156]	@ (80040b0 <HAL_UART_RxCpltCallback+0x114>)
 8004014:	2200      	movs	r2, #0
 8004016:	701a      	strb	r2, [r3, #0]
                    rx_state = (rx_len == 0) ? 0 : 3;
 8004018:	4b24      	ldr	r3, [pc, #144]	@ (80040ac <HAL_UART_RxCpltCallback+0x110>)
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d101      	bne.n	8004024 <HAL_UART_RxCpltCallback+0x88>
 8004020:	2200      	movs	r2, #0
 8004022:	e000      	b.n	8004026 <HAL_UART_RxCpltCallback+0x8a>
 8004024:	2203      	movs	r2, #3
 8004026:	4b1f      	ldr	r3, [pc, #124]	@ (80040a4 <HAL_UART_RxCpltCallback+0x108>)
 8004028:	701a      	strb	r2, [r3, #0]
                break;
 800402a:	e02c      	b.n	8004086 <HAL_UART_RxCpltCallback+0xea>

            case 3: // PAYLOAD
                rx_pay[rx_pay_idx++] = b;
 800402c:	4b20      	ldr	r3, [pc, #128]	@ (80040b0 <HAL_UART_RxCpltCallback+0x114>)
 800402e:	781b      	ldrb	r3, [r3, #0]
 8004030:	1c5a      	adds	r2, r3, #1
 8004032:	b2d1      	uxtb	r1, r2
 8004034:	4a1e      	ldr	r2, [pc, #120]	@ (80040b0 <HAL_UART_RxCpltCallback+0x114>)
 8004036:	7011      	strb	r1, [r2, #0]
 8004038:	0019      	movs	r1, r3
 800403a:	4b1e      	ldr	r3, [pc, #120]	@ (80040b4 <HAL_UART_RxCpltCallback+0x118>)
 800403c:	2217      	movs	r2, #23
 800403e:	18ba      	adds	r2, r7, r2
 8004040:	7812      	ldrb	r2, [r2, #0]
 8004042:	545a      	strb	r2, [r3, r1]
                if (rx_pay_idx >= rx_len) {
 8004044:	4b1a      	ldr	r3, [pc, #104]	@ (80040b0 <HAL_UART_RxCpltCallback+0x114>)
 8004046:	781a      	ldrb	r2, [r3, #0]
 8004048:	4b18      	ldr	r3, [pc, #96]	@ (80040ac <HAL_UART_RxCpltCallback+0x110>)
 800404a:	781b      	ldrb	r3, [r3, #0]
 800404c:	429a      	cmp	r2, r3
 800404e:	d319      	bcc.n	8004084 <HAL_UART_RxCpltCallback+0xe8>
                    // full frame received -> dispatch
                    if (rx_type == TYPE_CMD && rx_len == LEN_CMD) {
 8004050:	4b15      	ldr	r3, [pc, #84]	@ (80040a8 <HAL_UART_RxCpltCallback+0x10c>)
 8004052:	781b      	ldrb	r3, [r3, #0]
 8004054:	2b01      	cmp	r3, #1
 8004056:	d10f      	bne.n	8004078 <HAL_UART_RxCpltCallback+0xdc>
 8004058:	4b14      	ldr	r3, [pc, #80]	@ (80040ac <HAL_UART_RxCpltCallback+0x110>)
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	2b08      	cmp	r3, #8
 800405e:	d10b      	bne.n	8004078 <HAL_UART_RxCpltCallback+0xdc>
                        float v_in, w_in;
                        memcpy(&v_in, &rx_pay[0], 4);
 8004060:	4b14      	ldr	r3, [pc, #80]	@ (80040b4 <HAL_UART_RxCpltCallback+0x118>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	613b      	str	r3, [r7, #16]
                        memcpy(&w_in, &rx_pay[4], 4);
 8004066:	4b13      	ldr	r3, [pc, #76]	@ (80040b4 <HAL_UART_RxCpltCallback+0x118>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	60fb      	str	r3, [r7, #12]
                        // (optional) limit here if you want:
                        // v_in = clampf(v_in, -V_MAX, V_MAX);
                        // w_in = clampf(w_in, -W_MAX, W_MAX);
                        Robot_Set_Velocity(v_in, w_in);
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	68fa      	ldr	r2, [r7, #12]
 8004070:	1c11      	adds	r1, r2, #0
 8004072:	1c18      	adds	r0, r3, #0
 8004074:	f7ff fe40 	bl	8003cf8 <Robot_Set_Velocity>
                    }
                    // else: ignore unknown type/len

                    // reset for next frame
                    rx_state = 0;
 8004078:	4b0a      	ldr	r3, [pc, #40]	@ (80040a4 <HAL_UART_RxCpltCallback+0x108>)
 800407a:	2200      	movs	r2, #0
 800407c:	701a      	strb	r2, [r3, #0]
                }
                break;
 800407e:	e001      	b.n	8004084 <HAL_UART_RxCpltCallback+0xe8>
                break;
 8004080:	46c0      	nop			@ (mov r8, r8)
 8004082:	e000      	b.n	8004086 <HAL_UART_RxCpltCallback+0xea>
                break;
 8004084:	46c0      	nop			@ (mov r8, r8)
        }

        // re-arm 1-byte RX
        HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8004086:	4906      	ldr	r1, [pc, #24]	@ (80040a0 <HAL_UART_RxCpltCallback+0x104>)
 8004088:	4b0b      	ldr	r3, [pc, #44]	@ (80040b8 <HAL_UART_RxCpltCallback+0x11c>)
 800408a:	2201      	movs	r2, #1
 800408c:	0018      	movs	r0, r3
 800408e:	f004 fcb9 	bl	8008a04 <HAL_UART_Receive_IT>
    }
}
 8004092:	46c0      	nop			@ (mov r8, r8)
 8004094:	46bd      	mov	sp, r7
 8004096:	b006      	add	sp, #24
 8004098:	bd80      	pop	{r7, pc}
 800409a:	46c0      	nop			@ (mov r8, r8)
 800409c:	40004400 	.word	0x40004400
 80040a0:	20000459 	.word	0x20000459
 80040a4:	20000434 	.word	0x20000434
 80040a8:	20000435 	.word	0x20000435
 80040ac:	20000436 	.word	0x20000436
 80040b0:	20000458 	.word	0x20000458
 80040b4:	20000438 	.word	0x20000438
 80040b8:	20000374 	.word	0x20000374

080040bc <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2) {
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a07      	ldr	r2, [pc, #28]	@ (80040e8 <HAL_UART_ErrorCallback+0x2c>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d108      	bne.n	80040e0 <HAL_UART_ErrorCallback+0x24>
    rx_state = 0;
 80040ce:	4b07      	ldr	r3, [pc, #28]	@ (80040ec <HAL_UART_ErrorCallback+0x30>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 80040d4:	4906      	ldr	r1, [pc, #24]	@ (80040f0 <HAL_UART_ErrorCallback+0x34>)
 80040d6:	4b07      	ldr	r3, [pc, #28]	@ (80040f4 <HAL_UART_ErrorCallback+0x38>)
 80040d8:	2201      	movs	r2, #1
 80040da:	0018      	movs	r0, r3
 80040dc:	f004 fc92 	bl	8008a04 <HAL_UART_Receive_IT>
  }
}
 80040e0:	46c0      	nop			@ (mov r8, r8)
 80040e2:	46bd      	mov	sp, r7
 80040e4:	b002      	add	sp, #8
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	40004400 	.word	0x40004400
 80040ec:	20000434 	.word	0x20000434
 80040f0:	20000459 	.word	0x20000459
 80040f4:	20000374 	.word	0x20000374

080040f8 <TX_Odom>:

static void TX_Odom(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af00      	add	r7, sp, #0
    uint8_t buf[3 + LEN_ODOM]; // SOF, TYPE, LEN + payload
    buf[0] = SOF;
 80040fe:	003b      	movs	r3, r7
 8004100:	227e      	movs	r2, #126	@ 0x7e
 8004102:	701a      	strb	r2, [r3, #0]
    buf[1] = TYPE_ODOM;
 8004104:	003b      	movs	r3, r7
 8004106:	2202      	movs	r2, #2
 8004108:	705a      	strb	r2, [r3, #1]
    buf[2] = LEN_ODOM;
 800410a:	003b      	movs	r3, r7
 800410c:	2214      	movs	r2, #20
 800410e:	709a      	strb	r2, [r3, #2]

    // payload: x, y, theta, v, w (float32 LE)
    memcpy(&buf[3],      &robot_X,   4);
 8004110:	4916      	ldr	r1, [pc, #88]	@ (800416c <TX_Odom+0x74>)
 8004112:	003b      	movs	r3, r7
 8004114:	3303      	adds	r3, #3
 8004116:	2204      	movs	r2, #4
 8004118:	0018      	movs	r0, r3
 800411a:	f007 fb9b 	bl	800b854 <memcpy>
    memcpy(&buf[3 + 4],  &robot_Y,   4);
 800411e:	4914      	ldr	r1, [pc, #80]	@ (8004170 <TX_Odom+0x78>)
 8004120:	003b      	movs	r3, r7
 8004122:	3307      	adds	r3, #7
 8004124:	2204      	movs	r2, #4
 8004126:	0018      	movs	r0, r3
 8004128:	f007 fb94 	bl	800b854 <memcpy>
    memcpy(&buf[3 + 8],  &robot_Theta, 4);
 800412c:	4911      	ldr	r1, [pc, #68]	@ (8004174 <TX_Odom+0x7c>)
 800412e:	003b      	movs	r3, r7
 8004130:	330b      	adds	r3, #11
 8004132:	2204      	movs	r2, #4
 8004134:	0018      	movs	r0, r3
 8004136:	f007 fb8d 	bl	800b854 <memcpy>
    memcpy(&buf[3 + 12], &v, 4);
 800413a:	490f      	ldr	r1, [pc, #60]	@ (8004178 <TX_Odom+0x80>)
 800413c:	003b      	movs	r3, r7
 800413e:	330f      	adds	r3, #15
 8004140:	2204      	movs	r2, #4
 8004142:	0018      	movs	r0, r3
 8004144:	f007 fb86 	bl	800b854 <memcpy>
    memcpy(&buf[3 + 16], &w, 4);
 8004148:	490c      	ldr	r1, [pc, #48]	@ (800417c <TX_Odom+0x84>)
 800414a:	003b      	movs	r3, r7
 800414c:	3313      	adds	r3, #19
 800414e:	2204      	movs	r2, #4
 8004150:	0018      	movs	r0, r3
 8004152:	f007 fb7f 	bl	800b854 <memcpy>

    HAL_UART_Transmit(&huart2, buf, sizeof(buf), HAL_MAX_DELAY);
 8004156:	2301      	movs	r3, #1
 8004158:	425b      	negs	r3, r3
 800415a:	0039      	movs	r1, r7
 800415c:	4808      	ldr	r0, [pc, #32]	@ (8004180 <TX_Odom+0x88>)
 800415e:	2217      	movs	r2, #23
 8004160:	f004 fbac 	bl	80088bc <HAL_UART_Transmit>
}
 8004164:	46c0      	nop			@ (mov r8, r8)
 8004166:	46bd      	mov	sp, r7
 8004168:	b006      	add	sp, #24
 800416a:	bd80      	pop	{r7, pc}
 800416c:	20000420 	.word	0x20000420
 8004170:	20000424 	.word	0x20000424
 8004174:	20000428 	.word	0x20000428
 8004178:	2000045c 	.word	0x2000045c
 800417c:	20000460 	.word	0x20000460
 8004180:	20000374 	.word	0x20000374

08004184 <TX_Imu>:

static void TX_Imu(const IMU_Data_t* d)
{
 8004184:	b590      	push	{r4, r7, lr}
 8004186:	b08b      	sub	sp, #44	@ 0x2c
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3 + LEN_IMU];
    buf[0] = SOF;
 800418c:	240c      	movs	r4, #12
 800418e:	193b      	adds	r3, r7, r4
 8004190:	227e      	movs	r2, #126	@ 0x7e
 8004192:	701a      	strb	r2, [r3, #0]
    buf[1] = TYPE_IMU;
 8004194:	193b      	adds	r3, r7, r4
 8004196:	2203      	movs	r2, #3
 8004198:	705a      	strb	r2, [r3, #1]
    buf[2] = LEN_IMU;
 800419a:	193b      	adds	r3, r7, r4
 800419c:	2218      	movs	r2, #24
 800419e:	709a      	strb	r2, [r3, #2]

    memcpy(&buf[3],      &d->gx, 4);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	330c      	adds	r3, #12
 80041a4:	0019      	movs	r1, r3
 80041a6:	193b      	adds	r3, r7, r4
 80041a8:	3303      	adds	r3, #3
 80041aa:	2204      	movs	r2, #4
 80041ac:	0018      	movs	r0, r3
 80041ae:	f007 fb51 	bl	800b854 <memcpy>
    memcpy(&buf[3 + 4],  &d->gy, 4);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	3310      	adds	r3, #16
 80041b6:	0019      	movs	r1, r3
 80041b8:	193b      	adds	r3, r7, r4
 80041ba:	3307      	adds	r3, #7
 80041bc:	2204      	movs	r2, #4
 80041be:	0018      	movs	r0, r3
 80041c0:	f007 fb48 	bl	800b854 <memcpy>
    memcpy(&buf[3 + 8],  &d->gz, 4);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	3314      	adds	r3, #20
 80041c8:	0019      	movs	r1, r3
 80041ca:	193b      	adds	r3, r7, r4
 80041cc:	330b      	adds	r3, #11
 80041ce:	2204      	movs	r2, #4
 80041d0:	0018      	movs	r0, r3
 80041d2:	f007 fb3f 	bl	800b854 <memcpy>
    memcpy(&buf[3 + 12], &d->ax, 4);
 80041d6:	6879      	ldr	r1, [r7, #4]
 80041d8:	193b      	adds	r3, r7, r4
 80041da:	330f      	adds	r3, #15
 80041dc:	2204      	movs	r2, #4
 80041de:	0018      	movs	r0, r3
 80041e0:	f007 fb38 	bl	800b854 <memcpy>
    memcpy(&buf[3 + 16], &d->ay, 4);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	1d19      	adds	r1, r3, #4
 80041e8:	193b      	adds	r3, r7, r4
 80041ea:	3313      	adds	r3, #19
 80041ec:	2204      	movs	r2, #4
 80041ee:	0018      	movs	r0, r3
 80041f0:	f007 fb30 	bl	800b854 <memcpy>
    memcpy(&buf[3 + 20], &d->az, 4);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	3308      	adds	r3, #8
 80041f8:	0019      	movs	r1, r3
 80041fa:	193b      	adds	r3, r7, r4
 80041fc:	3317      	adds	r3, #23
 80041fe:	2204      	movs	r2, #4
 8004200:	0018      	movs	r0, r3
 8004202:	f007 fb27 	bl	800b854 <memcpy>

    HAL_UART_Transmit(&huart2, buf, sizeof(buf), HAL_MAX_DELAY);
 8004206:	2301      	movs	r3, #1
 8004208:	425b      	negs	r3, r3
 800420a:	1939      	adds	r1, r7, r4
 800420c:	4803      	ldr	r0, [pc, #12]	@ (800421c <TX_Imu+0x98>)
 800420e:	221b      	movs	r2, #27
 8004210:	f004 fb54 	bl	80088bc <HAL_UART_Transmit>
}
 8004214:	46c0      	nop			@ (mov r8, r8)
 8004216:	46bd      	mov	sp, r7
 8004218:	b00b      	add	sp, #44	@ 0x2c
 800421a:	bd90      	pop	{r4, r7, pc}
 800421c:	20000374 	.word	0x20000374

08004220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b08e      	sub	sp, #56	@ 0x38
 8004224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004226:	f000 ff01 	bl	800502c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800422a:	f000 f859 	bl	80042e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800422e:	f000 fb4f 	bl	80048d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8004232:	f000 faff 	bl	8004834 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8004236:	f000 f8f1 	bl	800441c <MX_TIM1_Init>
  MX_TIM2_Init();
 800423a:	f000 f9b5 	bl	80045a8 <MX_TIM2_Init>
  MX_TIM3_Init();
 800423e:	f000 fa31 	bl	80046a4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8004242:	f000 fa93 	bl	800476c <MX_TIM4_Init>
  MX_I2C3_Init();
 8004246:	f000 f8a9 	bl	800439c <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */

	Motors_Init(); // Start these motors dih
 800424a:	f7ff fa99 	bl	8003780 <Motors_Init>
	IMU_Init(); // ts pmo sybau
 800424e:	f7ff fad5 	bl	80037fc <IMU_Init>



	const uint32_t tick_period   = 1000U / CTRL_HZ; // 10 ms
 8004252:	230a      	movs	r3, #10
 8004254:	62bb      	str	r3, [r7, #40]	@ 0x28
	const uint32_t odom_period   = 1000U / 50;      // 20 ms -> 50 Hz
 8004256:	2314      	movs	r3, #20
 8004258:	627b      	str	r3, [r7, #36]	@ 0x24
	const uint32_t imu_period    = 1000U / 100;     // 10 ms  -> 100 Hz
 800425a:	230a      	movs	r3, #10
 800425c:	623b      	str	r3, [r7, #32]

	uint32_t next_tick     = HAL_GetTick();
 800425e:	f000 ff61 	bl	8005124 <HAL_GetTick>
 8004262:	0003      	movs	r3, r0
 8004264:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t next_odom_tx  = HAL_GetTick();
 8004266:	f000 ff5d 	bl	8005124 <HAL_GetTick>
 800426a:	0003      	movs	r3, r0
 800426c:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t next_imu_tx   = HAL_GetTick();
 800426e:	f000 ff59 	bl	8005124 <HAL_GetTick>
 8004272:	0003      	movs	r3, r0
 8004274:	62fb      	str	r3, [r7, #44]	@ 0x2c

	HAL_UART_Receive_IT(&huart2, &rx_byte, 1);  // start reciever
 8004276:	4918      	ldr	r1, [pc, #96]	@ (80042d8 <main+0xb8>)
 8004278:	4b18      	ldr	r3, [pc, #96]	@ (80042dc <main+0xbc>)
 800427a:	2201      	movs	r2, #1
 800427c:	0018      	movs	r0, r3
 800427e:	f004 fbc1 	bl	8008a04 <HAL_UART_Receive_IT>
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		uint32_t now = HAL_GetTick();
 8004282:	f000 ff4f 	bl	8005124 <HAL_GetTick>
 8004286:	0003      	movs	r3, r0
 8004288:	61fb      	str	r3, [r7, #28]

		// 100 Hz control
		while ((int32_t)(now - next_tick) >= 0) {
 800428a:	e005      	b.n	8004298 <main+0x78>
			Control_Update();
 800428c:	f7ff fd6a 	bl	8003d64 <Control_Update>
			next_tick += tick_period;
 8004290:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004294:	18d3      	adds	r3, r2, r3
 8004296:	637b      	str	r3, [r7, #52]	@ 0x34
		while ((int32_t)(now - next_tick) >= 0) {
 8004298:	69fa      	ldr	r2, [r7, #28]
 800429a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	d5f5      	bpl.n	800428c <main+0x6c>
		}

		// 50 Hz odom TX
		if ((int32_t)(now - next_odom_tx) >= 0) {
 80042a0:	69fa      	ldr	r2, [r7, #28]
 80042a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	d405      	bmi.n	80042b4 <main+0x94>
			TX_Odom();
 80042a8:	f7ff ff26 	bl	80040f8 <TX_Odom>
			next_odom_tx += odom_period;
 80042ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b0:	18d3      	adds	r3, r2, r3
 80042b2:	633b      	str	r3, [r7, #48]	@ 0x30
		}

		// 100–200 Hz IMU TX
		if ((int32_t)(now - next_imu_tx) >= 0) {
 80042b4:	69fa      	ldr	r2, [r7, #28]
 80042b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	d4e2      	bmi.n	8004282 <main+0x62>
			IMU_Data_t d = Read_IMU();        // consider bias removal here
 80042bc:	1d3b      	adds	r3, r7, #4
 80042be:	0018      	movs	r0, r3
 80042c0:	f7ff fae8 	bl	8003894 <Read_IMU>
			TX_Imu(&d);
 80042c4:	1d3b      	adds	r3, r7, #4
 80042c6:	0018      	movs	r0, r3
 80042c8:	f7ff ff5c 	bl	8004184 <TX_Imu>
			next_imu_tx += imu_period;
 80042cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042ce:	6a3b      	ldr	r3, [r7, #32]
 80042d0:	18d3      	adds	r3, r2, r3
 80042d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
 80042d4:	e7d5      	b.n	8004282 <main+0x62>
 80042d6:	46c0      	nop			@ (mov r8, r8)
 80042d8:	20000459 	.word	0x20000459
 80042dc:	20000374 	.word	0x20000374

080042e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80042e0:	b590      	push	{r4, r7, lr}
 80042e2:	b095      	sub	sp, #84	@ 0x54
 80042e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80042e6:	2414      	movs	r4, #20
 80042e8:	193b      	adds	r3, r7, r4
 80042ea:	0018      	movs	r0, r3
 80042ec:	233c      	movs	r3, #60	@ 0x3c
 80042ee:	001a      	movs	r2, r3
 80042f0:	2100      	movs	r1, #0
 80042f2:	f007 fa1d 	bl	800b730 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80042f6:	1d3b      	adds	r3, r7, #4
 80042f8:	0018      	movs	r0, r3
 80042fa:	2310      	movs	r3, #16
 80042fc:	001a      	movs	r2, r3
 80042fe:	2100      	movs	r1, #0
 8004300:	f007 fa16 	bl	800b730 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004304:	2380      	movs	r3, #128	@ 0x80
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	0018      	movs	r0, r3
 800430a:	f002 f8f7 	bl	80064fc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800430e:	193b      	adds	r3, r7, r4
 8004310:	2202      	movs	r2, #2
 8004312:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004314:	193b      	adds	r3, r7, r4
 8004316:	2280      	movs	r2, #128	@ 0x80
 8004318:	0052      	lsls	r2, r2, #1
 800431a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800431c:	0021      	movs	r1, r4
 800431e:	187b      	adds	r3, r7, r1
 8004320:	2200      	movs	r2, #0
 8004322:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004324:	187b      	adds	r3, r7, r1
 8004326:	2240      	movs	r2, #64	@ 0x40
 8004328:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800432a:	187b      	adds	r3, r7, r1
 800432c:	2202      	movs	r2, #2
 800432e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004330:	187b      	adds	r3, r7, r1
 8004332:	2202      	movs	r2, #2
 8004334:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8004336:	187b      	adds	r3, r7, r1
 8004338:	2200      	movs	r2, #0
 800433a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 800433c:	187b      	adds	r3, r7, r1
 800433e:	2208      	movs	r2, #8
 8004340:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004342:	187b      	adds	r3, r7, r1
 8004344:	2280      	movs	r2, #128	@ 0x80
 8004346:	0292      	lsls	r2, r2, #10
 8004348:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800434a:	187b      	adds	r3, r7, r1
 800434c:	2280      	movs	r2, #128	@ 0x80
 800434e:	0492      	lsls	r2, r2, #18
 8004350:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004352:	187b      	adds	r3, r7, r1
 8004354:	2280      	movs	r2, #128	@ 0x80
 8004356:	0592      	lsls	r2, r2, #22
 8004358:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800435a:	187b      	adds	r3, r7, r1
 800435c:	0018      	movs	r0, r3
 800435e:	f002 f919 	bl	8006594 <HAL_RCC_OscConfig>
 8004362:	1e03      	subs	r3, r0, #0
 8004364:	d001      	beq.n	800436a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8004366:	f000 fb37 	bl	80049d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800436a:	1d3b      	adds	r3, r7, #4
 800436c:	2207      	movs	r2, #7
 800436e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004370:	1d3b      	adds	r3, r7, #4
 8004372:	2202      	movs	r2, #2
 8004374:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004376:	1d3b      	adds	r3, r7, #4
 8004378:	2200      	movs	r2, #0
 800437a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800437c:	1d3b      	adds	r3, r7, #4
 800437e:	2200      	movs	r2, #0
 8004380:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004382:	1d3b      	adds	r3, r7, #4
 8004384:	2102      	movs	r1, #2
 8004386:	0018      	movs	r0, r3
 8004388:	f002 fc64 	bl	8006c54 <HAL_RCC_ClockConfig>
 800438c:	1e03      	subs	r3, r0, #0
 800438e:	d001      	beq.n	8004394 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8004390:	f000 fb22 	bl	80049d8 <Error_Handler>
  }
}
 8004394:	46c0      	nop			@ (mov r8, r8)
 8004396:	46bd      	mov	sp, r7
 8004398:	b015      	add	sp, #84	@ 0x54
 800439a:	bd90      	pop	{r4, r7, pc}

0800439c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80043a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004410 <MX_I2C3_Init+0x74>)
 80043a2:	4a1c      	ldr	r2, [pc, #112]	@ (8004414 <MX_I2C3_Init+0x78>)
 80043a4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10B17DB5;
 80043a6:	4b1a      	ldr	r3, [pc, #104]	@ (8004410 <MX_I2C3_Init+0x74>)
 80043a8:	4a1b      	ldr	r2, [pc, #108]	@ (8004418 <MX_I2C3_Init+0x7c>)
 80043aa:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80043ac:	4b18      	ldr	r3, [pc, #96]	@ (8004410 <MX_I2C3_Init+0x74>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80043b2:	4b17      	ldr	r3, [pc, #92]	@ (8004410 <MX_I2C3_Init+0x74>)
 80043b4:	2201      	movs	r2, #1
 80043b6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80043b8:	4b15      	ldr	r3, [pc, #84]	@ (8004410 <MX_I2C3_Init+0x74>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80043be:	4b14      	ldr	r3, [pc, #80]	@ (8004410 <MX_I2C3_Init+0x74>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80043c4:	4b12      	ldr	r3, [pc, #72]	@ (8004410 <MX_I2C3_Init+0x74>)
 80043c6:	2200      	movs	r2, #0
 80043c8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80043ca:	4b11      	ldr	r3, [pc, #68]	@ (8004410 <MX_I2C3_Init+0x74>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80043d0:	4b0f      	ldr	r3, [pc, #60]	@ (8004410 <MX_I2C3_Init+0x74>)
 80043d2:	2200      	movs	r2, #0
 80043d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80043d6:	4b0e      	ldr	r3, [pc, #56]	@ (8004410 <MX_I2C3_Init+0x74>)
 80043d8:	0018      	movs	r0, r3
 80043da:	f001 f9f3 	bl	80057c4 <HAL_I2C_Init>
 80043de:	1e03      	subs	r3, r0, #0
 80043e0:	d001      	beq.n	80043e6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80043e2:	f000 faf9 	bl	80049d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80043e6:	4b0a      	ldr	r3, [pc, #40]	@ (8004410 <MX_I2C3_Init+0x74>)
 80043e8:	2100      	movs	r1, #0
 80043ea:	0018      	movs	r0, r3
 80043ec:	f001 ffee 	bl	80063cc <HAL_I2CEx_ConfigAnalogFilter>
 80043f0:	1e03      	subs	r3, r0, #0
 80043f2:	d001      	beq.n	80043f8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80043f4:	f000 faf0 	bl	80049d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80043f8:	4b05      	ldr	r3, [pc, #20]	@ (8004410 <MX_I2C3_Init+0x74>)
 80043fa:	2100      	movs	r1, #0
 80043fc:	0018      	movs	r0, r3
 80043fe:	f002 f831 	bl	8006464 <HAL_I2CEx_ConfigDigitalFilter>
 8004402:	1e03      	subs	r3, r0, #0
 8004404:	d001      	beq.n	800440a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8004406:	f000 fae7 	bl	80049d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800440a:	46c0      	nop			@ (mov r8, r8)
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	200001f0 	.word	0x200001f0
 8004414:	40008800 	.word	0x40008800
 8004418:	10b17db5 	.word	0x10b17db5

0800441c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b09c      	sub	sp, #112	@ 0x70
 8004420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004422:	2360      	movs	r3, #96	@ 0x60
 8004424:	18fb      	adds	r3, r7, r3
 8004426:	0018      	movs	r0, r3
 8004428:	2310      	movs	r3, #16
 800442a:	001a      	movs	r2, r3
 800442c:	2100      	movs	r1, #0
 800442e:	f007 f97f 	bl	800b730 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004432:	2354      	movs	r3, #84	@ 0x54
 8004434:	18fb      	adds	r3, r7, r3
 8004436:	0018      	movs	r0, r3
 8004438:	230c      	movs	r3, #12
 800443a:	001a      	movs	r2, r3
 800443c:	2100      	movs	r1, #0
 800443e:	f007 f977 	bl	800b730 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004442:	2338      	movs	r3, #56	@ 0x38
 8004444:	18fb      	adds	r3, r7, r3
 8004446:	0018      	movs	r0, r3
 8004448:	231c      	movs	r3, #28
 800444a:	001a      	movs	r2, r3
 800444c:	2100      	movs	r1, #0
 800444e:	f007 f96f 	bl	800b730 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004452:	1d3b      	adds	r3, r7, #4
 8004454:	0018      	movs	r0, r3
 8004456:	2334      	movs	r3, #52	@ 0x34
 8004458:	001a      	movs	r2, r3
 800445a:	2100      	movs	r1, #0
 800445c:	f007 f968 	bl	800b730 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004460:	4b4f      	ldr	r3, [pc, #316]	@ (80045a0 <MX_TIM1_Init+0x184>)
 8004462:	4a50      	ldr	r2, [pc, #320]	@ (80045a4 <MX_TIM1_Init+0x188>)
 8004464:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 8004466:	4b4e      	ldr	r3, [pc, #312]	@ (80045a0 <MX_TIM1_Init+0x184>)
 8004468:	223f      	movs	r2, #63	@ 0x3f
 800446a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800446c:	4b4c      	ldr	r3, [pc, #304]	@ (80045a0 <MX_TIM1_Init+0x184>)
 800446e:	2200      	movs	r2, #0
 8004470:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8004472:	4b4b      	ldr	r3, [pc, #300]	@ (80045a0 <MX_TIM1_Init+0x184>)
 8004474:	2263      	movs	r2, #99	@ 0x63
 8004476:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004478:	4b49      	ldr	r3, [pc, #292]	@ (80045a0 <MX_TIM1_Init+0x184>)
 800447a:	2200      	movs	r2, #0
 800447c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800447e:	4b48      	ldr	r3, [pc, #288]	@ (80045a0 <MX_TIM1_Init+0x184>)
 8004480:	2200      	movs	r2, #0
 8004482:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004484:	4b46      	ldr	r3, [pc, #280]	@ (80045a0 <MX_TIM1_Init+0x184>)
 8004486:	2200      	movs	r2, #0
 8004488:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800448a:	4b45      	ldr	r3, [pc, #276]	@ (80045a0 <MX_TIM1_Init+0x184>)
 800448c:	0018      	movs	r0, r3
 800448e:	f002 ffc7 	bl	8007420 <HAL_TIM_Base_Init>
 8004492:	1e03      	subs	r3, r0, #0
 8004494:	d001      	beq.n	800449a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8004496:	f000 fa9f 	bl	80049d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800449a:	2160      	movs	r1, #96	@ 0x60
 800449c:	187b      	adds	r3, r7, r1
 800449e:	2280      	movs	r2, #128	@ 0x80
 80044a0:	0152      	lsls	r2, r2, #5
 80044a2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80044a4:	187a      	adds	r2, r7, r1
 80044a6:	4b3e      	ldr	r3, [pc, #248]	@ (80045a0 <MX_TIM1_Init+0x184>)
 80044a8:	0011      	movs	r1, r2
 80044aa:	0018      	movs	r0, r3
 80044ac:	f003 fbac 	bl	8007c08 <HAL_TIM_ConfigClockSource>
 80044b0:	1e03      	subs	r3, r0, #0
 80044b2:	d001      	beq.n	80044b8 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80044b4:	f000 fa90 	bl	80049d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80044b8:	4b39      	ldr	r3, [pc, #228]	@ (80045a0 <MX_TIM1_Init+0x184>)
 80044ba:	0018      	movs	r0, r3
 80044bc:	f003 f808 	bl	80074d0 <HAL_TIM_PWM_Init>
 80044c0:	1e03      	subs	r3, r0, #0
 80044c2:	d001      	beq.n	80044c8 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80044c4:	f000 fa88 	bl	80049d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80044c8:	2154      	movs	r1, #84	@ 0x54
 80044ca:	187b      	adds	r3, r7, r1
 80044cc:	2200      	movs	r2, #0
 80044ce:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80044d0:	187b      	adds	r3, r7, r1
 80044d2:	2200      	movs	r2, #0
 80044d4:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80044d6:	187b      	adds	r3, r7, r1
 80044d8:	2200      	movs	r2, #0
 80044da:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80044dc:	187a      	adds	r2, r7, r1
 80044de:	4b30      	ldr	r3, [pc, #192]	@ (80045a0 <MX_TIM1_Init+0x184>)
 80044e0:	0011      	movs	r1, r2
 80044e2:	0018      	movs	r0, r3
 80044e4:	f004 f882 	bl	80085ec <HAL_TIMEx_MasterConfigSynchronization>
 80044e8:	1e03      	subs	r3, r0, #0
 80044ea:	d001      	beq.n	80044f0 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 80044ec:	f000 fa74 	bl	80049d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80044f0:	2138      	movs	r1, #56	@ 0x38
 80044f2:	187b      	adds	r3, r7, r1
 80044f4:	2260      	movs	r2, #96	@ 0x60
 80044f6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80044f8:	187b      	adds	r3, r7, r1
 80044fa:	2200      	movs	r2, #0
 80044fc:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80044fe:	187b      	adds	r3, r7, r1
 8004500:	2200      	movs	r2, #0
 8004502:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004504:	187b      	adds	r3, r7, r1
 8004506:	2200      	movs	r2, #0
 8004508:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800450a:	187b      	adds	r3, r7, r1
 800450c:	2200      	movs	r2, #0
 800450e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004510:	187b      	adds	r3, r7, r1
 8004512:	2200      	movs	r2, #0
 8004514:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004516:	1879      	adds	r1, r7, r1
 8004518:	4b21      	ldr	r3, [pc, #132]	@ (80045a0 <MX_TIM1_Init+0x184>)
 800451a:	220c      	movs	r2, #12
 800451c:	0018      	movs	r0, r3
 800451e:	f003 fa73 	bl	8007a08 <HAL_TIM_PWM_ConfigChannel>
 8004522:	1e03      	subs	r3, r0, #0
 8004524:	d001      	beq.n	800452a <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8004526:	f000 fa57 	bl	80049d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800452a:	1d3b      	adds	r3, r7, #4
 800452c:	2200      	movs	r2, #0
 800452e:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004530:	1d3b      	adds	r3, r7, #4
 8004532:	2200      	movs	r2, #0
 8004534:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004536:	1d3b      	adds	r3, r7, #4
 8004538:	2200      	movs	r2, #0
 800453a:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800453c:	1d3b      	adds	r3, r7, #4
 800453e:	2200      	movs	r2, #0
 8004540:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004542:	1d3b      	adds	r3, r7, #4
 8004544:	2200      	movs	r2, #0
 8004546:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004548:	1d3b      	adds	r3, r7, #4
 800454a:	2280      	movs	r2, #128	@ 0x80
 800454c:	0192      	lsls	r2, r2, #6
 800454e:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004550:	1d3b      	adds	r3, r7, #4
 8004552:	2200      	movs	r2, #0
 8004554:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8004556:	1d3b      	adds	r3, r7, #4
 8004558:	2200      	movs	r2, #0
 800455a:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800455c:	1d3b      	adds	r3, r7, #4
 800455e:	2200      	movs	r2, #0
 8004560:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004562:	1d3b      	adds	r3, r7, #4
 8004564:	2280      	movs	r2, #128	@ 0x80
 8004566:	0492      	lsls	r2, r2, #18
 8004568:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800456a:	1d3b      	adds	r3, r7, #4
 800456c:	2200      	movs	r2, #0
 800456e:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8004570:	1d3b      	adds	r3, r7, #4
 8004572:	2200      	movs	r2, #0
 8004574:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004576:	1d3b      	adds	r3, r7, #4
 8004578:	2200      	movs	r2, #0
 800457a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800457c:	1d3a      	adds	r2, r7, #4
 800457e:	4b08      	ldr	r3, [pc, #32]	@ (80045a0 <MX_TIM1_Init+0x184>)
 8004580:	0011      	movs	r1, r2
 8004582:	0018      	movs	r0, r3
 8004584:	f004 f8a8 	bl	80086d8 <HAL_TIMEx_ConfigBreakDeadTime>
 8004588:	1e03      	subs	r3, r0, #0
 800458a:	d001      	beq.n	8004590 <MX_TIM1_Init+0x174>
  {
    Error_Handler();
 800458c:	f000 fa24 	bl	80049d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004590:	4b03      	ldr	r3, [pc, #12]	@ (80045a0 <MX_TIM1_Init+0x184>)
 8004592:	0018      	movs	r0, r3
 8004594:	f000 fb64 	bl	8004c60 <HAL_TIM_MspPostInit>

}
 8004598:	46c0      	nop			@ (mov r8, r8)
 800459a:	46bd      	mov	sp, r7
 800459c:	b01c      	add	sp, #112	@ 0x70
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	20000244 	.word	0x20000244
 80045a4:	40012c00 	.word	0x40012c00

080045a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b08e      	sub	sp, #56	@ 0x38
 80045ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80045ae:	2328      	movs	r3, #40	@ 0x28
 80045b0:	18fb      	adds	r3, r7, r3
 80045b2:	0018      	movs	r0, r3
 80045b4:	2310      	movs	r3, #16
 80045b6:	001a      	movs	r2, r3
 80045b8:	2100      	movs	r1, #0
 80045ba:	f007 f8b9 	bl	800b730 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045be:	231c      	movs	r3, #28
 80045c0:	18fb      	adds	r3, r7, r3
 80045c2:	0018      	movs	r0, r3
 80045c4:	230c      	movs	r3, #12
 80045c6:	001a      	movs	r2, r3
 80045c8:	2100      	movs	r1, #0
 80045ca:	f007 f8b1 	bl	800b730 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80045ce:	003b      	movs	r3, r7
 80045d0:	0018      	movs	r0, r3
 80045d2:	231c      	movs	r3, #28
 80045d4:	001a      	movs	r2, r3
 80045d6:	2100      	movs	r1, #0
 80045d8:	f007 f8aa 	bl	800b730 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80045dc:	4b30      	ldr	r3, [pc, #192]	@ (80046a0 <MX_TIM2_Init+0xf8>)
 80045de:	2280      	movs	r2, #128	@ 0x80
 80045e0:	05d2      	lsls	r2, r2, #23
 80045e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 80045e4:	4b2e      	ldr	r3, [pc, #184]	@ (80046a0 <MX_TIM2_Init+0xf8>)
 80045e6:	223f      	movs	r2, #63	@ 0x3f
 80045e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045ea:	4b2d      	ldr	r3, [pc, #180]	@ (80046a0 <MX_TIM2_Init+0xf8>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80045f0:	4b2b      	ldr	r3, [pc, #172]	@ (80046a0 <MX_TIM2_Init+0xf8>)
 80045f2:	2263      	movs	r2, #99	@ 0x63
 80045f4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045f6:	4b2a      	ldr	r3, [pc, #168]	@ (80046a0 <MX_TIM2_Init+0xf8>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045fc:	4b28      	ldr	r3, [pc, #160]	@ (80046a0 <MX_TIM2_Init+0xf8>)
 80045fe:	2200      	movs	r2, #0
 8004600:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004602:	4b27      	ldr	r3, [pc, #156]	@ (80046a0 <MX_TIM2_Init+0xf8>)
 8004604:	0018      	movs	r0, r3
 8004606:	f002 ff0b 	bl	8007420 <HAL_TIM_Base_Init>
 800460a:	1e03      	subs	r3, r0, #0
 800460c:	d001      	beq.n	8004612 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800460e:	f000 f9e3 	bl	80049d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004612:	2128      	movs	r1, #40	@ 0x28
 8004614:	187b      	adds	r3, r7, r1
 8004616:	2280      	movs	r2, #128	@ 0x80
 8004618:	0152      	lsls	r2, r2, #5
 800461a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800461c:	187a      	adds	r2, r7, r1
 800461e:	4b20      	ldr	r3, [pc, #128]	@ (80046a0 <MX_TIM2_Init+0xf8>)
 8004620:	0011      	movs	r1, r2
 8004622:	0018      	movs	r0, r3
 8004624:	f003 faf0 	bl	8007c08 <HAL_TIM_ConfigClockSource>
 8004628:	1e03      	subs	r3, r0, #0
 800462a:	d001      	beq.n	8004630 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 800462c:	f000 f9d4 	bl	80049d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004630:	4b1b      	ldr	r3, [pc, #108]	@ (80046a0 <MX_TIM2_Init+0xf8>)
 8004632:	0018      	movs	r0, r3
 8004634:	f002 ff4c 	bl	80074d0 <HAL_TIM_PWM_Init>
 8004638:	1e03      	subs	r3, r0, #0
 800463a:	d001      	beq.n	8004640 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800463c:	f000 f9cc 	bl	80049d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004640:	211c      	movs	r1, #28
 8004642:	187b      	adds	r3, r7, r1
 8004644:	2200      	movs	r2, #0
 8004646:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004648:	187b      	adds	r3, r7, r1
 800464a:	2200      	movs	r2, #0
 800464c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800464e:	187a      	adds	r2, r7, r1
 8004650:	4b13      	ldr	r3, [pc, #76]	@ (80046a0 <MX_TIM2_Init+0xf8>)
 8004652:	0011      	movs	r1, r2
 8004654:	0018      	movs	r0, r3
 8004656:	f003 ffc9 	bl	80085ec <HAL_TIMEx_MasterConfigSynchronization>
 800465a:	1e03      	subs	r3, r0, #0
 800465c:	d001      	beq.n	8004662 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 800465e:	f000 f9bb 	bl	80049d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004662:	003b      	movs	r3, r7
 8004664:	2260      	movs	r2, #96	@ 0x60
 8004666:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8004668:	003b      	movs	r3, r7
 800466a:	2200      	movs	r2, #0
 800466c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800466e:	003b      	movs	r3, r7
 8004670:	2200      	movs	r2, #0
 8004672:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004674:	003b      	movs	r3, r7
 8004676:	2200      	movs	r2, #0
 8004678:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800467a:	0039      	movs	r1, r7
 800467c:	4b08      	ldr	r3, [pc, #32]	@ (80046a0 <MX_TIM2_Init+0xf8>)
 800467e:	220c      	movs	r2, #12
 8004680:	0018      	movs	r0, r3
 8004682:	f003 f9c1 	bl	8007a08 <HAL_TIM_PWM_ConfigChannel>
 8004686:	1e03      	subs	r3, r0, #0
 8004688:	d001      	beq.n	800468e <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 800468a:	f000 f9a5 	bl	80049d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800468e:	4b04      	ldr	r3, [pc, #16]	@ (80046a0 <MX_TIM2_Init+0xf8>)
 8004690:	0018      	movs	r0, r3
 8004692:	f000 fae5 	bl	8004c60 <HAL_TIM_MspPostInit>

}
 8004696:	46c0      	nop			@ (mov r8, r8)
 8004698:	46bd      	mov	sp, r7
 800469a:	b00e      	add	sp, #56	@ 0x38
 800469c:	bd80      	pop	{r7, pc}
 800469e:	46c0      	nop			@ (mov r8, r8)
 80046a0:	20000290 	.word	0x20000290

080046a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80046a4:	b590      	push	{r4, r7, lr}
 80046a6:	b08d      	sub	sp, #52	@ 0x34
 80046a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80046aa:	240c      	movs	r4, #12
 80046ac:	193b      	adds	r3, r7, r4
 80046ae:	0018      	movs	r0, r3
 80046b0:	2324      	movs	r3, #36	@ 0x24
 80046b2:	001a      	movs	r2, r3
 80046b4:	2100      	movs	r1, #0
 80046b6:	f007 f83b 	bl	800b730 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046ba:	003b      	movs	r3, r7
 80046bc:	0018      	movs	r0, r3
 80046be:	230c      	movs	r3, #12
 80046c0:	001a      	movs	r2, r3
 80046c2:	2100      	movs	r1, #0
 80046c4:	f007 f834 	bl	800b730 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80046c8:	4b25      	ldr	r3, [pc, #148]	@ (8004760 <MX_TIM3_Init+0xbc>)
 80046ca:	4a26      	ldr	r2, [pc, #152]	@ (8004764 <MX_TIM3_Init+0xc0>)
 80046cc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80046ce:	4b24      	ldr	r3, [pc, #144]	@ (8004760 <MX_TIM3_Init+0xbc>)
 80046d0:	2200      	movs	r2, #0
 80046d2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046d4:	4b22      	ldr	r3, [pc, #136]	@ (8004760 <MX_TIM3_Init+0xbc>)
 80046d6:	2200      	movs	r2, #0
 80046d8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80046da:	4b21      	ldr	r3, [pc, #132]	@ (8004760 <MX_TIM3_Init+0xbc>)
 80046dc:	4a22      	ldr	r2, [pc, #136]	@ (8004768 <MX_TIM3_Init+0xc4>)
 80046de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046e0:	4b1f      	ldr	r3, [pc, #124]	@ (8004760 <MX_TIM3_Init+0xbc>)
 80046e2:	2200      	movs	r2, #0
 80046e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004760 <MX_TIM3_Init+0xbc>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80046ec:	0021      	movs	r1, r4
 80046ee:	187b      	adds	r3, r7, r1
 80046f0:	2201      	movs	r2, #1
 80046f2:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80046f4:	187b      	adds	r3, r7, r1
 80046f6:	2200      	movs	r2, #0
 80046f8:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80046fa:	187b      	adds	r3, r7, r1
 80046fc:	2201      	movs	r2, #1
 80046fe:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004700:	187b      	adds	r3, r7, r1
 8004702:	2200      	movs	r2, #0
 8004704:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 15;
 8004706:	187b      	adds	r3, r7, r1
 8004708:	220f      	movs	r2, #15
 800470a:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800470c:	187b      	adds	r3, r7, r1
 800470e:	2200      	movs	r2, #0
 8004710:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004712:	187b      	adds	r3, r7, r1
 8004714:	2201      	movs	r2, #1
 8004716:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004718:	187b      	adds	r3, r7, r1
 800471a:	2200      	movs	r2, #0
 800471c:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 15;
 800471e:	187b      	adds	r3, r7, r1
 8004720:	220f      	movs	r2, #15
 8004722:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004724:	187a      	adds	r2, r7, r1
 8004726:	4b0e      	ldr	r3, [pc, #56]	@ (8004760 <MX_TIM3_Init+0xbc>)
 8004728:	0011      	movs	r1, r2
 800472a:	0018      	movs	r0, r3
 800472c:	f003 f820 	bl	8007770 <HAL_TIM_Encoder_Init>
 8004730:	1e03      	subs	r3, r0, #0
 8004732:	d001      	beq.n	8004738 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8004734:	f000 f950 	bl	80049d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004738:	003b      	movs	r3, r7
 800473a:	2200      	movs	r2, #0
 800473c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800473e:	003b      	movs	r3, r7
 8004740:	2200      	movs	r2, #0
 8004742:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004744:	003a      	movs	r2, r7
 8004746:	4b06      	ldr	r3, [pc, #24]	@ (8004760 <MX_TIM3_Init+0xbc>)
 8004748:	0011      	movs	r1, r2
 800474a:	0018      	movs	r0, r3
 800474c:	f003 ff4e 	bl	80085ec <HAL_TIMEx_MasterConfigSynchronization>
 8004750:	1e03      	subs	r3, r0, #0
 8004752:	d001      	beq.n	8004758 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8004754:	f000 f940 	bl	80049d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004758:	46c0      	nop			@ (mov r8, r8)
 800475a:	46bd      	mov	sp, r7
 800475c:	b00d      	add	sp, #52	@ 0x34
 800475e:	bd90      	pop	{r4, r7, pc}
 8004760:	200002dc 	.word	0x200002dc
 8004764:	40000400 	.word	0x40000400
 8004768:	0000ffff 	.word	0x0000ffff

0800476c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800476c:	b590      	push	{r4, r7, lr}
 800476e:	b08d      	sub	sp, #52	@ 0x34
 8004770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004772:	240c      	movs	r4, #12
 8004774:	193b      	adds	r3, r7, r4
 8004776:	0018      	movs	r0, r3
 8004778:	2324      	movs	r3, #36	@ 0x24
 800477a:	001a      	movs	r2, r3
 800477c:	2100      	movs	r1, #0
 800477e:	f006 ffd7 	bl	800b730 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004782:	003b      	movs	r3, r7
 8004784:	0018      	movs	r0, r3
 8004786:	230c      	movs	r3, #12
 8004788:	001a      	movs	r2, r3
 800478a:	2100      	movs	r1, #0
 800478c:	f006 ffd0 	bl	800b730 <memset>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004790:	4b25      	ldr	r3, [pc, #148]	@ (8004828 <MX_TIM4_Init+0xbc>)
 8004792:	4a26      	ldr	r2, [pc, #152]	@ (800482c <MX_TIM4_Init+0xc0>)
 8004794:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004796:	4b24      	ldr	r3, [pc, #144]	@ (8004828 <MX_TIM4_Init+0xbc>)
 8004798:	2200      	movs	r2, #0
 800479a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800479c:	4b22      	ldr	r3, [pc, #136]	@ (8004828 <MX_TIM4_Init+0xbc>)
 800479e:	2200      	movs	r2, #0
 80047a0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80047a2:	4b21      	ldr	r3, [pc, #132]	@ (8004828 <MX_TIM4_Init+0xbc>)
 80047a4:	4a22      	ldr	r2, [pc, #136]	@ (8004830 <MX_TIM4_Init+0xc4>)
 80047a6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80047a8:	4b1f      	ldr	r3, [pc, #124]	@ (8004828 <MX_TIM4_Init+0xbc>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80047ae:	4b1e      	ldr	r3, [pc, #120]	@ (8004828 <MX_TIM4_Init+0xbc>)
 80047b0:	2200      	movs	r2, #0
 80047b2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80047b4:	0021      	movs	r1, r4
 80047b6:	187b      	adds	r3, r7, r1
 80047b8:	2201      	movs	r2, #1
 80047ba:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80047bc:	187b      	adds	r3, r7, r1
 80047be:	2200      	movs	r2, #0
 80047c0:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80047c2:	187b      	adds	r3, r7, r1
 80047c4:	2201      	movs	r2, #1
 80047c6:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80047c8:	187b      	adds	r3, r7, r1
 80047ca:	2200      	movs	r2, #0
 80047cc:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 15;
 80047ce:	187b      	adds	r3, r7, r1
 80047d0:	220f      	movs	r2, #15
 80047d2:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80047d4:	187b      	adds	r3, r7, r1
 80047d6:	2200      	movs	r2, #0
 80047d8:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80047da:	187b      	adds	r3, r7, r1
 80047dc:	2201      	movs	r2, #1
 80047de:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80047e0:	187b      	adds	r3, r7, r1
 80047e2:	2200      	movs	r2, #0
 80047e4:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 15;
 80047e6:	187b      	adds	r3, r7, r1
 80047e8:	220f      	movs	r2, #15
 80047ea:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80047ec:	187a      	adds	r2, r7, r1
 80047ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004828 <MX_TIM4_Init+0xbc>)
 80047f0:	0011      	movs	r1, r2
 80047f2:	0018      	movs	r0, r3
 80047f4:	f002 ffbc 	bl	8007770 <HAL_TIM_Encoder_Init>
 80047f8:	1e03      	subs	r3, r0, #0
 80047fa:	d001      	beq.n	8004800 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 80047fc:	f000 f8ec 	bl	80049d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004800:	003b      	movs	r3, r7
 8004802:	2200      	movs	r2, #0
 8004804:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004806:	003b      	movs	r3, r7
 8004808:	2200      	movs	r2, #0
 800480a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800480c:	003a      	movs	r2, r7
 800480e:	4b06      	ldr	r3, [pc, #24]	@ (8004828 <MX_TIM4_Init+0xbc>)
 8004810:	0011      	movs	r1, r2
 8004812:	0018      	movs	r0, r3
 8004814:	f003 feea 	bl	80085ec <HAL_TIMEx_MasterConfigSynchronization>
 8004818:	1e03      	subs	r3, r0, #0
 800481a:	d001      	beq.n	8004820 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 800481c:	f000 f8dc 	bl	80049d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004820:	46c0      	nop			@ (mov r8, r8)
 8004822:	46bd      	mov	sp, r7
 8004824:	b00d      	add	sp, #52	@ 0x34
 8004826:	bd90      	pop	{r4, r7, pc}
 8004828:	20000328 	.word	0x20000328
 800482c:	40000800 	.word	0x40000800
 8004830:	0000ffff 	.word	0x0000ffff

08004834 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004838:	4b23      	ldr	r3, [pc, #140]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 800483a:	4a24      	ldr	r2, [pc, #144]	@ (80048cc <MX_USART2_UART_Init+0x98>)
 800483c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800483e:	4b22      	ldr	r3, [pc, #136]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 8004840:	22e1      	movs	r2, #225	@ 0xe1
 8004842:	0252      	lsls	r2, r2, #9
 8004844:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004846:	4b20      	ldr	r3, [pc, #128]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 8004848:	2200      	movs	r2, #0
 800484a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800484c:	4b1e      	ldr	r3, [pc, #120]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 800484e:	2200      	movs	r2, #0
 8004850:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004852:	4b1d      	ldr	r3, [pc, #116]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 8004854:	2200      	movs	r2, #0
 8004856:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004858:	4b1b      	ldr	r3, [pc, #108]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 800485a:	220c      	movs	r2, #12
 800485c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800485e:	4b1a      	ldr	r3, [pc, #104]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 8004860:	2200      	movs	r2, #0
 8004862:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004864:	4b18      	ldr	r3, [pc, #96]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 8004866:	2200      	movs	r2, #0
 8004868:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800486a:	4b17      	ldr	r3, [pc, #92]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 800486c:	2200      	movs	r2, #0
 800486e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004870:	4b15      	ldr	r3, [pc, #84]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 8004872:	2200      	movs	r2, #0
 8004874:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004876:	4b14      	ldr	r3, [pc, #80]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 8004878:	2200      	movs	r2, #0
 800487a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800487c:	4b12      	ldr	r3, [pc, #72]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 800487e:	0018      	movs	r0, r3
 8004880:	f003 ffc6 	bl	8008810 <HAL_UART_Init>
 8004884:	1e03      	subs	r3, r0, #0
 8004886:	d001      	beq.n	800488c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8004888:	f000 f8a6 	bl	80049d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800488c:	4b0e      	ldr	r3, [pc, #56]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 800488e:	2100      	movs	r1, #0
 8004890:	0018      	movs	r0, r3
 8004892:	f006 f8c7 	bl	800aa24 <HAL_UARTEx_SetTxFifoThreshold>
 8004896:	1e03      	subs	r3, r0, #0
 8004898:	d001      	beq.n	800489e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800489a:	f000 f89d 	bl	80049d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800489e:	4b0a      	ldr	r3, [pc, #40]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 80048a0:	2100      	movs	r1, #0
 80048a2:	0018      	movs	r0, r3
 80048a4:	f006 f8fe 	bl	800aaa4 <HAL_UARTEx_SetRxFifoThreshold>
 80048a8:	1e03      	subs	r3, r0, #0
 80048aa:	d001      	beq.n	80048b0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80048ac:	f000 f894 	bl	80049d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80048b0:	4b05      	ldr	r3, [pc, #20]	@ (80048c8 <MX_USART2_UART_Init+0x94>)
 80048b2:	0018      	movs	r0, r3
 80048b4:	f006 f87c 	bl	800a9b0 <HAL_UARTEx_DisableFifoMode>
 80048b8:	1e03      	subs	r3, r0, #0
 80048ba:	d001      	beq.n	80048c0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80048bc:	f000 f88c 	bl	80049d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80048c0:	46c0      	nop			@ (mov r8, r8)
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	46c0      	nop			@ (mov r8, r8)
 80048c8:	20000374 	.word	0x20000374
 80048cc:	40004400 	.word	0x40004400

080048d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80048d0:	b590      	push	{r4, r7, lr}
 80048d2:	b08b      	sub	sp, #44	@ 0x2c
 80048d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048d6:	2414      	movs	r4, #20
 80048d8:	193b      	adds	r3, r7, r4
 80048da:	0018      	movs	r0, r3
 80048dc:	2314      	movs	r3, #20
 80048de:	001a      	movs	r2, r3
 80048e0:	2100      	movs	r1, #0
 80048e2:	f006 ff25 	bl	800b730 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80048e6:	4b3a      	ldr	r3, [pc, #232]	@ (80049d0 <MX_GPIO_Init+0x100>)
 80048e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048ea:	4b39      	ldr	r3, [pc, #228]	@ (80049d0 <MX_GPIO_Init+0x100>)
 80048ec:	2104      	movs	r1, #4
 80048ee:	430a      	orrs	r2, r1
 80048f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80048f2:	4b37      	ldr	r3, [pc, #220]	@ (80049d0 <MX_GPIO_Init+0x100>)
 80048f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048f6:	2204      	movs	r2, #4
 80048f8:	4013      	ands	r3, r2
 80048fa:	613b      	str	r3, [r7, #16]
 80048fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80048fe:	4b34      	ldr	r3, [pc, #208]	@ (80049d0 <MX_GPIO_Init+0x100>)
 8004900:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004902:	4b33      	ldr	r3, [pc, #204]	@ (80049d0 <MX_GPIO_Init+0x100>)
 8004904:	2120      	movs	r1, #32
 8004906:	430a      	orrs	r2, r1
 8004908:	635a      	str	r2, [r3, #52]	@ 0x34
 800490a:	4b31      	ldr	r3, [pc, #196]	@ (80049d0 <MX_GPIO_Init+0x100>)
 800490c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800490e:	2220      	movs	r2, #32
 8004910:	4013      	ands	r3, r2
 8004912:	60fb      	str	r3, [r7, #12]
 8004914:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004916:	4b2e      	ldr	r3, [pc, #184]	@ (80049d0 <MX_GPIO_Init+0x100>)
 8004918:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800491a:	4b2d      	ldr	r3, [pc, #180]	@ (80049d0 <MX_GPIO_Init+0x100>)
 800491c:	2101      	movs	r1, #1
 800491e:	430a      	orrs	r2, r1
 8004920:	635a      	str	r2, [r3, #52]	@ 0x34
 8004922:	4b2b      	ldr	r3, [pc, #172]	@ (80049d0 <MX_GPIO_Init+0x100>)
 8004924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004926:	2201      	movs	r2, #1
 8004928:	4013      	ands	r3, r2
 800492a:	60bb      	str	r3, [r7, #8]
 800492c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800492e:	4b28      	ldr	r3, [pc, #160]	@ (80049d0 <MX_GPIO_Init+0x100>)
 8004930:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004932:	4b27      	ldr	r3, [pc, #156]	@ (80049d0 <MX_GPIO_Init+0x100>)
 8004934:	2102      	movs	r1, #2
 8004936:	430a      	orrs	r2, r1
 8004938:	635a      	str	r2, [r3, #52]	@ 0x34
 800493a:	4b25      	ldr	r3, [pc, #148]	@ (80049d0 <MX_GPIO_Init+0x100>)
 800493c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800493e:	2202      	movs	r2, #2
 8004940:	4013      	ands	r3, r2
 8004942:	607b      	str	r3, [r7, #4]
 8004944:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8004946:	23c8      	movs	r3, #200	@ 0xc8
 8004948:	0099      	lsls	r1, r3, #2
 800494a:	23a0      	movs	r3, #160	@ 0xa0
 800494c:	05db      	lsls	r3, r3, #23
 800494e:	2200      	movs	r2, #0
 8004950:	0018      	movs	r0, r3
 8004952:	f000 ff19 	bl	8005788 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004956:	193b      	adds	r3, r7, r4
 8004958:	2280      	movs	r2, #128	@ 0x80
 800495a:	0192      	lsls	r2, r2, #6
 800495c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800495e:	193b      	adds	r3, r7, r4
 8004960:	2288      	movs	r2, #136	@ 0x88
 8004962:	0352      	lsls	r2, r2, #13
 8004964:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004966:	193b      	adds	r3, r7, r4
 8004968:	2200      	movs	r2, #0
 800496a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800496c:	193b      	adds	r3, r7, r4
 800496e:	4a19      	ldr	r2, [pc, #100]	@ (80049d4 <MX_GPIO_Init+0x104>)
 8004970:	0019      	movs	r1, r3
 8004972:	0010      	movs	r0, r2
 8004974:	f000 fd9c 	bl	80054b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8004978:	193b      	adds	r3, r7, r4
 800497a:	2220      	movs	r2, #32
 800497c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800497e:	193b      	adds	r3, r7, r4
 8004980:	2201      	movs	r2, #1
 8004982:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004984:	193b      	adds	r3, r7, r4
 8004986:	2200      	movs	r2, #0
 8004988:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800498a:	193b      	adds	r3, r7, r4
 800498c:	2202      	movs	r2, #2
 800498e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8004990:	193a      	adds	r2, r7, r4
 8004992:	23a0      	movs	r3, #160	@ 0xa0
 8004994:	05db      	lsls	r3, r3, #23
 8004996:	0011      	movs	r1, r2
 8004998:	0018      	movs	r0, r3
 800499a:	f000 fd89 	bl	80054b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800499e:	0021      	movs	r1, r4
 80049a0:	187b      	adds	r3, r7, r1
 80049a2:	22c0      	movs	r2, #192	@ 0xc0
 80049a4:	0092      	lsls	r2, r2, #2
 80049a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049a8:	187b      	adds	r3, r7, r1
 80049aa:	2201      	movs	r2, #1
 80049ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049ae:	187b      	adds	r3, r7, r1
 80049b0:	2200      	movs	r2, #0
 80049b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049b4:	187b      	adds	r3, r7, r1
 80049b6:	2200      	movs	r2, #0
 80049b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049ba:	187a      	adds	r2, r7, r1
 80049bc:	23a0      	movs	r3, #160	@ 0xa0
 80049be:	05db      	lsls	r3, r3, #23
 80049c0:	0011      	movs	r1, r2
 80049c2:	0018      	movs	r0, r3
 80049c4:	f000 fd74 	bl	80054b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80049c8:	46c0      	nop			@ (mov r8, r8)
 80049ca:	46bd      	mov	sp, r7
 80049cc:	b00b      	add	sp, #44	@ 0x2c
 80049ce:	bd90      	pop	{r4, r7, pc}
 80049d0:	40021000 	.word	0x40021000
 80049d4:	50000800 	.word	0x50000800

080049d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80049dc:	b672      	cpsid	i
}
 80049de:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80049e0:	46c0      	nop			@ (mov r8, r8)
 80049e2:	e7fd      	b.n	80049e0 <Error_Handler+0x8>

080049e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049ea:	4b11      	ldr	r3, [pc, #68]	@ (8004a30 <HAL_MspInit+0x4c>)
 80049ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80049ee:	4b10      	ldr	r3, [pc, #64]	@ (8004a30 <HAL_MspInit+0x4c>)
 80049f0:	2101      	movs	r1, #1
 80049f2:	430a      	orrs	r2, r1
 80049f4:	641a      	str	r2, [r3, #64]	@ 0x40
 80049f6:	4b0e      	ldr	r3, [pc, #56]	@ (8004a30 <HAL_MspInit+0x4c>)
 80049f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049fa:	2201      	movs	r2, #1
 80049fc:	4013      	ands	r3, r2
 80049fe:	607b      	str	r3, [r7, #4]
 8004a00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a02:	4b0b      	ldr	r3, [pc, #44]	@ (8004a30 <HAL_MspInit+0x4c>)
 8004a04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a06:	4b0a      	ldr	r3, [pc, #40]	@ (8004a30 <HAL_MspInit+0x4c>)
 8004a08:	2180      	movs	r1, #128	@ 0x80
 8004a0a:	0549      	lsls	r1, r1, #21
 8004a0c:	430a      	orrs	r2, r1
 8004a0e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004a10:	4b07      	ldr	r3, [pc, #28]	@ (8004a30 <HAL_MspInit+0x4c>)
 8004a12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a14:	2380      	movs	r3, #128	@ 0x80
 8004a16:	055b      	lsls	r3, r3, #21
 8004a18:	4013      	ands	r3, r2
 8004a1a:	603b      	str	r3, [r7, #0]
 8004a1c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8004a1e:	23c0      	movs	r3, #192	@ 0xc0
 8004a20:	00db      	lsls	r3, r3, #3
 8004a22:	0018      	movs	r0, r3
 8004a24:	f000 fb88 	bl	8005138 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a28:	46c0      	nop			@ (mov r8, r8)
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	b002      	add	sp, #8
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	40021000 	.word	0x40021000

08004a34 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a34:	b590      	push	{r4, r7, lr}
 8004a36:	b08b      	sub	sp, #44	@ 0x2c
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a3c:	2414      	movs	r4, #20
 8004a3e:	193b      	adds	r3, r7, r4
 8004a40:	0018      	movs	r0, r3
 8004a42:	2314      	movs	r3, #20
 8004a44:	001a      	movs	r2, r3
 8004a46:	2100      	movs	r1, #0
 8004a48:	f006 fe72 	bl	800b730 <memset>
  if(hi2c->Instance==I2C3)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a1b      	ldr	r2, [pc, #108]	@ (8004ac0 <HAL_I2C_MspInit+0x8c>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d12f      	bne.n	8004ab6 <HAL_I2C_MspInit+0x82>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a56:	4b1b      	ldr	r3, [pc, #108]	@ (8004ac4 <HAL_I2C_MspInit+0x90>)
 8004a58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a5a:	4b1a      	ldr	r3, [pc, #104]	@ (8004ac4 <HAL_I2C_MspInit+0x90>)
 8004a5c:	2104      	movs	r1, #4
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	635a      	str	r2, [r3, #52]	@ 0x34
 8004a62:	4b18      	ldr	r3, [pc, #96]	@ (8004ac4 <HAL_I2C_MspInit+0x90>)
 8004a64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a66:	2204      	movs	r2, #4
 8004a68:	4013      	ands	r3, r2
 8004a6a:	613b      	str	r3, [r7, #16]
 8004a6c:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PC0     ------> I2C3_SCL
    PC1     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004a6e:	0021      	movs	r1, r4
 8004a70:	187b      	adds	r3, r7, r1
 8004a72:	2203      	movs	r2, #3
 8004a74:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a76:	187b      	adds	r3, r7, r1
 8004a78:	2212      	movs	r2, #18
 8004a7a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a7c:	187b      	adds	r3, r7, r1
 8004a7e:	2200      	movs	r2, #0
 8004a80:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a82:	187b      	adds	r3, r7, r1
 8004a84:	2200      	movs	r2, #0
 8004a86:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C3;
 8004a88:	187b      	adds	r3, r7, r1
 8004a8a:	2206      	movs	r2, #6
 8004a8c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a8e:	187b      	adds	r3, r7, r1
 8004a90:	4a0d      	ldr	r2, [pc, #52]	@ (8004ac8 <HAL_I2C_MspInit+0x94>)
 8004a92:	0019      	movs	r1, r3
 8004a94:	0010      	movs	r0, r2
 8004a96:	f000 fd0b 	bl	80054b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac4 <HAL_I2C_MspInit+0x90>)
 8004a9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a9e:	4b09      	ldr	r3, [pc, #36]	@ (8004ac4 <HAL_I2C_MspInit+0x90>)
 8004aa0:	2180      	movs	r1, #128	@ 0x80
 8004aa2:	0409      	lsls	r1, r1, #16
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004aa8:	4b06      	ldr	r3, [pc, #24]	@ (8004ac4 <HAL_I2C_MspInit+0x90>)
 8004aaa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004aac:	2380      	movs	r3, #128	@ 0x80
 8004aae:	041b      	lsls	r3, r3, #16
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	60fb      	str	r3, [r7, #12]
 8004ab4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8004ab6:	46c0      	nop			@ (mov r8, r8)
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	b00b      	add	sp, #44	@ 0x2c
 8004abc:	bd90      	pop	{r4, r7, pc}
 8004abe:	46c0      	nop			@ (mov r8, r8)
 8004ac0:	40008800 	.word	0x40008800
 8004ac4:	40021000 	.word	0x40021000
 8004ac8:	50000800 	.word	0x50000800

08004acc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004acc:	b590      	push	{r4, r7, lr}
 8004ace:	b099      	sub	sp, #100	@ 0x64
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004ad4:	2414      	movs	r4, #20
 8004ad6:	193b      	adds	r3, r7, r4
 8004ad8:	0018      	movs	r0, r3
 8004ada:	234c      	movs	r3, #76	@ 0x4c
 8004adc:	001a      	movs	r2, r3
 8004ade:	2100      	movs	r1, #0
 8004ae0:	f006 fe26 	bl	800b730 <memset>
  if(htim_base->Instance==TIM1)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a1b      	ldr	r2, [pc, #108]	@ (8004b58 <HAL_TIM_Base_MspInit+0x8c>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d11d      	bne.n	8004b2a <HAL_TIM_Base_MspInit+0x5e>

    /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8004aee:	193b      	adds	r3, r7, r4
 8004af0:	2280      	movs	r2, #128	@ 0x80
 8004af2:	0392      	lsls	r2, r2, #14
 8004af4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8004af6:	193b      	adds	r3, r7, r4
 8004af8:	2200      	movs	r2, #0
 8004afa:	639a      	str	r2, [r3, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004afc:	193b      	adds	r3, r7, r4
 8004afe:	0018      	movs	r0, r3
 8004b00:	f002 fa52 	bl	8006fa8 <HAL_RCCEx_PeriphCLKConfig>
 8004b04:	1e03      	subs	r3, r0, #0
 8004b06:	d001      	beq.n	8004b0c <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 8004b08:	f7ff ff66 	bl	80049d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004b0c:	4b13      	ldr	r3, [pc, #76]	@ (8004b5c <HAL_TIM_Base_MspInit+0x90>)
 8004b0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b10:	4b12      	ldr	r3, [pc, #72]	@ (8004b5c <HAL_TIM_Base_MspInit+0x90>)
 8004b12:	2180      	movs	r1, #128	@ 0x80
 8004b14:	0109      	lsls	r1, r1, #4
 8004b16:	430a      	orrs	r2, r1
 8004b18:	641a      	str	r2, [r3, #64]	@ 0x40
 8004b1a:	4b10      	ldr	r3, [pc, #64]	@ (8004b5c <HAL_TIM_Base_MspInit+0x90>)
 8004b1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b1e:	2380      	movs	r3, #128	@ 0x80
 8004b20:	011b      	lsls	r3, r3, #4
 8004b22:	4013      	ands	r3, r2
 8004b24:	613b      	str	r3, [r7, #16]
 8004b26:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004b28:	e011      	b.n	8004b4e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM2)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	2380      	movs	r3, #128	@ 0x80
 8004b30:	05db      	lsls	r3, r3, #23
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d10b      	bne.n	8004b4e <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004b36:	4b09      	ldr	r3, [pc, #36]	@ (8004b5c <HAL_TIM_Base_MspInit+0x90>)
 8004b38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b3a:	4b08      	ldr	r3, [pc, #32]	@ (8004b5c <HAL_TIM_Base_MspInit+0x90>)
 8004b3c:	2101      	movs	r1, #1
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004b42:	4b06      	ldr	r3, [pc, #24]	@ (8004b5c <HAL_TIM_Base_MspInit+0x90>)
 8004b44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b46:	2201      	movs	r2, #1
 8004b48:	4013      	ands	r3, r2
 8004b4a:	60fb      	str	r3, [r7, #12]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
}
 8004b4e:	46c0      	nop			@ (mov r8, r8)
 8004b50:	46bd      	mov	sp, r7
 8004b52:	b019      	add	sp, #100	@ 0x64
 8004b54:	bd90      	pop	{r4, r7, pc}
 8004b56:	46c0      	nop			@ (mov r8, r8)
 8004b58:	40012c00 	.word	0x40012c00
 8004b5c:	40021000 	.word	0x40021000

08004b60 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004b60:	b590      	push	{r4, r7, lr}
 8004b62:	b08d      	sub	sp, #52	@ 0x34
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b68:	241c      	movs	r4, #28
 8004b6a:	193b      	adds	r3, r7, r4
 8004b6c:	0018      	movs	r0, r3
 8004b6e:	2314      	movs	r3, #20
 8004b70:	001a      	movs	r2, r3
 8004b72:	2100      	movs	r1, #0
 8004b74:	f006 fddc 	bl	800b730 <memset>
  if(htim_encoder->Instance==TIM3)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a34      	ldr	r2, [pc, #208]	@ (8004c50 <HAL_TIM_Encoder_MspInit+0xf0>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d12f      	bne.n	8004be2 <HAL_TIM_Encoder_MspInit+0x82>
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004b82:	4b34      	ldr	r3, [pc, #208]	@ (8004c54 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004b84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b86:	4b33      	ldr	r3, [pc, #204]	@ (8004c54 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004b88:	2102      	movs	r1, #2
 8004b8a:	430a      	orrs	r2, r1
 8004b8c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004b8e:	4b31      	ldr	r3, [pc, #196]	@ (8004c54 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004b90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b92:	2202      	movs	r2, #2
 8004b94:	4013      	ands	r3, r2
 8004b96:	61bb      	str	r3, [r7, #24]
 8004b98:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b9a:	4b2e      	ldr	r3, [pc, #184]	@ (8004c54 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004b9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b9e:	4b2d      	ldr	r3, [pc, #180]	@ (8004c54 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004ba0:	2101      	movs	r1, #1
 8004ba2:	430a      	orrs	r2, r1
 8004ba4:	635a      	str	r2, [r3, #52]	@ 0x34
 8004ba6:	4b2b      	ldr	r3, [pc, #172]	@ (8004c54 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004ba8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004baa:	2201      	movs	r2, #1
 8004bac:	4013      	ands	r3, r2
 8004bae:	617b      	str	r3, [r7, #20]
 8004bb0:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Encoder_1_A_Pin|Encoder_1_B_Pin;
 8004bb2:	0021      	movs	r1, r4
 8004bb4:	187b      	adds	r3, r7, r1
 8004bb6:	22c0      	movs	r2, #192	@ 0xc0
 8004bb8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bba:	187b      	adds	r3, r7, r1
 8004bbc:	2202      	movs	r2, #2
 8004bbe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bc0:	187b      	adds	r3, r7, r1
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bc6:	187b      	adds	r3, r7, r1
 8004bc8:	2200      	movs	r2, #0
 8004bca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8004bcc:	187b      	adds	r3, r7, r1
 8004bce:	2201      	movs	r2, #1
 8004bd0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bd2:	187a      	adds	r2, r7, r1
 8004bd4:	23a0      	movs	r3, #160	@ 0xa0
 8004bd6:	05db      	lsls	r3, r3, #23
 8004bd8:	0011      	movs	r1, r2
 8004bda:	0018      	movs	r0, r3
 8004bdc:	f000 fc68 	bl	80054b0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004be0:	e032      	b.n	8004c48 <HAL_TIM_Encoder_MspInit+0xe8>
  else if(htim_encoder->Instance==TIM4)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a1c      	ldr	r2, [pc, #112]	@ (8004c58 <HAL_TIM_Encoder_MspInit+0xf8>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d12d      	bne.n	8004c48 <HAL_TIM_Encoder_MspInit+0xe8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004bec:	4b19      	ldr	r3, [pc, #100]	@ (8004c54 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004bee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bf0:	4b18      	ldr	r3, [pc, #96]	@ (8004c54 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004bf2:	2104      	movs	r1, #4
 8004bf4:	430a      	orrs	r2, r1
 8004bf6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004bf8:	4b16      	ldr	r3, [pc, #88]	@ (8004c54 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bfc:	2204      	movs	r2, #4
 8004bfe:	4013      	ands	r3, r2
 8004c00:	613b      	str	r3, [r7, #16]
 8004c02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c04:	4b13      	ldr	r3, [pc, #76]	@ (8004c54 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004c06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c08:	4b12      	ldr	r3, [pc, #72]	@ (8004c54 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004c0a:	2102      	movs	r1, #2
 8004c0c:	430a      	orrs	r2, r1
 8004c0e:	635a      	str	r2, [r3, #52]	@ 0x34
 8004c10:	4b10      	ldr	r3, [pc, #64]	@ (8004c54 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c14:	2202      	movs	r2, #2
 8004c16:	4013      	ands	r3, r2
 8004c18:	60fb      	str	r3, [r7, #12]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Encoder_2_A_Pin|Encoder_2_B_Pin;
 8004c1c:	211c      	movs	r1, #28
 8004c1e:	187b      	adds	r3, r7, r1
 8004c20:	22c0      	movs	r2, #192	@ 0xc0
 8004c22:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c24:	187b      	adds	r3, r7, r1
 8004c26:	2202      	movs	r2, #2
 8004c28:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c2a:	187b      	adds	r3, r7, r1
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c30:	187b      	adds	r3, r7, r1
 8004c32:	2200      	movs	r2, #0
 8004c34:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM4;
 8004c36:	187b      	adds	r3, r7, r1
 8004c38:	2209      	movs	r2, #9
 8004c3a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c3c:	187b      	adds	r3, r7, r1
 8004c3e:	4a07      	ldr	r2, [pc, #28]	@ (8004c5c <HAL_TIM_Encoder_MspInit+0xfc>)
 8004c40:	0019      	movs	r1, r3
 8004c42:	0010      	movs	r0, r2
 8004c44:	f000 fc34 	bl	80054b0 <HAL_GPIO_Init>
}
 8004c48:	46c0      	nop			@ (mov r8, r8)
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	b00d      	add	sp, #52	@ 0x34
 8004c4e:	bd90      	pop	{r4, r7, pc}
 8004c50:	40000400 	.word	0x40000400
 8004c54:	40021000 	.word	0x40021000
 8004c58:	40000800 	.word	0x40000800
 8004c5c:	50000400 	.word	0x50000400

08004c60 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004c60:	b590      	push	{r4, r7, lr}
 8004c62:	b08b      	sub	sp, #44	@ 0x2c
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c68:	2414      	movs	r4, #20
 8004c6a:	193b      	adds	r3, r7, r4
 8004c6c:	0018      	movs	r0, r3
 8004c6e:	2314      	movs	r3, #20
 8004c70:	001a      	movs	r2, r3
 8004c72:	2100      	movs	r1, #0
 8004c74:	f006 fd5c 	bl	800b730 <memset>
  if(htim->Instance==TIM1)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a29      	ldr	r2, [pc, #164]	@ (8004d24 <HAL_TIM_MspPostInit+0xc4>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d123      	bne.n	8004cca <HAL_TIM_MspPostInit+0x6a>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c82:	4b29      	ldr	r3, [pc, #164]	@ (8004d28 <HAL_TIM_MspPostInit+0xc8>)
 8004c84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c86:	4b28      	ldr	r3, [pc, #160]	@ (8004d28 <HAL_TIM_MspPostInit+0xc8>)
 8004c88:	2104      	movs	r1, #4
 8004c8a:	430a      	orrs	r2, r1
 8004c8c:	635a      	str	r2, [r3, #52]	@ 0x34
 8004c8e:	4b26      	ldr	r3, [pc, #152]	@ (8004d28 <HAL_TIM_MspPostInit+0xc8>)
 8004c90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c92:	2204      	movs	r2, #4
 8004c94:	4013      	ands	r3, r2
 8004c96:	613b      	str	r3, [r7, #16]
 8004c98:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004c9a:	193b      	adds	r3, r7, r4
 8004c9c:	2280      	movs	r2, #128	@ 0x80
 8004c9e:	0112      	lsls	r2, r2, #4
 8004ca0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ca2:	0021      	movs	r1, r4
 8004ca4:	187b      	adds	r3, r7, r1
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004caa:	187b      	adds	r3, r7, r1
 8004cac:	2200      	movs	r2, #0
 8004cae:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cb0:	187b      	adds	r3, r7, r1
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8004cb6:	187b      	adds	r3, r7, r1
 8004cb8:	2202      	movs	r2, #2
 8004cba:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004cbc:	187b      	adds	r3, r7, r1
 8004cbe:	4a1b      	ldr	r2, [pc, #108]	@ (8004d2c <HAL_TIM_MspPostInit+0xcc>)
 8004cc0:	0019      	movs	r1, r3
 8004cc2:	0010      	movs	r0, r2
 8004cc4:	f000 fbf4 	bl	80054b0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004cc8:	e028      	b.n	8004d1c <HAL_TIM_MspPostInit+0xbc>
  else if(htim->Instance==TIM2)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	2380      	movs	r3, #128	@ 0x80
 8004cd0:	05db      	lsls	r3, r3, #23
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d122      	bne.n	8004d1c <HAL_TIM_MspPostInit+0xbc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cd6:	4b14      	ldr	r3, [pc, #80]	@ (8004d28 <HAL_TIM_MspPostInit+0xc8>)
 8004cd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cda:	4b13      	ldr	r3, [pc, #76]	@ (8004d28 <HAL_TIM_MspPostInit+0xc8>)
 8004cdc:	2102      	movs	r1, #2
 8004cde:	430a      	orrs	r2, r1
 8004ce0:	635a      	str	r2, [r3, #52]	@ 0x34
 8004ce2:	4b11      	ldr	r3, [pc, #68]	@ (8004d28 <HAL_TIM_MspPostInit+0xc8>)
 8004ce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	4013      	ands	r3, r2
 8004cea:	60fb      	str	r3, [r7, #12]
 8004cec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004cee:	2114      	movs	r1, #20
 8004cf0:	187b      	adds	r3, r7, r1
 8004cf2:	2280      	movs	r2, #128	@ 0x80
 8004cf4:	0112      	lsls	r2, r2, #4
 8004cf6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cf8:	187b      	adds	r3, r7, r1
 8004cfa:	2202      	movs	r2, #2
 8004cfc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cfe:	187b      	adds	r3, r7, r1
 8004d00:	2200      	movs	r2, #0
 8004d02:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d04:	187b      	adds	r3, r7, r1
 8004d06:	2200      	movs	r2, #0
 8004d08:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8004d0a:	187b      	adds	r3, r7, r1
 8004d0c:	2202      	movs	r2, #2
 8004d0e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d10:	187b      	adds	r3, r7, r1
 8004d12:	4a07      	ldr	r2, [pc, #28]	@ (8004d30 <HAL_TIM_MspPostInit+0xd0>)
 8004d14:	0019      	movs	r1, r3
 8004d16:	0010      	movs	r0, r2
 8004d18:	f000 fbca 	bl	80054b0 <HAL_GPIO_Init>
}
 8004d1c:	46c0      	nop			@ (mov r8, r8)
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	b00b      	add	sp, #44	@ 0x2c
 8004d22:	bd90      	pop	{r4, r7, pc}
 8004d24:	40012c00 	.word	0x40012c00
 8004d28:	40021000 	.word	0x40021000
 8004d2c:	50000800 	.word	0x50000800
 8004d30:	50000400 	.word	0x50000400

08004d34 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d34:	b590      	push	{r4, r7, lr}
 8004d36:	b09d      	sub	sp, #116	@ 0x74
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d3c:	235c      	movs	r3, #92	@ 0x5c
 8004d3e:	18fb      	adds	r3, r7, r3
 8004d40:	0018      	movs	r0, r3
 8004d42:	2314      	movs	r3, #20
 8004d44:	001a      	movs	r2, r3
 8004d46:	2100      	movs	r1, #0
 8004d48:	f006 fcf2 	bl	800b730 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004d4c:	2410      	movs	r4, #16
 8004d4e:	193b      	adds	r3, r7, r4
 8004d50:	0018      	movs	r0, r3
 8004d52:	234c      	movs	r3, #76	@ 0x4c
 8004d54:	001a      	movs	r2, r3
 8004d56:	2100      	movs	r1, #0
 8004d58:	f006 fcea 	bl	800b730 <memset>
  if(huart->Instance==USART2)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a26      	ldr	r2, [pc, #152]	@ (8004dfc <HAL_UART_MspInit+0xc8>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d146      	bne.n	8004df4 <HAL_UART_MspInit+0xc0>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004d66:	193b      	adds	r3, r7, r4
 8004d68:	2202      	movs	r2, #2
 8004d6a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004d6c:	193b      	adds	r3, r7, r4
 8004d6e:	2200      	movs	r2, #0
 8004d70:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d72:	193b      	adds	r3, r7, r4
 8004d74:	0018      	movs	r0, r3
 8004d76:	f002 f917 	bl	8006fa8 <HAL_RCCEx_PeriphCLKConfig>
 8004d7a:	1e03      	subs	r3, r0, #0
 8004d7c:	d001      	beq.n	8004d82 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004d7e:	f7ff fe2b 	bl	80049d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004d82:	4b1f      	ldr	r3, [pc, #124]	@ (8004e00 <HAL_UART_MspInit+0xcc>)
 8004d84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d86:	4b1e      	ldr	r3, [pc, #120]	@ (8004e00 <HAL_UART_MspInit+0xcc>)
 8004d88:	2180      	movs	r1, #128	@ 0x80
 8004d8a:	0289      	lsls	r1, r1, #10
 8004d8c:	430a      	orrs	r2, r1
 8004d8e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004d90:	4b1b      	ldr	r3, [pc, #108]	@ (8004e00 <HAL_UART_MspInit+0xcc>)
 8004d92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d94:	2380      	movs	r3, #128	@ 0x80
 8004d96:	029b      	lsls	r3, r3, #10
 8004d98:	4013      	ands	r3, r2
 8004d9a:	60fb      	str	r3, [r7, #12]
 8004d9c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d9e:	4b18      	ldr	r3, [pc, #96]	@ (8004e00 <HAL_UART_MspInit+0xcc>)
 8004da0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004da2:	4b17      	ldr	r3, [pc, #92]	@ (8004e00 <HAL_UART_MspInit+0xcc>)
 8004da4:	2101      	movs	r1, #1
 8004da6:	430a      	orrs	r2, r1
 8004da8:	635a      	str	r2, [r3, #52]	@ 0x34
 8004daa:	4b15      	ldr	r3, [pc, #84]	@ (8004e00 <HAL_UART_MspInit+0xcc>)
 8004dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dae:	2201      	movs	r2, #1
 8004db0:	4013      	ands	r3, r2
 8004db2:	60bb      	str	r3, [r7, #8]
 8004db4:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8004db6:	215c      	movs	r1, #92	@ 0x5c
 8004db8:	187b      	adds	r3, r7, r1
 8004dba:	220c      	movs	r2, #12
 8004dbc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dbe:	187b      	adds	r3, r7, r1
 8004dc0:	2202      	movs	r2, #2
 8004dc2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc4:	187b      	adds	r3, r7, r1
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dca:	187b      	adds	r3, r7, r1
 8004dcc:	2200      	movs	r2, #0
 8004dce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8004dd0:	187b      	adds	r3, r7, r1
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dd6:	187a      	adds	r2, r7, r1
 8004dd8:	23a0      	movs	r3, #160	@ 0xa0
 8004dda:	05db      	lsls	r3, r3, #23
 8004ddc:	0011      	movs	r1, r2
 8004dde:	0018      	movs	r0, r3
 8004de0:	f000 fb66 	bl	80054b0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 8004de4:	2200      	movs	r2, #0
 8004de6:	2100      	movs	r1, #0
 8004de8:	201c      	movs	r0, #28
 8004dea:	f000 fa67 	bl	80052bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 8004dee:	201c      	movs	r0, #28
 8004df0:	f000 fa79 	bl	80052e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8004df4:	46c0      	nop			@ (mov r8, r8)
 8004df6:	46bd      	mov	sp, r7
 8004df8:	b01d      	add	sp, #116	@ 0x74
 8004dfa:	bd90      	pop	{r4, r7, pc}
 8004dfc:	40004400 	.word	0x40004400
 8004e00:	40021000 	.word	0x40021000

08004e04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004e08:	46c0      	nop			@ (mov r8, r8)
 8004e0a:	e7fd      	b.n	8004e08 <NMI_Handler+0x4>

08004e0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e10:	46c0      	nop			@ (mov r8, r8)
 8004e12:	e7fd      	b.n	8004e10 <HardFault_Handler+0x4>

08004e14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004e18:	46c0      	nop			@ (mov r8, r8)
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e22:	46c0      	nop			@ (mov r8, r8)
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}

08004e28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e2c:	f000 f968 	bl	8005100 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004e30:	46c0      	nop			@ (mov r8, r8)
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
	...

08004e38 <USART2_LPUART2_IRQHandler>:

/**
  * @brief This function handles USART2 + LPUART2 Interrupt.
  */
void USART2_LPUART2_IRQHandler(void)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

  /* USER CODE END USART2_LPUART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004e3c:	4b03      	ldr	r3, [pc, #12]	@ (8004e4c <USART2_LPUART2_IRQHandler+0x14>)
 8004e3e:	0018      	movs	r0, r3
 8004e40:	f003 fe46 	bl	8008ad0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_LPUART2_IRQn 1 */

  /* USER CODE END USART2_LPUART2_IRQn 1 */
}
 8004e44:	46c0      	nop			@ (mov r8, r8)
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	46c0      	nop			@ (mov r8, r8)
 8004e4c:	20000374 	.word	0x20000374

08004e50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	af00      	add	r7, sp, #0
  return 1;
 8004e54:	2301      	movs	r3, #1
}
 8004e56:	0018      	movs	r0, r3
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <_kill>:

int _kill(int pid, int sig)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b082      	sub	sp, #8
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004e66:	f006 fcbd 	bl	800b7e4 <__errno>
 8004e6a:	0003      	movs	r3, r0
 8004e6c:	2216      	movs	r2, #22
 8004e6e:	601a      	str	r2, [r3, #0]
  return -1;
 8004e70:	2301      	movs	r3, #1
 8004e72:	425b      	negs	r3, r3
}
 8004e74:	0018      	movs	r0, r3
 8004e76:	46bd      	mov	sp, r7
 8004e78:	b002      	add	sp, #8
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <_exit>:

void _exit (int status)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004e84:	2301      	movs	r3, #1
 8004e86:	425a      	negs	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	0011      	movs	r1, r2
 8004e8c:	0018      	movs	r0, r3
 8004e8e:	f7ff ffe5 	bl	8004e5c <_kill>
  while (1) {}    /* Make sure we hang here */
 8004e92:	46c0      	nop			@ (mov r8, r8)
 8004e94:	e7fd      	b.n	8004e92 <_exit+0x16>

08004e96 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	b086      	sub	sp, #24
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	60f8      	str	r0, [r7, #12]
 8004e9e:	60b9      	str	r1, [r7, #8]
 8004ea0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	617b      	str	r3, [r7, #20]
 8004ea6:	e00a      	b.n	8004ebe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004ea8:	e000      	b.n	8004eac <_read+0x16>
 8004eaa:	bf00      	nop
 8004eac:	0001      	movs	r1, r0
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	1c5a      	adds	r2, r3, #1
 8004eb2:	60ba      	str	r2, [r7, #8]
 8004eb4:	b2ca      	uxtb	r2, r1
 8004eb6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	3301      	adds	r3, #1
 8004ebc:	617b      	str	r3, [r7, #20]
 8004ebe:	697a      	ldr	r2, [r7, #20]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	dbf0      	blt.n	8004ea8 <_read+0x12>
  }

  return len;
 8004ec6:	687b      	ldr	r3, [r7, #4]
}
 8004ec8:	0018      	movs	r0, r3
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	b006      	add	sp, #24
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b086      	sub	sp, #24
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004edc:	2300      	movs	r3, #0
 8004ede:	617b      	str	r3, [r7, #20]
 8004ee0:	e009      	b.n	8004ef6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	1c5a      	adds	r2, r3, #1
 8004ee6:	60ba      	str	r2, [r7, #8]
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	0018      	movs	r0, r3
 8004eec:	e000      	b.n	8004ef0 <_write+0x20>
 8004eee:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	3301      	adds	r3, #1
 8004ef4:	617b      	str	r3, [r7, #20]
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	dbf1      	blt.n	8004ee2 <_write+0x12>
  }
  return len;
 8004efe:	687b      	ldr	r3, [r7, #4]
}
 8004f00:	0018      	movs	r0, r3
 8004f02:	46bd      	mov	sp, r7
 8004f04:	b006      	add	sp, #24
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <_close>:

int _close(int file)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004f10:	2301      	movs	r3, #1
 8004f12:	425b      	negs	r3, r3
}
 8004f14:	0018      	movs	r0, r3
 8004f16:	46bd      	mov	sp, r7
 8004f18:	b002      	add	sp, #8
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b082      	sub	sp, #8
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	2280      	movs	r2, #128	@ 0x80
 8004f2a:	0192      	lsls	r2, r2, #6
 8004f2c:	605a      	str	r2, [r3, #4]
  return 0;
 8004f2e:	2300      	movs	r3, #0
}
 8004f30:	0018      	movs	r0, r3
 8004f32:	46bd      	mov	sp, r7
 8004f34:	b002      	add	sp, #8
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <_isatty>:

int _isatty(int file)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004f40:	2301      	movs	r3, #1
}
 8004f42:	0018      	movs	r0, r3
 8004f44:	46bd      	mov	sp, r7
 8004f46:	b002      	add	sp, #8
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	b084      	sub	sp, #16
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	60f8      	str	r0, [r7, #12]
 8004f52:	60b9      	str	r1, [r7, #8]
 8004f54:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	0018      	movs	r0, r3
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	b004      	add	sp, #16
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b086      	sub	sp, #24
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004f68:	4a14      	ldr	r2, [pc, #80]	@ (8004fbc <_sbrk+0x5c>)
 8004f6a:	4b15      	ldr	r3, [pc, #84]	@ (8004fc0 <_sbrk+0x60>)
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004f74:	4b13      	ldr	r3, [pc, #76]	@ (8004fc4 <_sbrk+0x64>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d102      	bne.n	8004f82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004f7c:	4b11      	ldr	r3, [pc, #68]	@ (8004fc4 <_sbrk+0x64>)
 8004f7e:	4a12      	ldr	r2, [pc, #72]	@ (8004fc8 <_sbrk+0x68>)
 8004f80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004f82:	4b10      	ldr	r3, [pc, #64]	@ (8004fc4 <_sbrk+0x64>)
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	18d3      	adds	r3, r2, r3
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d207      	bcs.n	8004fa0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004f90:	f006 fc28 	bl	800b7e4 <__errno>
 8004f94:	0003      	movs	r3, r0
 8004f96:	220c      	movs	r2, #12
 8004f98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	425b      	negs	r3, r3
 8004f9e:	e009      	b.n	8004fb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004fa0:	4b08      	ldr	r3, [pc, #32]	@ (8004fc4 <_sbrk+0x64>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004fa6:	4b07      	ldr	r3, [pc, #28]	@ (8004fc4 <_sbrk+0x64>)
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	18d2      	adds	r2, r2, r3
 8004fae:	4b05      	ldr	r3, [pc, #20]	@ (8004fc4 <_sbrk+0x64>)
 8004fb0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
}
 8004fb4:	0018      	movs	r0, r3
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	b006      	add	sp, #24
 8004fba:	bd80      	pop	{r7, pc}
 8004fbc:	20024000 	.word	0x20024000
 8004fc0:	00000400 	.word	0x00000400
 8004fc4:	20000468 	.word	0x20000468
 8004fc8:	200005c0 	.word	0x200005c0

08004fcc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004fd0:	46c0      	nop			@ (mov r8, r8)
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
	...

08004fd8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004fd8:	480d      	ldr	r0, [pc, #52]	@ (8005010 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004fda:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004fdc:	f7ff fff6 	bl	8004fcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004fe0:	480c      	ldr	r0, [pc, #48]	@ (8005014 <LoopForever+0x6>)
  ldr r1, =_edata
 8004fe2:	490d      	ldr	r1, [pc, #52]	@ (8005018 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004fe4:	4a0d      	ldr	r2, [pc, #52]	@ (800501c <LoopForever+0xe>)
  movs r3, #0
 8004fe6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004fe8:	e002      	b.n	8004ff0 <LoopCopyDataInit>

08004fea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004fea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004fec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004fee:	3304      	adds	r3, #4

08004ff0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ff0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ff2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ff4:	d3f9      	bcc.n	8004fea <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004ff6:	4a0a      	ldr	r2, [pc, #40]	@ (8005020 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004ff8:	4c0a      	ldr	r4, [pc, #40]	@ (8005024 <LoopForever+0x16>)
  movs r3, #0
 8004ffa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ffc:	e001      	b.n	8005002 <LoopFillZerobss>

08004ffe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004ffe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005000:	3204      	adds	r2, #4

08005002 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005002:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005004:	d3fb      	bcc.n	8004ffe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005006:	f006 fbf3 	bl	800b7f0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800500a:	f7ff f909 	bl	8004220 <main>

0800500e <LoopForever>:

LoopForever:
  b LoopForever
 800500e:	e7fe      	b.n	800500e <LoopForever>
  ldr   r0, =_estack
 8005010:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8005014:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005018:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800501c:	0800f054 	.word	0x0800f054
  ldr r2, =_sbss
 8005020:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8005024:	200005bc 	.word	0x200005bc

08005028 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005028:	e7fe      	b.n	8005028 <ADC1_COMP_IRQHandler>
	...

0800502c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b082      	sub	sp, #8
 8005030:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005032:	1dfb      	adds	r3, r7, #7
 8005034:	2200      	movs	r2, #0
 8005036:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005038:	4b0b      	ldr	r3, [pc, #44]	@ (8005068 <HAL_Init+0x3c>)
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	4b0a      	ldr	r3, [pc, #40]	@ (8005068 <HAL_Init+0x3c>)
 800503e:	2180      	movs	r1, #128	@ 0x80
 8005040:	0049      	lsls	r1, r1, #1
 8005042:	430a      	orrs	r2, r1
 8005044:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005046:	2000      	movs	r0, #0
 8005048:	f000 f810 	bl	800506c <HAL_InitTick>
 800504c:	1e03      	subs	r3, r0, #0
 800504e:	d003      	beq.n	8005058 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8005050:	1dfb      	adds	r3, r7, #7
 8005052:	2201      	movs	r2, #1
 8005054:	701a      	strb	r2, [r3, #0]
 8005056:	e001      	b.n	800505c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8005058:	f7ff fcc4 	bl	80049e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800505c:	1dfb      	adds	r3, r7, #7
 800505e:	781b      	ldrb	r3, [r3, #0]
}
 8005060:	0018      	movs	r0, r3
 8005062:	46bd      	mov	sp, r7
 8005064:	b002      	add	sp, #8
 8005066:	bd80      	pop	{r7, pc}
 8005068:	40022000 	.word	0x40022000

0800506c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800506c:	b590      	push	{r4, r7, lr}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005074:	230f      	movs	r3, #15
 8005076:	18fb      	adds	r3, r7, r3
 8005078:	2200      	movs	r2, #0
 800507a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800507c:	4b1d      	ldr	r3, [pc, #116]	@ (80050f4 <HAL_InitTick+0x88>)
 800507e:	781b      	ldrb	r3, [r3, #0]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d02b      	beq.n	80050dc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8005084:	4b1c      	ldr	r3, [pc, #112]	@ (80050f8 <HAL_InitTick+0x8c>)
 8005086:	681c      	ldr	r4, [r3, #0]
 8005088:	4b1a      	ldr	r3, [pc, #104]	@ (80050f4 <HAL_InitTick+0x88>)
 800508a:	781b      	ldrb	r3, [r3, #0]
 800508c:	0019      	movs	r1, r3
 800508e:	23fa      	movs	r3, #250	@ 0xfa
 8005090:	0098      	lsls	r0, r3, #2
 8005092:	f7fb f853 	bl	800013c <__udivsi3>
 8005096:	0003      	movs	r3, r0
 8005098:	0019      	movs	r1, r3
 800509a:	0020      	movs	r0, r4
 800509c:	f7fb f84e 	bl	800013c <__udivsi3>
 80050a0:	0003      	movs	r3, r0
 80050a2:	0018      	movs	r0, r3
 80050a4:	f000 f92f 	bl	8005306 <HAL_SYSTICK_Config>
 80050a8:	1e03      	subs	r3, r0, #0
 80050aa:	d112      	bne.n	80050d2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2b03      	cmp	r3, #3
 80050b0:	d80a      	bhi.n	80050c8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80050b2:	6879      	ldr	r1, [r7, #4]
 80050b4:	2301      	movs	r3, #1
 80050b6:	425b      	negs	r3, r3
 80050b8:	2200      	movs	r2, #0
 80050ba:	0018      	movs	r0, r3
 80050bc:	f000 f8fe 	bl	80052bc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80050c0:	4b0e      	ldr	r3, [pc, #56]	@ (80050fc <HAL_InitTick+0x90>)
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	601a      	str	r2, [r3, #0]
 80050c6:	e00d      	b.n	80050e4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80050c8:	230f      	movs	r3, #15
 80050ca:	18fb      	adds	r3, r7, r3
 80050cc:	2201      	movs	r2, #1
 80050ce:	701a      	strb	r2, [r3, #0]
 80050d0:	e008      	b.n	80050e4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80050d2:	230f      	movs	r3, #15
 80050d4:	18fb      	adds	r3, r7, r3
 80050d6:	2201      	movs	r2, #1
 80050d8:	701a      	strb	r2, [r3, #0]
 80050da:	e003      	b.n	80050e4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80050dc:	230f      	movs	r3, #15
 80050de:	18fb      	adds	r3, r7, r3
 80050e0:	2201      	movs	r2, #1
 80050e2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80050e4:	230f      	movs	r3, #15
 80050e6:	18fb      	adds	r3, r7, r3
 80050e8:	781b      	ldrb	r3, [r3, #0]
}
 80050ea:	0018      	movs	r0, r3
 80050ec:	46bd      	mov	sp, r7
 80050ee:	b005      	add	sp, #20
 80050f0:	bd90      	pop	{r4, r7, pc}
 80050f2:	46c0      	nop			@ (mov r8, r8)
 80050f4:	20000008 	.word	0x20000008
 80050f8:	20000000 	.word	0x20000000
 80050fc:	20000004 	.word	0x20000004

08005100 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005104:	4b05      	ldr	r3, [pc, #20]	@ (800511c <HAL_IncTick+0x1c>)
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	001a      	movs	r2, r3
 800510a:	4b05      	ldr	r3, [pc, #20]	@ (8005120 <HAL_IncTick+0x20>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	18d2      	adds	r2, r2, r3
 8005110:	4b03      	ldr	r3, [pc, #12]	@ (8005120 <HAL_IncTick+0x20>)
 8005112:	601a      	str	r2, [r3, #0]
}
 8005114:	46c0      	nop			@ (mov r8, r8)
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	46c0      	nop			@ (mov r8, r8)
 800511c:	20000008 	.word	0x20000008
 8005120:	2000046c 	.word	0x2000046c

08005124 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	af00      	add	r7, sp, #0
  return uwTick;
 8005128:	4b02      	ldr	r3, [pc, #8]	@ (8005134 <HAL_GetTick+0x10>)
 800512a:	681b      	ldr	r3, [r3, #0]
}
 800512c:	0018      	movs	r0, r3
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
 8005132:	46c0      	nop			@ (mov r8, r8)
 8005134:	2000046c 	.word	0x2000046c

08005138 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8005140:	4b06      	ldr	r3, [pc, #24]	@ (800515c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a06      	ldr	r2, [pc, #24]	@ (8005160 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8005146:	4013      	ands	r3, r2
 8005148:	0019      	movs	r1, r3
 800514a:	4b04      	ldr	r3, [pc, #16]	@ (800515c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	430a      	orrs	r2, r1
 8005150:	601a      	str	r2, [r3, #0]
}
 8005152:	46c0      	nop			@ (mov r8, r8)
 8005154:	46bd      	mov	sp, r7
 8005156:	b002      	add	sp, #8
 8005158:	bd80      	pop	{r7, pc}
 800515a:	46c0      	nop			@ (mov r8, r8)
 800515c:	40010000 	.word	0x40010000
 8005160:	fffff9ff 	.word	0xfffff9ff

08005164 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b082      	sub	sp, #8
 8005168:	af00      	add	r7, sp, #0
 800516a:	0002      	movs	r2, r0
 800516c:	1dfb      	adds	r3, r7, #7
 800516e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005170:	1dfb      	adds	r3, r7, #7
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	2b7f      	cmp	r3, #127	@ 0x7f
 8005176:	d809      	bhi.n	800518c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005178:	1dfb      	adds	r3, r7, #7
 800517a:	781b      	ldrb	r3, [r3, #0]
 800517c:	001a      	movs	r2, r3
 800517e:	231f      	movs	r3, #31
 8005180:	401a      	ands	r2, r3
 8005182:	4b04      	ldr	r3, [pc, #16]	@ (8005194 <__NVIC_EnableIRQ+0x30>)
 8005184:	2101      	movs	r1, #1
 8005186:	4091      	lsls	r1, r2
 8005188:	000a      	movs	r2, r1
 800518a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800518c:	46c0      	nop			@ (mov r8, r8)
 800518e:	46bd      	mov	sp, r7
 8005190:	b002      	add	sp, #8
 8005192:	bd80      	pop	{r7, pc}
 8005194:	e000e100 	.word	0xe000e100

08005198 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005198:	b590      	push	{r4, r7, lr}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	0002      	movs	r2, r0
 80051a0:	6039      	str	r1, [r7, #0]
 80051a2:	1dfb      	adds	r3, r7, #7
 80051a4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80051a6:	1dfb      	adds	r3, r7, #7
 80051a8:	781b      	ldrb	r3, [r3, #0]
 80051aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80051ac:	d828      	bhi.n	8005200 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80051ae:	4a2f      	ldr	r2, [pc, #188]	@ (800526c <__NVIC_SetPriority+0xd4>)
 80051b0:	1dfb      	adds	r3, r7, #7
 80051b2:	781b      	ldrb	r3, [r3, #0]
 80051b4:	b25b      	sxtb	r3, r3
 80051b6:	089b      	lsrs	r3, r3, #2
 80051b8:	33c0      	adds	r3, #192	@ 0xc0
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	589b      	ldr	r3, [r3, r2]
 80051be:	1dfa      	adds	r2, r7, #7
 80051c0:	7812      	ldrb	r2, [r2, #0]
 80051c2:	0011      	movs	r1, r2
 80051c4:	2203      	movs	r2, #3
 80051c6:	400a      	ands	r2, r1
 80051c8:	00d2      	lsls	r2, r2, #3
 80051ca:	21ff      	movs	r1, #255	@ 0xff
 80051cc:	4091      	lsls	r1, r2
 80051ce:	000a      	movs	r2, r1
 80051d0:	43d2      	mvns	r2, r2
 80051d2:	401a      	ands	r2, r3
 80051d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	019b      	lsls	r3, r3, #6
 80051da:	22ff      	movs	r2, #255	@ 0xff
 80051dc:	401a      	ands	r2, r3
 80051de:	1dfb      	adds	r3, r7, #7
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	0018      	movs	r0, r3
 80051e4:	2303      	movs	r3, #3
 80051e6:	4003      	ands	r3, r0
 80051e8:	00db      	lsls	r3, r3, #3
 80051ea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80051ec:	481f      	ldr	r0, [pc, #124]	@ (800526c <__NVIC_SetPriority+0xd4>)
 80051ee:	1dfb      	adds	r3, r7, #7
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	b25b      	sxtb	r3, r3
 80051f4:	089b      	lsrs	r3, r3, #2
 80051f6:	430a      	orrs	r2, r1
 80051f8:	33c0      	adds	r3, #192	@ 0xc0
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80051fe:	e031      	b.n	8005264 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005200:	4a1b      	ldr	r2, [pc, #108]	@ (8005270 <__NVIC_SetPriority+0xd8>)
 8005202:	1dfb      	adds	r3, r7, #7
 8005204:	781b      	ldrb	r3, [r3, #0]
 8005206:	0019      	movs	r1, r3
 8005208:	230f      	movs	r3, #15
 800520a:	400b      	ands	r3, r1
 800520c:	3b08      	subs	r3, #8
 800520e:	089b      	lsrs	r3, r3, #2
 8005210:	3306      	adds	r3, #6
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	18d3      	adds	r3, r2, r3
 8005216:	3304      	adds	r3, #4
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	1dfa      	adds	r2, r7, #7
 800521c:	7812      	ldrb	r2, [r2, #0]
 800521e:	0011      	movs	r1, r2
 8005220:	2203      	movs	r2, #3
 8005222:	400a      	ands	r2, r1
 8005224:	00d2      	lsls	r2, r2, #3
 8005226:	21ff      	movs	r1, #255	@ 0xff
 8005228:	4091      	lsls	r1, r2
 800522a:	000a      	movs	r2, r1
 800522c:	43d2      	mvns	r2, r2
 800522e:	401a      	ands	r2, r3
 8005230:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	019b      	lsls	r3, r3, #6
 8005236:	22ff      	movs	r2, #255	@ 0xff
 8005238:	401a      	ands	r2, r3
 800523a:	1dfb      	adds	r3, r7, #7
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	0018      	movs	r0, r3
 8005240:	2303      	movs	r3, #3
 8005242:	4003      	ands	r3, r0
 8005244:	00db      	lsls	r3, r3, #3
 8005246:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005248:	4809      	ldr	r0, [pc, #36]	@ (8005270 <__NVIC_SetPriority+0xd8>)
 800524a:	1dfb      	adds	r3, r7, #7
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	001c      	movs	r4, r3
 8005250:	230f      	movs	r3, #15
 8005252:	4023      	ands	r3, r4
 8005254:	3b08      	subs	r3, #8
 8005256:	089b      	lsrs	r3, r3, #2
 8005258:	430a      	orrs	r2, r1
 800525a:	3306      	adds	r3, #6
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	18c3      	adds	r3, r0, r3
 8005260:	3304      	adds	r3, #4
 8005262:	601a      	str	r2, [r3, #0]
}
 8005264:	46c0      	nop			@ (mov r8, r8)
 8005266:	46bd      	mov	sp, r7
 8005268:	b003      	add	sp, #12
 800526a:	bd90      	pop	{r4, r7, pc}
 800526c:	e000e100 	.word	0xe000e100
 8005270:	e000ed00 	.word	0xe000ed00

08005274 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	1e5a      	subs	r2, r3, #1
 8005280:	2380      	movs	r3, #128	@ 0x80
 8005282:	045b      	lsls	r3, r3, #17
 8005284:	429a      	cmp	r2, r3
 8005286:	d301      	bcc.n	800528c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005288:	2301      	movs	r3, #1
 800528a:	e010      	b.n	80052ae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800528c:	4b0a      	ldr	r3, [pc, #40]	@ (80052b8 <SysTick_Config+0x44>)
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	3a01      	subs	r2, #1
 8005292:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005294:	2301      	movs	r3, #1
 8005296:	425b      	negs	r3, r3
 8005298:	2103      	movs	r1, #3
 800529a:	0018      	movs	r0, r3
 800529c:	f7ff ff7c 	bl	8005198 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052a0:	4b05      	ldr	r3, [pc, #20]	@ (80052b8 <SysTick_Config+0x44>)
 80052a2:	2200      	movs	r2, #0
 80052a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052a6:	4b04      	ldr	r3, [pc, #16]	@ (80052b8 <SysTick_Config+0x44>)
 80052a8:	2207      	movs	r2, #7
 80052aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	0018      	movs	r0, r3
 80052b0:	46bd      	mov	sp, r7
 80052b2:	b002      	add	sp, #8
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	46c0      	nop			@ (mov r8, r8)
 80052b8:	e000e010 	.word	0xe000e010

080052bc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b084      	sub	sp, #16
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60b9      	str	r1, [r7, #8]
 80052c4:	607a      	str	r2, [r7, #4]
 80052c6:	210f      	movs	r1, #15
 80052c8:	187b      	adds	r3, r7, r1
 80052ca:	1c02      	adds	r2, r0, #0
 80052cc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	187b      	adds	r3, r7, r1
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	b25b      	sxtb	r3, r3
 80052d6:	0011      	movs	r1, r2
 80052d8:	0018      	movs	r0, r3
 80052da:	f7ff ff5d 	bl	8005198 <__NVIC_SetPriority>
}
 80052de:	46c0      	nop			@ (mov r8, r8)
 80052e0:	46bd      	mov	sp, r7
 80052e2:	b004      	add	sp, #16
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052e6:	b580      	push	{r7, lr}
 80052e8:	b082      	sub	sp, #8
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	0002      	movs	r2, r0
 80052ee:	1dfb      	adds	r3, r7, #7
 80052f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052f2:	1dfb      	adds	r3, r7, #7
 80052f4:	781b      	ldrb	r3, [r3, #0]
 80052f6:	b25b      	sxtb	r3, r3
 80052f8:	0018      	movs	r0, r3
 80052fa:	f7ff ff33 	bl	8005164 <__NVIC_EnableIRQ>
}
 80052fe:	46c0      	nop			@ (mov r8, r8)
 8005300:	46bd      	mov	sp, r7
 8005302:	b002      	add	sp, #8
 8005304:	bd80      	pop	{r7, pc}

08005306 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005306:	b580      	push	{r7, lr}
 8005308:	b082      	sub	sp, #8
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	0018      	movs	r0, r3
 8005312:	f7ff ffaf 	bl	8005274 <SysTick_Config>
 8005316:	0003      	movs	r3, r0
}
 8005318:	0018      	movs	r0, r3
 800531a:	46bd      	mov	sp, r7
 800531c:	b002      	add	sp, #8
 800531e:	bd80      	pop	{r7, pc}

08005320 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b082      	sub	sp, #8
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d101      	bne.n	8005332 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	e04f      	b.n	80053d2 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2225      	movs	r2, #37	@ 0x25
 8005336:	5c9b      	ldrb	r3, [r3, r2]
 8005338:	b2db      	uxtb	r3, r3
 800533a:	2b02      	cmp	r3, #2
 800533c:	d008      	beq.n	8005350 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2204      	movs	r2, #4
 8005342:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2224      	movs	r2, #36	@ 0x24
 8005348:	2100      	movs	r1, #0
 800534a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	e040      	b.n	80053d2 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	210e      	movs	r1, #14
 800535c:	438a      	bics	r2, r1
 800535e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800536a:	491c      	ldr	r1, [pc, #112]	@ (80053dc <HAL_DMA_Abort+0xbc>)
 800536c:	400a      	ands	r2, r1
 800536e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2101      	movs	r1, #1
 800537c:	438a      	bics	r2, r1
 800537e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005384:	221c      	movs	r2, #28
 8005386:	401a      	ands	r2, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538c:	2101      	movs	r1, #1
 800538e:	4091      	lsls	r1, r2
 8005390:	000a      	movs	r2, r1
 8005392:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005398:	687a      	ldr	r2, [r7, #4]
 800539a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800539c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00c      	beq.n	80053c0 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053b0:	490a      	ldr	r1, [pc, #40]	@ (80053dc <HAL_DMA_Abort+0xbc>)
 80053b2:	400a      	ands	r2, r1
 80053b4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80053be:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2225      	movs	r2, #37	@ 0x25
 80053c4:	2101      	movs	r1, #1
 80053c6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2224      	movs	r2, #36	@ 0x24
 80053cc:	2100      	movs	r1, #0
 80053ce:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	0018      	movs	r0, r3
 80053d4:	46bd      	mov	sp, r7
 80053d6:	b002      	add	sp, #8
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	46c0      	nop			@ (mov r8, r8)
 80053dc:	fffffeff 	.word	0xfffffeff

080053e0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053e8:	210f      	movs	r1, #15
 80053ea:	187b      	adds	r3, r7, r1
 80053ec:	2200      	movs	r2, #0
 80053ee:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2225      	movs	r2, #37	@ 0x25
 80053f4:	5c9b      	ldrb	r3, [r3, r2]
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	2b02      	cmp	r3, #2
 80053fa:	d006      	beq.n	800540a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2204      	movs	r2, #4
 8005400:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005402:	187b      	adds	r3, r7, r1
 8005404:	2201      	movs	r2, #1
 8005406:	701a      	strb	r2, [r3, #0]
 8005408:	e048      	b.n	800549c <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	210e      	movs	r1, #14
 8005416:	438a      	bics	r2, r1
 8005418:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	2101      	movs	r1, #1
 8005426:	438a      	bics	r2, r1
 8005428:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005434:	491d      	ldr	r1, [pc, #116]	@ (80054ac <HAL_DMA_Abort_IT+0xcc>)
 8005436:	400a      	ands	r2, r1
 8005438:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800543e:	221c      	movs	r2, #28
 8005440:	401a      	ands	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005446:	2101      	movs	r1, #1
 8005448:	4091      	lsls	r1, r2
 800544a:	000a      	movs	r2, r1
 800544c:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005456:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800545c:	2b00      	cmp	r3, #0
 800545e:	d00c      	beq.n	800547a <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800546a:	4910      	ldr	r1, [pc, #64]	@ (80054ac <HAL_DMA_Abort_IT+0xcc>)
 800546c:	400a      	ands	r2, r1
 800546e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005478:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2225      	movs	r2, #37	@ 0x25
 800547e:	2101      	movs	r1, #1
 8005480:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2224      	movs	r2, #36	@ 0x24
 8005486:	2100      	movs	r1, #0
 8005488:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800548e:	2b00      	cmp	r3, #0
 8005490:	d004      	beq.n	800549c <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	0010      	movs	r0, r2
 800549a:	4798      	blx	r3
    }
  }
  return status;
 800549c:	230f      	movs	r3, #15
 800549e:	18fb      	adds	r3, r7, r3
 80054a0:	781b      	ldrb	r3, [r3, #0]
}
 80054a2:	0018      	movs	r0, r3
 80054a4:	46bd      	mov	sp, r7
 80054a6:	b004      	add	sp, #16
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	46c0      	nop			@ (mov r8, r8)
 80054ac:	fffffeff 	.word	0xfffffeff

080054b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b086      	sub	sp, #24
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80054ba:	2300      	movs	r3, #0
 80054bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80054be:	e14d      	b.n	800575c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2101      	movs	r1, #1
 80054c6:	697a      	ldr	r2, [r7, #20]
 80054c8:	4091      	lsls	r1, r2
 80054ca:	000a      	movs	r2, r1
 80054cc:	4013      	ands	r3, r2
 80054ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d100      	bne.n	80054d8 <HAL_GPIO_Init+0x28>
 80054d6:	e13e      	b.n	8005756 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	2203      	movs	r2, #3
 80054de:	4013      	ands	r3, r2
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d005      	beq.n	80054f0 <HAL_GPIO_Init+0x40>
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	2203      	movs	r2, #3
 80054ea:	4013      	ands	r3, r2
 80054ec:	2b02      	cmp	r3, #2
 80054ee:	d130      	bne.n	8005552 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	005b      	lsls	r3, r3, #1
 80054fa:	2203      	movs	r2, #3
 80054fc:	409a      	lsls	r2, r3
 80054fe:	0013      	movs	r3, r2
 8005500:	43da      	mvns	r2, r3
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	4013      	ands	r3, r2
 8005506:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	68da      	ldr	r2, [r3, #12]
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	005b      	lsls	r3, r3, #1
 8005510:	409a      	lsls	r2, r3
 8005512:	0013      	movs	r3, r2
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	4313      	orrs	r3, r2
 8005518:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005526:	2201      	movs	r2, #1
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	409a      	lsls	r2, r3
 800552c:	0013      	movs	r3, r2
 800552e:	43da      	mvns	r2, r3
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	4013      	ands	r3, r2
 8005534:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	091b      	lsrs	r3, r3, #4
 800553c:	2201      	movs	r2, #1
 800553e:	401a      	ands	r2, r3
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	409a      	lsls	r2, r3
 8005544:	0013      	movs	r3, r2
 8005546:	693a      	ldr	r2, [r7, #16]
 8005548:	4313      	orrs	r3, r2
 800554a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	693a      	ldr	r2, [r7, #16]
 8005550:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	2203      	movs	r2, #3
 8005558:	4013      	ands	r3, r2
 800555a:	2b03      	cmp	r3, #3
 800555c:	d017      	beq.n	800558e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	005b      	lsls	r3, r3, #1
 8005568:	2203      	movs	r2, #3
 800556a:	409a      	lsls	r2, r3
 800556c:	0013      	movs	r3, r2
 800556e:	43da      	mvns	r2, r3
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	4013      	ands	r3, r2
 8005574:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	689a      	ldr	r2, [r3, #8]
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	005b      	lsls	r3, r3, #1
 800557e:	409a      	lsls	r2, r3
 8005580:	0013      	movs	r3, r2
 8005582:	693a      	ldr	r2, [r7, #16]
 8005584:	4313      	orrs	r3, r2
 8005586:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	693a      	ldr	r2, [r7, #16]
 800558c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	2203      	movs	r2, #3
 8005594:	4013      	ands	r3, r2
 8005596:	2b02      	cmp	r3, #2
 8005598:	d123      	bne.n	80055e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	08da      	lsrs	r2, r3, #3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	3208      	adds	r2, #8
 80055a2:	0092      	lsls	r2, r2, #2
 80055a4:	58d3      	ldr	r3, [r2, r3]
 80055a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	2207      	movs	r2, #7
 80055ac:	4013      	ands	r3, r2
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	220f      	movs	r2, #15
 80055b2:	409a      	lsls	r2, r3
 80055b4:	0013      	movs	r3, r2
 80055b6:	43da      	mvns	r2, r3
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	4013      	ands	r3, r2
 80055bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	691a      	ldr	r2, [r3, #16]
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	2107      	movs	r1, #7
 80055c6:	400b      	ands	r3, r1
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	409a      	lsls	r2, r3
 80055cc:	0013      	movs	r3, r2
 80055ce:	693a      	ldr	r2, [r7, #16]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	08da      	lsrs	r2, r3, #3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	3208      	adds	r2, #8
 80055dc:	0092      	lsls	r2, r2, #2
 80055de:	6939      	ldr	r1, [r7, #16]
 80055e0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	005b      	lsls	r3, r3, #1
 80055ec:	2203      	movs	r2, #3
 80055ee:	409a      	lsls	r2, r3
 80055f0:	0013      	movs	r3, r2
 80055f2:	43da      	mvns	r2, r3
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	4013      	ands	r3, r2
 80055f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	2203      	movs	r2, #3
 8005600:	401a      	ands	r2, r3
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	005b      	lsls	r3, r3, #1
 8005606:	409a      	lsls	r2, r3
 8005608:	0013      	movs	r3, r2
 800560a:	693a      	ldr	r2, [r7, #16]
 800560c:	4313      	orrs	r3, r2
 800560e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	693a      	ldr	r2, [r7, #16]
 8005614:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	685a      	ldr	r2, [r3, #4]
 800561a:	23c0      	movs	r3, #192	@ 0xc0
 800561c:	029b      	lsls	r3, r3, #10
 800561e:	4013      	ands	r3, r2
 8005620:	d100      	bne.n	8005624 <HAL_GPIO_Init+0x174>
 8005622:	e098      	b.n	8005756 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005624:	4a53      	ldr	r2, [pc, #332]	@ (8005774 <HAL_GPIO_Init+0x2c4>)
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	089b      	lsrs	r3, r3, #2
 800562a:	3318      	adds	r3, #24
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	589b      	ldr	r3, [r3, r2]
 8005630:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	2203      	movs	r2, #3
 8005636:	4013      	ands	r3, r2
 8005638:	00db      	lsls	r3, r3, #3
 800563a:	220f      	movs	r2, #15
 800563c:	409a      	lsls	r2, r3
 800563e:	0013      	movs	r3, r2
 8005640:	43da      	mvns	r2, r3
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	4013      	ands	r3, r2
 8005646:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	23a0      	movs	r3, #160	@ 0xa0
 800564c:	05db      	lsls	r3, r3, #23
 800564e:	429a      	cmp	r2, r3
 8005650:	d019      	beq.n	8005686 <HAL_GPIO_Init+0x1d6>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a48      	ldr	r2, [pc, #288]	@ (8005778 <HAL_GPIO_Init+0x2c8>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d013      	beq.n	8005682 <HAL_GPIO_Init+0x1d2>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a47      	ldr	r2, [pc, #284]	@ (800577c <HAL_GPIO_Init+0x2cc>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d00d      	beq.n	800567e <HAL_GPIO_Init+0x1ce>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a46      	ldr	r2, [pc, #280]	@ (8005780 <HAL_GPIO_Init+0x2d0>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d007      	beq.n	800567a <HAL_GPIO_Init+0x1ca>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a45      	ldr	r2, [pc, #276]	@ (8005784 <HAL_GPIO_Init+0x2d4>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d101      	bne.n	8005676 <HAL_GPIO_Init+0x1c6>
 8005672:	2304      	movs	r3, #4
 8005674:	e008      	b.n	8005688 <HAL_GPIO_Init+0x1d8>
 8005676:	2305      	movs	r3, #5
 8005678:	e006      	b.n	8005688 <HAL_GPIO_Init+0x1d8>
 800567a:	2303      	movs	r3, #3
 800567c:	e004      	b.n	8005688 <HAL_GPIO_Init+0x1d8>
 800567e:	2302      	movs	r3, #2
 8005680:	e002      	b.n	8005688 <HAL_GPIO_Init+0x1d8>
 8005682:	2301      	movs	r3, #1
 8005684:	e000      	b.n	8005688 <HAL_GPIO_Init+0x1d8>
 8005686:	2300      	movs	r3, #0
 8005688:	697a      	ldr	r2, [r7, #20]
 800568a:	2103      	movs	r1, #3
 800568c:	400a      	ands	r2, r1
 800568e:	00d2      	lsls	r2, r2, #3
 8005690:	4093      	lsls	r3, r2
 8005692:	693a      	ldr	r2, [r7, #16]
 8005694:	4313      	orrs	r3, r2
 8005696:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005698:	4936      	ldr	r1, [pc, #216]	@ (8005774 <HAL_GPIO_Init+0x2c4>)
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	089b      	lsrs	r3, r3, #2
 800569e:	3318      	adds	r3, #24
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	693a      	ldr	r2, [r7, #16]
 80056a4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80056a6:	4b33      	ldr	r3, [pc, #204]	@ (8005774 <HAL_GPIO_Init+0x2c4>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	43da      	mvns	r2, r3
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	4013      	ands	r3, r2
 80056b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	685a      	ldr	r2, [r3, #4]
 80056ba:	2380      	movs	r3, #128	@ 0x80
 80056bc:	035b      	lsls	r3, r3, #13
 80056be:	4013      	ands	r3, r2
 80056c0:	d003      	beq.n	80056ca <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80056c2:	693a      	ldr	r2, [r7, #16]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80056ca:	4b2a      	ldr	r3, [pc, #168]	@ (8005774 <HAL_GPIO_Init+0x2c4>)
 80056cc:	693a      	ldr	r2, [r7, #16]
 80056ce:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80056d0:	4b28      	ldr	r3, [pc, #160]	@ (8005774 <HAL_GPIO_Init+0x2c4>)
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	43da      	mvns	r2, r3
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	4013      	ands	r3, r2
 80056de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	685a      	ldr	r2, [r3, #4]
 80056e4:	2380      	movs	r3, #128	@ 0x80
 80056e6:	039b      	lsls	r3, r3, #14
 80056e8:	4013      	ands	r3, r2
 80056ea:	d003      	beq.n	80056f4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80056ec:	693a      	ldr	r2, [r7, #16]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80056f4:	4b1f      	ldr	r3, [pc, #124]	@ (8005774 <HAL_GPIO_Init+0x2c4>)
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80056fa:	4a1e      	ldr	r2, [pc, #120]	@ (8005774 <HAL_GPIO_Init+0x2c4>)
 80056fc:	2384      	movs	r3, #132	@ 0x84
 80056fe:	58d3      	ldr	r3, [r2, r3]
 8005700:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	43da      	mvns	r2, r3
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	4013      	ands	r3, r2
 800570a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	685a      	ldr	r2, [r3, #4]
 8005710:	2380      	movs	r3, #128	@ 0x80
 8005712:	029b      	lsls	r3, r3, #10
 8005714:	4013      	ands	r3, r2
 8005716:	d003      	beq.n	8005720 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005718:	693a      	ldr	r2, [r7, #16]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	4313      	orrs	r3, r2
 800571e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005720:	4914      	ldr	r1, [pc, #80]	@ (8005774 <HAL_GPIO_Init+0x2c4>)
 8005722:	2284      	movs	r2, #132	@ 0x84
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8005728:	4a12      	ldr	r2, [pc, #72]	@ (8005774 <HAL_GPIO_Init+0x2c4>)
 800572a:	2380      	movs	r3, #128	@ 0x80
 800572c:	58d3      	ldr	r3, [r2, r3]
 800572e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	43da      	mvns	r2, r3
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	4013      	ands	r3, r2
 8005738:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	685a      	ldr	r2, [r3, #4]
 800573e:	2380      	movs	r3, #128	@ 0x80
 8005740:	025b      	lsls	r3, r3, #9
 8005742:	4013      	ands	r3, r2
 8005744:	d003      	beq.n	800574e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8005746:	693a      	ldr	r2, [r7, #16]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	4313      	orrs	r3, r2
 800574c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800574e:	4909      	ldr	r1, [pc, #36]	@ (8005774 <HAL_GPIO_Init+0x2c4>)
 8005750:	2280      	movs	r2, #128	@ 0x80
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	3301      	adds	r3, #1
 800575a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	40da      	lsrs	r2, r3
 8005764:	1e13      	subs	r3, r2, #0
 8005766:	d000      	beq.n	800576a <HAL_GPIO_Init+0x2ba>
 8005768:	e6aa      	b.n	80054c0 <HAL_GPIO_Init+0x10>
  }
}
 800576a:	46c0      	nop			@ (mov r8, r8)
 800576c:	46c0      	nop			@ (mov r8, r8)
 800576e:	46bd      	mov	sp, r7
 8005770:	b006      	add	sp, #24
 8005772:	bd80      	pop	{r7, pc}
 8005774:	40021800 	.word	0x40021800
 8005778:	50000400 	.word	0x50000400
 800577c:	50000800 	.word	0x50000800
 8005780:	50000c00 	.word	0x50000c00
 8005784:	50001000 	.word	0x50001000

08005788 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b082      	sub	sp, #8
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	0008      	movs	r0, r1
 8005792:	0011      	movs	r1, r2
 8005794:	1cbb      	adds	r3, r7, #2
 8005796:	1c02      	adds	r2, r0, #0
 8005798:	801a      	strh	r2, [r3, #0]
 800579a:	1c7b      	adds	r3, r7, #1
 800579c:	1c0a      	adds	r2, r1, #0
 800579e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80057a0:	1c7b      	adds	r3, r7, #1
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d004      	beq.n	80057b2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80057a8:	1cbb      	adds	r3, r7, #2
 80057aa:	881a      	ldrh	r2, [r3, #0]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80057b0:	e003      	b.n	80057ba <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80057b2:	1cbb      	adds	r3, r7, #2
 80057b4:	881a      	ldrh	r2, [r3, #0]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80057ba:	46c0      	nop			@ (mov r8, r8)
 80057bc:	46bd      	mov	sp, r7
 80057be:	b002      	add	sp, #8
 80057c0:	bd80      	pop	{r7, pc}
	...

080057c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e08f      	b.n	80058f6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2241      	movs	r2, #65	@ 0x41
 80057da:	5c9b      	ldrb	r3, [r3, r2]
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d107      	bne.n	80057f2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2240      	movs	r2, #64	@ 0x40
 80057e6:	2100      	movs	r1, #0
 80057e8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	0018      	movs	r0, r3
 80057ee:	f7ff f921 	bl	8004a34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2241      	movs	r2, #65	@ 0x41
 80057f6:	2124      	movs	r1, #36	@ 0x24
 80057f8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2101      	movs	r1, #1
 8005806:	438a      	bics	r2, r1
 8005808:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	685a      	ldr	r2, [r3, #4]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	493b      	ldr	r1, [pc, #236]	@ (8005900 <HAL_I2C_Init+0x13c>)
 8005814:	400a      	ands	r2, r1
 8005816:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	689a      	ldr	r2, [r3, #8]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4938      	ldr	r1, [pc, #224]	@ (8005904 <HAL_I2C_Init+0x140>)
 8005824:	400a      	ands	r2, r1
 8005826:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	2b01      	cmp	r3, #1
 800582e:	d108      	bne.n	8005842 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	689a      	ldr	r2, [r3, #8]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	2180      	movs	r1, #128	@ 0x80
 800583a:	0209      	lsls	r1, r1, #8
 800583c:	430a      	orrs	r2, r1
 800583e:	609a      	str	r2, [r3, #8]
 8005840:	e007      	b.n	8005852 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	689a      	ldr	r2, [r3, #8]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2184      	movs	r1, #132	@ 0x84
 800584c:	0209      	lsls	r1, r1, #8
 800584e:	430a      	orrs	r2, r1
 8005850:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	2b02      	cmp	r3, #2
 8005858:	d109      	bne.n	800586e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	685a      	ldr	r2, [r3, #4]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	2180      	movs	r1, #128	@ 0x80
 8005866:	0109      	lsls	r1, r1, #4
 8005868:	430a      	orrs	r2, r1
 800586a:	605a      	str	r2, [r3, #4]
 800586c:	e007      	b.n	800587e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	685a      	ldr	r2, [r3, #4]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4923      	ldr	r1, [pc, #140]	@ (8005908 <HAL_I2C_Init+0x144>)
 800587a:	400a      	ands	r2, r1
 800587c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	685a      	ldr	r2, [r3, #4]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4920      	ldr	r1, [pc, #128]	@ (800590c <HAL_I2C_Init+0x148>)
 800588a:	430a      	orrs	r2, r1
 800588c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68da      	ldr	r2, [r3, #12]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	491a      	ldr	r1, [pc, #104]	@ (8005904 <HAL_I2C_Init+0x140>)
 800589a:	400a      	ands	r2, r1
 800589c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	691a      	ldr	r2, [r3, #16]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	695b      	ldr	r3, [r3, #20]
 80058a6:	431a      	orrs	r2, r3
 80058a8:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	699b      	ldr	r3, [r3, #24]
 80058ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	430a      	orrs	r2, r1
 80058b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	69d9      	ldr	r1, [r3, #28]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6a1a      	ldr	r2, [r3, #32]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	430a      	orrs	r2, r1
 80058c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	2101      	movs	r1, #1
 80058d4:	430a      	orrs	r2, r1
 80058d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2200      	movs	r2, #0
 80058dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2241      	movs	r2, #65	@ 0x41
 80058e2:	2120      	movs	r1, #32
 80058e4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2242      	movs	r2, #66	@ 0x42
 80058f0:	2100      	movs	r1, #0
 80058f2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	0018      	movs	r0, r3
 80058f8:	46bd      	mov	sp, r7
 80058fa:	b002      	add	sp, #8
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	46c0      	nop			@ (mov r8, r8)
 8005900:	f0ffffff 	.word	0xf0ffffff
 8005904:	ffff7fff 	.word	0xffff7fff
 8005908:	fffff7ff 	.word	0xfffff7ff
 800590c:	02008000 	.word	0x02008000

08005910 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005910:	b590      	push	{r4, r7, lr}
 8005912:	b089      	sub	sp, #36	@ 0x24
 8005914:	af02      	add	r7, sp, #8
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	000c      	movs	r4, r1
 800591a:	0010      	movs	r0, r2
 800591c:	0019      	movs	r1, r3
 800591e:	230a      	movs	r3, #10
 8005920:	18fb      	adds	r3, r7, r3
 8005922:	1c22      	adds	r2, r4, #0
 8005924:	801a      	strh	r2, [r3, #0]
 8005926:	2308      	movs	r3, #8
 8005928:	18fb      	adds	r3, r7, r3
 800592a:	1c02      	adds	r2, r0, #0
 800592c:	801a      	strh	r2, [r3, #0]
 800592e:	1dbb      	adds	r3, r7, #6
 8005930:	1c0a      	adds	r2, r1, #0
 8005932:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2241      	movs	r2, #65	@ 0x41
 8005938:	5c9b      	ldrb	r3, [r3, r2]
 800593a:	b2db      	uxtb	r3, r3
 800593c:	2b20      	cmp	r3, #32
 800593e:	d000      	beq.n	8005942 <HAL_I2C_Mem_Write+0x32>
 8005940:	e10c      	b.n	8005b5c <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005944:	2b00      	cmp	r3, #0
 8005946:	d004      	beq.n	8005952 <HAL_I2C_Mem_Write+0x42>
 8005948:	232c      	movs	r3, #44	@ 0x2c
 800594a:	18fb      	adds	r3, r7, r3
 800594c:	881b      	ldrh	r3, [r3, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d105      	bne.n	800595e <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2280      	movs	r2, #128	@ 0x80
 8005956:	0092      	lsls	r2, r2, #2
 8005958:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e0ff      	b.n	8005b5e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2240      	movs	r2, #64	@ 0x40
 8005962:	5c9b      	ldrb	r3, [r3, r2]
 8005964:	2b01      	cmp	r3, #1
 8005966:	d101      	bne.n	800596c <HAL_I2C_Mem_Write+0x5c>
 8005968:	2302      	movs	r3, #2
 800596a:	e0f8      	b.n	8005b5e <HAL_I2C_Mem_Write+0x24e>
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2240      	movs	r2, #64	@ 0x40
 8005970:	2101      	movs	r1, #1
 8005972:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005974:	f7ff fbd6 	bl	8005124 <HAL_GetTick>
 8005978:	0003      	movs	r3, r0
 800597a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800597c:	2380      	movs	r3, #128	@ 0x80
 800597e:	0219      	lsls	r1, r3, #8
 8005980:	68f8      	ldr	r0, [r7, #12]
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	9300      	str	r3, [sp, #0]
 8005986:	2319      	movs	r3, #25
 8005988:	2201      	movs	r2, #1
 800598a:	f000 fb0b 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 800598e:	1e03      	subs	r3, r0, #0
 8005990:	d001      	beq.n	8005996 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e0e3      	b.n	8005b5e <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2241      	movs	r2, #65	@ 0x41
 800599a:	2121      	movs	r1, #33	@ 0x21
 800599c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2242      	movs	r2, #66	@ 0x42
 80059a2:	2140      	movs	r1, #64	@ 0x40
 80059a4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059b0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	222c      	movs	r2, #44	@ 0x2c
 80059b6:	18ba      	adds	r2, r7, r2
 80059b8:	8812      	ldrh	r2, [r2, #0]
 80059ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2200      	movs	r2, #0
 80059c0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80059c2:	1dbb      	adds	r3, r7, #6
 80059c4:	881c      	ldrh	r4, [r3, #0]
 80059c6:	2308      	movs	r3, #8
 80059c8:	18fb      	adds	r3, r7, r3
 80059ca:	881a      	ldrh	r2, [r3, #0]
 80059cc:	230a      	movs	r3, #10
 80059ce:	18fb      	adds	r3, r7, r3
 80059d0:	8819      	ldrh	r1, [r3, #0]
 80059d2:	68f8      	ldr	r0, [r7, #12]
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	9301      	str	r3, [sp, #4]
 80059d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059da:	9300      	str	r3, [sp, #0]
 80059dc:	0023      	movs	r3, r4
 80059de:	f000 f9f9 	bl	8005dd4 <I2C_RequestMemoryWrite>
 80059e2:	1e03      	subs	r3, r0, #0
 80059e4:	d005      	beq.n	80059f2 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2240      	movs	r2, #64	@ 0x40
 80059ea:	2100      	movs	r1, #0
 80059ec:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e0b5      	b.n	8005b5e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	2bff      	cmp	r3, #255	@ 0xff
 80059fa:	d911      	bls.n	8005a20 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	22ff      	movs	r2, #255	@ 0xff
 8005a00:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a06:	b2da      	uxtb	r2, r3
 8005a08:	2380      	movs	r3, #128	@ 0x80
 8005a0a:	045c      	lsls	r4, r3, #17
 8005a0c:	230a      	movs	r3, #10
 8005a0e:	18fb      	adds	r3, r7, r3
 8005a10:	8819      	ldrh	r1, [r3, #0]
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	2300      	movs	r3, #0
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	0023      	movs	r3, r4
 8005a1a:	f000 fc9d 	bl	8006358 <I2C_TransferConfig>
 8005a1e:	e012      	b.n	8005a46 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a24:	b29a      	uxth	r2, r3
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a2e:	b2da      	uxtb	r2, r3
 8005a30:	2380      	movs	r3, #128	@ 0x80
 8005a32:	049c      	lsls	r4, r3, #18
 8005a34:	230a      	movs	r3, #10
 8005a36:	18fb      	adds	r3, r7, r3
 8005a38:	8819      	ldrh	r1, [r3, #0]
 8005a3a:	68f8      	ldr	r0, [r7, #12]
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	9300      	str	r3, [sp, #0]
 8005a40:	0023      	movs	r3, r4
 8005a42:	f000 fc89 	bl	8006358 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a46:	697a      	ldr	r2, [r7, #20]
 8005a48:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	0018      	movs	r0, r3
 8005a4e:	f000 fb01 	bl	8006054 <I2C_WaitOnTXISFlagUntilTimeout>
 8005a52:	1e03      	subs	r3, r0, #0
 8005a54:	d001      	beq.n	8005a5a <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e081      	b.n	8005b5e <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a5e:	781a      	ldrb	r2, [r3, #0]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a6a:	1c5a      	adds	r2, r3, #1
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	3b01      	subs	r3, #1
 8005a78:	b29a      	uxth	r2, r3
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a82:	3b01      	subs	r3, #1
 8005a84:	b29a      	uxth	r2, r3
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a8e:	b29b      	uxth	r3, r3
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d03a      	beq.n	8005b0a <HAL_I2C_Mem_Write+0x1fa>
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d136      	bne.n	8005b0a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005a9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a9e:	68f8      	ldr	r0, [r7, #12]
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	9300      	str	r3, [sp, #0]
 8005aa4:	0013      	movs	r3, r2
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	2180      	movs	r1, #128	@ 0x80
 8005aaa:	f000 fa7b 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005aae:	1e03      	subs	r3, r0, #0
 8005ab0:	d001      	beq.n	8005ab6 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e053      	b.n	8005b5e <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	2bff      	cmp	r3, #255	@ 0xff
 8005abe:	d911      	bls.n	8005ae4 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	22ff      	movs	r2, #255	@ 0xff
 8005ac4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aca:	b2da      	uxtb	r2, r3
 8005acc:	2380      	movs	r3, #128	@ 0x80
 8005ace:	045c      	lsls	r4, r3, #17
 8005ad0:	230a      	movs	r3, #10
 8005ad2:	18fb      	adds	r3, r7, r3
 8005ad4:	8819      	ldrh	r1, [r3, #0]
 8005ad6:	68f8      	ldr	r0, [r7, #12]
 8005ad8:	2300      	movs	r3, #0
 8005ada:	9300      	str	r3, [sp, #0]
 8005adc:	0023      	movs	r3, r4
 8005ade:	f000 fc3b 	bl	8006358 <I2C_TransferConfig>
 8005ae2:	e012      	b.n	8005b0a <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ae8:	b29a      	uxth	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005af2:	b2da      	uxtb	r2, r3
 8005af4:	2380      	movs	r3, #128	@ 0x80
 8005af6:	049c      	lsls	r4, r3, #18
 8005af8:	230a      	movs	r3, #10
 8005afa:	18fb      	adds	r3, r7, r3
 8005afc:	8819      	ldrh	r1, [r3, #0]
 8005afe:	68f8      	ldr	r0, [r7, #12]
 8005b00:	2300      	movs	r3, #0
 8005b02:	9300      	str	r3, [sp, #0]
 8005b04:	0023      	movs	r3, r4
 8005b06:	f000 fc27 	bl	8006358 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d198      	bne.n	8005a46 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b14:	697a      	ldr	r2, [r7, #20]
 8005b16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	0018      	movs	r0, r3
 8005b1c:	f000 fae0 	bl	80060e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005b20:	1e03      	subs	r3, r0, #0
 8005b22:	d001      	beq.n	8005b28 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e01a      	b.n	8005b5e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	2220      	movs	r2, #32
 8005b2e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	685a      	ldr	r2, [r3, #4]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	490b      	ldr	r1, [pc, #44]	@ (8005b68 <HAL_I2C_Mem_Write+0x258>)
 8005b3c:	400a      	ands	r2, r1
 8005b3e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2241      	movs	r2, #65	@ 0x41
 8005b44:	2120      	movs	r1, #32
 8005b46:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2242      	movs	r2, #66	@ 0x42
 8005b4c:	2100      	movs	r1, #0
 8005b4e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2240      	movs	r2, #64	@ 0x40
 8005b54:	2100      	movs	r1, #0
 8005b56:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	e000      	b.n	8005b5e <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8005b5c:	2302      	movs	r3, #2
  }
}
 8005b5e:	0018      	movs	r0, r3
 8005b60:	46bd      	mov	sp, r7
 8005b62:	b007      	add	sp, #28
 8005b64:	bd90      	pop	{r4, r7, pc}
 8005b66:	46c0      	nop			@ (mov r8, r8)
 8005b68:	fe00e800 	.word	0xfe00e800

08005b6c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b6c:	b590      	push	{r4, r7, lr}
 8005b6e:	b089      	sub	sp, #36	@ 0x24
 8005b70:	af02      	add	r7, sp, #8
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	000c      	movs	r4, r1
 8005b76:	0010      	movs	r0, r2
 8005b78:	0019      	movs	r1, r3
 8005b7a:	230a      	movs	r3, #10
 8005b7c:	18fb      	adds	r3, r7, r3
 8005b7e:	1c22      	adds	r2, r4, #0
 8005b80:	801a      	strh	r2, [r3, #0]
 8005b82:	2308      	movs	r3, #8
 8005b84:	18fb      	adds	r3, r7, r3
 8005b86:	1c02      	adds	r2, r0, #0
 8005b88:	801a      	strh	r2, [r3, #0]
 8005b8a:	1dbb      	adds	r3, r7, #6
 8005b8c:	1c0a      	adds	r2, r1, #0
 8005b8e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2241      	movs	r2, #65	@ 0x41
 8005b94:	5c9b      	ldrb	r3, [r3, r2]
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	2b20      	cmp	r3, #32
 8005b9a:	d000      	beq.n	8005b9e <HAL_I2C_Mem_Read+0x32>
 8005b9c:	e110      	b.n	8005dc0 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d004      	beq.n	8005bae <HAL_I2C_Mem_Read+0x42>
 8005ba4:	232c      	movs	r3, #44	@ 0x2c
 8005ba6:	18fb      	adds	r3, r7, r3
 8005ba8:	881b      	ldrh	r3, [r3, #0]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d105      	bne.n	8005bba <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2280      	movs	r2, #128	@ 0x80
 8005bb2:	0092      	lsls	r2, r2, #2
 8005bb4:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e103      	b.n	8005dc2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2240      	movs	r2, #64	@ 0x40
 8005bbe:	5c9b      	ldrb	r3, [r3, r2]
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d101      	bne.n	8005bc8 <HAL_I2C_Mem_Read+0x5c>
 8005bc4:	2302      	movs	r3, #2
 8005bc6:	e0fc      	b.n	8005dc2 <HAL_I2C_Mem_Read+0x256>
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2240      	movs	r2, #64	@ 0x40
 8005bcc:	2101      	movs	r1, #1
 8005bce:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005bd0:	f7ff faa8 	bl	8005124 <HAL_GetTick>
 8005bd4:	0003      	movs	r3, r0
 8005bd6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005bd8:	2380      	movs	r3, #128	@ 0x80
 8005bda:	0219      	lsls	r1, r3, #8
 8005bdc:	68f8      	ldr	r0, [r7, #12]
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	9300      	str	r3, [sp, #0]
 8005be2:	2319      	movs	r3, #25
 8005be4:	2201      	movs	r2, #1
 8005be6:	f000 f9dd 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005bea:	1e03      	subs	r3, r0, #0
 8005bec:	d001      	beq.n	8005bf2 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e0e7      	b.n	8005dc2 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2241      	movs	r2, #65	@ 0x41
 8005bf6:	2122      	movs	r1, #34	@ 0x22
 8005bf8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2242      	movs	r2, #66	@ 0x42
 8005bfe:	2140      	movs	r1, #64	@ 0x40
 8005c00:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	222c      	movs	r2, #44	@ 0x2c
 8005c12:	18ba      	adds	r2, r7, r2
 8005c14:	8812      	ldrh	r2, [r2, #0]
 8005c16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c1e:	1dbb      	adds	r3, r7, #6
 8005c20:	881c      	ldrh	r4, [r3, #0]
 8005c22:	2308      	movs	r3, #8
 8005c24:	18fb      	adds	r3, r7, r3
 8005c26:	881a      	ldrh	r2, [r3, #0]
 8005c28:	230a      	movs	r3, #10
 8005c2a:	18fb      	adds	r3, r7, r3
 8005c2c:	8819      	ldrh	r1, [r3, #0]
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	9301      	str	r3, [sp, #4]
 8005c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c36:	9300      	str	r3, [sp, #0]
 8005c38:	0023      	movs	r3, r4
 8005c3a:	f000 f92f 	bl	8005e9c <I2C_RequestMemoryRead>
 8005c3e:	1e03      	subs	r3, r0, #0
 8005c40:	d005      	beq.n	8005c4e <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2240      	movs	r2, #64	@ 0x40
 8005c46:	2100      	movs	r1, #0
 8005c48:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e0b9      	b.n	8005dc2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	2bff      	cmp	r3, #255	@ 0xff
 8005c56:	d911      	bls.n	8005c7c <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	22ff      	movs	r2, #255	@ 0xff
 8005c5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c62:	b2da      	uxtb	r2, r3
 8005c64:	2380      	movs	r3, #128	@ 0x80
 8005c66:	045c      	lsls	r4, r3, #17
 8005c68:	230a      	movs	r3, #10
 8005c6a:	18fb      	adds	r3, r7, r3
 8005c6c:	8819      	ldrh	r1, [r3, #0]
 8005c6e:	68f8      	ldr	r0, [r7, #12]
 8005c70:	4b56      	ldr	r3, [pc, #344]	@ (8005dcc <HAL_I2C_Mem_Read+0x260>)
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	0023      	movs	r3, r4
 8005c76:	f000 fb6f 	bl	8006358 <I2C_TransferConfig>
 8005c7a:	e012      	b.n	8005ca2 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c80:	b29a      	uxth	r2, r3
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c8a:	b2da      	uxtb	r2, r3
 8005c8c:	2380      	movs	r3, #128	@ 0x80
 8005c8e:	049c      	lsls	r4, r3, #18
 8005c90:	230a      	movs	r3, #10
 8005c92:	18fb      	adds	r3, r7, r3
 8005c94:	8819      	ldrh	r1, [r3, #0]
 8005c96:	68f8      	ldr	r0, [r7, #12]
 8005c98:	4b4c      	ldr	r3, [pc, #304]	@ (8005dcc <HAL_I2C_Mem_Read+0x260>)
 8005c9a:	9300      	str	r3, [sp, #0]
 8005c9c:	0023      	movs	r3, r4
 8005c9e:	f000 fb5b 	bl	8006358 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005ca2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ca4:	68f8      	ldr	r0, [r7, #12]
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	9300      	str	r3, [sp, #0]
 8005caa:	0013      	movs	r3, r2
 8005cac:	2200      	movs	r2, #0
 8005cae:	2104      	movs	r1, #4
 8005cb0:	f000 f978 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005cb4:	1e03      	subs	r3, r0, #0
 8005cb6:	d001      	beq.n	8005cbc <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e082      	b.n	8005dc2 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc6:	b2d2      	uxtb	r2, r2
 8005cc8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cce:	1c5a      	adds	r2, r3, #1
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	b29a      	uxth	r2, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	b29a      	uxth	r2, r3
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d03a      	beq.n	8005d6e <HAL_I2C_Mem_Read+0x202>
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d136      	bne.n	8005d6e <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d02:	68f8      	ldr	r0, [r7, #12]
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	9300      	str	r3, [sp, #0]
 8005d08:	0013      	movs	r3, r2
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	2180      	movs	r1, #128	@ 0x80
 8005d0e:	f000 f949 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005d12:	1e03      	subs	r3, r0, #0
 8005d14:	d001      	beq.n	8005d1a <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e053      	b.n	8005dc2 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	2bff      	cmp	r3, #255	@ 0xff
 8005d22:	d911      	bls.n	8005d48 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	22ff      	movs	r2, #255	@ 0xff
 8005d28:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d2e:	b2da      	uxtb	r2, r3
 8005d30:	2380      	movs	r3, #128	@ 0x80
 8005d32:	045c      	lsls	r4, r3, #17
 8005d34:	230a      	movs	r3, #10
 8005d36:	18fb      	adds	r3, r7, r3
 8005d38:	8819      	ldrh	r1, [r3, #0]
 8005d3a:	68f8      	ldr	r0, [r7, #12]
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	9300      	str	r3, [sp, #0]
 8005d40:	0023      	movs	r3, r4
 8005d42:	f000 fb09 	bl	8006358 <I2C_TransferConfig>
 8005d46:	e012      	b.n	8005d6e <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d4c:	b29a      	uxth	r2, r3
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d56:	b2da      	uxtb	r2, r3
 8005d58:	2380      	movs	r3, #128	@ 0x80
 8005d5a:	049c      	lsls	r4, r3, #18
 8005d5c:	230a      	movs	r3, #10
 8005d5e:	18fb      	adds	r3, r7, r3
 8005d60:	8819      	ldrh	r1, [r3, #0]
 8005d62:	68f8      	ldr	r0, [r7, #12]
 8005d64:	2300      	movs	r3, #0
 8005d66:	9300      	str	r3, [sp, #0]
 8005d68:	0023      	movs	r3, r4
 8005d6a:	f000 faf5 	bl	8006358 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d194      	bne.n	8005ca2 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d78:	697a      	ldr	r2, [r7, #20]
 8005d7a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	0018      	movs	r0, r3
 8005d80:	f000 f9ae 	bl	80060e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005d84:	1e03      	subs	r3, r0, #0
 8005d86:	d001      	beq.n	8005d8c <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e01a      	b.n	8005dc2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2220      	movs	r2, #32
 8005d92:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	685a      	ldr	r2, [r3, #4]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	490c      	ldr	r1, [pc, #48]	@ (8005dd0 <HAL_I2C_Mem_Read+0x264>)
 8005da0:	400a      	ands	r2, r1
 8005da2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	2241      	movs	r2, #65	@ 0x41
 8005da8:	2120      	movs	r1, #32
 8005daa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2242      	movs	r2, #66	@ 0x42
 8005db0:	2100      	movs	r1, #0
 8005db2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2240      	movs	r2, #64	@ 0x40
 8005db8:	2100      	movs	r1, #0
 8005dba:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	e000      	b.n	8005dc2 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8005dc0:	2302      	movs	r3, #2
  }
}
 8005dc2:	0018      	movs	r0, r3
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	b007      	add	sp, #28
 8005dc8:	bd90      	pop	{r4, r7, pc}
 8005dca:	46c0      	nop			@ (mov r8, r8)
 8005dcc:	80002400 	.word	0x80002400
 8005dd0:	fe00e800 	.word	0xfe00e800

08005dd4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005dd4:	b5b0      	push	{r4, r5, r7, lr}
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	af02      	add	r7, sp, #8
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	000c      	movs	r4, r1
 8005dde:	0010      	movs	r0, r2
 8005de0:	0019      	movs	r1, r3
 8005de2:	250a      	movs	r5, #10
 8005de4:	197b      	adds	r3, r7, r5
 8005de6:	1c22      	adds	r2, r4, #0
 8005de8:	801a      	strh	r2, [r3, #0]
 8005dea:	2308      	movs	r3, #8
 8005dec:	18fb      	adds	r3, r7, r3
 8005dee:	1c02      	adds	r2, r0, #0
 8005df0:	801a      	strh	r2, [r3, #0]
 8005df2:	1dbb      	adds	r3, r7, #6
 8005df4:	1c0a      	adds	r2, r1, #0
 8005df6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005df8:	1dbb      	adds	r3, r7, #6
 8005dfa:	881b      	ldrh	r3, [r3, #0]
 8005dfc:	b2da      	uxtb	r2, r3
 8005dfe:	2380      	movs	r3, #128	@ 0x80
 8005e00:	045c      	lsls	r4, r3, #17
 8005e02:	197b      	adds	r3, r7, r5
 8005e04:	8819      	ldrh	r1, [r3, #0]
 8005e06:	68f8      	ldr	r0, [r7, #12]
 8005e08:	4b23      	ldr	r3, [pc, #140]	@ (8005e98 <I2C_RequestMemoryWrite+0xc4>)
 8005e0a:	9300      	str	r3, [sp, #0]
 8005e0c:	0023      	movs	r3, r4
 8005e0e:	f000 faa3 	bl	8006358 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e14:	6a39      	ldr	r1, [r7, #32]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	0018      	movs	r0, r3
 8005e1a:	f000 f91b 	bl	8006054 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e1e:	1e03      	subs	r3, r0, #0
 8005e20:	d001      	beq.n	8005e26 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e033      	b.n	8005e8e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e26:	1dbb      	adds	r3, r7, #6
 8005e28:	881b      	ldrh	r3, [r3, #0]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d107      	bne.n	8005e3e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e2e:	2308      	movs	r3, #8
 8005e30:	18fb      	adds	r3, r7, r3
 8005e32:	881b      	ldrh	r3, [r3, #0]
 8005e34:	b2da      	uxtb	r2, r3
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e3c:	e019      	b.n	8005e72 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005e3e:	2308      	movs	r3, #8
 8005e40:	18fb      	adds	r3, r7, r3
 8005e42:	881b      	ldrh	r3, [r3, #0]
 8005e44:	0a1b      	lsrs	r3, r3, #8
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	b2da      	uxtb	r2, r3
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e52:	6a39      	ldr	r1, [r7, #32]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	0018      	movs	r0, r3
 8005e58:	f000 f8fc 	bl	8006054 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e5c:	1e03      	subs	r3, r0, #0
 8005e5e:	d001      	beq.n	8005e64 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e014      	b.n	8005e8e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e64:	2308      	movs	r3, #8
 8005e66:	18fb      	adds	r3, r7, r3
 8005e68:	881b      	ldrh	r3, [r3, #0]
 8005e6a:	b2da      	uxtb	r2, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005e72:	6a3a      	ldr	r2, [r7, #32]
 8005e74:	68f8      	ldr	r0, [r7, #12]
 8005e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e78:	9300      	str	r3, [sp, #0]
 8005e7a:	0013      	movs	r3, r2
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	2180      	movs	r1, #128	@ 0x80
 8005e80:	f000 f890 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005e84:	1e03      	subs	r3, r0, #0
 8005e86:	d001      	beq.n	8005e8c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e000      	b.n	8005e8e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	0018      	movs	r0, r3
 8005e90:	46bd      	mov	sp, r7
 8005e92:	b004      	add	sp, #16
 8005e94:	bdb0      	pop	{r4, r5, r7, pc}
 8005e96:	46c0      	nop			@ (mov r8, r8)
 8005e98:	80002000 	.word	0x80002000

08005e9c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005e9c:	b5b0      	push	{r4, r5, r7, lr}
 8005e9e:	b086      	sub	sp, #24
 8005ea0:	af02      	add	r7, sp, #8
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	000c      	movs	r4, r1
 8005ea6:	0010      	movs	r0, r2
 8005ea8:	0019      	movs	r1, r3
 8005eaa:	250a      	movs	r5, #10
 8005eac:	197b      	adds	r3, r7, r5
 8005eae:	1c22      	adds	r2, r4, #0
 8005eb0:	801a      	strh	r2, [r3, #0]
 8005eb2:	2308      	movs	r3, #8
 8005eb4:	18fb      	adds	r3, r7, r3
 8005eb6:	1c02      	adds	r2, r0, #0
 8005eb8:	801a      	strh	r2, [r3, #0]
 8005eba:	1dbb      	adds	r3, r7, #6
 8005ebc:	1c0a      	adds	r2, r1, #0
 8005ebe:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005ec0:	1dbb      	adds	r3, r7, #6
 8005ec2:	881b      	ldrh	r3, [r3, #0]
 8005ec4:	b2da      	uxtb	r2, r3
 8005ec6:	197b      	adds	r3, r7, r5
 8005ec8:	8819      	ldrh	r1, [r3, #0]
 8005eca:	68f8      	ldr	r0, [r7, #12]
 8005ecc:	4b23      	ldr	r3, [pc, #140]	@ (8005f5c <I2C_RequestMemoryRead+0xc0>)
 8005ece:	9300      	str	r3, [sp, #0]
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	f000 fa41 	bl	8006358 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ed6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ed8:	6a39      	ldr	r1, [r7, #32]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	0018      	movs	r0, r3
 8005ede:	f000 f8b9 	bl	8006054 <I2C_WaitOnTXISFlagUntilTimeout>
 8005ee2:	1e03      	subs	r3, r0, #0
 8005ee4:	d001      	beq.n	8005eea <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e033      	b.n	8005f52 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005eea:	1dbb      	adds	r3, r7, #6
 8005eec:	881b      	ldrh	r3, [r3, #0]
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d107      	bne.n	8005f02 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005ef2:	2308      	movs	r3, #8
 8005ef4:	18fb      	adds	r3, r7, r3
 8005ef6:	881b      	ldrh	r3, [r3, #0]
 8005ef8:	b2da      	uxtb	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	629a      	str	r2, [r3, #40]	@ 0x28
 8005f00:	e019      	b.n	8005f36 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005f02:	2308      	movs	r3, #8
 8005f04:	18fb      	adds	r3, r7, r3
 8005f06:	881b      	ldrh	r3, [r3, #0]
 8005f08:	0a1b      	lsrs	r3, r3, #8
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	b2da      	uxtb	r2, r3
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f16:	6a39      	ldr	r1, [r7, #32]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	0018      	movs	r0, r3
 8005f1c:	f000 f89a 	bl	8006054 <I2C_WaitOnTXISFlagUntilTimeout>
 8005f20:	1e03      	subs	r3, r0, #0
 8005f22:	d001      	beq.n	8005f28 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e014      	b.n	8005f52 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005f28:	2308      	movs	r3, #8
 8005f2a:	18fb      	adds	r3, r7, r3
 8005f2c:	881b      	ldrh	r3, [r3, #0]
 8005f2e:	b2da      	uxtb	r2, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005f36:	6a3a      	ldr	r2, [r7, #32]
 8005f38:	68f8      	ldr	r0, [r7, #12]
 8005f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	0013      	movs	r3, r2
 8005f40:	2200      	movs	r2, #0
 8005f42:	2140      	movs	r1, #64	@ 0x40
 8005f44:	f000 f82e 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005f48:	1e03      	subs	r3, r0, #0
 8005f4a:	d001      	beq.n	8005f50 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e000      	b.n	8005f52 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	0018      	movs	r0, r3
 8005f54:	46bd      	mov	sp, r7
 8005f56:	b004      	add	sp, #16
 8005f58:	bdb0      	pop	{r4, r5, r7, pc}
 8005f5a:	46c0      	nop			@ (mov r8, r8)
 8005f5c:	80002000 	.word	0x80002000

08005f60 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b082      	sub	sp, #8
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	2202      	movs	r2, #2
 8005f70:	4013      	ands	r3, r2
 8005f72:	2b02      	cmp	r3, #2
 8005f74:	d103      	bne.n	8005f7e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	2201      	movs	r2, #1
 8005f86:	4013      	ands	r3, r2
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d007      	beq.n	8005f9c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	699a      	ldr	r2, [r3, #24]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2101      	movs	r1, #1
 8005f98:	430a      	orrs	r2, r1
 8005f9a:	619a      	str	r2, [r3, #24]
  }
}
 8005f9c:	46c0      	nop			@ (mov r8, r8)
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	b002      	add	sp, #8
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	603b      	str	r3, [r7, #0]
 8005fb0:	1dfb      	adds	r3, r7, #7
 8005fb2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fb4:	e03a      	b.n	800602c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fb6:	69ba      	ldr	r2, [r7, #24]
 8005fb8:	6839      	ldr	r1, [r7, #0]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	0018      	movs	r0, r3
 8005fbe:	f000 f8d3 	bl	8006168 <I2C_IsErrorOccurred>
 8005fc2:	1e03      	subs	r3, r0, #0
 8005fc4:	d001      	beq.n	8005fca <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e040      	b.n	800604c <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	3301      	adds	r3, #1
 8005fce:	d02d      	beq.n	800602c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fd0:	f7ff f8a8 	bl	8005124 <HAL_GetTick>
 8005fd4:	0002      	movs	r2, r0
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	1ad3      	subs	r3, r2, r3
 8005fda:	683a      	ldr	r2, [r7, #0]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d302      	bcc.n	8005fe6 <I2C_WaitOnFlagUntilTimeout+0x42>
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d122      	bne.n	800602c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	699b      	ldr	r3, [r3, #24]
 8005fec:	68ba      	ldr	r2, [r7, #8]
 8005fee:	4013      	ands	r3, r2
 8005ff0:	68ba      	ldr	r2, [r7, #8]
 8005ff2:	1ad3      	subs	r3, r2, r3
 8005ff4:	425a      	negs	r2, r3
 8005ff6:	4153      	adcs	r3, r2
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	001a      	movs	r2, r3
 8005ffc:	1dfb      	adds	r3, r7, #7
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	429a      	cmp	r2, r3
 8006002:	d113      	bne.n	800602c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006008:	2220      	movs	r2, #32
 800600a:	431a      	orrs	r2, r3
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2241      	movs	r2, #65	@ 0x41
 8006014:	2120      	movs	r1, #32
 8006016:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2242      	movs	r2, #66	@ 0x42
 800601c:	2100      	movs	r1, #0
 800601e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2240      	movs	r2, #64	@ 0x40
 8006024:	2100      	movs	r1, #0
 8006026:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8006028:	2301      	movs	r3, #1
 800602a:	e00f      	b.n	800604c <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	68ba      	ldr	r2, [r7, #8]
 8006034:	4013      	ands	r3, r2
 8006036:	68ba      	ldr	r2, [r7, #8]
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	425a      	negs	r2, r3
 800603c:	4153      	adcs	r3, r2
 800603e:	b2db      	uxtb	r3, r3
 8006040:	001a      	movs	r2, r3
 8006042:	1dfb      	adds	r3, r7, #7
 8006044:	781b      	ldrb	r3, [r3, #0]
 8006046:	429a      	cmp	r2, r3
 8006048:	d0b5      	beq.n	8005fb6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800604a:	2300      	movs	r3, #0
}
 800604c:	0018      	movs	r0, r3
 800604e:	46bd      	mov	sp, r7
 8006050:	b004      	add	sp, #16
 8006052:	bd80      	pop	{r7, pc}

08006054 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	60b9      	str	r1, [r7, #8]
 800605e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006060:	e032      	b.n	80060c8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	68b9      	ldr	r1, [r7, #8]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	0018      	movs	r0, r3
 800606a:	f000 f87d 	bl	8006168 <I2C_IsErrorOccurred>
 800606e:	1e03      	subs	r3, r0, #0
 8006070:	d001      	beq.n	8006076 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e030      	b.n	80060d8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	3301      	adds	r3, #1
 800607a:	d025      	beq.n	80060c8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800607c:	f7ff f852 	bl	8005124 <HAL_GetTick>
 8006080:	0002      	movs	r2, r0
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	68ba      	ldr	r2, [r7, #8]
 8006088:	429a      	cmp	r2, r3
 800608a:	d302      	bcc.n	8006092 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d11a      	bne.n	80060c8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	699b      	ldr	r3, [r3, #24]
 8006098:	2202      	movs	r2, #2
 800609a:	4013      	ands	r3, r2
 800609c:	2b02      	cmp	r3, #2
 800609e:	d013      	beq.n	80060c8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060a4:	2220      	movs	r2, #32
 80060a6:	431a      	orrs	r2, r3
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2241      	movs	r2, #65	@ 0x41
 80060b0:	2120      	movs	r1, #32
 80060b2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2242      	movs	r2, #66	@ 0x42
 80060b8:	2100      	movs	r1, #0
 80060ba:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2240      	movs	r2, #64	@ 0x40
 80060c0:	2100      	movs	r1, #0
 80060c2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	e007      	b.n	80060d8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	699b      	ldr	r3, [r3, #24]
 80060ce:	2202      	movs	r2, #2
 80060d0:	4013      	ands	r3, r2
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d1c5      	bne.n	8006062 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80060d6:	2300      	movs	r3, #0
}
 80060d8:	0018      	movs	r0, r3
 80060da:	46bd      	mov	sp, r7
 80060dc:	b004      	add	sp, #16
 80060de:	bd80      	pop	{r7, pc}

080060e0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060ec:	e02f      	b.n	800614e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80060ee:	687a      	ldr	r2, [r7, #4]
 80060f0:	68b9      	ldr	r1, [r7, #8]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	0018      	movs	r0, r3
 80060f6:	f000 f837 	bl	8006168 <I2C_IsErrorOccurred>
 80060fa:	1e03      	subs	r3, r0, #0
 80060fc:	d001      	beq.n	8006102 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	e02d      	b.n	800615e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006102:	f7ff f80f 	bl	8005124 <HAL_GetTick>
 8006106:	0002      	movs	r2, r0
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	1ad3      	subs	r3, r2, r3
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	429a      	cmp	r2, r3
 8006110:	d302      	bcc.n	8006118 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d11a      	bne.n	800614e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	2220      	movs	r2, #32
 8006120:	4013      	ands	r3, r2
 8006122:	2b20      	cmp	r3, #32
 8006124:	d013      	beq.n	800614e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800612a:	2220      	movs	r2, #32
 800612c:	431a      	orrs	r2, r3
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2241      	movs	r2, #65	@ 0x41
 8006136:	2120      	movs	r1, #32
 8006138:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2242      	movs	r2, #66	@ 0x42
 800613e:	2100      	movs	r1, #0
 8006140:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2240      	movs	r2, #64	@ 0x40
 8006146:	2100      	movs	r1, #0
 8006148:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e007      	b.n	800615e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	699b      	ldr	r3, [r3, #24]
 8006154:	2220      	movs	r2, #32
 8006156:	4013      	ands	r3, r2
 8006158:	2b20      	cmp	r3, #32
 800615a:	d1c8      	bne.n	80060ee <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800615c:	2300      	movs	r3, #0
}
 800615e:	0018      	movs	r0, r3
 8006160:	46bd      	mov	sp, r7
 8006162:	b004      	add	sp, #16
 8006164:	bd80      	pop	{r7, pc}
	...

08006168 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b08a      	sub	sp, #40	@ 0x28
 800616c:	af00      	add	r7, sp, #0
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006174:	2327      	movs	r3, #39	@ 0x27
 8006176:	18fb      	adds	r3, r7, r3
 8006178:	2200      	movs	r2, #0
 800617a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	699b      	ldr	r3, [r3, #24]
 8006182:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006184:	2300      	movs	r3, #0
 8006186:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	2210      	movs	r2, #16
 8006190:	4013      	ands	r3, r2
 8006192:	d100      	bne.n	8006196 <I2C_IsErrorOccurred+0x2e>
 8006194:	e079      	b.n	800628a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	2210      	movs	r2, #16
 800619c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800619e:	e057      	b.n	8006250 <I2C_IsErrorOccurred+0xe8>
 80061a0:	2227      	movs	r2, #39	@ 0x27
 80061a2:	18bb      	adds	r3, r7, r2
 80061a4:	18ba      	adds	r2, r7, r2
 80061a6:	7812      	ldrb	r2, [r2, #0]
 80061a8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	3301      	adds	r3, #1
 80061ae:	d04f      	beq.n	8006250 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80061b0:	f7fe ffb8 	bl	8005124 <HAL_GetTick>
 80061b4:	0002      	movs	r2, r0
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	68ba      	ldr	r2, [r7, #8]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d302      	bcc.n	80061c6 <I2C_IsErrorOccurred+0x5e>
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d144      	bne.n	8006250 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	685a      	ldr	r2, [r3, #4]
 80061cc:	2380      	movs	r3, #128	@ 0x80
 80061ce:	01db      	lsls	r3, r3, #7
 80061d0:	4013      	ands	r3, r2
 80061d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80061d4:	2013      	movs	r0, #19
 80061d6:	183b      	adds	r3, r7, r0
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	2142      	movs	r1, #66	@ 0x42
 80061dc:	5c52      	ldrb	r2, [r2, r1]
 80061de:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	699a      	ldr	r2, [r3, #24]
 80061e6:	2380      	movs	r3, #128	@ 0x80
 80061e8:	021b      	lsls	r3, r3, #8
 80061ea:	401a      	ands	r2, r3
 80061ec:	2380      	movs	r3, #128	@ 0x80
 80061ee:	021b      	lsls	r3, r3, #8
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d126      	bne.n	8006242 <I2C_IsErrorOccurred+0xda>
 80061f4:	697a      	ldr	r2, [r7, #20]
 80061f6:	2380      	movs	r3, #128	@ 0x80
 80061f8:	01db      	lsls	r3, r3, #7
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d021      	beq.n	8006242 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80061fe:	183b      	adds	r3, r7, r0
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	2b20      	cmp	r3, #32
 8006204:	d01d      	beq.n	8006242 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	685a      	ldr	r2, [r3, #4]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2180      	movs	r1, #128	@ 0x80
 8006212:	01c9      	lsls	r1, r1, #7
 8006214:	430a      	orrs	r2, r1
 8006216:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006218:	f7fe ff84 	bl	8005124 <HAL_GetTick>
 800621c:	0003      	movs	r3, r0
 800621e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006220:	e00f      	b.n	8006242 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006222:	f7fe ff7f 	bl	8005124 <HAL_GetTick>
 8006226:	0002      	movs	r2, r0
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	1ad3      	subs	r3, r2, r3
 800622c:	2b19      	cmp	r3, #25
 800622e:	d908      	bls.n	8006242 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006230:	6a3b      	ldr	r3, [r7, #32]
 8006232:	2220      	movs	r2, #32
 8006234:	4313      	orrs	r3, r2
 8006236:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006238:	2327      	movs	r3, #39	@ 0x27
 800623a:	18fb      	adds	r3, r7, r3
 800623c:	2201      	movs	r2, #1
 800623e:	701a      	strb	r2, [r3, #0]

              break;
 8006240:	e006      	b.n	8006250 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	2220      	movs	r2, #32
 800624a:	4013      	ands	r3, r2
 800624c:	2b20      	cmp	r3, #32
 800624e:	d1e8      	bne.n	8006222 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	699b      	ldr	r3, [r3, #24]
 8006256:	2220      	movs	r2, #32
 8006258:	4013      	ands	r3, r2
 800625a:	2b20      	cmp	r3, #32
 800625c:	d004      	beq.n	8006268 <I2C_IsErrorOccurred+0x100>
 800625e:	2327      	movs	r3, #39	@ 0x27
 8006260:	18fb      	adds	r3, r7, r3
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d09b      	beq.n	80061a0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006268:	2327      	movs	r3, #39	@ 0x27
 800626a:	18fb      	adds	r3, r7, r3
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d103      	bne.n	800627a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	2220      	movs	r2, #32
 8006278:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800627a:	6a3b      	ldr	r3, [r7, #32]
 800627c:	2204      	movs	r2, #4
 800627e:	4313      	orrs	r3, r2
 8006280:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006282:	2327      	movs	r3, #39	@ 0x27
 8006284:	18fb      	adds	r3, r7, r3
 8006286:	2201      	movs	r2, #1
 8006288:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	699b      	ldr	r3, [r3, #24]
 8006290:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006292:	69ba      	ldr	r2, [r7, #24]
 8006294:	2380      	movs	r3, #128	@ 0x80
 8006296:	005b      	lsls	r3, r3, #1
 8006298:	4013      	ands	r3, r2
 800629a:	d00c      	beq.n	80062b6 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800629c:	6a3b      	ldr	r3, [r7, #32]
 800629e:	2201      	movs	r2, #1
 80062a0:	4313      	orrs	r3, r2
 80062a2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2280      	movs	r2, #128	@ 0x80
 80062aa:	0052      	lsls	r2, r2, #1
 80062ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80062ae:	2327      	movs	r3, #39	@ 0x27
 80062b0:	18fb      	adds	r3, r7, r3
 80062b2:	2201      	movs	r2, #1
 80062b4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80062b6:	69ba      	ldr	r2, [r7, #24]
 80062b8:	2380      	movs	r3, #128	@ 0x80
 80062ba:	00db      	lsls	r3, r3, #3
 80062bc:	4013      	ands	r3, r2
 80062be:	d00c      	beq.n	80062da <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80062c0:	6a3b      	ldr	r3, [r7, #32]
 80062c2:	2208      	movs	r2, #8
 80062c4:	4313      	orrs	r3, r2
 80062c6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2280      	movs	r2, #128	@ 0x80
 80062ce:	00d2      	lsls	r2, r2, #3
 80062d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80062d2:	2327      	movs	r3, #39	@ 0x27
 80062d4:	18fb      	adds	r3, r7, r3
 80062d6:	2201      	movs	r2, #1
 80062d8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80062da:	69ba      	ldr	r2, [r7, #24]
 80062dc:	2380      	movs	r3, #128	@ 0x80
 80062de:	009b      	lsls	r3, r3, #2
 80062e0:	4013      	ands	r3, r2
 80062e2:	d00c      	beq.n	80062fe <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80062e4:	6a3b      	ldr	r3, [r7, #32]
 80062e6:	2202      	movs	r2, #2
 80062e8:	4313      	orrs	r3, r2
 80062ea:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2280      	movs	r2, #128	@ 0x80
 80062f2:	0092      	lsls	r2, r2, #2
 80062f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80062f6:	2327      	movs	r3, #39	@ 0x27
 80062f8:	18fb      	adds	r3, r7, r3
 80062fa:	2201      	movs	r2, #1
 80062fc:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80062fe:	2327      	movs	r3, #39	@ 0x27
 8006300:	18fb      	adds	r3, r7, r3
 8006302:	781b      	ldrb	r3, [r3, #0]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d01d      	beq.n	8006344 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	0018      	movs	r0, r3
 800630c:	f7ff fe28 	bl	8005f60 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	685a      	ldr	r2, [r3, #4]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	490e      	ldr	r1, [pc, #56]	@ (8006354 <I2C_IsErrorOccurred+0x1ec>)
 800631c:	400a      	ands	r2, r1
 800631e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006324:	6a3b      	ldr	r3, [r7, #32]
 8006326:	431a      	orrs	r2, r3
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2241      	movs	r2, #65	@ 0x41
 8006330:	2120      	movs	r1, #32
 8006332:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2242      	movs	r2, #66	@ 0x42
 8006338:	2100      	movs	r1, #0
 800633a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2240      	movs	r2, #64	@ 0x40
 8006340:	2100      	movs	r1, #0
 8006342:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8006344:	2327      	movs	r3, #39	@ 0x27
 8006346:	18fb      	adds	r3, r7, r3
 8006348:	781b      	ldrb	r3, [r3, #0]
}
 800634a:	0018      	movs	r0, r3
 800634c:	46bd      	mov	sp, r7
 800634e:	b00a      	add	sp, #40	@ 0x28
 8006350:	bd80      	pop	{r7, pc}
 8006352:	46c0      	nop			@ (mov r8, r8)
 8006354:	fe00e800 	.word	0xfe00e800

08006358 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006358:	b590      	push	{r4, r7, lr}
 800635a:	b087      	sub	sp, #28
 800635c:	af00      	add	r7, sp, #0
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	0008      	movs	r0, r1
 8006362:	0011      	movs	r1, r2
 8006364:	607b      	str	r3, [r7, #4]
 8006366:	240a      	movs	r4, #10
 8006368:	193b      	adds	r3, r7, r4
 800636a:	1c02      	adds	r2, r0, #0
 800636c:	801a      	strh	r2, [r3, #0]
 800636e:	2009      	movs	r0, #9
 8006370:	183b      	adds	r3, r7, r0
 8006372:	1c0a      	adds	r2, r1, #0
 8006374:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006376:	193b      	adds	r3, r7, r4
 8006378:	881b      	ldrh	r3, [r3, #0]
 800637a:	059b      	lsls	r3, r3, #22
 800637c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800637e:	183b      	adds	r3, r7, r0
 8006380:	781b      	ldrb	r3, [r3, #0]
 8006382:	0419      	lsls	r1, r3, #16
 8006384:	23ff      	movs	r3, #255	@ 0xff
 8006386:	041b      	lsls	r3, r3, #16
 8006388:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800638a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006392:	4313      	orrs	r3, r2
 8006394:	005b      	lsls	r3, r3, #1
 8006396:	085b      	lsrs	r3, r3, #1
 8006398:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063a2:	0d51      	lsrs	r1, r2, #21
 80063a4:	2280      	movs	r2, #128	@ 0x80
 80063a6:	00d2      	lsls	r2, r2, #3
 80063a8:	400a      	ands	r2, r1
 80063aa:	4907      	ldr	r1, [pc, #28]	@ (80063c8 <I2C_TransferConfig+0x70>)
 80063ac:	430a      	orrs	r2, r1
 80063ae:	43d2      	mvns	r2, r2
 80063b0:	401a      	ands	r2, r3
 80063b2:	0011      	movs	r1, r2
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	697a      	ldr	r2, [r7, #20]
 80063ba:	430a      	orrs	r2, r1
 80063bc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80063be:	46c0      	nop			@ (mov r8, r8)
 80063c0:	46bd      	mov	sp, r7
 80063c2:	b007      	add	sp, #28
 80063c4:	bd90      	pop	{r4, r7, pc}
 80063c6:	46c0      	nop			@ (mov r8, r8)
 80063c8:	03ff63ff 	.word	0x03ff63ff

080063cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2241      	movs	r2, #65	@ 0x41
 80063da:	5c9b      	ldrb	r3, [r3, r2]
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	2b20      	cmp	r3, #32
 80063e0:	d138      	bne.n	8006454 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2240      	movs	r2, #64	@ 0x40
 80063e6:	5c9b      	ldrb	r3, [r3, r2]
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d101      	bne.n	80063f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80063ec:	2302      	movs	r3, #2
 80063ee:	e032      	b.n	8006456 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2240      	movs	r2, #64	@ 0x40
 80063f4:	2101      	movs	r1, #1
 80063f6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2241      	movs	r2, #65	@ 0x41
 80063fc:	2124      	movs	r1, #36	@ 0x24
 80063fe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	2101      	movs	r1, #1
 800640c:	438a      	bics	r2, r1
 800640e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4911      	ldr	r1, [pc, #68]	@ (8006460 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800641c:	400a      	ands	r2, r1
 800641e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	6819      	ldr	r1, [r3, #0]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	683a      	ldr	r2, [r7, #0]
 800642c:	430a      	orrs	r2, r1
 800642e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	2101      	movs	r1, #1
 800643c:	430a      	orrs	r2, r1
 800643e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2241      	movs	r2, #65	@ 0x41
 8006444:	2120      	movs	r1, #32
 8006446:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2240      	movs	r2, #64	@ 0x40
 800644c:	2100      	movs	r1, #0
 800644e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006450:	2300      	movs	r3, #0
 8006452:	e000      	b.n	8006456 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006454:	2302      	movs	r3, #2
  }
}
 8006456:	0018      	movs	r0, r3
 8006458:	46bd      	mov	sp, r7
 800645a:	b002      	add	sp, #8
 800645c:	bd80      	pop	{r7, pc}
 800645e:	46c0      	nop			@ (mov r8, r8)
 8006460:	ffffefff 	.word	0xffffefff

08006464 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b084      	sub	sp, #16
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2241      	movs	r2, #65	@ 0x41
 8006472:	5c9b      	ldrb	r3, [r3, r2]
 8006474:	b2db      	uxtb	r3, r3
 8006476:	2b20      	cmp	r3, #32
 8006478:	d139      	bne.n	80064ee <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2240      	movs	r2, #64	@ 0x40
 800647e:	5c9b      	ldrb	r3, [r3, r2]
 8006480:	2b01      	cmp	r3, #1
 8006482:	d101      	bne.n	8006488 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006484:	2302      	movs	r3, #2
 8006486:	e033      	b.n	80064f0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2240      	movs	r2, #64	@ 0x40
 800648c:	2101      	movs	r1, #1
 800648e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2241      	movs	r2, #65	@ 0x41
 8006494:	2124      	movs	r1, #36	@ 0x24
 8006496:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2101      	movs	r1, #1
 80064a4:	438a      	bics	r2, r1
 80064a6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	4a11      	ldr	r2, [pc, #68]	@ (80064f8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80064b4:	4013      	ands	r3, r2
 80064b6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	021b      	lsls	r3, r3, #8
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	4313      	orrs	r3, r2
 80064c0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	2101      	movs	r1, #1
 80064d6:	430a      	orrs	r2, r1
 80064d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2241      	movs	r2, #65	@ 0x41
 80064de:	2120      	movs	r1, #32
 80064e0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2240      	movs	r2, #64	@ 0x40
 80064e6:	2100      	movs	r1, #0
 80064e8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80064ea:	2300      	movs	r3, #0
 80064ec:	e000      	b.n	80064f0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80064ee:	2302      	movs	r3, #2
  }
}
 80064f0:	0018      	movs	r0, r3
 80064f2:	46bd      	mov	sp, r7
 80064f4:	b004      	add	sp, #16
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	fffff0ff 	.word	0xfffff0ff

080064fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8006504:	4b19      	ldr	r3, [pc, #100]	@ (800656c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a19      	ldr	r2, [pc, #100]	@ (8006570 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800650a:	4013      	ands	r3, r2
 800650c:	0019      	movs	r1, r3
 800650e:	4b17      	ldr	r3, [pc, #92]	@ (800656c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	430a      	orrs	r2, r1
 8006514:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006516:	687a      	ldr	r2, [r7, #4]
 8006518:	2380      	movs	r3, #128	@ 0x80
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	429a      	cmp	r2, r3
 800651e:	d11f      	bne.n	8006560 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8006520:	4b14      	ldr	r3, [pc, #80]	@ (8006574 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	0013      	movs	r3, r2
 8006526:	005b      	lsls	r3, r3, #1
 8006528:	189b      	adds	r3, r3, r2
 800652a:	005b      	lsls	r3, r3, #1
 800652c:	4912      	ldr	r1, [pc, #72]	@ (8006578 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800652e:	0018      	movs	r0, r3
 8006530:	f7f9 fe04 	bl	800013c <__udivsi3>
 8006534:	0003      	movs	r3, r0
 8006536:	3301      	adds	r3, #1
 8006538:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800653a:	e008      	b.n	800654e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d003      	beq.n	800654a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	3b01      	subs	r3, #1
 8006546:	60fb      	str	r3, [r7, #12]
 8006548:	e001      	b.n	800654e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800654a:	2303      	movs	r3, #3
 800654c:	e009      	b.n	8006562 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800654e:	4b07      	ldr	r3, [pc, #28]	@ (800656c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006550:	695a      	ldr	r2, [r3, #20]
 8006552:	2380      	movs	r3, #128	@ 0x80
 8006554:	00db      	lsls	r3, r3, #3
 8006556:	401a      	ands	r2, r3
 8006558:	2380      	movs	r3, #128	@ 0x80
 800655a:	00db      	lsls	r3, r3, #3
 800655c:	429a      	cmp	r2, r3
 800655e:	d0ed      	beq.n	800653c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8006560:	2300      	movs	r3, #0
}
 8006562:	0018      	movs	r0, r3
 8006564:	46bd      	mov	sp, r7
 8006566:	b004      	add	sp, #16
 8006568:	bd80      	pop	{r7, pc}
 800656a:	46c0      	nop			@ (mov r8, r8)
 800656c:	40007000 	.word	0x40007000
 8006570:	fffff9ff 	.word	0xfffff9ff
 8006574:	20000000 	.word	0x20000000
 8006578:	000f4240 	.word	0x000f4240

0800657c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8006580:	4b03      	ldr	r3, [pc, #12]	@ (8006590 <LL_RCC_GetAPB1Prescaler+0x14>)
 8006582:	689a      	ldr	r2, [r3, #8]
 8006584:	23e0      	movs	r3, #224	@ 0xe0
 8006586:	01db      	lsls	r3, r3, #7
 8006588:	4013      	ands	r3, r2
}
 800658a:	0018      	movs	r0, r3
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}
 8006590:	40021000 	.word	0x40021000

08006594 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b088      	sub	sp, #32
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d102      	bne.n	80065a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	f000 fb50 	bl	8006c48 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	2201      	movs	r2, #1
 80065ae:	4013      	ands	r3, r2
 80065b0:	d100      	bne.n	80065b4 <HAL_RCC_OscConfig+0x20>
 80065b2:	e07c      	b.n	80066ae <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065b4:	4bc3      	ldr	r3, [pc, #780]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	2238      	movs	r2, #56	@ 0x38
 80065ba:	4013      	ands	r3, r2
 80065bc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065be:	4bc1      	ldr	r3, [pc, #772]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	2203      	movs	r2, #3
 80065c4:	4013      	ands	r3, r2
 80065c6:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80065c8:	69bb      	ldr	r3, [r7, #24]
 80065ca:	2b10      	cmp	r3, #16
 80065cc:	d102      	bne.n	80065d4 <HAL_RCC_OscConfig+0x40>
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	2b03      	cmp	r3, #3
 80065d2:	d002      	beq.n	80065da <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80065d4:	69bb      	ldr	r3, [r7, #24]
 80065d6:	2b08      	cmp	r3, #8
 80065d8:	d10b      	bne.n	80065f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065da:	4bba      	ldr	r3, [pc, #744]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	2380      	movs	r3, #128	@ 0x80
 80065e0:	029b      	lsls	r3, r3, #10
 80065e2:	4013      	ands	r3, r2
 80065e4:	d062      	beq.n	80066ac <HAL_RCC_OscConfig+0x118>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d15e      	bne.n	80066ac <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e32a      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	685a      	ldr	r2, [r3, #4]
 80065f6:	2380      	movs	r3, #128	@ 0x80
 80065f8:	025b      	lsls	r3, r3, #9
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d107      	bne.n	800660e <HAL_RCC_OscConfig+0x7a>
 80065fe:	4bb1      	ldr	r3, [pc, #708]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	4bb0      	ldr	r3, [pc, #704]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006604:	2180      	movs	r1, #128	@ 0x80
 8006606:	0249      	lsls	r1, r1, #9
 8006608:	430a      	orrs	r2, r1
 800660a:	601a      	str	r2, [r3, #0]
 800660c:	e020      	b.n	8006650 <HAL_RCC_OscConfig+0xbc>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	685a      	ldr	r2, [r3, #4]
 8006612:	23a0      	movs	r3, #160	@ 0xa0
 8006614:	02db      	lsls	r3, r3, #11
 8006616:	429a      	cmp	r2, r3
 8006618:	d10e      	bne.n	8006638 <HAL_RCC_OscConfig+0xa4>
 800661a:	4baa      	ldr	r3, [pc, #680]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	4ba9      	ldr	r3, [pc, #676]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006620:	2180      	movs	r1, #128	@ 0x80
 8006622:	02c9      	lsls	r1, r1, #11
 8006624:	430a      	orrs	r2, r1
 8006626:	601a      	str	r2, [r3, #0]
 8006628:	4ba6      	ldr	r3, [pc, #664]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	4ba5      	ldr	r3, [pc, #660]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800662e:	2180      	movs	r1, #128	@ 0x80
 8006630:	0249      	lsls	r1, r1, #9
 8006632:	430a      	orrs	r2, r1
 8006634:	601a      	str	r2, [r3, #0]
 8006636:	e00b      	b.n	8006650 <HAL_RCC_OscConfig+0xbc>
 8006638:	4ba2      	ldr	r3, [pc, #648]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	4ba1      	ldr	r3, [pc, #644]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800663e:	49a2      	ldr	r1, [pc, #648]	@ (80068c8 <HAL_RCC_OscConfig+0x334>)
 8006640:	400a      	ands	r2, r1
 8006642:	601a      	str	r2, [r3, #0]
 8006644:	4b9f      	ldr	r3, [pc, #636]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	4b9e      	ldr	r3, [pc, #632]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800664a:	49a0      	ldr	r1, [pc, #640]	@ (80068cc <HAL_RCC_OscConfig+0x338>)
 800664c:	400a      	ands	r2, r1
 800664e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d014      	beq.n	8006682 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006658:	f7fe fd64 	bl	8005124 <HAL_GetTick>
 800665c:	0003      	movs	r3, r0
 800665e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006660:	e008      	b.n	8006674 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006662:	f7fe fd5f 	bl	8005124 <HAL_GetTick>
 8006666:	0002      	movs	r2, r0
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	1ad3      	subs	r3, r2, r3
 800666c:	2b64      	cmp	r3, #100	@ 0x64
 800666e:	d901      	bls.n	8006674 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8006670:	2303      	movs	r3, #3
 8006672:	e2e9      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006674:	4b93      	ldr	r3, [pc, #588]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	2380      	movs	r3, #128	@ 0x80
 800667a:	029b      	lsls	r3, r3, #10
 800667c:	4013      	ands	r3, r2
 800667e:	d0f0      	beq.n	8006662 <HAL_RCC_OscConfig+0xce>
 8006680:	e015      	b.n	80066ae <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006682:	f7fe fd4f 	bl	8005124 <HAL_GetTick>
 8006686:	0003      	movs	r3, r0
 8006688:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800668a:	e008      	b.n	800669e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800668c:	f7fe fd4a 	bl	8005124 <HAL_GetTick>
 8006690:	0002      	movs	r2, r0
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	1ad3      	subs	r3, r2, r3
 8006696:	2b64      	cmp	r3, #100	@ 0x64
 8006698:	d901      	bls.n	800669e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800669a:	2303      	movs	r3, #3
 800669c:	e2d4      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800669e:	4b89      	ldr	r3, [pc, #548]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	2380      	movs	r3, #128	@ 0x80
 80066a4:	029b      	lsls	r3, r3, #10
 80066a6:	4013      	ands	r3, r2
 80066a8:	d1f0      	bne.n	800668c <HAL_RCC_OscConfig+0xf8>
 80066aa:	e000      	b.n	80066ae <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066ac:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	2202      	movs	r2, #2
 80066b4:	4013      	ands	r3, r2
 80066b6:	d100      	bne.n	80066ba <HAL_RCC_OscConfig+0x126>
 80066b8:	e099      	b.n	80067ee <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80066ba:	4b82      	ldr	r3, [pc, #520]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	2238      	movs	r2, #56	@ 0x38
 80066c0:	4013      	ands	r3, r2
 80066c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80066c4:	4b7f      	ldr	r3, [pc, #508]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	2203      	movs	r2, #3
 80066ca:	4013      	ands	r3, r2
 80066cc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	2b10      	cmp	r3, #16
 80066d2:	d102      	bne.n	80066da <HAL_RCC_OscConfig+0x146>
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	2b02      	cmp	r3, #2
 80066d8:	d002      	beq.n	80066e0 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d135      	bne.n	800674c <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80066e0:	4b78      	ldr	r3, [pc, #480]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	2380      	movs	r3, #128	@ 0x80
 80066e6:	00db      	lsls	r3, r3, #3
 80066e8:	4013      	ands	r3, r2
 80066ea:	d005      	beq.n	80066f8 <HAL_RCC_OscConfig+0x164>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d101      	bne.n	80066f8 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	e2a7      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066f8:	4b72      	ldr	r3, [pc, #456]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	4a74      	ldr	r2, [pc, #464]	@ (80068d0 <HAL_RCC_OscConfig+0x33c>)
 80066fe:	4013      	ands	r3, r2
 8006700:	0019      	movs	r1, r3
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	695b      	ldr	r3, [r3, #20]
 8006706:	021a      	lsls	r2, r3, #8
 8006708:	4b6e      	ldr	r3, [pc, #440]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800670a:	430a      	orrs	r2, r1
 800670c:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800670e:	69bb      	ldr	r3, [r7, #24]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d112      	bne.n	800673a <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006714:	4b6b      	ldr	r3, [pc, #428]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a6e      	ldr	r2, [pc, #440]	@ (80068d4 <HAL_RCC_OscConfig+0x340>)
 800671a:	4013      	ands	r3, r2
 800671c:	0019      	movs	r1, r3
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	691a      	ldr	r2, [r3, #16]
 8006722:	4b68      	ldr	r3, [pc, #416]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006724:	430a      	orrs	r2, r1
 8006726:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8006728:	4b66      	ldr	r3, [pc, #408]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	0adb      	lsrs	r3, r3, #11
 800672e:	2207      	movs	r2, #7
 8006730:	4013      	ands	r3, r2
 8006732:	4a69      	ldr	r2, [pc, #420]	@ (80068d8 <HAL_RCC_OscConfig+0x344>)
 8006734:	40da      	lsrs	r2, r3
 8006736:	4b69      	ldr	r3, [pc, #420]	@ (80068dc <HAL_RCC_OscConfig+0x348>)
 8006738:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800673a:	4b69      	ldr	r3, [pc, #420]	@ (80068e0 <HAL_RCC_OscConfig+0x34c>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	0018      	movs	r0, r3
 8006740:	f7fe fc94 	bl	800506c <HAL_InitTick>
 8006744:	1e03      	subs	r3, r0, #0
 8006746:	d051      	beq.n	80067ec <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	e27d      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d030      	beq.n	80067b6 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006754:	4b5b      	ldr	r3, [pc, #364]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a5e      	ldr	r2, [pc, #376]	@ (80068d4 <HAL_RCC_OscConfig+0x340>)
 800675a:	4013      	ands	r3, r2
 800675c:	0019      	movs	r1, r3
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	691a      	ldr	r2, [r3, #16]
 8006762:	4b58      	ldr	r3, [pc, #352]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006764:	430a      	orrs	r2, r1
 8006766:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8006768:	4b56      	ldr	r3, [pc, #344]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	4b55      	ldr	r3, [pc, #340]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800676e:	2180      	movs	r1, #128	@ 0x80
 8006770:	0049      	lsls	r1, r1, #1
 8006772:	430a      	orrs	r2, r1
 8006774:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006776:	f7fe fcd5 	bl	8005124 <HAL_GetTick>
 800677a:	0003      	movs	r3, r0
 800677c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800677e:	e008      	b.n	8006792 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006780:	f7fe fcd0 	bl	8005124 <HAL_GetTick>
 8006784:	0002      	movs	r2, r0
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	2b02      	cmp	r3, #2
 800678c:	d901      	bls.n	8006792 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e25a      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006792:	4b4c      	ldr	r3, [pc, #304]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	2380      	movs	r3, #128	@ 0x80
 8006798:	00db      	lsls	r3, r3, #3
 800679a:	4013      	ands	r3, r2
 800679c:	d0f0      	beq.n	8006780 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800679e:	4b49      	ldr	r3, [pc, #292]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	4a4b      	ldr	r2, [pc, #300]	@ (80068d0 <HAL_RCC_OscConfig+0x33c>)
 80067a4:	4013      	ands	r3, r2
 80067a6:	0019      	movs	r1, r3
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	695b      	ldr	r3, [r3, #20]
 80067ac:	021a      	lsls	r2, r3, #8
 80067ae:	4b45      	ldr	r3, [pc, #276]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80067b0:	430a      	orrs	r2, r1
 80067b2:	605a      	str	r2, [r3, #4]
 80067b4:	e01b      	b.n	80067ee <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80067b6:	4b43      	ldr	r3, [pc, #268]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	4b42      	ldr	r3, [pc, #264]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80067bc:	4949      	ldr	r1, [pc, #292]	@ (80068e4 <HAL_RCC_OscConfig+0x350>)
 80067be:	400a      	ands	r2, r1
 80067c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067c2:	f7fe fcaf 	bl	8005124 <HAL_GetTick>
 80067c6:	0003      	movs	r3, r0
 80067c8:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80067ca:	e008      	b.n	80067de <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067cc:	f7fe fcaa 	bl	8005124 <HAL_GetTick>
 80067d0:	0002      	movs	r2, r0
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	1ad3      	subs	r3, r2, r3
 80067d6:	2b02      	cmp	r3, #2
 80067d8:	d901      	bls.n	80067de <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80067da:	2303      	movs	r3, #3
 80067dc:	e234      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80067de:	4b39      	ldr	r3, [pc, #228]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	2380      	movs	r3, #128	@ 0x80
 80067e4:	00db      	lsls	r3, r3, #3
 80067e6:	4013      	ands	r3, r2
 80067e8:	d1f0      	bne.n	80067cc <HAL_RCC_OscConfig+0x238>
 80067ea:	e000      	b.n	80067ee <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80067ec:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	2208      	movs	r2, #8
 80067f4:	4013      	ands	r3, r2
 80067f6:	d047      	beq.n	8006888 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80067f8:	4b32      	ldr	r3, [pc, #200]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	2238      	movs	r2, #56	@ 0x38
 80067fe:	4013      	ands	r3, r2
 8006800:	2b18      	cmp	r3, #24
 8006802:	d10a      	bne.n	800681a <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8006804:	4b2f      	ldr	r3, [pc, #188]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006806:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006808:	2202      	movs	r2, #2
 800680a:	4013      	ands	r3, r2
 800680c:	d03c      	beq.n	8006888 <HAL_RCC_OscConfig+0x2f4>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d138      	bne.n	8006888 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8006816:	2301      	movs	r3, #1
 8006818:	e216      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	699b      	ldr	r3, [r3, #24]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d019      	beq.n	8006856 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8006822:	4b28      	ldr	r3, [pc, #160]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006824:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006826:	4b27      	ldr	r3, [pc, #156]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006828:	2101      	movs	r1, #1
 800682a:	430a      	orrs	r2, r1
 800682c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800682e:	f7fe fc79 	bl	8005124 <HAL_GetTick>
 8006832:	0003      	movs	r3, r0
 8006834:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006836:	e008      	b.n	800684a <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006838:	f7fe fc74 	bl	8005124 <HAL_GetTick>
 800683c:	0002      	movs	r2, r0
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	1ad3      	subs	r3, r2, r3
 8006842:	2b02      	cmp	r3, #2
 8006844:	d901      	bls.n	800684a <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8006846:	2303      	movs	r3, #3
 8006848:	e1fe      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800684a:	4b1e      	ldr	r3, [pc, #120]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800684c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800684e:	2202      	movs	r2, #2
 8006850:	4013      	ands	r3, r2
 8006852:	d0f1      	beq.n	8006838 <HAL_RCC_OscConfig+0x2a4>
 8006854:	e018      	b.n	8006888 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8006856:	4b1b      	ldr	r3, [pc, #108]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006858:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800685a:	4b1a      	ldr	r3, [pc, #104]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800685c:	2101      	movs	r1, #1
 800685e:	438a      	bics	r2, r1
 8006860:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006862:	f7fe fc5f 	bl	8005124 <HAL_GetTick>
 8006866:	0003      	movs	r3, r0
 8006868:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800686a:	e008      	b.n	800687e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800686c:	f7fe fc5a 	bl	8005124 <HAL_GetTick>
 8006870:	0002      	movs	r2, r0
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	1ad3      	subs	r3, r2, r3
 8006876:	2b02      	cmp	r3, #2
 8006878:	d901      	bls.n	800687e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800687a:	2303      	movs	r3, #3
 800687c:	e1e4      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800687e:	4b11      	ldr	r3, [pc, #68]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006880:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006882:	2202      	movs	r2, #2
 8006884:	4013      	ands	r3, r2
 8006886:	d1f1      	bne.n	800686c <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2204      	movs	r2, #4
 800688e:	4013      	ands	r3, r2
 8006890:	d100      	bne.n	8006894 <HAL_RCC_OscConfig+0x300>
 8006892:	e0c7      	b.n	8006a24 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006894:	231f      	movs	r3, #31
 8006896:	18fb      	adds	r3, r7, r3
 8006898:	2200      	movs	r2, #0
 800689a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800689c:	4b09      	ldr	r3, [pc, #36]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	2238      	movs	r2, #56	@ 0x38
 80068a2:	4013      	ands	r3, r2
 80068a4:	2b20      	cmp	r3, #32
 80068a6:	d11f      	bne.n	80068e8 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80068a8:	4b06      	ldr	r3, [pc, #24]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80068aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068ac:	2202      	movs	r2, #2
 80068ae:	4013      	ands	r3, r2
 80068b0:	d100      	bne.n	80068b4 <HAL_RCC_OscConfig+0x320>
 80068b2:	e0b7      	b.n	8006a24 <HAL_RCC_OscConfig+0x490>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d000      	beq.n	80068be <HAL_RCC_OscConfig+0x32a>
 80068bc:	e0b2      	b.n	8006a24 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e1c2      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
 80068c2:	46c0      	nop			@ (mov r8, r8)
 80068c4:	40021000 	.word	0x40021000
 80068c8:	fffeffff 	.word	0xfffeffff
 80068cc:	fffbffff 	.word	0xfffbffff
 80068d0:	ffff80ff 	.word	0xffff80ff
 80068d4:	ffffc7ff 	.word	0xffffc7ff
 80068d8:	00f42400 	.word	0x00f42400
 80068dc:	20000000 	.word	0x20000000
 80068e0:	20000004 	.word	0x20000004
 80068e4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80068e8:	4bb5      	ldr	r3, [pc, #724]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 80068ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80068ec:	2380      	movs	r3, #128	@ 0x80
 80068ee:	055b      	lsls	r3, r3, #21
 80068f0:	4013      	ands	r3, r2
 80068f2:	d101      	bne.n	80068f8 <HAL_RCC_OscConfig+0x364>
 80068f4:	2301      	movs	r3, #1
 80068f6:	e000      	b.n	80068fa <HAL_RCC_OscConfig+0x366>
 80068f8:	2300      	movs	r3, #0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d011      	beq.n	8006922 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80068fe:	4bb0      	ldr	r3, [pc, #704]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006900:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006902:	4baf      	ldr	r3, [pc, #700]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006904:	2180      	movs	r1, #128	@ 0x80
 8006906:	0549      	lsls	r1, r1, #21
 8006908:	430a      	orrs	r2, r1
 800690a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800690c:	4bac      	ldr	r3, [pc, #688]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 800690e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006910:	2380      	movs	r3, #128	@ 0x80
 8006912:	055b      	lsls	r3, r3, #21
 8006914:	4013      	ands	r3, r2
 8006916:	60fb      	str	r3, [r7, #12]
 8006918:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800691a:	231f      	movs	r3, #31
 800691c:	18fb      	adds	r3, r7, r3
 800691e:	2201      	movs	r2, #1
 8006920:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006922:	4ba8      	ldr	r3, [pc, #672]	@ (8006bc4 <HAL_RCC_OscConfig+0x630>)
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	2380      	movs	r3, #128	@ 0x80
 8006928:	005b      	lsls	r3, r3, #1
 800692a:	4013      	ands	r3, r2
 800692c:	d11a      	bne.n	8006964 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800692e:	4ba5      	ldr	r3, [pc, #660]	@ (8006bc4 <HAL_RCC_OscConfig+0x630>)
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	4ba4      	ldr	r3, [pc, #656]	@ (8006bc4 <HAL_RCC_OscConfig+0x630>)
 8006934:	2180      	movs	r1, #128	@ 0x80
 8006936:	0049      	lsls	r1, r1, #1
 8006938:	430a      	orrs	r2, r1
 800693a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800693c:	f7fe fbf2 	bl	8005124 <HAL_GetTick>
 8006940:	0003      	movs	r3, r0
 8006942:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006944:	e008      	b.n	8006958 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006946:	f7fe fbed 	bl	8005124 <HAL_GetTick>
 800694a:	0002      	movs	r2, r0
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	1ad3      	subs	r3, r2, r3
 8006950:	2b02      	cmp	r3, #2
 8006952:	d901      	bls.n	8006958 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8006954:	2303      	movs	r3, #3
 8006956:	e177      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006958:	4b9a      	ldr	r3, [pc, #616]	@ (8006bc4 <HAL_RCC_OscConfig+0x630>)
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	2380      	movs	r3, #128	@ 0x80
 800695e:	005b      	lsls	r3, r3, #1
 8006960:	4013      	ands	r3, r2
 8006962:	d0f0      	beq.n	8006946 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	689b      	ldr	r3, [r3, #8]
 8006968:	2b01      	cmp	r3, #1
 800696a:	d106      	bne.n	800697a <HAL_RCC_OscConfig+0x3e6>
 800696c:	4b94      	ldr	r3, [pc, #592]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 800696e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006970:	4b93      	ldr	r3, [pc, #588]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006972:	2101      	movs	r1, #1
 8006974:	430a      	orrs	r2, r1
 8006976:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006978:	e01c      	b.n	80069b4 <HAL_RCC_OscConfig+0x420>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	2b05      	cmp	r3, #5
 8006980:	d10c      	bne.n	800699c <HAL_RCC_OscConfig+0x408>
 8006982:	4b8f      	ldr	r3, [pc, #572]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006984:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006986:	4b8e      	ldr	r3, [pc, #568]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006988:	2104      	movs	r1, #4
 800698a:	430a      	orrs	r2, r1
 800698c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800698e:	4b8c      	ldr	r3, [pc, #560]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006990:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006992:	4b8b      	ldr	r3, [pc, #556]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006994:	2101      	movs	r1, #1
 8006996:	430a      	orrs	r2, r1
 8006998:	65da      	str	r2, [r3, #92]	@ 0x5c
 800699a:	e00b      	b.n	80069b4 <HAL_RCC_OscConfig+0x420>
 800699c:	4b88      	ldr	r3, [pc, #544]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 800699e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80069a0:	4b87      	ldr	r3, [pc, #540]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 80069a2:	2101      	movs	r1, #1
 80069a4:	438a      	bics	r2, r1
 80069a6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80069a8:	4b85      	ldr	r3, [pc, #532]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 80069aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80069ac:	4b84      	ldr	r3, [pc, #528]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 80069ae:	2104      	movs	r1, #4
 80069b0:	438a      	bics	r2, r1
 80069b2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d014      	beq.n	80069e6 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069bc:	f7fe fbb2 	bl	8005124 <HAL_GetTick>
 80069c0:	0003      	movs	r3, r0
 80069c2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069c4:	e009      	b.n	80069da <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069c6:	f7fe fbad 	bl	8005124 <HAL_GetTick>
 80069ca:	0002      	movs	r2, r0
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	1ad3      	subs	r3, r2, r3
 80069d0:	4a7d      	ldr	r2, [pc, #500]	@ (8006bc8 <HAL_RCC_OscConfig+0x634>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d901      	bls.n	80069da <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80069d6:	2303      	movs	r3, #3
 80069d8:	e136      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069da:	4b79      	ldr	r3, [pc, #484]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 80069dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069de:	2202      	movs	r2, #2
 80069e0:	4013      	ands	r3, r2
 80069e2:	d0f0      	beq.n	80069c6 <HAL_RCC_OscConfig+0x432>
 80069e4:	e013      	b.n	8006a0e <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069e6:	f7fe fb9d 	bl	8005124 <HAL_GetTick>
 80069ea:	0003      	movs	r3, r0
 80069ec:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80069ee:	e009      	b.n	8006a04 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069f0:	f7fe fb98 	bl	8005124 <HAL_GetTick>
 80069f4:	0002      	movs	r2, r0
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	1ad3      	subs	r3, r2, r3
 80069fa:	4a73      	ldr	r2, [pc, #460]	@ (8006bc8 <HAL_RCC_OscConfig+0x634>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d901      	bls.n	8006a04 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8006a00:	2303      	movs	r3, #3
 8006a02:	e121      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a04:	4b6e      	ldr	r3, [pc, #440]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006a06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a08:	2202      	movs	r2, #2
 8006a0a:	4013      	ands	r3, r2
 8006a0c:	d1f0      	bne.n	80069f0 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006a0e:	231f      	movs	r3, #31
 8006a10:	18fb      	adds	r3, r7, r3
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d105      	bne.n	8006a24 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006a18:	4b69      	ldr	r3, [pc, #420]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006a1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a1c:	4b68      	ldr	r3, [pc, #416]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006a1e:	496b      	ldr	r1, [pc, #428]	@ (8006bcc <HAL_RCC_OscConfig+0x638>)
 8006a20:	400a      	ands	r2, r1
 8006a22:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2220      	movs	r2, #32
 8006a2a:	4013      	ands	r3, r2
 8006a2c:	d039      	beq.n	8006aa2 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	69db      	ldr	r3, [r3, #28]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d01b      	beq.n	8006a6e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006a36:	4b62      	ldr	r3, [pc, #392]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	4b61      	ldr	r3, [pc, #388]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006a3c:	2180      	movs	r1, #128	@ 0x80
 8006a3e:	03c9      	lsls	r1, r1, #15
 8006a40:	430a      	orrs	r2, r1
 8006a42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a44:	f7fe fb6e 	bl	8005124 <HAL_GetTick>
 8006a48:	0003      	movs	r3, r0
 8006a4a:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006a4c:	e008      	b.n	8006a60 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006a4e:	f7fe fb69 	bl	8005124 <HAL_GetTick>
 8006a52:	0002      	movs	r2, r0
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	2b02      	cmp	r3, #2
 8006a5a:	d901      	bls.n	8006a60 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	e0f3      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006a60:	4b57      	ldr	r3, [pc, #348]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006a62:	681a      	ldr	r2, [r3, #0]
 8006a64:	2380      	movs	r3, #128	@ 0x80
 8006a66:	041b      	lsls	r3, r3, #16
 8006a68:	4013      	ands	r3, r2
 8006a6a:	d0f0      	beq.n	8006a4e <HAL_RCC_OscConfig+0x4ba>
 8006a6c:	e019      	b.n	8006aa2 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006a6e:	4b54      	ldr	r3, [pc, #336]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	4b53      	ldr	r3, [pc, #332]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006a74:	4956      	ldr	r1, [pc, #344]	@ (8006bd0 <HAL_RCC_OscConfig+0x63c>)
 8006a76:	400a      	ands	r2, r1
 8006a78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a7a:	f7fe fb53 	bl	8005124 <HAL_GetTick>
 8006a7e:	0003      	movs	r3, r0
 8006a80:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006a82:	e008      	b.n	8006a96 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006a84:	f7fe fb4e 	bl	8005124 <HAL_GetTick>
 8006a88:	0002      	movs	r2, r0
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	1ad3      	subs	r3, r2, r3
 8006a8e:	2b02      	cmp	r3, #2
 8006a90:	d901      	bls.n	8006a96 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8006a92:	2303      	movs	r3, #3
 8006a94:	e0d8      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006a96:	4b4a      	ldr	r3, [pc, #296]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	2380      	movs	r3, #128	@ 0x80
 8006a9c:	041b      	lsls	r3, r3, #16
 8006a9e:	4013      	ands	r3, r2
 8006aa0:	d1f0      	bne.n	8006a84 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6a1b      	ldr	r3, [r3, #32]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d100      	bne.n	8006aac <HAL_RCC_OscConfig+0x518>
 8006aaa:	e0cc      	b.n	8006c46 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006aac:	4b44      	ldr	r3, [pc, #272]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	2238      	movs	r2, #56	@ 0x38
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	2b10      	cmp	r3, #16
 8006ab6:	d100      	bne.n	8006aba <HAL_RCC_OscConfig+0x526>
 8006ab8:	e07b      	b.n	8006bb2 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	2b02      	cmp	r3, #2
 8006ac0:	d156      	bne.n	8006b70 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ac2:	4b3f      	ldr	r3, [pc, #252]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	4b3e      	ldr	r3, [pc, #248]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006ac8:	4942      	ldr	r1, [pc, #264]	@ (8006bd4 <HAL_RCC_OscConfig+0x640>)
 8006aca:	400a      	ands	r2, r1
 8006acc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ace:	f7fe fb29 	bl	8005124 <HAL_GetTick>
 8006ad2:	0003      	movs	r3, r0
 8006ad4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ad6:	e008      	b.n	8006aea <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ad8:	f7fe fb24 	bl	8005124 <HAL_GetTick>
 8006adc:	0002      	movs	r2, r0
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	2b02      	cmp	r3, #2
 8006ae4:	d901      	bls.n	8006aea <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8006ae6:	2303      	movs	r3, #3
 8006ae8:	e0ae      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006aea:	4b35      	ldr	r3, [pc, #212]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	2380      	movs	r3, #128	@ 0x80
 8006af0:	049b      	lsls	r3, r3, #18
 8006af2:	4013      	ands	r3, r2
 8006af4:	d1f0      	bne.n	8006ad8 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006af6:	4b32      	ldr	r3, [pc, #200]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	4a37      	ldr	r2, [pc, #220]	@ (8006bd8 <HAL_RCC_OscConfig+0x644>)
 8006afc:	4013      	ands	r3, r2
 8006afe:	0019      	movs	r1, r3
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b08:	431a      	orrs	r2, r3
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b0e:	021b      	lsls	r3, r3, #8
 8006b10:	431a      	orrs	r2, r3
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b16:	431a      	orrs	r2, r3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b1c:	431a      	orrs	r2, r3
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b22:	431a      	orrs	r2, r3
 8006b24:	4b26      	ldr	r3, [pc, #152]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006b26:	430a      	orrs	r2, r1
 8006b28:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b2a:	4b25      	ldr	r3, [pc, #148]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006b2c:	681a      	ldr	r2, [r3, #0]
 8006b2e:	4b24      	ldr	r3, [pc, #144]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006b30:	2180      	movs	r1, #128	@ 0x80
 8006b32:	0449      	lsls	r1, r1, #17
 8006b34:	430a      	orrs	r2, r1
 8006b36:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8006b38:	4b21      	ldr	r3, [pc, #132]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006b3a:	68da      	ldr	r2, [r3, #12]
 8006b3c:	4b20      	ldr	r3, [pc, #128]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006b3e:	2180      	movs	r1, #128	@ 0x80
 8006b40:	0549      	lsls	r1, r1, #21
 8006b42:	430a      	orrs	r2, r1
 8006b44:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b46:	f7fe faed 	bl	8005124 <HAL_GetTick>
 8006b4a:	0003      	movs	r3, r0
 8006b4c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b4e:	e008      	b.n	8006b62 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b50:	f7fe fae8 	bl	8005124 <HAL_GetTick>
 8006b54:	0002      	movs	r2, r0
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	1ad3      	subs	r3, r2, r3
 8006b5a:	2b02      	cmp	r3, #2
 8006b5c:	d901      	bls.n	8006b62 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8006b5e:	2303      	movs	r3, #3
 8006b60:	e072      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b62:	4b17      	ldr	r3, [pc, #92]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	2380      	movs	r3, #128	@ 0x80
 8006b68:	049b      	lsls	r3, r3, #18
 8006b6a:	4013      	ands	r3, r2
 8006b6c:	d0f0      	beq.n	8006b50 <HAL_RCC_OscConfig+0x5bc>
 8006b6e:	e06a      	b.n	8006c46 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b70:	4b13      	ldr	r3, [pc, #76]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	4b12      	ldr	r3, [pc, #72]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006b76:	4917      	ldr	r1, [pc, #92]	@ (8006bd4 <HAL_RCC_OscConfig+0x640>)
 8006b78:	400a      	ands	r2, r1
 8006b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b7c:	f7fe fad2 	bl	8005124 <HAL_GetTick>
 8006b80:	0003      	movs	r3, r0
 8006b82:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b84:	e008      	b.n	8006b98 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b86:	f7fe facd 	bl	8005124 <HAL_GetTick>
 8006b8a:	0002      	movs	r2, r0
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	d901      	bls.n	8006b98 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8006b94:	2303      	movs	r3, #3
 8006b96:	e057      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b98:	4b09      	ldr	r3, [pc, #36]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	2380      	movs	r3, #128	@ 0x80
 8006b9e:	049b      	lsls	r3, r3, #18
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	d1f0      	bne.n	8006b86 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8006ba4:	4b06      	ldr	r3, [pc, #24]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006ba6:	68da      	ldr	r2, [r3, #12]
 8006ba8:	4b05      	ldr	r3, [pc, #20]	@ (8006bc0 <HAL_RCC_OscConfig+0x62c>)
 8006baa:	490c      	ldr	r1, [pc, #48]	@ (8006bdc <HAL_RCC_OscConfig+0x648>)
 8006bac:	400a      	ands	r2, r1
 8006bae:	60da      	str	r2, [r3, #12]
 8006bb0:	e049      	b.n	8006c46 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a1b      	ldr	r3, [r3, #32]
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d112      	bne.n	8006be0 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	e044      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
 8006bbe:	46c0      	nop			@ (mov r8, r8)
 8006bc0:	40021000 	.word	0x40021000
 8006bc4:	40007000 	.word	0x40007000
 8006bc8:	00001388 	.word	0x00001388
 8006bcc:	efffffff 	.word	0xefffffff
 8006bd0:	ffbfffff 	.word	0xffbfffff
 8006bd4:	feffffff 	.word	0xfeffffff
 8006bd8:	11c1808c 	.word	0x11c1808c
 8006bdc:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8006be0:	4b1b      	ldr	r3, [pc, #108]	@ (8006c50 <HAL_RCC_OscConfig+0x6bc>)
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	2203      	movs	r2, #3
 8006bea:	401a      	ands	r2, r3
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d126      	bne.n	8006c42 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	2270      	movs	r2, #112	@ 0x70
 8006bf8:	401a      	ands	r2, r3
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d11f      	bne.n	8006c42 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006c02:	697a      	ldr	r2, [r7, #20]
 8006c04:	23fe      	movs	r3, #254	@ 0xfe
 8006c06:	01db      	lsls	r3, r3, #7
 8006c08:	401a      	ands	r2, r3
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c0e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006c10:	429a      	cmp	r2, r3
 8006c12:	d116      	bne.n	8006c42 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006c14:	697a      	ldr	r2, [r7, #20]
 8006c16:	23f8      	movs	r3, #248	@ 0xf8
 8006c18:	039b      	lsls	r3, r3, #14
 8006c1a:	401a      	ands	r2, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006c20:	429a      	cmp	r2, r3
 8006c22:	d10e      	bne.n	8006c42 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006c24:	697a      	ldr	r2, [r7, #20]
 8006c26:	23e0      	movs	r3, #224	@ 0xe0
 8006c28:	051b      	lsls	r3, r3, #20
 8006c2a:	401a      	ands	r2, r3
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d106      	bne.n	8006c42 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	0f5b      	lsrs	r3, r3, #29
 8006c38:	075a      	lsls	r2, r3, #29
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d001      	beq.n	8006c46 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e000      	b.n	8006c48 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8006c46:	2300      	movs	r3, #0
}
 8006c48:	0018      	movs	r0, r3
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	b008      	add	sp, #32
 8006c4e:	bd80      	pop	{r7, pc}
 8006c50:	40021000 	.word	0x40021000

08006c54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b084      	sub	sp, #16
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d101      	bne.n	8006c68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	e0e9      	b.n	8006e3c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006c68:	4b76      	ldr	r3, [pc, #472]	@ (8006e44 <HAL_RCC_ClockConfig+0x1f0>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	2207      	movs	r2, #7
 8006c6e:	4013      	ands	r3, r2
 8006c70:	683a      	ldr	r2, [r7, #0]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d91e      	bls.n	8006cb4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c76:	4b73      	ldr	r3, [pc, #460]	@ (8006e44 <HAL_RCC_ClockConfig+0x1f0>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	2207      	movs	r2, #7
 8006c7c:	4393      	bics	r3, r2
 8006c7e:	0019      	movs	r1, r3
 8006c80:	4b70      	ldr	r3, [pc, #448]	@ (8006e44 <HAL_RCC_ClockConfig+0x1f0>)
 8006c82:	683a      	ldr	r2, [r7, #0]
 8006c84:	430a      	orrs	r2, r1
 8006c86:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006c88:	f7fe fa4c 	bl	8005124 <HAL_GetTick>
 8006c8c:	0003      	movs	r3, r0
 8006c8e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006c90:	e009      	b.n	8006ca6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c92:	f7fe fa47 	bl	8005124 <HAL_GetTick>
 8006c96:	0002      	movs	r2, r0
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	1ad3      	subs	r3, r2, r3
 8006c9c:	4a6a      	ldr	r2, [pc, #424]	@ (8006e48 <HAL_RCC_ClockConfig+0x1f4>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d901      	bls.n	8006ca6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006ca2:	2303      	movs	r3, #3
 8006ca4:	e0ca      	b.n	8006e3c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006ca6:	4b67      	ldr	r3, [pc, #412]	@ (8006e44 <HAL_RCC_ClockConfig+0x1f0>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	2207      	movs	r2, #7
 8006cac:	4013      	ands	r3, r2
 8006cae:	683a      	ldr	r2, [r7, #0]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d1ee      	bne.n	8006c92 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	2202      	movs	r2, #2
 8006cba:	4013      	ands	r3, r2
 8006cbc:	d015      	beq.n	8006cea <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	2204      	movs	r2, #4
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	d006      	beq.n	8006cd6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006cc8:	4b60      	ldr	r3, [pc, #384]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006cca:	689a      	ldr	r2, [r3, #8]
 8006ccc:	4b5f      	ldr	r3, [pc, #380]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006cce:	21e0      	movs	r1, #224	@ 0xe0
 8006cd0:	01c9      	lsls	r1, r1, #7
 8006cd2:	430a      	orrs	r2, r1
 8006cd4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006cd6:	4b5d      	ldr	r3, [pc, #372]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	4a5d      	ldr	r2, [pc, #372]	@ (8006e50 <HAL_RCC_ClockConfig+0x1fc>)
 8006cdc:	4013      	ands	r3, r2
 8006cde:	0019      	movs	r1, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	689a      	ldr	r2, [r3, #8]
 8006ce4:	4b59      	ldr	r3, [pc, #356]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006ce6:	430a      	orrs	r2, r1
 8006ce8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	d057      	beq.n	8006da4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d107      	bne.n	8006d0c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006cfc:	4b53      	ldr	r3, [pc, #332]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	2380      	movs	r3, #128	@ 0x80
 8006d02:	029b      	lsls	r3, r3, #10
 8006d04:	4013      	ands	r3, r2
 8006d06:	d12b      	bne.n	8006d60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	e097      	b.n	8006e3c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	2b02      	cmp	r3, #2
 8006d12:	d107      	bne.n	8006d24 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d14:	4b4d      	ldr	r3, [pc, #308]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006d16:	681a      	ldr	r2, [r3, #0]
 8006d18:	2380      	movs	r3, #128	@ 0x80
 8006d1a:	049b      	lsls	r3, r3, #18
 8006d1c:	4013      	ands	r3, r2
 8006d1e:	d11f      	bne.n	8006d60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006d20:	2301      	movs	r3, #1
 8006d22:	e08b      	b.n	8006e3c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d107      	bne.n	8006d3c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d2c:	4b47      	ldr	r3, [pc, #284]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	2380      	movs	r3, #128	@ 0x80
 8006d32:	00db      	lsls	r3, r3, #3
 8006d34:	4013      	ands	r3, r2
 8006d36:	d113      	bne.n	8006d60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	e07f      	b.n	8006e3c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	2b03      	cmp	r3, #3
 8006d42:	d106      	bne.n	8006d52 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006d44:	4b41      	ldr	r3, [pc, #260]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006d46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d48:	2202      	movs	r2, #2
 8006d4a:	4013      	ands	r3, r2
 8006d4c:	d108      	bne.n	8006d60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e074      	b.n	8006e3c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d52:	4b3e      	ldr	r3, [pc, #248]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006d54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d56:	2202      	movs	r2, #2
 8006d58:	4013      	ands	r3, r2
 8006d5a:	d101      	bne.n	8006d60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e06d      	b.n	8006e3c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006d60:	4b3a      	ldr	r3, [pc, #232]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	2207      	movs	r2, #7
 8006d66:	4393      	bics	r3, r2
 8006d68:	0019      	movs	r1, r3
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	685a      	ldr	r2, [r3, #4]
 8006d6e:	4b37      	ldr	r3, [pc, #220]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006d70:	430a      	orrs	r2, r1
 8006d72:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d74:	f7fe f9d6 	bl	8005124 <HAL_GetTick>
 8006d78:	0003      	movs	r3, r0
 8006d7a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d7c:	e009      	b.n	8006d92 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d7e:	f7fe f9d1 	bl	8005124 <HAL_GetTick>
 8006d82:	0002      	movs	r2, r0
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	4a2f      	ldr	r2, [pc, #188]	@ (8006e48 <HAL_RCC_ClockConfig+0x1f4>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d901      	bls.n	8006d92 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	e054      	b.n	8006e3c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d92:	4b2e      	ldr	r3, [pc, #184]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	2238      	movs	r2, #56	@ 0x38
 8006d98:	401a      	ands	r2, r3
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	00db      	lsls	r3, r3, #3
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d1ec      	bne.n	8006d7e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006da4:	4b27      	ldr	r3, [pc, #156]	@ (8006e44 <HAL_RCC_ClockConfig+0x1f0>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	2207      	movs	r2, #7
 8006daa:	4013      	ands	r3, r2
 8006dac:	683a      	ldr	r2, [r7, #0]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d21e      	bcs.n	8006df0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006db2:	4b24      	ldr	r3, [pc, #144]	@ (8006e44 <HAL_RCC_ClockConfig+0x1f0>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2207      	movs	r2, #7
 8006db8:	4393      	bics	r3, r2
 8006dba:	0019      	movs	r1, r3
 8006dbc:	4b21      	ldr	r3, [pc, #132]	@ (8006e44 <HAL_RCC_ClockConfig+0x1f0>)
 8006dbe:	683a      	ldr	r2, [r7, #0]
 8006dc0:	430a      	orrs	r2, r1
 8006dc2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006dc4:	f7fe f9ae 	bl	8005124 <HAL_GetTick>
 8006dc8:	0003      	movs	r3, r0
 8006dca:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006dcc:	e009      	b.n	8006de2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006dce:	f7fe f9a9 	bl	8005124 <HAL_GetTick>
 8006dd2:	0002      	movs	r2, r0
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	1ad3      	subs	r3, r2, r3
 8006dd8:	4a1b      	ldr	r2, [pc, #108]	@ (8006e48 <HAL_RCC_ClockConfig+0x1f4>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d901      	bls.n	8006de2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8006dde:	2303      	movs	r3, #3
 8006de0:	e02c      	b.n	8006e3c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006de2:	4b18      	ldr	r3, [pc, #96]	@ (8006e44 <HAL_RCC_ClockConfig+0x1f0>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	2207      	movs	r2, #7
 8006de8:	4013      	ands	r3, r2
 8006dea:	683a      	ldr	r2, [r7, #0]
 8006dec:	429a      	cmp	r2, r3
 8006dee:	d1ee      	bne.n	8006dce <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	2204      	movs	r2, #4
 8006df6:	4013      	ands	r3, r2
 8006df8:	d009      	beq.n	8006e0e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006dfa:	4b14      	ldr	r3, [pc, #80]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	4a15      	ldr	r2, [pc, #84]	@ (8006e54 <HAL_RCC_ClockConfig+0x200>)
 8006e00:	4013      	ands	r3, r2
 8006e02:	0019      	movs	r1, r3
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	68da      	ldr	r2, [r3, #12]
 8006e08:	4b10      	ldr	r3, [pc, #64]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006e0a:	430a      	orrs	r2, r1
 8006e0c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8006e0e:	f000 f829 	bl	8006e64 <HAL_RCC_GetSysClockFreq>
 8006e12:	0001      	movs	r1, r0
 8006e14:	4b0d      	ldr	r3, [pc, #52]	@ (8006e4c <HAL_RCC_ClockConfig+0x1f8>)
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	0a1b      	lsrs	r3, r3, #8
 8006e1a:	220f      	movs	r2, #15
 8006e1c:	401a      	ands	r2, r3
 8006e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8006e58 <HAL_RCC_ClockConfig+0x204>)
 8006e20:	0092      	lsls	r2, r2, #2
 8006e22:	58d3      	ldr	r3, [r2, r3]
 8006e24:	221f      	movs	r2, #31
 8006e26:	4013      	ands	r3, r2
 8006e28:	000a      	movs	r2, r1
 8006e2a:	40da      	lsrs	r2, r3
 8006e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8006e5c <HAL_RCC_ClockConfig+0x208>)
 8006e2e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006e30:	4b0b      	ldr	r3, [pc, #44]	@ (8006e60 <HAL_RCC_ClockConfig+0x20c>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	0018      	movs	r0, r3
 8006e36:	f7fe f919 	bl	800506c <HAL_InitTick>
 8006e3a:	0003      	movs	r3, r0
}
 8006e3c:	0018      	movs	r0, r3
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	b004      	add	sp, #16
 8006e42:	bd80      	pop	{r7, pc}
 8006e44:	40022000 	.word	0x40022000
 8006e48:	00001388 	.word	0x00001388
 8006e4c:	40021000 	.word	0x40021000
 8006e50:	fffff0ff 	.word	0xfffff0ff
 8006e54:	ffff8fff 	.word	0xffff8fff
 8006e58:	0800e81c 	.word	0x0800e81c
 8006e5c:	20000000 	.word	0x20000000
 8006e60:	20000004 	.word	0x20000004

08006e64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b086      	sub	sp, #24
 8006e68:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006e6a:	4b3c      	ldr	r3, [pc, #240]	@ (8006f5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	2238      	movs	r2, #56	@ 0x38
 8006e70:	4013      	ands	r3, r2
 8006e72:	d10f      	bne.n	8006e94 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8006e74:	4b39      	ldr	r3, [pc, #228]	@ (8006f5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	0adb      	lsrs	r3, r3, #11
 8006e7a:	2207      	movs	r2, #7
 8006e7c:	4013      	ands	r3, r2
 8006e7e:	2201      	movs	r2, #1
 8006e80:	409a      	lsls	r2, r3
 8006e82:	0013      	movs	r3, r2
 8006e84:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8006e86:	6839      	ldr	r1, [r7, #0]
 8006e88:	4835      	ldr	r0, [pc, #212]	@ (8006f60 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006e8a:	f7f9 f957 	bl	800013c <__udivsi3>
 8006e8e:	0003      	movs	r3, r0
 8006e90:	613b      	str	r3, [r7, #16]
 8006e92:	e05d      	b.n	8006f50 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006e94:	4b31      	ldr	r3, [pc, #196]	@ (8006f5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	2238      	movs	r2, #56	@ 0x38
 8006e9a:	4013      	ands	r3, r2
 8006e9c:	2b08      	cmp	r3, #8
 8006e9e:	d102      	bne.n	8006ea6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006ea0:	4b30      	ldr	r3, [pc, #192]	@ (8006f64 <HAL_RCC_GetSysClockFreq+0x100>)
 8006ea2:	613b      	str	r3, [r7, #16]
 8006ea4:	e054      	b.n	8006f50 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006ea6:	4b2d      	ldr	r3, [pc, #180]	@ (8006f5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	2238      	movs	r2, #56	@ 0x38
 8006eac:	4013      	ands	r3, r2
 8006eae:	2b10      	cmp	r3, #16
 8006eb0:	d138      	bne.n	8006f24 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8006eb2:	4b2a      	ldr	r3, [pc, #168]	@ (8006f5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006eb4:	68db      	ldr	r3, [r3, #12]
 8006eb6:	2203      	movs	r2, #3
 8006eb8:	4013      	ands	r3, r2
 8006eba:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006ebc:	4b27      	ldr	r3, [pc, #156]	@ (8006f5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	091b      	lsrs	r3, r3, #4
 8006ec2:	2207      	movs	r2, #7
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2b03      	cmp	r3, #3
 8006ece:	d10d      	bne.n	8006eec <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006ed0:	68b9      	ldr	r1, [r7, #8]
 8006ed2:	4824      	ldr	r0, [pc, #144]	@ (8006f64 <HAL_RCC_GetSysClockFreq+0x100>)
 8006ed4:	f7f9 f932 	bl	800013c <__udivsi3>
 8006ed8:	0003      	movs	r3, r0
 8006eda:	0019      	movs	r1, r3
 8006edc:	4b1f      	ldr	r3, [pc, #124]	@ (8006f5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	0a1b      	lsrs	r3, r3, #8
 8006ee2:	227f      	movs	r2, #127	@ 0x7f
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	434b      	muls	r3, r1
 8006ee8:	617b      	str	r3, [r7, #20]
        break;
 8006eea:	e00d      	b.n	8006f08 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8006eec:	68b9      	ldr	r1, [r7, #8]
 8006eee:	481c      	ldr	r0, [pc, #112]	@ (8006f60 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006ef0:	f7f9 f924 	bl	800013c <__udivsi3>
 8006ef4:	0003      	movs	r3, r0
 8006ef6:	0019      	movs	r1, r3
 8006ef8:	4b18      	ldr	r3, [pc, #96]	@ (8006f5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	0a1b      	lsrs	r3, r3, #8
 8006efe:	227f      	movs	r2, #127	@ 0x7f
 8006f00:	4013      	ands	r3, r2
 8006f02:	434b      	muls	r3, r1
 8006f04:	617b      	str	r3, [r7, #20]
        break;
 8006f06:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8006f08:	4b14      	ldr	r3, [pc, #80]	@ (8006f5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006f0a:	68db      	ldr	r3, [r3, #12]
 8006f0c:	0f5b      	lsrs	r3, r3, #29
 8006f0e:	2207      	movs	r2, #7
 8006f10:	4013      	ands	r3, r2
 8006f12:	3301      	adds	r3, #1
 8006f14:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8006f16:	6879      	ldr	r1, [r7, #4]
 8006f18:	6978      	ldr	r0, [r7, #20]
 8006f1a:	f7f9 f90f 	bl	800013c <__udivsi3>
 8006f1e:	0003      	movs	r3, r0
 8006f20:	613b      	str	r3, [r7, #16]
 8006f22:	e015      	b.n	8006f50 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8006f24:	4b0d      	ldr	r3, [pc, #52]	@ (8006f5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	2238      	movs	r2, #56	@ 0x38
 8006f2a:	4013      	ands	r3, r2
 8006f2c:	2b20      	cmp	r3, #32
 8006f2e:	d103      	bne.n	8006f38 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8006f30:	2380      	movs	r3, #128	@ 0x80
 8006f32:	021b      	lsls	r3, r3, #8
 8006f34:	613b      	str	r3, [r7, #16]
 8006f36:	e00b      	b.n	8006f50 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006f38:	4b08      	ldr	r3, [pc, #32]	@ (8006f5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	2238      	movs	r2, #56	@ 0x38
 8006f3e:	4013      	ands	r3, r2
 8006f40:	2b18      	cmp	r3, #24
 8006f42:	d103      	bne.n	8006f4c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8006f44:	23fa      	movs	r3, #250	@ 0xfa
 8006f46:	01db      	lsls	r3, r3, #7
 8006f48:	613b      	str	r3, [r7, #16]
 8006f4a:	e001      	b.n	8006f50 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006f50:	693b      	ldr	r3, [r7, #16]
}
 8006f52:	0018      	movs	r0, r3
 8006f54:	46bd      	mov	sp, r7
 8006f56:	b006      	add	sp, #24
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	46c0      	nop			@ (mov r8, r8)
 8006f5c:	40021000 	.word	0x40021000
 8006f60:	00f42400 	.word	0x00f42400
 8006f64:	007a1200 	.word	0x007a1200

08006f68 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f6c:	4b02      	ldr	r3, [pc, #8]	@ (8006f78 <HAL_RCC_GetHCLKFreq+0x10>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
}
 8006f70:	0018      	movs	r0, r3
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}
 8006f76:	46c0      	nop			@ (mov r8, r8)
 8006f78:	20000000 	.word	0x20000000

08006f7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f7c:	b5b0      	push	{r4, r5, r7, lr}
 8006f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006f80:	f7ff fff2 	bl	8006f68 <HAL_RCC_GetHCLKFreq>
 8006f84:	0004      	movs	r4, r0
 8006f86:	f7ff faf9 	bl	800657c <LL_RCC_GetAPB1Prescaler>
 8006f8a:	0003      	movs	r3, r0
 8006f8c:	0b1a      	lsrs	r2, r3, #12
 8006f8e:	4b05      	ldr	r3, [pc, #20]	@ (8006fa4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006f90:	0092      	lsls	r2, r2, #2
 8006f92:	58d3      	ldr	r3, [r2, r3]
 8006f94:	221f      	movs	r2, #31
 8006f96:	4013      	ands	r3, r2
 8006f98:	40dc      	lsrs	r4, r3
 8006f9a:	0023      	movs	r3, r4
}
 8006f9c:	0018      	movs	r0, r3
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8006fa2:	46c0      	nop			@ (mov r8, r8)
 8006fa4:	0800e85c 	.word	0x0800e85c

08006fa8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b086      	sub	sp, #24
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8006fb0:	2313      	movs	r3, #19
 8006fb2:	18fb      	adds	r3, r7, r3
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006fb8:	2312      	movs	r3, #18
 8006fba:	18fb      	adds	r3, r7, r3
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681a      	ldr	r2, [r3, #0]
 8006fc4:	2380      	movs	r3, #128	@ 0x80
 8006fc6:	029b      	lsls	r3, r3, #10
 8006fc8:	4013      	ands	r3, r2
 8006fca:	d100      	bne.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006fcc:	e0ad      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006fce:	2011      	movs	r0, #17
 8006fd0:	183b      	adds	r3, r7, r0
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fd6:	4b47      	ldr	r3, [pc, #284]	@ (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006fd8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fda:	2380      	movs	r3, #128	@ 0x80
 8006fdc:	055b      	lsls	r3, r3, #21
 8006fde:	4013      	ands	r3, r2
 8006fe0:	d110      	bne.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fe2:	4b44      	ldr	r3, [pc, #272]	@ (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006fe4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fe6:	4b43      	ldr	r3, [pc, #268]	@ (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006fe8:	2180      	movs	r1, #128	@ 0x80
 8006fea:	0549      	lsls	r1, r1, #21
 8006fec:	430a      	orrs	r2, r1
 8006fee:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006ff0:	4b40      	ldr	r3, [pc, #256]	@ (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006ff2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ff4:	2380      	movs	r3, #128	@ 0x80
 8006ff6:	055b      	lsls	r3, r3, #21
 8006ff8:	4013      	ands	r3, r2
 8006ffa:	60bb      	str	r3, [r7, #8]
 8006ffc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ffe:	183b      	adds	r3, r7, r0
 8007000:	2201      	movs	r2, #1
 8007002:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007004:	4b3c      	ldr	r3, [pc, #240]	@ (80070f8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	4b3b      	ldr	r3, [pc, #236]	@ (80070f8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800700a:	2180      	movs	r1, #128	@ 0x80
 800700c:	0049      	lsls	r1, r1, #1
 800700e:	430a      	orrs	r2, r1
 8007010:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007012:	f7fe f887 	bl	8005124 <HAL_GetTick>
 8007016:	0003      	movs	r3, r0
 8007018:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800701a:	e00b      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800701c:	f7fe f882 	bl	8005124 <HAL_GetTick>
 8007020:	0002      	movs	r2, r0
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	1ad3      	subs	r3, r2, r3
 8007026:	2b02      	cmp	r3, #2
 8007028:	d904      	bls.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800702a:	2313      	movs	r3, #19
 800702c:	18fb      	adds	r3, r7, r3
 800702e:	2203      	movs	r2, #3
 8007030:	701a      	strb	r2, [r3, #0]
        break;
 8007032:	e005      	b.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007034:	4b30      	ldr	r3, [pc, #192]	@ (80070f8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	2380      	movs	r3, #128	@ 0x80
 800703a:	005b      	lsls	r3, r3, #1
 800703c:	4013      	ands	r3, r2
 800703e:	d0ed      	beq.n	800701c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8007040:	2313      	movs	r3, #19
 8007042:	18fb      	adds	r3, r7, r3
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d15e      	bne.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800704a:	4b2a      	ldr	r3, [pc, #168]	@ (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800704c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800704e:	23c0      	movs	r3, #192	@ 0xc0
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	4013      	ands	r3, r2
 8007054:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d019      	beq.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007060:	697a      	ldr	r2, [r7, #20]
 8007062:	429a      	cmp	r2, r3
 8007064:	d014      	beq.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007066:	4b23      	ldr	r3, [pc, #140]	@ (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007068:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800706a:	4a24      	ldr	r2, [pc, #144]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800706c:	4013      	ands	r3, r2
 800706e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007070:	4b20      	ldr	r3, [pc, #128]	@ (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007072:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007074:	4b1f      	ldr	r3, [pc, #124]	@ (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007076:	2180      	movs	r1, #128	@ 0x80
 8007078:	0249      	lsls	r1, r1, #9
 800707a:	430a      	orrs	r2, r1
 800707c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800707e:	4b1d      	ldr	r3, [pc, #116]	@ (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007080:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007082:	4b1c      	ldr	r3, [pc, #112]	@ (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007084:	491e      	ldr	r1, [pc, #120]	@ (8007100 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8007086:	400a      	ands	r2, r1
 8007088:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800708a:	4b1a      	ldr	r3, [pc, #104]	@ (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800708c:	697a      	ldr	r2, [r7, #20]
 800708e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	2201      	movs	r2, #1
 8007094:	4013      	ands	r3, r2
 8007096:	d016      	beq.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007098:	f7fe f844 	bl	8005124 <HAL_GetTick>
 800709c:	0003      	movs	r3, r0
 800709e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070a0:	e00c      	b.n	80070bc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070a2:	f7fe f83f 	bl	8005124 <HAL_GetTick>
 80070a6:	0002      	movs	r2, r0
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	1ad3      	subs	r3, r2, r3
 80070ac:	4a15      	ldr	r2, [pc, #84]	@ (8007104 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d904      	bls.n	80070bc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80070b2:	2313      	movs	r3, #19
 80070b4:	18fb      	adds	r3, r7, r3
 80070b6:	2203      	movs	r2, #3
 80070b8:	701a      	strb	r2, [r3, #0]
            break;
 80070ba:	e004      	b.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070bc:	4b0d      	ldr	r3, [pc, #52]	@ (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80070be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070c0:	2202      	movs	r2, #2
 80070c2:	4013      	ands	r3, r2
 80070c4:	d0ed      	beq.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80070c6:	2313      	movs	r3, #19
 80070c8:	18fb      	adds	r3, r7, r3
 80070ca:	781b      	ldrb	r3, [r3, #0]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d10a      	bne.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80070d0:	4b08      	ldr	r3, [pc, #32]	@ (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80070d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070d4:	4a09      	ldr	r2, [pc, #36]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80070d6:	4013      	ands	r3, r2
 80070d8:	0019      	movs	r1, r3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80070de:	4b05      	ldr	r3, [pc, #20]	@ (80070f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80070e0:	430a      	orrs	r2, r1
 80070e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80070e4:	e016      	b.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80070e6:	2312      	movs	r3, #18
 80070e8:	18fb      	adds	r3, r7, r3
 80070ea:	2213      	movs	r2, #19
 80070ec:	18ba      	adds	r2, r7, r2
 80070ee:	7812      	ldrb	r2, [r2, #0]
 80070f0:	701a      	strb	r2, [r3, #0]
 80070f2:	e00f      	b.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80070f4:	40021000 	.word	0x40021000
 80070f8:	40007000 	.word	0x40007000
 80070fc:	fffffcff 	.word	0xfffffcff
 8007100:	fffeffff 	.word	0xfffeffff
 8007104:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007108:	2312      	movs	r3, #18
 800710a:	18fb      	adds	r3, r7, r3
 800710c:	2213      	movs	r2, #19
 800710e:	18ba      	adds	r2, r7, r2
 8007110:	7812      	ldrb	r2, [r2, #0]
 8007112:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007114:	2311      	movs	r3, #17
 8007116:	18fb      	adds	r3, r7, r3
 8007118:	781b      	ldrb	r3, [r3, #0]
 800711a:	2b01      	cmp	r3, #1
 800711c:	d105      	bne.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800711e:	4bb6      	ldr	r3, [pc, #728]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007120:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007122:	4bb5      	ldr	r3, [pc, #724]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007124:	49b5      	ldr	r1, [pc, #724]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8007126:	400a      	ands	r2, r1
 8007128:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	2201      	movs	r2, #1
 8007130:	4013      	ands	r3, r2
 8007132:	d009      	beq.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007134:	4bb0      	ldr	r3, [pc, #704]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007138:	2203      	movs	r2, #3
 800713a:	4393      	bics	r3, r2
 800713c:	0019      	movs	r1, r3
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	685a      	ldr	r2, [r3, #4]
 8007142:	4bad      	ldr	r3, [pc, #692]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007144:	430a      	orrs	r2, r1
 8007146:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	2202      	movs	r2, #2
 800714e:	4013      	ands	r3, r2
 8007150:	d009      	beq.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007152:	4ba9      	ldr	r3, [pc, #676]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007156:	220c      	movs	r2, #12
 8007158:	4393      	bics	r3, r2
 800715a:	0019      	movs	r1, r3
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	689a      	ldr	r2, [r3, #8]
 8007160:	4ba5      	ldr	r3, [pc, #660]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007162:	430a      	orrs	r2, r1
 8007164:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	2204      	movs	r2, #4
 800716c:	4013      	ands	r3, r2
 800716e:	d009      	beq.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007170:	4ba1      	ldr	r3, [pc, #644]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007172:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007174:	2230      	movs	r2, #48	@ 0x30
 8007176:	4393      	bics	r3, r2
 8007178:	0019      	movs	r1, r3
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	68da      	ldr	r2, [r3, #12]
 800717e:	4b9e      	ldr	r3, [pc, #632]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007180:	430a      	orrs	r2, r1
 8007182:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2210      	movs	r2, #16
 800718a:	4013      	ands	r3, r2
 800718c:	d009      	beq.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800718e:	4b9a      	ldr	r3, [pc, #616]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007192:	4a9b      	ldr	r2, [pc, #620]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8007194:	4013      	ands	r3, r2
 8007196:	0019      	movs	r1, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	691a      	ldr	r2, [r3, #16]
 800719c:	4b96      	ldr	r3, [pc, #600]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800719e:	430a      	orrs	r2, r1
 80071a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	2380      	movs	r3, #128	@ 0x80
 80071a8:	015b      	lsls	r3, r3, #5
 80071aa:	4013      	ands	r3, r2
 80071ac:	d009      	beq.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80071ae:	4b92      	ldr	r3, [pc, #584]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80071b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071b2:	4a94      	ldr	r2, [pc, #592]	@ (8007404 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80071b4:	4013      	ands	r3, r2
 80071b6:	0019      	movs	r1, r3
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	695a      	ldr	r2, [r3, #20]
 80071bc:	4b8e      	ldr	r3, [pc, #568]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80071be:	430a      	orrs	r2, r1
 80071c0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681a      	ldr	r2, [r3, #0]
 80071c6:	2380      	movs	r3, #128	@ 0x80
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	4013      	ands	r3, r2
 80071cc:	d009      	beq.n	80071e2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80071ce:	4b8a      	ldr	r3, [pc, #552]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80071d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071d2:	4a8d      	ldr	r2, [pc, #564]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80071d4:	4013      	ands	r3, r2
 80071d6:	0019      	movs	r1, r3
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80071dc:	4b86      	ldr	r3, [pc, #536]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80071de:	430a      	orrs	r2, r1
 80071e0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	2380      	movs	r3, #128	@ 0x80
 80071e8:	00db      	lsls	r3, r3, #3
 80071ea:	4013      	ands	r3, r2
 80071ec:	d009      	beq.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80071ee:	4b82      	ldr	r3, [pc, #520]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80071f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071f2:	4a86      	ldr	r2, [pc, #536]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x464>)
 80071f4:	4013      	ands	r3, r2
 80071f6:	0019      	movs	r1, r3
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071fc:	4b7e      	ldr	r3, [pc, #504]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80071fe:	430a      	orrs	r2, r1
 8007200:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2220      	movs	r2, #32
 8007208:	4013      	ands	r3, r2
 800720a:	d009      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800720c:	4b7a      	ldr	r3, [pc, #488]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800720e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007210:	4a7f      	ldr	r2, [pc, #508]	@ (8007410 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007212:	4013      	ands	r3, r2
 8007214:	0019      	movs	r1, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	699a      	ldr	r2, [r3, #24]
 800721a:	4b77      	ldr	r3, [pc, #476]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800721c:	430a      	orrs	r2, r1
 800721e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	2240      	movs	r2, #64	@ 0x40
 8007226:	4013      	ands	r3, r2
 8007228:	d009      	beq.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800722a:	4b73      	ldr	r3, [pc, #460]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800722c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800722e:	4a79      	ldr	r2, [pc, #484]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8007230:	4013      	ands	r3, r2
 8007232:	0019      	movs	r1, r3
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	69da      	ldr	r2, [r3, #28]
 8007238:	4b6f      	ldr	r3, [pc, #444]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800723a:	430a      	orrs	r2, r1
 800723c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	2380      	movs	r3, #128	@ 0x80
 8007244:	01db      	lsls	r3, r3, #7
 8007246:	4013      	ands	r3, r2
 8007248:	d015      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800724a:	4b6b      	ldr	r3, [pc, #428]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800724c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800724e:	009b      	lsls	r3, r3, #2
 8007250:	0899      	lsrs	r1, r3, #2
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007256:	4b68      	ldr	r3, [pc, #416]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007258:	430a      	orrs	r2, r1
 800725a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007260:	2380      	movs	r3, #128	@ 0x80
 8007262:	05db      	lsls	r3, r3, #23
 8007264:	429a      	cmp	r2, r3
 8007266:	d106      	bne.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8007268:	4b63      	ldr	r3, [pc, #396]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800726a:	68da      	ldr	r2, [r3, #12]
 800726c:	4b62      	ldr	r3, [pc, #392]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800726e:	2180      	movs	r1, #128	@ 0x80
 8007270:	0249      	lsls	r1, r1, #9
 8007272:	430a      	orrs	r2, r1
 8007274:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	2380      	movs	r3, #128	@ 0x80
 800727c:	031b      	lsls	r3, r3, #12
 800727e:	4013      	ands	r3, r2
 8007280:	d009      	beq.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007282:	4b5d      	ldr	r3, [pc, #372]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007284:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007286:	2240      	movs	r2, #64	@ 0x40
 8007288:	4393      	bics	r3, r2
 800728a:	0019      	movs	r1, r3
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007290:	4b59      	ldr	r3, [pc, #356]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007292:	430a      	orrs	r2, r1
 8007294:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	2380      	movs	r3, #128	@ 0x80
 800729c:	039b      	lsls	r3, r3, #14
 800729e:	4013      	ands	r3, r2
 80072a0:	d016      	beq.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80072a2:	4b55      	ldr	r3, [pc, #340]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80072a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072a6:	4a5c      	ldr	r2, [pc, #368]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80072a8:	4013      	ands	r3, r2
 80072aa:	0019      	movs	r1, r3
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072b0:	4b51      	ldr	r3, [pc, #324]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80072b2:	430a      	orrs	r2, r1
 80072b4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072ba:	2380      	movs	r3, #128	@ 0x80
 80072bc:	03db      	lsls	r3, r3, #15
 80072be:	429a      	cmp	r2, r3
 80072c0:	d106      	bne.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80072c2:	4b4d      	ldr	r3, [pc, #308]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80072c4:	68da      	ldr	r2, [r3, #12]
 80072c6:	4b4c      	ldr	r3, [pc, #304]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80072c8:	2180      	movs	r1, #128	@ 0x80
 80072ca:	0449      	lsls	r1, r1, #17
 80072cc:	430a      	orrs	r2, r1
 80072ce:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681a      	ldr	r2, [r3, #0]
 80072d4:	2380      	movs	r3, #128	@ 0x80
 80072d6:	03db      	lsls	r3, r3, #15
 80072d8:	4013      	ands	r3, r2
 80072da:	d016      	beq.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80072dc:	4b46      	ldr	r3, [pc, #280]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80072de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072e0:	4a4e      	ldr	r2, [pc, #312]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80072e2:	4013      	ands	r3, r2
 80072e4:	0019      	movs	r1, r3
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80072ea:	4b43      	ldr	r3, [pc, #268]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80072ec:	430a      	orrs	r2, r1
 80072ee:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80072f4:	2380      	movs	r3, #128	@ 0x80
 80072f6:	045b      	lsls	r3, r3, #17
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d106      	bne.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80072fc:	4b3e      	ldr	r3, [pc, #248]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80072fe:	68da      	ldr	r2, [r3, #12]
 8007300:	4b3d      	ldr	r3, [pc, #244]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007302:	2180      	movs	r1, #128	@ 0x80
 8007304:	0449      	lsls	r1, r1, #17
 8007306:	430a      	orrs	r2, r1
 8007308:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	2380      	movs	r3, #128	@ 0x80
 8007310:	011b      	lsls	r3, r3, #4
 8007312:	4013      	ands	r3, r2
 8007314:	d014      	beq.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8007316:	4b38      	ldr	r3, [pc, #224]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800731a:	2203      	movs	r2, #3
 800731c:	4393      	bics	r3, r2
 800731e:	0019      	movs	r1, r3
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6a1a      	ldr	r2, [r3, #32]
 8007324:	4b34      	ldr	r3, [pc, #208]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007326:	430a      	orrs	r2, r1
 8007328:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6a1b      	ldr	r3, [r3, #32]
 800732e:	2b01      	cmp	r3, #1
 8007330:	d106      	bne.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8007332:	4b31      	ldr	r3, [pc, #196]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007334:	68da      	ldr	r2, [r3, #12]
 8007336:	4b30      	ldr	r3, [pc, #192]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007338:	2180      	movs	r1, #128	@ 0x80
 800733a:	0249      	lsls	r1, r1, #9
 800733c:	430a      	orrs	r2, r1
 800733e:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	2380      	movs	r3, #128	@ 0x80
 8007346:	019b      	lsls	r3, r3, #6
 8007348:	4013      	ands	r3, r2
 800734a:	d014      	beq.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800734c:	4b2a      	ldr	r3, [pc, #168]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800734e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007350:	220c      	movs	r2, #12
 8007352:	4393      	bics	r3, r2
 8007354:	0019      	movs	r1, r3
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800735a:	4b27      	ldr	r3, [pc, #156]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800735c:	430a      	orrs	r2, r1
 800735e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007364:	2b04      	cmp	r3, #4
 8007366:	d106      	bne.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8007368:	4b23      	ldr	r3, [pc, #140]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800736a:	68da      	ldr	r2, [r3, #12]
 800736c:	4b22      	ldr	r3, [pc, #136]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800736e:	2180      	movs	r1, #128	@ 0x80
 8007370:	0249      	lsls	r1, r1, #9
 8007372:	430a      	orrs	r2, r1
 8007374:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	2380      	movs	r3, #128	@ 0x80
 800737c:	045b      	lsls	r3, r3, #17
 800737e:	4013      	ands	r3, r2
 8007380:	d016      	beq.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007382:	4b1d      	ldr	r3, [pc, #116]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007386:	4a22      	ldr	r2, [pc, #136]	@ (8007410 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007388:	4013      	ands	r3, r2
 800738a:	0019      	movs	r1, r3
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007390:	4b19      	ldr	r3, [pc, #100]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007392:	430a      	orrs	r2, r1
 8007394:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800739a:	2380      	movs	r3, #128	@ 0x80
 800739c:	019b      	lsls	r3, r3, #6
 800739e:	429a      	cmp	r2, r3
 80073a0:	d106      	bne.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80073a2:	4b15      	ldr	r3, [pc, #84]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80073a4:	68da      	ldr	r2, [r3, #12]
 80073a6:	4b14      	ldr	r3, [pc, #80]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80073a8:	2180      	movs	r1, #128	@ 0x80
 80073aa:	0449      	lsls	r1, r1, #17
 80073ac:	430a      	orrs	r2, r1
 80073ae:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681a      	ldr	r2, [r3, #0]
 80073b4:	2380      	movs	r3, #128	@ 0x80
 80073b6:	049b      	lsls	r3, r3, #18
 80073b8:	4013      	ands	r3, r2
 80073ba:	d016      	beq.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80073bc:	4b0e      	ldr	r3, [pc, #56]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80073be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073c0:	4a10      	ldr	r2, [pc, #64]	@ (8007404 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80073c2:	4013      	ands	r3, r2
 80073c4:	0019      	movs	r1, r3
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80073ca:	4b0b      	ldr	r3, [pc, #44]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80073cc:	430a      	orrs	r2, r1
 80073ce:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80073d4:	2380      	movs	r3, #128	@ 0x80
 80073d6:	005b      	lsls	r3, r3, #1
 80073d8:	429a      	cmp	r2, r3
 80073da:	d106      	bne.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80073dc:	4b06      	ldr	r3, [pc, #24]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80073de:	68da      	ldr	r2, [r3, #12]
 80073e0:	4b05      	ldr	r3, [pc, #20]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80073e2:	2180      	movs	r1, #128	@ 0x80
 80073e4:	0449      	lsls	r1, r1, #17
 80073e6:	430a      	orrs	r2, r1
 80073e8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80073ea:	2312      	movs	r3, #18
 80073ec:	18fb      	adds	r3, r7, r3
 80073ee:	781b      	ldrb	r3, [r3, #0]
}
 80073f0:	0018      	movs	r0, r3
 80073f2:	46bd      	mov	sp, r7
 80073f4:	b006      	add	sp, #24
 80073f6:	bd80      	pop	{r7, pc}
 80073f8:	40021000 	.word	0x40021000
 80073fc:	efffffff 	.word	0xefffffff
 8007400:	fffff3ff 	.word	0xfffff3ff
 8007404:	fffffcff 	.word	0xfffffcff
 8007408:	fff3ffff 	.word	0xfff3ffff
 800740c:	ffcfffff 	.word	0xffcfffff
 8007410:	ffffcfff 	.word	0xffffcfff
 8007414:	ffff3fff 	.word	0xffff3fff
 8007418:	ffbfffff 	.word	0xffbfffff
 800741c:	feffffff 	.word	0xfeffffff

08007420 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b082      	sub	sp, #8
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d101      	bne.n	8007432 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800742e:	2301      	movs	r3, #1
 8007430:	e04a      	b.n	80074c8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	223d      	movs	r2, #61	@ 0x3d
 8007436:	5c9b      	ldrb	r3, [r3, r2]
 8007438:	b2db      	uxtb	r3, r3
 800743a:	2b00      	cmp	r3, #0
 800743c:	d107      	bne.n	800744e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	223c      	movs	r2, #60	@ 0x3c
 8007442:	2100      	movs	r1, #0
 8007444:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	0018      	movs	r0, r3
 800744a:	f7fd fb3f 	bl	8004acc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	223d      	movs	r2, #61	@ 0x3d
 8007452:	2102      	movs	r1, #2
 8007454:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	3304      	adds	r3, #4
 800745e:	0019      	movs	r1, r3
 8007460:	0010      	movs	r0, r2
 8007462:	f000 fca7 	bl	8007db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2248      	movs	r2, #72	@ 0x48
 800746a:	2101      	movs	r1, #1
 800746c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	223e      	movs	r2, #62	@ 0x3e
 8007472:	2101      	movs	r1, #1
 8007474:	5499      	strb	r1, [r3, r2]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	223f      	movs	r2, #63	@ 0x3f
 800747a:	2101      	movs	r1, #1
 800747c:	5499      	strb	r1, [r3, r2]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2240      	movs	r2, #64	@ 0x40
 8007482:	2101      	movs	r1, #1
 8007484:	5499      	strb	r1, [r3, r2]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2241      	movs	r2, #65	@ 0x41
 800748a:	2101      	movs	r1, #1
 800748c:	5499      	strb	r1, [r3, r2]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2242      	movs	r2, #66	@ 0x42
 8007492:	2101      	movs	r1, #1
 8007494:	5499      	strb	r1, [r3, r2]
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2243      	movs	r2, #67	@ 0x43
 800749a:	2101      	movs	r1, #1
 800749c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2244      	movs	r2, #68	@ 0x44
 80074a2:	2101      	movs	r1, #1
 80074a4:	5499      	strb	r1, [r3, r2]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2245      	movs	r2, #69	@ 0x45
 80074aa:	2101      	movs	r1, #1
 80074ac:	5499      	strb	r1, [r3, r2]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2246      	movs	r2, #70	@ 0x46
 80074b2:	2101      	movs	r1, #1
 80074b4:	5499      	strb	r1, [r3, r2]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2247      	movs	r2, #71	@ 0x47
 80074ba:	2101      	movs	r1, #1
 80074bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	223d      	movs	r2, #61	@ 0x3d
 80074c2:	2101      	movs	r1, #1
 80074c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80074c6:	2300      	movs	r3, #0
}
 80074c8:	0018      	movs	r0, r3
 80074ca:	46bd      	mov	sp, r7
 80074cc:	b002      	add	sp, #8
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b082      	sub	sp, #8
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d101      	bne.n	80074e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e04a      	b.n	8007578 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	223d      	movs	r2, #61	@ 0x3d
 80074e6:	5c9b      	ldrb	r3, [r3, r2]
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d107      	bne.n	80074fe <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	223c      	movs	r2, #60	@ 0x3c
 80074f2:	2100      	movs	r1, #0
 80074f4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	0018      	movs	r0, r3
 80074fa:	f000 f841 	bl	8007580 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	223d      	movs	r2, #61	@ 0x3d
 8007502:	2102      	movs	r1, #2
 8007504:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	3304      	adds	r3, #4
 800750e:	0019      	movs	r1, r3
 8007510:	0010      	movs	r0, r2
 8007512:	f000 fc4f 	bl	8007db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2248      	movs	r2, #72	@ 0x48
 800751a:	2101      	movs	r1, #1
 800751c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	223e      	movs	r2, #62	@ 0x3e
 8007522:	2101      	movs	r1, #1
 8007524:	5499      	strb	r1, [r3, r2]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	223f      	movs	r2, #63	@ 0x3f
 800752a:	2101      	movs	r1, #1
 800752c:	5499      	strb	r1, [r3, r2]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2240      	movs	r2, #64	@ 0x40
 8007532:	2101      	movs	r1, #1
 8007534:	5499      	strb	r1, [r3, r2]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2241      	movs	r2, #65	@ 0x41
 800753a:	2101      	movs	r1, #1
 800753c:	5499      	strb	r1, [r3, r2]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2242      	movs	r2, #66	@ 0x42
 8007542:	2101      	movs	r1, #1
 8007544:	5499      	strb	r1, [r3, r2]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2243      	movs	r2, #67	@ 0x43
 800754a:	2101      	movs	r1, #1
 800754c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2244      	movs	r2, #68	@ 0x44
 8007552:	2101      	movs	r1, #1
 8007554:	5499      	strb	r1, [r3, r2]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2245      	movs	r2, #69	@ 0x45
 800755a:	2101      	movs	r1, #1
 800755c:	5499      	strb	r1, [r3, r2]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2246      	movs	r2, #70	@ 0x46
 8007562:	2101      	movs	r1, #1
 8007564:	5499      	strb	r1, [r3, r2]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2247      	movs	r2, #71	@ 0x47
 800756a:	2101      	movs	r1, #1
 800756c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	223d      	movs	r2, #61	@ 0x3d
 8007572:	2101      	movs	r1, #1
 8007574:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007576:	2300      	movs	r3, #0
}
 8007578:	0018      	movs	r0, r3
 800757a:	46bd      	mov	sp, r7
 800757c:	b002      	add	sp, #8
 800757e:	bd80      	pop	{r7, pc}

08007580 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b082      	sub	sp, #8
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007588:	46c0      	nop			@ (mov r8, r8)
 800758a:	46bd      	mov	sp, r7
 800758c:	b002      	add	sp, #8
 800758e:	bd80      	pop	{r7, pc}

08007590 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
 8007598:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d108      	bne.n	80075b2 <HAL_TIM_PWM_Start+0x22>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	223e      	movs	r2, #62	@ 0x3e
 80075a4:	5c9b      	ldrb	r3, [r3, r2]
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	3b01      	subs	r3, #1
 80075aa:	1e5a      	subs	r2, r3, #1
 80075ac:	4193      	sbcs	r3, r2
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	e037      	b.n	8007622 <HAL_TIM_PWM_Start+0x92>
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	2b04      	cmp	r3, #4
 80075b6:	d108      	bne.n	80075ca <HAL_TIM_PWM_Start+0x3a>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	223f      	movs	r2, #63	@ 0x3f
 80075bc:	5c9b      	ldrb	r3, [r3, r2]
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	3b01      	subs	r3, #1
 80075c2:	1e5a      	subs	r2, r3, #1
 80075c4:	4193      	sbcs	r3, r2
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	e02b      	b.n	8007622 <HAL_TIM_PWM_Start+0x92>
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	2b08      	cmp	r3, #8
 80075ce:	d108      	bne.n	80075e2 <HAL_TIM_PWM_Start+0x52>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2240      	movs	r2, #64	@ 0x40
 80075d4:	5c9b      	ldrb	r3, [r3, r2]
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	3b01      	subs	r3, #1
 80075da:	1e5a      	subs	r2, r3, #1
 80075dc:	4193      	sbcs	r3, r2
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	e01f      	b.n	8007622 <HAL_TIM_PWM_Start+0x92>
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	2b0c      	cmp	r3, #12
 80075e6:	d108      	bne.n	80075fa <HAL_TIM_PWM_Start+0x6a>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2241      	movs	r2, #65	@ 0x41
 80075ec:	5c9b      	ldrb	r3, [r3, r2]
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	3b01      	subs	r3, #1
 80075f2:	1e5a      	subs	r2, r3, #1
 80075f4:	4193      	sbcs	r3, r2
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	e013      	b.n	8007622 <HAL_TIM_PWM_Start+0x92>
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	2b10      	cmp	r3, #16
 80075fe:	d108      	bne.n	8007612 <HAL_TIM_PWM_Start+0x82>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2242      	movs	r2, #66	@ 0x42
 8007604:	5c9b      	ldrb	r3, [r3, r2]
 8007606:	b2db      	uxtb	r3, r3
 8007608:	3b01      	subs	r3, #1
 800760a:	1e5a      	subs	r2, r3, #1
 800760c:	4193      	sbcs	r3, r2
 800760e:	b2db      	uxtb	r3, r3
 8007610:	e007      	b.n	8007622 <HAL_TIM_PWM_Start+0x92>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2243      	movs	r2, #67	@ 0x43
 8007616:	5c9b      	ldrb	r3, [r3, r2]
 8007618:	b2db      	uxtb	r3, r3
 800761a:	3b01      	subs	r3, #1
 800761c:	1e5a      	subs	r2, r3, #1
 800761e:	4193      	sbcs	r3, r2
 8007620:	b2db      	uxtb	r3, r3
 8007622:	2b00      	cmp	r3, #0
 8007624:	d001      	beq.n	800762a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	e090      	b.n	800774c <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d104      	bne.n	800763a <HAL_TIM_PWM_Start+0xaa>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	223e      	movs	r2, #62	@ 0x3e
 8007634:	2102      	movs	r1, #2
 8007636:	5499      	strb	r1, [r3, r2]
 8007638:	e023      	b.n	8007682 <HAL_TIM_PWM_Start+0xf2>
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	2b04      	cmp	r3, #4
 800763e:	d104      	bne.n	800764a <HAL_TIM_PWM_Start+0xba>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	223f      	movs	r2, #63	@ 0x3f
 8007644:	2102      	movs	r1, #2
 8007646:	5499      	strb	r1, [r3, r2]
 8007648:	e01b      	b.n	8007682 <HAL_TIM_PWM_Start+0xf2>
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	2b08      	cmp	r3, #8
 800764e:	d104      	bne.n	800765a <HAL_TIM_PWM_Start+0xca>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2240      	movs	r2, #64	@ 0x40
 8007654:	2102      	movs	r1, #2
 8007656:	5499      	strb	r1, [r3, r2]
 8007658:	e013      	b.n	8007682 <HAL_TIM_PWM_Start+0xf2>
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	2b0c      	cmp	r3, #12
 800765e:	d104      	bne.n	800766a <HAL_TIM_PWM_Start+0xda>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2241      	movs	r2, #65	@ 0x41
 8007664:	2102      	movs	r1, #2
 8007666:	5499      	strb	r1, [r3, r2]
 8007668:	e00b      	b.n	8007682 <HAL_TIM_PWM_Start+0xf2>
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	2b10      	cmp	r3, #16
 800766e:	d104      	bne.n	800767a <HAL_TIM_PWM_Start+0xea>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2242      	movs	r2, #66	@ 0x42
 8007674:	2102      	movs	r1, #2
 8007676:	5499      	strb	r1, [r3, r2]
 8007678:	e003      	b.n	8007682 <HAL_TIM_PWM_Start+0xf2>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2243      	movs	r2, #67	@ 0x43
 800767e:	2102      	movs	r1, #2
 8007680:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	6839      	ldr	r1, [r7, #0]
 8007688:	2201      	movs	r2, #1
 800768a:	0018      	movs	r0, r3
 800768c:	f000 ff8a 	bl	80085a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a2f      	ldr	r2, [pc, #188]	@ (8007754 <HAL_TIM_PWM_Start+0x1c4>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d00e      	beq.n	80076b8 <HAL_TIM_PWM_Start+0x128>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4a2e      	ldr	r2, [pc, #184]	@ (8007758 <HAL_TIM_PWM_Start+0x1c8>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d009      	beq.n	80076b8 <HAL_TIM_PWM_Start+0x128>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a2c      	ldr	r2, [pc, #176]	@ (800775c <HAL_TIM_PWM_Start+0x1cc>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d004      	beq.n	80076b8 <HAL_TIM_PWM_Start+0x128>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a2b      	ldr	r2, [pc, #172]	@ (8007760 <HAL_TIM_PWM_Start+0x1d0>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d101      	bne.n	80076bc <HAL_TIM_PWM_Start+0x12c>
 80076b8:	2301      	movs	r3, #1
 80076ba:	e000      	b.n	80076be <HAL_TIM_PWM_Start+0x12e>
 80076bc:	2300      	movs	r3, #0
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d008      	beq.n	80076d4 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	2180      	movs	r1, #128	@ 0x80
 80076ce:	0209      	lsls	r1, r1, #8
 80076d0:	430a      	orrs	r2, r1
 80076d2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a1e      	ldr	r2, [pc, #120]	@ (8007754 <HAL_TIM_PWM_Start+0x1c4>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d014      	beq.n	8007708 <HAL_TIM_PWM_Start+0x178>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	2380      	movs	r3, #128	@ 0x80
 80076e4:	05db      	lsls	r3, r3, #23
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d00e      	beq.n	8007708 <HAL_TIM_PWM_Start+0x178>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a1d      	ldr	r2, [pc, #116]	@ (8007764 <HAL_TIM_PWM_Start+0x1d4>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d009      	beq.n	8007708 <HAL_TIM_PWM_Start+0x178>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a1b      	ldr	r2, [pc, #108]	@ (8007768 <HAL_TIM_PWM_Start+0x1d8>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d004      	beq.n	8007708 <HAL_TIM_PWM_Start+0x178>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a15      	ldr	r2, [pc, #84]	@ (8007758 <HAL_TIM_PWM_Start+0x1c8>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d116      	bne.n	8007736 <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	4a17      	ldr	r2, [pc, #92]	@ (800776c <HAL_TIM_PWM_Start+0x1dc>)
 8007710:	4013      	ands	r3, r2
 8007712:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2b06      	cmp	r3, #6
 8007718:	d016      	beq.n	8007748 <HAL_TIM_PWM_Start+0x1b8>
 800771a:	68fa      	ldr	r2, [r7, #12]
 800771c:	2380      	movs	r3, #128	@ 0x80
 800771e:	025b      	lsls	r3, r3, #9
 8007720:	429a      	cmp	r2, r3
 8007722:	d011      	beq.n	8007748 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	681a      	ldr	r2, [r3, #0]
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2101      	movs	r1, #1
 8007730:	430a      	orrs	r2, r1
 8007732:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007734:	e008      	b.n	8007748 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	2101      	movs	r1, #1
 8007742:	430a      	orrs	r2, r1
 8007744:	601a      	str	r2, [r3, #0]
 8007746:	e000      	b.n	800774a <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007748:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800774a:	2300      	movs	r3, #0
}
 800774c:	0018      	movs	r0, r3
 800774e:	46bd      	mov	sp, r7
 8007750:	b004      	add	sp, #16
 8007752:	bd80      	pop	{r7, pc}
 8007754:	40012c00 	.word	0x40012c00
 8007758:	40014000 	.word	0x40014000
 800775c:	40014400 	.word	0x40014400
 8007760:	40014800 	.word	0x40014800
 8007764:	40000400 	.word	0x40000400
 8007768:	40000800 	.word	0x40000800
 800776c:	00010007 	.word	0x00010007

08007770 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b086      	sub	sp, #24
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
 8007778:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d101      	bne.n	8007784 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	e090      	b.n	80078a6 <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	223d      	movs	r2, #61	@ 0x3d
 8007788:	5c9b      	ldrb	r3, [r3, r2]
 800778a:	b2db      	uxtb	r3, r3
 800778c:	2b00      	cmp	r3, #0
 800778e:	d107      	bne.n	80077a0 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	223c      	movs	r2, #60	@ 0x3c
 8007794:	2100      	movs	r1, #0
 8007796:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	0018      	movs	r0, r3
 800779c:	f7fd f9e0 	bl	8004b60 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	223d      	movs	r2, #61	@ 0x3d
 80077a4:	2102      	movs	r1, #2
 80077a6:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	689a      	ldr	r2, [r3, #8]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	493f      	ldr	r1, [pc, #252]	@ (80078b0 <HAL_TIM_Encoder_Init+0x140>)
 80077b4:	400a      	ands	r2, r1
 80077b6:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681a      	ldr	r2, [r3, #0]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	3304      	adds	r3, #4
 80077c0:	0019      	movs	r1, r3
 80077c2:	0010      	movs	r0, r2
 80077c4:	f000 faf6 	bl	8007db4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	699b      	ldr	r3, [r3, #24]
 80077d6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	6a1b      	ldr	r3, [r3, #32]
 80077de:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	697a      	ldr	r2, [r7, #20]
 80077e6:	4313      	orrs	r3, r2
 80077e8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	4a31      	ldr	r2, [pc, #196]	@ (80078b4 <HAL_TIM_Encoder_Init+0x144>)
 80077ee:	4013      	ands	r3, r2
 80077f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	689a      	ldr	r2, [r3, #8]
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	699b      	ldr	r3, [r3, #24]
 80077fa:	021b      	lsls	r3, r3, #8
 80077fc:	4313      	orrs	r3, r2
 80077fe:	693a      	ldr	r2, [r7, #16]
 8007800:	4313      	orrs	r3, r2
 8007802:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	4a2c      	ldr	r2, [pc, #176]	@ (80078b8 <HAL_TIM_Encoder_Init+0x148>)
 8007808:	4013      	ands	r3, r2
 800780a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	4a2b      	ldr	r2, [pc, #172]	@ (80078bc <HAL_TIM_Encoder_Init+0x14c>)
 8007810:	4013      	ands	r3, r2
 8007812:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	68da      	ldr	r2, [r3, #12]
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	69db      	ldr	r3, [r3, #28]
 800781c:	021b      	lsls	r3, r3, #8
 800781e:	4313      	orrs	r3, r2
 8007820:	693a      	ldr	r2, [r7, #16]
 8007822:	4313      	orrs	r3, r2
 8007824:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	011a      	lsls	r2, r3, #4
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	6a1b      	ldr	r3, [r3, #32]
 8007830:	031b      	lsls	r3, r3, #12
 8007832:	4313      	orrs	r3, r2
 8007834:	693a      	ldr	r2, [r7, #16]
 8007836:	4313      	orrs	r3, r2
 8007838:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2222      	movs	r2, #34	@ 0x22
 800783e:	4393      	bics	r3, r2
 8007840:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2288      	movs	r2, #136	@ 0x88
 8007846:	4393      	bics	r3, r2
 8007848:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	685a      	ldr	r2, [r3, #4]
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	695b      	ldr	r3, [r3, #20]
 8007852:	011b      	lsls	r3, r3, #4
 8007854:	4313      	orrs	r3, r2
 8007856:	68fa      	ldr	r2, [r7, #12]
 8007858:	4313      	orrs	r3, r2
 800785a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	697a      	ldr	r2, [r7, #20]
 8007862:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	693a      	ldr	r2, [r7, #16]
 800786a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	68fa      	ldr	r2, [r7, #12]
 8007872:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2248      	movs	r2, #72	@ 0x48
 8007878:	2101      	movs	r1, #1
 800787a:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	223e      	movs	r2, #62	@ 0x3e
 8007880:	2101      	movs	r1, #1
 8007882:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	223f      	movs	r2, #63	@ 0x3f
 8007888:	2101      	movs	r1, #1
 800788a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2244      	movs	r2, #68	@ 0x44
 8007890:	2101      	movs	r1, #1
 8007892:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2245      	movs	r2, #69	@ 0x45
 8007898:	2101      	movs	r1, #1
 800789a:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	223d      	movs	r2, #61	@ 0x3d
 80078a0:	2101      	movs	r1, #1
 80078a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80078a4:	2300      	movs	r3, #0
}
 80078a6:	0018      	movs	r0, r3
 80078a8:	46bd      	mov	sp, r7
 80078aa:	b006      	add	sp, #24
 80078ac:	bd80      	pop	{r7, pc}
 80078ae:	46c0      	nop			@ (mov r8, r8)
 80078b0:	fffebff8 	.word	0xfffebff8
 80078b4:	fffffcfc 	.word	0xfffffcfc
 80078b8:	fffff3f3 	.word	0xfffff3f3
 80078bc:	ffff0f0f 	.word	0xffff0f0f

080078c0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80078c0:	b590      	push	{r4, r7, lr}
 80078c2:	b085      	sub	sp, #20
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80078ca:	200f      	movs	r0, #15
 80078cc:	183b      	adds	r3, r7, r0
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	213e      	movs	r1, #62	@ 0x3e
 80078d2:	5c52      	ldrb	r2, [r2, r1]
 80078d4:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80078d6:	230e      	movs	r3, #14
 80078d8:	18fb      	adds	r3, r7, r3
 80078da:	687a      	ldr	r2, [r7, #4]
 80078dc:	213f      	movs	r1, #63	@ 0x3f
 80078de:	5c52      	ldrb	r2, [r2, r1]
 80078e0:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80078e2:	240d      	movs	r4, #13
 80078e4:	193b      	adds	r3, r7, r4
 80078e6:	687a      	ldr	r2, [r7, #4]
 80078e8:	2144      	movs	r1, #68	@ 0x44
 80078ea:	5c52      	ldrb	r2, [r2, r1]
 80078ec:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80078ee:	230c      	movs	r3, #12
 80078f0:	18fb      	adds	r3, r7, r3
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	2145      	movs	r1, #69	@ 0x45
 80078f6:	5c52      	ldrb	r2, [r2, r1]
 80078f8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d112      	bne.n	8007926 <HAL_TIM_Encoder_Start+0x66>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007900:	183b      	adds	r3, r7, r0
 8007902:	781b      	ldrb	r3, [r3, #0]
 8007904:	2b01      	cmp	r3, #1
 8007906:	d103      	bne.n	8007910 <HAL_TIM_Encoder_Start+0x50>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007908:	193b      	adds	r3, r7, r4
 800790a:	781b      	ldrb	r3, [r3, #0]
 800790c:	2b01      	cmp	r3, #1
 800790e:	d001      	beq.n	8007914 <HAL_TIM_Encoder_Start+0x54>
    {
      return HAL_ERROR;
 8007910:	2301      	movs	r3, #1
 8007912:	e075      	b.n	8007a00 <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	223e      	movs	r2, #62	@ 0x3e
 8007918:	2102      	movs	r1, #2
 800791a:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2244      	movs	r2, #68	@ 0x44
 8007920:	2102      	movs	r1, #2
 8007922:	5499      	strb	r1, [r3, r2]
 8007924:	e03d      	b.n	80079a2 <HAL_TIM_Encoder_Start+0xe2>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	2b04      	cmp	r3, #4
 800792a:	d114      	bne.n	8007956 <HAL_TIM_Encoder_Start+0x96>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800792c:	230e      	movs	r3, #14
 800792e:	18fb      	adds	r3, r7, r3
 8007930:	781b      	ldrb	r3, [r3, #0]
 8007932:	2b01      	cmp	r3, #1
 8007934:	d104      	bne.n	8007940 <HAL_TIM_Encoder_Start+0x80>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007936:	230c      	movs	r3, #12
 8007938:	18fb      	adds	r3, r7, r3
 800793a:	781b      	ldrb	r3, [r3, #0]
 800793c:	2b01      	cmp	r3, #1
 800793e:	d001      	beq.n	8007944 <HAL_TIM_Encoder_Start+0x84>
    {
      return HAL_ERROR;
 8007940:	2301      	movs	r3, #1
 8007942:	e05d      	b.n	8007a00 <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	223f      	movs	r2, #63	@ 0x3f
 8007948:	2102      	movs	r1, #2
 800794a:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2245      	movs	r2, #69	@ 0x45
 8007950:	2102      	movs	r1, #2
 8007952:	5499      	strb	r1, [r3, r2]
 8007954:	e025      	b.n	80079a2 <HAL_TIM_Encoder_Start+0xe2>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007956:	230f      	movs	r3, #15
 8007958:	18fb      	adds	r3, r7, r3
 800795a:	781b      	ldrb	r3, [r3, #0]
 800795c:	2b01      	cmp	r3, #1
 800795e:	d10e      	bne.n	800797e <HAL_TIM_Encoder_Start+0xbe>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007960:	230e      	movs	r3, #14
 8007962:	18fb      	adds	r3, r7, r3
 8007964:	781b      	ldrb	r3, [r3, #0]
 8007966:	2b01      	cmp	r3, #1
 8007968:	d109      	bne.n	800797e <HAL_TIM_Encoder_Start+0xbe>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800796a:	230d      	movs	r3, #13
 800796c:	18fb      	adds	r3, r7, r3
 800796e:	781b      	ldrb	r3, [r3, #0]
 8007970:	2b01      	cmp	r3, #1
 8007972:	d104      	bne.n	800797e <HAL_TIM_Encoder_Start+0xbe>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007974:	230c      	movs	r3, #12
 8007976:	18fb      	adds	r3, r7, r3
 8007978:	781b      	ldrb	r3, [r3, #0]
 800797a:	2b01      	cmp	r3, #1
 800797c:	d001      	beq.n	8007982 <HAL_TIM_Encoder_Start+0xc2>
    {
      return HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	e03e      	b.n	8007a00 <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	223e      	movs	r2, #62	@ 0x3e
 8007986:	2102      	movs	r1, #2
 8007988:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	223f      	movs	r2, #63	@ 0x3f
 800798e:	2102      	movs	r1, #2
 8007990:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2244      	movs	r2, #68	@ 0x44
 8007996:	2102      	movs	r1, #2
 8007998:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2245      	movs	r2, #69	@ 0x45
 800799e:	2102      	movs	r1, #2
 80079a0:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d003      	beq.n	80079b0 <HAL_TIM_Encoder_Start+0xf0>
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	2b04      	cmp	r3, #4
 80079ac:	d008      	beq.n	80079c0 <HAL_TIM_Encoder_Start+0x100>
 80079ae:	e00f      	b.n	80079d0 <HAL_TIM_Encoder_Start+0x110>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	2201      	movs	r2, #1
 80079b6:	2100      	movs	r1, #0
 80079b8:	0018      	movs	r0, r3
 80079ba:	f000 fdf3 	bl	80085a4 <TIM_CCxChannelCmd>
      break;
 80079be:	e016      	b.n	80079ee <HAL_TIM_Encoder_Start+0x12e>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	2201      	movs	r2, #1
 80079c6:	2104      	movs	r1, #4
 80079c8:	0018      	movs	r0, r3
 80079ca:	f000 fdeb 	bl	80085a4 <TIM_CCxChannelCmd>
      break;
 80079ce:	e00e      	b.n	80079ee <HAL_TIM_Encoder_Start+0x12e>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2201      	movs	r2, #1
 80079d6:	2100      	movs	r1, #0
 80079d8:	0018      	movs	r0, r3
 80079da:	f000 fde3 	bl	80085a4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	2201      	movs	r2, #1
 80079e4:	2104      	movs	r1, #4
 80079e6:	0018      	movs	r0, r3
 80079e8:	f000 fddc 	bl	80085a4 <TIM_CCxChannelCmd>
      break;
 80079ec:	46c0      	nop			@ (mov r8, r8)
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	2101      	movs	r1, #1
 80079fa:	430a      	orrs	r2, r1
 80079fc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80079fe:	2300      	movs	r3, #0
}
 8007a00:	0018      	movs	r0, r3
 8007a02:	46bd      	mov	sp, r7
 8007a04:	b005      	add	sp, #20
 8007a06:	bd90      	pop	{r4, r7, pc}

08007a08 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b086      	sub	sp, #24
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	60f8      	str	r0, [r7, #12]
 8007a10:	60b9      	str	r1, [r7, #8]
 8007a12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a14:	2317      	movs	r3, #23
 8007a16:	18fb      	adds	r3, r7, r3
 8007a18:	2200      	movs	r2, #0
 8007a1a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	223c      	movs	r2, #60	@ 0x3c
 8007a20:	5c9b      	ldrb	r3, [r3, r2]
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	d101      	bne.n	8007a2a <HAL_TIM_PWM_ConfigChannel+0x22>
 8007a26:	2302      	movs	r3, #2
 8007a28:	e0e5      	b.n	8007bf6 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	223c      	movs	r2, #60	@ 0x3c
 8007a2e:	2101      	movs	r1, #1
 8007a30:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2b14      	cmp	r3, #20
 8007a36:	d900      	bls.n	8007a3a <HAL_TIM_PWM_ConfigChannel+0x32>
 8007a38:	e0d1      	b.n	8007bde <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	009a      	lsls	r2, r3, #2
 8007a3e:	4b70      	ldr	r3, [pc, #448]	@ (8007c00 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8007a40:	18d3      	adds	r3, r2, r3
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	68ba      	ldr	r2, [r7, #8]
 8007a4c:	0011      	movs	r1, r2
 8007a4e:	0018      	movs	r0, r3
 8007a50:	f000 fa48 	bl	8007ee4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	699a      	ldr	r2, [r3, #24]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	2108      	movs	r1, #8
 8007a60:	430a      	orrs	r2, r1
 8007a62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	699a      	ldr	r2, [r3, #24]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	2104      	movs	r1, #4
 8007a70:	438a      	bics	r2, r1
 8007a72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	6999      	ldr	r1, [r3, #24]
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	691a      	ldr	r2, [r3, #16]
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	430a      	orrs	r2, r1
 8007a84:	619a      	str	r2, [r3, #24]
      break;
 8007a86:	e0af      	b.n	8007be8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	68ba      	ldr	r2, [r7, #8]
 8007a8e:	0011      	movs	r1, r2
 8007a90:	0018      	movs	r0, r3
 8007a92:	f000 fab1 	bl	8007ff8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	699a      	ldr	r2, [r3, #24]
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	2180      	movs	r1, #128	@ 0x80
 8007aa2:	0109      	lsls	r1, r1, #4
 8007aa4:	430a      	orrs	r2, r1
 8007aa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	699a      	ldr	r2, [r3, #24]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4954      	ldr	r1, [pc, #336]	@ (8007c04 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007ab4:	400a      	ands	r2, r1
 8007ab6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	6999      	ldr	r1, [r3, #24]
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	691b      	ldr	r3, [r3, #16]
 8007ac2:	021a      	lsls	r2, r3, #8
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	430a      	orrs	r2, r1
 8007aca:	619a      	str	r2, [r3, #24]
      break;
 8007acc:	e08c      	b.n	8007be8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	68ba      	ldr	r2, [r7, #8]
 8007ad4:	0011      	movs	r1, r2
 8007ad6:	0018      	movs	r0, r3
 8007ad8:	f000 fb12 	bl	8008100 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	69da      	ldr	r2, [r3, #28]
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	2108      	movs	r1, #8
 8007ae8:	430a      	orrs	r2, r1
 8007aea:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	69da      	ldr	r2, [r3, #28]
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	2104      	movs	r1, #4
 8007af8:	438a      	bics	r2, r1
 8007afa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	69d9      	ldr	r1, [r3, #28]
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	691a      	ldr	r2, [r3, #16]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	430a      	orrs	r2, r1
 8007b0c:	61da      	str	r2, [r3, #28]
      break;
 8007b0e:	e06b      	b.n	8007be8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	68ba      	ldr	r2, [r7, #8]
 8007b16:	0011      	movs	r1, r2
 8007b18:	0018      	movs	r0, r3
 8007b1a:	f000 fb79 	bl	8008210 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	69da      	ldr	r2, [r3, #28]
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	2180      	movs	r1, #128	@ 0x80
 8007b2a:	0109      	lsls	r1, r1, #4
 8007b2c:	430a      	orrs	r2, r1
 8007b2e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	69da      	ldr	r2, [r3, #28]
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4932      	ldr	r1, [pc, #200]	@ (8007c04 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007b3c:	400a      	ands	r2, r1
 8007b3e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	69d9      	ldr	r1, [r3, #28]
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	691b      	ldr	r3, [r3, #16]
 8007b4a:	021a      	lsls	r2, r3, #8
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	430a      	orrs	r2, r1
 8007b52:	61da      	str	r2, [r3, #28]
      break;
 8007b54:	e048      	b.n	8007be8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	68ba      	ldr	r2, [r7, #8]
 8007b5c:	0011      	movs	r1, r2
 8007b5e:	0018      	movs	r0, r3
 8007b60:	f000 fbc0 	bl	80082e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	2108      	movs	r1, #8
 8007b70:	430a      	orrs	r2, r1
 8007b72:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	2104      	movs	r1, #4
 8007b80:	438a      	bics	r2, r1
 8007b82:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	691a      	ldr	r2, [r3, #16]
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	430a      	orrs	r2, r1
 8007b94:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007b96:	e027      	b.n	8007be8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	68ba      	ldr	r2, [r7, #8]
 8007b9e:	0011      	movs	r1, r2
 8007ba0:	0018      	movs	r0, r3
 8007ba2:	f000 fbff 	bl	80083a4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	2180      	movs	r1, #128	@ 0x80
 8007bb2:	0109      	lsls	r1, r1, #4
 8007bb4:	430a      	orrs	r2, r1
 8007bb6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4910      	ldr	r1, [pc, #64]	@ (8007c04 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007bc4:	400a      	ands	r2, r1
 8007bc6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	691b      	ldr	r3, [r3, #16]
 8007bd2:	021a      	lsls	r2, r3, #8
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	430a      	orrs	r2, r1
 8007bda:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007bdc:	e004      	b.n	8007be8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8007bde:	2317      	movs	r3, #23
 8007be0:	18fb      	adds	r3, r7, r3
 8007be2:	2201      	movs	r2, #1
 8007be4:	701a      	strb	r2, [r3, #0]
      break;
 8007be6:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	223c      	movs	r2, #60	@ 0x3c
 8007bec:	2100      	movs	r1, #0
 8007bee:	5499      	strb	r1, [r3, r2]

  return status;
 8007bf0:	2317      	movs	r3, #23
 8007bf2:	18fb      	adds	r3, r7, r3
 8007bf4:	781b      	ldrb	r3, [r3, #0]
}
 8007bf6:	0018      	movs	r0, r3
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	b006      	add	sp, #24
 8007bfc:	bd80      	pop	{r7, pc}
 8007bfe:	46c0      	nop			@ (mov r8, r8)
 8007c00:	0800e87c 	.word	0x0800e87c
 8007c04:	fffffbff 	.word	0xfffffbff

08007c08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c12:	230f      	movs	r3, #15
 8007c14:	18fb      	adds	r3, r7, r3
 8007c16:	2200      	movs	r2, #0
 8007c18:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	223c      	movs	r2, #60	@ 0x3c
 8007c1e:	5c9b      	ldrb	r3, [r3, r2]
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d101      	bne.n	8007c28 <HAL_TIM_ConfigClockSource+0x20>
 8007c24:	2302      	movs	r3, #2
 8007c26:	e0bc      	b.n	8007da2 <HAL_TIM_ConfigClockSource+0x19a>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	223c      	movs	r2, #60	@ 0x3c
 8007c2c:	2101      	movs	r1, #1
 8007c2e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	223d      	movs	r2, #61	@ 0x3d
 8007c34:	2102      	movs	r1, #2
 8007c36:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	689b      	ldr	r3, [r3, #8]
 8007c3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	4a5a      	ldr	r2, [pc, #360]	@ (8007dac <HAL_TIM_ConfigClockSource+0x1a4>)
 8007c44:	4013      	ands	r3, r2
 8007c46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	4a59      	ldr	r2, [pc, #356]	@ (8007db0 <HAL_TIM_ConfigClockSource+0x1a8>)
 8007c4c:	4013      	ands	r3, r2
 8007c4e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	68ba      	ldr	r2, [r7, #8]
 8007c56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	2280      	movs	r2, #128	@ 0x80
 8007c5e:	0192      	lsls	r2, r2, #6
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d040      	beq.n	8007ce6 <HAL_TIM_ConfigClockSource+0xde>
 8007c64:	2280      	movs	r2, #128	@ 0x80
 8007c66:	0192      	lsls	r2, r2, #6
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d900      	bls.n	8007c6e <HAL_TIM_ConfigClockSource+0x66>
 8007c6c:	e088      	b.n	8007d80 <HAL_TIM_ConfigClockSource+0x178>
 8007c6e:	2280      	movs	r2, #128	@ 0x80
 8007c70:	0152      	lsls	r2, r2, #5
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d100      	bne.n	8007c78 <HAL_TIM_ConfigClockSource+0x70>
 8007c76:	e088      	b.n	8007d8a <HAL_TIM_ConfigClockSource+0x182>
 8007c78:	2280      	movs	r2, #128	@ 0x80
 8007c7a:	0152      	lsls	r2, r2, #5
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d900      	bls.n	8007c82 <HAL_TIM_ConfigClockSource+0x7a>
 8007c80:	e07e      	b.n	8007d80 <HAL_TIM_ConfigClockSource+0x178>
 8007c82:	2b70      	cmp	r3, #112	@ 0x70
 8007c84:	d018      	beq.n	8007cb8 <HAL_TIM_ConfigClockSource+0xb0>
 8007c86:	d900      	bls.n	8007c8a <HAL_TIM_ConfigClockSource+0x82>
 8007c88:	e07a      	b.n	8007d80 <HAL_TIM_ConfigClockSource+0x178>
 8007c8a:	2b60      	cmp	r3, #96	@ 0x60
 8007c8c:	d04f      	beq.n	8007d2e <HAL_TIM_ConfigClockSource+0x126>
 8007c8e:	d900      	bls.n	8007c92 <HAL_TIM_ConfigClockSource+0x8a>
 8007c90:	e076      	b.n	8007d80 <HAL_TIM_ConfigClockSource+0x178>
 8007c92:	2b50      	cmp	r3, #80	@ 0x50
 8007c94:	d03b      	beq.n	8007d0e <HAL_TIM_ConfigClockSource+0x106>
 8007c96:	d900      	bls.n	8007c9a <HAL_TIM_ConfigClockSource+0x92>
 8007c98:	e072      	b.n	8007d80 <HAL_TIM_ConfigClockSource+0x178>
 8007c9a:	2b40      	cmp	r3, #64	@ 0x40
 8007c9c:	d057      	beq.n	8007d4e <HAL_TIM_ConfigClockSource+0x146>
 8007c9e:	d900      	bls.n	8007ca2 <HAL_TIM_ConfigClockSource+0x9a>
 8007ca0:	e06e      	b.n	8007d80 <HAL_TIM_ConfigClockSource+0x178>
 8007ca2:	2b30      	cmp	r3, #48	@ 0x30
 8007ca4:	d063      	beq.n	8007d6e <HAL_TIM_ConfigClockSource+0x166>
 8007ca6:	d86b      	bhi.n	8007d80 <HAL_TIM_ConfigClockSource+0x178>
 8007ca8:	2b20      	cmp	r3, #32
 8007caa:	d060      	beq.n	8007d6e <HAL_TIM_ConfigClockSource+0x166>
 8007cac:	d868      	bhi.n	8007d80 <HAL_TIM_ConfigClockSource+0x178>
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d05d      	beq.n	8007d6e <HAL_TIM_ConfigClockSource+0x166>
 8007cb2:	2b10      	cmp	r3, #16
 8007cb4:	d05b      	beq.n	8007d6e <HAL_TIM_ConfigClockSource+0x166>
 8007cb6:	e063      	b.n	8007d80 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007cc8:	f000 fc4c 	bl	8008564 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	689b      	ldr	r3, [r3, #8]
 8007cd2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	2277      	movs	r2, #119	@ 0x77
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	68ba      	ldr	r2, [r7, #8]
 8007ce2:	609a      	str	r2, [r3, #8]
      break;
 8007ce4:	e052      	b.n	8007d8c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007cf6:	f000 fc35 	bl	8008564 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	689a      	ldr	r2, [r3, #8]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	2180      	movs	r1, #128	@ 0x80
 8007d06:	01c9      	lsls	r1, r1, #7
 8007d08:	430a      	orrs	r2, r1
 8007d0a:	609a      	str	r2, [r3, #8]
      break;
 8007d0c:	e03e      	b.n	8007d8c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d1a:	001a      	movs	r2, r3
 8007d1c:	f000 fba6 	bl	800846c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	2150      	movs	r1, #80	@ 0x50
 8007d26:	0018      	movs	r0, r3
 8007d28:	f000 fc00 	bl	800852c <TIM_ITRx_SetConfig>
      break;
 8007d2c:	e02e      	b.n	8007d8c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d3a:	001a      	movs	r2, r3
 8007d3c:	f000 fbc4 	bl	80084c8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2160      	movs	r1, #96	@ 0x60
 8007d46:	0018      	movs	r0, r3
 8007d48:	f000 fbf0 	bl	800852c <TIM_ITRx_SetConfig>
      break;
 8007d4c:	e01e      	b.n	8007d8c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d5a:	001a      	movs	r2, r3
 8007d5c:	f000 fb86 	bl	800846c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	2140      	movs	r1, #64	@ 0x40
 8007d66:	0018      	movs	r0, r3
 8007d68:	f000 fbe0 	bl	800852c <TIM_ITRx_SetConfig>
      break;
 8007d6c:	e00e      	b.n	8007d8c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681a      	ldr	r2, [r3, #0]
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	0019      	movs	r1, r3
 8007d78:	0010      	movs	r0, r2
 8007d7a:	f000 fbd7 	bl	800852c <TIM_ITRx_SetConfig>
      break;
 8007d7e:	e005      	b.n	8007d8c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8007d80:	230f      	movs	r3, #15
 8007d82:	18fb      	adds	r3, r7, r3
 8007d84:	2201      	movs	r2, #1
 8007d86:	701a      	strb	r2, [r3, #0]
      break;
 8007d88:	e000      	b.n	8007d8c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8007d8a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	223d      	movs	r2, #61	@ 0x3d
 8007d90:	2101      	movs	r1, #1
 8007d92:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	223c      	movs	r2, #60	@ 0x3c
 8007d98:	2100      	movs	r1, #0
 8007d9a:	5499      	strb	r1, [r3, r2]

  return status;
 8007d9c:	230f      	movs	r3, #15
 8007d9e:	18fb      	adds	r3, r7, r3
 8007da0:	781b      	ldrb	r3, [r3, #0]
}
 8007da2:	0018      	movs	r0, r3
 8007da4:	46bd      	mov	sp, r7
 8007da6:	b004      	add	sp, #16
 8007da8:	bd80      	pop	{r7, pc}
 8007daa:	46c0      	nop			@ (mov r8, r8)
 8007dac:	ffceff88 	.word	0xffceff88
 8007db0:	ffff00ff 	.word	0xffff00ff

08007db4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b084      	sub	sp, #16
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	4a3f      	ldr	r2, [pc, #252]	@ (8007ec4 <TIM_Base_SetConfig+0x110>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d00c      	beq.n	8007de6 <TIM_Base_SetConfig+0x32>
 8007dcc:	687a      	ldr	r2, [r7, #4]
 8007dce:	2380      	movs	r3, #128	@ 0x80
 8007dd0:	05db      	lsls	r3, r3, #23
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d007      	beq.n	8007de6 <TIM_Base_SetConfig+0x32>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a3b      	ldr	r2, [pc, #236]	@ (8007ec8 <TIM_Base_SetConfig+0x114>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d003      	beq.n	8007de6 <TIM_Base_SetConfig+0x32>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a3a      	ldr	r2, [pc, #232]	@ (8007ecc <TIM_Base_SetConfig+0x118>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d108      	bne.n	8007df8 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2270      	movs	r2, #112	@ 0x70
 8007dea:	4393      	bics	r3, r2
 8007dec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	4313      	orrs	r3, r2
 8007df6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4a32      	ldr	r2, [pc, #200]	@ (8007ec4 <TIM_Base_SetConfig+0x110>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d01c      	beq.n	8007e3a <TIM_Base_SetConfig+0x86>
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	2380      	movs	r3, #128	@ 0x80
 8007e04:	05db      	lsls	r3, r3, #23
 8007e06:	429a      	cmp	r2, r3
 8007e08:	d017      	beq.n	8007e3a <TIM_Base_SetConfig+0x86>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	4a2e      	ldr	r2, [pc, #184]	@ (8007ec8 <TIM_Base_SetConfig+0x114>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d013      	beq.n	8007e3a <TIM_Base_SetConfig+0x86>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	4a2d      	ldr	r2, [pc, #180]	@ (8007ecc <TIM_Base_SetConfig+0x118>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d00f      	beq.n	8007e3a <TIM_Base_SetConfig+0x86>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	4a2c      	ldr	r2, [pc, #176]	@ (8007ed0 <TIM_Base_SetConfig+0x11c>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d00b      	beq.n	8007e3a <TIM_Base_SetConfig+0x86>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	4a2b      	ldr	r2, [pc, #172]	@ (8007ed4 <TIM_Base_SetConfig+0x120>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d007      	beq.n	8007e3a <TIM_Base_SetConfig+0x86>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	4a2a      	ldr	r2, [pc, #168]	@ (8007ed8 <TIM_Base_SetConfig+0x124>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d003      	beq.n	8007e3a <TIM_Base_SetConfig+0x86>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	4a29      	ldr	r2, [pc, #164]	@ (8007edc <TIM_Base_SetConfig+0x128>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d108      	bne.n	8007e4c <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	4a28      	ldr	r2, [pc, #160]	@ (8007ee0 <TIM_Base_SetConfig+0x12c>)
 8007e3e:	4013      	ands	r3, r2
 8007e40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	68db      	ldr	r3, [r3, #12]
 8007e46:	68fa      	ldr	r2, [r7, #12]
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	2280      	movs	r2, #128	@ 0x80
 8007e50:	4393      	bics	r3, r2
 8007e52:	001a      	movs	r2, r3
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	695b      	ldr	r3, [r3, #20]
 8007e58:	4313      	orrs	r3, r2
 8007e5a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	68fa      	ldr	r2, [r7, #12]
 8007e60:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	689a      	ldr	r2, [r3, #8]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	681a      	ldr	r2, [r3, #0]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	4a13      	ldr	r2, [pc, #76]	@ (8007ec4 <TIM_Base_SetConfig+0x110>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d00b      	beq.n	8007e92 <TIM_Base_SetConfig+0xde>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	4a15      	ldr	r2, [pc, #84]	@ (8007ed4 <TIM_Base_SetConfig+0x120>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d007      	beq.n	8007e92 <TIM_Base_SetConfig+0xde>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	4a14      	ldr	r2, [pc, #80]	@ (8007ed8 <TIM_Base_SetConfig+0x124>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d003      	beq.n	8007e92 <TIM_Base_SetConfig+0xde>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	4a13      	ldr	r2, [pc, #76]	@ (8007edc <TIM_Base_SetConfig+0x128>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d103      	bne.n	8007e9a <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	691a      	ldr	r2, [r3, #16]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	691b      	ldr	r3, [r3, #16]
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	4013      	ands	r3, r2
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d106      	bne.n	8007eba <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	691b      	ldr	r3, [r3, #16]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	4393      	bics	r3, r2
 8007eb4:	001a      	movs	r2, r3
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	611a      	str	r2, [r3, #16]
  }
}
 8007eba:	46c0      	nop			@ (mov r8, r8)
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	b004      	add	sp, #16
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	46c0      	nop			@ (mov r8, r8)
 8007ec4:	40012c00 	.word	0x40012c00
 8007ec8:	40000400 	.word	0x40000400
 8007ecc:	40000800 	.word	0x40000800
 8007ed0:	40002000 	.word	0x40002000
 8007ed4:	40014000 	.word	0x40014000
 8007ed8:	40014400 	.word	0x40014400
 8007edc:	40014800 	.word	0x40014800
 8007ee0:	fffffcff 	.word	0xfffffcff

08007ee4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b086      	sub	sp, #24
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6a1b      	ldr	r3, [r3, #32]
 8007ef2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6a1b      	ldr	r3, [r3, #32]
 8007ef8:	2201      	movs	r2, #1
 8007efa:	4393      	bics	r3, r2
 8007efc:	001a      	movs	r2, r3
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	699b      	ldr	r3, [r3, #24]
 8007f0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	4a32      	ldr	r2, [pc, #200]	@ (8007fdc <TIM_OC1_SetConfig+0xf8>)
 8007f12:	4013      	ands	r3, r2
 8007f14:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2203      	movs	r2, #3
 8007f1a:	4393      	bics	r3, r2
 8007f1c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68fa      	ldr	r2, [r7, #12]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	2202      	movs	r2, #2
 8007f2c:	4393      	bics	r3, r2
 8007f2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	697a      	ldr	r2, [r7, #20]
 8007f36:	4313      	orrs	r3, r2
 8007f38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	4a28      	ldr	r2, [pc, #160]	@ (8007fe0 <TIM_OC1_SetConfig+0xfc>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d00b      	beq.n	8007f5a <TIM_OC1_SetConfig+0x76>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	4a27      	ldr	r2, [pc, #156]	@ (8007fe4 <TIM_OC1_SetConfig+0x100>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d007      	beq.n	8007f5a <TIM_OC1_SetConfig+0x76>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	4a26      	ldr	r2, [pc, #152]	@ (8007fe8 <TIM_OC1_SetConfig+0x104>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d003      	beq.n	8007f5a <TIM_OC1_SetConfig+0x76>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	4a25      	ldr	r2, [pc, #148]	@ (8007fec <TIM_OC1_SetConfig+0x108>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d10c      	bne.n	8007f74 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	2208      	movs	r2, #8
 8007f5e:	4393      	bics	r3, r2
 8007f60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	68db      	ldr	r3, [r3, #12]
 8007f66:	697a      	ldr	r2, [r7, #20]
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	2204      	movs	r2, #4
 8007f70:	4393      	bics	r3, r2
 8007f72:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	4a1a      	ldr	r2, [pc, #104]	@ (8007fe0 <TIM_OC1_SetConfig+0xfc>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d00b      	beq.n	8007f94 <TIM_OC1_SetConfig+0xb0>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	4a19      	ldr	r2, [pc, #100]	@ (8007fe4 <TIM_OC1_SetConfig+0x100>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d007      	beq.n	8007f94 <TIM_OC1_SetConfig+0xb0>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	4a18      	ldr	r2, [pc, #96]	@ (8007fe8 <TIM_OC1_SetConfig+0x104>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d003      	beq.n	8007f94 <TIM_OC1_SetConfig+0xb0>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	4a17      	ldr	r2, [pc, #92]	@ (8007fec <TIM_OC1_SetConfig+0x108>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d111      	bne.n	8007fb8 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	4a16      	ldr	r2, [pc, #88]	@ (8007ff0 <TIM_OC1_SetConfig+0x10c>)
 8007f98:	4013      	ands	r3, r2
 8007f9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	4a15      	ldr	r2, [pc, #84]	@ (8007ff4 <TIM_OC1_SetConfig+0x110>)
 8007fa0:	4013      	ands	r3, r2
 8007fa2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	695b      	ldr	r3, [r3, #20]
 8007fa8:	693a      	ldr	r2, [r7, #16]
 8007faa:	4313      	orrs	r3, r2
 8007fac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	699b      	ldr	r3, [r3, #24]
 8007fb2:	693a      	ldr	r2, [r7, #16]
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	693a      	ldr	r2, [r7, #16]
 8007fbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	68fa      	ldr	r2, [r7, #12]
 8007fc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	685a      	ldr	r2, [r3, #4]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	697a      	ldr	r2, [r7, #20]
 8007fd0:	621a      	str	r2, [r3, #32]
}
 8007fd2:	46c0      	nop			@ (mov r8, r8)
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	b006      	add	sp, #24
 8007fd8:	bd80      	pop	{r7, pc}
 8007fda:	46c0      	nop			@ (mov r8, r8)
 8007fdc:	fffeff8f 	.word	0xfffeff8f
 8007fe0:	40012c00 	.word	0x40012c00
 8007fe4:	40014000 	.word	0x40014000
 8007fe8:	40014400 	.word	0x40014400
 8007fec:	40014800 	.word	0x40014800
 8007ff0:	fffffeff 	.word	0xfffffeff
 8007ff4:	fffffdff 	.word	0xfffffdff

08007ff8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b086      	sub	sp, #24
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6a1b      	ldr	r3, [r3, #32]
 8008006:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6a1b      	ldr	r3, [r3, #32]
 800800c:	2210      	movs	r2, #16
 800800e:	4393      	bics	r3, r2
 8008010:	001a      	movs	r2, r3
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	699b      	ldr	r3, [r3, #24]
 8008020:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	4a2e      	ldr	r2, [pc, #184]	@ (80080e0 <TIM_OC2_SetConfig+0xe8>)
 8008026:	4013      	ands	r3, r2
 8008028:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	4a2d      	ldr	r2, [pc, #180]	@ (80080e4 <TIM_OC2_SetConfig+0xec>)
 800802e:	4013      	ands	r3, r2
 8008030:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	021b      	lsls	r3, r3, #8
 8008038:	68fa      	ldr	r2, [r7, #12]
 800803a:	4313      	orrs	r3, r2
 800803c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	2220      	movs	r2, #32
 8008042:	4393      	bics	r3, r2
 8008044:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	011b      	lsls	r3, r3, #4
 800804c:	697a      	ldr	r2, [r7, #20]
 800804e:	4313      	orrs	r3, r2
 8008050:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	4a24      	ldr	r2, [pc, #144]	@ (80080e8 <TIM_OC2_SetConfig+0xf0>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d10d      	bne.n	8008076 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	2280      	movs	r2, #128	@ 0x80
 800805e:	4393      	bics	r3, r2
 8008060:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	68db      	ldr	r3, [r3, #12]
 8008066:	011b      	lsls	r3, r3, #4
 8008068:	697a      	ldr	r2, [r7, #20]
 800806a:	4313      	orrs	r3, r2
 800806c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	2240      	movs	r2, #64	@ 0x40
 8008072:	4393      	bics	r3, r2
 8008074:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	4a1b      	ldr	r2, [pc, #108]	@ (80080e8 <TIM_OC2_SetConfig+0xf0>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d00b      	beq.n	8008096 <TIM_OC2_SetConfig+0x9e>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	4a1a      	ldr	r2, [pc, #104]	@ (80080ec <TIM_OC2_SetConfig+0xf4>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d007      	beq.n	8008096 <TIM_OC2_SetConfig+0x9e>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	4a19      	ldr	r2, [pc, #100]	@ (80080f0 <TIM_OC2_SetConfig+0xf8>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d003      	beq.n	8008096 <TIM_OC2_SetConfig+0x9e>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	4a18      	ldr	r2, [pc, #96]	@ (80080f4 <TIM_OC2_SetConfig+0xfc>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d113      	bne.n	80080be <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008096:	693b      	ldr	r3, [r7, #16]
 8008098:	4a17      	ldr	r2, [pc, #92]	@ (80080f8 <TIM_OC2_SetConfig+0x100>)
 800809a:	4013      	ands	r3, r2
 800809c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	4a16      	ldr	r2, [pc, #88]	@ (80080fc <TIM_OC2_SetConfig+0x104>)
 80080a2:	4013      	ands	r3, r2
 80080a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	695b      	ldr	r3, [r3, #20]
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	693a      	ldr	r2, [r7, #16]
 80080ae:	4313      	orrs	r3, r2
 80080b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	699b      	ldr	r3, [r3, #24]
 80080b6:	009b      	lsls	r3, r3, #2
 80080b8:	693a      	ldr	r2, [r7, #16]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	693a      	ldr	r2, [r7, #16]
 80080c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	685a      	ldr	r2, [r3, #4]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	697a      	ldr	r2, [r7, #20]
 80080d6:	621a      	str	r2, [r3, #32]
}
 80080d8:	46c0      	nop			@ (mov r8, r8)
 80080da:	46bd      	mov	sp, r7
 80080dc:	b006      	add	sp, #24
 80080de:	bd80      	pop	{r7, pc}
 80080e0:	feff8fff 	.word	0xfeff8fff
 80080e4:	fffffcff 	.word	0xfffffcff
 80080e8:	40012c00 	.word	0x40012c00
 80080ec:	40014000 	.word	0x40014000
 80080f0:	40014400 	.word	0x40014400
 80080f4:	40014800 	.word	0x40014800
 80080f8:	fffffbff 	.word	0xfffffbff
 80080fc:	fffff7ff 	.word	0xfffff7ff

08008100 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b086      	sub	sp, #24
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
 8008108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6a1b      	ldr	r3, [r3, #32]
 800810e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6a1b      	ldr	r3, [r3, #32]
 8008114:	4a33      	ldr	r2, [pc, #204]	@ (80081e4 <TIM_OC3_SetConfig+0xe4>)
 8008116:	401a      	ands	r2, r3
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	69db      	ldr	r3, [r3, #28]
 8008126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	4a2f      	ldr	r2, [pc, #188]	@ (80081e8 <TIM_OC3_SetConfig+0xe8>)
 800812c:	4013      	ands	r3, r2
 800812e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2203      	movs	r2, #3
 8008134:	4393      	bics	r3, r2
 8008136:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	68fa      	ldr	r2, [r7, #12]
 800813e:	4313      	orrs	r3, r2
 8008140:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	4a29      	ldr	r2, [pc, #164]	@ (80081ec <TIM_OC3_SetConfig+0xec>)
 8008146:	4013      	ands	r3, r2
 8008148:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	021b      	lsls	r3, r3, #8
 8008150:	697a      	ldr	r2, [r7, #20]
 8008152:	4313      	orrs	r3, r2
 8008154:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	4a25      	ldr	r2, [pc, #148]	@ (80081f0 <TIM_OC3_SetConfig+0xf0>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d10d      	bne.n	800817a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	4a24      	ldr	r2, [pc, #144]	@ (80081f4 <TIM_OC3_SetConfig+0xf4>)
 8008162:	4013      	ands	r3, r2
 8008164:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	68db      	ldr	r3, [r3, #12]
 800816a:	021b      	lsls	r3, r3, #8
 800816c:	697a      	ldr	r2, [r7, #20]
 800816e:	4313      	orrs	r3, r2
 8008170:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	4a20      	ldr	r2, [pc, #128]	@ (80081f8 <TIM_OC3_SetConfig+0xf8>)
 8008176:	4013      	ands	r3, r2
 8008178:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	4a1c      	ldr	r2, [pc, #112]	@ (80081f0 <TIM_OC3_SetConfig+0xf0>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d00b      	beq.n	800819a <TIM_OC3_SetConfig+0x9a>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	4a1d      	ldr	r2, [pc, #116]	@ (80081fc <TIM_OC3_SetConfig+0xfc>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d007      	beq.n	800819a <TIM_OC3_SetConfig+0x9a>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	4a1c      	ldr	r2, [pc, #112]	@ (8008200 <TIM_OC3_SetConfig+0x100>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d003      	beq.n	800819a <TIM_OC3_SetConfig+0x9a>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	4a1b      	ldr	r2, [pc, #108]	@ (8008204 <TIM_OC3_SetConfig+0x104>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d113      	bne.n	80081c2 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	4a1a      	ldr	r2, [pc, #104]	@ (8008208 <TIM_OC3_SetConfig+0x108>)
 800819e:	4013      	ands	r3, r2
 80081a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	4a19      	ldr	r2, [pc, #100]	@ (800820c <TIM_OC3_SetConfig+0x10c>)
 80081a6:	4013      	ands	r3, r2
 80081a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	695b      	ldr	r3, [r3, #20]
 80081ae:	011b      	lsls	r3, r3, #4
 80081b0:	693a      	ldr	r2, [r7, #16]
 80081b2:	4313      	orrs	r3, r2
 80081b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	699b      	ldr	r3, [r3, #24]
 80081ba:	011b      	lsls	r3, r3, #4
 80081bc:	693a      	ldr	r2, [r7, #16]
 80081be:	4313      	orrs	r3, r2
 80081c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	693a      	ldr	r2, [r7, #16]
 80081c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	68fa      	ldr	r2, [r7, #12]
 80081cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	685a      	ldr	r2, [r3, #4]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	697a      	ldr	r2, [r7, #20]
 80081da:	621a      	str	r2, [r3, #32]
}
 80081dc:	46c0      	nop			@ (mov r8, r8)
 80081de:	46bd      	mov	sp, r7
 80081e0:	b006      	add	sp, #24
 80081e2:	bd80      	pop	{r7, pc}
 80081e4:	fffffeff 	.word	0xfffffeff
 80081e8:	fffeff8f 	.word	0xfffeff8f
 80081ec:	fffffdff 	.word	0xfffffdff
 80081f0:	40012c00 	.word	0x40012c00
 80081f4:	fffff7ff 	.word	0xfffff7ff
 80081f8:	fffffbff 	.word	0xfffffbff
 80081fc:	40014000 	.word	0x40014000
 8008200:	40014400 	.word	0x40014400
 8008204:	40014800 	.word	0x40014800
 8008208:	ffffefff 	.word	0xffffefff
 800820c:	ffffdfff 	.word	0xffffdfff

08008210 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b086      	sub	sp, #24
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
 8008218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6a1b      	ldr	r3, [r3, #32]
 800821e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6a1b      	ldr	r3, [r3, #32]
 8008224:	4a26      	ldr	r2, [pc, #152]	@ (80082c0 <TIM_OC4_SetConfig+0xb0>)
 8008226:	401a      	ands	r2, r3
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	685b      	ldr	r3, [r3, #4]
 8008230:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	69db      	ldr	r3, [r3, #28]
 8008236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	4a22      	ldr	r2, [pc, #136]	@ (80082c4 <TIM_OC4_SetConfig+0xb4>)
 800823c:	4013      	ands	r3, r2
 800823e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	4a21      	ldr	r2, [pc, #132]	@ (80082c8 <TIM_OC4_SetConfig+0xb8>)
 8008244:	4013      	ands	r3, r2
 8008246:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	021b      	lsls	r3, r3, #8
 800824e:	68fa      	ldr	r2, [r7, #12]
 8008250:	4313      	orrs	r3, r2
 8008252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	4a1d      	ldr	r2, [pc, #116]	@ (80082cc <TIM_OC4_SetConfig+0xbc>)
 8008258:	4013      	ands	r3, r2
 800825a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	689b      	ldr	r3, [r3, #8]
 8008260:	031b      	lsls	r3, r3, #12
 8008262:	693a      	ldr	r2, [r7, #16]
 8008264:	4313      	orrs	r3, r2
 8008266:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	4a19      	ldr	r2, [pc, #100]	@ (80082d0 <TIM_OC4_SetConfig+0xc0>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d00b      	beq.n	8008288 <TIM_OC4_SetConfig+0x78>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	4a18      	ldr	r2, [pc, #96]	@ (80082d4 <TIM_OC4_SetConfig+0xc4>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d007      	beq.n	8008288 <TIM_OC4_SetConfig+0x78>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	4a17      	ldr	r2, [pc, #92]	@ (80082d8 <TIM_OC4_SetConfig+0xc8>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d003      	beq.n	8008288 <TIM_OC4_SetConfig+0x78>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	4a16      	ldr	r2, [pc, #88]	@ (80082dc <TIM_OC4_SetConfig+0xcc>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d109      	bne.n	800829c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	4a15      	ldr	r2, [pc, #84]	@ (80082e0 <TIM_OC4_SetConfig+0xd0>)
 800828c:	4013      	ands	r3, r2
 800828e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	695b      	ldr	r3, [r3, #20]
 8008294:	019b      	lsls	r3, r3, #6
 8008296:	697a      	ldr	r2, [r7, #20]
 8008298:	4313      	orrs	r3, r2
 800829a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	697a      	ldr	r2, [r7, #20]
 80082a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	68fa      	ldr	r2, [r7, #12]
 80082a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	685a      	ldr	r2, [r3, #4]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	693a      	ldr	r2, [r7, #16]
 80082b4:	621a      	str	r2, [r3, #32]
}
 80082b6:	46c0      	nop			@ (mov r8, r8)
 80082b8:	46bd      	mov	sp, r7
 80082ba:	b006      	add	sp, #24
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	46c0      	nop			@ (mov r8, r8)
 80082c0:	ffffefff 	.word	0xffffefff
 80082c4:	feff8fff 	.word	0xfeff8fff
 80082c8:	fffffcff 	.word	0xfffffcff
 80082cc:	ffffdfff 	.word	0xffffdfff
 80082d0:	40012c00 	.word	0x40012c00
 80082d4:	40014000 	.word	0x40014000
 80082d8:	40014400 	.word	0x40014400
 80082dc:	40014800 	.word	0x40014800
 80082e0:	ffffbfff 	.word	0xffffbfff

080082e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b086      	sub	sp, #24
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
 80082ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6a1b      	ldr	r3, [r3, #32]
 80082f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6a1b      	ldr	r3, [r3, #32]
 80082f8:	4a23      	ldr	r2, [pc, #140]	@ (8008388 <TIM_OC5_SetConfig+0xa4>)
 80082fa:	401a      	ands	r2, r3
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800830a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	4a1f      	ldr	r2, [pc, #124]	@ (800838c <TIM_OC5_SetConfig+0xa8>)
 8008310:	4013      	ands	r3, r2
 8008312:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	68fa      	ldr	r2, [r7, #12]
 800831a:	4313      	orrs	r3, r2
 800831c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	4a1b      	ldr	r2, [pc, #108]	@ (8008390 <TIM_OC5_SetConfig+0xac>)
 8008322:	4013      	ands	r3, r2
 8008324:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	689b      	ldr	r3, [r3, #8]
 800832a:	041b      	lsls	r3, r3, #16
 800832c:	693a      	ldr	r2, [r7, #16]
 800832e:	4313      	orrs	r3, r2
 8008330:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	4a17      	ldr	r2, [pc, #92]	@ (8008394 <TIM_OC5_SetConfig+0xb0>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d00b      	beq.n	8008352 <TIM_OC5_SetConfig+0x6e>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	4a16      	ldr	r2, [pc, #88]	@ (8008398 <TIM_OC5_SetConfig+0xb4>)
 800833e:	4293      	cmp	r3, r2
 8008340:	d007      	beq.n	8008352 <TIM_OC5_SetConfig+0x6e>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	4a15      	ldr	r2, [pc, #84]	@ (800839c <TIM_OC5_SetConfig+0xb8>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d003      	beq.n	8008352 <TIM_OC5_SetConfig+0x6e>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	4a14      	ldr	r2, [pc, #80]	@ (80083a0 <TIM_OC5_SetConfig+0xbc>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d109      	bne.n	8008366 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	4a0c      	ldr	r2, [pc, #48]	@ (8008388 <TIM_OC5_SetConfig+0xa4>)
 8008356:	4013      	ands	r3, r2
 8008358:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	695b      	ldr	r3, [r3, #20]
 800835e:	021b      	lsls	r3, r3, #8
 8008360:	697a      	ldr	r2, [r7, #20]
 8008362:	4313      	orrs	r3, r2
 8008364:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	697a      	ldr	r2, [r7, #20]
 800836a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	68fa      	ldr	r2, [r7, #12]
 8008370:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	685a      	ldr	r2, [r3, #4]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	693a      	ldr	r2, [r7, #16]
 800837e:	621a      	str	r2, [r3, #32]
}
 8008380:	46c0      	nop			@ (mov r8, r8)
 8008382:	46bd      	mov	sp, r7
 8008384:	b006      	add	sp, #24
 8008386:	bd80      	pop	{r7, pc}
 8008388:	fffeffff 	.word	0xfffeffff
 800838c:	fffeff8f 	.word	0xfffeff8f
 8008390:	fffdffff 	.word	0xfffdffff
 8008394:	40012c00 	.word	0x40012c00
 8008398:	40014000 	.word	0x40014000
 800839c:	40014400 	.word	0x40014400
 80083a0:	40014800 	.word	0x40014800

080083a4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b086      	sub	sp, #24
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6a1b      	ldr	r3, [r3, #32]
 80083b2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6a1b      	ldr	r3, [r3, #32]
 80083b8:	4a24      	ldr	r2, [pc, #144]	@ (800844c <TIM_OC6_SetConfig+0xa8>)
 80083ba:	401a      	ands	r2, r3
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	4a20      	ldr	r2, [pc, #128]	@ (8008450 <TIM_OC6_SetConfig+0xac>)
 80083d0:	4013      	ands	r3, r2
 80083d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	021b      	lsls	r3, r3, #8
 80083da:	68fa      	ldr	r2, [r7, #12]
 80083dc:	4313      	orrs	r3, r2
 80083de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	4a1c      	ldr	r2, [pc, #112]	@ (8008454 <TIM_OC6_SetConfig+0xb0>)
 80083e4:	4013      	ands	r3, r2
 80083e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	689b      	ldr	r3, [r3, #8]
 80083ec:	051b      	lsls	r3, r3, #20
 80083ee:	693a      	ldr	r2, [r7, #16]
 80083f0:	4313      	orrs	r3, r2
 80083f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	4a18      	ldr	r2, [pc, #96]	@ (8008458 <TIM_OC6_SetConfig+0xb4>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d00b      	beq.n	8008414 <TIM_OC6_SetConfig+0x70>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	4a17      	ldr	r2, [pc, #92]	@ (800845c <TIM_OC6_SetConfig+0xb8>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d007      	beq.n	8008414 <TIM_OC6_SetConfig+0x70>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	4a16      	ldr	r2, [pc, #88]	@ (8008460 <TIM_OC6_SetConfig+0xbc>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d003      	beq.n	8008414 <TIM_OC6_SetConfig+0x70>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4a15      	ldr	r2, [pc, #84]	@ (8008464 <TIM_OC6_SetConfig+0xc0>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d109      	bne.n	8008428 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	4a14      	ldr	r2, [pc, #80]	@ (8008468 <TIM_OC6_SetConfig+0xc4>)
 8008418:	4013      	ands	r3, r2
 800841a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	695b      	ldr	r3, [r3, #20]
 8008420:	029b      	lsls	r3, r3, #10
 8008422:	697a      	ldr	r2, [r7, #20]
 8008424:	4313      	orrs	r3, r2
 8008426:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	697a      	ldr	r2, [r7, #20]
 800842c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	68fa      	ldr	r2, [r7, #12]
 8008432:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	685a      	ldr	r2, [r3, #4]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	693a      	ldr	r2, [r7, #16]
 8008440:	621a      	str	r2, [r3, #32]
}
 8008442:	46c0      	nop			@ (mov r8, r8)
 8008444:	46bd      	mov	sp, r7
 8008446:	b006      	add	sp, #24
 8008448:	bd80      	pop	{r7, pc}
 800844a:	46c0      	nop			@ (mov r8, r8)
 800844c:	ffefffff 	.word	0xffefffff
 8008450:	feff8fff 	.word	0xfeff8fff
 8008454:	ffdfffff 	.word	0xffdfffff
 8008458:	40012c00 	.word	0x40012c00
 800845c:	40014000 	.word	0x40014000
 8008460:	40014400 	.word	0x40014400
 8008464:	40014800 	.word	0x40014800
 8008468:	fffbffff 	.word	0xfffbffff

0800846c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b086      	sub	sp, #24
 8008470:	af00      	add	r7, sp, #0
 8008472:	60f8      	str	r0, [r7, #12]
 8008474:	60b9      	str	r1, [r7, #8]
 8008476:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	6a1b      	ldr	r3, [r3, #32]
 800847c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	6a1b      	ldr	r3, [r3, #32]
 8008482:	2201      	movs	r2, #1
 8008484:	4393      	bics	r3, r2
 8008486:	001a      	movs	r2, r3
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	699b      	ldr	r3, [r3, #24]
 8008490:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	22f0      	movs	r2, #240	@ 0xf0
 8008496:	4393      	bics	r3, r2
 8008498:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	011b      	lsls	r3, r3, #4
 800849e:	693a      	ldr	r2, [r7, #16]
 80084a0:	4313      	orrs	r3, r2
 80084a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80084a4:	697b      	ldr	r3, [r7, #20]
 80084a6:	220a      	movs	r2, #10
 80084a8:	4393      	bics	r3, r2
 80084aa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80084ac:	697a      	ldr	r2, [r7, #20]
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	4313      	orrs	r3, r2
 80084b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	693a      	ldr	r2, [r7, #16]
 80084b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	697a      	ldr	r2, [r7, #20]
 80084be:	621a      	str	r2, [r3, #32]
}
 80084c0:	46c0      	nop			@ (mov r8, r8)
 80084c2:	46bd      	mov	sp, r7
 80084c4:	b006      	add	sp, #24
 80084c6:	bd80      	pop	{r7, pc}

080084c8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b086      	sub	sp, #24
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	60f8      	str	r0, [r7, #12]
 80084d0:	60b9      	str	r1, [r7, #8]
 80084d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6a1b      	ldr	r3, [r3, #32]
 80084d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	6a1b      	ldr	r3, [r3, #32]
 80084de:	2210      	movs	r2, #16
 80084e0:	4393      	bics	r3, r2
 80084e2:	001a      	movs	r2, r3
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	699b      	ldr	r3, [r3, #24]
 80084ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	4a0d      	ldr	r2, [pc, #52]	@ (8008528 <TIM_TI2_ConfigInputStage+0x60>)
 80084f2:	4013      	ands	r3, r2
 80084f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	031b      	lsls	r3, r3, #12
 80084fa:	693a      	ldr	r2, [r7, #16]
 80084fc:	4313      	orrs	r3, r2
 80084fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	22a0      	movs	r2, #160	@ 0xa0
 8008504:	4393      	bics	r3, r2
 8008506:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	011b      	lsls	r3, r3, #4
 800850c:	697a      	ldr	r2, [r7, #20]
 800850e:	4313      	orrs	r3, r2
 8008510:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	693a      	ldr	r2, [r7, #16]
 8008516:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	697a      	ldr	r2, [r7, #20]
 800851c:	621a      	str	r2, [r3, #32]
}
 800851e:	46c0      	nop			@ (mov r8, r8)
 8008520:	46bd      	mov	sp, r7
 8008522:	b006      	add	sp, #24
 8008524:	bd80      	pop	{r7, pc}
 8008526:	46c0      	nop			@ (mov r8, r8)
 8008528:	ffff0fff 	.word	0xffff0fff

0800852c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b084      	sub	sp, #16
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	4a08      	ldr	r2, [pc, #32]	@ (8008560 <TIM_ITRx_SetConfig+0x34>)
 8008540:	4013      	ands	r3, r2
 8008542:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008544:	683a      	ldr	r2, [r7, #0]
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	4313      	orrs	r3, r2
 800854a:	2207      	movs	r2, #7
 800854c:	4313      	orrs	r3, r2
 800854e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	68fa      	ldr	r2, [r7, #12]
 8008554:	609a      	str	r2, [r3, #8]
}
 8008556:	46c0      	nop			@ (mov r8, r8)
 8008558:	46bd      	mov	sp, r7
 800855a:	b004      	add	sp, #16
 800855c:	bd80      	pop	{r7, pc}
 800855e:	46c0      	nop			@ (mov r8, r8)
 8008560:	ffcfff8f 	.word	0xffcfff8f

08008564 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b086      	sub	sp, #24
 8008568:	af00      	add	r7, sp, #0
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	60b9      	str	r1, [r7, #8]
 800856e:	607a      	str	r2, [r7, #4]
 8008570:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	689b      	ldr	r3, [r3, #8]
 8008576:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	4a09      	ldr	r2, [pc, #36]	@ (80085a0 <TIM_ETR_SetConfig+0x3c>)
 800857c:	4013      	ands	r3, r2
 800857e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	021a      	lsls	r2, r3, #8
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	431a      	orrs	r2, r3
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	4313      	orrs	r3, r2
 800858c:	697a      	ldr	r2, [r7, #20]
 800858e:	4313      	orrs	r3, r2
 8008590:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	697a      	ldr	r2, [r7, #20]
 8008596:	609a      	str	r2, [r3, #8]
}
 8008598:	46c0      	nop			@ (mov r8, r8)
 800859a:	46bd      	mov	sp, r7
 800859c:	b006      	add	sp, #24
 800859e:	bd80      	pop	{r7, pc}
 80085a0:	ffff00ff 	.word	0xffff00ff

080085a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b086      	sub	sp, #24
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	60f8      	str	r0, [r7, #12]
 80085ac:	60b9      	str	r1, [r7, #8]
 80085ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	221f      	movs	r2, #31
 80085b4:	4013      	ands	r3, r2
 80085b6:	2201      	movs	r2, #1
 80085b8:	409a      	lsls	r2, r3
 80085ba:	0013      	movs	r3, r2
 80085bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	6a1b      	ldr	r3, [r3, #32]
 80085c2:	697a      	ldr	r2, [r7, #20]
 80085c4:	43d2      	mvns	r2, r2
 80085c6:	401a      	ands	r2, r3
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	6a1a      	ldr	r2, [r3, #32]
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	211f      	movs	r1, #31
 80085d4:	400b      	ands	r3, r1
 80085d6:	6879      	ldr	r1, [r7, #4]
 80085d8:	4099      	lsls	r1, r3
 80085da:	000b      	movs	r3, r1
 80085dc:	431a      	orrs	r2, r3
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	621a      	str	r2, [r3, #32]
}
 80085e2:	46c0      	nop			@ (mov r8, r8)
 80085e4:	46bd      	mov	sp, r7
 80085e6:	b006      	add	sp, #24
 80085e8:	bd80      	pop	{r7, pc}
	...

080085ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b084      	sub	sp, #16
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
 80085f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	223c      	movs	r2, #60	@ 0x3c
 80085fa:	5c9b      	ldrb	r3, [r3, r2]
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	d101      	bne.n	8008604 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008600:	2302      	movs	r3, #2
 8008602:	e05a      	b.n	80086ba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	223c      	movs	r2, #60	@ 0x3c
 8008608:	2101      	movs	r1, #1
 800860a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	223d      	movs	r2, #61	@ 0x3d
 8008610:	2102      	movs	r1, #2
 8008612:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	689b      	ldr	r3, [r3, #8]
 8008622:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4a26      	ldr	r2, [pc, #152]	@ (80086c4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d108      	bne.n	8008640 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	4a25      	ldr	r2, [pc, #148]	@ (80086c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008632:	4013      	ands	r3, r2
 8008634:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	68fa      	ldr	r2, [r7, #12]
 800863c:	4313      	orrs	r3, r2
 800863e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2270      	movs	r2, #112	@ 0x70
 8008644:	4393      	bics	r3, r2
 8008646:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	68fa      	ldr	r2, [r7, #12]
 800864e:	4313      	orrs	r3, r2
 8008650:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	68fa      	ldr	r2, [r7, #12]
 8008658:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a19      	ldr	r2, [pc, #100]	@ (80086c4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d014      	beq.n	800868e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	2380      	movs	r3, #128	@ 0x80
 800866a:	05db      	lsls	r3, r3, #23
 800866c:	429a      	cmp	r2, r3
 800866e:	d00e      	beq.n	800868e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a15      	ldr	r2, [pc, #84]	@ (80086cc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d009      	beq.n	800868e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a14      	ldr	r2, [pc, #80]	@ (80086d0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d004      	beq.n	800868e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a12      	ldr	r2, [pc, #72]	@ (80086d4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d10c      	bne.n	80086a8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	2280      	movs	r2, #128	@ 0x80
 8008692:	4393      	bics	r3, r2
 8008694:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	689b      	ldr	r3, [r3, #8]
 800869a:	68ba      	ldr	r2, [r7, #8]
 800869c:	4313      	orrs	r3, r2
 800869e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	68ba      	ldr	r2, [r7, #8]
 80086a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	223d      	movs	r2, #61	@ 0x3d
 80086ac:	2101      	movs	r1, #1
 80086ae:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	223c      	movs	r2, #60	@ 0x3c
 80086b4:	2100      	movs	r1, #0
 80086b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80086b8:	2300      	movs	r3, #0
}
 80086ba:	0018      	movs	r0, r3
 80086bc:	46bd      	mov	sp, r7
 80086be:	b004      	add	sp, #16
 80086c0:	bd80      	pop	{r7, pc}
 80086c2:	46c0      	nop			@ (mov r8, r8)
 80086c4:	40012c00 	.word	0x40012c00
 80086c8:	ff0fffff 	.word	0xff0fffff
 80086cc:	40000400 	.word	0x40000400
 80086d0:	40000800 	.word	0x40000800
 80086d4:	40014000 	.word	0x40014000

080086d8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b084      	sub	sp, #16
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80086e2:	2300      	movs	r3, #0
 80086e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	223c      	movs	r2, #60	@ 0x3c
 80086ea:	5c9b      	ldrb	r3, [r3, r2]
 80086ec:	2b01      	cmp	r3, #1
 80086ee:	d101      	bne.n	80086f4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80086f0:	2302      	movs	r3, #2
 80086f2:	e06f      	b.n	80087d4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	223c      	movs	r2, #60	@ 0x3c
 80086f8:	2101      	movs	r1, #1
 80086fa:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	22ff      	movs	r2, #255	@ 0xff
 8008700:	4393      	bics	r3, r2
 8008702:	001a      	movs	r2, r3
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	68db      	ldr	r3, [r3, #12]
 8008708:	4313      	orrs	r3, r2
 800870a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	4a33      	ldr	r2, [pc, #204]	@ (80087dc <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8008710:	401a      	ands	r2, r3
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	689b      	ldr	r3, [r3, #8]
 8008716:	4313      	orrs	r3, r2
 8008718:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	4a30      	ldr	r2, [pc, #192]	@ (80087e0 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800871e:	401a      	ands	r2, r3
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	4313      	orrs	r3, r2
 8008726:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	4a2e      	ldr	r2, [pc, #184]	@ (80087e4 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 800872c:	401a      	ands	r2, r3
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	4313      	orrs	r3, r2
 8008734:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	4a2b      	ldr	r2, [pc, #172]	@ (80087e8 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800873a:	401a      	ands	r2, r3
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	691b      	ldr	r3, [r3, #16]
 8008740:	4313      	orrs	r3, r2
 8008742:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	4a29      	ldr	r2, [pc, #164]	@ (80087ec <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8008748:	401a      	ands	r2, r3
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	695b      	ldr	r3, [r3, #20]
 800874e:	4313      	orrs	r3, r2
 8008750:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	4a26      	ldr	r2, [pc, #152]	@ (80087f0 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8008756:	401a      	ands	r2, r3
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800875c:	4313      	orrs	r3, r2
 800875e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	4a24      	ldr	r2, [pc, #144]	@ (80087f4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8008764:	401a      	ands	r2, r3
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	699b      	ldr	r3, [r3, #24]
 800876a:	041b      	lsls	r3, r3, #16
 800876c:	4313      	orrs	r3, r2
 800876e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	4a21      	ldr	r2, [pc, #132]	@ (80087f8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8008774:	401a      	ands	r2, r3
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	69db      	ldr	r3, [r3, #28]
 800877a:	4313      	orrs	r3, r2
 800877c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a1e      	ldr	r2, [pc, #120]	@ (80087fc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d11c      	bne.n	80087c2 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	4a1d      	ldr	r2, [pc, #116]	@ (8008800 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800878c:	401a      	ands	r2, r3
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008792:	051b      	lsls	r3, r3, #20
 8008794:	4313      	orrs	r3, r2
 8008796:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	4a1a      	ldr	r2, [pc, #104]	@ (8008804 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800879c:	401a      	ands	r2, r3
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	6a1b      	ldr	r3, [r3, #32]
 80087a2:	4313      	orrs	r3, r2
 80087a4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	4a17      	ldr	r2, [pc, #92]	@ (8008808 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 80087aa:	401a      	ands	r2, r3
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b0:	4313      	orrs	r3, r2
 80087b2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	4a15      	ldr	r2, [pc, #84]	@ (800880c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80087b8:	401a      	ands	r2, r3
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087be:	4313      	orrs	r3, r2
 80087c0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	68fa      	ldr	r2, [r7, #12]
 80087c8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	223c      	movs	r2, #60	@ 0x3c
 80087ce:	2100      	movs	r1, #0
 80087d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80087d2:	2300      	movs	r3, #0
}
 80087d4:	0018      	movs	r0, r3
 80087d6:	46bd      	mov	sp, r7
 80087d8:	b004      	add	sp, #16
 80087da:	bd80      	pop	{r7, pc}
 80087dc:	fffffcff 	.word	0xfffffcff
 80087e0:	fffffbff 	.word	0xfffffbff
 80087e4:	fffff7ff 	.word	0xfffff7ff
 80087e8:	ffffefff 	.word	0xffffefff
 80087ec:	ffffdfff 	.word	0xffffdfff
 80087f0:	ffffbfff 	.word	0xffffbfff
 80087f4:	fff0ffff 	.word	0xfff0ffff
 80087f8:	efffffff 	.word	0xefffffff
 80087fc:	40012c00 	.word	0x40012c00
 8008800:	ff0fffff 	.word	0xff0fffff
 8008804:	feffffff 	.word	0xfeffffff
 8008808:	fdffffff 	.word	0xfdffffff
 800880c:	dfffffff 	.word	0xdfffffff

08008810 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b082      	sub	sp, #8
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d101      	bne.n	8008822 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800881e:	2301      	movs	r3, #1
 8008820:	e046      	b.n	80088b0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2288      	movs	r2, #136	@ 0x88
 8008826:	589b      	ldr	r3, [r3, r2]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d107      	bne.n	800883c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2284      	movs	r2, #132	@ 0x84
 8008830:	2100      	movs	r1, #0
 8008832:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	0018      	movs	r0, r3
 8008838:	f7fc fa7c 	bl	8004d34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2288      	movs	r2, #136	@ 0x88
 8008840:	2124      	movs	r1, #36	@ 0x24
 8008842:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	681a      	ldr	r2, [r3, #0]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	2101      	movs	r1, #1
 8008850:	438a      	bics	r2, r1
 8008852:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008858:	2b00      	cmp	r3, #0
 800885a:	d003      	beq.n	8008864 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	0018      	movs	r0, r3
 8008860:	f000 ffc6 	bl	80097f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	0018      	movs	r0, r3
 8008868:	f000 fc6c 	bl	8009144 <UART_SetConfig>
 800886c:	0003      	movs	r3, r0
 800886e:	2b01      	cmp	r3, #1
 8008870:	d101      	bne.n	8008876 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8008872:	2301      	movs	r3, #1
 8008874:	e01c      	b.n	80088b0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	685a      	ldr	r2, [r3, #4]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	490d      	ldr	r1, [pc, #52]	@ (80088b8 <HAL_UART_Init+0xa8>)
 8008882:	400a      	ands	r2, r1
 8008884:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	689a      	ldr	r2, [r3, #8]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	212a      	movs	r1, #42	@ 0x2a
 8008892:	438a      	bics	r2, r1
 8008894:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	681a      	ldr	r2, [r3, #0]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	2101      	movs	r1, #1
 80088a2:	430a      	orrs	r2, r1
 80088a4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	0018      	movs	r0, r3
 80088aa:	f001 f855 	bl	8009958 <UART_CheckIdleState>
 80088ae:	0003      	movs	r3, r0
}
 80088b0:	0018      	movs	r0, r3
 80088b2:	46bd      	mov	sp, r7
 80088b4:	b002      	add	sp, #8
 80088b6:	bd80      	pop	{r7, pc}
 80088b8:	ffffb7ff 	.word	0xffffb7ff

080088bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b08a      	sub	sp, #40	@ 0x28
 80088c0:	af02      	add	r7, sp, #8
 80088c2:	60f8      	str	r0, [r7, #12]
 80088c4:	60b9      	str	r1, [r7, #8]
 80088c6:	603b      	str	r3, [r7, #0]
 80088c8:	1dbb      	adds	r3, r7, #6
 80088ca:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2288      	movs	r2, #136	@ 0x88
 80088d0:	589b      	ldr	r3, [r3, r2]
 80088d2:	2b20      	cmp	r3, #32
 80088d4:	d000      	beq.n	80088d8 <HAL_UART_Transmit+0x1c>
 80088d6:	e090      	b.n	80089fa <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d003      	beq.n	80088e6 <HAL_UART_Transmit+0x2a>
 80088de:	1dbb      	adds	r3, r7, #6
 80088e0:	881b      	ldrh	r3, [r3, #0]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d101      	bne.n	80088ea <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80088e6:	2301      	movs	r3, #1
 80088e8:	e088      	b.n	80089fc <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	689a      	ldr	r2, [r3, #8]
 80088ee:	2380      	movs	r3, #128	@ 0x80
 80088f0:	015b      	lsls	r3, r3, #5
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d109      	bne.n	800890a <HAL_UART_Transmit+0x4e>
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	691b      	ldr	r3, [r3, #16]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d105      	bne.n	800890a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	2201      	movs	r2, #1
 8008902:	4013      	ands	r3, r2
 8008904:	d001      	beq.n	800890a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8008906:	2301      	movs	r3, #1
 8008908:	e078      	b.n	80089fc <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2290      	movs	r2, #144	@ 0x90
 800890e:	2100      	movs	r1, #0
 8008910:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	2288      	movs	r2, #136	@ 0x88
 8008916:	2121      	movs	r1, #33	@ 0x21
 8008918:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800891a:	f7fc fc03 	bl	8005124 <HAL_GetTick>
 800891e:	0003      	movs	r3, r0
 8008920:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	1dba      	adds	r2, r7, #6
 8008926:	2154      	movs	r1, #84	@ 0x54
 8008928:	8812      	ldrh	r2, [r2, #0]
 800892a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	1dba      	adds	r2, r7, #6
 8008930:	2156      	movs	r1, #86	@ 0x56
 8008932:	8812      	ldrh	r2, [r2, #0]
 8008934:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	689a      	ldr	r2, [r3, #8]
 800893a:	2380      	movs	r3, #128	@ 0x80
 800893c:	015b      	lsls	r3, r3, #5
 800893e:	429a      	cmp	r2, r3
 8008940:	d108      	bne.n	8008954 <HAL_UART_Transmit+0x98>
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	691b      	ldr	r3, [r3, #16]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d104      	bne.n	8008954 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800894a:	2300      	movs	r3, #0
 800894c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	61bb      	str	r3, [r7, #24]
 8008952:	e003      	b.n	800895c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008958:	2300      	movs	r3, #0
 800895a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800895c:	e030      	b.n	80089c0 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800895e:	697a      	ldr	r2, [r7, #20]
 8008960:	68f8      	ldr	r0, [r7, #12]
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	9300      	str	r3, [sp, #0]
 8008966:	0013      	movs	r3, r2
 8008968:	2200      	movs	r2, #0
 800896a:	2180      	movs	r1, #128	@ 0x80
 800896c:	f001 f89e 	bl	8009aac <UART_WaitOnFlagUntilTimeout>
 8008970:	1e03      	subs	r3, r0, #0
 8008972:	d005      	beq.n	8008980 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2288      	movs	r2, #136	@ 0x88
 8008978:	2120      	movs	r1, #32
 800897a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800897c:	2303      	movs	r3, #3
 800897e:	e03d      	b.n	80089fc <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8008980:	69fb      	ldr	r3, [r7, #28]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d10b      	bne.n	800899e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008986:	69bb      	ldr	r3, [r7, #24]
 8008988:	881b      	ldrh	r3, [r3, #0]
 800898a:	001a      	movs	r2, r3
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	05d2      	lsls	r2, r2, #23
 8008992:	0dd2      	lsrs	r2, r2, #23
 8008994:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008996:	69bb      	ldr	r3, [r7, #24]
 8008998:	3302      	adds	r3, #2
 800899a:	61bb      	str	r3, [r7, #24]
 800899c:	e007      	b.n	80089ae <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800899e:	69fb      	ldr	r3, [r7, #28]
 80089a0:	781a      	ldrb	r2, [r3, #0]
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80089a8:	69fb      	ldr	r3, [r7, #28]
 80089aa:	3301      	adds	r3, #1
 80089ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	2256      	movs	r2, #86	@ 0x56
 80089b2:	5a9b      	ldrh	r3, [r3, r2]
 80089b4:	b29b      	uxth	r3, r3
 80089b6:	3b01      	subs	r3, #1
 80089b8:	b299      	uxth	r1, r3
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2256      	movs	r2, #86	@ 0x56
 80089be:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2256      	movs	r2, #86	@ 0x56
 80089c4:	5a9b      	ldrh	r3, [r3, r2]
 80089c6:	b29b      	uxth	r3, r3
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d1c8      	bne.n	800895e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80089cc:	697a      	ldr	r2, [r7, #20]
 80089ce:	68f8      	ldr	r0, [r7, #12]
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	9300      	str	r3, [sp, #0]
 80089d4:	0013      	movs	r3, r2
 80089d6:	2200      	movs	r2, #0
 80089d8:	2140      	movs	r1, #64	@ 0x40
 80089da:	f001 f867 	bl	8009aac <UART_WaitOnFlagUntilTimeout>
 80089de:	1e03      	subs	r3, r0, #0
 80089e0:	d005      	beq.n	80089ee <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2288      	movs	r2, #136	@ 0x88
 80089e6:	2120      	movs	r1, #32
 80089e8:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80089ea:	2303      	movs	r3, #3
 80089ec:	e006      	b.n	80089fc <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	2288      	movs	r2, #136	@ 0x88
 80089f2:	2120      	movs	r1, #32
 80089f4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80089f6:	2300      	movs	r3, #0
 80089f8:	e000      	b.n	80089fc <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80089fa:	2302      	movs	r3, #2
  }
}
 80089fc:	0018      	movs	r0, r3
 80089fe:	46bd      	mov	sp, r7
 8008a00:	b008      	add	sp, #32
 8008a02:	bd80      	pop	{r7, pc}

08008a04 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b088      	sub	sp, #32
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	60f8      	str	r0, [r7, #12]
 8008a0c:	60b9      	str	r1, [r7, #8]
 8008a0e:	1dbb      	adds	r3, r7, #6
 8008a10:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	228c      	movs	r2, #140	@ 0x8c
 8008a16:	589b      	ldr	r3, [r3, r2]
 8008a18:	2b20      	cmp	r3, #32
 8008a1a:	d14f      	bne.n	8008abc <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d003      	beq.n	8008a2a <HAL_UART_Receive_IT+0x26>
 8008a22:	1dbb      	adds	r3, r7, #6
 8008a24:	881b      	ldrh	r3, [r3, #0]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d101      	bne.n	8008a2e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	e047      	b.n	8008abe <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	689a      	ldr	r2, [r3, #8]
 8008a32:	2380      	movs	r3, #128	@ 0x80
 8008a34:	015b      	lsls	r3, r3, #5
 8008a36:	429a      	cmp	r2, r3
 8008a38:	d109      	bne.n	8008a4e <HAL_UART_Receive_IT+0x4a>
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	691b      	ldr	r3, [r3, #16]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d105      	bne.n	8008a4e <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	2201      	movs	r2, #1
 8008a46:	4013      	ands	r3, r2
 8008a48:	d001      	beq.n	8008a4e <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	e037      	b.n	8008abe <HAL_UART_Receive_IT+0xba>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2200      	movs	r2, #0
 8008a52:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a1b      	ldr	r2, [pc, #108]	@ (8008ac8 <HAL_UART_Receive_IT+0xc4>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d025      	beq.n	8008aaa <HAL_UART_Receive_IT+0xa6>
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a1a      	ldr	r2, [pc, #104]	@ (8008acc <HAL_UART_Receive_IT+0xc8>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d020      	beq.n	8008aaa <HAL_UART_Receive_IT+0xa6>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	685a      	ldr	r2, [r3, #4]
 8008a6e:	2380      	movs	r3, #128	@ 0x80
 8008a70:	041b      	lsls	r3, r3, #16
 8008a72:	4013      	ands	r3, r2
 8008a74:	d019      	beq.n	8008aaa <HAL_UART_Receive_IT+0xa6>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a76:	f3ef 8310 	mrs	r3, PRIMASK
 8008a7a:	613b      	str	r3, [r7, #16]
  return(result);
 8008a7c:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008a7e:	61fb      	str	r3, [r7, #28]
 8008a80:	2301      	movs	r3, #1
 8008a82:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	f383 8810 	msr	PRIMASK, r3
}
 8008a8a:	46c0      	nop			@ (mov r8, r8)
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	2180      	movs	r1, #128	@ 0x80
 8008a98:	04c9      	lsls	r1, r1, #19
 8008a9a:	430a      	orrs	r2, r1
 8008a9c:	601a      	str	r2, [r3, #0]
 8008a9e:	69fb      	ldr	r3, [r7, #28]
 8008aa0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008aa2:	69bb      	ldr	r3, [r7, #24]
 8008aa4:	f383 8810 	msr	PRIMASK, r3
}
 8008aa8:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008aaa:	1dbb      	adds	r3, r7, #6
 8008aac:	881a      	ldrh	r2, [r3, #0]
 8008aae:	68b9      	ldr	r1, [r7, #8]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	0018      	movs	r0, r3
 8008ab4:	f001 f86a 	bl	8009b8c <UART_Start_Receive_IT>
 8008ab8:	0003      	movs	r3, r0
 8008aba:	e000      	b.n	8008abe <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 8008abc:	2302      	movs	r3, #2
  }
}
 8008abe:	0018      	movs	r0, r3
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	b008      	add	sp, #32
 8008ac4:	bd80      	pop	{r7, pc}
 8008ac6:	46c0      	nop			@ (mov r8, r8)
 8008ac8:	40008000 	.word	0x40008000
 8008acc:	40008400 	.word	0x40008400

08008ad0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008ad0:	b5b0      	push	{r4, r5, r7, lr}
 8008ad2:	b0aa      	sub	sp, #168	@ 0xa8
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	69db      	ldr	r3, [r3, #28]
 8008ade:	22a4      	movs	r2, #164	@ 0xa4
 8008ae0:	18b9      	adds	r1, r7, r2
 8008ae2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	20a0      	movs	r0, #160	@ 0xa0
 8008aec:	1839      	adds	r1, r7, r0
 8008aee:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	689b      	ldr	r3, [r3, #8]
 8008af6:	249c      	movs	r4, #156	@ 0x9c
 8008af8:	1939      	adds	r1, r7, r4
 8008afa:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008afc:	0011      	movs	r1, r2
 8008afe:	18bb      	adds	r3, r7, r2
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4aa2      	ldr	r2, [pc, #648]	@ (8008d8c <HAL_UART_IRQHandler+0x2bc>)
 8008b04:	4013      	ands	r3, r2
 8008b06:	2298      	movs	r2, #152	@ 0x98
 8008b08:	18bd      	adds	r5, r7, r2
 8008b0a:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8008b0c:	18bb      	adds	r3, r7, r2
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d11a      	bne.n	8008b4a <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008b14:	187b      	adds	r3, r7, r1
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	2220      	movs	r2, #32
 8008b1a:	4013      	ands	r3, r2
 8008b1c:	d015      	beq.n	8008b4a <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008b1e:	183b      	adds	r3, r7, r0
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	2220      	movs	r2, #32
 8008b24:	4013      	ands	r3, r2
 8008b26:	d105      	bne.n	8008b34 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008b28:	193b      	adds	r3, r7, r4
 8008b2a:	681a      	ldr	r2, [r3, #0]
 8008b2c:	2380      	movs	r3, #128	@ 0x80
 8008b2e:	055b      	lsls	r3, r3, #21
 8008b30:	4013      	ands	r3, r2
 8008b32:	d00a      	beq.n	8008b4a <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d100      	bne.n	8008b3e <HAL_UART_IRQHandler+0x6e>
 8008b3c:	e2dc      	b.n	80090f8 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b42:	687a      	ldr	r2, [r7, #4]
 8008b44:	0010      	movs	r0, r2
 8008b46:	4798      	blx	r3
      }
      return;
 8008b48:	e2d6      	b.n	80090f8 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008b4a:	2398      	movs	r3, #152	@ 0x98
 8008b4c:	18fb      	adds	r3, r7, r3
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d100      	bne.n	8008b56 <HAL_UART_IRQHandler+0x86>
 8008b54:	e122      	b.n	8008d9c <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008b56:	239c      	movs	r3, #156	@ 0x9c
 8008b58:	18fb      	adds	r3, r7, r3
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a8c      	ldr	r2, [pc, #560]	@ (8008d90 <HAL_UART_IRQHandler+0x2c0>)
 8008b5e:	4013      	ands	r3, r2
 8008b60:	d106      	bne.n	8008b70 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008b62:	23a0      	movs	r3, #160	@ 0xa0
 8008b64:	18fb      	adds	r3, r7, r3
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4a8a      	ldr	r2, [pc, #552]	@ (8008d94 <HAL_UART_IRQHandler+0x2c4>)
 8008b6a:	4013      	ands	r3, r2
 8008b6c:	d100      	bne.n	8008b70 <HAL_UART_IRQHandler+0xa0>
 8008b6e:	e115      	b.n	8008d9c <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008b70:	23a4      	movs	r3, #164	@ 0xa4
 8008b72:	18fb      	adds	r3, r7, r3
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	2201      	movs	r2, #1
 8008b78:	4013      	ands	r3, r2
 8008b7a:	d012      	beq.n	8008ba2 <HAL_UART_IRQHandler+0xd2>
 8008b7c:	23a0      	movs	r3, #160	@ 0xa0
 8008b7e:	18fb      	adds	r3, r7, r3
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	2380      	movs	r3, #128	@ 0x80
 8008b84:	005b      	lsls	r3, r3, #1
 8008b86:	4013      	ands	r3, r2
 8008b88:	d00b      	beq.n	8008ba2 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	2201      	movs	r2, #1
 8008b90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2290      	movs	r2, #144	@ 0x90
 8008b96:	589b      	ldr	r3, [r3, r2]
 8008b98:	2201      	movs	r2, #1
 8008b9a:	431a      	orrs	r2, r3
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2190      	movs	r1, #144	@ 0x90
 8008ba0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ba2:	23a4      	movs	r3, #164	@ 0xa4
 8008ba4:	18fb      	adds	r3, r7, r3
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	2202      	movs	r2, #2
 8008baa:	4013      	ands	r3, r2
 8008bac:	d011      	beq.n	8008bd2 <HAL_UART_IRQHandler+0x102>
 8008bae:	239c      	movs	r3, #156	@ 0x9c
 8008bb0:	18fb      	adds	r3, r7, r3
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	2201      	movs	r2, #1
 8008bb6:	4013      	ands	r3, r2
 8008bb8:	d00b      	beq.n	8008bd2 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	2202      	movs	r2, #2
 8008bc0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2290      	movs	r2, #144	@ 0x90
 8008bc6:	589b      	ldr	r3, [r3, r2]
 8008bc8:	2204      	movs	r2, #4
 8008bca:	431a      	orrs	r2, r3
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2190      	movs	r1, #144	@ 0x90
 8008bd0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008bd2:	23a4      	movs	r3, #164	@ 0xa4
 8008bd4:	18fb      	adds	r3, r7, r3
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	2204      	movs	r2, #4
 8008bda:	4013      	ands	r3, r2
 8008bdc:	d011      	beq.n	8008c02 <HAL_UART_IRQHandler+0x132>
 8008bde:	239c      	movs	r3, #156	@ 0x9c
 8008be0:	18fb      	adds	r3, r7, r3
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	2201      	movs	r2, #1
 8008be6:	4013      	ands	r3, r2
 8008be8:	d00b      	beq.n	8008c02 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	2204      	movs	r2, #4
 8008bf0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2290      	movs	r2, #144	@ 0x90
 8008bf6:	589b      	ldr	r3, [r3, r2]
 8008bf8:	2202      	movs	r2, #2
 8008bfa:	431a      	orrs	r2, r3
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2190      	movs	r1, #144	@ 0x90
 8008c00:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008c02:	23a4      	movs	r3, #164	@ 0xa4
 8008c04:	18fb      	adds	r3, r7, r3
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	2208      	movs	r2, #8
 8008c0a:	4013      	ands	r3, r2
 8008c0c:	d017      	beq.n	8008c3e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008c0e:	23a0      	movs	r3, #160	@ 0xa0
 8008c10:	18fb      	adds	r3, r7, r3
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	2220      	movs	r2, #32
 8008c16:	4013      	ands	r3, r2
 8008c18:	d105      	bne.n	8008c26 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008c1a:	239c      	movs	r3, #156	@ 0x9c
 8008c1c:	18fb      	adds	r3, r7, r3
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a5b      	ldr	r2, [pc, #364]	@ (8008d90 <HAL_UART_IRQHandler+0x2c0>)
 8008c22:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008c24:	d00b      	beq.n	8008c3e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	2208      	movs	r2, #8
 8008c2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2290      	movs	r2, #144	@ 0x90
 8008c32:	589b      	ldr	r3, [r3, r2]
 8008c34:	2208      	movs	r2, #8
 8008c36:	431a      	orrs	r2, r3
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2190      	movs	r1, #144	@ 0x90
 8008c3c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008c3e:	23a4      	movs	r3, #164	@ 0xa4
 8008c40:	18fb      	adds	r3, r7, r3
 8008c42:	681a      	ldr	r2, [r3, #0]
 8008c44:	2380      	movs	r3, #128	@ 0x80
 8008c46:	011b      	lsls	r3, r3, #4
 8008c48:	4013      	ands	r3, r2
 8008c4a:	d013      	beq.n	8008c74 <HAL_UART_IRQHandler+0x1a4>
 8008c4c:	23a0      	movs	r3, #160	@ 0xa0
 8008c4e:	18fb      	adds	r3, r7, r3
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	2380      	movs	r3, #128	@ 0x80
 8008c54:	04db      	lsls	r3, r3, #19
 8008c56:	4013      	ands	r3, r2
 8008c58:	d00c      	beq.n	8008c74 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	2280      	movs	r2, #128	@ 0x80
 8008c60:	0112      	lsls	r2, r2, #4
 8008c62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2290      	movs	r2, #144	@ 0x90
 8008c68:	589b      	ldr	r3, [r3, r2]
 8008c6a:	2220      	movs	r2, #32
 8008c6c:	431a      	orrs	r2, r3
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2190      	movs	r1, #144	@ 0x90
 8008c72:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2290      	movs	r2, #144	@ 0x90
 8008c78:	589b      	ldr	r3, [r3, r2]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d100      	bne.n	8008c80 <HAL_UART_IRQHandler+0x1b0>
 8008c7e:	e23d      	b.n	80090fc <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008c80:	23a4      	movs	r3, #164	@ 0xa4
 8008c82:	18fb      	adds	r3, r7, r3
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	2220      	movs	r2, #32
 8008c88:	4013      	ands	r3, r2
 8008c8a:	d015      	beq.n	8008cb8 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008c8c:	23a0      	movs	r3, #160	@ 0xa0
 8008c8e:	18fb      	adds	r3, r7, r3
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	2220      	movs	r2, #32
 8008c94:	4013      	ands	r3, r2
 8008c96:	d106      	bne.n	8008ca6 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008c98:	239c      	movs	r3, #156	@ 0x9c
 8008c9a:	18fb      	adds	r3, r7, r3
 8008c9c:	681a      	ldr	r2, [r3, #0]
 8008c9e:	2380      	movs	r3, #128	@ 0x80
 8008ca0:	055b      	lsls	r3, r3, #21
 8008ca2:	4013      	ands	r3, r2
 8008ca4:	d008      	beq.n	8008cb8 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d004      	beq.n	8008cb8 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cb2:	687a      	ldr	r2, [r7, #4]
 8008cb4:	0010      	movs	r0, r2
 8008cb6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2290      	movs	r2, #144	@ 0x90
 8008cbc:	589b      	ldr	r3, [r3, r2]
 8008cbe:	2194      	movs	r1, #148	@ 0x94
 8008cc0:	187a      	adds	r2, r7, r1
 8008cc2:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	689b      	ldr	r3, [r3, #8]
 8008cca:	2240      	movs	r2, #64	@ 0x40
 8008ccc:	4013      	ands	r3, r2
 8008cce:	2b40      	cmp	r3, #64	@ 0x40
 8008cd0:	d004      	beq.n	8008cdc <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008cd2:	187b      	adds	r3, r7, r1
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	2228      	movs	r2, #40	@ 0x28
 8008cd8:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008cda:	d04c      	beq.n	8008d76 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	0018      	movs	r0, r3
 8008ce0:	f001 f878 	bl	8009dd4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	689b      	ldr	r3, [r3, #8]
 8008cea:	2240      	movs	r2, #64	@ 0x40
 8008cec:	4013      	ands	r3, r2
 8008cee:	2b40      	cmp	r3, #64	@ 0x40
 8008cf0:	d13c      	bne.n	8008d6c <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cf2:	f3ef 8310 	mrs	r3, PRIMASK
 8008cf6:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8008cf8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008cfa:	2090      	movs	r0, #144	@ 0x90
 8008cfc:	183a      	adds	r2, r7, r0
 8008cfe:	6013      	str	r3, [r2, #0]
 8008d00:	2301      	movs	r3, #1
 8008d02:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d06:	f383 8810 	msr	PRIMASK, r3
}
 8008d0a:	46c0      	nop			@ (mov r8, r8)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	689a      	ldr	r2, [r3, #8]
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	2140      	movs	r1, #64	@ 0x40
 8008d18:	438a      	bics	r2, r1
 8008d1a:	609a      	str	r2, [r3, #8]
 8008d1c:	183b      	adds	r3, r7, r0
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d22:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008d24:	f383 8810 	msr	PRIMASK, r3
}
 8008d28:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2280      	movs	r2, #128	@ 0x80
 8008d2e:	589b      	ldr	r3, [r3, r2]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d016      	beq.n	8008d62 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2280      	movs	r2, #128	@ 0x80
 8008d38:	589b      	ldr	r3, [r3, r2]
 8008d3a:	4a17      	ldr	r2, [pc, #92]	@ (8008d98 <HAL_UART_IRQHandler+0x2c8>)
 8008d3c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2280      	movs	r2, #128	@ 0x80
 8008d42:	589b      	ldr	r3, [r3, r2]
 8008d44:	0018      	movs	r0, r3
 8008d46:	f7fc fb4b 	bl	80053e0 <HAL_DMA_Abort_IT>
 8008d4a:	1e03      	subs	r3, r0, #0
 8008d4c:	d01c      	beq.n	8008d88 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2280      	movs	r2, #128	@ 0x80
 8008d52:	589b      	ldr	r3, [r3, r2]
 8008d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d56:	687a      	ldr	r2, [r7, #4]
 8008d58:	2180      	movs	r1, #128	@ 0x80
 8008d5a:	5852      	ldr	r2, [r2, r1]
 8008d5c:	0010      	movs	r0, r2
 8008d5e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d60:	e012      	b.n	8008d88 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	0018      	movs	r0, r3
 8008d66:	f7fb f9a9 	bl	80040bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d6a:	e00d      	b.n	8008d88 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	0018      	movs	r0, r3
 8008d70:	f7fb f9a4 	bl	80040bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d74:	e008      	b.n	8008d88 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	0018      	movs	r0, r3
 8008d7a:	f7fb f99f 	bl	80040bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2290      	movs	r2, #144	@ 0x90
 8008d82:	2100      	movs	r1, #0
 8008d84:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8008d86:	e1b9      	b.n	80090fc <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d88:	46c0      	nop			@ (mov r8, r8)
    return;
 8008d8a:	e1b7      	b.n	80090fc <HAL_UART_IRQHandler+0x62c>
 8008d8c:	0000080f 	.word	0x0000080f
 8008d90:	10000001 	.word	0x10000001
 8008d94:	04000120 	.word	0x04000120
 8008d98:	08009ea1 	.word	0x08009ea1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008da0:	2b01      	cmp	r3, #1
 8008da2:	d000      	beq.n	8008da6 <HAL_UART_IRQHandler+0x2d6>
 8008da4:	e13e      	b.n	8009024 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008da6:	23a4      	movs	r3, #164	@ 0xa4
 8008da8:	18fb      	adds	r3, r7, r3
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	2210      	movs	r2, #16
 8008dae:	4013      	ands	r3, r2
 8008db0:	d100      	bne.n	8008db4 <HAL_UART_IRQHandler+0x2e4>
 8008db2:	e137      	b.n	8009024 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008db4:	23a0      	movs	r3, #160	@ 0xa0
 8008db6:	18fb      	adds	r3, r7, r3
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	2210      	movs	r2, #16
 8008dbc:	4013      	ands	r3, r2
 8008dbe:	d100      	bne.n	8008dc2 <HAL_UART_IRQHandler+0x2f2>
 8008dc0:	e130      	b.n	8009024 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	2210      	movs	r2, #16
 8008dc8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	2240      	movs	r2, #64	@ 0x40
 8008dd2:	4013      	ands	r3, r2
 8008dd4:	2b40      	cmp	r3, #64	@ 0x40
 8008dd6:	d000      	beq.n	8008dda <HAL_UART_IRQHandler+0x30a>
 8008dd8:	e0a4      	b.n	8008f24 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2280      	movs	r2, #128	@ 0x80
 8008dde:	589b      	ldr	r3, [r3, r2]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	685a      	ldr	r2, [r3, #4]
 8008de4:	217e      	movs	r1, #126	@ 0x7e
 8008de6:	187b      	adds	r3, r7, r1
 8008de8:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8008dea:	187b      	adds	r3, r7, r1
 8008dec:	881b      	ldrh	r3, [r3, #0]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d100      	bne.n	8008df4 <HAL_UART_IRQHandler+0x324>
 8008df2:	e185      	b.n	8009100 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	225c      	movs	r2, #92	@ 0x5c
 8008df8:	5a9b      	ldrh	r3, [r3, r2]
 8008dfa:	187a      	adds	r2, r7, r1
 8008dfc:	8812      	ldrh	r2, [r2, #0]
 8008dfe:	429a      	cmp	r2, r3
 8008e00:	d300      	bcc.n	8008e04 <HAL_UART_IRQHandler+0x334>
 8008e02:	e17d      	b.n	8009100 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	187a      	adds	r2, r7, r1
 8008e08:	215e      	movs	r1, #94	@ 0x5e
 8008e0a:	8812      	ldrh	r2, [r2, #0]
 8008e0c:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2280      	movs	r2, #128	@ 0x80
 8008e12:	589b      	ldr	r3, [r3, r2]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	2220      	movs	r2, #32
 8008e1a:	4013      	ands	r3, r2
 8008e1c:	d170      	bne.n	8008f00 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e1e:	f3ef 8310 	mrs	r3, PRIMASK
 8008e22:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8008e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e26:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e28:	2301      	movs	r3, #1
 8008e2a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e2e:	f383 8810 	msr	PRIMASK, r3
}
 8008e32:	46c0      	nop			@ (mov r8, r8)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	681a      	ldr	r2, [r3, #0]
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	49b4      	ldr	r1, [pc, #720]	@ (8009110 <HAL_UART_IRQHandler+0x640>)
 8008e40:	400a      	ands	r2, r1
 8008e42:	601a      	str	r2, [r3, #0]
 8008e44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e46:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e4a:	f383 8810 	msr	PRIMASK, r3
}
 8008e4e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e50:	f3ef 8310 	mrs	r3, PRIMASK
 8008e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8008e56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e58:	677b      	str	r3, [r7, #116]	@ 0x74
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e60:	f383 8810 	msr	PRIMASK, r3
}
 8008e64:	46c0      	nop			@ (mov r8, r8)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	689a      	ldr	r2, [r3, #8]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	2101      	movs	r1, #1
 8008e72:	438a      	bics	r2, r1
 8008e74:	609a      	str	r2, [r3, #8]
 8008e76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e78:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e7c:	f383 8810 	msr	PRIMASK, r3
}
 8008e80:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e82:	f3ef 8310 	mrs	r3, PRIMASK
 8008e86:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8008e88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e8a:	673b      	str	r3, [r7, #112]	@ 0x70
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e92:	f383 8810 	msr	PRIMASK, r3
}
 8008e96:	46c0      	nop			@ (mov r8, r8)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	689a      	ldr	r2, [r3, #8]
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	2140      	movs	r1, #64	@ 0x40
 8008ea4:	438a      	bics	r2, r1
 8008ea6:	609a      	str	r2, [r3, #8]
 8008ea8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008eaa:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008eac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008eae:	f383 8810 	msr	PRIMASK, r3
}
 8008eb2:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	228c      	movs	r2, #140	@ 0x8c
 8008eb8:	2120      	movs	r1, #32
 8008eba:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ec2:	f3ef 8310 	mrs	r3, PRIMASK
 8008ec6:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8008ec8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008eca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008ecc:	2301      	movs	r3, #1
 8008ece:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ed0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ed2:	f383 8810 	msr	PRIMASK, r3
}
 8008ed6:	46c0      	nop			@ (mov r8, r8)
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	681a      	ldr	r2, [r3, #0]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	2110      	movs	r1, #16
 8008ee4:	438a      	bics	r2, r1
 8008ee6:	601a      	str	r2, [r3, #0]
 8008ee8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008eea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008eec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008eee:	f383 8810 	msr	PRIMASK, r3
}
 8008ef2:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2280      	movs	r2, #128	@ 0x80
 8008ef8:	589b      	ldr	r3, [r3, r2]
 8008efa:	0018      	movs	r0, r3
 8008efc:	f7fc fa10 	bl	8005320 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2202      	movs	r2, #2
 8008f04:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	225c      	movs	r2, #92	@ 0x5c
 8008f0a:	5a9a      	ldrh	r2, [r3, r2]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	215e      	movs	r1, #94	@ 0x5e
 8008f10:	5a5b      	ldrh	r3, [r3, r1]
 8008f12:	b29b      	uxth	r3, r3
 8008f14:	1ad3      	subs	r3, r2, r3
 8008f16:	b29a      	uxth	r2, r3
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	0011      	movs	r1, r2
 8008f1c:	0018      	movs	r0, r3
 8008f1e:	f000 f905 	bl	800912c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008f22:	e0ed      	b.n	8009100 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	225c      	movs	r2, #92	@ 0x5c
 8008f28:	5a99      	ldrh	r1, [r3, r2]
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	225e      	movs	r2, #94	@ 0x5e
 8008f2e:	5a9b      	ldrh	r3, [r3, r2]
 8008f30:	b29a      	uxth	r2, r3
 8008f32:	208e      	movs	r0, #142	@ 0x8e
 8008f34:	183b      	adds	r3, r7, r0
 8008f36:	1a8a      	subs	r2, r1, r2
 8008f38:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	225e      	movs	r2, #94	@ 0x5e
 8008f3e:	5a9b      	ldrh	r3, [r3, r2]
 8008f40:	b29b      	uxth	r3, r3
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d100      	bne.n	8008f48 <HAL_UART_IRQHandler+0x478>
 8008f46:	e0dd      	b.n	8009104 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8008f48:	183b      	adds	r3, r7, r0
 8008f4a:	881b      	ldrh	r3, [r3, #0]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d100      	bne.n	8008f52 <HAL_UART_IRQHandler+0x482>
 8008f50:	e0d8      	b.n	8009104 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f52:	f3ef 8310 	mrs	r3, PRIMASK
 8008f56:	60fb      	str	r3, [r7, #12]
  return(result);
 8008f58:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008f5a:	2488      	movs	r4, #136	@ 0x88
 8008f5c:	193a      	adds	r2, r7, r4
 8008f5e:	6013      	str	r3, [r2, #0]
 8008f60:	2301      	movs	r3, #1
 8008f62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	f383 8810 	msr	PRIMASK, r3
}
 8008f6a:	46c0      	nop			@ (mov r8, r8)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	681a      	ldr	r2, [r3, #0]
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	4967      	ldr	r1, [pc, #412]	@ (8009114 <HAL_UART_IRQHandler+0x644>)
 8008f78:	400a      	ands	r2, r1
 8008f7a:	601a      	str	r2, [r3, #0]
 8008f7c:	193b      	adds	r3, r7, r4
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	f383 8810 	msr	PRIMASK, r3
}
 8008f88:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f8a:	f3ef 8310 	mrs	r3, PRIMASK
 8008f8e:	61bb      	str	r3, [r7, #24]
  return(result);
 8008f90:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f92:	2484      	movs	r4, #132	@ 0x84
 8008f94:	193a      	adds	r2, r7, r4
 8008f96:	6013      	str	r3, [r2, #0]
 8008f98:	2301      	movs	r3, #1
 8008f9a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f9c:	69fb      	ldr	r3, [r7, #28]
 8008f9e:	f383 8810 	msr	PRIMASK, r3
}
 8008fa2:	46c0      	nop			@ (mov r8, r8)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	689a      	ldr	r2, [r3, #8]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	495a      	ldr	r1, [pc, #360]	@ (8009118 <HAL_UART_IRQHandler+0x648>)
 8008fb0:	400a      	ands	r2, r1
 8008fb2:	609a      	str	r2, [r3, #8]
 8008fb4:	193b      	adds	r3, r7, r4
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fba:	6a3b      	ldr	r3, [r7, #32]
 8008fbc:	f383 8810 	msr	PRIMASK, r3
}
 8008fc0:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	228c      	movs	r2, #140	@ 0x8c
 8008fc6:	2120      	movs	r1, #32
 8008fc8:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fd6:	f3ef 8310 	mrs	r3, PRIMASK
 8008fda:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fde:	2480      	movs	r4, #128	@ 0x80
 8008fe0:	193a      	adds	r2, r7, r4
 8008fe2:	6013      	str	r3, [r2, #0]
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fea:	f383 8810 	msr	PRIMASK, r3
}
 8008fee:	46c0      	nop			@ (mov r8, r8)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	2110      	movs	r1, #16
 8008ffc:	438a      	bics	r2, r1
 8008ffe:	601a      	str	r2, [r3, #0]
 8009000:	193b      	adds	r3, r7, r4
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009008:	f383 8810 	msr	PRIMASK, r3
}
 800900c:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2202      	movs	r2, #2
 8009012:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009014:	183b      	adds	r3, r7, r0
 8009016:	881a      	ldrh	r2, [r3, #0]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	0011      	movs	r1, r2
 800901c:	0018      	movs	r0, r3
 800901e:	f000 f885 	bl	800912c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009022:	e06f      	b.n	8009104 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009024:	23a4      	movs	r3, #164	@ 0xa4
 8009026:	18fb      	adds	r3, r7, r3
 8009028:	681a      	ldr	r2, [r3, #0]
 800902a:	2380      	movs	r3, #128	@ 0x80
 800902c:	035b      	lsls	r3, r3, #13
 800902e:	4013      	ands	r3, r2
 8009030:	d010      	beq.n	8009054 <HAL_UART_IRQHandler+0x584>
 8009032:	239c      	movs	r3, #156	@ 0x9c
 8009034:	18fb      	adds	r3, r7, r3
 8009036:	681a      	ldr	r2, [r3, #0]
 8009038:	2380      	movs	r3, #128	@ 0x80
 800903a:	03db      	lsls	r3, r3, #15
 800903c:	4013      	ands	r3, r2
 800903e:	d009      	beq.n	8009054 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	2280      	movs	r2, #128	@ 0x80
 8009046:	0352      	lsls	r2, r2, #13
 8009048:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	0018      	movs	r0, r3
 800904e:	f001 fc97 	bl	800a980 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009052:	e05a      	b.n	800910a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009054:	23a4      	movs	r3, #164	@ 0xa4
 8009056:	18fb      	adds	r3, r7, r3
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	2280      	movs	r2, #128	@ 0x80
 800905c:	4013      	ands	r3, r2
 800905e:	d016      	beq.n	800908e <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009060:	23a0      	movs	r3, #160	@ 0xa0
 8009062:	18fb      	adds	r3, r7, r3
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	2280      	movs	r2, #128	@ 0x80
 8009068:	4013      	ands	r3, r2
 800906a:	d106      	bne.n	800907a <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800906c:	239c      	movs	r3, #156	@ 0x9c
 800906e:	18fb      	adds	r3, r7, r3
 8009070:	681a      	ldr	r2, [r3, #0]
 8009072:	2380      	movs	r3, #128	@ 0x80
 8009074:	041b      	lsls	r3, r3, #16
 8009076:	4013      	ands	r3, r2
 8009078:	d009      	beq.n	800908e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800907e:	2b00      	cmp	r3, #0
 8009080:	d042      	beq.n	8009108 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009086:	687a      	ldr	r2, [r7, #4]
 8009088:	0010      	movs	r0, r2
 800908a:	4798      	blx	r3
    }
    return;
 800908c:	e03c      	b.n	8009108 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800908e:	23a4      	movs	r3, #164	@ 0xa4
 8009090:	18fb      	adds	r3, r7, r3
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	2240      	movs	r2, #64	@ 0x40
 8009096:	4013      	ands	r3, r2
 8009098:	d00a      	beq.n	80090b0 <HAL_UART_IRQHandler+0x5e0>
 800909a:	23a0      	movs	r3, #160	@ 0xa0
 800909c:	18fb      	adds	r3, r7, r3
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	2240      	movs	r2, #64	@ 0x40
 80090a2:	4013      	ands	r3, r2
 80090a4:	d004      	beq.n	80090b0 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	0018      	movs	r0, r3
 80090aa:	f000 ff10 	bl	8009ece <UART_EndTransmit_IT>
    return;
 80090ae:	e02c      	b.n	800910a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80090b0:	23a4      	movs	r3, #164	@ 0xa4
 80090b2:	18fb      	adds	r3, r7, r3
 80090b4:	681a      	ldr	r2, [r3, #0]
 80090b6:	2380      	movs	r3, #128	@ 0x80
 80090b8:	041b      	lsls	r3, r3, #16
 80090ba:	4013      	ands	r3, r2
 80090bc:	d00b      	beq.n	80090d6 <HAL_UART_IRQHandler+0x606>
 80090be:	23a0      	movs	r3, #160	@ 0xa0
 80090c0:	18fb      	adds	r3, r7, r3
 80090c2:	681a      	ldr	r2, [r3, #0]
 80090c4:	2380      	movs	r3, #128	@ 0x80
 80090c6:	05db      	lsls	r3, r3, #23
 80090c8:	4013      	ands	r3, r2
 80090ca:	d004      	beq.n	80090d6 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	0018      	movs	r0, r3
 80090d0:	f001 fc66 	bl	800a9a0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80090d4:	e019      	b.n	800910a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80090d6:	23a4      	movs	r3, #164	@ 0xa4
 80090d8:	18fb      	adds	r3, r7, r3
 80090da:	681a      	ldr	r2, [r3, #0]
 80090dc:	2380      	movs	r3, #128	@ 0x80
 80090de:	045b      	lsls	r3, r3, #17
 80090e0:	4013      	ands	r3, r2
 80090e2:	d012      	beq.n	800910a <HAL_UART_IRQHandler+0x63a>
 80090e4:	23a0      	movs	r3, #160	@ 0xa0
 80090e6:	18fb      	adds	r3, r7, r3
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	da0d      	bge.n	800910a <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	0018      	movs	r0, r3
 80090f2:	f001 fc4d 	bl	800a990 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80090f6:	e008      	b.n	800910a <HAL_UART_IRQHandler+0x63a>
      return;
 80090f8:	46c0      	nop			@ (mov r8, r8)
 80090fa:	e006      	b.n	800910a <HAL_UART_IRQHandler+0x63a>
    return;
 80090fc:	46c0      	nop			@ (mov r8, r8)
 80090fe:	e004      	b.n	800910a <HAL_UART_IRQHandler+0x63a>
      return;
 8009100:	46c0      	nop			@ (mov r8, r8)
 8009102:	e002      	b.n	800910a <HAL_UART_IRQHandler+0x63a>
      return;
 8009104:	46c0      	nop			@ (mov r8, r8)
 8009106:	e000      	b.n	800910a <HAL_UART_IRQHandler+0x63a>
    return;
 8009108:	46c0      	nop			@ (mov r8, r8)
  }
}
 800910a:	46bd      	mov	sp, r7
 800910c:	b02a      	add	sp, #168	@ 0xa8
 800910e:	bdb0      	pop	{r4, r5, r7, pc}
 8009110:	fffffeff 	.word	0xfffffeff
 8009114:	fffffedf 	.word	0xfffffedf
 8009118:	effffffe 	.word	0xeffffffe

0800911c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b082      	sub	sp, #8
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009124:	46c0      	nop			@ (mov r8, r8)
 8009126:	46bd      	mov	sp, r7
 8009128:	b002      	add	sp, #8
 800912a:	bd80      	pop	{r7, pc}

0800912c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b082      	sub	sp, #8
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	000a      	movs	r2, r1
 8009136:	1cbb      	adds	r3, r7, #2
 8009138:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800913a:	46c0      	nop			@ (mov r8, r8)
 800913c:	46bd      	mov	sp, r7
 800913e:	b002      	add	sp, #8
 8009140:	bd80      	pop	{r7, pc}
	...

08009144 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009144:	b5b0      	push	{r4, r5, r7, lr}
 8009146:	b090      	sub	sp, #64	@ 0x40
 8009148:	af00      	add	r7, sp, #0
 800914a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800914c:	231a      	movs	r3, #26
 800914e:	2220      	movs	r2, #32
 8009150:	189b      	adds	r3, r3, r2
 8009152:	19db      	adds	r3, r3, r7
 8009154:	2200      	movs	r2, #0
 8009156:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800915a:	689a      	ldr	r2, [r3, #8]
 800915c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800915e:	691b      	ldr	r3, [r3, #16]
 8009160:	431a      	orrs	r2, r3
 8009162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009164:	695b      	ldr	r3, [r3, #20]
 8009166:	431a      	orrs	r2, r3
 8009168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800916a:	69db      	ldr	r3, [r3, #28]
 800916c:	4313      	orrs	r3, r2
 800916e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	4ac1      	ldr	r2, [pc, #772]	@ (800947c <UART_SetConfig+0x338>)
 8009178:	4013      	ands	r3, r2
 800917a:	0019      	movs	r1, r3
 800917c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800917e:	681a      	ldr	r2, [r3, #0]
 8009180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009182:	430b      	orrs	r3, r1
 8009184:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	4abc      	ldr	r2, [pc, #752]	@ (8009480 <UART_SetConfig+0x33c>)
 800918e:	4013      	ands	r3, r2
 8009190:	0018      	movs	r0, r3
 8009192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009194:	68d9      	ldr	r1, [r3, #12]
 8009196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	0003      	movs	r3, r0
 800919c:	430b      	orrs	r3, r1
 800919e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80091a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a2:	699b      	ldr	r3, [r3, #24]
 80091a4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80091a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4ab6      	ldr	r2, [pc, #728]	@ (8009484 <UART_SetConfig+0x340>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d009      	beq.n	80091c4 <UART_SetConfig+0x80>
 80091b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	4ab4      	ldr	r2, [pc, #720]	@ (8009488 <UART_SetConfig+0x344>)
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d004      	beq.n	80091c4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80091ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091bc:	6a1b      	ldr	r3, [r3, #32]
 80091be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80091c0:	4313      	orrs	r3, r2
 80091c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80091c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	689b      	ldr	r3, [r3, #8]
 80091ca:	4ab0      	ldr	r2, [pc, #704]	@ (800948c <UART_SetConfig+0x348>)
 80091cc:	4013      	ands	r3, r2
 80091ce:	0019      	movs	r1, r3
 80091d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091d6:	430b      	orrs	r3, r1
 80091d8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80091da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091e0:	220f      	movs	r2, #15
 80091e2:	4393      	bics	r3, r2
 80091e4:	0018      	movs	r0, r3
 80091e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091e8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80091ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ec:	681a      	ldr	r2, [r3, #0]
 80091ee:	0003      	movs	r3, r0
 80091f0:	430b      	orrs	r3, r1
 80091f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80091f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4aa5      	ldr	r2, [pc, #660]	@ (8009490 <UART_SetConfig+0x34c>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d131      	bne.n	8009262 <UART_SetConfig+0x11e>
 80091fe:	4ba5      	ldr	r3, [pc, #660]	@ (8009494 <UART_SetConfig+0x350>)
 8009200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009202:	2203      	movs	r2, #3
 8009204:	4013      	ands	r3, r2
 8009206:	2b03      	cmp	r3, #3
 8009208:	d01d      	beq.n	8009246 <UART_SetConfig+0x102>
 800920a:	d823      	bhi.n	8009254 <UART_SetConfig+0x110>
 800920c:	2b02      	cmp	r3, #2
 800920e:	d00c      	beq.n	800922a <UART_SetConfig+0xe6>
 8009210:	d820      	bhi.n	8009254 <UART_SetConfig+0x110>
 8009212:	2b00      	cmp	r3, #0
 8009214:	d002      	beq.n	800921c <UART_SetConfig+0xd8>
 8009216:	2b01      	cmp	r3, #1
 8009218:	d00e      	beq.n	8009238 <UART_SetConfig+0xf4>
 800921a:	e01b      	b.n	8009254 <UART_SetConfig+0x110>
 800921c:	231b      	movs	r3, #27
 800921e:	2220      	movs	r2, #32
 8009220:	189b      	adds	r3, r3, r2
 8009222:	19db      	adds	r3, r3, r7
 8009224:	2200      	movs	r2, #0
 8009226:	701a      	strb	r2, [r3, #0]
 8009228:	e154      	b.n	80094d4 <UART_SetConfig+0x390>
 800922a:	231b      	movs	r3, #27
 800922c:	2220      	movs	r2, #32
 800922e:	189b      	adds	r3, r3, r2
 8009230:	19db      	adds	r3, r3, r7
 8009232:	2202      	movs	r2, #2
 8009234:	701a      	strb	r2, [r3, #0]
 8009236:	e14d      	b.n	80094d4 <UART_SetConfig+0x390>
 8009238:	231b      	movs	r3, #27
 800923a:	2220      	movs	r2, #32
 800923c:	189b      	adds	r3, r3, r2
 800923e:	19db      	adds	r3, r3, r7
 8009240:	2204      	movs	r2, #4
 8009242:	701a      	strb	r2, [r3, #0]
 8009244:	e146      	b.n	80094d4 <UART_SetConfig+0x390>
 8009246:	231b      	movs	r3, #27
 8009248:	2220      	movs	r2, #32
 800924a:	189b      	adds	r3, r3, r2
 800924c:	19db      	adds	r3, r3, r7
 800924e:	2208      	movs	r2, #8
 8009250:	701a      	strb	r2, [r3, #0]
 8009252:	e13f      	b.n	80094d4 <UART_SetConfig+0x390>
 8009254:	231b      	movs	r3, #27
 8009256:	2220      	movs	r2, #32
 8009258:	189b      	adds	r3, r3, r2
 800925a:	19db      	adds	r3, r3, r7
 800925c:	2210      	movs	r2, #16
 800925e:	701a      	strb	r2, [r3, #0]
 8009260:	e138      	b.n	80094d4 <UART_SetConfig+0x390>
 8009262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4a8c      	ldr	r2, [pc, #560]	@ (8009498 <UART_SetConfig+0x354>)
 8009268:	4293      	cmp	r3, r2
 800926a:	d131      	bne.n	80092d0 <UART_SetConfig+0x18c>
 800926c:	4b89      	ldr	r3, [pc, #548]	@ (8009494 <UART_SetConfig+0x350>)
 800926e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009270:	220c      	movs	r2, #12
 8009272:	4013      	ands	r3, r2
 8009274:	2b0c      	cmp	r3, #12
 8009276:	d01d      	beq.n	80092b4 <UART_SetConfig+0x170>
 8009278:	d823      	bhi.n	80092c2 <UART_SetConfig+0x17e>
 800927a:	2b08      	cmp	r3, #8
 800927c:	d00c      	beq.n	8009298 <UART_SetConfig+0x154>
 800927e:	d820      	bhi.n	80092c2 <UART_SetConfig+0x17e>
 8009280:	2b00      	cmp	r3, #0
 8009282:	d002      	beq.n	800928a <UART_SetConfig+0x146>
 8009284:	2b04      	cmp	r3, #4
 8009286:	d00e      	beq.n	80092a6 <UART_SetConfig+0x162>
 8009288:	e01b      	b.n	80092c2 <UART_SetConfig+0x17e>
 800928a:	231b      	movs	r3, #27
 800928c:	2220      	movs	r2, #32
 800928e:	189b      	adds	r3, r3, r2
 8009290:	19db      	adds	r3, r3, r7
 8009292:	2200      	movs	r2, #0
 8009294:	701a      	strb	r2, [r3, #0]
 8009296:	e11d      	b.n	80094d4 <UART_SetConfig+0x390>
 8009298:	231b      	movs	r3, #27
 800929a:	2220      	movs	r2, #32
 800929c:	189b      	adds	r3, r3, r2
 800929e:	19db      	adds	r3, r3, r7
 80092a0:	2202      	movs	r2, #2
 80092a2:	701a      	strb	r2, [r3, #0]
 80092a4:	e116      	b.n	80094d4 <UART_SetConfig+0x390>
 80092a6:	231b      	movs	r3, #27
 80092a8:	2220      	movs	r2, #32
 80092aa:	189b      	adds	r3, r3, r2
 80092ac:	19db      	adds	r3, r3, r7
 80092ae:	2204      	movs	r2, #4
 80092b0:	701a      	strb	r2, [r3, #0]
 80092b2:	e10f      	b.n	80094d4 <UART_SetConfig+0x390>
 80092b4:	231b      	movs	r3, #27
 80092b6:	2220      	movs	r2, #32
 80092b8:	189b      	adds	r3, r3, r2
 80092ba:	19db      	adds	r3, r3, r7
 80092bc:	2208      	movs	r2, #8
 80092be:	701a      	strb	r2, [r3, #0]
 80092c0:	e108      	b.n	80094d4 <UART_SetConfig+0x390>
 80092c2:	231b      	movs	r3, #27
 80092c4:	2220      	movs	r2, #32
 80092c6:	189b      	adds	r3, r3, r2
 80092c8:	19db      	adds	r3, r3, r7
 80092ca:	2210      	movs	r2, #16
 80092cc:	701a      	strb	r2, [r3, #0]
 80092ce:	e101      	b.n	80094d4 <UART_SetConfig+0x390>
 80092d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	4a71      	ldr	r2, [pc, #452]	@ (800949c <UART_SetConfig+0x358>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d131      	bne.n	800933e <UART_SetConfig+0x1fa>
 80092da:	4b6e      	ldr	r3, [pc, #440]	@ (8009494 <UART_SetConfig+0x350>)
 80092dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092de:	2230      	movs	r2, #48	@ 0x30
 80092e0:	4013      	ands	r3, r2
 80092e2:	2b30      	cmp	r3, #48	@ 0x30
 80092e4:	d01d      	beq.n	8009322 <UART_SetConfig+0x1de>
 80092e6:	d823      	bhi.n	8009330 <UART_SetConfig+0x1ec>
 80092e8:	2b20      	cmp	r3, #32
 80092ea:	d00c      	beq.n	8009306 <UART_SetConfig+0x1c2>
 80092ec:	d820      	bhi.n	8009330 <UART_SetConfig+0x1ec>
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d002      	beq.n	80092f8 <UART_SetConfig+0x1b4>
 80092f2:	2b10      	cmp	r3, #16
 80092f4:	d00e      	beq.n	8009314 <UART_SetConfig+0x1d0>
 80092f6:	e01b      	b.n	8009330 <UART_SetConfig+0x1ec>
 80092f8:	231b      	movs	r3, #27
 80092fa:	2220      	movs	r2, #32
 80092fc:	189b      	adds	r3, r3, r2
 80092fe:	19db      	adds	r3, r3, r7
 8009300:	2200      	movs	r2, #0
 8009302:	701a      	strb	r2, [r3, #0]
 8009304:	e0e6      	b.n	80094d4 <UART_SetConfig+0x390>
 8009306:	231b      	movs	r3, #27
 8009308:	2220      	movs	r2, #32
 800930a:	189b      	adds	r3, r3, r2
 800930c:	19db      	adds	r3, r3, r7
 800930e:	2202      	movs	r2, #2
 8009310:	701a      	strb	r2, [r3, #0]
 8009312:	e0df      	b.n	80094d4 <UART_SetConfig+0x390>
 8009314:	231b      	movs	r3, #27
 8009316:	2220      	movs	r2, #32
 8009318:	189b      	adds	r3, r3, r2
 800931a:	19db      	adds	r3, r3, r7
 800931c:	2204      	movs	r2, #4
 800931e:	701a      	strb	r2, [r3, #0]
 8009320:	e0d8      	b.n	80094d4 <UART_SetConfig+0x390>
 8009322:	231b      	movs	r3, #27
 8009324:	2220      	movs	r2, #32
 8009326:	189b      	adds	r3, r3, r2
 8009328:	19db      	adds	r3, r3, r7
 800932a:	2208      	movs	r2, #8
 800932c:	701a      	strb	r2, [r3, #0]
 800932e:	e0d1      	b.n	80094d4 <UART_SetConfig+0x390>
 8009330:	231b      	movs	r3, #27
 8009332:	2220      	movs	r2, #32
 8009334:	189b      	adds	r3, r3, r2
 8009336:	19db      	adds	r3, r3, r7
 8009338:	2210      	movs	r2, #16
 800933a:	701a      	strb	r2, [r3, #0]
 800933c:	e0ca      	b.n	80094d4 <UART_SetConfig+0x390>
 800933e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	4a57      	ldr	r2, [pc, #348]	@ (80094a0 <UART_SetConfig+0x35c>)
 8009344:	4293      	cmp	r3, r2
 8009346:	d106      	bne.n	8009356 <UART_SetConfig+0x212>
 8009348:	231b      	movs	r3, #27
 800934a:	2220      	movs	r2, #32
 800934c:	189b      	adds	r3, r3, r2
 800934e:	19db      	adds	r3, r3, r7
 8009350:	2200      	movs	r2, #0
 8009352:	701a      	strb	r2, [r3, #0]
 8009354:	e0be      	b.n	80094d4 <UART_SetConfig+0x390>
 8009356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a52      	ldr	r2, [pc, #328]	@ (80094a4 <UART_SetConfig+0x360>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d106      	bne.n	800936e <UART_SetConfig+0x22a>
 8009360:	231b      	movs	r3, #27
 8009362:	2220      	movs	r2, #32
 8009364:	189b      	adds	r3, r3, r2
 8009366:	19db      	adds	r3, r3, r7
 8009368:	2200      	movs	r2, #0
 800936a:	701a      	strb	r2, [r3, #0]
 800936c:	e0b2      	b.n	80094d4 <UART_SetConfig+0x390>
 800936e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	4a4d      	ldr	r2, [pc, #308]	@ (80094a8 <UART_SetConfig+0x364>)
 8009374:	4293      	cmp	r3, r2
 8009376:	d106      	bne.n	8009386 <UART_SetConfig+0x242>
 8009378:	231b      	movs	r3, #27
 800937a:	2220      	movs	r2, #32
 800937c:	189b      	adds	r3, r3, r2
 800937e:	19db      	adds	r3, r3, r7
 8009380:	2200      	movs	r2, #0
 8009382:	701a      	strb	r2, [r3, #0]
 8009384:	e0a6      	b.n	80094d4 <UART_SetConfig+0x390>
 8009386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4a3e      	ldr	r2, [pc, #248]	@ (8009484 <UART_SetConfig+0x340>)
 800938c:	4293      	cmp	r3, r2
 800938e:	d13e      	bne.n	800940e <UART_SetConfig+0x2ca>
 8009390:	4b40      	ldr	r3, [pc, #256]	@ (8009494 <UART_SetConfig+0x350>)
 8009392:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009394:	23c0      	movs	r3, #192	@ 0xc0
 8009396:	011b      	lsls	r3, r3, #4
 8009398:	4013      	ands	r3, r2
 800939a:	22c0      	movs	r2, #192	@ 0xc0
 800939c:	0112      	lsls	r2, r2, #4
 800939e:	4293      	cmp	r3, r2
 80093a0:	d027      	beq.n	80093f2 <UART_SetConfig+0x2ae>
 80093a2:	22c0      	movs	r2, #192	@ 0xc0
 80093a4:	0112      	lsls	r2, r2, #4
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d82a      	bhi.n	8009400 <UART_SetConfig+0x2bc>
 80093aa:	2280      	movs	r2, #128	@ 0x80
 80093ac:	0112      	lsls	r2, r2, #4
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d011      	beq.n	80093d6 <UART_SetConfig+0x292>
 80093b2:	2280      	movs	r2, #128	@ 0x80
 80093b4:	0112      	lsls	r2, r2, #4
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d822      	bhi.n	8009400 <UART_SetConfig+0x2bc>
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d004      	beq.n	80093c8 <UART_SetConfig+0x284>
 80093be:	2280      	movs	r2, #128	@ 0x80
 80093c0:	00d2      	lsls	r2, r2, #3
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d00e      	beq.n	80093e4 <UART_SetConfig+0x2a0>
 80093c6:	e01b      	b.n	8009400 <UART_SetConfig+0x2bc>
 80093c8:	231b      	movs	r3, #27
 80093ca:	2220      	movs	r2, #32
 80093cc:	189b      	adds	r3, r3, r2
 80093ce:	19db      	adds	r3, r3, r7
 80093d0:	2200      	movs	r2, #0
 80093d2:	701a      	strb	r2, [r3, #0]
 80093d4:	e07e      	b.n	80094d4 <UART_SetConfig+0x390>
 80093d6:	231b      	movs	r3, #27
 80093d8:	2220      	movs	r2, #32
 80093da:	189b      	adds	r3, r3, r2
 80093dc:	19db      	adds	r3, r3, r7
 80093de:	2202      	movs	r2, #2
 80093e0:	701a      	strb	r2, [r3, #0]
 80093e2:	e077      	b.n	80094d4 <UART_SetConfig+0x390>
 80093e4:	231b      	movs	r3, #27
 80093e6:	2220      	movs	r2, #32
 80093e8:	189b      	adds	r3, r3, r2
 80093ea:	19db      	adds	r3, r3, r7
 80093ec:	2204      	movs	r2, #4
 80093ee:	701a      	strb	r2, [r3, #0]
 80093f0:	e070      	b.n	80094d4 <UART_SetConfig+0x390>
 80093f2:	231b      	movs	r3, #27
 80093f4:	2220      	movs	r2, #32
 80093f6:	189b      	adds	r3, r3, r2
 80093f8:	19db      	adds	r3, r3, r7
 80093fa:	2208      	movs	r2, #8
 80093fc:	701a      	strb	r2, [r3, #0]
 80093fe:	e069      	b.n	80094d4 <UART_SetConfig+0x390>
 8009400:	231b      	movs	r3, #27
 8009402:	2220      	movs	r2, #32
 8009404:	189b      	adds	r3, r3, r2
 8009406:	19db      	adds	r3, r3, r7
 8009408:	2210      	movs	r2, #16
 800940a:	701a      	strb	r2, [r3, #0]
 800940c:	e062      	b.n	80094d4 <UART_SetConfig+0x390>
 800940e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	4a1d      	ldr	r2, [pc, #116]	@ (8009488 <UART_SetConfig+0x344>)
 8009414:	4293      	cmp	r3, r2
 8009416:	d157      	bne.n	80094c8 <UART_SetConfig+0x384>
 8009418:	4b1e      	ldr	r3, [pc, #120]	@ (8009494 <UART_SetConfig+0x350>)
 800941a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800941c:	23c0      	movs	r3, #192	@ 0xc0
 800941e:	009b      	lsls	r3, r3, #2
 8009420:	4013      	ands	r3, r2
 8009422:	22c0      	movs	r2, #192	@ 0xc0
 8009424:	0092      	lsls	r2, r2, #2
 8009426:	4293      	cmp	r3, r2
 8009428:	d040      	beq.n	80094ac <UART_SetConfig+0x368>
 800942a:	22c0      	movs	r2, #192	@ 0xc0
 800942c:	0092      	lsls	r2, r2, #2
 800942e:	4293      	cmp	r3, r2
 8009430:	d843      	bhi.n	80094ba <UART_SetConfig+0x376>
 8009432:	2280      	movs	r2, #128	@ 0x80
 8009434:	0092      	lsls	r2, r2, #2
 8009436:	4293      	cmp	r3, r2
 8009438:	d011      	beq.n	800945e <UART_SetConfig+0x31a>
 800943a:	2280      	movs	r2, #128	@ 0x80
 800943c:	0092      	lsls	r2, r2, #2
 800943e:	4293      	cmp	r3, r2
 8009440:	d83b      	bhi.n	80094ba <UART_SetConfig+0x376>
 8009442:	2b00      	cmp	r3, #0
 8009444:	d004      	beq.n	8009450 <UART_SetConfig+0x30c>
 8009446:	2280      	movs	r2, #128	@ 0x80
 8009448:	0052      	lsls	r2, r2, #1
 800944a:	4293      	cmp	r3, r2
 800944c:	d00e      	beq.n	800946c <UART_SetConfig+0x328>
 800944e:	e034      	b.n	80094ba <UART_SetConfig+0x376>
 8009450:	231b      	movs	r3, #27
 8009452:	2220      	movs	r2, #32
 8009454:	189b      	adds	r3, r3, r2
 8009456:	19db      	adds	r3, r3, r7
 8009458:	2200      	movs	r2, #0
 800945a:	701a      	strb	r2, [r3, #0]
 800945c:	e03a      	b.n	80094d4 <UART_SetConfig+0x390>
 800945e:	231b      	movs	r3, #27
 8009460:	2220      	movs	r2, #32
 8009462:	189b      	adds	r3, r3, r2
 8009464:	19db      	adds	r3, r3, r7
 8009466:	2202      	movs	r2, #2
 8009468:	701a      	strb	r2, [r3, #0]
 800946a:	e033      	b.n	80094d4 <UART_SetConfig+0x390>
 800946c:	231b      	movs	r3, #27
 800946e:	2220      	movs	r2, #32
 8009470:	189b      	adds	r3, r3, r2
 8009472:	19db      	adds	r3, r3, r7
 8009474:	2204      	movs	r2, #4
 8009476:	701a      	strb	r2, [r3, #0]
 8009478:	e02c      	b.n	80094d4 <UART_SetConfig+0x390>
 800947a:	46c0      	nop			@ (mov r8, r8)
 800947c:	cfff69f3 	.word	0xcfff69f3
 8009480:	ffffcfff 	.word	0xffffcfff
 8009484:	40008000 	.word	0x40008000
 8009488:	40008400 	.word	0x40008400
 800948c:	11fff4ff 	.word	0x11fff4ff
 8009490:	40013800 	.word	0x40013800
 8009494:	40021000 	.word	0x40021000
 8009498:	40004400 	.word	0x40004400
 800949c:	40004800 	.word	0x40004800
 80094a0:	40004c00 	.word	0x40004c00
 80094a4:	40005000 	.word	0x40005000
 80094a8:	40013c00 	.word	0x40013c00
 80094ac:	231b      	movs	r3, #27
 80094ae:	2220      	movs	r2, #32
 80094b0:	189b      	adds	r3, r3, r2
 80094b2:	19db      	adds	r3, r3, r7
 80094b4:	2208      	movs	r2, #8
 80094b6:	701a      	strb	r2, [r3, #0]
 80094b8:	e00c      	b.n	80094d4 <UART_SetConfig+0x390>
 80094ba:	231b      	movs	r3, #27
 80094bc:	2220      	movs	r2, #32
 80094be:	189b      	adds	r3, r3, r2
 80094c0:	19db      	adds	r3, r3, r7
 80094c2:	2210      	movs	r2, #16
 80094c4:	701a      	strb	r2, [r3, #0]
 80094c6:	e005      	b.n	80094d4 <UART_SetConfig+0x390>
 80094c8:	231b      	movs	r3, #27
 80094ca:	2220      	movs	r2, #32
 80094cc:	189b      	adds	r3, r3, r2
 80094ce:	19db      	adds	r3, r3, r7
 80094d0:	2210      	movs	r2, #16
 80094d2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80094d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4ac1      	ldr	r2, [pc, #772]	@ (80097e0 <UART_SetConfig+0x69c>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d005      	beq.n	80094ea <UART_SetConfig+0x3a6>
 80094de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	4ac0      	ldr	r2, [pc, #768]	@ (80097e4 <UART_SetConfig+0x6a0>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d000      	beq.n	80094ea <UART_SetConfig+0x3a6>
 80094e8:	e093      	b.n	8009612 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80094ea:	231b      	movs	r3, #27
 80094ec:	2220      	movs	r2, #32
 80094ee:	189b      	adds	r3, r3, r2
 80094f0:	19db      	adds	r3, r3, r7
 80094f2:	781b      	ldrb	r3, [r3, #0]
 80094f4:	2b08      	cmp	r3, #8
 80094f6:	d015      	beq.n	8009524 <UART_SetConfig+0x3e0>
 80094f8:	dc18      	bgt.n	800952c <UART_SetConfig+0x3e8>
 80094fa:	2b04      	cmp	r3, #4
 80094fc:	d00d      	beq.n	800951a <UART_SetConfig+0x3d6>
 80094fe:	dc15      	bgt.n	800952c <UART_SetConfig+0x3e8>
 8009500:	2b00      	cmp	r3, #0
 8009502:	d002      	beq.n	800950a <UART_SetConfig+0x3c6>
 8009504:	2b02      	cmp	r3, #2
 8009506:	d005      	beq.n	8009514 <UART_SetConfig+0x3d0>
 8009508:	e010      	b.n	800952c <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800950a:	f7fd fd37 	bl	8006f7c <HAL_RCC_GetPCLK1Freq>
 800950e:	0003      	movs	r3, r0
 8009510:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009512:	e014      	b.n	800953e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009514:	4bb4      	ldr	r3, [pc, #720]	@ (80097e8 <UART_SetConfig+0x6a4>)
 8009516:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009518:	e011      	b.n	800953e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800951a:	f7fd fca3 	bl	8006e64 <HAL_RCC_GetSysClockFreq>
 800951e:	0003      	movs	r3, r0
 8009520:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009522:	e00c      	b.n	800953e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009524:	2380      	movs	r3, #128	@ 0x80
 8009526:	021b      	lsls	r3, r3, #8
 8009528:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800952a:	e008      	b.n	800953e <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800952c:	2300      	movs	r3, #0
 800952e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8009530:	231a      	movs	r3, #26
 8009532:	2220      	movs	r2, #32
 8009534:	189b      	adds	r3, r3, r2
 8009536:	19db      	adds	r3, r3, r7
 8009538:	2201      	movs	r2, #1
 800953a:	701a      	strb	r2, [r3, #0]
        break;
 800953c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800953e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009540:	2b00      	cmp	r3, #0
 8009542:	d100      	bne.n	8009546 <UART_SetConfig+0x402>
 8009544:	e135      	b.n	80097b2 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009548:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800954a:	4ba8      	ldr	r3, [pc, #672]	@ (80097ec <UART_SetConfig+0x6a8>)
 800954c:	0052      	lsls	r2, r2, #1
 800954e:	5ad3      	ldrh	r3, [r2, r3]
 8009550:	0019      	movs	r1, r3
 8009552:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8009554:	f7f6 fdf2 	bl	800013c <__udivsi3>
 8009558:	0003      	movs	r3, r0
 800955a:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800955c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800955e:	685a      	ldr	r2, [r3, #4]
 8009560:	0013      	movs	r3, r2
 8009562:	005b      	lsls	r3, r3, #1
 8009564:	189b      	adds	r3, r3, r2
 8009566:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009568:	429a      	cmp	r2, r3
 800956a:	d305      	bcc.n	8009578 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800956c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009572:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009574:	429a      	cmp	r2, r3
 8009576:	d906      	bls.n	8009586 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8009578:	231a      	movs	r3, #26
 800957a:	2220      	movs	r2, #32
 800957c:	189b      	adds	r3, r3, r2
 800957e:	19db      	adds	r3, r3, r7
 8009580:	2201      	movs	r2, #1
 8009582:	701a      	strb	r2, [r3, #0]
 8009584:	e044      	b.n	8009610 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009588:	61bb      	str	r3, [r7, #24]
 800958a:	2300      	movs	r3, #0
 800958c:	61fb      	str	r3, [r7, #28]
 800958e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009590:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009592:	4b96      	ldr	r3, [pc, #600]	@ (80097ec <UART_SetConfig+0x6a8>)
 8009594:	0052      	lsls	r2, r2, #1
 8009596:	5ad3      	ldrh	r3, [r2, r3]
 8009598:	613b      	str	r3, [r7, #16]
 800959a:	2300      	movs	r3, #0
 800959c:	617b      	str	r3, [r7, #20]
 800959e:	693a      	ldr	r2, [r7, #16]
 80095a0:	697b      	ldr	r3, [r7, #20]
 80095a2:	69b8      	ldr	r0, [r7, #24]
 80095a4:	69f9      	ldr	r1, [r7, #28]
 80095a6:	f7f6 ffb7 	bl	8000518 <__aeabi_uldivmod>
 80095aa:	0002      	movs	r2, r0
 80095ac:	000b      	movs	r3, r1
 80095ae:	0e11      	lsrs	r1, r2, #24
 80095b0:	021d      	lsls	r5, r3, #8
 80095b2:	430d      	orrs	r5, r1
 80095b4:	0214      	lsls	r4, r2, #8
 80095b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	085b      	lsrs	r3, r3, #1
 80095bc:	60bb      	str	r3, [r7, #8]
 80095be:	2300      	movs	r3, #0
 80095c0:	60fb      	str	r3, [r7, #12]
 80095c2:	68b8      	ldr	r0, [r7, #8]
 80095c4:	68f9      	ldr	r1, [r7, #12]
 80095c6:	1900      	adds	r0, r0, r4
 80095c8:	4169      	adcs	r1, r5
 80095ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095cc:	685b      	ldr	r3, [r3, #4]
 80095ce:	603b      	str	r3, [r7, #0]
 80095d0:	2300      	movs	r3, #0
 80095d2:	607b      	str	r3, [r7, #4]
 80095d4:	683a      	ldr	r2, [r7, #0]
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	f7f6 ff9e 	bl	8000518 <__aeabi_uldivmod>
 80095dc:	0002      	movs	r2, r0
 80095de:	000b      	movs	r3, r1
 80095e0:	0013      	movs	r3, r2
 80095e2:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80095e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095e6:	23c0      	movs	r3, #192	@ 0xc0
 80095e8:	009b      	lsls	r3, r3, #2
 80095ea:	429a      	cmp	r2, r3
 80095ec:	d309      	bcc.n	8009602 <UART_SetConfig+0x4be>
 80095ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095f0:	2380      	movs	r3, #128	@ 0x80
 80095f2:	035b      	lsls	r3, r3, #13
 80095f4:	429a      	cmp	r2, r3
 80095f6:	d204      	bcs.n	8009602 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80095f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095fe:	60da      	str	r2, [r3, #12]
 8009600:	e006      	b.n	8009610 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8009602:	231a      	movs	r3, #26
 8009604:	2220      	movs	r2, #32
 8009606:	189b      	adds	r3, r3, r2
 8009608:	19db      	adds	r3, r3, r7
 800960a:	2201      	movs	r2, #1
 800960c:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800960e:	e0d0      	b.n	80097b2 <UART_SetConfig+0x66e>
 8009610:	e0cf      	b.n	80097b2 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009614:	69da      	ldr	r2, [r3, #28]
 8009616:	2380      	movs	r3, #128	@ 0x80
 8009618:	021b      	lsls	r3, r3, #8
 800961a:	429a      	cmp	r2, r3
 800961c:	d000      	beq.n	8009620 <UART_SetConfig+0x4dc>
 800961e:	e070      	b.n	8009702 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8009620:	231b      	movs	r3, #27
 8009622:	2220      	movs	r2, #32
 8009624:	189b      	adds	r3, r3, r2
 8009626:	19db      	adds	r3, r3, r7
 8009628:	781b      	ldrb	r3, [r3, #0]
 800962a:	2b08      	cmp	r3, #8
 800962c:	d015      	beq.n	800965a <UART_SetConfig+0x516>
 800962e:	dc18      	bgt.n	8009662 <UART_SetConfig+0x51e>
 8009630:	2b04      	cmp	r3, #4
 8009632:	d00d      	beq.n	8009650 <UART_SetConfig+0x50c>
 8009634:	dc15      	bgt.n	8009662 <UART_SetConfig+0x51e>
 8009636:	2b00      	cmp	r3, #0
 8009638:	d002      	beq.n	8009640 <UART_SetConfig+0x4fc>
 800963a:	2b02      	cmp	r3, #2
 800963c:	d005      	beq.n	800964a <UART_SetConfig+0x506>
 800963e:	e010      	b.n	8009662 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009640:	f7fd fc9c 	bl	8006f7c <HAL_RCC_GetPCLK1Freq>
 8009644:	0003      	movs	r3, r0
 8009646:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009648:	e014      	b.n	8009674 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800964a:	4b67      	ldr	r3, [pc, #412]	@ (80097e8 <UART_SetConfig+0x6a4>)
 800964c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800964e:	e011      	b.n	8009674 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009650:	f7fd fc08 	bl	8006e64 <HAL_RCC_GetSysClockFreq>
 8009654:	0003      	movs	r3, r0
 8009656:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009658:	e00c      	b.n	8009674 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800965a:	2380      	movs	r3, #128	@ 0x80
 800965c:	021b      	lsls	r3, r3, #8
 800965e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009660:	e008      	b.n	8009674 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8009662:	2300      	movs	r3, #0
 8009664:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8009666:	231a      	movs	r3, #26
 8009668:	2220      	movs	r2, #32
 800966a:	189b      	adds	r3, r3, r2
 800966c:	19db      	adds	r3, r3, r7
 800966e:	2201      	movs	r2, #1
 8009670:	701a      	strb	r2, [r3, #0]
        break;
 8009672:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009676:	2b00      	cmp	r3, #0
 8009678:	d100      	bne.n	800967c <UART_SetConfig+0x538>
 800967a:	e09a      	b.n	80097b2 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800967c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800967e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009680:	4b5a      	ldr	r3, [pc, #360]	@ (80097ec <UART_SetConfig+0x6a8>)
 8009682:	0052      	lsls	r2, r2, #1
 8009684:	5ad3      	ldrh	r3, [r2, r3]
 8009686:	0019      	movs	r1, r3
 8009688:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800968a:	f7f6 fd57 	bl	800013c <__udivsi3>
 800968e:	0003      	movs	r3, r0
 8009690:	005a      	lsls	r2, r3, #1
 8009692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009694:	685b      	ldr	r3, [r3, #4]
 8009696:	085b      	lsrs	r3, r3, #1
 8009698:	18d2      	adds	r2, r2, r3
 800969a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800969c:	685b      	ldr	r3, [r3, #4]
 800969e:	0019      	movs	r1, r3
 80096a0:	0010      	movs	r0, r2
 80096a2:	f7f6 fd4b 	bl	800013c <__udivsi3>
 80096a6:	0003      	movs	r3, r0
 80096a8:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80096aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ac:	2b0f      	cmp	r3, #15
 80096ae:	d921      	bls.n	80096f4 <UART_SetConfig+0x5b0>
 80096b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096b2:	2380      	movs	r3, #128	@ 0x80
 80096b4:	025b      	lsls	r3, r3, #9
 80096b6:	429a      	cmp	r2, r3
 80096b8:	d21c      	bcs.n	80096f4 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80096ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096bc:	b29a      	uxth	r2, r3
 80096be:	200e      	movs	r0, #14
 80096c0:	2420      	movs	r4, #32
 80096c2:	1903      	adds	r3, r0, r4
 80096c4:	19db      	adds	r3, r3, r7
 80096c6:	210f      	movs	r1, #15
 80096c8:	438a      	bics	r2, r1
 80096ca:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80096cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ce:	085b      	lsrs	r3, r3, #1
 80096d0:	b29b      	uxth	r3, r3
 80096d2:	2207      	movs	r2, #7
 80096d4:	4013      	ands	r3, r2
 80096d6:	b299      	uxth	r1, r3
 80096d8:	1903      	adds	r3, r0, r4
 80096da:	19db      	adds	r3, r3, r7
 80096dc:	1902      	adds	r2, r0, r4
 80096de:	19d2      	adds	r2, r2, r7
 80096e0:	8812      	ldrh	r2, [r2, #0]
 80096e2:	430a      	orrs	r2, r1
 80096e4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80096e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	1902      	adds	r2, r0, r4
 80096ec:	19d2      	adds	r2, r2, r7
 80096ee:	8812      	ldrh	r2, [r2, #0]
 80096f0:	60da      	str	r2, [r3, #12]
 80096f2:	e05e      	b.n	80097b2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80096f4:	231a      	movs	r3, #26
 80096f6:	2220      	movs	r2, #32
 80096f8:	189b      	adds	r3, r3, r2
 80096fa:	19db      	adds	r3, r3, r7
 80096fc:	2201      	movs	r2, #1
 80096fe:	701a      	strb	r2, [r3, #0]
 8009700:	e057      	b.n	80097b2 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009702:	231b      	movs	r3, #27
 8009704:	2220      	movs	r2, #32
 8009706:	189b      	adds	r3, r3, r2
 8009708:	19db      	adds	r3, r3, r7
 800970a:	781b      	ldrb	r3, [r3, #0]
 800970c:	2b08      	cmp	r3, #8
 800970e:	d015      	beq.n	800973c <UART_SetConfig+0x5f8>
 8009710:	dc18      	bgt.n	8009744 <UART_SetConfig+0x600>
 8009712:	2b04      	cmp	r3, #4
 8009714:	d00d      	beq.n	8009732 <UART_SetConfig+0x5ee>
 8009716:	dc15      	bgt.n	8009744 <UART_SetConfig+0x600>
 8009718:	2b00      	cmp	r3, #0
 800971a:	d002      	beq.n	8009722 <UART_SetConfig+0x5de>
 800971c:	2b02      	cmp	r3, #2
 800971e:	d005      	beq.n	800972c <UART_SetConfig+0x5e8>
 8009720:	e010      	b.n	8009744 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009722:	f7fd fc2b 	bl	8006f7c <HAL_RCC_GetPCLK1Freq>
 8009726:	0003      	movs	r3, r0
 8009728:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800972a:	e014      	b.n	8009756 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800972c:	4b2e      	ldr	r3, [pc, #184]	@ (80097e8 <UART_SetConfig+0x6a4>)
 800972e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009730:	e011      	b.n	8009756 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009732:	f7fd fb97 	bl	8006e64 <HAL_RCC_GetSysClockFreq>
 8009736:	0003      	movs	r3, r0
 8009738:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800973a:	e00c      	b.n	8009756 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800973c:	2380      	movs	r3, #128	@ 0x80
 800973e:	021b      	lsls	r3, r3, #8
 8009740:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009742:	e008      	b.n	8009756 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8009744:	2300      	movs	r3, #0
 8009746:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8009748:	231a      	movs	r3, #26
 800974a:	2220      	movs	r2, #32
 800974c:	189b      	adds	r3, r3, r2
 800974e:	19db      	adds	r3, r3, r7
 8009750:	2201      	movs	r2, #1
 8009752:	701a      	strb	r2, [r3, #0]
        break;
 8009754:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8009756:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009758:	2b00      	cmp	r3, #0
 800975a:	d02a      	beq.n	80097b2 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800975c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800975e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009760:	4b22      	ldr	r3, [pc, #136]	@ (80097ec <UART_SetConfig+0x6a8>)
 8009762:	0052      	lsls	r2, r2, #1
 8009764:	5ad3      	ldrh	r3, [r2, r3]
 8009766:	0019      	movs	r1, r3
 8009768:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800976a:	f7f6 fce7 	bl	800013c <__udivsi3>
 800976e:	0003      	movs	r3, r0
 8009770:	001a      	movs	r2, r3
 8009772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009774:	685b      	ldr	r3, [r3, #4]
 8009776:	085b      	lsrs	r3, r3, #1
 8009778:	18d2      	adds	r2, r2, r3
 800977a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	0019      	movs	r1, r3
 8009780:	0010      	movs	r0, r2
 8009782:	f7f6 fcdb 	bl	800013c <__udivsi3>
 8009786:	0003      	movs	r3, r0
 8009788:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800978a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800978c:	2b0f      	cmp	r3, #15
 800978e:	d90a      	bls.n	80097a6 <UART_SetConfig+0x662>
 8009790:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009792:	2380      	movs	r3, #128	@ 0x80
 8009794:	025b      	lsls	r3, r3, #9
 8009796:	429a      	cmp	r2, r3
 8009798:	d205      	bcs.n	80097a6 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800979a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800979c:	b29a      	uxth	r2, r3
 800979e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	60da      	str	r2, [r3, #12]
 80097a4:	e005      	b.n	80097b2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80097a6:	231a      	movs	r3, #26
 80097a8:	2220      	movs	r2, #32
 80097aa:	189b      	adds	r3, r3, r2
 80097ac:	19db      	adds	r3, r3, r7
 80097ae:	2201      	movs	r2, #1
 80097b0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80097b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097b4:	226a      	movs	r2, #106	@ 0x6a
 80097b6:	2101      	movs	r1, #1
 80097b8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80097ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097bc:	2268      	movs	r2, #104	@ 0x68
 80097be:	2101      	movs	r1, #1
 80097c0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80097c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c4:	2200      	movs	r2, #0
 80097c6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80097c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ca:	2200      	movs	r2, #0
 80097cc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80097ce:	231a      	movs	r3, #26
 80097d0:	2220      	movs	r2, #32
 80097d2:	189b      	adds	r3, r3, r2
 80097d4:	19db      	adds	r3, r3, r7
 80097d6:	781b      	ldrb	r3, [r3, #0]
}
 80097d8:	0018      	movs	r0, r3
 80097da:	46bd      	mov	sp, r7
 80097dc:	b010      	add	sp, #64	@ 0x40
 80097de:	bdb0      	pop	{r4, r5, r7, pc}
 80097e0:	40008000 	.word	0x40008000
 80097e4:	40008400 	.word	0x40008400
 80097e8:	00f42400 	.word	0x00f42400
 80097ec:	0800e8d0 	.word	0x0800e8d0

080097f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b082      	sub	sp, #8
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097fc:	2208      	movs	r2, #8
 80097fe:	4013      	ands	r3, r2
 8009800:	d00b      	beq.n	800981a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	4a4a      	ldr	r2, [pc, #296]	@ (8009934 <UART_AdvFeatureConfig+0x144>)
 800980a:	4013      	ands	r3, r2
 800980c:	0019      	movs	r1, r3
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	430a      	orrs	r2, r1
 8009818:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800981e:	2201      	movs	r2, #1
 8009820:	4013      	ands	r3, r2
 8009822:	d00b      	beq.n	800983c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	685b      	ldr	r3, [r3, #4]
 800982a:	4a43      	ldr	r2, [pc, #268]	@ (8009938 <UART_AdvFeatureConfig+0x148>)
 800982c:	4013      	ands	r3, r2
 800982e:	0019      	movs	r1, r3
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	430a      	orrs	r2, r1
 800983a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009840:	2202      	movs	r2, #2
 8009842:	4013      	ands	r3, r2
 8009844:	d00b      	beq.n	800985e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	4a3b      	ldr	r2, [pc, #236]	@ (800993c <UART_AdvFeatureConfig+0x14c>)
 800984e:	4013      	ands	r3, r2
 8009850:	0019      	movs	r1, r3
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	430a      	orrs	r2, r1
 800985c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009862:	2204      	movs	r2, #4
 8009864:	4013      	ands	r3, r2
 8009866:	d00b      	beq.n	8009880 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	685b      	ldr	r3, [r3, #4]
 800986e:	4a34      	ldr	r2, [pc, #208]	@ (8009940 <UART_AdvFeatureConfig+0x150>)
 8009870:	4013      	ands	r3, r2
 8009872:	0019      	movs	r1, r3
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	430a      	orrs	r2, r1
 800987e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009884:	2210      	movs	r2, #16
 8009886:	4013      	ands	r3, r2
 8009888:	d00b      	beq.n	80098a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	689b      	ldr	r3, [r3, #8]
 8009890:	4a2c      	ldr	r2, [pc, #176]	@ (8009944 <UART_AdvFeatureConfig+0x154>)
 8009892:	4013      	ands	r3, r2
 8009894:	0019      	movs	r1, r3
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	430a      	orrs	r2, r1
 80098a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098a6:	2220      	movs	r2, #32
 80098a8:	4013      	ands	r3, r2
 80098aa:	d00b      	beq.n	80098c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	689b      	ldr	r3, [r3, #8]
 80098b2:	4a25      	ldr	r2, [pc, #148]	@ (8009948 <UART_AdvFeatureConfig+0x158>)
 80098b4:	4013      	ands	r3, r2
 80098b6:	0019      	movs	r1, r3
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	430a      	orrs	r2, r1
 80098c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098c8:	2240      	movs	r2, #64	@ 0x40
 80098ca:	4013      	ands	r3, r2
 80098cc:	d01d      	beq.n	800990a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	685b      	ldr	r3, [r3, #4]
 80098d4:	4a1d      	ldr	r2, [pc, #116]	@ (800994c <UART_AdvFeatureConfig+0x15c>)
 80098d6:	4013      	ands	r3, r2
 80098d8:	0019      	movs	r1, r3
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	430a      	orrs	r2, r1
 80098e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80098ea:	2380      	movs	r3, #128	@ 0x80
 80098ec:	035b      	lsls	r3, r3, #13
 80098ee:	429a      	cmp	r2, r3
 80098f0:	d10b      	bne.n	800990a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	4a15      	ldr	r2, [pc, #84]	@ (8009950 <UART_AdvFeatureConfig+0x160>)
 80098fa:	4013      	ands	r3, r2
 80098fc:	0019      	movs	r1, r3
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	430a      	orrs	r2, r1
 8009908:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800990e:	2280      	movs	r2, #128	@ 0x80
 8009910:	4013      	ands	r3, r2
 8009912:	d00b      	beq.n	800992c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	685b      	ldr	r3, [r3, #4]
 800991a:	4a0e      	ldr	r2, [pc, #56]	@ (8009954 <UART_AdvFeatureConfig+0x164>)
 800991c:	4013      	ands	r3, r2
 800991e:	0019      	movs	r1, r3
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	430a      	orrs	r2, r1
 800992a:	605a      	str	r2, [r3, #4]
  }
}
 800992c:	46c0      	nop			@ (mov r8, r8)
 800992e:	46bd      	mov	sp, r7
 8009930:	b002      	add	sp, #8
 8009932:	bd80      	pop	{r7, pc}
 8009934:	ffff7fff 	.word	0xffff7fff
 8009938:	fffdffff 	.word	0xfffdffff
 800993c:	fffeffff 	.word	0xfffeffff
 8009940:	fffbffff 	.word	0xfffbffff
 8009944:	ffffefff 	.word	0xffffefff
 8009948:	ffffdfff 	.word	0xffffdfff
 800994c:	ffefffff 	.word	0xffefffff
 8009950:	ff9fffff 	.word	0xff9fffff
 8009954:	fff7ffff 	.word	0xfff7ffff

08009958 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b092      	sub	sp, #72	@ 0x48
 800995c:	af02      	add	r7, sp, #8
 800995e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2290      	movs	r2, #144	@ 0x90
 8009964:	2100      	movs	r1, #0
 8009966:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009968:	f7fb fbdc 	bl	8005124 <HAL_GetTick>
 800996c:	0003      	movs	r3, r0
 800996e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	2208      	movs	r2, #8
 8009978:	4013      	ands	r3, r2
 800997a:	2b08      	cmp	r3, #8
 800997c:	d12d      	bne.n	80099da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800997e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009980:	2280      	movs	r2, #128	@ 0x80
 8009982:	0391      	lsls	r1, r2, #14
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	4a47      	ldr	r2, [pc, #284]	@ (8009aa4 <UART_CheckIdleState+0x14c>)
 8009988:	9200      	str	r2, [sp, #0]
 800998a:	2200      	movs	r2, #0
 800998c:	f000 f88e 	bl	8009aac <UART_WaitOnFlagUntilTimeout>
 8009990:	1e03      	subs	r3, r0, #0
 8009992:	d022      	beq.n	80099da <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009994:	f3ef 8310 	mrs	r3, PRIMASK
 8009998:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800999a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800999c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800999e:	2301      	movs	r3, #1
 80099a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a4:	f383 8810 	msr	PRIMASK, r3
}
 80099a8:	46c0      	nop			@ (mov r8, r8)
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	681a      	ldr	r2, [r3, #0]
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	2180      	movs	r1, #128	@ 0x80
 80099b6:	438a      	bics	r2, r1
 80099b8:	601a      	str	r2, [r3, #0]
 80099ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099c0:	f383 8810 	msr	PRIMASK, r3
}
 80099c4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2288      	movs	r2, #136	@ 0x88
 80099ca:	2120      	movs	r1, #32
 80099cc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2284      	movs	r2, #132	@ 0x84
 80099d2:	2100      	movs	r1, #0
 80099d4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80099d6:	2303      	movs	r3, #3
 80099d8:	e060      	b.n	8009a9c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	2204      	movs	r2, #4
 80099e2:	4013      	ands	r3, r2
 80099e4:	2b04      	cmp	r3, #4
 80099e6:	d146      	bne.n	8009a76 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099ea:	2280      	movs	r2, #128	@ 0x80
 80099ec:	03d1      	lsls	r1, r2, #15
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	4a2c      	ldr	r2, [pc, #176]	@ (8009aa4 <UART_CheckIdleState+0x14c>)
 80099f2:	9200      	str	r2, [sp, #0]
 80099f4:	2200      	movs	r2, #0
 80099f6:	f000 f859 	bl	8009aac <UART_WaitOnFlagUntilTimeout>
 80099fa:	1e03      	subs	r3, r0, #0
 80099fc:	d03b      	beq.n	8009a76 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099fe:	f3ef 8310 	mrs	r3, PRIMASK
 8009a02:	60fb      	str	r3, [r7, #12]
  return(result);
 8009a04:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a06:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a08:	2301      	movs	r3, #1
 8009a0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a0c:	693b      	ldr	r3, [r7, #16]
 8009a0e:	f383 8810 	msr	PRIMASK, r3
}
 8009a12:	46c0      	nop			@ (mov r8, r8)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	681a      	ldr	r2, [r3, #0]
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	4922      	ldr	r1, [pc, #136]	@ (8009aa8 <UART_CheckIdleState+0x150>)
 8009a20:	400a      	ands	r2, r1
 8009a22:	601a      	str	r2, [r3, #0]
 8009a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a26:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	f383 8810 	msr	PRIMASK, r3
}
 8009a2e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a30:	f3ef 8310 	mrs	r3, PRIMASK
 8009a34:	61bb      	str	r3, [r7, #24]
  return(result);
 8009a36:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a38:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a3e:	69fb      	ldr	r3, [r7, #28]
 8009a40:	f383 8810 	msr	PRIMASK, r3
}
 8009a44:	46c0      	nop			@ (mov r8, r8)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	689a      	ldr	r2, [r3, #8]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	2101      	movs	r1, #1
 8009a52:	438a      	bics	r2, r1
 8009a54:	609a      	str	r2, [r3, #8]
 8009a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a58:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a5a:	6a3b      	ldr	r3, [r7, #32]
 8009a5c:	f383 8810 	msr	PRIMASK, r3
}
 8009a60:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	228c      	movs	r2, #140	@ 0x8c
 8009a66:	2120      	movs	r1, #32
 8009a68:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2284      	movs	r2, #132	@ 0x84
 8009a6e:	2100      	movs	r1, #0
 8009a70:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a72:	2303      	movs	r3, #3
 8009a74:	e012      	b.n	8009a9c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2288      	movs	r2, #136	@ 0x88
 8009a7a:	2120      	movs	r1, #32
 8009a7c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	228c      	movs	r2, #140	@ 0x8c
 8009a82:	2120      	movs	r1, #32
 8009a84:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2284      	movs	r2, #132	@ 0x84
 8009a96:	2100      	movs	r1, #0
 8009a98:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009a9a:	2300      	movs	r3, #0
}
 8009a9c:	0018      	movs	r0, r3
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	b010      	add	sp, #64	@ 0x40
 8009aa2:	bd80      	pop	{r7, pc}
 8009aa4:	01ffffff 	.word	0x01ffffff
 8009aa8:	fffffedf 	.word	0xfffffedf

08009aac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b084      	sub	sp, #16
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	60f8      	str	r0, [r7, #12]
 8009ab4:	60b9      	str	r1, [r7, #8]
 8009ab6:	603b      	str	r3, [r7, #0]
 8009ab8:	1dfb      	adds	r3, r7, #7
 8009aba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009abc:	e051      	b.n	8009b62 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009abe:	69bb      	ldr	r3, [r7, #24]
 8009ac0:	3301      	adds	r3, #1
 8009ac2:	d04e      	beq.n	8009b62 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ac4:	f7fb fb2e 	bl	8005124 <HAL_GetTick>
 8009ac8:	0002      	movs	r2, r0
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	1ad3      	subs	r3, r2, r3
 8009ace:	69ba      	ldr	r2, [r7, #24]
 8009ad0:	429a      	cmp	r2, r3
 8009ad2:	d302      	bcc.n	8009ada <UART_WaitOnFlagUntilTimeout+0x2e>
 8009ad4:	69bb      	ldr	r3, [r7, #24]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d101      	bne.n	8009ade <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8009ada:	2303      	movs	r3, #3
 8009adc:	e051      	b.n	8009b82 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	2204      	movs	r2, #4
 8009ae6:	4013      	ands	r3, r2
 8009ae8:	d03b      	beq.n	8009b62 <UART_WaitOnFlagUntilTimeout+0xb6>
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	2b80      	cmp	r3, #128	@ 0x80
 8009aee:	d038      	beq.n	8009b62 <UART_WaitOnFlagUntilTimeout+0xb6>
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	2b40      	cmp	r3, #64	@ 0x40
 8009af4:	d035      	beq.n	8009b62 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	69db      	ldr	r3, [r3, #28]
 8009afc:	2208      	movs	r2, #8
 8009afe:	4013      	ands	r3, r2
 8009b00:	2b08      	cmp	r3, #8
 8009b02:	d111      	bne.n	8009b28 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	2208      	movs	r2, #8
 8009b0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	0018      	movs	r0, r3
 8009b10:	f000 f960 	bl	8009dd4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	2290      	movs	r2, #144	@ 0x90
 8009b18:	2108      	movs	r1, #8
 8009b1a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2284      	movs	r2, #132	@ 0x84
 8009b20:	2100      	movs	r1, #0
 8009b22:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8009b24:	2301      	movs	r3, #1
 8009b26:	e02c      	b.n	8009b82 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	69da      	ldr	r2, [r3, #28]
 8009b2e:	2380      	movs	r3, #128	@ 0x80
 8009b30:	011b      	lsls	r3, r3, #4
 8009b32:	401a      	ands	r2, r3
 8009b34:	2380      	movs	r3, #128	@ 0x80
 8009b36:	011b      	lsls	r3, r3, #4
 8009b38:	429a      	cmp	r2, r3
 8009b3a:	d112      	bne.n	8009b62 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	2280      	movs	r2, #128	@ 0x80
 8009b42:	0112      	lsls	r2, r2, #4
 8009b44:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	0018      	movs	r0, r3
 8009b4a:	f000 f943 	bl	8009dd4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	2290      	movs	r2, #144	@ 0x90
 8009b52:	2120      	movs	r1, #32
 8009b54:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2284      	movs	r2, #132	@ 0x84
 8009b5a:	2100      	movs	r1, #0
 8009b5c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8009b5e:	2303      	movs	r3, #3
 8009b60:	e00f      	b.n	8009b82 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	69db      	ldr	r3, [r3, #28]
 8009b68:	68ba      	ldr	r2, [r7, #8]
 8009b6a:	4013      	ands	r3, r2
 8009b6c:	68ba      	ldr	r2, [r7, #8]
 8009b6e:	1ad3      	subs	r3, r2, r3
 8009b70:	425a      	negs	r2, r3
 8009b72:	4153      	adcs	r3, r2
 8009b74:	b2db      	uxtb	r3, r3
 8009b76:	001a      	movs	r2, r3
 8009b78:	1dfb      	adds	r3, r7, #7
 8009b7a:	781b      	ldrb	r3, [r3, #0]
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	d09e      	beq.n	8009abe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009b80:	2300      	movs	r3, #0
}
 8009b82:	0018      	movs	r0, r3
 8009b84:	46bd      	mov	sp, r7
 8009b86:	b004      	add	sp, #16
 8009b88:	bd80      	pop	{r7, pc}
	...

08009b8c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b098      	sub	sp, #96	@ 0x60
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	60b9      	str	r1, [r7, #8]
 8009b96:	1dbb      	adds	r3, r7, #6
 8009b98:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	68ba      	ldr	r2, [r7, #8]
 8009b9e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	1dba      	adds	r2, r7, #6
 8009ba4:	215c      	movs	r1, #92	@ 0x5c
 8009ba6:	8812      	ldrh	r2, [r2, #0]
 8009ba8:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	1dba      	adds	r2, r7, #6
 8009bae:	215e      	movs	r1, #94	@ 0x5e
 8009bb0:	8812      	ldrh	r2, [r2, #0]
 8009bb2:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	689a      	ldr	r2, [r3, #8]
 8009bbe:	2380      	movs	r3, #128	@ 0x80
 8009bc0:	015b      	lsls	r3, r3, #5
 8009bc2:	429a      	cmp	r2, r3
 8009bc4:	d10d      	bne.n	8009be2 <UART_Start_Receive_IT+0x56>
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	691b      	ldr	r3, [r3, #16]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d104      	bne.n	8009bd8 <UART_Start_Receive_IT+0x4c>
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	2260      	movs	r2, #96	@ 0x60
 8009bd2:	497b      	ldr	r1, [pc, #492]	@ (8009dc0 <UART_Start_Receive_IT+0x234>)
 8009bd4:	5299      	strh	r1, [r3, r2]
 8009bd6:	e02e      	b.n	8009c36 <UART_Start_Receive_IT+0xaa>
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	2260      	movs	r2, #96	@ 0x60
 8009bdc:	21ff      	movs	r1, #255	@ 0xff
 8009bde:	5299      	strh	r1, [r3, r2]
 8009be0:	e029      	b.n	8009c36 <UART_Start_Receive_IT+0xaa>
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	689b      	ldr	r3, [r3, #8]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d10d      	bne.n	8009c06 <UART_Start_Receive_IT+0x7a>
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	691b      	ldr	r3, [r3, #16]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d104      	bne.n	8009bfc <UART_Start_Receive_IT+0x70>
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	2260      	movs	r2, #96	@ 0x60
 8009bf6:	21ff      	movs	r1, #255	@ 0xff
 8009bf8:	5299      	strh	r1, [r3, r2]
 8009bfa:	e01c      	b.n	8009c36 <UART_Start_Receive_IT+0xaa>
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	2260      	movs	r2, #96	@ 0x60
 8009c00:	217f      	movs	r1, #127	@ 0x7f
 8009c02:	5299      	strh	r1, [r3, r2]
 8009c04:	e017      	b.n	8009c36 <UART_Start_Receive_IT+0xaa>
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	689a      	ldr	r2, [r3, #8]
 8009c0a:	2380      	movs	r3, #128	@ 0x80
 8009c0c:	055b      	lsls	r3, r3, #21
 8009c0e:	429a      	cmp	r2, r3
 8009c10:	d10d      	bne.n	8009c2e <UART_Start_Receive_IT+0xa2>
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	691b      	ldr	r3, [r3, #16]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d104      	bne.n	8009c24 <UART_Start_Receive_IT+0x98>
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2260      	movs	r2, #96	@ 0x60
 8009c1e:	217f      	movs	r1, #127	@ 0x7f
 8009c20:	5299      	strh	r1, [r3, r2]
 8009c22:	e008      	b.n	8009c36 <UART_Start_Receive_IT+0xaa>
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	2260      	movs	r2, #96	@ 0x60
 8009c28:	213f      	movs	r1, #63	@ 0x3f
 8009c2a:	5299      	strh	r1, [r3, r2]
 8009c2c:	e003      	b.n	8009c36 <UART_Start_Receive_IT+0xaa>
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	2260      	movs	r2, #96	@ 0x60
 8009c32:	2100      	movs	r1, #0
 8009c34:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	2290      	movs	r2, #144	@ 0x90
 8009c3a:	2100      	movs	r1, #0
 8009c3c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	228c      	movs	r2, #140	@ 0x8c
 8009c42:	2122      	movs	r1, #34	@ 0x22
 8009c44:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c46:	f3ef 8310 	mrs	r3, PRIMASK
 8009c4a:	643b      	str	r3, [r7, #64]	@ 0x40
  return(result);
 8009c4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009c50:	2301      	movs	r3, #1
 8009c52:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c56:	f383 8810 	msr	PRIMASK, r3
}
 8009c5a:	46c0      	nop			@ (mov r8, r8)
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	689a      	ldr	r2, [r3, #8]
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	2101      	movs	r1, #1
 8009c68:	430a      	orrs	r2, r1
 8009c6a:	609a      	str	r2, [r3, #8]
 8009c6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c6e:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c72:	f383 8810 	msr	PRIMASK, r3
}
 8009c76:	46c0      	nop			@ (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009c7c:	2380      	movs	r3, #128	@ 0x80
 8009c7e:	059b      	lsls	r3, r3, #22
 8009c80:	429a      	cmp	r2, r3
 8009c82:	d150      	bne.n	8009d26 <UART_Start_Receive_IT+0x19a>
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	2268      	movs	r2, #104	@ 0x68
 8009c88:	5a9b      	ldrh	r3, [r3, r2]
 8009c8a:	1dba      	adds	r2, r7, #6
 8009c8c:	8812      	ldrh	r2, [r2, #0]
 8009c8e:	429a      	cmp	r2, r3
 8009c90:	d349      	bcc.n	8009d26 <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	689a      	ldr	r2, [r3, #8]
 8009c96:	2380      	movs	r3, #128	@ 0x80
 8009c98:	015b      	lsls	r3, r3, #5
 8009c9a:	429a      	cmp	r2, r3
 8009c9c:	d107      	bne.n	8009cae <UART_Start_Receive_IT+0x122>
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	691b      	ldr	r3, [r3, #16]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d103      	bne.n	8009cae <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	4a46      	ldr	r2, [pc, #280]	@ (8009dc4 <UART_Start_Receive_IT+0x238>)
 8009caa:	675a      	str	r2, [r3, #116]	@ 0x74
 8009cac:	e002      	b.n	8009cb4 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	4a45      	ldr	r2, [pc, #276]	@ (8009dc8 <UART_Start_Receive_IT+0x23c>)
 8009cb2:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	691b      	ldr	r3, [r3, #16]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d019      	beq.n	8009cf0 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009cbc:	f3ef 8310 	mrs	r3, PRIMASK
 8009cc0:	637b      	str	r3, [r7, #52]	@ 0x34
  return(result);
 8009cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009cc4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ccc:	f383 8810 	msr	PRIMASK, r3
}
 8009cd0:	46c0      	nop			@ (mov r8, r8)
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	2180      	movs	r1, #128	@ 0x80
 8009cde:	0049      	lsls	r1, r1, #1
 8009ce0:	430a      	orrs	r2, r1
 8009ce2:	601a      	str	r2, [r3, #0]
 8009ce4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ce8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cea:	f383 8810 	msr	PRIMASK, r3
}
 8009cee:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009cf0:	f3ef 8310 	mrs	r3, PRIMASK
 8009cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8009cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009cf8:	657b      	str	r3, [r7, #84]	@ 0x54
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d00:	f383 8810 	msr	PRIMASK, r3
}
 8009d04:	46c0      	nop			@ (mov r8, r8)
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	689a      	ldr	r2, [r3, #8]
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	2180      	movs	r1, #128	@ 0x80
 8009d12:	0549      	lsls	r1, r1, #21
 8009d14:	430a      	orrs	r2, r1
 8009d16:	609a      	str	r2, [r3, #8]
 8009d18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d1a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d1e:	f383 8810 	msr	PRIMASK, r3
}
 8009d22:	46c0      	nop			@ (mov r8, r8)
 8009d24:	e047      	b.n	8009db6 <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	689a      	ldr	r2, [r3, #8]
 8009d2a:	2380      	movs	r3, #128	@ 0x80
 8009d2c:	015b      	lsls	r3, r3, #5
 8009d2e:	429a      	cmp	r2, r3
 8009d30:	d107      	bne.n	8009d42 <UART_Start_Receive_IT+0x1b6>
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	691b      	ldr	r3, [r3, #16]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d103      	bne.n	8009d42 <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	4a23      	ldr	r2, [pc, #140]	@ (8009dcc <UART_Start_Receive_IT+0x240>)
 8009d3e:	675a      	str	r2, [r3, #116]	@ 0x74
 8009d40:	e002      	b.n	8009d48 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	4a22      	ldr	r2, [pc, #136]	@ (8009dd0 <UART_Start_Receive_IT+0x244>)
 8009d46:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	691b      	ldr	r3, [r3, #16]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d019      	beq.n	8009d84 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d50:	f3ef 8310 	mrs	r3, PRIMASK
 8009d54:	61fb      	str	r3, [r7, #28]
  return(result);
 8009d56:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009d58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d5a:	2301      	movs	r3, #1
 8009d5c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d5e:	6a3b      	ldr	r3, [r7, #32]
 8009d60:	f383 8810 	msr	PRIMASK, r3
}
 8009d64:	46c0      	nop			@ (mov r8, r8)
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	681a      	ldr	r2, [r3, #0]
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	2190      	movs	r1, #144	@ 0x90
 8009d72:	0049      	lsls	r1, r1, #1
 8009d74:	430a      	orrs	r2, r1
 8009d76:	601a      	str	r2, [r3, #0]
 8009d78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d7e:	f383 8810 	msr	PRIMASK, r3
}
 8009d82:	e018      	b.n	8009db6 <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d84:	f3ef 8310 	mrs	r3, PRIMASK
 8009d88:	613b      	str	r3, [r7, #16]
  return(result);
 8009d8a:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009d8c:	653b      	str	r3, [r7, #80]	@ 0x50
 8009d8e:	2301      	movs	r3, #1
 8009d90:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	f383 8810 	msr	PRIMASK, r3
}
 8009d98:	46c0      	nop			@ (mov r8, r8)
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	681a      	ldr	r2, [r3, #0]
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	2120      	movs	r1, #32
 8009da6:	430a      	orrs	r2, r1
 8009da8:	601a      	str	r2, [r3, #0]
 8009daa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009dac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009dae:	69bb      	ldr	r3, [r7, #24]
 8009db0:	f383 8810 	msr	PRIMASK, r3
}
 8009db4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return HAL_OK;
 8009db6:	2300      	movs	r3, #0
}
 8009db8:	0018      	movs	r0, r3
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	b018      	add	sp, #96	@ 0x60
 8009dbe:	bd80      	pop	{r7, pc}
 8009dc0:	000001ff 	.word	0x000001ff
 8009dc4:	0800a61d 	.word	0x0800a61d
 8009dc8:	0800a2d1 	.word	0x0800a2d1
 8009dcc:	0800a0fd 	.word	0x0800a0fd
 8009dd0:	08009f29 	.word	0x08009f29

08009dd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b08e      	sub	sp, #56	@ 0x38
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ddc:	f3ef 8310 	mrs	r3, PRIMASK
 8009de0:	617b      	str	r3, [r7, #20]
  return(result);
 8009de2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009de4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009de6:	2301      	movs	r3, #1
 8009de8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009dea:	69bb      	ldr	r3, [r7, #24]
 8009dec:	f383 8810 	msr	PRIMASK, r3
}
 8009df0:	46c0      	nop			@ (mov r8, r8)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	681a      	ldr	r2, [r3, #0]
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4926      	ldr	r1, [pc, #152]	@ (8009e98 <UART_EndRxTransfer+0xc4>)
 8009dfe:	400a      	ands	r2, r1
 8009e00:	601a      	str	r2, [r3, #0]
 8009e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e04:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e06:	69fb      	ldr	r3, [r7, #28]
 8009e08:	f383 8810 	msr	PRIMASK, r3
}
 8009e0c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009e0e:	f3ef 8310 	mrs	r3, PRIMASK
 8009e12:	623b      	str	r3, [r7, #32]
  return(result);
 8009e14:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009e16:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e18:	2301      	movs	r3, #1
 8009e1a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e1e:	f383 8810 	msr	PRIMASK, r3
}
 8009e22:	46c0      	nop			@ (mov r8, r8)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	689a      	ldr	r2, [r3, #8]
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	491b      	ldr	r1, [pc, #108]	@ (8009e9c <UART_EndRxTransfer+0xc8>)
 8009e30:	400a      	ands	r2, r1
 8009e32:	609a      	str	r2, [r3, #8]
 8009e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e36:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e3a:	f383 8810 	msr	PRIMASK, r3
}
 8009e3e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e44:	2b01      	cmp	r3, #1
 8009e46:	d118      	bne.n	8009e7a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009e48:	f3ef 8310 	mrs	r3, PRIMASK
 8009e4c:	60bb      	str	r3, [r7, #8]
  return(result);
 8009e4e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e52:	2301      	movs	r3, #1
 8009e54:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	f383 8810 	msr	PRIMASK, r3
}
 8009e5c:	46c0      	nop			@ (mov r8, r8)
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	681a      	ldr	r2, [r3, #0]
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	2110      	movs	r1, #16
 8009e6a:	438a      	bics	r2, r1
 8009e6c:	601a      	str	r2, [r3, #0]
 8009e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e70:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	f383 8810 	msr	PRIMASK, r3
}
 8009e78:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	228c      	movs	r2, #140	@ 0x8c
 8009e7e:	2120      	movs	r1, #32
 8009e80:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2200      	movs	r2, #0
 8009e86:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009e8e:	46c0      	nop			@ (mov r8, r8)
 8009e90:	46bd      	mov	sp, r7
 8009e92:	b00e      	add	sp, #56	@ 0x38
 8009e94:	bd80      	pop	{r7, pc}
 8009e96:	46c0      	nop			@ (mov r8, r8)
 8009e98:	fffffedf 	.word	0xfffffedf
 8009e9c:	effffffe 	.word	0xeffffffe

08009ea0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	225e      	movs	r2, #94	@ 0x5e
 8009eb2:	2100      	movs	r1, #0
 8009eb4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	2256      	movs	r2, #86	@ 0x56
 8009eba:	2100      	movs	r1, #0
 8009ebc:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	0018      	movs	r0, r3
 8009ec2:	f7fa f8fb 	bl	80040bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ec6:	46c0      	nop			@ (mov r8, r8)
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	b004      	add	sp, #16
 8009ecc:	bd80      	pop	{r7, pc}

08009ece <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009ece:	b580      	push	{r7, lr}
 8009ed0:	b086      	sub	sp, #24
 8009ed2:	af00      	add	r7, sp, #0
 8009ed4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ed6:	f3ef 8310 	mrs	r3, PRIMASK
 8009eda:	60bb      	str	r3, [r7, #8]
  return(result);
 8009edc:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ede:	617b      	str	r3, [r7, #20]
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f383 8810 	msr	PRIMASK, r3
}
 8009eea:	46c0      	nop			@ (mov r8, r8)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	681a      	ldr	r2, [r3, #0]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	2140      	movs	r1, #64	@ 0x40
 8009ef8:	438a      	bics	r2, r1
 8009efa:	601a      	str	r2, [r3, #0]
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f00:	693b      	ldr	r3, [r7, #16]
 8009f02:	f383 8810 	msr	PRIMASK, r3
}
 8009f06:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2288      	movs	r2, #136	@ 0x88
 8009f0c:	2120      	movs	r1, #32
 8009f0e:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2200      	movs	r2, #0
 8009f14:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	0018      	movs	r0, r3
 8009f1a:	f7ff f8ff 	bl	800911c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f1e:	46c0      	nop			@ (mov r8, r8)
 8009f20:	46bd      	mov	sp, r7
 8009f22:	b006      	add	sp, #24
 8009f24:	bd80      	pop	{r7, pc}
	...

08009f28 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b094      	sub	sp, #80	@ 0x50
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009f30:	204e      	movs	r0, #78	@ 0x4e
 8009f32:	183b      	adds	r3, r7, r0
 8009f34:	687a      	ldr	r2, [r7, #4]
 8009f36:	2160      	movs	r1, #96	@ 0x60
 8009f38:	5a52      	ldrh	r2, [r2, r1]
 8009f3a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	228c      	movs	r2, #140	@ 0x8c
 8009f40:	589b      	ldr	r3, [r3, r2]
 8009f42:	2b22      	cmp	r3, #34	@ 0x22
 8009f44:	d000      	beq.n	8009f48 <UART_RxISR_8BIT+0x20>
 8009f46:	e0c4      	b.n	800a0d2 <UART_RxISR_8BIT+0x1aa>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009f4e:	214c      	movs	r1, #76	@ 0x4c
 8009f50:	187b      	adds	r3, r7, r1
 8009f52:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009f54:	187b      	adds	r3, r7, r1
 8009f56:	881b      	ldrh	r3, [r3, #0]
 8009f58:	b2da      	uxtb	r2, r3
 8009f5a:	183b      	adds	r3, r7, r0
 8009f5c:	881b      	ldrh	r3, [r3, #0]
 8009f5e:	b2d9      	uxtb	r1, r3
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f64:	400a      	ands	r2, r1
 8009f66:	b2d2      	uxtb	r2, r2
 8009f68:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f6e:	1c5a      	adds	r2, r3, #1
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	225e      	movs	r2, #94	@ 0x5e
 8009f78:	5a9b      	ldrh	r3, [r3, r2]
 8009f7a:	b29b      	uxth	r3, r3
 8009f7c:	3b01      	subs	r3, #1
 8009f7e:	b299      	uxth	r1, r3
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	225e      	movs	r2, #94	@ 0x5e
 8009f84:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	225e      	movs	r2, #94	@ 0x5e
 8009f8a:	5a9b      	ldrh	r3, [r3, r2]
 8009f8c:	b29b      	uxth	r3, r3
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d000      	beq.n	8009f94 <UART_RxISR_8BIT+0x6c>
 8009f92:	e0a6      	b.n	800a0e2 <UART_RxISR_8BIT+0x1ba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f94:	f3ef 8310 	mrs	r3, PRIMASK
 8009f98:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009f9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fa4:	f383 8810 	msr	PRIMASK, r3
}
 8009fa8:	46c0      	nop			@ (mov r8, r8)
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	681a      	ldr	r2, [r3, #0]
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	494d      	ldr	r1, [pc, #308]	@ (800a0ec <UART_RxISR_8BIT+0x1c4>)
 8009fb6:	400a      	ands	r2, r1
 8009fb8:	601a      	str	r2, [r3, #0]
 8009fba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fc0:	f383 8810 	msr	PRIMASK, r3
}
 8009fc4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009fc6:	f3ef 8310 	mrs	r3, PRIMASK
 8009fca:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8009fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fce:	647b      	str	r3, [r7, #68]	@ 0x44
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fd6:	f383 8810 	msr	PRIMASK, r3
}
 8009fda:	46c0      	nop			@ (mov r8, r8)
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	689a      	ldr	r2, [r3, #8]
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	2101      	movs	r1, #1
 8009fe8:	438a      	bics	r2, r1
 8009fea:	609a      	str	r2, [r3, #8]
 8009fec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009fee:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ff2:	f383 8810 	msr	PRIMASK, r3
}
 8009ff6:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	228c      	movs	r2, #140	@ 0x8c
 8009ffc:	2120      	movs	r1, #32
 8009ffe:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2200      	movs	r2, #0
 800a004:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2200      	movs	r2, #0
 800a00a:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	4a37      	ldr	r2, [pc, #220]	@ (800a0f0 <UART_RxISR_8BIT+0x1c8>)
 800a012:	4293      	cmp	r3, r2
 800a014:	d024      	beq.n	800a060 <UART_RxISR_8BIT+0x138>
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	4a36      	ldr	r2, [pc, #216]	@ (800a0f4 <UART_RxISR_8BIT+0x1cc>)
 800a01c:	4293      	cmp	r3, r2
 800a01e:	d01f      	beq.n	800a060 <UART_RxISR_8BIT+0x138>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	685a      	ldr	r2, [r3, #4]
 800a026:	2380      	movs	r3, #128	@ 0x80
 800a028:	041b      	lsls	r3, r3, #16
 800a02a:	4013      	ands	r3, r2
 800a02c:	d018      	beq.n	800a060 <UART_RxISR_8BIT+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a02e:	f3ef 8310 	mrs	r3, PRIMASK
 800a032:	61bb      	str	r3, [r7, #24]
  return(result);
 800a034:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a036:	643b      	str	r3, [r7, #64]	@ 0x40
 800a038:	2301      	movs	r3, #1
 800a03a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a03c:	69fb      	ldr	r3, [r7, #28]
 800a03e:	f383 8810 	msr	PRIMASK, r3
}
 800a042:	46c0      	nop			@ (mov r8, r8)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	681a      	ldr	r2, [r3, #0]
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	492a      	ldr	r1, [pc, #168]	@ (800a0f8 <UART_RxISR_8BIT+0x1d0>)
 800a050:	400a      	ands	r2, r1
 800a052:	601a      	str	r2, [r3, #0]
 800a054:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a056:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a058:	6a3b      	ldr	r3, [r7, #32]
 800a05a:	f383 8810 	msr	PRIMASK, r3
}
 800a05e:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a064:	2b01      	cmp	r3, #1
 800a066:	d12f      	bne.n	800a0c8 <UART_RxISR_8BIT+0x1a0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2200      	movs	r2, #0
 800a06c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a06e:	f3ef 8310 	mrs	r3, PRIMASK
 800a072:	60fb      	str	r3, [r7, #12]
  return(result);
 800a074:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a076:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a078:	2301      	movs	r3, #1
 800a07a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a07c:	693b      	ldr	r3, [r7, #16]
 800a07e:	f383 8810 	msr	PRIMASK, r3
}
 800a082:	46c0      	nop			@ (mov r8, r8)
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	681a      	ldr	r2, [r3, #0]
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	2110      	movs	r1, #16
 800a090:	438a      	bics	r2, r1
 800a092:	601a      	str	r2, [r3, #0]
 800a094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a096:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a098:	697b      	ldr	r3, [r7, #20]
 800a09a:	f383 8810 	msr	PRIMASK, r3
}
 800a09e:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	69db      	ldr	r3, [r3, #28]
 800a0a6:	2210      	movs	r2, #16
 800a0a8:	4013      	ands	r3, r2
 800a0aa:	2b10      	cmp	r3, #16
 800a0ac:	d103      	bne.n	800a0b6 <UART_RxISR_8BIT+0x18e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	2210      	movs	r2, #16
 800a0b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	225c      	movs	r2, #92	@ 0x5c
 800a0ba:	5a9a      	ldrh	r2, [r3, r2]
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	0011      	movs	r1, r2
 800a0c0:	0018      	movs	r0, r3
 800a0c2:	f7ff f833 	bl	800912c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a0c6:	e00c      	b.n	800a0e2 <UART_RxISR_8BIT+0x1ba>
        HAL_UART_RxCpltCallback(huart);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	0018      	movs	r0, r3
 800a0cc:	f7f9 ff66 	bl	8003f9c <HAL_UART_RxCpltCallback>
}
 800a0d0:	e007      	b.n	800a0e2 <UART_RxISR_8BIT+0x1ba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	699a      	ldr	r2, [r3, #24]
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	2108      	movs	r1, #8
 800a0de:	430a      	orrs	r2, r1
 800a0e0:	619a      	str	r2, [r3, #24]
}
 800a0e2:	46c0      	nop			@ (mov r8, r8)
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	b014      	add	sp, #80	@ 0x50
 800a0e8:	bd80      	pop	{r7, pc}
 800a0ea:	46c0      	nop			@ (mov r8, r8)
 800a0ec:	fffffedf 	.word	0xfffffedf
 800a0f0:	40008000 	.word	0x40008000
 800a0f4:	40008400 	.word	0x40008400
 800a0f8:	fbffffff 	.word	0xfbffffff

0800a0fc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b094      	sub	sp, #80	@ 0x50
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a104:	204e      	movs	r0, #78	@ 0x4e
 800a106:	183b      	adds	r3, r7, r0
 800a108:	687a      	ldr	r2, [r7, #4]
 800a10a:	2160      	movs	r1, #96	@ 0x60
 800a10c:	5a52      	ldrh	r2, [r2, r1]
 800a10e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	228c      	movs	r2, #140	@ 0x8c
 800a114:	589b      	ldr	r3, [r3, r2]
 800a116:	2b22      	cmp	r3, #34	@ 0x22
 800a118:	d000      	beq.n	800a11c <UART_RxISR_16BIT+0x20>
 800a11a:	e0c4      	b.n	800a2a6 <UART_RxISR_16BIT+0x1aa>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a122:	214c      	movs	r1, #76	@ 0x4c
 800a124:	187b      	adds	r3, r7, r1
 800a126:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a12c:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 800a12e:	187b      	adds	r3, r7, r1
 800a130:	183a      	adds	r2, r7, r0
 800a132:	881b      	ldrh	r3, [r3, #0]
 800a134:	8812      	ldrh	r2, [r2, #0]
 800a136:	4013      	ands	r3, r2
 800a138:	b29a      	uxth	r2, r3
 800a13a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a13c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a142:	1c9a      	adds	r2, r3, #2
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	225e      	movs	r2, #94	@ 0x5e
 800a14c:	5a9b      	ldrh	r3, [r3, r2]
 800a14e:	b29b      	uxth	r3, r3
 800a150:	3b01      	subs	r3, #1
 800a152:	b299      	uxth	r1, r3
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	225e      	movs	r2, #94	@ 0x5e
 800a158:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	225e      	movs	r2, #94	@ 0x5e
 800a15e:	5a9b      	ldrh	r3, [r3, r2]
 800a160:	b29b      	uxth	r3, r3
 800a162:	2b00      	cmp	r3, #0
 800a164:	d000      	beq.n	800a168 <UART_RxISR_16BIT+0x6c>
 800a166:	e0a6      	b.n	800a2b6 <UART_RxISR_16BIT+0x1ba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a168:	f3ef 8310 	mrs	r3, PRIMASK
 800a16c:	623b      	str	r3, [r7, #32]
  return(result);
 800a16e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a170:	647b      	str	r3, [r7, #68]	@ 0x44
 800a172:	2301      	movs	r3, #1
 800a174:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a178:	f383 8810 	msr	PRIMASK, r3
}
 800a17c:	46c0      	nop			@ (mov r8, r8)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	681a      	ldr	r2, [r3, #0]
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	494d      	ldr	r1, [pc, #308]	@ (800a2c0 <UART_RxISR_16BIT+0x1c4>)
 800a18a:	400a      	ands	r2, r1
 800a18c:	601a      	str	r2, [r3, #0]
 800a18e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a190:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a194:	f383 8810 	msr	PRIMASK, r3
}
 800a198:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a19a:	f3ef 8310 	mrs	r3, PRIMASK
 800a19e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800a1a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1a2:	643b      	str	r3, [r7, #64]	@ 0x40
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1aa:	f383 8810 	msr	PRIMASK, r3
}
 800a1ae:	46c0      	nop			@ (mov r8, r8)
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	689a      	ldr	r2, [r3, #8]
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	2101      	movs	r1, #1
 800a1bc:	438a      	bics	r2, r1
 800a1be:	609a      	str	r2, [r3, #8]
 800a1c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1c2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1c6:	f383 8810 	msr	PRIMASK, r3
}
 800a1ca:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	228c      	movs	r2, #140	@ 0x8c
 800a1d0:	2120      	movs	r1, #32
 800a1d2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2200      	movs	r2, #0
 800a1de:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	4a37      	ldr	r2, [pc, #220]	@ (800a2c4 <UART_RxISR_16BIT+0x1c8>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d024      	beq.n	800a234 <UART_RxISR_16BIT+0x138>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	4a36      	ldr	r2, [pc, #216]	@ (800a2c8 <UART_RxISR_16BIT+0x1cc>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d01f      	beq.n	800a234 <UART_RxISR_16BIT+0x138>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	685a      	ldr	r2, [r3, #4]
 800a1fa:	2380      	movs	r3, #128	@ 0x80
 800a1fc:	041b      	lsls	r3, r3, #16
 800a1fe:	4013      	ands	r3, r2
 800a200:	d018      	beq.n	800a234 <UART_RxISR_16BIT+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a202:	f3ef 8310 	mrs	r3, PRIMASK
 800a206:	617b      	str	r3, [r7, #20]
  return(result);
 800a208:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a20a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a20c:	2301      	movs	r3, #1
 800a20e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a210:	69bb      	ldr	r3, [r7, #24]
 800a212:	f383 8810 	msr	PRIMASK, r3
}
 800a216:	46c0      	nop			@ (mov r8, r8)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	681a      	ldr	r2, [r3, #0]
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	492a      	ldr	r1, [pc, #168]	@ (800a2cc <UART_RxISR_16BIT+0x1d0>)
 800a224:	400a      	ands	r2, r1
 800a226:	601a      	str	r2, [r3, #0]
 800a228:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a22a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a22c:	69fb      	ldr	r3, [r7, #28]
 800a22e:	f383 8810 	msr	PRIMASK, r3
}
 800a232:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a238:	2b01      	cmp	r3, #1
 800a23a:	d12f      	bne.n	800a29c <UART_RxISR_16BIT+0x1a0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2200      	movs	r2, #0
 800a240:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a242:	f3ef 8310 	mrs	r3, PRIMASK
 800a246:	60bb      	str	r3, [r7, #8]
  return(result);
 800a248:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a24a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a24c:	2301      	movs	r3, #1
 800a24e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	f383 8810 	msr	PRIMASK, r3
}
 800a256:	46c0      	nop			@ (mov r8, r8)
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	681a      	ldr	r2, [r3, #0]
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	2110      	movs	r1, #16
 800a264:	438a      	bics	r2, r1
 800a266:	601a      	str	r2, [r3, #0]
 800a268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a26a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a26c:	693b      	ldr	r3, [r7, #16]
 800a26e:	f383 8810 	msr	PRIMASK, r3
}
 800a272:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	69db      	ldr	r3, [r3, #28]
 800a27a:	2210      	movs	r2, #16
 800a27c:	4013      	ands	r3, r2
 800a27e:	2b10      	cmp	r3, #16
 800a280:	d103      	bne.n	800a28a <UART_RxISR_16BIT+0x18e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	2210      	movs	r2, #16
 800a288:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	225c      	movs	r2, #92	@ 0x5c
 800a28e:	5a9a      	ldrh	r2, [r3, r2]
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	0011      	movs	r1, r2
 800a294:	0018      	movs	r0, r3
 800a296:	f7fe ff49 	bl	800912c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a29a:	e00c      	b.n	800a2b6 <UART_RxISR_16BIT+0x1ba>
        HAL_UART_RxCpltCallback(huart);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	0018      	movs	r0, r3
 800a2a0:	f7f9 fe7c 	bl	8003f9c <HAL_UART_RxCpltCallback>
}
 800a2a4:	e007      	b.n	800a2b6 <UART_RxISR_16BIT+0x1ba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	699a      	ldr	r2, [r3, #24]
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	2108      	movs	r1, #8
 800a2b2:	430a      	orrs	r2, r1
 800a2b4:	619a      	str	r2, [r3, #24]
}
 800a2b6:	46c0      	nop			@ (mov r8, r8)
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	b014      	add	sp, #80	@ 0x50
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	46c0      	nop			@ (mov r8, r8)
 800a2c0:	fffffedf 	.word	0xfffffedf
 800a2c4:	40008000 	.word	0x40008000
 800a2c8:	40008400 	.word	0x40008400
 800a2cc:	fbffffff 	.word	0xfbffffff

0800a2d0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b0a0      	sub	sp, #128	@ 0x80
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800a2d8:	237a      	movs	r3, #122	@ 0x7a
 800a2da:	18fb      	adds	r3, r7, r3
 800a2dc:	687a      	ldr	r2, [r7, #4]
 800a2de:	2160      	movs	r1, #96	@ 0x60
 800a2e0:	5a52      	ldrh	r2, [r2, r1]
 800a2e2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	69db      	ldr	r3, [r3, #28]
 800a2ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	677b      	str	r3, [r7, #116]	@ 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	689b      	ldr	r3, [r3, #8]
 800a2fa:	673b      	str	r3, [r7, #112]	@ 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	228c      	movs	r2, #140	@ 0x8c
 800a300:	589b      	ldr	r3, [r3, r2]
 800a302:	2b22      	cmp	r3, #34	@ 0x22
 800a304:	d000      	beq.n	800a308 <UART_RxISR_8BIT_FIFOEN+0x38>
 800a306:	e16f      	b.n	800a5e8 <UART_RxISR_8BIT_FIFOEN+0x318>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a308:	236e      	movs	r3, #110	@ 0x6e
 800a30a:	18fb      	adds	r3, r7, r3
 800a30c:	687a      	ldr	r2, [r7, #4]
 800a30e:	2168      	movs	r1, #104	@ 0x68
 800a310:	5a52      	ldrh	r2, [r2, r1]
 800a312:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a314:	e116      	b.n	800a544 <UART_RxISR_8BIT_FIFOEN+0x274>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a31c:	216c      	movs	r1, #108	@ 0x6c
 800a31e:	187b      	adds	r3, r7, r1
 800a320:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a322:	187b      	adds	r3, r7, r1
 800a324:	881b      	ldrh	r3, [r3, #0]
 800a326:	b2da      	uxtb	r2, r3
 800a328:	237a      	movs	r3, #122	@ 0x7a
 800a32a:	18fb      	adds	r3, r7, r3
 800a32c:	881b      	ldrh	r3, [r3, #0]
 800a32e:	b2d9      	uxtb	r1, r3
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a334:	400a      	ands	r2, r1
 800a336:	b2d2      	uxtb	r2, r2
 800a338:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a33e:	1c5a      	adds	r2, r3, #1
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	225e      	movs	r2, #94	@ 0x5e
 800a348:	5a9b      	ldrh	r3, [r3, r2]
 800a34a:	b29b      	uxth	r3, r3
 800a34c:	3b01      	subs	r3, #1
 800a34e:	b299      	uxth	r1, r3
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	225e      	movs	r2, #94	@ 0x5e
 800a354:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	69db      	ldr	r3, [r3, #28]
 800a35c:	67fb      	str	r3, [r7, #124]	@ 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a35e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a360:	2207      	movs	r2, #7
 800a362:	4013      	ands	r3, r2
 800a364:	d049      	beq.n	800a3fa <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a366:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a368:	2201      	movs	r2, #1
 800a36a:	4013      	ands	r3, r2
 800a36c:	d010      	beq.n	800a390 <UART_RxISR_8BIT_FIFOEN+0xc0>
 800a36e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a370:	2380      	movs	r3, #128	@ 0x80
 800a372:	005b      	lsls	r3, r3, #1
 800a374:	4013      	ands	r3, r2
 800a376:	d00b      	beq.n	800a390 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	2201      	movs	r2, #1
 800a37e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2290      	movs	r2, #144	@ 0x90
 800a384:	589b      	ldr	r3, [r3, r2]
 800a386:	2201      	movs	r2, #1
 800a388:	431a      	orrs	r2, r3
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2190      	movs	r1, #144	@ 0x90
 800a38e:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a390:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a392:	2202      	movs	r2, #2
 800a394:	4013      	ands	r3, r2
 800a396:	d00f      	beq.n	800a3b8 <UART_RxISR_8BIT_FIFOEN+0xe8>
 800a398:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a39a:	2201      	movs	r2, #1
 800a39c:	4013      	ands	r3, r2
 800a39e:	d00b      	beq.n	800a3b8 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	2202      	movs	r2, #2
 800a3a6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2290      	movs	r2, #144	@ 0x90
 800a3ac:	589b      	ldr	r3, [r3, r2]
 800a3ae:	2204      	movs	r2, #4
 800a3b0:	431a      	orrs	r2, r3
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2190      	movs	r1, #144	@ 0x90
 800a3b6:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a3ba:	2204      	movs	r2, #4
 800a3bc:	4013      	ands	r3, r2
 800a3be:	d00f      	beq.n	800a3e0 <UART_RxISR_8BIT_FIFOEN+0x110>
 800a3c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a3c2:	2201      	movs	r2, #1
 800a3c4:	4013      	ands	r3, r2
 800a3c6:	d00b      	beq.n	800a3e0 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	2204      	movs	r2, #4
 800a3ce:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2290      	movs	r2, #144	@ 0x90
 800a3d4:	589b      	ldr	r3, [r3, r2]
 800a3d6:	2202      	movs	r2, #2
 800a3d8:	431a      	orrs	r2, r3
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2190      	movs	r1, #144	@ 0x90
 800a3de:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2290      	movs	r2, #144	@ 0x90
 800a3e4:	589b      	ldr	r3, [r3, r2]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d007      	beq.n	800a3fa <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	0018      	movs	r0, r3
 800a3ee:	f7f9 fe65 	bl	80040bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2290      	movs	r2, #144	@ 0x90
 800a3f6:	2100      	movs	r1, #0
 800a3f8:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	225e      	movs	r2, #94	@ 0x5e
 800a3fe:	5a9b      	ldrh	r3, [r3, r2]
 800a400:	b29b      	uxth	r3, r3
 800a402:	2b00      	cmp	r3, #0
 800a404:	d000      	beq.n	800a408 <UART_RxISR_8BIT_FIFOEN+0x138>
 800a406:	e09d      	b.n	800a544 <UART_RxISR_8BIT_FIFOEN+0x274>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a408:	f3ef 8310 	mrs	r3, PRIMASK
 800a40c:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 800a40e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a410:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a412:	2301      	movs	r3, #1
 800a414:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a416:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a418:	f383 8810 	msr	PRIMASK, r3
}
 800a41c:	46c0      	nop			@ (mov r8, r8)
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	681a      	ldr	r2, [r3, #0]
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	4975      	ldr	r1, [pc, #468]	@ (800a600 <UART_RxISR_8BIT_FIFOEN+0x330>)
 800a42a:	400a      	ands	r2, r1
 800a42c:	601a      	str	r2, [r3, #0]
 800a42e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a430:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a432:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a434:	f383 8810 	msr	PRIMASK, r3
}
 800a438:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a43a:	f3ef 8310 	mrs	r3, PRIMASK
 800a43e:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 800a440:	6c7b      	ldr	r3, [r7, #68]	@ 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a442:	667b      	str	r3, [r7, #100]	@ 0x64
 800a444:	2301      	movs	r3, #1
 800a446:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a448:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a44a:	f383 8810 	msr	PRIMASK, r3
}
 800a44e:	46c0      	nop			@ (mov r8, r8)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	689a      	ldr	r2, [r3, #8]
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	496a      	ldr	r1, [pc, #424]	@ (800a604 <UART_RxISR_8BIT_FIFOEN+0x334>)
 800a45c:	400a      	ands	r2, r1
 800a45e:	609a      	str	r2, [r3, #8]
 800a460:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a462:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a464:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a466:	f383 8810 	msr	PRIMASK, r3
}
 800a46a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	228c      	movs	r2, #140	@ 0x8c
 800a470:	2120      	movs	r1, #32
 800a472:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2200      	movs	r2, #0
 800a478:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	2200      	movs	r2, #0
 800a47e:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	4a60      	ldr	r2, [pc, #384]	@ (800a608 <UART_RxISR_8BIT_FIFOEN+0x338>)
 800a486:	4293      	cmp	r3, r2
 800a488:	d024      	beq.n	800a4d4 <UART_RxISR_8BIT_FIFOEN+0x204>
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	4a5f      	ldr	r2, [pc, #380]	@ (800a60c <UART_RxISR_8BIT_FIFOEN+0x33c>)
 800a490:	4293      	cmp	r3, r2
 800a492:	d01f      	beq.n	800a4d4 <UART_RxISR_8BIT_FIFOEN+0x204>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	685a      	ldr	r2, [r3, #4]
 800a49a:	2380      	movs	r3, #128	@ 0x80
 800a49c:	041b      	lsls	r3, r3, #16
 800a49e:	4013      	ands	r3, r2
 800a4a0:	d018      	beq.n	800a4d4 <UART_RxISR_8BIT_FIFOEN+0x204>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4a2:	f3ef 8310 	mrs	r3, PRIMASK
 800a4a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800a4a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a4aa:	663b      	str	r3, [r7, #96]	@ 0x60
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4b2:	f383 8810 	msr	PRIMASK, r3
}
 800a4b6:	46c0      	nop			@ (mov r8, r8)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	681a      	ldr	r2, [r3, #0]
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	4953      	ldr	r1, [pc, #332]	@ (800a610 <UART_RxISR_8BIT_FIFOEN+0x340>)
 800a4c4:	400a      	ands	r2, r1
 800a4c6:	601a      	str	r2, [r3, #0]
 800a4c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a4ca:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4ce:	f383 8810 	msr	PRIMASK, r3
}
 800a4d2:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a4d8:	2b01      	cmp	r3, #1
 800a4da:	d12f      	bne.n	800a53c <UART_RxISR_8BIT_FIFOEN+0x26c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4e2:	f3ef 8310 	mrs	r3, PRIMASK
 800a4e6:	623b      	str	r3, [r7, #32]
  return(result);
 800a4e8:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4f2:	f383 8810 	msr	PRIMASK, r3
}
 800a4f6:	46c0      	nop			@ (mov r8, r8)
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	681a      	ldr	r2, [r3, #0]
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	2110      	movs	r1, #16
 800a504:	438a      	bics	r2, r1
 800a506:	601a      	str	r2, [r3, #0]
 800a508:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a50a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a50c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a50e:	f383 8810 	msr	PRIMASK, r3
}
 800a512:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	69db      	ldr	r3, [r3, #28]
 800a51a:	2210      	movs	r2, #16
 800a51c:	4013      	ands	r3, r2
 800a51e:	2b10      	cmp	r3, #16
 800a520:	d103      	bne.n	800a52a <UART_RxISR_8BIT_FIFOEN+0x25a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	2210      	movs	r2, #16
 800a528:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	225c      	movs	r2, #92	@ 0x5c
 800a52e:	5a9a      	ldrh	r2, [r3, r2]
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	0011      	movs	r1, r2
 800a534:	0018      	movs	r0, r3
 800a536:	f7fe fdf9 	bl	800912c <HAL_UARTEx_RxEventCallback>
 800a53a:	e003      	b.n	800a544 <UART_RxISR_8BIT_FIFOEN+0x274>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	0018      	movs	r0, r3
 800a540:	f7f9 fd2c 	bl	8003f9c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a544:	236e      	movs	r3, #110	@ 0x6e
 800a546:	18fb      	adds	r3, r7, r3
 800a548:	881b      	ldrh	r3, [r3, #0]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d004      	beq.n	800a558 <UART_RxISR_8BIT_FIFOEN+0x288>
 800a54e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a550:	2220      	movs	r2, #32
 800a552:	4013      	ands	r3, r2
 800a554:	d000      	beq.n	800a558 <UART_RxISR_8BIT_FIFOEN+0x288>
 800a556:	e6de      	b.n	800a316 <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a558:	205a      	movs	r0, #90	@ 0x5a
 800a55a:	183b      	adds	r3, r7, r0
 800a55c:	687a      	ldr	r2, [r7, #4]
 800a55e:	215e      	movs	r1, #94	@ 0x5e
 800a560:	5a52      	ldrh	r2, [r2, r1]
 800a562:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a564:	0001      	movs	r1, r0
 800a566:	187b      	adds	r3, r7, r1
 800a568:	881b      	ldrh	r3, [r3, #0]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d044      	beq.n	800a5f8 <UART_RxISR_8BIT_FIFOEN+0x328>
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2268      	movs	r2, #104	@ 0x68
 800a572:	5a9b      	ldrh	r3, [r3, r2]
 800a574:	187a      	adds	r2, r7, r1
 800a576:	8812      	ldrh	r2, [r2, #0]
 800a578:	429a      	cmp	r2, r3
 800a57a:	d23d      	bcs.n	800a5f8 <UART_RxISR_8BIT_FIFOEN+0x328>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a57c:	f3ef 8310 	mrs	r3, PRIMASK
 800a580:	60bb      	str	r3, [r7, #8]
  return(result);
 800a582:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a584:	657b      	str	r3, [r7, #84]	@ 0x54
 800a586:	2301      	movs	r3, #1
 800a588:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	f383 8810 	msr	PRIMASK, r3
}
 800a590:	46c0      	nop			@ (mov r8, r8)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	689a      	ldr	r2, [r3, #8]
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	491d      	ldr	r1, [pc, #116]	@ (800a614 <UART_RxISR_8BIT_FIFOEN+0x344>)
 800a59e:	400a      	ands	r2, r1
 800a5a0:	609a      	str	r2, [r3, #8]
 800a5a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a5a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5a6:	693b      	ldr	r3, [r7, #16]
 800a5a8:	f383 8810 	msr	PRIMASK, r3
}
 800a5ac:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	4a19      	ldr	r2, [pc, #100]	@ (800a618 <UART_RxISR_8BIT_FIFOEN+0x348>)
 800a5b2:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a5b4:	f3ef 8310 	mrs	r3, PRIMASK
 800a5b8:	617b      	str	r3, [r7, #20]
  return(result);
 800a5ba:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a5bc:	653b      	str	r3, [r7, #80]	@ 0x50
 800a5be:	2301      	movs	r3, #1
 800a5c0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5c2:	69bb      	ldr	r3, [r7, #24]
 800a5c4:	f383 8810 	msr	PRIMASK, r3
}
 800a5c8:	46c0      	nop			@ (mov r8, r8)
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	681a      	ldr	r2, [r3, #0]
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	2120      	movs	r1, #32
 800a5d6:	430a      	orrs	r2, r1
 800a5d8:	601a      	str	r2, [r3, #0]
 800a5da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5de:	69fb      	ldr	r3, [r7, #28]
 800a5e0:	f383 8810 	msr	PRIMASK, r3
}
 800a5e4:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a5e6:	e007      	b.n	800a5f8 <UART_RxISR_8BIT_FIFOEN+0x328>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	699a      	ldr	r2, [r3, #24]
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	2108      	movs	r1, #8
 800a5f4:	430a      	orrs	r2, r1
 800a5f6:	619a      	str	r2, [r3, #24]
}
 800a5f8:	46c0      	nop			@ (mov r8, r8)
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	b020      	add	sp, #128	@ 0x80
 800a5fe:	bd80      	pop	{r7, pc}
 800a600:	fffffeff 	.word	0xfffffeff
 800a604:	effffffe 	.word	0xeffffffe
 800a608:	40008000 	.word	0x40008000
 800a60c:	40008400 	.word	0x40008400
 800a610:	fbffffff 	.word	0xfbffffff
 800a614:	efffffff 	.word	0xefffffff
 800a618:	08009f29 	.word	0x08009f29

0800a61c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	b0a2      	sub	sp, #136	@ 0x88
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a624:	2382      	movs	r3, #130	@ 0x82
 800a626:	18fb      	adds	r3, r7, r3
 800a628:	687a      	ldr	r2, [r7, #4]
 800a62a:	2160      	movs	r1, #96	@ 0x60
 800a62c:	5a52      	ldrh	r2, [r2, r1]
 800a62e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	69db      	ldr	r3, [r3, #28]
 800a636:	2284      	movs	r2, #132	@ 0x84
 800a638:	18ba      	adds	r2, r7, r2
 800a63a:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	689b      	ldr	r3, [r3, #8]
 800a64a:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	228c      	movs	r2, #140	@ 0x8c
 800a650:	589b      	ldr	r3, [r3, r2]
 800a652:	2b22      	cmp	r3, #34	@ 0x22
 800a654:	d000      	beq.n	800a658 <UART_RxISR_16BIT_FIFOEN+0x3c>
 800a656:	e179      	b.n	800a94c <UART_RxISR_16BIT_FIFOEN+0x330>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a658:	2376      	movs	r3, #118	@ 0x76
 800a65a:	18fb      	adds	r3, r7, r3
 800a65c:	687a      	ldr	r2, [r7, #4]
 800a65e:	2168      	movs	r1, #104	@ 0x68
 800a660:	5a52      	ldrh	r2, [r2, r1]
 800a662:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a664:	e11e      	b.n	800a8a4 <UART_RxISR_16BIT_FIFOEN+0x288>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a66c:	2174      	movs	r1, #116	@ 0x74
 800a66e:	187b      	adds	r3, r7, r1
 800a670:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a676:	673b      	str	r3, [r7, #112]	@ 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 800a678:	187b      	adds	r3, r7, r1
 800a67a:	2282      	movs	r2, #130	@ 0x82
 800a67c:	18ba      	adds	r2, r7, r2
 800a67e:	881b      	ldrh	r3, [r3, #0]
 800a680:	8812      	ldrh	r2, [r2, #0]
 800a682:	4013      	ands	r3, r2
 800a684:	b29a      	uxth	r2, r3
 800a686:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a688:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a68e:	1c9a      	adds	r2, r3, #2
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	225e      	movs	r2, #94	@ 0x5e
 800a698:	5a9b      	ldrh	r3, [r3, r2]
 800a69a:	b29b      	uxth	r3, r3
 800a69c:	3b01      	subs	r3, #1
 800a69e:	b299      	uxth	r1, r3
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	225e      	movs	r2, #94	@ 0x5e
 800a6a4:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	69db      	ldr	r3, [r3, #28]
 800a6ac:	2184      	movs	r1, #132	@ 0x84
 800a6ae:	187a      	adds	r2, r7, r1
 800a6b0:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a6b2:	187b      	adds	r3, r7, r1
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	2207      	movs	r2, #7
 800a6b8:	4013      	ands	r3, r2
 800a6ba:	d04e      	beq.n	800a75a <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a6bc:	187b      	adds	r3, r7, r1
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	2201      	movs	r2, #1
 800a6c2:	4013      	ands	r3, r2
 800a6c4:	d010      	beq.n	800a6e8 <UART_RxISR_16BIT_FIFOEN+0xcc>
 800a6c6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a6c8:	2380      	movs	r3, #128	@ 0x80
 800a6ca:	005b      	lsls	r3, r3, #1
 800a6cc:	4013      	ands	r3, r2
 800a6ce:	d00b      	beq.n	800a6e8 <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	2201      	movs	r2, #1
 800a6d6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2290      	movs	r2, #144	@ 0x90
 800a6dc:	589b      	ldr	r3, [r3, r2]
 800a6de:	2201      	movs	r2, #1
 800a6e0:	431a      	orrs	r2, r3
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	2190      	movs	r1, #144	@ 0x90
 800a6e6:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a6e8:	2384      	movs	r3, #132	@ 0x84
 800a6ea:	18fb      	adds	r3, r7, r3
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	2202      	movs	r2, #2
 800a6f0:	4013      	ands	r3, r2
 800a6f2:	d00f      	beq.n	800a714 <UART_RxISR_16BIT_FIFOEN+0xf8>
 800a6f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	4013      	ands	r3, r2
 800a6fa:	d00b      	beq.n	800a714 <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	2202      	movs	r2, #2
 800a702:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2290      	movs	r2, #144	@ 0x90
 800a708:	589b      	ldr	r3, [r3, r2]
 800a70a:	2204      	movs	r2, #4
 800a70c:	431a      	orrs	r2, r3
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	2190      	movs	r1, #144	@ 0x90
 800a712:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a714:	2384      	movs	r3, #132	@ 0x84
 800a716:	18fb      	adds	r3, r7, r3
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	2204      	movs	r2, #4
 800a71c:	4013      	ands	r3, r2
 800a71e:	d00f      	beq.n	800a740 <UART_RxISR_16BIT_FIFOEN+0x124>
 800a720:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a722:	2201      	movs	r2, #1
 800a724:	4013      	ands	r3, r2
 800a726:	d00b      	beq.n	800a740 <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	2204      	movs	r2, #4
 800a72e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2290      	movs	r2, #144	@ 0x90
 800a734:	589b      	ldr	r3, [r3, r2]
 800a736:	2202      	movs	r2, #2
 800a738:	431a      	orrs	r2, r3
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	2190      	movs	r1, #144	@ 0x90
 800a73e:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2290      	movs	r2, #144	@ 0x90
 800a744:	589b      	ldr	r3, [r3, r2]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d007      	beq.n	800a75a <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	0018      	movs	r0, r3
 800a74e:	f7f9 fcb5 	bl	80040bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2290      	movs	r2, #144	@ 0x90
 800a756:	2100      	movs	r1, #0
 800a758:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	225e      	movs	r2, #94	@ 0x5e
 800a75e:	5a9b      	ldrh	r3, [r3, r2]
 800a760:	b29b      	uxth	r3, r3
 800a762:	2b00      	cmp	r3, #0
 800a764:	d000      	beq.n	800a768 <UART_RxISR_16BIT_FIFOEN+0x14c>
 800a766:	e09d      	b.n	800a8a4 <UART_RxISR_16BIT_FIFOEN+0x288>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a768:	f3ef 8310 	mrs	r3, PRIMASK
 800a76c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800a76e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a770:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a772:	2301      	movs	r3, #1
 800a774:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a776:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a778:	f383 8810 	msr	PRIMASK, r3
}
 800a77c:	46c0      	nop			@ (mov r8, r8)
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	681a      	ldr	r2, [r3, #0]
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4976      	ldr	r1, [pc, #472]	@ (800a964 <UART_RxISR_16BIT_FIFOEN+0x348>)
 800a78a:	400a      	ands	r2, r1
 800a78c:	601a      	str	r2, [r3, #0]
 800a78e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a790:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a792:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a794:	f383 8810 	msr	PRIMASK, r3
}
 800a798:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a79a:	f3ef 8310 	mrs	r3, PRIMASK
 800a79e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800a7a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a7a2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a7a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7aa:	f383 8810 	msr	PRIMASK, r3
}
 800a7ae:	46c0      	nop			@ (mov r8, r8)
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	689a      	ldr	r2, [r3, #8]
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	496b      	ldr	r1, [pc, #428]	@ (800a968 <UART_RxISR_16BIT_FIFOEN+0x34c>)
 800a7bc:	400a      	ands	r2, r1
 800a7be:	609a      	str	r2, [r3, #8]
 800a7c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a7c2:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a7c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a7c6:	f383 8810 	msr	PRIMASK, r3
}
 800a7ca:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	228c      	movs	r2, #140	@ 0x8c
 800a7d0:	2120      	movs	r1, #32
 800a7d2:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2200      	movs	r2, #0
 800a7de:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	4a61      	ldr	r2, [pc, #388]	@ (800a96c <UART_RxISR_16BIT_FIFOEN+0x350>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d024      	beq.n	800a834 <UART_RxISR_16BIT_FIFOEN+0x218>
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	4a60      	ldr	r2, [pc, #384]	@ (800a970 <UART_RxISR_16BIT_FIFOEN+0x354>)
 800a7f0:	4293      	cmp	r3, r2
 800a7f2:	d01f      	beq.n	800a834 <UART_RxISR_16BIT_FIFOEN+0x218>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	685a      	ldr	r2, [r3, #4]
 800a7fa:	2380      	movs	r3, #128	@ 0x80
 800a7fc:	041b      	lsls	r3, r3, #16
 800a7fe:	4013      	ands	r3, r2
 800a800:	d018      	beq.n	800a834 <UART_RxISR_16BIT_FIFOEN+0x218>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a802:	f3ef 8310 	mrs	r3, PRIMASK
 800a806:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800a808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a80a:	667b      	str	r3, [r7, #100]	@ 0x64
 800a80c:	2301      	movs	r3, #1
 800a80e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a812:	f383 8810 	msr	PRIMASK, r3
}
 800a816:	46c0      	nop			@ (mov r8, r8)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	681a      	ldr	r2, [r3, #0]
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	4954      	ldr	r1, [pc, #336]	@ (800a974 <UART_RxISR_16BIT_FIFOEN+0x358>)
 800a824:	400a      	ands	r2, r1
 800a826:	601a      	str	r2, [r3, #0]
 800a828:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a82a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a82c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a82e:	f383 8810 	msr	PRIMASK, r3
}
 800a832:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a838:	2b01      	cmp	r3, #1
 800a83a:	d12f      	bne.n	800a89c <UART_RxISR_16BIT_FIFOEN+0x280>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2200      	movs	r2, #0
 800a840:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a842:	f3ef 8310 	mrs	r3, PRIMASK
 800a846:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800a848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a84a:	663b      	str	r3, [r7, #96]	@ 0x60
 800a84c:	2301      	movs	r3, #1
 800a84e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a852:	f383 8810 	msr	PRIMASK, r3
}
 800a856:	46c0      	nop			@ (mov r8, r8)
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	681a      	ldr	r2, [r3, #0]
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	2110      	movs	r1, #16
 800a864:	438a      	bics	r2, r1
 800a866:	601a      	str	r2, [r3, #0]
 800a868:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a86a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a86c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a86e:	f383 8810 	msr	PRIMASK, r3
}
 800a872:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	69db      	ldr	r3, [r3, #28]
 800a87a:	2210      	movs	r2, #16
 800a87c:	4013      	ands	r3, r2
 800a87e:	2b10      	cmp	r3, #16
 800a880:	d103      	bne.n	800a88a <UART_RxISR_16BIT_FIFOEN+0x26e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	2210      	movs	r2, #16
 800a888:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	225c      	movs	r2, #92	@ 0x5c
 800a88e:	5a9a      	ldrh	r2, [r3, r2]
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	0011      	movs	r1, r2
 800a894:	0018      	movs	r0, r3
 800a896:	f7fe fc49 	bl	800912c <HAL_UARTEx_RxEventCallback>
 800a89a:	e003      	b.n	800a8a4 <UART_RxISR_16BIT_FIFOEN+0x288>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	0018      	movs	r0, r3
 800a8a0:	f7f9 fb7c 	bl	8003f9c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a8a4:	2376      	movs	r3, #118	@ 0x76
 800a8a6:	18fb      	adds	r3, r7, r3
 800a8a8:	881b      	ldrh	r3, [r3, #0]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d006      	beq.n	800a8bc <UART_RxISR_16BIT_FIFOEN+0x2a0>
 800a8ae:	2384      	movs	r3, #132	@ 0x84
 800a8b0:	18fb      	adds	r3, r7, r3
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	2220      	movs	r2, #32
 800a8b6:	4013      	ands	r3, r2
 800a8b8:	d000      	beq.n	800a8bc <UART_RxISR_16BIT_FIFOEN+0x2a0>
 800a8ba:	e6d4      	b.n	800a666 <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a8bc:	205e      	movs	r0, #94	@ 0x5e
 800a8be:	183b      	adds	r3, r7, r0
 800a8c0:	687a      	ldr	r2, [r7, #4]
 800a8c2:	215e      	movs	r1, #94	@ 0x5e
 800a8c4:	5a52      	ldrh	r2, [r2, r1]
 800a8c6:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a8c8:	0001      	movs	r1, r0
 800a8ca:	187b      	adds	r3, r7, r1
 800a8cc:	881b      	ldrh	r3, [r3, #0]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d044      	beq.n	800a95c <UART_RxISR_16BIT_FIFOEN+0x340>
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2268      	movs	r2, #104	@ 0x68
 800a8d6:	5a9b      	ldrh	r3, [r3, r2]
 800a8d8:	187a      	adds	r2, r7, r1
 800a8da:	8812      	ldrh	r2, [r2, #0]
 800a8dc:	429a      	cmp	r2, r3
 800a8de:	d23d      	bcs.n	800a95c <UART_RxISR_16BIT_FIFOEN+0x340>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a8e0:	f3ef 8310 	mrs	r3, PRIMASK
 800a8e4:	60fb      	str	r3, [r7, #12]
  return(result);
 800a8e6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a8e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a8ea:	2301      	movs	r3, #1
 800a8ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	f383 8810 	msr	PRIMASK, r3
}
 800a8f4:	46c0      	nop			@ (mov r8, r8)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	689a      	ldr	r2, [r3, #8]
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	491d      	ldr	r1, [pc, #116]	@ (800a978 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 800a902:	400a      	ands	r2, r1
 800a904:	609a      	str	r2, [r3, #8]
 800a906:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a908:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a90a:	697b      	ldr	r3, [r7, #20]
 800a90c:	f383 8810 	msr	PRIMASK, r3
}
 800a910:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	4a19      	ldr	r2, [pc, #100]	@ (800a97c <UART_RxISR_16BIT_FIFOEN+0x360>)
 800a916:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a918:	f3ef 8310 	mrs	r3, PRIMASK
 800a91c:	61bb      	str	r3, [r7, #24]
  return(result);
 800a91e:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a920:	657b      	str	r3, [r7, #84]	@ 0x54
 800a922:	2301      	movs	r3, #1
 800a924:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a926:	69fb      	ldr	r3, [r7, #28]
 800a928:	f383 8810 	msr	PRIMASK, r3
}
 800a92c:	46c0      	nop			@ (mov r8, r8)
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	681a      	ldr	r2, [r3, #0]
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	2120      	movs	r1, #32
 800a93a:	430a      	orrs	r2, r1
 800a93c:	601a      	str	r2, [r3, #0]
 800a93e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a940:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a942:	6a3b      	ldr	r3, [r7, #32]
 800a944:	f383 8810 	msr	PRIMASK, r3
}
 800a948:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a94a:	e007      	b.n	800a95c <UART_RxISR_16BIT_FIFOEN+0x340>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	699a      	ldr	r2, [r3, #24]
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	2108      	movs	r1, #8
 800a958:	430a      	orrs	r2, r1
 800a95a:	619a      	str	r2, [r3, #24]
}
 800a95c:	46c0      	nop			@ (mov r8, r8)
 800a95e:	46bd      	mov	sp, r7
 800a960:	b022      	add	sp, #136	@ 0x88
 800a962:	bd80      	pop	{r7, pc}
 800a964:	fffffeff 	.word	0xfffffeff
 800a968:	effffffe 	.word	0xeffffffe
 800a96c:	40008000 	.word	0x40008000
 800a970:	40008400 	.word	0x40008400
 800a974:	fbffffff 	.word	0xfbffffff
 800a978:	efffffff 	.word	0xefffffff
 800a97c:	0800a0fd 	.word	0x0800a0fd

0800a980 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b082      	sub	sp, #8
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a988:	46c0      	nop			@ (mov r8, r8)
 800a98a:	46bd      	mov	sp, r7
 800a98c:	b002      	add	sp, #8
 800a98e:	bd80      	pop	{r7, pc}

0800a990 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b082      	sub	sp, #8
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a998:	46c0      	nop			@ (mov r8, r8)
 800a99a:	46bd      	mov	sp, r7
 800a99c:	b002      	add	sp, #8
 800a99e:	bd80      	pop	{r7, pc}

0800a9a0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b082      	sub	sp, #8
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a9a8:	46c0      	nop			@ (mov r8, r8)
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	b002      	add	sp, #8
 800a9ae:	bd80      	pop	{r7, pc}

0800a9b0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b084      	sub	sp, #16
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2284      	movs	r2, #132	@ 0x84
 800a9bc:	5c9b      	ldrb	r3, [r3, r2]
 800a9be:	2b01      	cmp	r3, #1
 800a9c0:	d101      	bne.n	800a9c6 <HAL_UARTEx_DisableFifoMode+0x16>
 800a9c2:	2302      	movs	r3, #2
 800a9c4:	e027      	b.n	800aa16 <HAL_UARTEx_DisableFifoMode+0x66>
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2284      	movs	r2, #132	@ 0x84
 800a9ca:	2101      	movs	r1, #1
 800a9cc:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2288      	movs	r2, #136	@ 0x88
 800a9d2:	2124      	movs	r1, #36	@ 0x24
 800a9d4:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	681a      	ldr	r2, [r3, #0]
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	2101      	movs	r1, #1
 800a9ea:	438a      	bics	r2, r1
 800a9ec:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	4a0b      	ldr	r2, [pc, #44]	@ (800aa20 <HAL_UARTEx_DisableFifoMode+0x70>)
 800a9f2:	4013      	ands	r3, r2
 800a9f4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	68fa      	ldr	r2, [r7, #12]
 800aa02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2288      	movs	r2, #136	@ 0x88
 800aa08:	2120      	movs	r1, #32
 800aa0a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2284      	movs	r2, #132	@ 0x84
 800aa10:	2100      	movs	r1, #0
 800aa12:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800aa14:	2300      	movs	r3, #0
}
 800aa16:	0018      	movs	r0, r3
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	b004      	add	sp, #16
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	46c0      	nop			@ (mov r8, r8)
 800aa20:	dfffffff 	.word	0xdfffffff

0800aa24 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b084      	sub	sp, #16
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
 800aa2c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2284      	movs	r2, #132	@ 0x84
 800aa32:	5c9b      	ldrb	r3, [r3, r2]
 800aa34:	2b01      	cmp	r3, #1
 800aa36:	d101      	bne.n	800aa3c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800aa38:	2302      	movs	r3, #2
 800aa3a:	e02e      	b.n	800aa9a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2284      	movs	r2, #132	@ 0x84
 800aa40:	2101      	movs	r1, #1
 800aa42:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2288      	movs	r2, #136	@ 0x88
 800aa48:	2124      	movs	r1, #36	@ 0x24
 800aa4a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	681a      	ldr	r2, [r3, #0]
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	2101      	movs	r1, #1
 800aa60:	438a      	bics	r2, r1
 800aa62:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	689b      	ldr	r3, [r3, #8]
 800aa6a:	00db      	lsls	r3, r3, #3
 800aa6c:	08d9      	lsrs	r1, r3, #3
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	683a      	ldr	r2, [r7, #0]
 800aa74:	430a      	orrs	r2, r1
 800aa76:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	0018      	movs	r0, r3
 800aa7c:	f000 f854 	bl	800ab28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	68fa      	ldr	r2, [r7, #12]
 800aa86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2288      	movs	r2, #136	@ 0x88
 800aa8c:	2120      	movs	r1, #32
 800aa8e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2284      	movs	r2, #132	@ 0x84
 800aa94:	2100      	movs	r1, #0
 800aa96:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800aa98:	2300      	movs	r3, #0
}
 800aa9a:	0018      	movs	r0, r3
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	b004      	add	sp, #16
 800aaa0:	bd80      	pop	{r7, pc}
	...

0800aaa4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b084      	sub	sp, #16
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
 800aaac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2284      	movs	r2, #132	@ 0x84
 800aab2:	5c9b      	ldrb	r3, [r3, r2]
 800aab4:	2b01      	cmp	r3, #1
 800aab6:	d101      	bne.n	800aabc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800aab8:	2302      	movs	r3, #2
 800aaba:	e02f      	b.n	800ab1c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2284      	movs	r2, #132	@ 0x84
 800aac0:	2101      	movs	r1, #1
 800aac2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2288      	movs	r2, #136	@ 0x88
 800aac8:	2124      	movs	r1, #36	@ 0x24
 800aaca:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	681a      	ldr	r2, [r3, #0]
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	2101      	movs	r1, #1
 800aae0:	438a      	bics	r2, r1
 800aae2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	689b      	ldr	r3, [r3, #8]
 800aaea:	4a0e      	ldr	r2, [pc, #56]	@ (800ab24 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800aaec:	4013      	ands	r3, r2
 800aaee:	0019      	movs	r1, r3
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	683a      	ldr	r2, [r7, #0]
 800aaf6:	430a      	orrs	r2, r1
 800aaf8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	0018      	movs	r0, r3
 800aafe:	f000 f813 	bl	800ab28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	68fa      	ldr	r2, [r7, #12]
 800ab08:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	2288      	movs	r2, #136	@ 0x88
 800ab0e:	2120      	movs	r1, #32
 800ab10:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2284      	movs	r2, #132	@ 0x84
 800ab16:	2100      	movs	r1, #0
 800ab18:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ab1a:	2300      	movs	r3, #0
}
 800ab1c:	0018      	movs	r0, r3
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	b004      	add	sp, #16
 800ab22:	bd80      	pop	{r7, pc}
 800ab24:	f1ffffff 	.word	0xf1ffffff

0800ab28 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ab28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab2a:	b085      	sub	sp, #20
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d108      	bne.n	800ab4a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	226a      	movs	r2, #106	@ 0x6a
 800ab3c:	2101      	movs	r1, #1
 800ab3e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2268      	movs	r2, #104	@ 0x68
 800ab44:	2101      	movs	r1, #1
 800ab46:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ab48:	e043      	b.n	800abd2 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ab4a:	260f      	movs	r6, #15
 800ab4c:	19bb      	adds	r3, r7, r6
 800ab4e:	2208      	movs	r2, #8
 800ab50:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ab52:	200e      	movs	r0, #14
 800ab54:	183b      	adds	r3, r7, r0
 800ab56:	2208      	movs	r2, #8
 800ab58:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	689b      	ldr	r3, [r3, #8]
 800ab60:	0e5b      	lsrs	r3, r3, #25
 800ab62:	b2da      	uxtb	r2, r3
 800ab64:	240d      	movs	r4, #13
 800ab66:	193b      	adds	r3, r7, r4
 800ab68:	2107      	movs	r1, #7
 800ab6a:	400a      	ands	r2, r1
 800ab6c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	689b      	ldr	r3, [r3, #8]
 800ab74:	0f5b      	lsrs	r3, r3, #29
 800ab76:	b2da      	uxtb	r2, r3
 800ab78:	250c      	movs	r5, #12
 800ab7a:	197b      	adds	r3, r7, r5
 800ab7c:	2107      	movs	r1, #7
 800ab7e:	400a      	ands	r2, r1
 800ab80:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ab82:	183b      	adds	r3, r7, r0
 800ab84:	781b      	ldrb	r3, [r3, #0]
 800ab86:	197a      	adds	r2, r7, r5
 800ab88:	7812      	ldrb	r2, [r2, #0]
 800ab8a:	4914      	ldr	r1, [pc, #80]	@ (800abdc <UARTEx_SetNbDataToProcess+0xb4>)
 800ab8c:	5c8a      	ldrb	r2, [r1, r2]
 800ab8e:	435a      	muls	r2, r3
 800ab90:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800ab92:	197b      	adds	r3, r7, r5
 800ab94:	781b      	ldrb	r3, [r3, #0]
 800ab96:	4a12      	ldr	r2, [pc, #72]	@ (800abe0 <UARTEx_SetNbDataToProcess+0xb8>)
 800ab98:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ab9a:	0019      	movs	r1, r3
 800ab9c:	f7f5 fb58 	bl	8000250 <__divsi3>
 800aba0:	0003      	movs	r3, r0
 800aba2:	b299      	uxth	r1, r3
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	226a      	movs	r2, #106	@ 0x6a
 800aba8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800abaa:	19bb      	adds	r3, r7, r6
 800abac:	781b      	ldrb	r3, [r3, #0]
 800abae:	193a      	adds	r2, r7, r4
 800abb0:	7812      	ldrb	r2, [r2, #0]
 800abb2:	490a      	ldr	r1, [pc, #40]	@ (800abdc <UARTEx_SetNbDataToProcess+0xb4>)
 800abb4:	5c8a      	ldrb	r2, [r1, r2]
 800abb6:	435a      	muls	r2, r3
 800abb8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800abba:	193b      	adds	r3, r7, r4
 800abbc:	781b      	ldrb	r3, [r3, #0]
 800abbe:	4a08      	ldr	r2, [pc, #32]	@ (800abe0 <UARTEx_SetNbDataToProcess+0xb8>)
 800abc0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800abc2:	0019      	movs	r1, r3
 800abc4:	f7f5 fb44 	bl	8000250 <__divsi3>
 800abc8:	0003      	movs	r3, r0
 800abca:	b299      	uxth	r1, r3
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2268      	movs	r2, #104	@ 0x68
 800abd0:	5299      	strh	r1, [r3, r2]
}
 800abd2:	46c0      	nop			@ (mov r8, r8)
 800abd4:	46bd      	mov	sp, r7
 800abd6:	b005      	add	sp, #20
 800abd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abda:	46c0      	nop			@ (mov r8, r8)
 800abdc:	0800e8e8 	.word	0x0800e8e8
 800abe0:	0800e8f0 	.word	0x0800e8f0

0800abe4 <__cvt>:
 800abe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abe6:	001f      	movs	r7, r3
 800abe8:	2300      	movs	r3, #0
 800abea:	0016      	movs	r6, r2
 800abec:	b08b      	sub	sp, #44	@ 0x2c
 800abee:	429f      	cmp	r7, r3
 800abf0:	da04      	bge.n	800abfc <__cvt+0x18>
 800abf2:	2180      	movs	r1, #128	@ 0x80
 800abf4:	0609      	lsls	r1, r1, #24
 800abf6:	187b      	adds	r3, r7, r1
 800abf8:	001f      	movs	r7, r3
 800abfa:	232d      	movs	r3, #45	@ 0x2d
 800abfc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800abfe:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800ac00:	7013      	strb	r3, [r2, #0]
 800ac02:	2320      	movs	r3, #32
 800ac04:	2203      	movs	r2, #3
 800ac06:	439d      	bics	r5, r3
 800ac08:	2d46      	cmp	r5, #70	@ 0x46
 800ac0a:	d007      	beq.n	800ac1c <__cvt+0x38>
 800ac0c:	002b      	movs	r3, r5
 800ac0e:	3b45      	subs	r3, #69	@ 0x45
 800ac10:	4259      	negs	r1, r3
 800ac12:	414b      	adcs	r3, r1
 800ac14:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800ac16:	3a01      	subs	r2, #1
 800ac18:	18cb      	adds	r3, r1, r3
 800ac1a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ac1c:	ab09      	add	r3, sp, #36	@ 0x24
 800ac1e:	9304      	str	r3, [sp, #16]
 800ac20:	ab08      	add	r3, sp, #32
 800ac22:	9303      	str	r3, [sp, #12]
 800ac24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ac26:	9200      	str	r2, [sp, #0]
 800ac28:	9302      	str	r3, [sp, #8]
 800ac2a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ac2c:	0032      	movs	r2, r6
 800ac2e:	9301      	str	r3, [sp, #4]
 800ac30:	003b      	movs	r3, r7
 800ac32:	f000 fe9d 	bl	800b970 <_dtoa_r>
 800ac36:	0004      	movs	r4, r0
 800ac38:	2d47      	cmp	r5, #71	@ 0x47
 800ac3a:	d11b      	bne.n	800ac74 <__cvt+0x90>
 800ac3c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ac3e:	07db      	lsls	r3, r3, #31
 800ac40:	d511      	bpl.n	800ac66 <__cvt+0x82>
 800ac42:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ac44:	18c3      	adds	r3, r0, r3
 800ac46:	9307      	str	r3, [sp, #28]
 800ac48:	2200      	movs	r2, #0
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	0030      	movs	r0, r6
 800ac4e:	0039      	movs	r1, r7
 800ac50:	f7f5 fbfa 	bl	8000448 <__aeabi_dcmpeq>
 800ac54:	2800      	cmp	r0, #0
 800ac56:	d001      	beq.n	800ac5c <__cvt+0x78>
 800ac58:	9b07      	ldr	r3, [sp, #28]
 800ac5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac5c:	2230      	movs	r2, #48	@ 0x30
 800ac5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac60:	9907      	ldr	r1, [sp, #28]
 800ac62:	428b      	cmp	r3, r1
 800ac64:	d320      	bcc.n	800aca8 <__cvt+0xc4>
 800ac66:	0020      	movs	r0, r4
 800ac68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac6a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800ac6c:	1b1b      	subs	r3, r3, r4
 800ac6e:	6013      	str	r3, [r2, #0]
 800ac70:	b00b      	add	sp, #44	@ 0x2c
 800ac72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac74:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ac76:	18c3      	adds	r3, r0, r3
 800ac78:	9307      	str	r3, [sp, #28]
 800ac7a:	2d46      	cmp	r5, #70	@ 0x46
 800ac7c:	d1e4      	bne.n	800ac48 <__cvt+0x64>
 800ac7e:	7803      	ldrb	r3, [r0, #0]
 800ac80:	2b30      	cmp	r3, #48	@ 0x30
 800ac82:	d10c      	bne.n	800ac9e <__cvt+0xba>
 800ac84:	2200      	movs	r2, #0
 800ac86:	2300      	movs	r3, #0
 800ac88:	0030      	movs	r0, r6
 800ac8a:	0039      	movs	r1, r7
 800ac8c:	f7f5 fbdc 	bl	8000448 <__aeabi_dcmpeq>
 800ac90:	2800      	cmp	r0, #0
 800ac92:	d104      	bne.n	800ac9e <__cvt+0xba>
 800ac94:	2301      	movs	r3, #1
 800ac96:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800ac98:	1a9b      	subs	r3, r3, r2
 800ac9a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ac9c:	6013      	str	r3, [r2, #0]
 800ac9e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800aca0:	9a07      	ldr	r2, [sp, #28]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	18d3      	adds	r3, r2, r3
 800aca6:	e7ce      	b.n	800ac46 <__cvt+0x62>
 800aca8:	1c59      	adds	r1, r3, #1
 800acaa:	9109      	str	r1, [sp, #36]	@ 0x24
 800acac:	701a      	strb	r2, [r3, #0]
 800acae:	e7d6      	b.n	800ac5e <__cvt+0x7a>

0800acb0 <__exponent>:
 800acb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acb2:	232b      	movs	r3, #43	@ 0x2b
 800acb4:	b085      	sub	sp, #20
 800acb6:	0005      	movs	r5, r0
 800acb8:	1e0c      	subs	r4, r1, #0
 800acba:	7002      	strb	r2, [r0, #0]
 800acbc:	da01      	bge.n	800acc2 <__exponent+0x12>
 800acbe:	424c      	negs	r4, r1
 800acc0:	3302      	adds	r3, #2
 800acc2:	706b      	strb	r3, [r5, #1]
 800acc4:	2c09      	cmp	r4, #9
 800acc6:	dd2c      	ble.n	800ad22 <__exponent+0x72>
 800acc8:	ab02      	add	r3, sp, #8
 800acca:	1dde      	adds	r6, r3, #7
 800accc:	0020      	movs	r0, r4
 800acce:	210a      	movs	r1, #10
 800acd0:	f7f5 fba4 	bl	800041c <__aeabi_idivmod>
 800acd4:	0037      	movs	r7, r6
 800acd6:	3130      	adds	r1, #48	@ 0x30
 800acd8:	3e01      	subs	r6, #1
 800acda:	0020      	movs	r0, r4
 800acdc:	7031      	strb	r1, [r6, #0]
 800acde:	210a      	movs	r1, #10
 800ace0:	9401      	str	r4, [sp, #4]
 800ace2:	f7f5 fab5 	bl	8000250 <__divsi3>
 800ace6:	9b01      	ldr	r3, [sp, #4]
 800ace8:	0004      	movs	r4, r0
 800acea:	2b63      	cmp	r3, #99	@ 0x63
 800acec:	dcee      	bgt.n	800accc <__exponent+0x1c>
 800acee:	1eba      	subs	r2, r7, #2
 800acf0:	1ca8      	adds	r0, r5, #2
 800acf2:	0001      	movs	r1, r0
 800acf4:	0013      	movs	r3, r2
 800acf6:	3430      	adds	r4, #48	@ 0x30
 800acf8:	7014      	strb	r4, [r2, #0]
 800acfa:	ac02      	add	r4, sp, #8
 800acfc:	3407      	adds	r4, #7
 800acfe:	429c      	cmp	r4, r3
 800ad00:	d80a      	bhi.n	800ad18 <__exponent+0x68>
 800ad02:	2300      	movs	r3, #0
 800ad04:	4294      	cmp	r4, r2
 800ad06:	d303      	bcc.n	800ad10 <__exponent+0x60>
 800ad08:	3309      	adds	r3, #9
 800ad0a:	aa02      	add	r2, sp, #8
 800ad0c:	189b      	adds	r3, r3, r2
 800ad0e:	1bdb      	subs	r3, r3, r7
 800ad10:	18c0      	adds	r0, r0, r3
 800ad12:	1b40      	subs	r0, r0, r5
 800ad14:	b005      	add	sp, #20
 800ad16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad18:	781c      	ldrb	r4, [r3, #0]
 800ad1a:	3301      	adds	r3, #1
 800ad1c:	700c      	strb	r4, [r1, #0]
 800ad1e:	3101      	adds	r1, #1
 800ad20:	e7eb      	b.n	800acfa <__exponent+0x4a>
 800ad22:	2330      	movs	r3, #48	@ 0x30
 800ad24:	18e4      	adds	r4, r4, r3
 800ad26:	70ab      	strb	r3, [r5, #2]
 800ad28:	1d28      	adds	r0, r5, #4
 800ad2a:	70ec      	strb	r4, [r5, #3]
 800ad2c:	e7f1      	b.n	800ad12 <__exponent+0x62>
	...

0800ad30 <_printf_float>:
 800ad30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad32:	b097      	sub	sp, #92	@ 0x5c
 800ad34:	000d      	movs	r5, r1
 800ad36:	920a      	str	r2, [sp, #40]	@ 0x28
 800ad38:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800ad3a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ad3c:	9009      	str	r0, [sp, #36]	@ 0x24
 800ad3e:	f000 fcff 	bl	800b740 <_localeconv_r>
 800ad42:	6803      	ldr	r3, [r0, #0]
 800ad44:	0018      	movs	r0, r3
 800ad46:	930d      	str	r3, [sp, #52]	@ 0x34
 800ad48:	f7f5 f9dc 	bl	8000104 <strlen>
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ad50:	9314      	str	r3, [sp, #80]	@ 0x50
 800ad52:	7e2b      	ldrb	r3, [r5, #24]
 800ad54:	2207      	movs	r2, #7
 800ad56:	930c      	str	r3, [sp, #48]	@ 0x30
 800ad58:	682b      	ldr	r3, [r5, #0]
 800ad5a:	930e      	str	r3, [sp, #56]	@ 0x38
 800ad5c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ad5e:	6823      	ldr	r3, [r4, #0]
 800ad60:	05c9      	lsls	r1, r1, #23
 800ad62:	d545      	bpl.n	800adf0 <_printf_float+0xc0>
 800ad64:	189b      	adds	r3, r3, r2
 800ad66:	4393      	bics	r3, r2
 800ad68:	001a      	movs	r2, r3
 800ad6a:	3208      	adds	r2, #8
 800ad6c:	6022      	str	r2, [r4, #0]
 800ad6e:	2201      	movs	r2, #1
 800ad70:	681e      	ldr	r6, [r3, #0]
 800ad72:	685f      	ldr	r7, [r3, #4]
 800ad74:	007b      	lsls	r3, r7, #1
 800ad76:	085b      	lsrs	r3, r3, #1
 800ad78:	9311      	str	r3, [sp, #68]	@ 0x44
 800ad7a:	9610      	str	r6, [sp, #64]	@ 0x40
 800ad7c:	64ae      	str	r6, [r5, #72]	@ 0x48
 800ad7e:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800ad80:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800ad82:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800ad84:	4ba7      	ldr	r3, [pc, #668]	@ (800b024 <_printf_float+0x2f4>)
 800ad86:	4252      	negs	r2, r2
 800ad88:	f7f8 fc04 	bl	8003594 <__aeabi_dcmpun>
 800ad8c:	2800      	cmp	r0, #0
 800ad8e:	d131      	bne.n	800adf4 <_printf_float+0xc4>
 800ad90:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800ad92:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800ad94:	2201      	movs	r2, #1
 800ad96:	4ba3      	ldr	r3, [pc, #652]	@ (800b024 <_printf_float+0x2f4>)
 800ad98:	4252      	negs	r2, r2
 800ad9a:	f7f5 fb65 	bl	8000468 <__aeabi_dcmple>
 800ad9e:	2800      	cmp	r0, #0
 800ada0:	d128      	bne.n	800adf4 <_printf_float+0xc4>
 800ada2:	2200      	movs	r2, #0
 800ada4:	2300      	movs	r3, #0
 800ada6:	0030      	movs	r0, r6
 800ada8:	0039      	movs	r1, r7
 800adaa:	f7f5 fb53 	bl	8000454 <__aeabi_dcmplt>
 800adae:	2800      	cmp	r0, #0
 800adb0:	d003      	beq.n	800adba <_printf_float+0x8a>
 800adb2:	002b      	movs	r3, r5
 800adb4:	222d      	movs	r2, #45	@ 0x2d
 800adb6:	3343      	adds	r3, #67	@ 0x43
 800adb8:	701a      	strb	r2, [r3, #0]
 800adba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800adbc:	4f9a      	ldr	r7, [pc, #616]	@ (800b028 <_printf_float+0x2f8>)
 800adbe:	2b47      	cmp	r3, #71	@ 0x47
 800adc0:	d800      	bhi.n	800adc4 <_printf_float+0x94>
 800adc2:	4f9a      	ldr	r7, [pc, #616]	@ (800b02c <_printf_float+0x2fc>)
 800adc4:	2303      	movs	r3, #3
 800adc6:	2400      	movs	r4, #0
 800adc8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800adca:	612b      	str	r3, [r5, #16]
 800adcc:	3301      	adds	r3, #1
 800adce:	439a      	bics	r2, r3
 800add0:	602a      	str	r2, [r5, #0]
 800add2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800add4:	0029      	movs	r1, r5
 800add6:	9300      	str	r3, [sp, #0]
 800add8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800adda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800addc:	aa15      	add	r2, sp, #84	@ 0x54
 800adde:	f000 f9e5 	bl	800b1ac <_printf_common>
 800ade2:	3001      	adds	r0, #1
 800ade4:	d000      	beq.n	800ade8 <_printf_float+0xb8>
 800ade6:	e09e      	b.n	800af26 <_printf_float+0x1f6>
 800ade8:	2001      	movs	r0, #1
 800adea:	4240      	negs	r0, r0
 800adec:	b017      	add	sp, #92	@ 0x5c
 800adee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adf0:	3307      	adds	r3, #7
 800adf2:	e7b8      	b.n	800ad66 <_printf_float+0x36>
 800adf4:	0032      	movs	r2, r6
 800adf6:	003b      	movs	r3, r7
 800adf8:	0030      	movs	r0, r6
 800adfa:	0039      	movs	r1, r7
 800adfc:	f7f8 fbca 	bl	8003594 <__aeabi_dcmpun>
 800ae00:	2800      	cmp	r0, #0
 800ae02:	d00b      	beq.n	800ae1c <_printf_float+0xec>
 800ae04:	2f00      	cmp	r7, #0
 800ae06:	da03      	bge.n	800ae10 <_printf_float+0xe0>
 800ae08:	002b      	movs	r3, r5
 800ae0a:	222d      	movs	r2, #45	@ 0x2d
 800ae0c:	3343      	adds	r3, #67	@ 0x43
 800ae0e:	701a      	strb	r2, [r3, #0]
 800ae10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae12:	4f87      	ldr	r7, [pc, #540]	@ (800b030 <_printf_float+0x300>)
 800ae14:	2b47      	cmp	r3, #71	@ 0x47
 800ae16:	d8d5      	bhi.n	800adc4 <_printf_float+0x94>
 800ae18:	4f86      	ldr	r7, [pc, #536]	@ (800b034 <_printf_float+0x304>)
 800ae1a:	e7d3      	b.n	800adc4 <_printf_float+0x94>
 800ae1c:	2220      	movs	r2, #32
 800ae1e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800ae20:	686b      	ldr	r3, [r5, #4]
 800ae22:	4394      	bics	r4, r2
 800ae24:	1c5a      	adds	r2, r3, #1
 800ae26:	d146      	bne.n	800aeb6 <_printf_float+0x186>
 800ae28:	3307      	adds	r3, #7
 800ae2a:	606b      	str	r3, [r5, #4]
 800ae2c:	2380      	movs	r3, #128	@ 0x80
 800ae2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae30:	00db      	lsls	r3, r3, #3
 800ae32:	4313      	orrs	r3, r2
 800ae34:	2200      	movs	r2, #0
 800ae36:	602b      	str	r3, [r5, #0]
 800ae38:	9206      	str	r2, [sp, #24]
 800ae3a:	aa14      	add	r2, sp, #80	@ 0x50
 800ae3c:	9205      	str	r2, [sp, #20]
 800ae3e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ae40:	a90a      	add	r1, sp, #40	@ 0x28
 800ae42:	9204      	str	r2, [sp, #16]
 800ae44:	aa13      	add	r2, sp, #76	@ 0x4c
 800ae46:	9203      	str	r2, [sp, #12]
 800ae48:	2223      	movs	r2, #35	@ 0x23
 800ae4a:	1852      	adds	r2, r2, r1
 800ae4c:	9202      	str	r2, [sp, #8]
 800ae4e:	9301      	str	r3, [sp, #4]
 800ae50:	686b      	ldr	r3, [r5, #4]
 800ae52:	0032      	movs	r2, r6
 800ae54:	9300      	str	r3, [sp, #0]
 800ae56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae58:	003b      	movs	r3, r7
 800ae5a:	f7ff fec3 	bl	800abe4 <__cvt>
 800ae5e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ae60:	0007      	movs	r7, r0
 800ae62:	2c47      	cmp	r4, #71	@ 0x47
 800ae64:	d12d      	bne.n	800aec2 <_printf_float+0x192>
 800ae66:	1cd3      	adds	r3, r2, #3
 800ae68:	db02      	blt.n	800ae70 <_printf_float+0x140>
 800ae6a:	686b      	ldr	r3, [r5, #4]
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	dd47      	ble.n	800af00 <_printf_float+0x1d0>
 800ae70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae72:	3b02      	subs	r3, #2
 800ae74:	b2db      	uxtb	r3, r3
 800ae76:	930c      	str	r3, [sp, #48]	@ 0x30
 800ae78:	0028      	movs	r0, r5
 800ae7a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ae7c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ae7e:	3901      	subs	r1, #1
 800ae80:	3050      	adds	r0, #80	@ 0x50
 800ae82:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ae84:	f7ff ff14 	bl	800acb0 <__exponent>
 800ae88:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ae8a:	0004      	movs	r4, r0
 800ae8c:	1813      	adds	r3, r2, r0
 800ae8e:	612b      	str	r3, [r5, #16]
 800ae90:	2a01      	cmp	r2, #1
 800ae92:	dc02      	bgt.n	800ae9a <_printf_float+0x16a>
 800ae94:	682a      	ldr	r2, [r5, #0]
 800ae96:	07d2      	lsls	r2, r2, #31
 800ae98:	d501      	bpl.n	800ae9e <_printf_float+0x16e>
 800ae9a:	3301      	adds	r3, #1
 800ae9c:	612b      	str	r3, [r5, #16]
 800ae9e:	2323      	movs	r3, #35	@ 0x23
 800aea0:	aa0a      	add	r2, sp, #40	@ 0x28
 800aea2:	189b      	adds	r3, r3, r2
 800aea4:	781b      	ldrb	r3, [r3, #0]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d100      	bne.n	800aeac <_printf_float+0x17c>
 800aeaa:	e792      	b.n	800add2 <_printf_float+0xa2>
 800aeac:	002b      	movs	r3, r5
 800aeae:	222d      	movs	r2, #45	@ 0x2d
 800aeb0:	3343      	adds	r3, #67	@ 0x43
 800aeb2:	701a      	strb	r2, [r3, #0]
 800aeb4:	e78d      	b.n	800add2 <_printf_float+0xa2>
 800aeb6:	2c47      	cmp	r4, #71	@ 0x47
 800aeb8:	d1b8      	bne.n	800ae2c <_printf_float+0xfc>
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d1b6      	bne.n	800ae2c <_printf_float+0xfc>
 800aebe:	3301      	adds	r3, #1
 800aec0:	e7b3      	b.n	800ae2a <_printf_float+0xfa>
 800aec2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aec4:	2b65      	cmp	r3, #101	@ 0x65
 800aec6:	d9d7      	bls.n	800ae78 <_printf_float+0x148>
 800aec8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aeca:	2b66      	cmp	r3, #102	@ 0x66
 800aecc:	d11a      	bne.n	800af04 <_printf_float+0x1d4>
 800aece:	686b      	ldr	r3, [r5, #4]
 800aed0:	2a00      	cmp	r2, #0
 800aed2:	dd09      	ble.n	800aee8 <_printf_float+0x1b8>
 800aed4:	612a      	str	r2, [r5, #16]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d102      	bne.n	800aee0 <_printf_float+0x1b0>
 800aeda:	6829      	ldr	r1, [r5, #0]
 800aedc:	07c9      	lsls	r1, r1, #31
 800aede:	d50b      	bpl.n	800aef8 <_printf_float+0x1c8>
 800aee0:	3301      	adds	r3, #1
 800aee2:	189b      	adds	r3, r3, r2
 800aee4:	612b      	str	r3, [r5, #16]
 800aee6:	e007      	b.n	800aef8 <_printf_float+0x1c8>
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d103      	bne.n	800aef4 <_printf_float+0x1c4>
 800aeec:	2201      	movs	r2, #1
 800aeee:	6829      	ldr	r1, [r5, #0]
 800aef0:	4211      	tst	r1, r2
 800aef2:	d000      	beq.n	800aef6 <_printf_float+0x1c6>
 800aef4:	1c9a      	adds	r2, r3, #2
 800aef6:	612a      	str	r2, [r5, #16]
 800aef8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800aefa:	2400      	movs	r4, #0
 800aefc:	65ab      	str	r3, [r5, #88]	@ 0x58
 800aefe:	e7ce      	b.n	800ae9e <_printf_float+0x16e>
 800af00:	2367      	movs	r3, #103	@ 0x67
 800af02:	930c      	str	r3, [sp, #48]	@ 0x30
 800af04:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800af06:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800af08:	4299      	cmp	r1, r3
 800af0a:	db06      	blt.n	800af1a <_printf_float+0x1ea>
 800af0c:	682b      	ldr	r3, [r5, #0]
 800af0e:	6129      	str	r1, [r5, #16]
 800af10:	07db      	lsls	r3, r3, #31
 800af12:	d5f1      	bpl.n	800aef8 <_printf_float+0x1c8>
 800af14:	3101      	adds	r1, #1
 800af16:	6129      	str	r1, [r5, #16]
 800af18:	e7ee      	b.n	800aef8 <_printf_float+0x1c8>
 800af1a:	2201      	movs	r2, #1
 800af1c:	2900      	cmp	r1, #0
 800af1e:	dce0      	bgt.n	800aee2 <_printf_float+0x1b2>
 800af20:	1892      	adds	r2, r2, r2
 800af22:	1a52      	subs	r2, r2, r1
 800af24:	e7dd      	b.n	800aee2 <_printf_float+0x1b2>
 800af26:	682a      	ldr	r2, [r5, #0]
 800af28:	0553      	lsls	r3, r2, #21
 800af2a:	d408      	bmi.n	800af3e <_printf_float+0x20e>
 800af2c:	692b      	ldr	r3, [r5, #16]
 800af2e:	003a      	movs	r2, r7
 800af30:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800af32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af34:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800af36:	47a0      	blx	r4
 800af38:	3001      	adds	r0, #1
 800af3a:	d129      	bne.n	800af90 <_printf_float+0x260>
 800af3c:	e754      	b.n	800ade8 <_printf_float+0xb8>
 800af3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af40:	2b65      	cmp	r3, #101	@ 0x65
 800af42:	d800      	bhi.n	800af46 <_printf_float+0x216>
 800af44:	e0db      	b.n	800b0fe <_printf_float+0x3ce>
 800af46:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800af48:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800af4a:	2200      	movs	r2, #0
 800af4c:	2300      	movs	r3, #0
 800af4e:	f7f5 fa7b 	bl	8000448 <__aeabi_dcmpeq>
 800af52:	2800      	cmp	r0, #0
 800af54:	d033      	beq.n	800afbe <_printf_float+0x28e>
 800af56:	2301      	movs	r3, #1
 800af58:	4a37      	ldr	r2, [pc, #220]	@ (800b038 <_printf_float+0x308>)
 800af5a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800af5c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af5e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800af60:	47a0      	blx	r4
 800af62:	3001      	adds	r0, #1
 800af64:	d100      	bne.n	800af68 <_printf_float+0x238>
 800af66:	e73f      	b.n	800ade8 <_printf_float+0xb8>
 800af68:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800af6a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800af6c:	42b3      	cmp	r3, r6
 800af6e:	db02      	blt.n	800af76 <_printf_float+0x246>
 800af70:	682b      	ldr	r3, [r5, #0]
 800af72:	07db      	lsls	r3, r3, #31
 800af74:	d50c      	bpl.n	800af90 <_printf_float+0x260>
 800af76:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800af78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af7a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800af7c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800af7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af80:	47a0      	blx	r4
 800af82:	2400      	movs	r4, #0
 800af84:	3001      	adds	r0, #1
 800af86:	d100      	bne.n	800af8a <_printf_float+0x25a>
 800af88:	e72e      	b.n	800ade8 <_printf_float+0xb8>
 800af8a:	1e73      	subs	r3, r6, #1
 800af8c:	42a3      	cmp	r3, r4
 800af8e:	dc0a      	bgt.n	800afa6 <_printf_float+0x276>
 800af90:	682b      	ldr	r3, [r5, #0]
 800af92:	079b      	lsls	r3, r3, #30
 800af94:	d500      	bpl.n	800af98 <_printf_float+0x268>
 800af96:	e106      	b.n	800b1a6 <_printf_float+0x476>
 800af98:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800af9a:	68e8      	ldr	r0, [r5, #12]
 800af9c:	4298      	cmp	r0, r3
 800af9e:	db00      	blt.n	800afa2 <_printf_float+0x272>
 800afa0:	e724      	b.n	800adec <_printf_float+0xbc>
 800afa2:	0018      	movs	r0, r3
 800afa4:	e722      	b.n	800adec <_printf_float+0xbc>
 800afa6:	002a      	movs	r2, r5
 800afa8:	2301      	movs	r3, #1
 800afaa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800afac:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800afae:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800afb0:	321a      	adds	r2, #26
 800afb2:	47b8      	blx	r7
 800afb4:	3001      	adds	r0, #1
 800afb6:	d100      	bne.n	800afba <_printf_float+0x28a>
 800afb8:	e716      	b.n	800ade8 <_printf_float+0xb8>
 800afba:	3401      	adds	r4, #1
 800afbc:	e7e5      	b.n	800af8a <_printf_float+0x25a>
 800afbe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	dc3b      	bgt.n	800b03c <_printf_float+0x30c>
 800afc4:	2301      	movs	r3, #1
 800afc6:	4a1c      	ldr	r2, [pc, #112]	@ (800b038 <_printf_float+0x308>)
 800afc8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800afca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800afcc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800afce:	47a0      	blx	r4
 800afd0:	3001      	adds	r0, #1
 800afd2:	d100      	bne.n	800afd6 <_printf_float+0x2a6>
 800afd4:	e708      	b.n	800ade8 <_printf_float+0xb8>
 800afd6:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800afd8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800afda:	4333      	orrs	r3, r6
 800afdc:	d102      	bne.n	800afe4 <_printf_float+0x2b4>
 800afde:	682b      	ldr	r3, [r5, #0]
 800afe0:	07db      	lsls	r3, r3, #31
 800afe2:	d5d5      	bpl.n	800af90 <_printf_float+0x260>
 800afe4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800afe6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800afe8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800afea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800afec:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800afee:	47a0      	blx	r4
 800aff0:	2300      	movs	r3, #0
 800aff2:	3001      	adds	r0, #1
 800aff4:	d100      	bne.n	800aff8 <_printf_float+0x2c8>
 800aff6:	e6f7      	b.n	800ade8 <_printf_float+0xb8>
 800aff8:	930c      	str	r3, [sp, #48]	@ 0x30
 800affa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800affc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800affe:	425b      	negs	r3, r3
 800b000:	4293      	cmp	r3, r2
 800b002:	dc01      	bgt.n	800b008 <_printf_float+0x2d8>
 800b004:	0033      	movs	r3, r6
 800b006:	e792      	b.n	800af2e <_printf_float+0x1fe>
 800b008:	002a      	movs	r2, r5
 800b00a:	2301      	movs	r3, #1
 800b00c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b00e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b010:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b012:	321a      	adds	r2, #26
 800b014:	47a0      	blx	r4
 800b016:	3001      	adds	r0, #1
 800b018:	d100      	bne.n	800b01c <_printf_float+0x2ec>
 800b01a:	e6e5      	b.n	800ade8 <_printf_float+0xb8>
 800b01c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b01e:	3301      	adds	r3, #1
 800b020:	e7ea      	b.n	800aff8 <_printf_float+0x2c8>
 800b022:	46c0      	nop			@ (mov r8, r8)
 800b024:	7fefffff 	.word	0x7fefffff
 800b028:	0800e8fc 	.word	0x0800e8fc
 800b02c:	0800e8f8 	.word	0x0800e8f8
 800b030:	0800e904 	.word	0x0800e904
 800b034:	0800e900 	.word	0x0800e900
 800b038:	0800e908 	.word	0x0800e908
 800b03c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b03e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800b040:	930c      	str	r3, [sp, #48]	@ 0x30
 800b042:	429e      	cmp	r6, r3
 800b044:	dd00      	ble.n	800b048 <_printf_float+0x318>
 800b046:	001e      	movs	r6, r3
 800b048:	2e00      	cmp	r6, #0
 800b04a:	dc31      	bgt.n	800b0b0 <_printf_float+0x380>
 800b04c:	43f3      	mvns	r3, r6
 800b04e:	2400      	movs	r4, #0
 800b050:	17db      	asrs	r3, r3, #31
 800b052:	4033      	ands	r3, r6
 800b054:	930e      	str	r3, [sp, #56]	@ 0x38
 800b056:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800b058:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b05a:	1af3      	subs	r3, r6, r3
 800b05c:	42a3      	cmp	r3, r4
 800b05e:	dc30      	bgt.n	800b0c2 <_printf_float+0x392>
 800b060:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b062:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b064:	429a      	cmp	r2, r3
 800b066:	dc38      	bgt.n	800b0da <_printf_float+0x3aa>
 800b068:	682b      	ldr	r3, [r5, #0]
 800b06a:	07db      	lsls	r3, r3, #31
 800b06c:	d435      	bmi.n	800b0da <_printf_float+0x3aa>
 800b06e:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800b070:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b072:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b074:	1b9b      	subs	r3, r3, r6
 800b076:	1b14      	subs	r4, r2, r4
 800b078:	429c      	cmp	r4, r3
 800b07a:	dd00      	ble.n	800b07e <_printf_float+0x34e>
 800b07c:	001c      	movs	r4, r3
 800b07e:	2c00      	cmp	r4, #0
 800b080:	dc34      	bgt.n	800b0ec <_printf_float+0x3bc>
 800b082:	43e3      	mvns	r3, r4
 800b084:	2600      	movs	r6, #0
 800b086:	17db      	asrs	r3, r3, #31
 800b088:	401c      	ands	r4, r3
 800b08a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b08c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b08e:	1ad3      	subs	r3, r2, r3
 800b090:	1b1b      	subs	r3, r3, r4
 800b092:	42b3      	cmp	r3, r6
 800b094:	dc00      	bgt.n	800b098 <_printf_float+0x368>
 800b096:	e77b      	b.n	800af90 <_printf_float+0x260>
 800b098:	002a      	movs	r2, r5
 800b09a:	2301      	movs	r3, #1
 800b09c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b09e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0a0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b0a2:	321a      	adds	r2, #26
 800b0a4:	47b8      	blx	r7
 800b0a6:	3001      	adds	r0, #1
 800b0a8:	d100      	bne.n	800b0ac <_printf_float+0x37c>
 800b0aa:	e69d      	b.n	800ade8 <_printf_float+0xb8>
 800b0ac:	3601      	adds	r6, #1
 800b0ae:	e7ec      	b.n	800b08a <_printf_float+0x35a>
 800b0b0:	0033      	movs	r3, r6
 800b0b2:	003a      	movs	r2, r7
 800b0b4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b0b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0b8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b0ba:	47a0      	blx	r4
 800b0bc:	3001      	adds	r0, #1
 800b0be:	d1c5      	bne.n	800b04c <_printf_float+0x31c>
 800b0c0:	e692      	b.n	800ade8 <_printf_float+0xb8>
 800b0c2:	002a      	movs	r2, r5
 800b0c4:	2301      	movs	r3, #1
 800b0c6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b0c8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0ca:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b0cc:	321a      	adds	r2, #26
 800b0ce:	47b0      	blx	r6
 800b0d0:	3001      	adds	r0, #1
 800b0d2:	d100      	bne.n	800b0d6 <_printf_float+0x3a6>
 800b0d4:	e688      	b.n	800ade8 <_printf_float+0xb8>
 800b0d6:	3401      	adds	r4, #1
 800b0d8:	e7bd      	b.n	800b056 <_printf_float+0x326>
 800b0da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b0de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b0e0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0e2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b0e4:	47a0      	blx	r4
 800b0e6:	3001      	adds	r0, #1
 800b0e8:	d1c1      	bne.n	800b06e <_printf_float+0x33e>
 800b0ea:	e67d      	b.n	800ade8 <_printf_float+0xb8>
 800b0ec:	19ba      	adds	r2, r7, r6
 800b0ee:	0023      	movs	r3, r4
 800b0f0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b0f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0f4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b0f6:	47b0      	blx	r6
 800b0f8:	3001      	adds	r0, #1
 800b0fa:	d1c2      	bne.n	800b082 <_printf_float+0x352>
 800b0fc:	e674      	b.n	800ade8 <_printf_float+0xb8>
 800b0fe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b100:	930c      	str	r3, [sp, #48]	@ 0x30
 800b102:	2b01      	cmp	r3, #1
 800b104:	dc02      	bgt.n	800b10c <_printf_float+0x3dc>
 800b106:	2301      	movs	r3, #1
 800b108:	421a      	tst	r2, r3
 800b10a:	d039      	beq.n	800b180 <_printf_float+0x450>
 800b10c:	2301      	movs	r3, #1
 800b10e:	003a      	movs	r2, r7
 800b110:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b112:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b114:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b116:	47b0      	blx	r6
 800b118:	3001      	adds	r0, #1
 800b11a:	d100      	bne.n	800b11e <_printf_float+0x3ee>
 800b11c:	e664      	b.n	800ade8 <_printf_float+0xb8>
 800b11e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b120:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b122:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b124:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b126:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b128:	47b0      	blx	r6
 800b12a:	3001      	adds	r0, #1
 800b12c:	d100      	bne.n	800b130 <_printf_float+0x400>
 800b12e:	e65b      	b.n	800ade8 <_printf_float+0xb8>
 800b130:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800b132:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800b134:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b136:	2200      	movs	r2, #0
 800b138:	3b01      	subs	r3, #1
 800b13a:	930c      	str	r3, [sp, #48]	@ 0x30
 800b13c:	2300      	movs	r3, #0
 800b13e:	f7f5 f983 	bl	8000448 <__aeabi_dcmpeq>
 800b142:	2800      	cmp	r0, #0
 800b144:	d11a      	bne.n	800b17c <_printf_float+0x44c>
 800b146:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b148:	1c7a      	adds	r2, r7, #1
 800b14a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b14c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b14e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b150:	47b0      	blx	r6
 800b152:	3001      	adds	r0, #1
 800b154:	d10e      	bne.n	800b174 <_printf_float+0x444>
 800b156:	e647      	b.n	800ade8 <_printf_float+0xb8>
 800b158:	002a      	movs	r2, r5
 800b15a:	2301      	movs	r3, #1
 800b15c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b15e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b160:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b162:	321a      	adds	r2, #26
 800b164:	47b8      	blx	r7
 800b166:	3001      	adds	r0, #1
 800b168:	d100      	bne.n	800b16c <_printf_float+0x43c>
 800b16a:	e63d      	b.n	800ade8 <_printf_float+0xb8>
 800b16c:	3601      	adds	r6, #1
 800b16e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b170:	429e      	cmp	r6, r3
 800b172:	dbf1      	blt.n	800b158 <_printf_float+0x428>
 800b174:	002a      	movs	r2, r5
 800b176:	0023      	movs	r3, r4
 800b178:	3250      	adds	r2, #80	@ 0x50
 800b17a:	e6d9      	b.n	800af30 <_printf_float+0x200>
 800b17c:	2600      	movs	r6, #0
 800b17e:	e7f6      	b.n	800b16e <_printf_float+0x43e>
 800b180:	003a      	movs	r2, r7
 800b182:	e7e2      	b.n	800b14a <_printf_float+0x41a>
 800b184:	002a      	movs	r2, r5
 800b186:	2301      	movs	r3, #1
 800b188:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b18a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b18c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b18e:	3219      	adds	r2, #25
 800b190:	47b0      	blx	r6
 800b192:	3001      	adds	r0, #1
 800b194:	d100      	bne.n	800b198 <_printf_float+0x468>
 800b196:	e627      	b.n	800ade8 <_printf_float+0xb8>
 800b198:	3401      	adds	r4, #1
 800b19a:	68eb      	ldr	r3, [r5, #12]
 800b19c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b19e:	1a9b      	subs	r3, r3, r2
 800b1a0:	42a3      	cmp	r3, r4
 800b1a2:	dcef      	bgt.n	800b184 <_printf_float+0x454>
 800b1a4:	e6f8      	b.n	800af98 <_printf_float+0x268>
 800b1a6:	2400      	movs	r4, #0
 800b1a8:	e7f7      	b.n	800b19a <_printf_float+0x46a>
 800b1aa:	46c0      	nop			@ (mov r8, r8)

0800b1ac <_printf_common>:
 800b1ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b1ae:	0016      	movs	r6, r2
 800b1b0:	9301      	str	r3, [sp, #4]
 800b1b2:	688a      	ldr	r2, [r1, #8]
 800b1b4:	690b      	ldr	r3, [r1, #16]
 800b1b6:	000c      	movs	r4, r1
 800b1b8:	9000      	str	r0, [sp, #0]
 800b1ba:	4293      	cmp	r3, r2
 800b1bc:	da00      	bge.n	800b1c0 <_printf_common+0x14>
 800b1be:	0013      	movs	r3, r2
 800b1c0:	0022      	movs	r2, r4
 800b1c2:	6033      	str	r3, [r6, #0]
 800b1c4:	3243      	adds	r2, #67	@ 0x43
 800b1c6:	7812      	ldrb	r2, [r2, #0]
 800b1c8:	2a00      	cmp	r2, #0
 800b1ca:	d001      	beq.n	800b1d0 <_printf_common+0x24>
 800b1cc:	3301      	adds	r3, #1
 800b1ce:	6033      	str	r3, [r6, #0]
 800b1d0:	6823      	ldr	r3, [r4, #0]
 800b1d2:	069b      	lsls	r3, r3, #26
 800b1d4:	d502      	bpl.n	800b1dc <_printf_common+0x30>
 800b1d6:	6833      	ldr	r3, [r6, #0]
 800b1d8:	3302      	adds	r3, #2
 800b1da:	6033      	str	r3, [r6, #0]
 800b1dc:	6822      	ldr	r2, [r4, #0]
 800b1de:	2306      	movs	r3, #6
 800b1e0:	0015      	movs	r5, r2
 800b1e2:	401d      	ands	r5, r3
 800b1e4:	421a      	tst	r2, r3
 800b1e6:	d027      	beq.n	800b238 <_printf_common+0x8c>
 800b1e8:	0023      	movs	r3, r4
 800b1ea:	3343      	adds	r3, #67	@ 0x43
 800b1ec:	781b      	ldrb	r3, [r3, #0]
 800b1ee:	1e5a      	subs	r2, r3, #1
 800b1f0:	4193      	sbcs	r3, r2
 800b1f2:	6822      	ldr	r2, [r4, #0]
 800b1f4:	0692      	lsls	r2, r2, #26
 800b1f6:	d430      	bmi.n	800b25a <_printf_common+0xae>
 800b1f8:	0022      	movs	r2, r4
 800b1fa:	9901      	ldr	r1, [sp, #4]
 800b1fc:	9800      	ldr	r0, [sp, #0]
 800b1fe:	9d08      	ldr	r5, [sp, #32]
 800b200:	3243      	adds	r2, #67	@ 0x43
 800b202:	47a8      	blx	r5
 800b204:	3001      	adds	r0, #1
 800b206:	d025      	beq.n	800b254 <_printf_common+0xa8>
 800b208:	2206      	movs	r2, #6
 800b20a:	6823      	ldr	r3, [r4, #0]
 800b20c:	2500      	movs	r5, #0
 800b20e:	4013      	ands	r3, r2
 800b210:	2b04      	cmp	r3, #4
 800b212:	d105      	bne.n	800b220 <_printf_common+0x74>
 800b214:	6833      	ldr	r3, [r6, #0]
 800b216:	68e5      	ldr	r5, [r4, #12]
 800b218:	1aed      	subs	r5, r5, r3
 800b21a:	43eb      	mvns	r3, r5
 800b21c:	17db      	asrs	r3, r3, #31
 800b21e:	401d      	ands	r5, r3
 800b220:	68a3      	ldr	r3, [r4, #8]
 800b222:	6922      	ldr	r2, [r4, #16]
 800b224:	4293      	cmp	r3, r2
 800b226:	dd01      	ble.n	800b22c <_printf_common+0x80>
 800b228:	1a9b      	subs	r3, r3, r2
 800b22a:	18ed      	adds	r5, r5, r3
 800b22c:	2600      	movs	r6, #0
 800b22e:	42b5      	cmp	r5, r6
 800b230:	d120      	bne.n	800b274 <_printf_common+0xc8>
 800b232:	2000      	movs	r0, #0
 800b234:	e010      	b.n	800b258 <_printf_common+0xac>
 800b236:	3501      	adds	r5, #1
 800b238:	68e3      	ldr	r3, [r4, #12]
 800b23a:	6832      	ldr	r2, [r6, #0]
 800b23c:	1a9b      	subs	r3, r3, r2
 800b23e:	42ab      	cmp	r3, r5
 800b240:	ddd2      	ble.n	800b1e8 <_printf_common+0x3c>
 800b242:	0022      	movs	r2, r4
 800b244:	2301      	movs	r3, #1
 800b246:	9901      	ldr	r1, [sp, #4]
 800b248:	9800      	ldr	r0, [sp, #0]
 800b24a:	9f08      	ldr	r7, [sp, #32]
 800b24c:	3219      	adds	r2, #25
 800b24e:	47b8      	blx	r7
 800b250:	3001      	adds	r0, #1
 800b252:	d1f0      	bne.n	800b236 <_printf_common+0x8a>
 800b254:	2001      	movs	r0, #1
 800b256:	4240      	negs	r0, r0
 800b258:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b25a:	2030      	movs	r0, #48	@ 0x30
 800b25c:	18e1      	adds	r1, r4, r3
 800b25e:	3143      	adds	r1, #67	@ 0x43
 800b260:	7008      	strb	r0, [r1, #0]
 800b262:	0021      	movs	r1, r4
 800b264:	1c5a      	adds	r2, r3, #1
 800b266:	3145      	adds	r1, #69	@ 0x45
 800b268:	7809      	ldrb	r1, [r1, #0]
 800b26a:	18a2      	adds	r2, r4, r2
 800b26c:	3243      	adds	r2, #67	@ 0x43
 800b26e:	3302      	adds	r3, #2
 800b270:	7011      	strb	r1, [r2, #0]
 800b272:	e7c1      	b.n	800b1f8 <_printf_common+0x4c>
 800b274:	0022      	movs	r2, r4
 800b276:	2301      	movs	r3, #1
 800b278:	9901      	ldr	r1, [sp, #4]
 800b27a:	9800      	ldr	r0, [sp, #0]
 800b27c:	9f08      	ldr	r7, [sp, #32]
 800b27e:	321a      	adds	r2, #26
 800b280:	47b8      	blx	r7
 800b282:	3001      	adds	r0, #1
 800b284:	d0e6      	beq.n	800b254 <_printf_common+0xa8>
 800b286:	3601      	adds	r6, #1
 800b288:	e7d1      	b.n	800b22e <_printf_common+0x82>
	...

0800b28c <_printf_i>:
 800b28c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b28e:	b08b      	sub	sp, #44	@ 0x2c
 800b290:	9206      	str	r2, [sp, #24]
 800b292:	000a      	movs	r2, r1
 800b294:	3243      	adds	r2, #67	@ 0x43
 800b296:	9307      	str	r3, [sp, #28]
 800b298:	9005      	str	r0, [sp, #20]
 800b29a:	9203      	str	r2, [sp, #12]
 800b29c:	7e0a      	ldrb	r2, [r1, #24]
 800b29e:	000c      	movs	r4, r1
 800b2a0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b2a2:	2a78      	cmp	r2, #120	@ 0x78
 800b2a4:	d809      	bhi.n	800b2ba <_printf_i+0x2e>
 800b2a6:	2a62      	cmp	r2, #98	@ 0x62
 800b2a8:	d80b      	bhi.n	800b2c2 <_printf_i+0x36>
 800b2aa:	2a00      	cmp	r2, #0
 800b2ac:	d100      	bne.n	800b2b0 <_printf_i+0x24>
 800b2ae:	e0ba      	b.n	800b426 <_printf_i+0x19a>
 800b2b0:	497a      	ldr	r1, [pc, #488]	@ (800b49c <_printf_i+0x210>)
 800b2b2:	9104      	str	r1, [sp, #16]
 800b2b4:	2a58      	cmp	r2, #88	@ 0x58
 800b2b6:	d100      	bne.n	800b2ba <_printf_i+0x2e>
 800b2b8:	e08e      	b.n	800b3d8 <_printf_i+0x14c>
 800b2ba:	0025      	movs	r5, r4
 800b2bc:	3542      	adds	r5, #66	@ 0x42
 800b2be:	702a      	strb	r2, [r5, #0]
 800b2c0:	e022      	b.n	800b308 <_printf_i+0x7c>
 800b2c2:	0010      	movs	r0, r2
 800b2c4:	3863      	subs	r0, #99	@ 0x63
 800b2c6:	2815      	cmp	r0, #21
 800b2c8:	d8f7      	bhi.n	800b2ba <_printf_i+0x2e>
 800b2ca:	f7f4 ff2d 	bl	8000128 <__gnu_thumb1_case_shi>
 800b2ce:	0016      	.short	0x0016
 800b2d0:	fff6001f 	.word	0xfff6001f
 800b2d4:	fff6fff6 	.word	0xfff6fff6
 800b2d8:	001ffff6 	.word	0x001ffff6
 800b2dc:	fff6fff6 	.word	0xfff6fff6
 800b2e0:	fff6fff6 	.word	0xfff6fff6
 800b2e4:	0036009f 	.word	0x0036009f
 800b2e8:	fff6007e 	.word	0xfff6007e
 800b2ec:	00b0fff6 	.word	0x00b0fff6
 800b2f0:	0036fff6 	.word	0x0036fff6
 800b2f4:	fff6fff6 	.word	0xfff6fff6
 800b2f8:	0082      	.short	0x0082
 800b2fa:	0025      	movs	r5, r4
 800b2fc:	681a      	ldr	r2, [r3, #0]
 800b2fe:	3542      	adds	r5, #66	@ 0x42
 800b300:	1d11      	adds	r1, r2, #4
 800b302:	6019      	str	r1, [r3, #0]
 800b304:	6813      	ldr	r3, [r2, #0]
 800b306:	702b      	strb	r3, [r5, #0]
 800b308:	2301      	movs	r3, #1
 800b30a:	e09e      	b.n	800b44a <_printf_i+0x1be>
 800b30c:	6818      	ldr	r0, [r3, #0]
 800b30e:	6809      	ldr	r1, [r1, #0]
 800b310:	1d02      	adds	r2, r0, #4
 800b312:	060d      	lsls	r5, r1, #24
 800b314:	d50b      	bpl.n	800b32e <_printf_i+0xa2>
 800b316:	6806      	ldr	r6, [r0, #0]
 800b318:	601a      	str	r2, [r3, #0]
 800b31a:	2e00      	cmp	r6, #0
 800b31c:	da03      	bge.n	800b326 <_printf_i+0x9a>
 800b31e:	232d      	movs	r3, #45	@ 0x2d
 800b320:	9a03      	ldr	r2, [sp, #12]
 800b322:	4276      	negs	r6, r6
 800b324:	7013      	strb	r3, [r2, #0]
 800b326:	4b5d      	ldr	r3, [pc, #372]	@ (800b49c <_printf_i+0x210>)
 800b328:	270a      	movs	r7, #10
 800b32a:	9304      	str	r3, [sp, #16]
 800b32c:	e018      	b.n	800b360 <_printf_i+0xd4>
 800b32e:	6806      	ldr	r6, [r0, #0]
 800b330:	601a      	str	r2, [r3, #0]
 800b332:	0649      	lsls	r1, r1, #25
 800b334:	d5f1      	bpl.n	800b31a <_printf_i+0x8e>
 800b336:	b236      	sxth	r6, r6
 800b338:	e7ef      	b.n	800b31a <_printf_i+0x8e>
 800b33a:	6808      	ldr	r0, [r1, #0]
 800b33c:	6819      	ldr	r1, [r3, #0]
 800b33e:	c940      	ldmia	r1!, {r6}
 800b340:	0605      	lsls	r5, r0, #24
 800b342:	d402      	bmi.n	800b34a <_printf_i+0xbe>
 800b344:	0640      	lsls	r0, r0, #25
 800b346:	d500      	bpl.n	800b34a <_printf_i+0xbe>
 800b348:	b2b6      	uxth	r6, r6
 800b34a:	6019      	str	r1, [r3, #0]
 800b34c:	4b53      	ldr	r3, [pc, #332]	@ (800b49c <_printf_i+0x210>)
 800b34e:	270a      	movs	r7, #10
 800b350:	9304      	str	r3, [sp, #16]
 800b352:	2a6f      	cmp	r2, #111	@ 0x6f
 800b354:	d100      	bne.n	800b358 <_printf_i+0xcc>
 800b356:	3f02      	subs	r7, #2
 800b358:	0023      	movs	r3, r4
 800b35a:	2200      	movs	r2, #0
 800b35c:	3343      	adds	r3, #67	@ 0x43
 800b35e:	701a      	strb	r2, [r3, #0]
 800b360:	6863      	ldr	r3, [r4, #4]
 800b362:	60a3      	str	r3, [r4, #8]
 800b364:	2b00      	cmp	r3, #0
 800b366:	db06      	blt.n	800b376 <_printf_i+0xea>
 800b368:	2104      	movs	r1, #4
 800b36a:	6822      	ldr	r2, [r4, #0]
 800b36c:	9d03      	ldr	r5, [sp, #12]
 800b36e:	438a      	bics	r2, r1
 800b370:	6022      	str	r2, [r4, #0]
 800b372:	4333      	orrs	r3, r6
 800b374:	d00c      	beq.n	800b390 <_printf_i+0x104>
 800b376:	9d03      	ldr	r5, [sp, #12]
 800b378:	0030      	movs	r0, r6
 800b37a:	0039      	movs	r1, r7
 800b37c:	f7f4 ff64 	bl	8000248 <__aeabi_uidivmod>
 800b380:	9b04      	ldr	r3, [sp, #16]
 800b382:	3d01      	subs	r5, #1
 800b384:	5c5b      	ldrb	r3, [r3, r1]
 800b386:	702b      	strb	r3, [r5, #0]
 800b388:	0033      	movs	r3, r6
 800b38a:	0006      	movs	r6, r0
 800b38c:	429f      	cmp	r7, r3
 800b38e:	d9f3      	bls.n	800b378 <_printf_i+0xec>
 800b390:	2f08      	cmp	r7, #8
 800b392:	d109      	bne.n	800b3a8 <_printf_i+0x11c>
 800b394:	6823      	ldr	r3, [r4, #0]
 800b396:	07db      	lsls	r3, r3, #31
 800b398:	d506      	bpl.n	800b3a8 <_printf_i+0x11c>
 800b39a:	6862      	ldr	r2, [r4, #4]
 800b39c:	6923      	ldr	r3, [r4, #16]
 800b39e:	429a      	cmp	r2, r3
 800b3a0:	dc02      	bgt.n	800b3a8 <_printf_i+0x11c>
 800b3a2:	2330      	movs	r3, #48	@ 0x30
 800b3a4:	3d01      	subs	r5, #1
 800b3a6:	702b      	strb	r3, [r5, #0]
 800b3a8:	9b03      	ldr	r3, [sp, #12]
 800b3aa:	1b5b      	subs	r3, r3, r5
 800b3ac:	6123      	str	r3, [r4, #16]
 800b3ae:	9b07      	ldr	r3, [sp, #28]
 800b3b0:	0021      	movs	r1, r4
 800b3b2:	9300      	str	r3, [sp, #0]
 800b3b4:	9805      	ldr	r0, [sp, #20]
 800b3b6:	9b06      	ldr	r3, [sp, #24]
 800b3b8:	aa09      	add	r2, sp, #36	@ 0x24
 800b3ba:	f7ff fef7 	bl	800b1ac <_printf_common>
 800b3be:	3001      	adds	r0, #1
 800b3c0:	d148      	bne.n	800b454 <_printf_i+0x1c8>
 800b3c2:	2001      	movs	r0, #1
 800b3c4:	4240      	negs	r0, r0
 800b3c6:	b00b      	add	sp, #44	@ 0x2c
 800b3c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3ca:	2220      	movs	r2, #32
 800b3cc:	6809      	ldr	r1, [r1, #0]
 800b3ce:	430a      	orrs	r2, r1
 800b3d0:	6022      	str	r2, [r4, #0]
 800b3d2:	2278      	movs	r2, #120	@ 0x78
 800b3d4:	4932      	ldr	r1, [pc, #200]	@ (800b4a0 <_printf_i+0x214>)
 800b3d6:	9104      	str	r1, [sp, #16]
 800b3d8:	0021      	movs	r1, r4
 800b3da:	3145      	adds	r1, #69	@ 0x45
 800b3dc:	700a      	strb	r2, [r1, #0]
 800b3de:	6819      	ldr	r1, [r3, #0]
 800b3e0:	6822      	ldr	r2, [r4, #0]
 800b3e2:	c940      	ldmia	r1!, {r6}
 800b3e4:	0610      	lsls	r0, r2, #24
 800b3e6:	d402      	bmi.n	800b3ee <_printf_i+0x162>
 800b3e8:	0650      	lsls	r0, r2, #25
 800b3ea:	d500      	bpl.n	800b3ee <_printf_i+0x162>
 800b3ec:	b2b6      	uxth	r6, r6
 800b3ee:	6019      	str	r1, [r3, #0]
 800b3f0:	07d3      	lsls	r3, r2, #31
 800b3f2:	d502      	bpl.n	800b3fa <_printf_i+0x16e>
 800b3f4:	2320      	movs	r3, #32
 800b3f6:	4313      	orrs	r3, r2
 800b3f8:	6023      	str	r3, [r4, #0]
 800b3fa:	2e00      	cmp	r6, #0
 800b3fc:	d001      	beq.n	800b402 <_printf_i+0x176>
 800b3fe:	2710      	movs	r7, #16
 800b400:	e7aa      	b.n	800b358 <_printf_i+0xcc>
 800b402:	2220      	movs	r2, #32
 800b404:	6823      	ldr	r3, [r4, #0]
 800b406:	4393      	bics	r3, r2
 800b408:	6023      	str	r3, [r4, #0]
 800b40a:	e7f8      	b.n	800b3fe <_printf_i+0x172>
 800b40c:	681a      	ldr	r2, [r3, #0]
 800b40e:	680d      	ldr	r5, [r1, #0]
 800b410:	1d10      	adds	r0, r2, #4
 800b412:	6949      	ldr	r1, [r1, #20]
 800b414:	6018      	str	r0, [r3, #0]
 800b416:	6813      	ldr	r3, [r2, #0]
 800b418:	062e      	lsls	r6, r5, #24
 800b41a:	d501      	bpl.n	800b420 <_printf_i+0x194>
 800b41c:	6019      	str	r1, [r3, #0]
 800b41e:	e002      	b.n	800b426 <_printf_i+0x19a>
 800b420:	066d      	lsls	r5, r5, #25
 800b422:	d5fb      	bpl.n	800b41c <_printf_i+0x190>
 800b424:	8019      	strh	r1, [r3, #0]
 800b426:	2300      	movs	r3, #0
 800b428:	9d03      	ldr	r5, [sp, #12]
 800b42a:	6123      	str	r3, [r4, #16]
 800b42c:	e7bf      	b.n	800b3ae <_printf_i+0x122>
 800b42e:	681a      	ldr	r2, [r3, #0]
 800b430:	1d11      	adds	r1, r2, #4
 800b432:	6019      	str	r1, [r3, #0]
 800b434:	6815      	ldr	r5, [r2, #0]
 800b436:	2100      	movs	r1, #0
 800b438:	0028      	movs	r0, r5
 800b43a:	6862      	ldr	r2, [r4, #4]
 800b43c:	f000 f9ff 	bl	800b83e <memchr>
 800b440:	2800      	cmp	r0, #0
 800b442:	d001      	beq.n	800b448 <_printf_i+0x1bc>
 800b444:	1b40      	subs	r0, r0, r5
 800b446:	6060      	str	r0, [r4, #4]
 800b448:	6863      	ldr	r3, [r4, #4]
 800b44a:	6123      	str	r3, [r4, #16]
 800b44c:	2300      	movs	r3, #0
 800b44e:	9a03      	ldr	r2, [sp, #12]
 800b450:	7013      	strb	r3, [r2, #0]
 800b452:	e7ac      	b.n	800b3ae <_printf_i+0x122>
 800b454:	002a      	movs	r2, r5
 800b456:	6923      	ldr	r3, [r4, #16]
 800b458:	9906      	ldr	r1, [sp, #24]
 800b45a:	9805      	ldr	r0, [sp, #20]
 800b45c:	9d07      	ldr	r5, [sp, #28]
 800b45e:	47a8      	blx	r5
 800b460:	3001      	adds	r0, #1
 800b462:	d0ae      	beq.n	800b3c2 <_printf_i+0x136>
 800b464:	6823      	ldr	r3, [r4, #0]
 800b466:	079b      	lsls	r3, r3, #30
 800b468:	d415      	bmi.n	800b496 <_printf_i+0x20a>
 800b46a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b46c:	68e0      	ldr	r0, [r4, #12]
 800b46e:	4298      	cmp	r0, r3
 800b470:	daa9      	bge.n	800b3c6 <_printf_i+0x13a>
 800b472:	0018      	movs	r0, r3
 800b474:	e7a7      	b.n	800b3c6 <_printf_i+0x13a>
 800b476:	0022      	movs	r2, r4
 800b478:	2301      	movs	r3, #1
 800b47a:	9906      	ldr	r1, [sp, #24]
 800b47c:	9805      	ldr	r0, [sp, #20]
 800b47e:	9e07      	ldr	r6, [sp, #28]
 800b480:	3219      	adds	r2, #25
 800b482:	47b0      	blx	r6
 800b484:	3001      	adds	r0, #1
 800b486:	d09c      	beq.n	800b3c2 <_printf_i+0x136>
 800b488:	3501      	adds	r5, #1
 800b48a:	68e3      	ldr	r3, [r4, #12]
 800b48c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b48e:	1a9b      	subs	r3, r3, r2
 800b490:	42ab      	cmp	r3, r5
 800b492:	dcf0      	bgt.n	800b476 <_printf_i+0x1ea>
 800b494:	e7e9      	b.n	800b46a <_printf_i+0x1de>
 800b496:	2500      	movs	r5, #0
 800b498:	e7f7      	b.n	800b48a <_printf_i+0x1fe>
 800b49a:	46c0      	nop			@ (mov r8, r8)
 800b49c:	0800e90a 	.word	0x0800e90a
 800b4a0:	0800e91b 	.word	0x0800e91b

0800b4a4 <std>:
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	b510      	push	{r4, lr}
 800b4a8:	0004      	movs	r4, r0
 800b4aa:	6003      	str	r3, [r0, #0]
 800b4ac:	6043      	str	r3, [r0, #4]
 800b4ae:	6083      	str	r3, [r0, #8]
 800b4b0:	8181      	strh	r1, [r0, #12]
 800b4b2:	6643      	str	r3, [r0, #100]	@ 0x64
 800b4b4:	81c2      	strh	r2, [r0, #14]
 800b4b6:	6103      	str	r3, [r0, #16]
 800b4b8:	6143      	str	r3, [r0, #20]
 800b4ba:	6183      	str	r3, [r0, #24]
 800b4bc:	0019      	movs	r1, r3
 800b4be:	2208      	movs	r2, #8
 800b4c0:	305c      	adds	r0, #92	@ 0x5c
 800b4c2:	f000 f935 	bl	800b730 <memset>
 800b4c6:	4b0b      	ldr	r3, [pc, #44]	@ (800b4f4 <std+0x50>)
 800b4c8:	6224      	str	r4, [r4, #32]
 800b4ca:	6263      	str	r3, [r4, #36]	@ 0x24
 800b4cc:	4b0a      	ldr	r3, [pc, #40]	@ (800b4f8 <std+0x54>)
 800b4ce:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b4d0:	4b0a      	ldr	r3, [pc, #40]	@ (800b4fc <std+0x58>)
 800b4d2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b4d4:	4b0a      	ldr	r3, [pc, #40]	@ (800b500 <std+0x5c>)
 800b4d6:	6323      	str	r3, [r4, #48]	@ 0x30
 800b4d8:	4b0a      	ldr	r3, [pc, #40]	@ (800b504 <std+0x60>)
 800b4da:	429c      	cmp	r4, r3
 800b4dc:	d005      	beq.n	800b4ea <std+0x46>
 800b4de:	4b0a      	ldr	r3, [pc, #40]	@ (800b508 <std+0x64>)
 800b4e0:	429c      	cmp	r4, r3
 800b4e2:	d002      	beq.n	800b4ea <std+0x46>
 800b4e4:	4b09      	ldr	r3, [pc, #36]	@ (800b50c <std+0x68>)
 800b4e6:	429c      	cmp	r4, r3
 800b4e8:	d103      	bne.n	800b4f2 <std+0x4e>
 800b4ea:	0020      	movs	r0, r4
 800b4ec:	3058      	adds	r0, #88	@ 0x58
 800b4ee:	f000 f9a3 	bl	800b838 <__retarget_lock_init_recursive>
 800b4f2:	bd10      	pop	{r4, pc}
 800b4f4:	0800b699 	.word	0x0800b699
 800b4f8:	0800b6c1 	.word	0x0800b6c1
 800b4fc:	0800b6f9 	.word	0x0800b6f9
 800b500:	0800b725 	.word	0x0800b725
 800b504:	20000470 	.word	0x20000470
 800b508:	200004d8 	.word	0x200004d8
 800b50c:	20000540 	.word	0x20000540

0800b510 <stdio_exit_handler>:
 800b510:	b510      	push	{r4, lr}
 800b512:	4a03      	ldr	r2, [pc, #12]	@ (800b520 <stdio_exit_handler+0x10>)
 800b514:	4903      	ldr	r1, [pc, #12]	@ (800b524 <stdio_exit_handler+0x14>)
 800b516:	4804      	ldr	r0, [pc, #16]	@ (800b528 <stdio_exit_handler+0x18>)
 800b518:	f000 f86c 	bl	800b5f4 <_fwalk_sglue>
 800b51c:	bd10      	pop	{r4, pc}
 800b51e:	46c0      	nop			@ (mov r8, r8)
 800b520:	2000000c 	.word	0x2000000c
 800b524:	0800d25d 	.word	0x0800d25d
 800b528:	2000001c 	.word	0x2000001c

0800b52c <cleanup_stdio>:
 800b52c:	6841      	ldr	r1, [r0, #4]
 800b52e:	4b0b      	ldr	r3, [pc, #44]	@ (800b55c <cleanup_stdio+0x30>)
 800b530:	b510      	push	{r4, lr}
 800b532:	0004      	movs	r4, r0
 800b534:	4299      	cmp	r1, r3
 800b536:	d001      	beq.n	800b53c <cleanup_stdio+0x10>
 800b538:	f001 fe90 	bl	800d25c <_fflush_r>
 800b53c:	68a1      	ldr	r1, [r4, #8]
 800b53e:	4b08      	ldr	r3, [pc, #32]	@ (800b560 <cleanup_stdio+0x34>)
 800b540:	4299      	cmp	r1, r3
 800b542:	d002      	beq.n	800b54a <cleanup_stdio+0x1e>
 800b544:	0020      	movs	r0, r4
 800b546:	f001 fe89 	bl	800d25c <_fflush_r>
 800b54a:	68e1      	ldr	r1, [r4, #12]
 800b54c:	4b05      	ldr	r3, [pc, #20]	@ (800b564 <cleanup_stdio+0x38>)
 800b54e:	4299      	cmp	r1, r3
 800b550:	d002      	beq.n	800b558 <cleanup_stdio+0x2c>
 800b552:	0020      	movs	r0, r4
 800b554:	f001 fe82 	bl	800d25c <_fflush_r>
 800b558:	bd10      	pop	{r4, pc}
 800b55a:	46c0      	nop			@ (mov r8, r8)
 800b55c:	20000470 	.word	0x20000470
 800b560:	200004d8 	.word	0x200004d8
 800b564:	20000540 	.word	0x20000540

0800b568 <global_stdio_init.part.0>:
 800b568:	b510      	push	{r4, lr}
 800b56a:	4b09      	ldr	r3, [pc, #36]	@ (800b590 <global_stdio_init.part.0+0x28>)
 800b56c:	4a09      	ldr	r2, [pc, #36]	@ (800b594 <global_stdio_init.part.0+0x2c>)
 800b56e:	2104      	movs	r1, #4
 800b570:	601a      	str	r2, [r3, #0]
 800b572:	4809      	ldr	r0, [pc, #36]	@ (800b598 <global_stdio_init.part.0+0x30>)
 800b574:	2200      	movs	r2, #0
 800b576:	f7ff ff95 	bl	800b4a4 <std>
 800b57a:	2201      	movs	r2, #1
 800b57c:	2109      	movs	r1, #9
 800b57e:	4807      	ldr	r0, [pc, #28]	@ (800b59c <global_stdio_init.part.0+0x34>)
 800b580:	f7ff ff90 	bl	800b4a4 <std>
 800b584:	2202      	movs	r2, #2
 800b586:	2112      	movs	r1, #18
 800b588:	4805      	ldr	r0, [pc, #20]	@ (800b5a0 <global_stdio_init.part.0+0x38>)
 800b58a:	f7ff ff8b 	bl	800b4a4 <std>
 800b58e:	bd10      	pop	{r4, pc}
 800b590:	200005a8 	.word	0x200005a8
 800b594:	0800b511 	.word	0x0800b511
 800b598:	20000470 	.word	0x20000470
 800b59c:	200004d8 	.word	0x200004d8
 800b5a0:	20000540 	.word	0x20000540

0800b5a4 <__sfp_lock_acquire>:
 800b5a4:	b510      	push	{r4, lr}
 800b5a6:	4802      	ldr	r0, [pc, #8]	@ (800b5b0 <__sfp_lock_acquire+0xc>)
 800b5a8:	f000 f947 	bl	800b83a <__retarget_lock_acquire_recursive>
 800b5ac:	bd10      	pop	{r4, pc}
 800b5ae:	46c0      	nop			@ (mov r8, r8)
 800b5b0:	200005b1 	.word	0x200005b1

0800b5b4 <__sfp_lock_release>:
 800b5b4:	b510      	push	{r4, lr}
 800b5b6:	4802      	ldr	r0, [pc, #8]	@ (800b5c0 <__sfp_lock_release+0xc>)
 800b5b8:	f000 f940 	bl	800b83c <__retarget_lock_release_recursive>
 800b5bc:	bd10      	pop	{r4, pc}
 800b5be:	46c0      	nop			@ (mov r8, r8)
 800b5c0:	200005b1 	.word	0x200005b1

0800b5c4 <__sinit>:
 800b5c4:	b510      	push	{r4, lr}
 800b5c6:	0004      	movs	r4, r0
 800b5c8:	f7ff ffec 	bl	800b5a4 <__sfp_lock_acquire>
 800b5cc:	6a23      	ldr	r3, [r4, #32]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d002      	beq.n	800b5d8 <__sinit+0x14>
 800b5d2:	f7ff ffef 	bl	800b5b4 <__sfp_lock_release>
 800b5d6:	bd10      	pop	{r4, pc}
 800b5d8:	4b04      	ldr	r3, [pc, #16]	@ (800b5ec <__sinit+0x28>)
 800b5da:	6223      	str	r3, [r4, #32]
 800b5dc:	4b04      	ldr	r3, [pc, #16]	@ (800b5f0 <__sinit+0x2c>)
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d1f6      	bne.n	800b5d2 <__sinit+0xe>
 800b5e4:	f7ff ffc0 	bl	800b568 <global_stdio_init.part.0>
 800b5e8:	e7f3      	b.n	800b5d2 <__sinit+0xe>
 800b5ea:	46c0      	nop			@ (mov r8, r8)
 800b5ec:	0800b52d 	.word	0x0800b52d
 800b5f0:	200005a8 	.word	0x200005a8

0800b5f4 <_fwalk_sglue>:
 800b5f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b5f6:	0014      	movs	r4, r2
 800b5f8:	2600      	movs	r6, #0
 800b5fa:	9000      	str	r0, [sp, #0]
 800b5fc:	9101      	str	r1, [sp, #4]
 800b5fe:	68a5      	ldr	r5, [r4, #8]
 800b600:	6867      	ldr	r7, [r4, #4]
 800b602:	3f01      	subs	r7, #1
 800b604:	d504      	bpl.n	800b610 <_fwalk_sglue+0x1c>
 800b606:	6824      	ldr	r4, [r4, #0]
 800b608:	2c00      	cmp	r4, #0
 800b60a:	d1f8      	bne.n	800b5fe <_fwalk_sglue+0xa>
 800b60c:	0030      	movs	r0, r6
 800b60e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b610:	89ab      	ldrh	r3, [r5, #12]
 800b612:	2b01      	cmp	r3, #1
 800b614:	d908      	bls.n	800b628 <_fwalk_sglue+0x34>
 800b616:	220e      	movs	r2, #14
 800b618:	5eab      	ldrsh	r3, [r5, r2]
 800b61a:	3301      	adds	r3, #1
 800b61c:	d004      	beq.n	800b628 <_fwalk_sglue+0x34>
 800b61e:	0029      	movs	r1, r5
 800b620:	9800      	ldr	r0, [sp, #0]
 800b622:	9b01      	ldr	r3, [sp, #4]
 800b624:	4798      	blx	r3
 800b626:	4306      	orrs	r6, r0
 800b628:	3568      	adds	r5, #104	@ 0x68
 800b62a:	e7ea      	b.n	800b602 <_fwalk_sglue+0xe>

0800b62c <sniprintf>:
 800b62c:	b40c      	push	{r2, r3}
 800b62e:	b530      	push	{r4, r5, lr}
 800b630:	4b18      	ldr	r3, [pc, #96]	@ (800b694 <sniprintf+0x68>)
 800b632:	000c      	movs	r4, r1
 800b634:	681d      	ldr	r5, [r3, #0]
 800b636:	b09d      	sub	sp, #116	@ 0x74
 800b638:	2900      	cmp	r1, #0
 800b63a:	da08      	bge.n	800b64e <sniprintf+0x22>
 800b63c:	238b      	movs	r3, #139	@ 0x8b
 800b63e:	2001      	movs	r0, #1
 800b640:	602b      	str	r3, [r5, #0]
 800b642:	4240      	negs	r0, r0
 800b644:	b01d      	add	sp, #116	@ 0x74
 800b646:	bc30      	pop	{r4, r5}
 800b648:	bc08      	pop	{r3}
 800b64a:	b002      	add	sp, #8
 800b64c:	4718      	bx	r3
 800b64e:	2382      	movs	r3, #130	@ 0x82
 800b650:	466a      	mov	r2, sp
 800b652:	009b      	lsls	r3, r3, #2
 800b654:	8293      	strh	r3, [r2, #20]
 800b656:	2300      	movs	r3, #0
 800b658:	9002      	str	r0, [sp, #8]
 800b65a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b65c:	9006      	str	r0, [sp, #24]
 800b65e:	4299      	cmp	r1, r3
 800b660:	d000      	beq.n	800b664 <sniprintf+0x38>
 800b662:	1e4b      	subs	r3, r1, #1
 800b664:	9304      	str	r3, [sp, #16]
 800b666:	9307      	str	r3, [sp, #28]
 800b668:	2301      	movs	r3, #1
 800b66a:	466a      	mov	r2, sp
 800b66c:	425b      	negs	r3, r3
 800b66e:	82d3      	strh	r3, [r2, #22]
 800b670:	0028      	movs	r0, r5
 800b672:	ab21      	add	r3, sp, #132	@ 0x84
 800b674:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b676:	a902      	add	r1, sp, #8
 800b678:	9301      	str	r3, [sp, #4]
 800b67a:	f001 fc6b 	bl	800cf54 <_svfiprintf_r>
 800b67e:	1c43      	adds	r3, r0, #1
 800b680:	da01      	bge.n	800b686 <sniprintf+0x5a>
 800b682:	238b      	movs	r3, #139	@ 0x8b
 800b684:	602b      	str	r3, [r5, #0]
 800b686:	2c00      	cmp	r4, #0
 800b688:	d0dc      	beq.n	800b644 <sniprintf+0x18>
 800b68a:	2200      	movs	r2, #0
 800b68c:	9b02      	ldr	r3, [sp, #8]
 800b68e:	701a      	strb	r2, [r3, #0]
 800b690:	e7d8      	b.n	800b644 <sniprintf+0x18>
 800b692:	46c0      	nop			@ (mov r8, r8)
 800b694:	20000018 	.word	0x20000018

0800b698 <__sread>:
 800b698:	b570      	push	{r4, r5, r6, lr}
 800b69a:	000c      	movs	r4, r1
 800b69c:	250e      	movs	r5, #14
 800b69e:	5f49      	ldrsh	r1, [r1, r5]
 800b6a0:	f000 f878 	bl	800b794 <_read_r>
 800b6a4:	2800      	cmp	r0, #0
 800b6a6:	db03      	blt.n	800b6b0 <__sread+0x18>
 800b6a8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b6aa:	181b      	adds	r3, r3, r0
 800b6ac:	6563      	str	r3, [r4, #84]	@ 0x54
 800b6ae:	bd70      	pop	{r4, r5, r6, pc}
 800b6b0:	89a3      	ldrh	r3, [r4, #12]
 800b6b2:	4a02      	ldr	r2, [pc, #8]	@ (800b6bc <__sread+0x24>)
 800b6b4:	4013      	ands	r3, r2
 800b6b6:	81a3      	strh	r3, [r4, #12]
 800b6b8:	e7f9      	b.n	800b6ae <__sread+0x16>
 800b6ba:	46c0      	nop			@ (mov r8, r8)
 800b6bc:	ffffefff 	.word	0xffffefff

0800b6c0 <__swrite>:
 800b6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6c2:	001f      	movs	r7, r3
 800b6c4:	898b      	ldrh	r3, [r1, #12]
 800b6c6:	0005      	movs	r5, r0
 800b6c8:	000c      	movs	r4, r1
 800b6ca:	0016      	movs	r6, r2
 800b6cc:	05db      	lsls	r3, r3, #23
 800b6ce:	d505      	bpl.n	800b6dc <__swrite+0x1c>
 800b6d0:	230e      	movs	r3, #14
 800b6d2:	5ec9      	ldrsh	r1, [r1, r3]
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	2302      	movs	r3, #2
 800b6d8:	f000 f848 	bl	800b76c <_lseek_r>
 800b6dc:	89a3      	ldrh	r3, [r4, #12]
 800b6de:	4a05      	ldr	r2, [pc, #20]	@ (800b6f4 <__swrite+0x34>)
 800b6e0:	0028      	movs	r0, r5
 800b6e2:	4013      	ands	r3, r2
 800b6e4:	81a3      	strh	r3, [r4, #12]
 800b6e6:	0032      	movs	r2, r6
 800b6e8:	230e      	movs	r3, #14
 800b6ea:	5ee1      	ldrsh	r1, [r4, r3]
 800b6ec:	003b      	movs	r3, r7
 800b6ee:	f000 f865 	bl	800b7bc <_write_r>
 800b6f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6f4:	ffffefff 	.word	0xffffefff

0800b6f8 <__sseek>:
 800b6f8:	b570      	push	{r4, r5, r6, lr}
 800b6fa:	000c      	movs	r4, r1
 800b6fc:	250e      	movs	r5, #14
 800b6fe:	5f49      	ldrsh	r1, [r1, r5]
 800b700:	f000 f834 	bl	800b76c <_lseek_r>
 800b704:	89a3      	ldrh	r3, [r4, #12]
 800b706:	1c42      	adds	r2, r0, #1
 800b708:	d103      	bne.n	800b712 <__sseek+0x1a>
 800b70a:	4a05      	ldr	r2, [pc, #20]	@ (800b720 <__sseek+0x28>)
 800b70c:	4013      	ands	r3, r2
 800b70e:	81a3      	strh	r3, [r4, #12]
 800b710:	bd70      	pop	{r4, r5, r6, pc}
 800b712:	2280      	movs	r2, #128	@ 0x80
 800b714:	0152      	lsls	r2, r2, #5
 800b716:	4313      	orrs	r3, r2
 800b718:	81a3      	strh	r3, [r4, #12]
 800b71a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b71c:	e7f8      	b.n	800b710 <__sseek+0x18>
 800b71e:	46c0      	nop			@ (mov r8, r8)
 800b720:	ffffefff 	.word	0xffffefff

0800b724 <__sclose>:
 800b724:	b510      	push	{r4, lr}
 800b726:	230e      	movs	r3, #14
 800b728:	5ec9      	ldrsh	r1, [r1, r3]
 800b72a:	f000 f80d 	bl	800b748 <_close_r>
 800b72e:	bd10      	pop	{r4, pc}

0800b730 <memset>:
 800b730:	0003      	movs	r3, r0
 800b732:	1882      	adds	r2, r0, r2
 800b734:	4293      	cmp	r3, r2
 800b736:	d100      	bne.n	800b73a <memset+0xa>
 800b738:	4770      	bx	lr
 800b73a:	7019      	strb	r1, [r3, #0]
 800b73c:	3301      	adds	r3, #1
 800b73e:	e7f9      	b.n	800b734 <memset+0x4>

0800b740 <_localeconv_r>:
 800b740:	4800      	ldr	r0, [pc, #0]	@ (800b744 <_localeconv_r+0x4>)
 800b742:	4770      	bx	lr
 800b744:	20000158 	.word	0x20000158

0800b748 <_close_r>:
 800b748:	2300      	movs	r3, #0
 800b74a:	b570      	push	{r4, r5, r6, lr}
 800b74c:	4d06      	ldr	r5, [pc, #24]	@ (800b768 <_close_r+0x20>)
 800b74e:	0004      	movs	r4, r0
 800b750:	0008      	movs	r0, r1
 800b752:	602b      	str	r3, [r5, #0]
 800b754:	f7f9 fbd8 	bl	8004f08 <_close>
 800b758:	1c43      	adds	r3, r0, #1
 800b75a:	d103      	bne.n	800b764 <_close_r+0x1c>
 800b75c:	682b      	ldr	r3, [r5, #0]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d000      	beq.n	800b764 <_close_r+0x1c>
 800b762:	6023      	str	r3, [r4, #0]
 800b764:	bd70      	pop	{r4, r5, r6, pc}
 800b766:	46c0      	nop			@ (mov r8, r8)
 800b768:	200005ac 	.word	0x200005ac

0800b76c <_lseek_r>:
 800b76c:	b570      	push	{r4, r5, r6, lr}
 800b76e:	0004      	movs	r4, r0
 800b770:	0008      	movs	r0, r1
 800b772:	0011      	movs	r1, r2
 800b774:	001a      	movs	r2, r3
 800b776:	2300      	movs	r3, #0
 800b778:	4d05      	ldr	r5, [pc, #20]	@ (800b790 <_lseek_r+0x24>)
 800b77a:	602b      	str	r3, [r5, #0]
 800b77c:	f7f9 fbe5 	bl	8004f4a <_lseek>
 800b780:	1c43      	adds	r3, r0, #1
 800b782:	d103      	bne.n	800b78c <_lseek_r+0x20>
 800b784:	682b      	ldr	r3, [r5, #0]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d000      	beq.n	800b78c <_lseek_r+0x20>
 800b78a:	6023      	str	r3, [r4, #0]
 800b78c:	bd70      	pop	{r4, r5, r6, pc}
 800b78e:	46c0      	nop			@ (mov r8, r8)
 800b790:	200005ac 	.word	0x200005ac

0800b794 <_read_r>:
 800b794:	b570      	push	{r4, r5, r6, lr}
 800b796:	0004      	movs	r4, r0
 800b798:	0008      	movs	r0, r1
 800b79a:	0011      	movs	r1, r2
 800b79c:	001a      	movs	r2, r3
 800b79e:	2300      	movs	r3, #0
 800b7a0:	4d05      	ldr	r5, [pc, #20]	@ (800b7b8 <_read_r+0x24>)
 800b7a2:	602b      	str	r3, [r5, #0]
 800b7a4:	f7f9 fb77 	bl	8004e96 <_read>
 800b7a8:	1c43      	adds	r3, r0, #1
 800b7aa:	d103      	bne.n	800b7b4 <_read_r+0x20>
 800b7ac:	682b      	ldr	r3, [r5, #0]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d000      	beq.n	800b7b4 <_read_r+0x20>
 800b7b2:	6023      	str	r3, [r4, #0]
 800b7b4:	bd70      	pop	{r4, r5, r6, pc}
 800b7b6:	46c0      	nop			@ (mov r8, r8)
 800b7b8:	200005ac 	.word	0x200005ac

0800b7bc <_write_r>:
 800b7bc:	b570      	push	{r4, r5, r6, lr}
 800b7be:	0004      	movs	r4, r0
 800b7c0:	0008      	movs	r0, r1
 800b7c2:	0011      	movs	r1, r2
 800b7c4:	001a      	movs	r2, r3
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	4d05      	ldr	r5, [pc, #20]	@ (800b7e0 <_write_r+0x24>)
 800b7ca:	602b      	str	r3, [r5, #0]
 800b7cc:	f7f9 fb80 	bl	8004ed0 <_write>
 800b7d0:	1c43      	adds	r3, r0, #1
 800b7d2:	d103      	bne.n	800b7dc <_write_r+0x20>
 800b7d4:	682b      	ldr	r3, [r5, #0]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d000      	beq.n	800b7dc <_write_r+0x20>
 800b7da:	6023      	str	r3, [r4, #0]
 800b7dc:	bd70      	pop	{r4, r5, r6, pc}
 800b7de:	46c0      	nop			@ (mov r8, r8)
 800b7e0:	200005ac 	.word	0x200005ac

0800b7e4 <__errno>:
 800b7e4:	4b01      	ldr	r3, [pc, #4]	@ (800b7ec <__errno+0x8>)
 800b7e6:	6818      	ldr	r0, [r3, #0]
 800b7e8:	4770      	bx	lr
 800b7ea:	46c0      	nop			@ (mov r8, r8)
 800b7ec:	20000018 	.word	0x20000018

0800b7f0 <__libc_init_array>:
 800b7f0:	b570      	push	{r4, r5, r6, lr}
 800b7f2:	2600      	movs	r6, #0
 800b7f4:	4c0c      	ldr	r4, [pc, #48]	@ (800b828 <__libc_init_array+0x38>)
 800b7f6:	4d0d      	ldr	r5, [pc, #52]	@ (800b82c <__libc_init_array+0x3c>)
 800b7f8:	1b64      	subs	r4, r4, r5
 800b7fa:	10a4      	asrs	r4, r4, #2
 800b7fc:	42a6      	cmp	r6, r4
 800b7fe:	d109      	bne.n	800b814 <__libc_init_array+0x24>
 800b800:	2600      	movs	r6, #0
 800b802:	f002 ff8d 	bl	800e720 <_init>
 800b806:	4c0a      	ldr	r4, [pc, #40]	@ (800b830 <__libc_init_array+0x40>)
 800b808:	4d0a      	ldr	r5, [pc, #40]	@ (800b834 <__libc_init_array+0x44>)
 800b80a:	1b64      	subs	r4, r4, r5
 800b80c:	10a4      	asrs	r4, r4, #2
 800b80e:	42a6      	cmp	r6, r4
 800b810:	d105      	bne.n	800b81e <__libc_init_array+0x2e>
 800b812:	bd70      	pop	{r4, r5, r6, pc}
 800b814:	00b3      	lsls	r3, r6, #2
 800b816:	58eb      	ldr	r3, [r5, r3]
 800b818:	4798      	blx	r3
 800b81a:	3601      	adds	r6, #1
 800b81c:	e7ee      	b.n	800b7fc <__libc_init_array+0xc>
 800b81e:	00b3      	lsls	r3, r6, #2
 800b820:	58eb      	ldr	r3, [r5, r3]
 800b822:	4798      	blx	r3
 800b824:	3601      	adds	r6, #1
 800b826:	e7f2      	b.n	800b80e <__libc_init_array+0x1e>
 800b828:	0800f04c 	.word	0x0800f04c
 800b82c:	0800f04c 	.word	0x0800f04c
 800b830:	0800f050 	.word	0x0800f050
 800b834:	0800f04c 	.word	0x0800f04c

0800b838 <__retarget_lock_init_recursive>:
 800b838:	4770      	bx	lr

0800b83a <__retarget_lock_acquire_recursive>:
 800b83a:	4770      	bx	lr

0800b83c <__retarget_lock_release_recursive>:
 800b83c:	4770      	bx	lr

0800b83e <memchr>:
 800b83e:	b2c9      	uxtb	r1, r1
 800b840:	1882      	adds	r2, r0, r2
 800b842:	4290      	cmp	r0, r2
 800b844:	d101      	bne.n	800b84a <memchr+0xc>
 800b846:	2000      	movs	r0, #0
 800b848:	4770      	bx	lr
 800b84a:	7803      	ldrb	r3, [r0, #0]
 800b84c:	428b      	cmp	r3, r1
 800b84e:	d0fb      	beq.n	800b848 <memchr+0xa>
 800b850:	3001      	adds	r0, #1
 800b852:	e7f6      	b.n	800b842 <memchr+0x4>

0800b854 <memcpy>:
 800b854:	2300      	movs	r3, #0
 800b856:	b510      	push	{r4, lr}
 800b858:	429a      	cmp	r2, r3
 800b85a:	d100      	bne.n	800b85e <memcpy+0xa>
 800b85c:	bd10      	pop	{r4, pc}
 800b85e:	5ccc      	ldrb	r4, [r1, r3]
 800b860:	54c4      	strb	r4, [r0, r3]
 800b862:	3301      	adds	r3, #1
 800b864:	e7f8      	b.n	800b858 <memcpy+0x4>

0800b866 <quorem>:
 800b866:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b868:	6903      	ldr	r3, [r0, #16]
 800b86a:	690c      	ldr	r4, [r1, #16]
 800b86c:	b089      	sub	sp, #36	@ 0x24
 800b86e:	9003      	str	r0, [sp, #12]
 800b870:	9106      	str	r1, [sp, #24]
 800b872:	2000      	movs	r0, #0
 800b874:	42a3      	cmp	r3, r4
 800b876:	db63      	blt.n	800b940 <quorem+0xda>
 800b878:	000b      	movs	r3, r1
 800b87a:	3c01      	subs	r4, #1
 800b87c:	3314      	adds	r3, #20
 800b87e:	00a5      	lsls	r5, r4, #2
 800b880:	9304      	str	r3, [sp, #16]
 800b882:	195b      	adds	r3, r3, r5
 800b884:	9305      	str	r3, [sp, #20]
 800b886:	9b03      	ldr	r3, [sp, #12]
 800b888:	3314      	adds	r3, #20
 800b88a:	9301      	str	r3, [sp, #4]
 800b88c:	195d      	adds	r5, r3, r5
 800b88e:	9b05      	ldr	r3, [sp, #20]
 800b890:	682f      	ldr	r7, [r5, #0]
 800b892:	681e      	ldr	r6, [r3, #0]
 800b894:	0038      	movs	r0, r7
 800b896:	3601      	adds	r6, #1
 800b898:	0031      	movs	r1, r6
 800b89a:	f7f4 fc4f 	bl	800013c <__udivsi3>
 800b89e:	9002      	str	r0, [sp, #8]
 800b8a0:	42b7      	cmp	r7, r6
 800b8a2:	d327      	bcc.n	800b8f4 <quorem+0x8e>
 800b8a4:	9b04      	ldr	r3, [sp, #16]
 800b8a6:	2700      	movs	r7, #0
 800b8a8:	469c      	mov	ip, r3
 800b8aa:	9e01      	ldr	r6, [sp, #4]
 800b8ac:	9707      	str	r7, [sp, #28]
 800b8ae:	4662      	mov	r2, ip
 800b8b0:	ca08      	ldmia	r2!, {r3}
 800b8b2:	6830      	ldr	r0, [r6, #0]
 800b8b4:	4694      	mov	ip, r2
 800b8b6:	9a02      	ldr	r2, [sp, #8]
 800b8b8:	b299      	uxth	r1, r3
 800b8ba:	4351      	muls	r1, r2
 800b8bc:	0c1b      	lsrs	r3, r3, #16
 800b8be:	4353      	muls	r3, r2
 800b8c0:	19c9      	adds	r1, r1, r7
 800b8c2:	0c0a      	lsrs	r2, r1, #16
 800b8c4:	189b      	adds	r3, r3, r2
 800b8c6:	b289      	uxth	r1, r1
 800b8c8:	b282      	uxth	r2, r0
 800b8ca:	1a52      	subs	r2, r2, r1
 800b8cc:	9907      	ldr	r1, [sp, #28]
 800b8ce:	0c1f      	lsrs	r7, r3, #16
 800b8d0:	1852      	adds	r2, r2, r1
 800b8d2:	0c00      	lsrs	r0, r0, #16
 800b8d4:	b29b      	uxth	r3, r3
 800b8d6:	1411      	asrs	r1, r2, #16
 800b8d8:	1ac3      	subs	r3, r0, r3
 800b8da:	185b      	adds	r3, r3, r1
 800b8dc:	1419      	asrs	r1, r3, #16
 800b8de:	b292      	uxth	r2, r2
 800b8e0:	041b      	lsls	r3, r3, #16
 800b8e2:	431a      	orrs	r2, r3
 800b8e4:	9b05      	ldr	r3, [sp, #20]
 800b8e6:	9107      	str	r1, [sp, #28]
 800b8e8:	c604      	stmia	r6!, {r2}
 800b8ea:	4563      	cmp	r3, ip
 800b8ec:	d2df      	bcs.n	800b8ae <quorem+0x48>
 800b8ee:	682b      	ldr	r3, [r5, #0]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d02b      	beq.n	800b94c <quorem+0xe6>
 800b8f4:	9906      	ldr	r1, [sp, #24]
 800b8f6:	9803      	ldr	r0, [sp, #12]
 800b8f8:	f001 f9b6 	bl	800cc68 <__mcmp>
 800b8fc:	2800      	cmp	r0, #0
 800b8fe:	db1e      	blt.n	800b93e <quorem+0xd8>
 800b900:	2600      	movs	r6, #0
 800b902:	9d01      	ldr	r5, [sp, #4]
 800b904:	9904      	ldr	r1, [sp, #16]
 800b906:	c901      	ldmia	r1!, {r0}
 800b908:	682b      	ldr	r3, [r5, #0]
 800b90a:	b287      	uxth	r7, r0
 800b90c:	b29a      	uxth	r2, r3
 800b90e:	1bd2      	subs	r2, r2, r7
 800b910:	1992      	adds	r2, r2, r6
 800b912:	0c00      	lsrs	r0, r0, #16
 800b914:	0c1b      	lsrs	r3, r3, #16
 800b916:	1a1b      	subs	r3, r3, r0
 800b918:	1410      	asrs	r0, r2, #16
 800b91a:	181b      	adds	r3, r3, r0
 800b91c:	141e      	asrs	r6, r3, #16
 800b91e:	b292      	uxth	r2, r2
 800b920:	041b      	lsls	r3, r3, #16
 800b922:	431a      	orrs	r2, r3
 800b924:	9b05      	ldr	r3, [sp, #20]
 800b926:	c504      	stmia	r5!, {r2}
 800b928:	428b      	cmp	r3, r1
 800b92a:	d2ec      	bcs.n	800b906 <quorem+0xa0>
 800b92c:	9a01      	ldr	r2, [sp, #4]
 800b92e:	00a3      	lsls	r3, r4, #2
 800b930:	18d3      	adds	r3, r2, r3
 800b932:	681a      	ldr	r2, [r3, #0]
 800b934:	2a00      	cmp	r2, #0
 800b936:	d014      	beq.n	800b962 <quorem+0xfc>
 800b938:	9b02      	ldr	r3, [sp, #8]
 800b93a:	3301      	adds	r3, #1
 800b93c:	9302      	str	r3, [sp, #8]
 800b93e:	9802      	ldr	r0, [sp, #8]
 800b940:	b009      	add	sp, #36	@ 0x24
 800b942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b944:	682b      	ldr	r3, [r5, #0]
 800b946:	2b00      	cmp	r3, #0
 800b948:	d104      	bne.n	800b954 <quorem+0xee>
 800b94a:	3c01      	subs	r4, #1
 800b94c:	9b01      	ldr	r3, [sp, #4]
 800b94e:	3d04      	subs	r5, #4
 800b950:	42ab      	cmp	r3, r5
 800b952:	d3f7      	bcc.n	800b944 <quorem+0xde>
 800b954:	9b03      	ldr	r3, [sp, #12]
 800b956:	611c      	str	r4, [r3, #16]
 800b958:	e7cc      	b.n	800b8f4 <quorem+0x8e>
 800b95a:	681a      	ldr	r2, [r3, #0]
 800b95c:	2a00      	cmp	r2, #0
 800b95e:	d104      	bne.n	800b96a <quorem+0x104>
 800b960:	3c01      	subs	r4, #1
 800b962:	9a01      	ldr	r2, [sp, #4]
 800b964:	3b04      	subs	r3, #4
 800b966:	429a      	cmp	r2, r3
 800b968:	d3f7      	bcc.n	800b95a <quorem+0xf4>
 800b96a:	9b03      	ldr	r3, [sp, #12]
 800b96c:	611c      	str	r4, [r3, #16]
 800b96e:	e7e3      	b.n	800b938 <quorem+0xd2>

0800b970 <_dtoa_r>:
 800b970:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b972:	0014      	movs	r4, r2
 800b974:	001d      	movs	r5, r3
 800b976:	69c6      	ldr	r6, [r0, #28]
 800b978:	b09d      	sub	sp, #116	@ 0x74
 800b97a:	940a      	str	r4, [sp, #40]	@ 0x28
 800b97c:	950b      	str	r5, [sp, #44]	@ 0x2c
 800b97e:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800b980:	9003      	str	r0, [sp, #12]
 800b982:	2e00      	cmp	r6, #0
 800b984:	d10f      	bne.n	800b9a6 <_dtoa_r+0x36>
 800b986:	2010      	movs	r0, #16
 800b988:	f000 fe2c 	bl	800c5e4 <malloc>
 800b98c:	9b03      	ldr	r3, [sp, #12]
 800b98e:	1e02      	subs	r2, r0, #0
 800b990:	61d8      	str	r0, [r3, #28]
 800b992:	d104      	bne.n	800b99e <_dtoa_r+0x2e>
 800b994:	21ef      	movs	r1, #239	@ 0xef
 800b996:	4bc7      	ldr	r3, [pc, #796]	@ (800bcb4 <_dtoa_r+0x344>)
 800b998:	48c7      	ldr	r0, [pc, #796]	@ (800bcb8 <_dtoa_r+0x348>)
 800b99a:	f001 fcaf 	bl	800d2fc <__assert_func>
 800b99e:	6046      	str	r6, [r0, #4]
 800b9a0:	6086      	str	r6, [r0, #8]
 800b9a2:	6006      	str	r6, [r0, #0]
 800b9a4:	60c6      	str	r6, [r0, #12]
 800b9a6:	9b03      	ldr	r3, [sp, #12]
 800b9a8:	69db      	ldr	r3, [r3, #28]
 800b9aa:	6819      	ldr	r1, [r3, #0]
 800b9ac:	2900      	cmp	r1, #0
 800b9ae:	d00b      	beq.n	800b9c8 <_dtoa_r+0x58>
 800b9b0:	685a      	ldr	r2, [r3, #4]
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	4093      	lsls	r3, r2
 800b9b6:	604a      	str	r2, [r1, #4]
 800b9b8:	608b      	str	r3, [r1, #8]
 800b9ba:	9803      	ldr	r0, [sp, #12]
 800b9bc:	f000 ff12 	bl	800c7e4 <_Bfree>
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	9b03      	ldr	r3, [sp, #12]
 800b9c4:	69db      	ldr	r3, [r3, #28]
 800b9c6:	601a      	str	r2, [r3, #0]
 800b9c8:	2d00      	cmp	r5, #0
 800b9ca:	da1e      	bge.n	800ba0a <_dtoa_r+0x9a>
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	603b      	str	r3, [r7, #0]
 800b9d0:	006b      	lsls	r3, r5, #1
 800b9d2:	085b      	lsrs	r3, r3, #1
 800b9d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9d6:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b9d8:	4bb8      	ldr	r3, [pc, #736]	@ (800bcbc <_dtoa_r+0x34c>)
 800b9da:	4ab8      	ldr	r2, [pc, #736]	@ (800bcbc <_dtoa_r+0x34c>)
 800b9dc:	403b      	ands	r3, r7
 800b9de:	4293      	cmp	r3, r2
 800b9e0:	d116      	bne.n	800ba10 <_dtoa_r+0xa0>
 800b9e2:	4bb7      	ldr	r3, [pc, #732]	@ (800bcc0 <_dtoa_r+0x350>)
 800b9e4:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b9e6:	6013      	str	r3, [r2, #0]
 800b9e8:	033b      	lsls	r3, r7, #12
 800b9ea:	0b1b      	lsrs	r3, r3, #12
 800b9ec:	4323      	orrs	r3, r4
 800b9ee:	d101      	bne.n	800b9f4 <_dtoa_r+0x84>
 800b9f0:	f000 fd80 	bl	800c4f4 <_dtoa_r+0xb84>
 800b9f4:	4bb3      	ldr	r3, [pc, #716]	@ (800bcc4 <_dtoa_r+0x354>)
 800b9f6:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b9f8:	9308      	str	r3, [sp, #32]
 800b9fa:	2a00      	cmp	r2, #0
 800b9fc:	d002      	beq.n	800ba04 <_dtoa_r+0x94>
 800b9fe:	4bb2      	ldr	r3, [pc, #712]	@ (800bcc8 <_dtoa_r+0x358>)
 800ba00:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ba02:	6013      	str	r3, [r2, #0]
 800ba04:	9808      	ldr	r0, [sp, #32]
 800ba06:	b01d      	add	sp, #116	@ 0x74
 800ba08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	603b      	str	r3, [r7, #0]
 800ba0e:	e7e2      	b.n	800b9d6 <_dtoa_r+0x66>
 800ba10:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ba12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba14:	9212      	str	r2, [sp, #72]	@ 0x48
 800ba16:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ba18:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ba1a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	2300      	movs	r3, #0
 800ba20:	f7f4 fd12 	bl	8000448 <__aeabi_dcmpeq>
 800ba24:	1e06      	subs	r6, r0, #0
 800ba26:	d00b      	beq.n	800ba40 <_dtoa_r+0xd0>
 800ba28:	2301      	movs	r3, #1
 800ba2a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ba2c:	6013      	str	r3, [r2, #0]
 800ba2e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d002      	beq.n	800ba3a <_dtoa_r+0xca>
 800ba34:	4ba5      	ldr	r3, [pc, #660]	@ (800bccc <_dtoa_r+0x35c>)
 800ba36:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ba38:	6013      	str	r3, [r2, #0]
 800ba3a:	4ba5      	ldr	r3, [pc, #660]	@ (800bcd0 <_dtoa_r+0x360>)
 800ba3c:	9308      	str	r3, [sp, #32]
 800ba3e:	e7e1      	b.n	800ba04 <_dtoa_r+0x94>
 800ba40:	ab1a      	add	r3, sp, #104	@ 0x68
 800ba42:	9301      	str	r3, [sp, #4]
 800ba44:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ba46:	9300      	str	r3, [sp, #0]
 800ba48:	9803      	ldr	r0, [sp, #12]
 800ba4a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ba4c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ba4e:	f001 f9c1 	bl	800cdd4 <__d2b>
 800ba52:	007a      	lsls	r2, r7, #1
 800ba54:	9005      	str	r0, [sp, #20]
 800ba56:	0d52      	lsrs	r2, r2, #21
 800ba58:	d100      	bne.n	800ba5c <_dtoa_r+0xec>
 800ba5a:	e07b      	b.n	800bb54 <_dtoa_r+0x1e4>
 800ba5c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ba5e:	9618      	str	r6, [sp, #96]	@ 0x60
 800ba60:	0319      	lsls	r1, r3, #12
 800ba62:	4b9c      	ldr	r3, [pc, #624]	@ (800bcd4 <_dtoa_r+0x364>)
 800ba64:	0b09      	lsrs	r1, r1, #12
 800ba66:	430b      	orrs	r3, r1
 800ba68:	499b      	ldr	r1, [pc, #620]	@ (800bcd8 <_dtoa_r+0x368>)
 800ba6a:	1857      	adds	r7, r2, r1
 800ba6c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ba6e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ba70:	0019      	movs	r1, r3
 800ba72:	2200      	movs	r2, #0
 800ba74:	4b99      	ldr	r3, [pc, #612]	@ (800bcdc <_dtoa_r+0x36c>)
 800ba76:	f7f7 f983 	bl	8002d80 <__aeabi_dsub>
 800ba7a:	4a99      	ldr	r2, [pc, #612]	@ (800bce0 <_dtoa_r+0x370>)
 800ba7c:	4b99      	ldr	r3, [pc, #612]	@ (800bce4 <_dtoa_r+0x374>)
 800ba7e:	f7f6 fe99 	bl	80027b4 <__aeabi_dmul>
 800ba82:	4a99      	ldr	r2, [pc, #612]	@ (800bce8 <_dtoa_r+0x378>)
 800ba84:	4b99      	ldr	r3, [pc, #612]	@ (800bcec <_dtoa_r+0x37c>)
 800ba86:	f7f5 fe95 	bl	80017b4 <__aeabi_dadd>
 800ba8a:	0004      	movs	r4, r0
 800ba8c:	0038      	movs	r0, r7
 800ba8e:	000d      	movs	r5, r1
 800ba90:	f7f7 fdde 	bl	8003650 <__aeabi_i2d>
 800ba94:	4a96      	ldr	r2, [pc, #600]	@ (800bcf0 <_dtoa_r+0x380>)
 800ba96:	4b97      	ldr	r3, [pc, #604]	@ (800bcf4 <_dtoa_r+0x384>)
 800ba98:	f7f6 fe8c 	bl	80027b4 <__aeabi_dmul>
 800ba9c:	0002      	movs	r2, r0
 800ba9e:	000b      	movs	r3, r1
 800baa0:	0020      	movs	r0, r4
 800baa2:	0029      	movs	r1, r5
 800baa4:	f7f5 fe86 	bl	80017b4 <__aeabi_dadd>
 800baa8:	0004      	movs	r4, r0
 800baaa:	000d      	movs	r5, r1
 800baac:	f7f7 fd94 	bl	80035d8 <__aeabi_d2iz>
 800bab0:	2200      	movs	r2, #0
 800bab2:	9004      	str	r0, [sp, #16]
 800bab4:	2300      	movs	r3, #0
 800bab6:	0020      	movs	r0, r4
 800bab8:	0029      	movs	r1, r5
 800baba:	f7f4 fccb 	bl	8000454 <__aeabi_dcmplt>
 800babe:	2800      	cmp	r0, #0
 800bac0:	d00b      	beq.n	800bada <_dtoa_r+0x16a>
 800bac2:	9804      	ldr	r0, [sp, #16]
 800bac4:	f7f7 fdc4 	bl	8003650 <__aeabi_i2d>
 800bac8:	002b      	movs	r3, r5
 800baca:	0022      	movs	r2, r4
 800bacc:	f7f4 fcbc 	bl	8000448 <__aeabi_dcmpeq>
 800bad0:	4243      	negs	r3, r0
 800bad2:	4158      	adcs	r0, r3
 800bad4:	9b04      	ldr	r3, [sp, #16]
 800bad6:	1a1b      	subs	r3, r3, r0
 800bad8:	9304      	str	r3, [sp, #16]
 800bada:	2301      	movs	r3, #1
 800badc:	9315      	str	r3, [sp, #84]	@ 0x54
 800bade:	9b04      	ldr	r3, [sp, #16]
 800bae0:	2b16      	cmp	r3, #22
 800bae2:	d810      	bhi.n	800bb06 <_dtoa_r+0x196>
 800bae4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bae6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bae8:	9a04      	ldr	r2, [sp, #16]
 800baea:	4b83      	ldr	r3, [pc, #524]	@ (800bcf8 <_dtoa_r+0x388>)
 800baec:	00d2      	lsls	r2, r2, #3
 800baee:	189b      	adds	r3, r3, r2
 800baf0:	681a      	ldr	r2, [r3, #0]
 800baf2:	685b      	ldr	r3, [r3, #4]
 800baf4:	f7f4 fcae 	bl	8000454 <__aeabi_dcmplt>
 800baf8:	2800      	cmp	r0, #0
 800bafa:	d047      	beq.n	800bb8c <_dtoa_r+0x21c>
 800bafc:	9b04      	ldr	r3, [sp, #16]
 800bafe:	3b01      	subs	r3, #1
 800bb00:	9304      	str	r3, [sp, #16]
 800bb02:	2300      	movs	r3, #0
 800bb04:	9315      	str	r3, [sp, #84]	@ 0x54
 800bb06:	2200      	movs	r2, #0
 800bb08:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800bb0a:	9206      	str	r2, [sp, #24]
 800bb0c:	1bdb      	subs	r3, r3, r7
 800bb0e:	1e5a      	subs	r2, r3, #1
 800bb10:	d53e      	bpl.n	800bb90 <_dtoa_r+0x220>
 800bb12:	2201      	movs	r2, #1
 800bb14:	1ad3      	subs	r3, r2, r3
 800bb16:	9306      	str	r3, [sp, #24]
 800bb18:	2300      	movs	r3, #0
 800bb1a:	930d      	str	r3, [sp, #52]	@ 0x34
 800bb1c:	9b04      	ldr	r3, [sp, #16]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	db38      	blt.n	800bb94 <_dtoa_r+0x224>
 800bb22:	9a04      	ldr	r2, [sp, #16]
 800bb24:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb26:	4694      	mov	ip, r2
 800bb28:	4463      	add	r3, ip
 800bb2a:	930d      	str	r3, [sp, #52]	@ 0x34
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	9214      	str	r2, [sp, #80]	@ 0x50
 800bb30:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bb32:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bb34:	2401      	movs	r4, #1
 800bb36:	2b09      	cmp	r3, #9
 800bb38:	d862      	bhi.n	800bc00 <_dtoa_r+0x290>
 800bb3a:	2b05      	cmp	r3, #5
 800bb3c:	dd02      	ble.n	800bb44 <_dtoa_r+0x1d4>
 800bb3e:	2400      	movs	r4, #0
 800bb40:	3b04      	subs	r3, #4
 800bb42:	9322      	str	r3, [sp, #136]	@ 0x88
 800bb44:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bb46:	1e98      	subs	r0, r3, #2
 800bb48:	2803      	cmp	r0, #3
 800bb4a:	d863      	bhi.n	800bc14 <_dtoa_r+0x2a4>
 800bb4c:	f7f4 fae2 	bl	8000114 <__gnu_thumb1_case_uqi>
 800bb50:	2b385654 	.word	0x2b385654
 800bb54:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800bb56:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800bb58:	18f6      	adds	r6, r6, r3
 800bb5a:	4b68      	ldr	r3, [pc, #416]	@ (800bcfc <_dtoa_r+0x38c>)
 800bb5c:	18f2      	adds	r2, r6, r3
 800bb5e:	2a20      	cmp	r2, #32
 800bb60:	dd0f      	ble.n	800bb82 <_dtoa_r+0x212>
 800bb62:	2340      	movs	r3, #64	@ 0x40
 800bb64:	1a9b      	subs	r3, r3, r2
 800bb66:	409f      	lsls	r7, r3
 800bb68:	4b65      	ldr	r3, [pc, #404]	@ (800bd00 <_dtoa_r+0x390>)
 800bb6a:	0038      	movs	r0, r7
 800bb6c:	18f3      	adds	r3, r6, r3
 800bb6e:	40dc      	lsrs	r4, r3
 800bb70:	4320      	orrs	r0, r4
 800bb72:	f7f7 fd9b 	bl	80036ac <__aeabi_ui2d>
 800bb76:	2201      	movs	r2, #1
 800bb78:	4b62      	ldr	r3, [pc, #392]	@ (800bd04 <_dtoa_r+0x394>)
 800bb7a:	1e77      	subs	r7, r6, #1
 800bb7c:	18cb      	adds	r3, r1, r3
 800bb7e:	9218      	str	r2, [sp, #96]	@ 0x60
 800bb80:	e776      	b.n	800ba70 <_dtoa_r+0x100>
 800bb82:	2320      	movs	r3, #32
 800bb84:	0020      	movs	r0, r4
 800bb86:	1a9b      	subs	r3, r3, r2
 800bb88:	4098      	lsls	r0, r3
 800bb8a:	e7f2      	b.n	800bb72 <_dtoa_r+0x202>
 800bb8c:	9015      	str	r0, [sp, #84]	@ 0x54
 800bb8e:	e7ba      	b.n	800bb06 <_dtoa_r+0x196>
 800bb90:	920d      	str	r2, [sp, #52]	@ 0x34
 800bb92:	e7c3      	b.n	800bb1c <_dtoa_r+0x1ac>
 800bb94:	9b06      	ldr	r3, [sp, #24]
 800bb96:	9a04      	ldr	r2, [sp, #16]
 800bb98:	1a9b      	subs	r3, r3, r2
 800bb9a:	9306      	str	r3, [sp, #24]
 800bb9c:	4253      	negs	r3, r2
 800bb9e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bba0:	2300      	movs	r3, #0
 800bba2:	9314      	str	r3, [sp, #80]	@ 0x50
 800bba4:	e7c5      	b.n	800bb32 <_dtoa_r+0x1c2>
 800bba6:	2301      	movs	r3, #1
 800bba8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bbaa:	9310      	str	r3, [sp, #64]	@ 0x40
 800bbac:	4694      	mov	ip, r2
 800bbae:	9b04      	ldr	r3, [sp, #16]
 800bbb0:	4463      	add	r3, ip
 800bbb2:	930e      	str	r3, [sp, #56]	@ 0x38
 800bbb4:	3301      	adds	r3, #1
 800bbb6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	dc08      	bgt.n	800bbce <_dtoa_r+0x25e>
 800bbbc:	2301      	movs	r3, #1
 800bbbe:	e006      	b.n	800bbce <_dtoa_r+0x25e>
 800bbc0:	2301      	movs	r3, #1
 800bbc2:	9310      	str	r3, [sp, #64]	@ 0x40
 800bbc4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	dd28      	ble.n	800bc1c <_dtoa_r+0x2ac>
 800bbca:	930e      	str	r3, [sp, #56]	@ 0x38
 800bbcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbce:	9a03      	ldr	r2, [sp, #12]
 800bbd0:	2100      	movs	r1, #0
 800bbd2:	69d0      	ldr	r0, [r2, #28]
 800bbd4:	2204      	movs	r2, #4
 800bbd6:	0015      	movs	r5, r2
 800bbd8:	3514      	adds	r5, #20
 800bbda:	429d      	cmp	r5, r3
 800bbdc:	d923      	bls.n	800bc26 <_dtoa_r+0x2b6>
 800bbde:	6041      	str	r1, [r0, #4]
 800bbe0:	9803      	ldr	r0, [sp, #12]
 800bbe2:	f000 fdbb 	bl	800c75c <_Balloc>
 800bbe6:	9008      	str	r0, [sp, #32]
 800bbe8:	2800      	cmp	r0, #0
 800bbea:	d11f      	bne.n	800bc2c <_dtoa_r+0x2bc>
 800bbec:	21b0      	movs	r1, #176	@ 0xb0
 800bbee:	4b46      	ldr	r3, [pc, #280]	@ (800bd08 <_dtoa_r+0x398>)
 800bbf0:	4831      	ldr	r0, [pc, #196]	@ (800bcb8 <_dtoa_r+0x348>)
 800bbf2:	9a08      	ldr	r2, [sp, #32]
 800bbf4:	31ff      	adds	r1, #255	@ 0xff
 800bbf6:	e6d0      	b.n	800b99a <_dtoa_r+0x2a>
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	e7e2      	b.n	800bbc2 <_dtoa_r+0x252>
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	e7d3      	b.n	800bba8 <_dtoa_r+0x238>
 800bc00:	2300      	movs	r3, #0
 800bc02:	9410      	str	r4, [sp, #64]	@ 0x40
 800bc04:	9322      	str	r3, [sp, #136]	@ 0x88
 800bc06:	3b01      	subs	r3, #1
 800bc08:	2200      	movs	r2, #0
 800bc0a:	930e      	str	r3, [sp, #56]	@ 0x38
 800bc0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc0e:	3313      	adds	r3, #19
 800bc10:	9223      	str	r2, [sp, #140]	@ 0x8c
 800bc12:	e7dc      	b.n	800bbce <_dtoa_r+0x25e>
 800bc14:	2301      	movs	r3, #1
 800bc16:	9310      	str	r3, [sp, #64]	@ 0x40
 800bc18:	3b02      	subs	r3, #2
 800bc1a:	e7f5      	b.n	800bc08 <_dtoa_r+0x298>
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	001a      	movs	r2, r3
 800bc20:	930e      	str	r3, [sp, #56]	@ 0x38
 800bc22:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc24:	e7f4      	b.n	800bc10 <_dtoa_r+0x2a0>
 800bc26:	3101      	adds	r1, #1
 800bc28:	0052      	lsls	r2, r2, #1
 800bc2a:	e7d4      	b.n	800bbd6 <_dtoa_r+0x266>
 800bc2c:	9b03      	ldr	r3, [sp, #12]
 800bc2e:	9a08      	ldr	r2, [sp, #32]
 800bc30:	69db      	ldr	r3, [r3, #28]
 800bc32:	601a      	str	r2, [r3, #0]
 800bc34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc36:	2b0e      	cmp	r3, #14
 800bc38:	d900      	bls.n	800bc3c <_dtoa_r+0x2cc>
 800bc3a:	e0d6      	b.n	800bdea <_dtoa_r+0x47a>
 800bc3c:	2c00      	cmp	r4, #0
 800bc3e:	d100      	bne.n	800bc42 <_dtoa_r+0x2d2>
 800bc40:	e0d3      	b.n	800bdea <_dtoa_r+0x47a>
 800bc42:	9b04      	ldr	r3, [sp, #16]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	dd63      	ble.n	800bd10 <_dtoa_r+0x3a0>
 800bc48:	210f      	movs	r1, #15
 800bc4a:	9a04      	ldr	r2, [sp, #16]
 800bc4c:	4b2a      	ldr	r3, [pc, #168]	@ (800bcf8 <_dtoa_r+0x388>)
 800bc4e:	400a      	ands	r2, r1
 800bc50:	00d2      	lsls	r2, r2, #3
 800bc52:	189b      	adds	r3, r3, r2
 800bc54:	681e      	ldr	r6, [r3, #0]
 800bc56:	685f      	ldr	r7, [r3, #4]
 800bc58:	9b04      	ldr	r3, [sp, #16]
 800bc5a:	2402      	movs	r4, #2
 800bc5c:	111d      	asrs	r5, r3, #4
 800bc5e:	05db      	lsls	r3, r3, #23
 800bc60:	d50a      	bpl.n	800bc78 <_dtoa_r+0x308>
 800bc62:	4b2a      	ldr	r3, [pc, #168]	@ (800bd0c <_dtoa_r+0x39c>)
 800bc64:	400d      	ands	r5, r1
 800bc66:	6a1a      	ldr	r2, [r3, #32]
 800bc68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc6a:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bc6c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bc6e:	f7f6 f967 	bl	8001f40 <__aeabi_ddiv>
 800bc72:	900a      	str	r0, [sp, #40]	@ 0x28
 800bc74:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bc76:	3401      	adds	r4, #1
 800bc78:	4b24      	ldr	r3, [pc, #144]	@ (800bd0c <_dtoa_r+0x39c>)
 800bc7a:	930c      	str	r3, [sp, #48]	@ 0x30
 800bc7c:	2d00      	cmp	r5, #0
 800bc7e:	d108      	bne.n	800bc92 <_dtoa_r+0x322>
 800bc80:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bc82:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bc84:	0032      	movs	r2, r6
 800bc86:	003b      	movs	r3, r7
 800bc88:	f7f6 f95a 	bl	8001f40 <__aeabi_ddiv>
 800bc8c:	900a      	str	r0, [sp, #40]	@ 0x28
 800bc8e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bc90:	e059      	b.n	800bd46 <_dtoa_r+0x3d6>
 800bc92:	2301      	movs	r3, #1
 800bc94:	421d      	tst	r5, r3
 800bc96:	d009      	beq.n	800bcac <_dtoa_r+0x33c>
 800bc98:	18e4      	adds	r4, r4, r3
 800bc9a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bc9c:	0030      	movs	r0, r6
 800bc9e:	681a      	ldr	r2, [r3, #0]
 800bca0:	685b      	ldr	r3, [r3, #4]
 800bca2:	0039      	movs	r1, r7
 800bca4:	f7f6 fd86 	bl	80027b4 <__aeabi_dmul>
 800bca8:	0006      	movs	r6, r0
 800bcaa:	000f      	movs	r7, r1
 800bcac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bcae:	106d      	asrs	r5, r5, #1
 800bcb0:	3308      	adds	r3, #8
 800bcb2:	e7e2      	b.n	800bc7a <_dtoa_r+0x30a>
 800bcb4:	0800e939 	.word	0x0800e939
 800bcb8:	0800e950 	.word	0x0800e950
 800bcbc:	7ff00000 	.word	0x7ff00000
 800bcc0:	0000270f 	.word	0x0000270f
 800bcc4:	0800e935 	.word	0x0800e935
 800bcc8:	0800e938 	.word	0x0800e938
 800bccc:	0800e909 	.word	0x0800e909
 800bcd0:	0800e908 	.word	0x0800e908
 800bcd4:	3ff00000 	.word	0x3ff00000
 800bcd8:	fffffc01 	.word	0xfffffc01
 800bcdc:	3ff80000 	.word	0x3ff80000
 800bce0:	636f4361 	.word	0x636f4361
 800bce4:	3fd287a7 	.word	0x3fd287a7
 800bce8:	8b60c8b3 	.word	0x8b60c8b3
 800bcec:	3fc68a28 	.word	0x3fc68a28
 800bcf0:	509f79fb 	.word	0x509f79fb
 800bcf4:	3fd34413 	.word	0x3fd34413
 800bcf8:	0800eaa0 	.word	0x0800eaa0
 800bcfc:	00000432 	.word	0x00000432
 800bd00:	00000412 	.word	0x00000412
 800bd04:	fe100000 	.word	0xfe100000
 800bd08:	0800e9a8 	.word	0x0800e9a8
 800bd0c:	0800ea78 	.word	0x0800ea78
 800bd10:	9b04      	ldr	r3, [sp, #16]
 800bd12:	2402      	movs	r4, #2
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d016      	beq.n	800bd46 <_dtoa_r+0x3d6>
 800bd18:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bd1a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bd1c:	220f      	movs	r2, #15
 800bd1e:	425d      	negs	r5, r3
 800bd20:	402a      	ands	r2, r5
 800bd22:	4bd5      	ldr	r3, [pc, #852]	@ (800c078 <_dtoa_r+0x708>)
 800bd24:	00d2      	lsls	r2, r2, #3
 800bd26:	189b      	adds	r3, r3, r2
 800bd28:	681a      	ldr	r2, [r3, #0]
 800bd2a:	685b      	ldr	r3, [r3, #4]
 800bd2c:	f7f6 fd42 	bl	80027b4 <__aeabi_dmul>
 800bd30:	2701      	movs	r7, #1
 800bd32:	2300      	movs	r3, #0
 800bd34:	900a      	str	r0, [sp, #40]	@ 0x28
 800bd36:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bd38:	4ed0      	ldr	r6, [pc, #832]	@ (800c07c <_dtoa_r+0x70c>)
 800bd3a:	112d      	asrs	r5, r5, #4
 800bd3c:	2d00      	cmp	r5, #0
 800bd3e:	d000      	beq.n	800bd42 <_dtoa_r+0x3d2>
 800bd40:	e095      	b.n	800be6e <_dtoa_r+0x4fe>
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d1a2      	bne.n	800bc8c <_dtoa_r+0x31c>
 800bd46:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800bd48:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800bd4a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d100      	bne.n	800bd52 <_dtoa_r+0x3e2>
 800bd50:	e098      	b.n	800be84 <_dtoa_r+0x514>
 800bd52:	2200      	movs	r2, #0
 800bd54:	0030      	movs	r0, r6
 800bd56:	0039      	movs	r1, r7
 800bd58:	4bc9      	ldr	r3, [pc, #804]	@ (800c080 <_dtoa_r+0x710>)
 800bd5a:	f7f4 fb7b 	bl	8000454 <__aeabi_dcmplt>
 800bd5e:	2800      	cmp	r0, #0
 800bd60:	d100      	bne.n	800bd64 <_dtoa_r+0x3f4>
 800bd62:	e08f      	b.n	800be84 <_dtoa_r+0x514>
 800bd64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d100      	bne.n	800bd6c <_dtoa_r+0x3fc>
 800bd6a:	e08b      	b.n	800be84 <_dtoa_r+0x514>
 800bd6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	dd37      	ble.n	800bde2 <_dtoa_r+0x472>
 800bd72:	9b04      	ldr	r3, [sp, #16]
 800bd74:	2200      	movs	r2, #0
 800bd76:	3b01      	subs	r3, #1
 800bd78:	930c      	str	r3, [sp, #48]	@ 0x30
 800bd7a:	0030      	movs	r0, r6
 800bd7c:	4bc1      	ldr	r3, [pc, #772]	@ (800c084 <_dtoa_r+0x714>)
 800bd7e:	0039      	movs	r1, r7
 800bd80:	f7f6 fd18 	bl	80027b4 <__aeabi_dmul>
 800bd84:	900a      	str	r0, [sp, #40]	@ 0x28
 800bd86:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bd88:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd8a:	3401      	adds	r4, #1
 800bd8c:	0020      	movs	r0, r4
 800bd8e:	9311      	str	r3, [sp, #68]	@ 0x44
 800bd90:	f7f7 fc5e 	bl	8003650 <__aeabi_i2d>
 800bd94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bd96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd98:	f7f6 fd0c 	bl	80027b4 <__aeabi_dmul>
 800bd9c:	4bba      	ldr	r3, [pc, #744]	@ (800c088 <_dtoa_r+0x718>)
 800bd9e:	2200      	movs	r2, #0
 800bda0:	f7f5 fd08 	bl	80017b4 <__aeabi_dadd>
 800bda4:	4bb9      	ldr	r3, [pc, #740]	@ (800c08c <_dtoa_r+0x71c>)
 800bda6:	0006      	movs	r6, r0
 800bda8:	18cf      	adds	r7, r1, r3
 800bdaa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d16d      	bne.n	800be8c <_dtoa_r+0x51c>
 800bdb0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bdb2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	4bb6      	ldr	r3, [pc, #728]	@ (800c090 <_dtoa_r+0x720>)
 800bdb8:	f7f6 ffe2 	bl	8002d80 <__aeabi_dsub>
 800bdbc:	0032      	movs	r2, r6
 800bdbe:	003b      	movs	r3, r7
 800bdc0:	0004      	movs	r4, r0
 800bdc2:	000d      	movs	r5, r1
 800bdc4:	f7f4 fb5a 	bl	800047c <__aeabi_dcmpgt>
 800bdc8:	2800      	cmp	r0, #0
 800bdca:	d000      	beq.n	800bdce <_dtoa_r+0x45e>
 800bdcc:	e2b6      	b.n	800c33c <_dtoa_r+0x9cc>
 800bdce:	2180      	movs	r1, #128	@ 0x80
 800bdd0:	0609      	lsls	r1, r1, #24
 800bdd2:	187b      	adds	r3, r7, r1
 800bdd4:	0032      	movs	r2, r6
 800bdd6:	0020      	movs	r0, r4
 800bdd8:	0029      	movs	r1, r5
 800bdda:	f7f4 fb3b 	bl	8000454 <__aeabi_dcmplt>
 800bdde:	2800      	cmp	r0, #0
 800bde0:	d128      	bne.n	800be34 <_dtoa_r+0x4c4>
 800bde2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bde4:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800bde6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bde8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bdea:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	da00      	bge.n	800bdf2 <_dtoa_r+0x482>
 800bdf0:	e174      	b.n	800c0dc <_dtoa_r+0x76c>
 800bdf2:	9a04      	ldr	r2, [sp, #16]
 800bdf4:	2a0e      	cmp	r2, #14
 800bdf6:	dd00      	ble.n	800bdfa <_dtoa_r+0x48a>
 800bdf8:	e170      	b.n	800c0dc <_dtoa_r+0x76c>
 800bdfa:	4b9f      	ldr	r3, [pc, #636]	@ (800c078 <_dtoa_r+0x708>)
 800bdfc:	00d2      	lsls	r2, r2, #3
 800bdfe:	189b      	adds	r3, r3, r2
 800be00:	685c      	ldr	r4, [r3, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	9306      	str	r3, [sp, #24]
 800be06:	9407      	str	r4, [sp, #28]
 800be08:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	db00      	blt.n	800be10 <_dtoa_r+0x4a0>
 800be0e:	e0e7      	b.n	800bfe0 <_dtoa_r+0x670>
 800be10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be12:	2b00      	cmp	r3, #0
 800be14:	dd00      	ble.n	800be18 <_dtoa_r+0x4a8>
 800be16:	e0e3      	b.n	800bfe0 <_dtoa_r+0x670>
 800be18:	d10c      	bne.n	800be34 <_dtoa_r+0x4c4>
 800be1a:	9806      	ldr	r0, [sp, #24]
 800be1c:	9907      	ldr	r1, [sp, #28]
 800be1e:	2200      	movs	r2, #0
 800be20:	4b9b      	ldr	r3, [pc, #620]	@ (800c090 <_dtoa_r+0x720>)
 800be22:	f7f6 fcc7 	bl	80027b4 <__aeabi_dmul>
 800be26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800be28:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be2a:	f7f4 fb31 	bl	8000490 <__aeabi_dcmpge>
 800be2e:	2800      	cmp	r0, #0
 800be30:	d100      	bne.n	800be34 <_dtoa_r+0x4c4>
 800be32:	e286      	b.n	800c342 <_dtoa_r+0x9d2>
 800be34:	2600      	movs	r6, #0
 800be36:	0037      	movs	r7, r6
 800be38:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800be3a:	9c08      	ldr	r4, [sp, #32]
 800be3c:	43db      	mvns	r3, r3
 800be3e:	930c      	str	r3, [sp, #48]	@ 0x30
 800be40:	9704      	str	r7, [sp, #16]
 800be42:	2700      	movs	r7, #0
 800be44:	0031      	movs	r1, r6
 800be46:	9803      	ldr	r0, [sp, #12]
 800be48:	f000 fccc 	bl	800c7e4 <_Bfree>
 800be4c:	9b04      	ldr	r3, [sp, #16]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d100      	bne.n	800be54 <_dtoa_r+0x4e4>
 800be52:	e0bb      	b.n	800bfcc <_dtoa_r+0x65c>
 800be54:	2f00      	cmp	r7, #0
 800be56:	d005      	beq.n	800be64 <_dtoa_r+0x4f4>
 800be58:	429f      	cmp	r7, r3
 800be5a:	d003      	beq.n	800be64 <_dtoa_r+0x4f4>
 800be5c:	0039      	movs	r1, r7
 800be5e:	9803      	ldr	r0, [sp, #12]
 800be60:	f000 fcc0 	bl	800c7e4 <_Bfree>
 800be64:	9904      	ldr	r1, [sp, #16]
 800be66:	9803      	ldr	r0, [sp, #12]
 800be68:	f000 fcbc 	bl	800c7e4 <_Bfree>
 800be6c:	e0ae      	b.n	800bfcc <_dtoa_r+0x65c>
 800be6e:	423d      	tst	r5, r7
 800be70:	d005      	beq.n	800be7e <_dtoa_r+0x50e>
 800be72:	6832      	ldr	r2, [r6, #0]
 800be74:	6873      	ldr	r3, [r6, #4]
 800be76:	f7f6 fc9d 	bl	80027b4 <__aeabi_dmul>
 800be7a:	003b      	movs	r3, r7
 800be7c:	3401      	adds	r4, #1
 800be7e:	106d      	asrs	r5, r5, #1
 800be80:	3608      	adds	r6, #8
 800be82:	e75b      	b.n	800bd3c <_dtoa_r+0x3cc>
 800be84:	9b04      	ldr	r3, [sp, #16]
 800be86:	930c      	str	r3, [sp, #48]	@ 0x30
 800be88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be8a:	e77f      	b.n	800bd8c <_dtoa_r+0x41c>
 800be8c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800be8e:	4b7a      	ldr	r3, [pc, #488]	@ (800c078 <_dtoa_r+0x708>)
 800be90:	3a01      	subs	r2, #1
 800be92:	00d2      	lsls	r2, r2, #3
 800be94:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800be96:	189b      	adds	r3, r3, r2
 800be98:	681a      	ldr	r2, [r3, #0]
 800be9a:	685b      	ldr	r3, [r3, #4]
 800be9c:	2900      	cmp	r1, #0
 800be9e:	d04c      	beq.n	800bf3a <_dtoa_r+0x5ca>
 800bea0:	2000      	movs	r0, #0
 800bea2:	497c      	ldr	r1, [pc, #496]	@ (800c094 <_dtoa_r+0x724>)
 800bea4:	f7f6 f84c 	bl	8001f40 <__aeabi_ddiv>
 800bea8:	0032      	movs	r2, r6
 800beaa:	003b      	movs	r3, r7
 800beac:	f7f6 ff68 	bl	8002d80 <__aeabi_dsub>
 800beb0:	9a08      	ldr	r2, [sp, #32]
 800beb2:	0006      	movs	r6, r0
 800beb4:	4694      	mov	ip, r2
 800beb6:	000f      	movs	r7, r1
 800beb8:	9b08      	ldr	r3, [sp, #32]
 800beba:	9316      	str	r3, [sp, #88]	@ 0x58
 800bebc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bebe:	4463      	add	r3, ip
 800bec0:	9311      	str	r3, [sp, #68]	@ 0x44
 800bec2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bec4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bec6:	f7f7 fb87 	bl	80035d8 <__aeabi_d2iz>
 800beca:	0005      	movs	r5, r0
 800becc:	f7f7 fbc0 	bl	8003650 <__aeabi_i2d>
 800bed0:	0002      	movs	r2, r0
 800bed2:	000b      	movs	r3, r1
 800bed4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bed6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bed8:	f7f6 ff52 	bl	8002d80 <__aeabi_dsub>
 800bedc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bede:	3530      	adds	r5, #48	@ 0x30
 800bee0:	1c5c      	adds	r4, r3, #1
 800bee2:	701d      	strb	r5, [r3, #0]
 800bee4:	0032      	movs	r2, r6
 800bee6:	003b      	movs	r3, r7
 800bee8:	900a      	str	r0, [sp, #40]	@ 0x28
 800beea:	910b      	str	r1, [sp, #44]	@ 0x2c
 800beec:	f7f4 fab2 	bl	8000454 <__aeabi_dcmplt>
 800bef0:	2800      	cmp	r0, #0
 800bef2:	d16b      	bne.n	800bfcc <_dtoa_r+0x65c>
 800bef4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bef6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bef8:	2000      	movs	r0, #0
 800befa:	4961      	ldr	r1, [pc, #388]	@ (800c080 <_dtoa_r+0x710>)
 800befc:	f7f6 ff40 	bl	8002d80 <__aeabi_dsub>
 800bf00:	0032      	movs	r2, r6
 800bf02:	003b      	movs	r3, r7
 800bf04:	f7f4 faa6 	bl	8000454 <__aeabi_dcmplt>
 800bf08:	2800      	cmp	r0, #0
 800bf0a:	d000      	beq.n	800bf0e <_dtoa_r+0x59e>
 800bf0c:	e0c6      	b.n	800c09c <_dtoa_r+0x72c>
 800bf0e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bf10:	42a3      	cmp	r3, r4
 800bf12:	d100      	bne.n	800bf16 <_dtoa_r+0x5a6>
 800bf14:	e765      	b.n	800bde2 <_dtoa_r+0x472>
 800bf16:	2200      	movs	r2, #0
 800bf18:	0030      	movs	r0, r6
 800bf1a:	0039      	movs	r1, r7
 800bf1c:	4b59      	ldr	r3, [pc, #356]	@ (800c084 <_dtoa_r+0x714>)
 800bf1e:	f7f6 fc49 	bl	80027b4 <__aeabi_dmul>
 800bf22:	2200      	movs	r2, #0
 800bf24:	0006      	movs	r6, r0
 800bf26:	000f      	movs	r7, r1
 800bf28:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bf2a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bf2c:	4b55      	ldr	r3, [pc, #340]	@ (800c084 <_dtoa_r+0x714>)
 800bf2e:	f7f6 fc41 	bl	80027b4 <__aeabi_dmul>
 800bf32:	9416      	str	r4, [sp, #88]	@ 0x58
 800bf34:	900a      	str	r0, [sp, #40]	@ 0x28
 800bf36:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bf38:	e7c3      	b.n	800bec2 <_dtoa_r+0x552>
 800bf3a:	0030      	movs	r0, r6
 800bf3c:	0039      	movs	r1, r7
 800bf3e:	f7f6 fc39 	bl	80027b4 <__aeabi_dmul>
 800bf42:	9d08      	ldr	r5, [sp, #32]
 800bf44:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bf46:	002b      	movs	r3, r5
 800bf48:	4694      	mov	ip, r2
 800bf4a:	9016      	str	r0, [sp, #88]	@ 0x58
 800bf4c:	9117      	str	r1, [sp, #92]	@ 0x5c
 800bf4e:	4463      	add	r3, ip
 800bf50:	9319      	str	r3, [sp, #100]	@ 0x64
 800bf52:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bf54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bf56:	f7f7 fb3f 	bl	80035d8 <__aeabi_d2iz>
 800bf5a:	0004      	movs	r4, r0
 800bf5c:	f7f7 fb78 	bl	8003650 <__aeabi_i2d>
 800bf60:	000b      	movs	r3, r1
 800bf62:	0002      	movs	r2, r0
 800bf64:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bf66:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bf68:	f7f6 ff0a 	bl	8002d80 <__aeabi_dsub>
 800bf6c:	3430      	adds	r4, #48	@ 0x30
 800bf6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bf70:	702c      	strb	r4, [r5, #0]
 800bf72:	3501      	adds	r5, #1
 800bf74:	0006      	movs	r6, r0
 800bf76:	000f      	movs	r7, r1
 800bf78:	42ab      	cmp	r3, r5
 800bf7a:	d12a      	bne.n	800bfd2 <_dtoa_r+0x662>
 800bf7c:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800bf7e:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800bf80:	9b08      	ldr	r3, [sp, #32]
 800bf82:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800bf84:	469c      	mov	ip, r3
 800bf86:	2200      	movs	r2, #0
 800bf88:	4b42      	ldr	r3, [pc, #264]	@ (800c094 <_dtoa_r+0x724>)
 800bf8a:	4464      	add	r4, ip
 800bf8c:	f7f5 fc12 	bl	80017b4 <__aeabi_dadd>
 800bf90:	0002      	movs	r2, r0
 800bf92:	000b      	movs	r3, r1
 800bf94:	0030      	movs	r0, r6
 800bf96:	0039      	movs	r1, r7
 800bf98:	f7f4 fa70 	bl	800047c <__aeabi_dcmpgt>
 800bf9c:	2800      	cmp	r0, #0
 800bf9e:	d000      	beq.n	800bfa2 <_dtoa_r+0x632>
 800bfa0:	e07c      	b.n	800c09c <_dtoa_r+0x72c>
 800bfa2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800bfa4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bfa6:	2000      	movs	r0, #0
 800bfa8:	493a      	ldr	r1, [pc, #232]	@ (800c094 <_dtoa_r+0x724>)
 800bfaa:	f7f6 fee9 	bl	8002d80 <__aeabi_dsub>
 800bfae:	0002      	movs	r2, r0
 800bfb0:	000b      	movs	r3, r1
 800bfb2:	0030      	movs	r0, r6
 800bfb4:	0039      	movs	r1, r7
 800bfb6:	f7f4 fa4d 	bl	8000454 <__aeabi_dcmplt>
 800bfba:	2800      	cmp	r0, #0
 800bfbc:	d100      	bne.n	800bfc0 <_dtoa_r+0x650>
 800bfbe:	e710      	b.n	800bde2 <_dtoa_r+0x472>
 800bfc0:	0023      	movs	r3, r4
 800bfc2:	3c01      	subs	r4, #1
 800bfc4:	7822      	ldrb	r2, [r4, #0]
 800bfc6:	2a30      	cmp	r2, #48	@ 0x30
 800bfc8:	d0fa      	beq.n	800bfc0 <_dtoa_r+0x650>
 800bfca:	001c      	movs	r4, r3
 800bfcc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bfce:	9304      	str	r3, [sp, #16]
 800bfd0:	e042      	b.n	800c058 <_dtoa_r+0x6e8>
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	4b2b      	ldr	r3, [pc, #172]	@ (800c084 <_dtoa_r+0x714>)
 800bfd6:	f7f6 fbed 	bl	80027b4 <__aeabi_dmul>
 800bfda:	900a      	str	r0, [sp, #40]	@ 0x28
 800bfdc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bfde:	e7b8      	b.n	800bf52 <_dtoa_r+0x5e2>
 800bfe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfe2:	9d08      	ldr	r5, [sp, #32]
 800bfe4:	3b01      	subs	r3, #1
 800bfe6:	195b      	adds	r3, r3, r5
 800bfe8:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800bfea:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800bfec:	930a      	str	r3, [sp, #40]	@ 0x28
 800bfee:	9a06      	ldr	r2, [sp, #24]
 800bff0:	9b07      	ldr	r3, [sp, #28]
 800bff2:	0030      	movs	r0, r6
 800bff4:	0039      	movs	r1, r7
 800bff6:	f7f5 ffa3 	bl	8001f40 <__aeabi_ddiv>
 800bffa:	f7f7 faed 	bl	80035d8 <__aeabi_d2iz>
 800bffe:	9009      	str	r0, [sp, #36]	@ 0x24
 800c000:	f7f7 fb26 	bl	8003650 <__aeabi_i2d>
 800c004:	9a06      	ldr	r2, [sp, #24]
 800c006:	9b07      	ldr	r3, [sp, #28]
 800c008:	f7f6 fbd4 	bl	80027b4 <__aeabi_dmul>
 800c00c:	0002      	movs	r2, r0
 800c00e:	000b      	movs	r3, r1
 800c010:	0030      	movs	r0, r6
 800c012:	0039      	movs	r1, r7
 800c014:	f7f6 feb4 	bl	8002d80 <__aeabi_dsub>
 800c018:	002b      	movs	r3, r5
 800c01a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c01c:	3501      	adds	r5, #1
 800c01e:	3230      	adds	r2, #48	@ 0x30
 800c020:	701a      	strb	r2, [r3, #0]
 800c022:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c024:	002c      	movs	r4, r5
 800c026:	429a      	cmp	r2, r3
 800c028:	d14b      	bne.n	800c0c2 <_dtoa_r+0x752>
 800c02a:	0002      	movs	r2, r0
 800c02c:	000b      	movs	r3, r1
 800c02e:	f7f5 fbc1 	bl	80017b4 <__aeabi_dadd>
 800c032:	9a06      	ldr	r2, [sp, #24]
 800c034:	9b07      	ldr	r3, [sp, #28]
 800c036:	0006      	movs	r6, r0
 800c038:	000f      	movs	r7, r1
 800c03a:	f7f4 fa1f 	bl	800047c <__aeabi_dcmpgt>
 800c03e:	2800      	cmp	r0, #0
 800c040:	d12a      	bne.n	800c098 <_dtoa_r+0x728>
 800c042:	9a06      	ldr	r2, [sp, #24]
 800c044:	9b07      	ldr	r3, [sp, #28]
 800c046:	0030      	movs	r0, r6
 800c048:	0039      	movs	r1, r7
 800c04a:	f7f4 f9fd 	bl	8000448 <__aeabi_dcmpeq>
 800c04e:	2800      	cmp	r0, #0
 800c050:	d002      	beq.n	800c058 <_dtoa_r+0x6e8>
 800c052:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c054:	07dd      	lsls	r5, r3, #31
 800c056:	d41f      	bmi.n	800c098 <_dtoa_r+0x728>
 800c058:	9905      	ldr	r1, [sp, #20]
 800c05a:	9803      	ldr	r0, [sp, #12]
 800c05c:	f000 fbc2 	bl	800c7e4 <_Bfree>
 800c060:	2300      	movs	r3, #0
 800c062:	7023      	strb	r3, [r4, #0]
 800c064:	9b04      	ldr	r3, [sp, #16]
 800c066:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c068:	3301      	adds	r3, #1
 800c06a:	6013      	str	r3, [r2, #0]
 800c06c:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d100      	bne.n	800c074 <_dtoa_r+0x704>
 800c072:	e4c7      	b.n	800ba04 <_dtoa_r+0x94>
 800c074:	601c      	str	r4, [r3, #0]
 800c076:	e4c5      	b.n	800ba04 <_dtoa_r+0x94>
 800c078:	0800eaa0 	.word	0x0800eaa0
 800c07c:	0800ea78 	.word	0x0800ea78
 800c080:	3ff00000 	.word	0x3ff00000
 800c084:	40240000 	.word	0x40240000
 800c088:	401c0000 	.word	0x401c0000
 800c08c:	fcc00000 	.word	0xfcc00000
 800c090:	40140000 	.word	0x40140000
 800c094:	3fe00000 	.word	0x3fe00000
 800c098:	9b04      	ldr	r3, [sp, #16]
 800c09a:	930c      	str	r3, [sp, #48]	@ 0x30
 800c09c:	0023      	movs	r3, r4
 800c09e:	001c      	movs	r4, r3
 800c0a0:	3b01      	subs	r3, #1
 800c0a2:	781a      	ldrb	r2, [r3, #0]
 800c0a4:	2a39      	cmp	r2, #57	@ 0x39
 800c0a6:	d108      	bne.n	800c0ba <_dtoa_r+0x74a>
 800c0a8:	9a08      	ldr	r2, [sp, #32]
 800c0aa:	429a      	cmp	r2, r3
 800c0ac:	d1f7      	bne.n	800c09e <_dtoa_r+0x72e>
 800c0ae:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c0b0:	9908      	ldr	r1, [sp, #32]
 800c0b2:	3201      	adds	r2, #1
 800c0b4:	920c      	str	r2, [sp, #48]	@ 0x30
 800c0b6:	2230      	movs	r2, #48	@ 0x30
 800c0b8:	700a      	strb	r2, [r1, #0]
 800c0ba:	781a      	ldrb	r2, [r3, #0]
 800c0bc:	3201      	adds	r2, #1
 800c0be:	701a      	strb	r2, [r3, #0]
 800c0c0:	e784      	b.n	800bfcc <_dtoa_r+0x65c>
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	4bc6      	ldr	r3, [pc, #792]	@ (800c3e0 <_dtoa_r+0xa70>)
 800c0c6:	f7f6 fb75 	bl	80027b4 <__aeabi_dmul>
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	0006      	movs	r6, r0
 800c0d0:	000f      	movs	r7, r1
 800c0d2:	f7f4 f9b9 	bl	8000448 <__aeabi_dcmpeq>
 800c0d6:	2800      	cmp	r0, #0
 800c0d8:	d089      	beq.n	800bfee <_dtoa_r+0x67e>
 800c0da:	e7bd      	b.n	800c058 <_dtoa_r+0x6e8>
 800c0dc:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800c0de:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800c0e0:	9c06      	ldr	r4, [sp, #24]
 800c0e2:	2f00      	cmp	r7, #0
 800c0e4:	d014      	beq.n	800c110 <_dtoa_r+0x7a0>
 800c0e6:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c0e8:	2a01      	cmp	r2, #1
 800c0ea:	dd00      	ble.n	800c0ee <_dtoa_r+0x77e>
 800c0ec:	e0e4      	b.n	800c2b8 <_dtoa_r+0x948>
 800c0ee:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800c0f0:	2a00      	cmp	r2, #0
 800c0f2:	d100      	bne.n	800c0f6 <_dtoa_r+0x786>
 800c0f4:	e0da      	b.n	800c2ac <_dtoa_r+0x93c>
 800c0f6:	4abb      	ldr	r2, [pc, #748]	@ (800c3e4 <_dtoa_r+0xa74>)
 800c0f8:	189b      	adds	r3, r3, r2
 800c0fa:	9a06      	ldr	r2, [sp, #24]
 800c0fc:	2101      	movs	r1, #1
 800c0fe:	18d2      	adds	r2, r2, r3
 800c100:	9206      	str	r2, [sp, #24]
 800c102:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c104:	9803      	ldr	r0, [sp, #12]
 800c106:	18d3      	adds	r3, r2, r3
 800c108:	930d      	str	r3, [sp, #52]	@ 0x34
 800c10a:	f000 fc23 	bl	800c954 <__i2b>
 800c10e:	0007      	movs	r7, r0
 800c110:	2c00      	cmp	r4, #0
 800c112:	d00e      	beq.n	800c132 <_dtoa_r+0x7c2>
 800c114:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c116:	2b00      	cmp	r3, #0
 800c118:	dd0b      	ble.n	800c132 <_dtoa_r+0x7c2>
 800c11a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c11c:	0023      	movs	r3, r4
 800c11e:	4294      	cmp	r4, r2
 800c120:	dd00      	ble.n	800c124 <_dtoa_r+0x7b4>
 800c122:	0013      	movs	r3, r2
 800c124:	9a06      	ldr	r2, [sp, #24]
 800c126:	1ae4      	subs	r4, r4, r3
 800c128:	1ad2      	subs	r2, r2, r3
 800c12a:	9206      	str	r2, [sp, #24]
 800c12c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c12e:	1ad3      	subs	r3, r2, r3
 800c130:	930d      	str	r3, [sp, #52]	@ 0x34
 800c132:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c134:	2b00      	cmp	r3, #0
 800c136:	d021      	beq.n	800c17c <_dtoa_r+0x80c>
 800c138:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d100      	bne.n	800c140 <_dtoa_r+0x7d0>
 800c13e:	e0d3      	b.n	800c2e8 <_dtoa_r+0x978>
 800c140:	9e05      	ldr	r6, [sp, #20]
 800c142:	2d00      	cmp	r5, #0
 800c144:	d014      	beq.n	800c170 <_dtoa_r+0x800>
 800c146:	0039      	movs	r1, r7
 800c148:	002a      	movs	r2, r5
 800c14a:	9803      	ldr	r0, [sp, #12]
 800c14c:	f000 fcc4 	bl	800cad8 <__pow5mult>
 800c150:	9a05      	ldr	r2, [sp, #20]
 800c152:	0001      	movs	r1, r0
 800c154:	0007      	movs	r7, r0
 800c156:	9803      	ldr	r0, [sp, #12]
 800c158:	f000 fc14 	bl	800c984 <__multiply>
 800c15c:	0006      	movs	r6, r0
 800c15e:	9905      	ldr	r1, [sp, #20]
 800c160:	9803      	ldr	r0, [sp, #12]
 800c162:	f000 fb3f 	bl	800c7e4 <_Bfree>
 800c166:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c168:	9605      	str	r6, [sp, #20]
 800c16a:	1b5b      	subs	r3, r3, r5
 800c16c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c16e:	d005      	beq.n	800c17c <_dtoa_r+0x80c>
 800c170:	0031      	movs	r1, r6
 800c172:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c174:	9803      	ldr	r0, [sp, #12]
 800c176:	f000 fcaf 	bl	800cad8 <__pow5mult>
 800c17a:	9005      	str	r0, [sp, #20]
 800c17c:	2101      	movs	r1, #1
 800c17e:	9803      	ldr	r0, [sp, #12]
 800c180:	f000 fbe8 	bl	800c954 <__i2b>
 800c184:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c186:	0006      	movs	r6, r0
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d100      	bne.n	800c18e <_dtoa_r+0x81e>
 800c18c:	e1bc      	b.n	800c508 <_dtoa_r+0xb98>
 800c18e:	001a      	movs	r2, r3
 800c190:	0001      	movs	r1, r0
 800c192:	9803      	ldr	r0, [sp, #12]
 800c194:	f000 fca0 	bl	800cad8 <__pow5mult>
 800c198:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c19a:	0006      	movs	r6, r0
 800c19c:	2500      	movs	r5, #0
 800c19e:	2b01      	cmp	r3, #1
 800c1a0:	dc16      	bgt.n	800c1d0 <_dtoa_r+0x860>
 800c1a2:	2500      	movs	r5, #0
 800c1a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c1a6:	42ab      	cmp	r3, r5
 800c1a8:	d10e      	bne.n	800c1c8 <_dtoa_r+0x858>
 800c1aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c1ac:	031b      	lsls	r3, r3, #12
 800c1ae:	42ab      	cmp	r3, r5
 800c1b0:	d10a      	bne.n	800c1c8 <_dtoa_r+0x858>
 800c1b2:	4b8d      	ldr	r3, [pc, #564]	@ (800c3e8 <_dtoa_r+0xa78>)
 800c1b4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c1b6:	4213      	tst	r3, r2
 800c1b8:	d006      	beq.n	800c1c8 <_dtoa_r+0x858>
 800c1ba:	9b06      	ldr	r3, [sp, #24]
 800c1bc:	3501      	adds	r5, #1
 800c1be:	3301      	adds	r3, #1
 800c1c0:	9306      	str	r3, [sp, #24]
 800c1c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c1c4:	3301      	adds	r3, #1
 800c1c6:	930d      	str	r3, [sp, #52]	@ 0x34
 800c1c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c1ca:	2001      	movs	r0, #1
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d008      	beq.n	800c1e2 <_dtoa_r+0x872>
 800c1d0:	6933      	ldr	r3, [r6, #16]
 800c1d2:	3303      	adds	r3, #3
 800c1d4:	009b      	lsls	r3, r3, #2
 800c1d6:	18f3      	adds	r3, r6, r3
 800c1d8:	6858      	ldr	r0, [r3, #4]
 800c1da:	f000 fb6b 	bl	800c8b4 <__hi0bits>
 800c1de:	2320      	movs	r3, #32
 800c1e0:	1a18      	subs	r0, r3, r0
 800c1e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c1e4:	1818      	adds	r0, r3, r0
 800c1e6:	0002      	movs	r2, r0
 800c1e8:	231f      	movs	r3, #31
 800c1ea:	401a      	ands	r2, r3
 800c1ec:	4218      	tst	r0, r3
 800c1ee:	d100      	bne.n	800c1f2 <_dtoa_r+0x882>
 800c1f0:	e081      	b.n	800c2f6 <_dtoa_r+0x986>
 800c1f2:	3301      	adds	r3, #1
 800c1f4:	1a9b      	subs	r3, r3, r2
 800c1f6:	2b04      	cmp	r3, #4
 800c1f8:	dd79      	ble.n	800c2ee <_dtoa_r+0x97e>
 800c1fa:	231c      	movs	r3, #28
 800c1fc:	1a9b      	subs	r3, r3, r2
 800c1fe:	9a06      	ldr	r2, [sp, #24]
 800c200:	18e4      	adds	r4, r4, r3
 800c202:	18d2      	adds	r2, r2, r3
 800c204:	9206      	str	r2, [sp, #24]
 800c206:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c208:	18d3      	adds	r3, r2, r3
 800c20a:	930d      	str	r3, [sp, #52]	@ 0x34
 800c20c:	9b06      	ldr	r3, [sp, #24]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	dd05      	ble.n	800c21e <_dtoa_r+0x8ae>
 800c212:	001a      	movs	r2, r3
 800c214:	9905      	ldr	r1, [sp, #20]
 800c216:	9803      	ldr	r0, [sp, #12]
 800c218:	f000 fcba 	bl	800cb90 <__lshift>
 800c21c:	9005      	str	r0, [sp, #20]
 800c21e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c220:	2b00      	cmp	r3, #0
 800c222:	dd05      	ble.n	800c230 <_dtoa_r+0x8c0>
 800c224:	0031      	movs	r1, r6
 800c226:	001a      	movs	r2, r3
 800c228:	9803      	ldr	r0, [sp, #12]
 800c22a:	f000 fcb1 	bl	800cb90 <__lshift>
 800c22e:	0006      	movs	r6, r0
 800c230:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c232:	2b00      	cmp	r3, #0
 800c234:	d061      	beq.n	800c2fa <_dtoa_r+0x98a>
 800c236:	0031      	movs	r1, r6
 800c238:	9805      	ldr	r0, [sp, #20]
 800c23a:	f000 fd15 	bl	800cc68 <__mcmp>
 800c23e:	2800      	cmp	r0, #0
 800c240:	da5b      	bge.n	800c2fa <_dtoa_r+0x98a>
 800c242:	9b04      	ldr	r3, [sp, #16]
 800c244:	220a      	movs	r2, #10
 800c246:	3b01      	subs	r3, #1
 800c248:	930c      	str	r3, [sp, #48]	@ 0x30
 800c24a:	9905      	ldr	r1, [sp, #20]
 800c24c:	2300      	movs	r3, #0
 800c24e:	9803      	ldr	r0, [sp, #12]
 800c250:	f000 faec 	bl	800c82c <__multadd>
 800c254:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c256:	9005      	str	r0, [sp, #20]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d100      	bne.n	800c25e <_dtoa_r+0x8ee>
 800c25c:	e15b      	b.n	800c516 <_dtoa_r+0xba6>
 800c25e:	2300      	movs	r3, #0
 800c260:	0039      	movs	r1, r7
 800c262:	220a      	movs	r2, #10
 800c264:	9803      	ldr	r0, [sp, #12]
 800c266:	f000 fae1 	bl	800c82c <__multadd>
 800c26a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c26c:	0007      	movs	r7, r0
 800c26e:	2b00      	cmp	r3, #0
 800c270:	dc4d      	bgt.n	800c30e <_dtoa_r+0x99e>
 800c272:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c274:	2b02      	cmp	r3, #2
 800c276:	dd46      	ble.n	800c306 <_dtoa_r+0x996>
 800c278:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d000      	beq.n	800c280 <_dtoa_r+0x910>
 800c27e:	e5db      	b.n	800be38 <_dtoa_r+0x4c8>
 800c280:	0031      	movs	r1, r6
 800c282:	2205      	movs	r2, #5
 800c284:	9803      	ldr	r0, [sp, #12]
 800c286:	f000 fad1 	bl	800c82c <__multadd>
 800c28a:	0006      	movs	r6, r0
 800c28c:	0001      	movs	r1, r0
 800c28e:	9805      	ldr	r0, [sp, #20]
 800c290:	f000 fcea 	bl	800cc68 <__mcmp>
 800c294:	2800      	cmp	r0, #0
 800c296:	dc00      	bgt.n	800c29a <_dtoa_r+0x92a>
 800c298:	e5ce      	b.n	800be38 <_dtoa_r+0x4c8>
 800c29a:	9b08      	ldr	r3, [sp, #32]
 800c29c:	9a08      	ldr	r2, [sp, #32]
 800c29e:	1c5c      	adds	r4, r3, #1
 800c2a0:	2331      	movs	r3, #49	@ 0x31
 800c2a2:	7013      	strb	r3, [r2, #0]
 800c2a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2a6:	3301      	adds	r3, #1
 800c2a8:	930c      	str	r3, [sp, #48]	@ 0x30
 800c2aa:	e5c9      	b.n	800be40 <_dtoa_r+0x4d0>
 800c2ac:	2336      	movs	r3, #54	@ 0x36
 800c2ae:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c2b0:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800c2b2:	1a9b      	subs	r3, r3, r2
 800c2b4:	9c06      	ldr	r4, [sp, #24]
 800c2b6:	e720      	b.n	800c0fa <_dtoa_r+0x78a>
 800c2b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2ba:	1e5d      	subs	r5, r3, #1
 800c2bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2be:	42ab      	cmp	r3, r5
 800c2c0:	db08      	blt.n	800c2d4 <_dtoa_r+0x964>
 800c2c2:	1b5d      	subs	r5, r3, r5
 800c2c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	daf4      	bge.n	800c2b4 <_dtoa_r+0x944>
 800c2ca:	9b06      	ldr	r3, [sp, #24]
 800c2cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c2ce:	1a9c      	subs	r4, r3, r2
 800c2d0:	2300      	movs	r3, #0
 800c2d2:	e712      	b.n	800c0fa <_dtoa_r+0x78a>
 800c2d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2d6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c2d8:	1aeb      	subs	r3, r5, r3
 800c2da:	18d3      	adds	r3, r2, r3
 800c2dc:	9314      	str	r3, [sp, #80]	@ 0x50
 800c2de:	950f      	str	r5, [sp, #60]	@ 0x3c
 800c2e0:	9c06      	ldr	r4, [sp, #24]
 800c2e2:	2500      	movs	r5, #0
 800c2e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2e6:	e708      	b.n	800c0fa <_dtoa_r+0x78a>
 800c2e8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c2ea:	9905      	ldr	r1, [sp, #20]
 800c2ec:	e742      	b.n	800c174 <_dtoa_r+0x804>
 800c2ee:	2b04      	cmp	r3, #4
 800c2f0:	d08c      	beq.n	800c20c <_dtoa_r+0x89c>
 800c2f2:	331c      	adds	r3, #28
 800c2f4:	e783      	b.n	800c1fe <_dtoa_r+0x88e>
 800c2f6:	0013      	movs	r3, r2
 800c2f8:	e7fb      	b.n	800c2f2 <_dtoa_r+0x982>
 800c2fa:	9b04      	ldr	r3, [sp, #16]
 800c2fc:	930c      	str	r3, [sp, #48]	@ 0x30
 800c2fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c300:	930e      	str	r3, [sp, #56]	@ 0x38
 800c302:	2b00      	cmp	r3, #0
 800c304:	ddb5      	ble.n	800c272 <_dtoa_r+0x902>
 800c306:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d100      	bne.n	800c30e <_dtoa_r+0x99e>
 800c30c:	e107      	b.n	800c51e <_dtoa_r+0xbae>
 800c30e:	2c00      	cmp	r4, #0
 800c310:	dd05      	ble.n	800c31e <_dtoa_r+0x9ae>
 800c312:	0039      	movs	r1, r7
 800c314:	0022      	movs	r2, r4
 800c316:	9803      	ldr	r0, [sp, #12]
 800c318:	f000 fc3a 	bl	800cb90 <__lshift>
 800c31c:	0007      	movs	r7, r0
 800c31e:	9704      	str	r7, [sp, #16]
 800c320:	2d00      	cmp	r5, #0
 800c322:	d020      	beq.n	800c366 <_dtoa_r+0x9f6>
 800c324:	6879      	ldr	r1, [r7, #4]
 800c326:	9803      	ldr	r0, [sp, #12]
 800c328:	f000 fa18 	bl	800c75c <_Balloc>
 800c32c:	1e04      	subs	r4, r0, #0
 800c32e:	d10c      	bne.n	800c34a <_dtoa_r+0x9da>
 800c330:	0022      	movs	r2, r4
 800c332:	4b2e      	ldr	r3, [pc, #184]	@ (800c3ec <_dtoa_r+0xa7c>)
 800c334:	482e      	ldr	r0, [pc, #184]	@ (800c3f0 <_dtoa_r+0xa80>)
 800c336:	492f      	ldr	r1, [pc, #188]	@ (800c3f4 <_dtoa_r+0xa84>)
 800c338:	f7ff fb2f 	bl	800b99a <_dtoa_r+0x2a>
 800c33c:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800c33e:	0037      	movs	r7, r6
 800c340:	e7ab      	b.n	800c29a <_dtoa_r+0x92a>
 800c342:	9b04      	ldr	r3, [sp, #16]
 800c344:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800c346:	930c      	str	r3, [sp, #48]	@ 0x30
 800c348:	e7f9      	b.n	800c33e <_dtoa_r+0x9ce>
 800c34a:	0039      	movs	r1, r7
 800c34c:	693a      	ldr	r2, [r7, #16]
 800c34e:	310c      	adds	r1, #12
 800c350:	3202      	adds	r2, #2
 800c352:	0092      	lsls	r2, r2, #2
 800c354:	300c      	adds	r0, #12
 800c356:	f7ff fa7d 	bl	800b854 <memcpy>
 800c35a:	2201      	movs	r2, #1
 800c35c:	0021      	movs	r1, r4
 800c35e:	9803      	ldr	r0, [sp, #12]
 800c360:	f000 fc16 	bl	800cb90 <__lshift>
 800c364:	9004      	str	r0, [sp, #16]
 800c366:	9b08      	ldr	r3, [sp, #32]
 800c368:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c36a:	9306      	str	r3, [sp, #24]
 800c36c:	3b01      	subs	r3, #1
 800c36e:	189b      	adds	r3, r3, r2
 800c370:	2201      	movs	r2, #1
 800c372:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c374:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c376:	4013      	ands	r3, r2
 800c378:	930e      	str	r3, [sp, #56]	@ 0x38
 800c37a:	0031      	movs	r1, r6
 800c37c:	9805      	ldr	r0, [sp, #20]
 800c37e:	f7ff fa72 	bl	800b866 <quorem>
 800c382:	0039      	movs	r1, r7
 800c384:	0005      	movs	r5, r0
 800c386:	900a      	str	r0, [sp, #40]	@ 0x28
 800c388:	9805      	ldr	r0, [sp, #20]
 800c38a:	f000 fc6d 	bl	800cc68 <__mcmp>
 800c38e:	9a04      	ldr	r2, [sp, #16]
 800c390:	900d      	str	r0, [sp, #52]	@ 0x34
 800c392:	0031      	movs	r1, r6
 800c394:	9803      	ldr	r0, [sp, #12]
 800c396:	f000 fc83 	bl	800cca0 <__mdiff>
 800c39a:	2201      	movs	r2, #1
 800c39c:	68c3      	ldr	r3, [r0, #12]
 800c39e:	0004      	movs	r4, r0
 800c3a0:	3530      	adds	r5, #48	@ 0x30
 800c3a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d104      	bne.n	800c3b2 <_dtoa_r+0xa42>
 800c3a8:	0001      	movs	r1, r0
 800c3aa:	9805      	ldr	r0, [sp, #20]
 800c3ac:	f000 fc5c 	bl	800cc68 <__mcmp>
 800c3b0:	9009      	str	r0, [sp, #36]	@ 0x24
 800c3b2:	0021      	movs	r1, r4
 800c3b4:	9803      	ldr	r0, [sp, #12]
 800c3b6:	f000 fa15 	bl	800c7e4 <_Bfree>
 800c3ba:	9b06      	ldr	r3, [sp, #24]
 800c3bc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c3be:	1c5c      	adds	r4, r3, #1
 800c3c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3c2:	4313      	orrs	r3, r2
 800c3c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c3c6:	4313      	orrs	r3, r2
 800c3c8:	d116      	bne.n	800c3f8 <_dtoa_r+0xa88>
 800c3ca:	2d39      	cmp	r5, #57	@ 0x39
 800c3cc:	d02f      	beq.n	800c42e <_dtoa_r+0xabe>
 800c3ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	dd01      	ble.n	800c3d8 <_dtoa_r+0xa68>
 800c3d4:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800c3d6:	3531      	adds	r5, #49	@ 0x31
 800c3d8:	9b06      	ldr	r3, [sp, #24]
 800c3da:	701d      	strb	r5, [r3, #0]
 800c3dc:	e532      	b.n	800be44 <_dtoa_r+0x4d4>
 800c3de:	46c0      	nop			@ (mov r8, r8)
 800c3e0:	40240000 	.word	0x40240000
 800c3e4:	00000433 	.word	0x00000433
 800c3e8:	7ff00000 	.word	0x7ff00000
 800c3ec:	0800e9a8 	.word	0x0800e9a8
 800c3f0:	0800e950 	.word	0x0800e950
 800c3f4:	000002ef 	.word	0x000002ef
 800c3f8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	db04      	blt.n	800c408 <_dtoa_r+0xa98>
 800c3fe:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c400:	4313      	orrs	r3, r2
 800c402:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c404:	4313      	orrs	r3, r2
 800c406:	d11e      	bne.n	800c446 <_dtoa_r+0xad6>
 800c408:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	dde4      	ble.n	800c3d8 <_dtoa_r+0xa68>
 800c40e:	9905      	ldr	r1, [sp, #20]
 800c410:	2201      	movs	r2, #1
 800c412:	9803      	ldr	r0, [sp, #12]
 800c414:	f000 fbbc 	bl	800cb90 <__lshift>
 800c418:	0031      	movs	r1, r6
 800c41a:	9005      	str	r0, [sp, #20]
 800c41c:	f000 fc24 	bl	800cc68 <__mcmp>
 800c420:	2800      	cmp	r0, #0
 800c422:	dc02      	bgt.n	800c42a <_dtoa_r+0xaba>
 800c424:	d1d8      	bne.n	800c3d8 <_dtoa_r+0xa68>
 800c426:	07eb      	lsls	r3, r5, #31
 800c428:	d5d6      	bpl.n	800c3d8 <_dtoa_r+0xa68>
 800c42a:	2d39      	cmp	r5, #57	@ 0x39
 800c42c:	d1d2      	bne.n	800c3d4 <_dtoa_r+0xa64>
 800c42e:	2339      	movs	r3, #57	@ 0x39
 800c430:	9a06      	ldr	r2, [sp, #24]
 800c432:	7013      	strb	r3, [r2, #0]
 800c434:	0023      	movs	r3, r4
 800c436:	001c      	movs	r4, r3
 800c438:	3b01      	subs	r3, #1
 800c43a:	781a      	ldrb	r2, [r3, #0]
 800c43c:	2a39      	cmp	r2, #57	@ 0x39
 800c43e:	d050      	beq.n	800c4e2 <_dtoa_r+0xb72>
 800c440:	3201      	adds	r2, #1
 800c442:	701a      	strb	r2, [r3, #0]
 800c444:	e4fe      	b.n	800be44 <_dtoa_r+0x4d4>
 800c446:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c448:	2b00      	cmp	r3, #0
 800c44a:	dd03      	ble.n	800c454 <_dtoa_r+0xae4>
 800c44c:	2d39      	cmp	r5, #57	@ 0x39
 800c44e:	d0ee      	beq.n	800c42e <_dtoa_r+0xabe>
 800c450:	3501      	adds	r5, #1
 800c452:	e7c1      	b.n	800c3d8 <_dtoa_r+0xa68>
 800c454:	9b06      	ldr	r3, [sp, #24]
 800c456:	9a06      	ldr	r2, [sp, #24]
 800c458:	701d      	strb	r5, [r3, #0]
 800c45a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c45c:	4293      	cmp	r3, r2
 800c45e:	d02b      	beq.n	800c4b8 <_dtoa_r+0xb48>
 800c460:	2300      	movs	r3, #0
 800c462:	220a      	movs	r2, #10
 800c464:	9905      	ldr	r1, [sp, #20]
 800c466:	9803      	ldr	r0, [sp, #12]
 800c468:	f000 f9e0 	bl	800c82c <__multadd>
 800c46c:	9b04      	ldr	r3, [sp, #16]
 800c46e:	9005      	str	r0, [sp, #20]
 800c470:	429f      	cmp	r7, r3
 800c472:	d109      	bne.n	800c488 <_dtoa_r+0xb18>
 800c474:	0039      	movs	r1, r7
 800c476:	2300      	movs	r3, #0
 800c478:	220a      	movs	r2, #10
 800c47a:	9803      	ldr	r0, [sp, #12]
 800c47c:	f000 f9d6 	bl	800c82c <__multadd>
 800c480:	0007      	movs	r7, r0
 800c482:	9004      	str	r0, [sp, #16]
 800c484:	9406      	str	r4, [sp, #24]
 800c486:	e778      	b.n	800c37a <_dtoa_r+0xa0a>
 800c488:	0039      	movs	r1, r7
 800c48a:	2300      	movs	r3, #0
 800c48c:	220a      	movs	r2, #10
 800c48e:	9803      	ldr	r0, [sp, #12]
 800c490:	f000 f9cc 	bl	800c82c <__multadd>
 800c494:	2300      	movs	r3, #0
 800c496:	0007      	movs	r7, r0
 800c498:	220a      	movs	r2, #10
 800c49a:	9904      	ldr	r1, [sp, #16]
 800c49c:	9803      	ldr	r0, [sp, #12]
 800c49e:	f000 f9c5 	bl	800c82c <__multadd>
 800c4a2:	9004      	str	r0, [sp, #16]
 800c4a4:	e7ee      	b.n	800c484 <_dtoa_r+0xb14>
 800c4a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c4a8:	2401      	movs	r4, #1
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	dd00      	ble.n	800c4b0 <_dtoa_r+0xb40>
 800c4ae:	001c      	movs	r4, r3
 800c4b0:	9704      	str	r7, [sp, #16]
 800c4b2:	2700      	movs	r7, #0
 800c4b4:	9b08      	ldr	r3, [sp, #32]
 800c4b6:	191c      	adds	r4, r3, r4
 800c4b8:	9905      	ldr	r1, [sp, #20]
 800c4ba:	2201      	movs	r2, #1
 800c4bc:	9803      	ldr	r0, [sp, #12]
 800c4be:	f000 fb67 	bl	800cb90 <__lshift>
 800c4c2:	0031      	movs	r1, r6
 800c4c4:	9005      	str	r0, [sp, #20]
 800c4c6:	f000 fbcf 	bl	800cc68 <__mcmp>
 800c4ca:	2800      	cmp	r0, #0
 800c4cc:	dcb2      	bgt.n	800c434 <_dtoa_r+0xac4>
 800c4ce:	d101      	bne.n	800c4d4 <_dtoa_r+0xb64>
 800c4d0:	07ed      	lsls	r5, r5, #31
 800c4d2:	d4af      	bmi.n	800c434 <_dtoa_r+0xac4>
 800c4d4:	0023      	movs	r3, r4
 800c4d6:	001c      	movs	r4, r3
 800c4d8:	3b01      	subs	r3, #1
 800c4da:	781a      	ldrb	r2, [r3, #0]
 800c4dc:	2a30      	cmp	r2, #48	@ 0x30
 800c4de:	d0fa      	beq.n	800c4d6 <_dtoa_r+0xb66>
 800c4e0:	e4b0      	b.n	800be44 <_dtoa_r+0x4d4>
 800c4e2:	9a08      	ldr	r2, [sp, #32]
 800c4e4:	429a      	cmp	r2, r3
 800c4e6:	d1a6      	bne.n	800c436 <_dtoa_r+0xac6>
 800c4e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c4ea:	3301      	adds	r3, #1
 800c4ec:	930c      	str	r3, [sp, #48]	@ 0x30
 800c4ee:	2331      	movs	r3, #49	@ 0x31
 800c4f0:	7013      	strb	r3, [r2, #0]
 800c4f2:	e4a7      	b.n	800be44 <_dtoa_r+0x4d4>
 800c4f4:	4b14      	ldr	r3, [pc, #80]	@ (800c548 <_dtoa_r+0xbd8>)
 800c4f6:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c4f8:	9308      	str	r3, [sp, #32]
 800c4fa:	4b14      	ldr	r3, [pc, #80]	@ (800c54c <_dtoa_r+0xbdc>)
 800c4fc:	2a00      	cmp	r2, #0
 800c4fe:	d001      	beq.n	800c504 <_dtoa_r+0xb94>
 800c500:	f7ff fa7e 	bl	800ba00 <_dtoa_r+0x90>
 800c504:	f7ff fa7e 	bl	800ba04 <_dtoa_r+0x94>
 800c508:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c50a:	2b01      	cmp	r3, #1
 800c50c:	dc00      	bgt.n	800c510 <_dtoa_r+0xba0>
 800c50e:	e648      	b.n	800c1a2 <_dtoa_r+0x832>
 800c510:	2001      	movs	r0, #1
 800c512:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800c514:	e665      	b.n	800c1e2 <_dtoa_r+0x872>
 800c516:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c518:	2b00      	cmp	r3, #0
 800c51a:	dc00      	bgt.n	800c51e <_dtoa_r+0xbae>
 800c51c:	e6a9      	b.n	800c272 <_dtoa_r+0x902>
 800c51e:	2400      	movs	r4, #0
 800c520:	0031      	movs	r1, r6
 800c522:	9805      	ldr	r0, [sp, #20]
 800c524:	f7ff f99f 	bl	800b866 <quorem>
 800c528:	9b08      	ldr	r3, [sp, #32]
 800c52a:	3030      	adds	r0, #48	@ 0x30
 800c52c:	5518      	strb	r0, [r3, r4]
 800c52e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c530:	3401      	adds	r4, #1
 800c532:	0005      	movs	r5, r0
 800c534:	42a3      	cmp	r3, r4
 800c536:	ddb6      	ble.n	800c4a6 <_dtoa_r+0xb36>
 800c538:	2300      	movs	r3, #0
 800c53a:	220a      	movs	r2, #10
 800c53c:	9905      	ldr	r1, [sp, #20]
 800c53e:	9803      	ldr	r0, [sp, #12]
 800c540:	f000 f974 	bl	800c82c <__multadd>
 800c544:	9005      	str	r0, [sp, #20]
 800c546:	e7eb      	b.n	800c520 <_dtoa_r+0xbb0>
 800c548:	0800e92c 	.word	0x0800e92c
 800c54c:	0800e934 	.word	0x0800e934

0800c550 <_free_r>:
 800c550:	b570      	push	{r4, r5, r6, lr}
 800c552:	0005      	movs	r5, r0
 800c554:	1e0c      	subs	r4, r1, #0
 800c556:	d010      	beq.n	800c57a <_free_r+0x2a>
 800c558:	3c04      	subs	r4, #4
 800c55a:	6823      	ldr	r3, [r4, #0]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	da00      	bge.n	800c562 <_free_r+0x12>
 800c560:	18e4      	adds	r4, r4, r3
 800c562:	0028      	movs	r0, r5
 800c564:	f000 f8ea 	bl	800c73c <__malloc_lock>
 800c568:	4a1d      	ldr	r2, [pc, #116]	@ (800c5e0 <_free_r+0x90>)
 800c56a:	6813      	ldr	r3, [r2, #0]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d105      	bne.n	800c57c <_free_r+0x2c>
 800c570:	6063      	str	r3, [r4, #4]
 800c572:	6014      	str	r4, [r2, #0]
 800c574:	0028      	movs	r0, r5
 800c576:	f000 f8e9 	bl	800c74c <__malloc_unlock>
 800c57a:	bd70      	pop	{r4, r5, r6, pc}
 800c57c:	42a3      	cmp	r3, r4
 800c57e:	d908      	bls.n	800c592 <_free_r+0x42>
 800c580:	6820      	ldr	r0, [r4, #0]
 800c582:	1821      	adds	r1, r4, r0
 800c584:	428b      	cmp	r3, r1
 800c586:	d1f3      	bne.n	800c570 <_free_r+0x20>
 800c588:	6819      	ldr	r1, [r3, #0]
 800c58a:	685b      	ldr	r3, [r3, #4]
 800c58c:	1809      	adds	r1, r1, r0
 800c58e:	6021      	str	r1, [r4, #0]
 800c590:	e7ee      	b.n	800c570 <_free_r+0x20>
 800c592:	001a      	movs	r2, r3
 800c594:	685b      	ldr	r3, [r3, #4]
 800c596:	2b00      	cmp	r3, #0
 800c598:	d001      	beq.n	800c59e <_free_r+0x4e>
 800c59a:	42a3      	cmp	r3, r4
 800c59c:	d9f9      	bls.n	800c592 <_free_r+0x42>
 800c59e:	6811      	ldr	r1, [r2, #0]
 800c5a0:	1850      	adds	r0, r2, r1
 800c5a2:	42a0      	cmp	r0, r4
 800c5a4:	d10b      	bne.n	800c5be <_free_r+0x6e>
 800c5a6:	6820      	ldr	r0, [r4, #0]
 800c5a8:	1809      	adds	r1, r1, r0
 800c5aa:	1850      	adds	r0, r2, r1
 800c5ac:	6011      	str	r1, [r2, #0]
 800c5ae:	4283      	cmp	r3, r0
 800c5b0:	d1e0      	bne.n	800c574 <_free_r+0x24>
 800c5b2:	6818      	ldr	r0, [r3, #0]
 800c5b4:	685b      	ldr	r3, [r3, #4]
 800c5b6:	1841      	adds	r1, r0, r1
 800c5b8:	6011      	str	r1, [r2, #0]
 800c5ba:	6053      	str	r3, [r2, #4]
 800c5bc:	e7da      	b.n	800c574 <_free_r+0x24>
 800c5be:	42a0      	cmp	r0, r4
 800c5c0:	d902      	bls.n	800c5c8 <_free_r+0x78>
 800c5c2:	230c      	movs	r3, #12
 800c5c4:	602b      	str	r3, [r5, #0]
 800c5c6:	e7d5      	b.n	800c574 <_free_r+0x24>
 800c5c8:	6820      	ldr	r0, [r4, #0]
 800c5ca:	1821      	adds	r1, r4, r0
 800c5cc:	428b      	cmp	r3, r1
 800c5ce:	d103      	bne.n	800c5d8 <_free_r+0x88>
 800c5d0:	6819      	ldr	r1, [r3, #0]
 800c5d2:	685b      	ldr	r3, [r3, #4]
 800c5d4:	1809      	adds	r1, r1, r0
 800c5d6:	6021      	str	r1, [r4, #0]
 800c5d8:	6063      	str	r3, [r4, #4]
 800c5da:	6054      	str	r4, [r2, #4]
 800c5dc:	e7ca      	b.n	800c574 <_free_r+0x24>
 800c5de:	46c0      	nop			@ (mov r8, r8)
 800c5e0:	200005b8 	.word	0x200005b8

0800c5e4 <malloc>:
 800c5e4:	b510      	push	{r4, lr}
 800c5e6:	4b03      	ldr	r3, [pc, #12]	@ (800c5f4 <malloc+0x10>)
 800c5e8:	0001      	movs	r1, r0
 800c5ea:	6818      	ldr	r0, [r3, #0]
 800c5ec:	f000 f826 	bl	800c63c <_malloc_r>
 800c5f0:	bd10      	pop	{r4, pc}
 800c5f2:	46c0      	nop			@ (mov r8, r8)
 800c5f4:	20000018 	.word	0x20000018

0800c5f8 <sbrk_aligned>:
 800c5f8:	b570      	push	{r4, r5, r6, lr}
 800c5fa:	4e0f      	ldr	r6, [pc, #60]	@ (800c638 <sbrk_aligned+0x40>)
 800c5fc:	000d      	movs	r5, r1
 800c5fe:	6831      	ldr	r1, [r6, #0]
 800c600:	0004      	movs	r4, r0
 800c602:	2900      	cmp	r1, #0
 800c604:	d102      	bne.n	800c60c <sbrk_aligned+0x14>
 800c606:	f000 fe67 	bl	800d2d8 <_sbrk_r>
 800c60a:	6030      	str	r0, [r6, #0]
 800c60c:	0029      	movs	r1, r5
 800c60e:	0020      	movs	r0, r4
 800c610:	f000 fe62 	bl	800d2d8 <_sbrk_r>
 800c614:	1c43      	adds	r3, r0, #1
 800c616:	d103      	bne.n	800c620 <sbrk_aligned+0x28>
 800c618:	2501      	movs	r5, #1
 800c61a:	426d      	negs	r5, r5
 800c61c:	0028      	movs	r0, r5
 800c61e:	bd70      	pop	{r4, r5, r6, pc}
 800c620:	2303      	movs	r3, #3
 800c622:	1cc5      	adds	r5, r0, #3
 800c624:	439d      	bics	r5, r3
 800c626:	42a8      	cmp	r0, r5
 800c628:	d0f8      	beq.n	800c61c <sbrk_aligned+0x24>
 800c62a:	1a29      	subs	r1, r5, r0
 800c62c:	0020      	movs	r0, r4
 800c62e:	f000 fe53 	bl	800d2d8 <_sbrk_r>
 800c632:	3001      	adds	r0, #1
 800c634:	d1f2      	bne.n	800c61c <sbrk_aligned+0x24>
 800c636:	e7ef      	b.n	800c618 <sbrk_aligned+0x20>
 800c638:	200005b4 	.word	0x200005b4

0800c63c <_malloc_r>:
 800c63c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c63e:	2203      	movs	r2, #3
 800c640:	1ccb      	adds	r3, r1, #3
 800c642:	4393      	bics	r3, r2
 800c644:	3308      	adds	r3, #8
 800c646:	0005      	movs	r5, r0
 800c648:	001f      	movs	r7, r3
 800c64a:	2b0c      	cmp	r3, #12
 800c64c:	d234      	bcs.n	800c6b8 <_malloc_r+0x7c>
 800c64e:	270c      	movs	r7, #12
 800c650:	42b9      	cmp	r1, r7
 800c652:	d833      	bhi.n	800c6bc <_malloc_r+0x80>
 800c654:	0028      	movs	r0, r5
 800c656:	f000 f871 	bl	800c73c <__malloc_lock>
 800c65a:	4e37      	ldr	r6, [pc, #220]	@ (800c738 <_malloc_r+0xfc>)
 800c65c:	6833      	ldr	r3, [r6, #0]
 800c65e:	001c      	movs	r4, r3
 800c660:	2c00      	cmp	r4, #0
 800c662:	d12f      	bne.n	800c6c4 <_malloc_r+0x88>
 800c664:	0039      	movs	r1, r7
 800c666:	0028      	movs	r0, r5
 800c668:	f7ff ffc6 	bl	800c5f8 <sbrk_aligned>
 800c66c:	0004      	movs	r4, r0
 800c66e:	1c43      	adds	r3, r0, #1
 800c670:	d15f      	bne.n	800c732 <_malloc_r+0xf6>
 800c672:	6834      	ldr	r4, [r6, #0]
 800c674:	9400      	str	r4, [sp, #0]
 800c676:	9b00      	ldr	r3, [sp, #0]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d14a      	bne.n	800c712 <_malloc_r+0xd6>
 800c67c:	2c00      	cmp	r4, #0
 800c67e:	d052      	beq.n	800c726 <_malloc_r+0xea>
 800c680:	6823      	ldr	r3, [r4, #0]
 800c682:	0028      	movs	r0, r5
 800c684:	18e3      	adds	r3, r4, r3
 800c686:	9900      	ldr	r1, [sp, #0]
 800c688:	9301      	str	r3, [sp, #4]
 800c68a:	f000 fe25 	bl	800d2d8 <_sbrk_r>
 800c68e:	9b01      	ldr	r3, [sp, #4]
 800c690:	4283      	cmp	r3, r0
 800c692:	d148      	bne.n	800c726 <_malloc_r+0xea>
 800c694:	6823      	ldr	r3, [r4, #0]
 800c696:	0028      	movs	r0, r5
 800c698:	1aff      	subs	r7, r7, r3
 800c69a:	0039      	movs	r1, r7
 800c69c:	f7ff ffac 	bl	800c5f8 <sbrk_aligned>
 800c6a0:	3001      	adds	r0, #1
 800c6a2:	d040      	beq.n	800c726 <_malloc_r+0xea>
 800c6a4:	6823      	ldr	r3, [r4, #0]
 800c6a6:	19db      	adds	r3, r3, r7
 800c6a8:	6023      	str	r3, [r4, #0]
 800c6aa:	6833      	ldr	r3, [r6, #0]
 800c6ac:	685a      	ldr	r2, [r3, #4]
 800c6ae:	2a00      	cmp	r2, #0
 800c6b0:	d133      	bne.n	800c71a <_malloc_r+0xde>
 800c6b2:	9b00      	ldr	r3, [sp, #0]
 800c6b4:	6033      	str	r3, [r6, #0]
 800c6b6:	e019      	b.n	800c6ec <_malloc_r+0xb0>
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	dac9      	bge.n	800c650 <_malloc_r+0x14>
 800c6bc:	230c      	movs	r3, #12
 800c6be:	602b      	str	r3, [r5, #0]
 800c6c0:	2000      	movs	r0, #0
 800c6c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c6c4:	6821      	ldr	r1, [r4, #0]
 800c6c6:	1bc9      	subs	r1, r1, r7
 800c6c8:	d420      	bmi.n	800c70c <_malloc_r+0xd0>
 800c6ca:	290b      	cmp	r1, #11
 800c6cc:	d90a      	bls.n	800c6e4 <_malloc_r+0xa8>
 800c6ce:	19e2      	adds	r2, r4, r7
 800c6d0:	6027      	str	r7, [r4, #0]
 800c6d2:	42a3      	cmp	r3, r4
 800c6d4:	d104      	bne.n	800c6e0 <_malloc_r+0xa4>
 800c6d6:	6032      	str	r2, [r6, #0]
 800c6d8:	6863      	ldr	r3, [r4, #4]
 800c6da:	6011      	str	r1, [r2, #0]
 800c6dc:	6053      	str	r3, [r2, #4]
 800c6de:	e005      	b.n	800c6ec <_malloc_r+0xb0>
 800c6e0:	605a      	str	r2, [r3, #4]
 800c6e2:	e7f9      	b.n	800c6d8 <_malloc_r+0x9c>
 800c6e4:	6862      	ldr	r2, [r4, #4]
 800c6e6:	42a3      	cmp	r3, r4
 800c6e8:	d10e      	bne.n	800c708 <_malloc_r+0xcc>
 800c6ea:	6032      	str	r2, [r6, #0]
 800c6ec:	0028      	movs	r0, r5
 800c6ee:	f000 f82d 	bl	800c74c <__malloc_unlock>
 800c6f2:	0020      	movs	r0, r4
 800c6f4:	2207      	movs	r2, #7
 800c6f6:	300b      	adds	r0, #11
 800c6f8:	1d23      	adds	r3, r4, #4
 800c6fa:	4390      	bics	r0, r2
 800c6fc:	1ac2      	subs	r2, r0, r3
 800c6fe:	4298      	cmp	r0, r3
 800c700:	d0df      	beq.n	800c6c2 <_malloc_r+0x86>
 800c702:	1a1b      	subs	r3, r3, r0
 800c704:	50a3      	str	r3, [r4, r2]
 800c706:	e7dc      	b.n	800c6c2 <_malloc_r+0x86>
 800c708:	605a      	str	r2, [r3, #4]
 800c70a:	e7ef      	b.n	800c6ec <_malloc_r+0xb0>
 800c70c:	0023      	movs	r3, r4
 800c70e:	6864      	ldr	r4, [r4, #4]
 800c710:	e7a6      	b.n	800c660 <_malloc_r+0x24>
 800c712:	9c00      	ldr	r4, [sp, #0]
 800c714:	6863      	ldr	r3, [r4, #4]
 800c716:	9300      	str	r3, [sp, #0]
 800c718:	e7ad      	b.n	800c676 <_malloc_r+0x3a>
 800c71a:	001a      	movs	r2, r3
 800c71c:	685b      	ldr	r3, [r3, #4]
 800c71e:	42a3      	cmp	r3, r4
 800c720:	d1fb      	bne.n	800c71a <_malloc_r+0xde>
 800c722:	2300      	movs	r3, #0
 800c724:	e7da      	b.n	800c6dc <_malloc_r+0xa0>
 800c726:	230c      	movs	r3, #12
 800c728:	0028      	movs	r0, r5
 800c72a:	602b      	str	r3, [r5, #0]
 800c72c:	f000 f80e 	bl	800c74c <__malloc_unlock>
 800c730:	e7c6      	b.n	800c6c0 <_malloc_r+0x84>
 800c732:	6007      	str	r7, [r0, #0]
 800c734:	e7da      	b.n	800c6ec <_malloc_r+0xb0>
 800c736:	46c0      	nop			@ (mov r8, r8)
 800c738:	200005b8 	.word	0x200005b8

0800c73c <__malloc_lock>:
 800c73c:	b510      	push	{r4, lr}
 800c73e:	4802      	ldr	r0, [pc, #8]	@ (800c748 <__malloc_lock+0xc>)
 800c740:	f7ff f87b 	bl	800b83a <__retarget_lock_acquire_recursive>
 800c744:	bd10      	pop	{r4, pc}
 800c746:	46c0      	nop			@ (mov r8, r8)
 800c748:	200005b0 	.word	0x200005b0

0800c74c <__malloc_unlock>:
 800c74c:	b510      	push	{r4, lr}
 800c74e:	4802      	ldr	r0, [pc, #8]	@ (800c758 <__malloc_unlock+0xc>)
 800c750:	f7ff f874 	bl	800b83c <__retarget_lock_release_recursive>
 800c754:	bd10      	pop	{r4, pc}
 800c756:	46c0      	nop			@ (mov r8, r8)
 800c758:	200005b0 	.word	0x200005b0

0800c75c <_Balloc>:
 800c75c:	b570      	push	{r4, r5, r6, lr}
 800c75e:	69c5      	ldr	r5, [r0, #28]
 800c760:	0006      	movs	r6, r0
 800c762:	000c      	movs	r4, r1
 800c764:	2d00      	cmp	r5, #0
 800c766:	d10e      	bne.n	800c786 <_Balloc+0x2a>
 800c768:	2010      	movs	r0, #16
 800c76a:	f7ff ff3b 	bl	800c5e4 <malloc>
 800c76e:	1e02      	subs	r2, r0, #0
 800c770:	61f0      	str	r0, [r6, #28]
 800c772:	d104      	bne.n	800c77e <_Balloc+0x22>
 800c774:	216b      	movs	r1, #107	@ 0x6b
 800c776:	4b19      	ldr	r3, [pc, #100]	@ (800c7dc <_Balloc+0x80>)
 800c778:	4819      	ldr	r0, [pc, #100]	@ (800c7e0 <_Balloc+0x84>)
 800c77a:	f000 fdbf 	bl	800d2fc <__assert_func>
 800c77e:	6045      	str	r5, [r0, #4]
 800c780:	6085      	str	r5, [r0, #8]
 800c782:	6005      	str	r5, [r0, #0]
 800c784:	60c5      	str	r5, [r0, #12]
 800c786:	69f5      	ldr	r5, [r6, #28]
 800c788:	68eb      	ldr	r3, [r5, #12]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d013      	beq.n	800c7b6 <_Balloc+0x5a>
 800c78e:	69f3      	ldr	r3, [r6, #28]
 800c790:	00a2      	lsls	r2, r4, #2
 800c792:	68db      	ldr	r3, [r3, #12]
 800c794:	189b      	adds	r3, r3, r2
 800c796:	6818      	ldr	r0, [r3, #0]
 800c798:	2800      	cmp	r0, #0
 800c79a:	d118      	bne.n	800c7ce <_Balloc+0x72>
 800c79c:	2101      	movs	r1, #1
 800c79e:	000d      	movs	r5, r1
 800c7a0:	40a5      	lsls	r5, r4
 800c7a2:	1d6a      	adds	r2, r5, #5
 800c7a4:	0030      	movs	r0, r6
 800c7a6:	0092      	lsls	r2, r2, #2
 800c7a8:	f000 fdc6 	bl	800d338 <_calloc_r>
 800c7ac:	2800      	cmp	r0, #0
 800c7ae:	d00c      	beq.n	800c7ca <_Balloc+0x6e>
 800c7b0:	6044      	str	r4, [r0, #4]
 800c7b2:	6085      	str	r5, [r0, #8]
 800c7b4:	e00d      	b.n	800c7d2 <_Balloc+0x76>
 800c7b6:	2221      	movs	r2, #33	@ 0x21
 800c7b8:	2104      	movs	r1, #4
 800c7ba:	0030      	movs	r0, r6
 800c7bc:	f000 fdbc 	bl	800d338 <_calloc_r>
 800c7c0:	69f3      	ldr	r3, [r6, #28]
 800c7c2:	60e8      	str	r0, [r5, #12]
 800c7c4:	68db      	ldr	r3, [r3, #12]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d1e1      	bne.n	800c78e <_Balloc+0x32>
 800c7ca:	2000      	movs	r0, #0
 800c7cc:	bd70      	pop	{r4, r5, r6, pc}
 800c7ce:	6802      	ldr	r2, [r0, #0]
 800c7d0:	601a      	str	r2, [r3, #0]
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	6103      	str	r3, [r0, #16]
 800c7d6:	60c3      	str	r3, [r0, #12]
 800c7d8:	e7f8      	b.n	800c7cc <_Balloc+0x70>
 800c7da:	46c0      	nop			@ (mov r8, r8)
 800c7dc:	0800e939 	.word	0x0800e939
 800c7e0:	0800e9b9 	.word	0x0800e9b9

0800c7e4 <_Bfree>:
 800c7e4:	b570      	push	{r4, r5, r6, lr}
 800c7e6:	69c6      	ldr	r6, [r0, #28]
 800c7e8:	0005      	movs	r5, r0
 800c7ea:	000c      	movs	r4, r1
 800c7ec:	2e00      	cmp	r6, #0
 800c7ee:	d10e      	bne.n	800c80e <_Bfree+0x2a>
 800c7f0:	2010      	movs	r0, #16
 800c7f2:	f7ff fef7 	bl	800c5e4 <malloc>
 800c7f6:	1e02      	subs	r2, r0, #0
 800c7f8:	61e8      	str	r0, [r5, #28]
 800c7fa:	d104      	bne.n	800c806 <_Bfree+0x22>
 800c7fc:	218f      	movs	r1, #143	@ 0x8f
 800c7fe:	4b09      	ldr	r3, [pc, #36]	@ (800c824 <_Bfree+0x40>)
 800c800:	4809      	ldr	r0, [pc, #36]	@ (800c828 <_Bfree+0x44>)
 800c802:	f000 fd7b 	bl	800d2fc <__assert_func>
 800c806:	6046      	str	r6, [r0, #4]
 800c808:	6086      	str	r6, [r0, #8]
 800c80a:	6006      	str	r6, [r0, #0]
 800c80c:	60c6      	str	r6, [r0, #12]
 800c80e:	2c00      	cmp	r4, #0
 800c810:	d007      	beq.n	800c822 <_Bfree+0x3e>
 800c812:	69eb      	ldr	r3, [r5, #28]
 800c814:	6862      	ldr	r2, [r4, #4]
 800c816:	68db      	ldr	r3, [r3, #12]
 800c818:	0092      	lsls	r2, r2, #2
 800c81a:	189b      	adds	r3, r3, r2
 800c81c:	681a      	ldr	r2, [r3, #0]
 800c81e:	6022      	str	r2, [r4, #0]
 800c820:	601c      	str	r4, [r3, #0]
 800c822:	bd70      	pop	{r4, r5, r6, pc}
 800c824:	0800e939 	.word	0x0800e939
 800c828:	0800e9b9 	.word	0x0800e9b9

0800c82c <__multadd>:
 800c82c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c82e:	000f      	movs	r7, r1
 800c830:	9001      	str	r0, [sp, #4]
 800c832:	000c      	movs	r4, r1
 800c834:	001e      	movs	r6, r3
 800c836:	2000      	movs	r0, #0
 800c838:	690d      	ldr	r5, [r1, #16]
 800c83a:	3714      	adds	r7, #20
 800c83c:	683b      	ldr	r3, [r7, #0]
 800c83e:	3001      	adds	r0, #1
 800c840:	b299      	uxth	r1, r3
 800c842:	4351      	muls	r1, r2
 800c844:	0c1b      	lsrs	r3, r3, #16
 800c846:	4353      	muls	r3, r2
 800c848:	1989      	adds	r1, r1, r6
 800c84a:	0c0e      	lsrs	r6, r1, #16
 800c84c:	199b      	adds	r3, r3, r6
 800c84e:	0c1e      	lsrs	r6, r3, #16
 800c850:	b289      	uxth	r1, r1
 800c852:	041b      	lsls	r3, r3, #16
 800c854:	185b      	adds	r3, r3, r1
 800c856:	c708      	stmia	r7!, {r3}
 800c858:	4285      	cmp	r5, r0
 800c85a:	dcef      	bgt.n	800c83c <__multadd+0x10>
 800c85c:	2e00      	cmp	r6, #0
 800c85e:	d022      	beq.n	800c8a6 <__multadd+0x7a>
 800c860:	68a3      	ldr	r3, [r4, #8]
 800c862:	42ab      	cmp	r3, r5
 800c864:	dc19      	bgt.n	800c89a <__multadd+0x6e>
 800c866:	6861      	ldr	r1, [r4, #4]
 800c868:	9801      	ldr	r0, [sp, #4]
 800c86a:	3101      	adds	r1, #1
 800c86c:	f7ff ff76 	bl	800c75c <_Balloc>
 800c870:	1e07      	subs	r7, r0, #0
 800c872:	d105      	bne.n	800c880 <__multadd+0x54>
 800c874:	003a      	movs	r2, r7
 800c876:	21ba      	movs	r1, #186	@ 0xba
 800c878:	4b0c      	ldr	r3, [pc, #48]	@ (800c8ac <__multadd+0x80>)
 800c87a:	480d      	ldr	r0, [pc, #52]	@ (800c8b0 <__multadd+0x84>)
 800c87c:	f000 fd3e 	bl	800d2fc <__assert_func>
 800c880:	0021      	movs	r1, r4
 800c882:	6922      	ldr	r2, [r4, #16]
 800c884:	310c      	adds	r1, #12
 800c886:	3202      	adds	r2, #2
 800c888:	0092      	lsls	r2, r2, #2
 800c88a:	300c      	adds	r0, #12
 800c88c:	f7fe ffe2 	bl	800b854 <memcpy>
 800c890:	0021      	movs	r1, r4
 800c892:	9801      	ldr	r0, [sp, #4]
 800c894:	f7ff ffa6 	bl	800c7e4 <_Bfree>
 800c898:	003c      	movs	r4, r7
 800c89a:	1d2b      	adds	r3, r5, #4
 800c89c:	009b      	lsls	r3, r3, #2
 800c89e:	18e3      	adds	r3, r4, r3
 800c8a0:	3501      	adds	r5, #1
 800c8a2:	605e      	str	r6, [r3, #4]
 800c8a4:	6125      	str	r5, [r4, #16]
 800c8a6:	0020      	movs	r0, r4
 800c8a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c8aa:	46c0      	nop			@ (mov r8, r8)
 800c8ac:	0800e9a8 	.word	0x0800e9a8
 800c8b0:	0800e9b9 	.word	0x0800e9b9

0800c8b4 <__hi0bits>:
 800c8b4:	2280      	movs	r2, #128	@ 0x80
 800c8b6:	0003      	movs	r3, r0
 800c8b8:	0252      	lsls	r2, r2, #9
 800c8ba:	2000      	movs	r0, #0
 800c8bc:	4293      	cmp	r3, r2
 800c8be:	d201      	bcs.n	800c8c4 <__hi0bits+0x10>
 800c8c0:	041b      	lsls	r3, r3, #16
 800c8c2:	3010      	adds	r0, #16
 800c8c4:	2280      	movs	r2, #128	@ 0x80
 800c8c6:	0452      	lsls	r2, r2, #17
 800c8c8:	4293      	cmp	r3, r2
 800c8ca:	d201      	bcs.n	800c8d0 <__hi0bits+0x1c>
 800c8cc:	3008      	adds	r0, #8
 800c8ce:	021b      	lsls	r3, r3, #8
 800c8d0:	2280      	movs	r2, #128	@ 0x80
 800c8d2:	0552      	lsls	r2, r2, #21
 800c8d4:	4293      	cmp	r3, r2
 800c8d6:	d201      	bcs.n	800c8dc <__hi0bits+0x28>
 800c8d8:	3004      	adds	r0, #4
 800c8da:	011b      	lsls	r3, r3, #4
 800c8dc:	2280      	movs	r2, #128	@ 0x80
 800c8de:	05d2      	lsls	r2, r2, #23
 800c8e0:	4293      	cmp	r3, r2
 800c8e2:	d201      	bcs.n	800c8e8 <__hi0bits+0x34>
 800c8e4:	3002      	adds	r0, #2
 800c8e6:	009b      	lsls	r3, r3, #2
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	db03      	blt.n	800c8f4 <__hi0bits+0x40>
 800c8ec:	3001      	adds	r0, #1
 800c8ee:	4213      	tst	r3, r2
 800c8f0:	d100      	bne.n	800c8f4 <__hi0bits+0x40>
 800c8f2:	2020      	movs	r0, #32
 800c8f4:	4770      	bx	lr

0800c8f6 <__lo0bits>:
 800c8f6:	6803      	ldr	r3, [r0, #0]
 800c8f8:	0001      	movs	r1, r0
 800c8fa:	2207      	movs	r2, #7
 800c8fc:	0018      	movs	r0, r3
 800c8fe:	4010      	ands	r0, r2
 800c900:	4213      	tst	r3, r2
 800c902:	d00d      	beq.n	800c920 <__lo0bits+0x2a>
 800c904:	3a06      	subs	r2, #6
 800c906:	2000      	movs	r0, #0
 800c908:	4213      	tst	r3, r2
 800c90a:	d105      	bne.n	800c918 <__lo0bits+0x22>
 800c90c:	3002      	adds	r0, #2
 800c90e:	4203      	tst	r3, r0
 800c910:	d003      	beq.n	800c91a <__lo0bits+0x24>
 800c912:	40d3      	lsrs	r3, r2
 800c914:	0010      	movs	r0, r2
 800c916:	600b      	str	r3, [r1, #0]
 800c918:	4770      	bx	lr
 800c91a:	089b      	lsrs	r3, r3, #2
 800c91c:	600b      	str	r3, [r1, #0]
 800c91e:	e7fb      	b.n	800c918 <__lo0bits+0x22>
 800c920:	b29a      	uxth	r2, r3
 800c922:	2a00      	cmp	r2, #0
 800c924:	d101      	bne.n	800c92a <__lo0bits+0x34>
 800c926:	2010      	movs	r0, #16
 800c928:	0c1b      	lsrs	r3, r3, #16
 800c92a:	b2da      	uxtb	r2, r3
 800c92c:	2a00      	cmp	r2, #0
 800c92e:	d101      	bne.n	800c934 <__lo0bits+0x3e>
 800c930:	3008      	adds	r0, #8
 800c932:	0a1b      	lsrs	r3, r3, #8
 800c934:	071a      	lsls	r2, r3, #28
 800c936:	d101      	bne.n	800c93c <__lo0bits+0x46>
 800c938:	3004      	adds	r0, #4
 800c93a:	091b      	lsrs	r3, r3, #4
 800c93c:	079a      	lsls	r2, r3, #30
 800c93e:	d101      	bne.n	800c944 <__lo0bits+0x4e>
 800c940:	3002      	adds	r0, #2
 800c942:	089b      	lsrs	r3, r3, #2
 800c944:	07da      	lsls	r2, r3, #31
 800c946:	d4e9      	bmi.n	800c91c <__lo0bits+0x26>
 800c948:	3001      	adds	r0, #1
 800c94a:	085b      	lsrs	r3, r3, #1
 800c94c:	d1e6      	bne.n	800c91c <__lo0bits+0x26>
 800c94e:	2020      	movs	r0, #32
 800c950:	e7e2      	b.n	800c918 <__lo0bits+0x22>
	...

0800c954 <__i2b>:
 800c954:	b510      	push	{r4, lr}
 800c956:	000c      	movs	r4, r1
 800c958:	2101      	movs	r1, #1
 800c95a:	f7ff feff 	bl	800c75c <_Balloc>
 800c95e:	2800      	cmp	r0, #0
 800c960:	d107      	bne.n	800c972 <__i2b+0x1e>
 800c962:	2146      	movs	r1, #70	@ 0x46
 800c964:	4c05      	ldr	r4, [pc, #20]	@ (800c97c <__i2b+0x28>)
 800c966:	0002      	movs	r2, r0
 800c968:	4b05      	ldr	r3, [pc, #20]	@ (800c980 <__i2b+0x2c>)
 800c96a:	0020      	movs	r0, r4
 800c96c:	31ff      	adds	r1, #255	@ 0xff
 800c96e:	f000 fcc5 	bl	800d2fc <__assert_func>
 800c972:	2301      	movs	r3, #1
 800c974:	6144      	str	r4, [r0, #20]
 800c976:	6103      	str	r3, [r0, #16]
 800c978:	bd10      	pop	{r4, pc}
 800c97a:	46c0      	nop			@ (mov r8, r8)
 800c97c:	0800e9b9 	.word	0x0800e9b9
 800c980:	0800e9a8 	.word	0x0800e9a8

0800c984 <__multiply>:
 800c984:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c986:	0014      	movs	r4, r2
 800c988:	690a      	ldr	r2, [r1, #16]
 800c98a:	6923      	ldr	r3, [r4, #16]
 800c98c:	000d      	movs	r5, r1
 800c98e:	b089      	sub	sp, #36	@ 0x24
 800c990:	429a      	cmp	r2, r3
 800c992:	db02      	blt.n	800c99a <__multiply+0x16>
 800c994:	0023      	movs	r3, r4
 800c996:	000c      	movs	r4, r1
 800c998:	001d      	movs	r5, r3
 800c99a:	6927      	ldr	r7, [r4, #16]
 800c99c:	692e      	ldr	r6, [r5, #16]
 800c99e:	6861      	ldr	r1, [r4, #4]
 800c9a0:	19bb      	adds	r3, r7, r6
 800c9a2:	9300      	str	r3, [sp, #0]
 800c9a4:	68a3      	ldr	r3, [r4, #8]
 800c9a6:	19ba      	adds	r2, r7, r6
 800c9a8:	4293      	cmp	r3, r2
 800c9aa:	da00      	bge.n	800c9ae <__multiply+0x2a>
 800c9ac:	3101      	adds	r1, #1
 800c9ae:	f7ff fed5 	bl	800c75c <_Balloc>
 800c9b2:	4684      	mov	ip, r0
 800c9b4:	2800      	cmp	r0, #0
 800c9b6:	d106      	bne.n	800c9c6 <__multiply+0x42>
 800c9b8:	21b1      	movs	r1, #177	@ 0xb1
 800c9ba:	4662      	mov	r2, ip
 800c9bc:	4b44      	ldr	r3, [pc, #272]	@ (800cad0 <__multiply+0x14c>)
 800c9be:	4845      	ldr	r0, [pc, #276]	@ (800cad4 <__multiply+0x150>)
 800c9c0:	0049      	lsls	r1, r1, #1
 800c9c2:	f000 fc9b 	bl	800d2fc <__assert_func>
 800c9c6:	0002      	movs	r2, r0
 800c9c8:	19bb      	adds	r3, r7, r6
 800c9ca:	3214      	adds	r2, #20
 800c9cc:	009b      	lsls	r3, r3, #2
 800c9ce:	18d3      	adds	r3, r2, r3
 800c9d0:	9301      	str	r3, [sp, #4]
 800c9d2:	2100      	movs	r1, #0
 800c9d4:	0013      	movs	r3, r2
 800c9d6:	9801      	ldr	r0, [sp, #4]
 800c9d8:	4283      	cmp	r3, r0
 800c9da:	d328      	bcc.n	800ca2e <__multiply+0xaa>
 800c9dc:	0023      	movs	r3, r4
 800c9de:	00bf      	lsls	r7, r7, #2
 800c9e0:	3314      	adds	r3, #20
 800c9e2:	9304      	str	r3, [sp, #16]
 800c9e4:	3514      	adds	r5, #20
 800c9e6:	19db      	adds	r3, r3, r7
 800c9e8:	00b6      	lsls	r6, r6, #2
 800c9ea:	9302      	str	r3, [sp, #8]
 800c9ec:	19ab      	adds	r3, r5, r6
 800c9ee:	9307      	str	r3, [sp, #28]
 800c9f0:	2304      	movs	r3, #4
 800c9f2:	9305      	str	r3, [sp, #20]
 800c9f4:	0023      	movs	r3, r4
 800c9f6:	9902      	ldr	r1, [sp, #8]
 800c9f8:	3315      	adds	r3, #21
 800c9fa:	4299      	cmp	r1, r3
 800c9fc:	d305      	bcc.n	800ca0a <__multiply+0x86>
 800c9fe:	1b0c      	subs	r4, r1, r4
 800ca00:	3c15      	subs	r4, #21
 800ca02:	08a4      	lsrs	r4, r4, #2
 800ca04:	3401      	adds	r4, #1
 800ca06:	00a3      	lsls	r3, r4, #2
 800ca08:	9305      	str	r3, [sp, #20]
 800ca0a:	9b07      	ldr	r3, [sp, #28]
 800ca0c:	429d      	cmp	r5, r3
 800ca0e:	d310      	bcc.n	800ca32 <__multiply+0xae>
 800ca10:	9b00      	ldr	r3, [sp, #0]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	dd05      	ble.n	800ca22 <__multiply+0x9e>
 800ca16:	9b01      	ldr	r3, [sp, #4]
 800ca18:	3b04      	subs	r3, #4
 800ca1a:	9301      	str	r3, [sp, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d052      	beq.n	800cac8 <__multiply+0x144>
 800ca22:	4663      	mov	r3, ip
 800ca24:	4660      	mov	r0, ip
 800ca26:	9a00      	ldr	r2, [sp, #0]
 800ca28:	611a      	str	r2, [r3, #16]
 800ca2a:	b009      	add	sp, #36	@ 0x24
 800ca2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca2e:	c302      	stmia	r3!, {r1}
 800ca30:	e7d1      	b.n	800c9d6 <__multiply+0x52>
 800ca32:	682c      	ldr	r4, [r5, #0]
 800ca34:	b2a4      	uxth	r4, r4
 800ca36:	2c00      	cmp	r4, #0
 800ca38:	d01f      	beq.n	800ca7a <__multiply+0xf6>
 800ca3a:	2300      	movs	r3, #0
 800ca3c:	0017      	movs	r7, r2
 800ca3e:	9e04      	ldr	r6, [sp, #16]
 800ca40:	9303      	str	r3, [sp, #12]
 800ca42:	ce08      	ldmia	r6!, {r3}
 800ca44:	6839      	ldr	r1, [r7, #0]
 800ca46:	9306      	str	r3, [sp, #24]
 800ca48:	466b      	mov	r3, sp
 800ca4a:	8b1b      	ldrh	r3, [r3, #24]
 800ca4c:	b288      	uxth	r0, r1
 800ca4e:	4363      	muls	r3, r4
 800ca50:	181b      	adds	r3, r3, r0
 800ca52:	9803      	ldr	r0, [sp, #12]
 800ca54:	0c09      	lsrs	r1, r1, #16
 800ca56:	181b      	adds	r3, r3, r0
 800ca58:	9806      	ldr	r0, [sp, #24]
 800ca5a:	0c00      	lsrs	r0, r0, #16
 800ca5c:	4360      	muls	r0, r4
 800ca5e:	1840      	adds	r0, r0, r1
 800ca60:	0c19      	lsrs	r1, r3, #16
 800ca62:	1841      	adds	r1, r0, r1
 800ca64:	0c08      	lsrs	r0, r1, #16
 800ca66:	b29b      	uxth	r3, r3
 800ca68:	0409      	lsls	r1, r1, #16
 800ca6a:	4319      	orrs	r1, r3
 800ca6c:	9b02      	ldr	r3, [sp, #8]
 800ca6e:	9003      	str	r0, [sp, #12]
 800ca70:	c702      	stmia	r7!, {r1}
 800ca72:	42b3      	cmp	r3, r6
 800ca74:	d8e5      	bhi.n	800ca42 <__multiply+0xbe>
 800ca76:	9b05      	ldr	r3, [sp, #20]
 800ca78:	50d0      	str	r0, [r2, r3]
 800ca7a:	682c      	ldr	r4, [r5, #0]
 800ca7c:	0c24      	lsrs	r4, r4, #16
 800ca7e:	d020      	beq.n	800cac2 <__multiply+0x13e>
 800ca80:	2100      	movs	r1, #0
 800ca82:	0010      	movs	r0, r2
 800ca84:	6813      	ldr	r3, [r2, #0]
 800ca86:	9e04      	ldr	r6, [sp, #16]
 800ca88:	9103      	str	r1, [sp, #12]
 800ca8a:	6831      	ldr	r1, [r6, #0]
 800ca8c:	6807      	ldr	r7, [r0, #0]
 800ca8e:	b289      	uxth	r1, r1
 800ca90:	4361      	muls	r1, r4
 800ca92:	0c3f      	lsrs	r7, r7, #16
 800ca94:	19c9      	adds	r1, r1, r7
 800ca96:	9f03      	ldr	r7, [sp, #12]
 800ca98:	b29b      	uxth	r3, r3
 800ca9a:	19c9      	adds	r1, r1, r7
 800ca9c:	040f      	lsls	r7, r1, #16
 800ca9e:	431f      	orrs	r7, r3
 800caa0:	6007      	str	r7, [r0, #0]
 800caa2:	ce80      	ldmia	r6!, {r7}
 800caa4:	6843      	ldr	r3, [r0, #4]
 800caa6:	0c3f      	lsrs	r7, r7, #16
 800caa8:	4367      	muls	r7, r4
 800caaa:	b29b      	uxth	r3, r3
 800caac:	0c09      	lsrs	r1, r1, #16
 800caae:	18fb      	adds	r3, r7, r3
 800cab0:	185b      	adds	r3, r3, r1
 800cab2:	0c19      	lsrs	r1, r3, #16
 800cab4:	9103      	str	r1, [sp, #12]
 800cab6:	9902      	ldr	r1, [sp, #8]
 800cab8:	3004      	adds	r0, #4
 800caba:	42b1      	cmp	r1, r6
 800cabc:	d8e5      	bhi.n	800ca8a <__multiply+0x106>
 800cabe:	9905      	ldr	r1, [sp, #20]
 800cac0:	5053      	str	r3, [r2, r1]
 800cac2:	3504      	adds	r5, #4
 800cac4:	3204      	adds	r2, #4
 800cac6:	e7a0      	b.n	800ca0a <__multiply+0x86>
 800cac8:	9b00      	ldr	r3, [sp, #0]
 800caca:	3b01      	subs	r3, #1
 800cacc:	9300      	str	r3, [sp, #0]
 800cace:	e79f      	b.n	800ca10 <__multiply+0x8c>
 800cad0:	0800e9a8 	.word	0x0800e9a8
 800cad4:	0800e9b9 	.word	0x0800e9b9

0800cad8 <__pow5mult>:
 800cad8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cada:	2303      	movs	r3, #3
 800cadc:	0015      	movs	r5, r2
 800cade:	0007      	movs	r7, r0
 800cae0:	000e      	movs	r6, r1
 800cae2:	401a      	ands	r2, r3
 800cae4:	421d      	tst	r5, r3
 800cae6:	d008      	beq.n	800cafa <__pow5mult+0x22>
 800cae8:	4925      	ldr	r1, [pc, #148]	@ (800cb80 <__pow5mult+0xa8>)
 800caea:	3a01      	subs	r2, #1
 800caec:	0092      	lsls	r2, r2, #2
 800caee:	5852      	ldr	r2, [r2, r1]
 800caf0:	2300      	movs	r3, #0
 800caf2:	0031      	movs	r1, r6
 800caf4:	f7ff fe9a 	bl	800c82c <__multadd>
 800caf8:	0006      	movs	r6, r0
 800cafa:	10ad      	asrs	r5, r5, #2
 800cafc:	d03d      	beq.n	800cb7a <__pow5mult+0xa2>
 800cafe:	69fc      	ldr	r4, [r7, #28]
 800cb00:	2c00      	cmp	r4, #0
 800cb02:	d10f      	bne.n	800cb24 <__pow5mult+0x4c>
 800cb04:	2010      	movs	r0, #16
 800cb06:	f7ff fd6d 	bl	800c5e4 <malloc>
 800cb0a:	1e02      	subs	r2, r0, #0
 800cb0c:	61f8      	str	r0, [r7, #28]
 800cb0e:	d105      	bne.n	800cb1c <__pow5mult+0x44>
 800cb10:	21b4      	movs	r1, #180	@ 0xb4
 800cb12:	4b1c      	ldr	r3, [pc, #112]	@ (800cb84 <__pow5mult+0xac>)
 800cb14:	481c      	ldr	r0, [pc, #112]	@ (800cb88 <__pow5mult+0xb0>)
 800cb16:	31ff      	adds	r1, #255	@ 0xff
 800cb18:	f000 fbf0 	bl	800d2fc <__assert_func>
 800cb1c:	6044      	str	r4, [r0, #4]
 800cb1e:	6084      	str	r4, [r0, #8]
 800cb20:	6004      	str	r4, [r0, #0]
 800cb22:	60c4      	str	r4, [r0, #12]
 800cb24:	69fb      	ldr	r3, [r7, #28]
 800cb26:	689c      	ldr	r4, [r3, #8]
 800cb28:	9301      	str	r3, [sp, #4]
 800cb2a:	2c00      	cmp	r4, #0
 800cb2c:	d108      	bne.n	800cb40 <__pow5mult+0x68>
 800cb2e:	0038      	movs	r0, r7
 800cb30:	4916      	ldr	r1, [pc, #88]	@ (800cb8c <__pow5mult+0xb4>)
 800cb32:	f7ff ff0f 	bl	800c954 <__i2b>
 800cb36:	9b01      	ldr	r3, [sp, #4]
 800cb38:	0004      	movs	r4, r0
 800cb3a:	6098      	str	r0, [r3, #8]
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	6003      	str	r3, [r0, #0]
 800cb40:	2301      	movs	r3, #1
 800cb42:	421d      	tst	r5, r3
 800cb44:	d00a      	beq.n	800cb5c <__pow5mult+0x84>
 800cb46:	0031      	movs	r1, r6
 800cb48:	0022      	movs	r2, r4
 800cb4a:	0038      	movs	r0, r7
 800cb4c:	f7ff ff1a 	bl	800c984 <__multiply>
 800cb50:	0031      	movs	r1, r6
 800cb52:	9001      	str	r0, [sp, #4]
 800cb54:	0038      	movs	r0, r7
 800cb56:	f7ff fe45 	bl	800c7e4 <_Bfree>
 800cb5a:	9e01      	ldr	r6, [sp, #4]
 800cb5c:	106d      	asrs	r5, r5, #1
 800cb5e:	d00c      	beq.n	800cb7a <__pow5mult+0xa2>
 800cb60:	6820      	ldr	r0, [r4, #0]
 800cb62:	2800      	cmp	r0, #0
 800cb64:	d107      	bne.n	800cb76 <__pow5mult+0x9e>
 800cb66:	0022      	movs	r2, r4
 800cb68:	0021      	movs	r1, r4
 800cb6a:	0038      	movs	r0, r7
 800cb6c:	f7ff ff0a 	bl	800c984 <__multiply>
 800cb70:	2300      	movs	r3, #0
 800cb72:	6020      	str	r0, [r4, #0]
 800cb74:	6003      	str	r3, [r0, #0]
 800cb76:	0004      	movs	r4, r0
 800cb78:	e7e2      	b.n	800cb40 <__pow5mult+0x68>
 800cb7a:	0030      	movs	r0, r6
 800cb7c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cb7e:	46c0      	nop			@ (mov r8, r8)
 800cb80:	0800ea6c 	.word	0x0800ea6c
 800cb84:	0800e939 	.word	0x0800e939
 800cb88:	0800e9b9 	.word	0x0800e9b9
 800cb8c:	00000271 	.word	0x00000271

0800cb90 <__lshift>:
 800cb90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb92:	000c      	movs	r4, r1
 800cb94:	0016      	movs	r6, r2
 800cb96:	6923      	ldr	r3, [r4, #16]
 800cb98:	1157      	asrs	r7, r2, #5
 800cb9a:	b085      	sub	sp, #20
 800cb9c:	18fb      	adds	r3, r7, r3
 800cb9e:	9301      	str	r3, [sp, #4]
 800cba0:	3301      	adds	r3, #1
 800cba2:	9300      	str	r3, [sp, #0]
 800cba4:	6849      	ldr	r1, [r1, #4]
 800cba6:	68a3      	ldr	r3, [r4, #8]
 800cba8:	9002      	str	r0, [sp, #8]
 800cbaa:	9a00      	ldr	r2, [sp, #0]
 800cbac:	4293      	cmp	r3, r2
 800cbae:	db10      	blt.n	800cbd2 <__lshift+0x42>
 800cbb0:	9802      	ldr	r0, [sp, #8]
 800cbb2:	f7ff fdd3 	bl	800c75c <_Balloc>
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	0001      	movs	r1, r0
 800cbba:	0005      	movs	r5, r0
 800cbbc:	001a      	movs	r2, r3
 800cbbe:	3114      	adds	r1, #20
 800cbc0:	4298      	cmp	r0, r3
 800cbc2:	d10c      	bne.n	800cbde <__lshift+0x4e>
 800cbc4:	21ef      	movs	r1, #239	@ 0xef
 800cbc6:	002a      	movs	r2, r5
 800cbc8:	4b25      	ldr	r3, [pc, #148]	@ (800cc60 <__lshift+0xd0>)
 800cbca:	4826      	ldr	r0, [pc, #152]	@ (800cc64 <__lshift+0xd4>)
 800cbcc:	0049      	lsls	r1, r1, #1
 800cbce:	f000 fb95 	bl	800d2fc <__assert_func>
 800cbd2:	3101      	adds	r1, #1
 800cbd4:	005b      	lsls	r3, r3, #1
 800cbd6:	e7e8      	b.n	800cbaa <__lshift+0x1a>
 800cbd8:	0098      	lsls	r0, r3, #2
 800cbda:	500a      	str	r2, [r1, r0]
 800cbdc:	3301      	adds	r3, #1
 800cbde:	42bb      	cmp	r3, r7
 800cbe0:	dbfa      	blt.n	800cbd8 <__lshift+0x48>
 800cbe2:	43fb      	mvns	r3, r7
 800cbe4:	17db      	asrs	r3, r3, #31
 800cbe6:	401f      	ands	r7, r3
 800cbe8:	00bf      	lsls	r7, r7, #2
 800cbea:	0023      	movs	r3, r4
 800cbec:	201f      	movs	r0, #31
 800cbee:	19c9      	adds	r1, r1, r7
 800cbf0:	0037      	movs	r7, r6
 800cbf2:	6922      	ldr	r2, [r4, #16]
 800cbf4:	3314      	adds	r3, #20
 800cbf6:	0092      	lsls	r2, r2, #2
 800cbf8:	189a      	adds	r2, r3, r2
 800cbfa:	4007      	ands	r7, r0
 800cbfc:	4206      	tst	r6, r0
 800cbfe:	d029      	beq.n	800cc54 <__lshift+0xc4>
 800cc00:	3001      	adds	r0, #1
 800cc02:	1bc0      	subs	r0, r0, r7
 800cc04:	9003      	str	r0, [sp, #12]
 800cc06:	468c      	mov	ip, r1
 800cc08:	2000      	movs	r0, #0
 800cc0a:	681e      	ldr	r6, [r3, #0]
 800cc0c:	40be      	lsls	r6, r7
 800cc0e:	4306      	orrs	r6, r0
 800cc10:	4660      	mov	r0, ip
 800cc12:	c040      	stmia	r0!, {r6}
 800cc14:	4684      	mov	ip, r0
 800cc16:	9e03      	ldr	r6, [sp, #12]
 800cc18:	cb01      	ldmia	r3!, {r0}
 800cc1a:	40f0      	lsrs	r0, r6
 800cc1c:	429a      	cmp	r2, r3
 800cc1e:	d8f4      	bhi.n	800cc0a <__lshift+0x7a>
 800cc20:	0026      	movs	r6, r4
 800cc22:	3615      	adds	r6, #21
 800cc24:	2304      	movs	r3, #4
 800cc26:	42b2      	cmp	r2, r6
 800cc28:	d304      	bcc.n	800cc34 <__lshift+0xa4>
 800cc2a:	1b13      	subs	r3, r2, r4
 800cc2c:	3b15      	subs	r3, #21
 800cc2e:	089b      	lsrs	r3, r3, #2
 800cc30:	3301      	adds	r3, #1
 800cc32:	009b      	lsls	r3, r3, #2
 800cc34:	50c8      	str	r0, [r1, r3]
 800cc36:	2800      	cmp	r0, #0
 800cc38:	d002      	beq.n	800cc40 <__lshift+0xb0>
 800cc3a:	9b01      	ldr	r3, [sp, #4]
 800cc3c:	3302      	adds	r3, #2
 800cc3e:	9300      	str	r3, [sp, #0]
 800cc40:	9b00      	ldr	r3, [sp, #0]
 800cc42:	9802      	ldr	r0, [sp, #8]
 800cc44:	3b01      	subs	r3, #1
 800cc46:	0021      	movs	r1, r4
 800cc48:	612b      	str	r3, [r5, #16]
 800cc4a:	f7ff fdcb 	bl	800c7e4 <_Bfree>
 800cc4e:	0028      	movs	r0, r5
 800cc50:	b005      	add	sp, #20
 800cc52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc54:	cb01      	ldmia	r3!, {r0}
 800cc56:	c101      	stmia	r1!, {r0}
 800cc58:	429a      	cmp	r2, r3
 800cc5a:	d8fb      	bhi.n	800cc54 <__lshift+0xc4>
 800cc5c:	e7f0      	b.n	800cc40 <__lshift+0xb0>
 800cc5e:	46c0      	nop			@ (mov r8, r8)
 800cc60:	0800e9a8 	.word	0x0800e9a8
 800cc64:	0800e9b9 	.word	0x0800e9b9

0800cc68 <__mcmp>:
 800cc68:	b530      	push	{r4, r5, lr}
 800cc6a:	690b      	ldr	r3, [r1, #16]
 800cc6c:	6904      	ldr	r4, [r0, #16]
 800cc6e:	0002      	movs	r2, r0
 800cc70:	1ae0      	subs	r0, r4, r3
 800cc72:	429c      	cmp	r4, r3
 800cc74:	d10f      	bne.n	800cc96 <__mcmp+0x2e>
 800cc76:	3214      	adds	r2, #20
 800cc78:	009b      	lsls	r3, r3, #2
 800cc7a:	3114      	adds	r1, #20
 800cc7c:	0014      	movs	r4, r2
 800cc7e:	18c9      	adds	r1, r1, r3
 800cc80:	18d2      	adds	r2, r2, r3
 800cc82:	3a04      	subs	r2, #4
 800cc84:	3904      	subs	r1, #4
 800cc86:	6815      	ldr	r5, [r2, #0]
 800cc88:	680b      	ldr	r3, [r1, #0]
 800cc8a:	429d      	cmp	r5, r3
 800cc8c:	d004      	beq.n	800cc98 <__mcmp+0x30>
 800cc8e:	2001      	movs	r0, #1
 800cc90:	429d      	cmp	r5, r3
 800cc92:	d200      	bcs.n	800cc96 <__mcmp+0x2e>
 800cc94:	3802      	subs	r0, #2
 800cc96:	bd30      	pop	{r4, r5, pc}
 800cc98:	4294      	cmp	r4, r2
 800cc9a:	d3f2      	bcc.n	800cc82 <__mcmp+0x1a>
 800cc9c:	e7fb      	b.n	800cc96 <__mcmp+0x2e>
	...

0800cca0 <__mdiff>:
 800cca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cca2:	000c      	movs	r4, r1
 800cca4:	b087      	sub	sp, #28
 800cca6:	9000      	str	r0, [sp, #0]
 800cca8:	0011      	movs	r1, r2
 800ccaa:	0020      	movs	r0, r4
 800ccac:	0017      	movs	r7, r2
 800ccae:	f7ff ffdb 	bl	800cc68 <__mcmp>
 800ccb2:	1e05      	subs	r5, r0, #0
 800ccb4:	d110      	bne.n	800ccd8 <__mdiff+0x38>
 800ccb6:	0001      	movs	r1, r0
 800ccb8:	9800      	ldr	r0, [sp, #0]
 800ccba:	f7ff fd4f 	bl	800c75c <_Balloc>
 800ccbe:	1e02      	subs	r2, r0, #0
 800ccc0:	d104      	bne.n	800cccc <__mdiff+0x2c>
 800ccc2:	4b40      	ldr	r3, [pc, #256]	@ (800cdc4 <__mdiff+0x124>)
 800ccc4:	4840      	ldr	r0, [pc, #256]	@ (800cdc8 <__mdiff+0x128>)
 800ccc6:	4941      	ldr	r1, [pc, #260]	@ (800cdcc <__mdiff+0x12c>)
 800ccc8:	f000 fb18 	bl	800d2fc <__assert_func>
 800cccc:	2301      	movs	r3, #1
 800ccce:	6145      	str	r5, [r0, #20]
 800ccd0:	6103      	str	r3, [r0, #16]
 800ccd2:	0010      	movs	r0, r2
 800ccd4:	b007      	add	sp, #28
 800ccd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ccd8:	2600      	movs	r6, #0
 800ccda:	42b0      	cmp	r0, r6
 800ccdc:	da03      	bge.n	800cce6 <__mdiff+0x46>
 800ccde:	0023      	movs	r3, r4
 800cce0:	003c      	movs	r4, r7
 800cce2:	001f      	movs	r7, r3
 800cce4:	3601      	adds	r6, #1
 800cce6:	6861      	ldr	r1, [r4, #4]
 800cce8:	9800      	ldr	r0, [sp, #0]
 800ccea:	f7ff fd37 	bl	800c75c <_Balloc>
 800ccee:	1e02      	subs	r2, r0, #0
 800ccf0:	d103      	bne.n	800ccfa <__mdiff+0x5a>
 800ccf2:	4b34      	ldr	r3, [pc, #208]	@ (800cdc4 <__mdiff+0x124>)
 800ccf4:	4834      	ldr	r0, [pc, #208]	@ (800cdc8 <__mdiff+0x128>)
 800ccf6:	4936      	ldr	r1, [pc, #216]	@ (800cdd0 <__mdiff+0x130>)
 800ccf8:	e7e6      	b.n	800ccc8 <__mdiff+0x28>
 800ccfa:	6923      	ldr	r3, [r4, #16]
 800ccfc:	3414      	adds	r4, #20
 800ccfe:	9300      	str	r3, [sp, #0]
 800cd00:	009b      	lsls	r3, r3, #2
 800cd02:	18e3      	adds	r3, r4, r3
 800cd04:	0021      	movs	r1, r4
 800cd06:	9401      	str	r4, [sp, #4]
 800cd08:	003c      	movs	r4, r7
 800cd0a:	9302      	str	r3, [sp, #8]
 800cd0c:	693b      	ldr	r3, [r7, #16]
 800cd0e:	3414      	adds	r4, #20
 800cd10:	009b      	lsls	r3, r3, #2
 800cd12:	18e3      	adds	r3, r4, r3
 800cd14:	9303      	str	r3, [sp, #12]
 800cd16:	0003      	movs	r3, r0
 800cd18:	60c6      	str	r6, [r0, #12]
 800cd1a:	468c      	mov	ip, r1
 800cd1c:	2000      	movs	r0, #0
 800cd1e:	3314      	adds	r3, #20
 800cd20:	9304      	str	r3, [sp, #16]
 800cd22:	9305      	str	r3, [sp, #20]
 800cd24:	4663      	mov	r3, ip
 800cd26:	cb20      	ldmia	r3!, {r5}
 800cd28:	b2a9      	uxth	r1, r5
 800cd2a:	000e      	movs	r6, r1
 800cd2c:	469c      	mov	ip, r3
 800cd2e:	cc08      	ldmia	r4!, {r3}
 800cd30:	0c2d      	lsrs	r5, r5, #16
 800cd32:	b299      	uxth	r1, r3
 800cd34:	1a71      	subs	r1, r6, r1
 800cd36:	1809      	adds	r1, r1, r0
 800cd38:	0c1b      	lsrs	r3, r3, #16
 800cd3a:	1408      	asrs	r0, r1, #16
 800cd3c:	1aeb      	subs	r3, r5, r3
 800cd3e:	181b      	adds	r3, r3, r0
 800cd40:	1418      	asrs	r0, r3, #16
 800cd42:	b289      	uxth	r1, r1
 800cd44:	041b      	lsls	r3, r3, #16
 800cd46:	4319      	orrs	r1, r3
 800cd48:	9b05      	ldr	r3, [sp, #20]
 800cd4a:	c302      	stmia	r3!, {r1}
 800cd4c:	9305      	str	r3, [sp, #20]
 800cd4e:	9b03      	ldr	r3, [sp, #12]
 800cd50:	42a3      	cmp	r3, r4
 800cd52:	d8e7      	bhi.n	800cd24 <__mdiff+0x84>
 800cd54:	0039      	movs	r1, r7
 800cd56:	9c03      	ldr	r4, [sp, #12]
 800cd58:	3115      	adds	r1, #21
 800cd5a:	2304      	movs	r3, #4
 800cd5c:	428c      	cmp	r4, r1
 800cd5e:	d304      	bcc.n	800cd6a <__mdiff+0xca>
 800cd60:	1be3      	subs	r3, r4, r7
 800cd62:	3b15      	subs	r3, #21
 800cd64:	089b      	lsrs	r3, r3, #2
 800cd66:	3301      	adds	r3, #1
 800cd68:	009b      	lsls	r3, r3, #2
 800cd6a:	9901      	ldr	r1, [sp, #4]
 800cd6c:	18cd      	adds	r5, r1, r3
 800cd6e:	9904      	ldr	r1, [sp, #16]
 800cd70:	002e      	movs	r6, r5
 800cd72:	18cb      	adds	r3, r1, r3
 800cd74:	001f      	movs	r7, r3
 800cd76:	9902      	ldr	r1, [sp, #8]
 800cd78:	428e      	cmp	r6, r1
 800cd7a:	d311      	bcc.n	800cda0 <__mdiff+0x100>
 800cd7c:	9c02      	ldr	r4, [sp, #8]
 800cd7e:	1ee9      	subs	r1, r5, #3
 800cd80:	2000      	movs	r0, #0
 800cd82:	428c      	cmp	r4, r1
 800cd84:	d304      	bcc.n	800cd90 <__mdiff+0xf0>
 800cd86:	0021      	movs	r1, r4
 800cd88:	3103      	adds	r1, #3
 800cd8a:	1b49      	subs	r1, r1, r5
 800cd8c:	0889      	lsrs	r1, r1, #2
 800cd8e:	0088      	lsls	r0, r1, #2
 800cd90:	181b      	adds	r3, r3, r0
 800cd92:	3b04      	subs	r3, #4
 800cd94:	6819      	ldr	r1, [r3, #0]
 800cd96:	2900      	cmp	r1, #0
 800cd98:	d010      	beq.n	800cdbc <__mdiff+0x11c>
 800cd9a:	9b00      	ldr	r3, [sp, #0]
 800cd9c:	6113      	str	r3, [r2, #16]
 800cd9e:	e798      	b.n	800ccd2 <__mdiff+0x32>
 800cda0:	4684      	mov	ip, r0
 800cda2:	ce02      	ldmia	r6!, {r1}
 800cda4:	b288      	uxth	r0, r1
 800cda6:	4460      	add	r0, ip
 800cda8:	1400      	asrs	r0, r0, #16
 800cdaa:	0c0c      	lsrs	r4, r1, #16
 800cdac:	1904      	adds	r4, r0, r4
 800cdae:	4461      	add	r1, ip
 800cdb0:	1420      	asrs	r0, r4, #16
 800cdb2:	b289      	uxth	r1, r1
 800cdb4:	0424      	lsls	r4, r4, #16
 800cdb6:	4321      	orrs	r1, r4
 800cdb8:	c702      	stmia	r7!, {r1}
 800cdba:	e7dc      	b.n	800cd76 <__mdiff+0xd6>
 800cdbc:	9900      	ldr	r1, [sp, #0]
 800cdbe:	3901      	subs	r1, #1
 800cdc0:	9100      	str	r1, [sp, #0]
 800cdc2:	e7e6      	b.n	800cd92 <__mdiff+0xf2>
 800cdc4:	0800e9a8 	.word	0x0800e9a8
 800cdc8:	0800e9b9 	.word	0x0800e9b9
 800cdcc:	00000237 	.word	0x00000237
 800cdd0:	00000245 	.word	0x00000245

0800cdd4 <__d2b>:
 800cdd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cdd6:	2101      	movs	r1, #1
 800cdd8:	0016      	movs	r6, r2
 800cdda:	001f      	movs	r7, r3
 800cddc:	f7ff fcbe 	bl	800c75c <_Balloc>
 800cde0:	1e04      	subs	r4, r0, #0
 800cde2:	d105      	bne.n	800cdf0 <__d2b+0x1c>
 800cde4:	0022      	movs	r2, r4
 800cde6:	4b25      	ldr	r3, [pc, #148]	@ (800ce7c <__d2b+0xa8>)
 800cde8:	4825      	ldr	r0, [pc, #148]	@ (800ce80 <__d2b+0xac>)
 800cdea:	4926      	ldr	r1, [pc, #152]	@ (800ce84 <__d2b+0xb0>)
 800cdec:	f000 fa86 	bl	800d2fc <__assert_func>
 800cdf0:	033b      	lsls	r3, r7, #12
 800cdf2:	007d      	lsls	r5, r7, #1
 800cdf4:	0b1b      	lsrs	r3, r3, #12
 800cdf6:	0d6d      	lsrs	r5, r5, #21
 800cdf8:	d002      	beq.n	800ce00 <__d2b+0x2c>
 800cdfa:	2280      	movs	r2, #128	@ 0x80
 800cdfc:	0352      	lsls	r2, r2, #13
 800cdfe:	4313      	orrs	r3, r2
 800ce00:	9301      	str	r3, [sp, #4]
 800ce02:	2e00      	cmp	r6, #0
 800ce04:	d025      	beq.n	800ce52 <__d2b+0x7e>
 800ce06:	4668      	mov	r0, sp
 800ce08:	9600      	str	r6, [sp, #0]
 800ce0a:	f7ff fd74 	bl	800c8f6 <__lo0bits>
 800ce0e:	9b01      	ldr	r3, [sp, #4]
 800ce10:	9900      	ldr	r1, [sp, #0]
 800ce12:	2800      	cmp	r0, #0
 800ce14:	d01b      	beq.n	800ce4e <__d2b+0x7a>
 800ce16:	2220      	movs	r2, #32
 800ce18:	001e      	movs	r6, r3
 800ce1a:	1a12      	subs	r2, r2, r0
 800ce1c:	4096      	lsls	r6, r2
 800ce1e:	0032      	movs	r2, r6
 800ce20:	40c3      	lsrs	r3, r0
 800ce22:	430a      	orrs	r2, r1
 800ce24:	6162      	str	r2, [r4, #20]
 800ce26:	9301      	str	r3, [sp, #4]
 800ce28:	9e01      	ldr	r6, [sp, #4]
 800ce2a:	61a6      	str	r6, [r4, #24]
 800ce2c:	1e73      	subs	r3, r6, #1
 800ce2e:	419e      	sbcs	r6, r3
 800ce30:	3601      	adds	r6, #1
 800ce32:	6126      	str	r6, [r4, #16]
 800ce34:	2d00      	cmp	r5, #0
 800ce36:	d014      	beq.n	800ce62 <__d2b+0x8e>
 800ce38:	2635      	movs	r6, #53	@ 0x35
 800ce3a:	4b13      	ldr	r3, [pc, #76]	@ (800ce88 <__d2b+0xb4>)
 800ce3c:	18ed      	adds	r5, r5, r3
 800ce3e:	9b08      	ldr	r3, [sp, #32]
 800ce40:	182d      	adds	r5, r5, r0
 800ce42:	601d      	str	r5, [r3, #0]
 800ce44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce46:	1a36      	subs	r6, r6, r0
 800ce48:	601e      	str	r6, [r3, #0]
 800ce4a:	0020      	movs	r0, r4
 800ce4c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ce4e:	6161      	str	r1, [r4, #20]
 800ce50:	e7ea      	b.n	800ce28 <__d2b+0x54>
 800ce52:	a801      	add	r0, sp, #4
 800ce54:	f7ff fd4f 	bl	800c8f6 <__lo0bits>
 800ce58:	9b01      	ldr	r3, [sp, #4]
 800ce5a:	2601      	movs	r6, #1
 800ce5c:	6163      	str	r3, [r4, #20]
 800ce5e:	3020      	adds	r0, #32
 800ce60:	e7e7      	b.n	800ce32 <__d2b+0x5e>
 800ce62:	4b0a      	ldr	r3, [pc, #40]	@ (800ce8c <__d2b+0xb8>)
 800ce64:	18c0      	adds	r0, r0, r3
 800ce66:	9b08      	ldr	r3, [sp, #32]
 800ce68:	6018      	str	r0, [r3, #0]
 800ce6a:	4b09      	ldr	r3, [pc, #36]	@ (800ce90 <__d2b+0xbc>)
 800ce6c:	18f3      	adds	r3, r6, r3
 800ce6e:	009b      	lsls	r3, r3, #2
 800ce70:	18e3      	adds	r3, r4, r3
 800ce72:	6958      	ldr	r0, [r3, #20]
 800ce74:	f7ff fd1e 	bl	800c8b4 <__hi0bits>
 800ce78:	0176      	lsls	r6, r6, #5
 800ce7a:	e7e3      	b.n	800ce44 <__d2b+0x70>
 800ce7c:	0800e9a8 	.word	0x0800e9a8
 800ce80:	0800e9b9 	.word	0x0800e9b9
 800ce84:	0000030f 	.word	0x0000030f
 800ce88:	fffffbcd 	.word	0xfffffbcd
 800ce8c:	fffffbce 	.word	0xfffffbce
 800ce90:	3fffffff 	.word	0x3fffffff

0800ce94 <__ssputs_r>:
 800ce94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce96:	688e      	ldr	r6, [r1, #8]
 800ce98:	b085      	sub	sp, #20
 800ce9a:	001f      	movs	r7, r3
 800ce9c:	000c      	movs	r4, r1
 800ce9e:	680b      	ldr	r3, [r1, #0]
 800cea0:	9002      	str	r0, [sp, #8]
 800cea2:	9203      	str	r2, [sp, #12]
 800cea4:	42be      	cmp	r6, r7
 800cea6:	d830      	bhi.n	800cf0a <__ssputs_r+0x76>
 800cea8:	210c      	movs	r1, #12
 800ceaa:	5e62      	ldrsh	r2, [r4, r1]
 800ceac:	2190      	movs	r1, #144	@ 0x90
 800ceae:	00c9      	lsls	r1, r1, #3
 800ceb0:	420a      	tst	r2, r1
 800ceb2:	d028      	beq.n	800cf06 <__ssputs_r+0x72>
 800ceb4:	2003      	movs	r0, #3
 800ceb6:	6921      	ldr	r1, [r4, #16]
 800ceb8:	1a5b      	subs	r3, r3, r1
 800ceba:	9301      	str	r3, [sp, #4]
 800cebc:	6963      	ldr	r3, [r4, #20]
 800cebe:	4343      	muls	r3, r0
 800cec0:	9801      	ldr	r0, [sp, #4]
 800cec2:	0fdd      	lsrs	r5, r3, #31
 800cec4:	18ed      	adds	r5, r5, r3
 800cec6:	1c7b      	adds	r3, r7, #1
 800cec8:	181b      	adds	r3, r3, r0
 800ceca:	106d      	asrs	r5, r5, #1
 800cecc:	42ab      	cmp	r3, r5
 800cece:	d900      	bls.n	800ced2 <__ssputs_r+0x3e>
 800ced0:	001d      	movs	r5, r3
 800ced2:	0552      	lsls	r2, r2, #21
 800ced4:	d528      	bpl.n	800cf28 <__ssputs_r+0x94>
 800ced6:	0029      	movs	r1, r5
 800ced8:	9802      	ldr	r0, [sp, #8]
 800ceda:	f7ff fbaf 	bl	800c63c <_malloc_r>
 800cede:	1e06      	subs	r6, r0, #0
 800cee0:	d02c      	beq.n	800cf3c <__ssputs_r+0xa8>
 800cee2:	9a01      	ldr	r2, [sp, #4]
 800cee4:	6921      	ldr	r1, [r4, #16]
 800cee6:	f7fe fcb5 	bl	800b854 <memcpy>
 800ceea:	89a2      	ldrh	r2, [r4, #12]
 800ceec:	4b18      	ldr	r3, [pc, #96]	@ (800cf50 <__ssputs_r+0xbc>)
 800ceee:	401a      	ands	r2, r3
 800cef0:	2380      	movs	r3, #128	@ 0x80
 800cef2:	4313      	orrs	r3, r2
 800cef4:	81a3      	strh	r3, [r4, #12]
 800cef6:	9b01      	ldr	r3, [sp, #4]
 800cef8:	6126      	str	r6, [r4, #16]
 800cefa:	18f6      	adds	r6, r6, r3
 800cefc:	6026      	str	r6, [r4, #0]
 800cefe:	003e      	movs	r6, r7
 800cf00:	6165      	str	r5, [r4, #20]
 800cf02:	1aed      	subs	r5, r5, r3
 800cf04:	60a5      	str	r5, [r4, #8]
 800cf06:	42be      	cmp	r6, r7
 800cf08:	d900      	bls.n	800cf0c <__ssputs_r+0x78>
 800cf0a:	003e      	movs	r6, r7
 800cf0c:	0032      	movs	r2, r6
 800cf0e:	9903      	ldr	r1, [sp, #12]
 800cf10:	6820      	ldr	r0, [r4, #0]
 800cf12:	f000 f9ce 	bl	800d2b2 <memmove>
 800cf16:	2000      	movs	r0, #0
 800cf18:	68a3      	ldr	r3, [r4, #8]
 800cf1a:	1b9b      	subs	r3, r3, r6
 800cf1c:	60a3      	str	r3, [r4, #8]
 800cf1e:	6823      	ldr	r3, [r4, #0]
 800cf20:	199b      	adds	r3, r3, r6
 800cf22:	6023      	str	r3, [r4, #0]
 800cf24:	b005      	add	sp, #20
 800cf26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf28:	002a      	movs	r2, r5
 800cf2a:	9802      	ldr	r0, [sp, #8]
 800cf2c:	f000 fa43 	bl	800d3b6 <_realloc_r>
 800cf30:	1e06      	subs	r6, r0, #0
 800cf32:	d1e0      	bne.n	800cef6 <__ssputs_r+0x62>
 800cf34:	6921      	ldr	r1, [r4, #16]
 800cf36:	9802      	ldr	r0, [sp, #8]
 800cf38:	f7ff fb0a 	bl	800c550 <_free_r>
 800cf3c:	230c      	movs	r3, #12
 800cf3e:	2001      	movs	r0, #1
 800cf40:	9a02      	ldr	r2, [sp, #8]
 800cf42:	4240      	negs	r0, r0
 800cf44:	6013      	str	r3, [r2, #0]
 800cf46:	89a2      	ldrh	r2, [r4, #12]
 800cf48:	3334      	adds	r3, #52	@ 0x34
 800cf4a:	4313      	orrs	r3, r2
 800cf4c:	81a3      	strh	r3, [r4, #12]
 800cf4e:	e7e9      	b.n	800cf24 <__ssputs_r+0x90>
 800cf50:	fffffb7f 	.word	0xfffffb7f

0800cf54 <_svfiprintf_r>:
 800cf54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf56:	b0a1      	sub	sp, #132	@ 0x84
 800cf58:	9003      	str	r0, [sp, #12]
 800cf5a:	001d      	movs	r5, r3
 800cf5c:	898b      	ldrh	r3, [r1, #12]
 800cf5e:	000f      	movs	r7, r1
 800cf60:	0016      	movs	r6, r2
 800cf62:	061b      	lsls	r3, r3, #24
 800cf64:	d511      	bpl.n	800cf8a <_svfiprintf_r+0x36>
 800cf66:	690b      	ldr	r3, [r1, #16]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d10e      	bne.n	800cf8a <_svfiprintf_r+0x36>
 800cf6c:	2140      	movs	r1, #64	@ 0x40
 800cf6e:	f7ff fb65 	bl	800c63c <_malloc_r>
 800cf72:	6038      	str	r0, [r7, #0]
 800cf74:	6138      	str	r0, [r7, #16]
 800cf76:	2800      	cmp	r0, #0
 800cf78:	d105      	bne.n	800cf86 <_svfiprintf_r+0x32>
 800cf7a:	230c      	movs	r3, #12
 800cf7c:	9a03      	ldr	r2, [sp, #12]
 800cf7e:	6013      	str	r3, [r2, #0]
 800cf80:	2001      	movs	r0, #1
 800cf82:	4240      	negs	r0, r0
 800cf84:	e0cf      	b.n	800d126 <_svfiprintf_r+0x1d2>
 800cf86:	2340      	movs	r3, #64	@ 0x40
 800cf88:	617b      	str	r3, [r7, #20]
 800cf8a:	2300      	movs	r3, #0
 800cf8c:	ac08      	add	r4, sp, #32
 800cf8e:	6163      	str	r3, [r4, #20]
 800cf90:	3320      	adds	r3, #32
 800cf92:	7663      	strb	r3, [r4, #25]
 800cf94:	3310      	adds	r3, #16
 800cf96:	76a3      	strb	r3, [r4, #26]
 800cf98:	9507      	str	r5, [sp, #28]
 800cf9a:	0035      	movs	r5, r6
 800cf9c:	782b      	ldrb	r3, [r5, #0]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d001      	beq.n	800cfa6 <_svfiprintf_r+0x52>
 800cfa2:	2b25      	cmp	r3, #37	@ 0x25
 800cfa4:	d148      	bne.n	800d038 <_svfiprintf_r+0xe4>
 800cfa6:	1bab      	subs	r3, r5, r6
 800cfa8:	9305      	str	r3, [sp, #20]
 800cfaa:	42b5      	cmp	r5, r6
 800cfac:	d00b      	beq.n	800cfc6 <_svfiprintf_r+0x72>
 800cfae:	0032      	movs	r2, r6
 800cfb0:	0039      	movs	r1, r7
 800cfb2:	9803      	ldr	r0, [sp, #12]
 800cfb4:	f7ff ff6e 	bl	800ce94 <__ssputs_r>
 800cfb8:	3001      	adds	r0, #1
 800cfba:	d100      	bne.n	800cfbe <_svfiprintf_r+0x6a>
 800cfbc:	e0ae      	b.n	800d11c <_svfiprintf_r+0x1c8>
 800cfbe:	6963      	ldr	r3, [r4, #20]
 800cfc0:	9a05      	ldr	r2, [sp, #20]
 800cfc2:	189b      	adds	r3, r3, r2
 800cfc4:	6163      	str	r3, [r4, #20]
 800cfc6:	782b      	ldrb	r3, [r5, #0]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d100      	bne.n	800cfce <_svfiprintf_r+0x7a>
 800cfcc:	e0a6      	b.n	800d11c <_svfiprintf_r+0x1c8>
 800cfce:	2201      	movs	r2, #1
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	4252      	negs	r2, r2
 800cfd4:	6062      	str	r2, [r4, #4]
 800cfd6:	a904      	add	r1, sp, #16
 800cfd8:	3254      	adds	r2, #84	@ 0x54
 800cfda:	1852      	adds	r2, r2, r1
 800cfdc:	1c6e      	adds	r6, r5, #1
 800cfde:	6023      	str	r3, [r4, #0]
 800cfe0:	60e3      	str	r3, [r4, #12]
 800cfe2:	60a3      	str	r3, [r4, #8]
 800cfe4:	7013      	strb	r3, [r2, #0]
 800cfe6:	65a3      	str	r3, [r4, #88]	@ 0x58
 800cfe8:	4b54      	ldr	r3, [pc, #336]	@ (800d13c <_svfiprintf_r+0x1e8>)
 800cfea:	2205      	movs	r2, #5
 800cfec:	0018      	movs	r0, r3
 800cfee:	7831      	ldrb	r1, [r6, #0]
 800cff0:	9305      	str	r3, [sp, #20]
 800cff2:	f7fe fc24 	bl	800b83e <memchr>
 800cff6:	1c75      	adds	r5, r6, #1
 800cff8:	2800      	cmp	r0, #0
 800cffa:	d11f      	bne.n	800d03c <_svfiprintf_r+0xe8>
 800cffc:	6822      	ldr	r2, [r4, #0]
 800cffe:	06d3      	lsls	r3, r2, #27
 800d000:	d504      	bpl.n	800d00c <_svfiprintf_r+0xb8>
 800d002:	2353      	movs	r3, #83	@ 0x53
 800d004:	a904      	add	r1, sp, #16
 800d006:	185b      	adds	r3, r3, r1
 800d008:	2120      	movs	r1, #32
 800d00a:	7019      	strb	r1, [r3, #0]
 800d00c:	0713      	lsls	r3, r2, #28
 800d00e:	d504      	bpl.n	800d01a <_svfiprintf_r+0xc6>
 800d010:	2353      	movs	r3, #83	@ 0x53
 800d012:	a904      	add	r1, sp, #16
 800d014:	185b      	adds	r3, r3, r1
 800d016:	212b      	movs	r1, #43	@ 0x2b
 800d018:	7019      	strb	r1, [r3, #0]
 800d01a:	7833      	ldrb	r3, [r6, #0]
 800d01c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d01e:	d016      	beq.n	800d04e <_svfiprintf_r+0xfa>
 800d020:	0035      	movs	r5, r6
 800d022:	2100      	movs	r1, #0
 800d024:	200a      	movs	r0, #10
 800d026:	68e3      	ldr	r3, [r4, #12]
 800d028:	782a      	ldrb	r2, [r5, #0]
 800d02a:	1c6e      	adds	r6, r5, #1
 800d02c:	3a30      	subs	r2, #48	@ 0x30
 800d02e:	2a09      	cmp	r2, #9
 800d030:	d950      	bls.n	800d0d4 <_svfiprintf_r+0x180>
 800d032:	2900      	cmp	r1, #0
 800d034:	d111      	bne.n	800d05a <_svfiprintf_r+0x106>
 800d036:	e017      	b.n	800d068 <_svfiprintf_r+0x114>
 800d038:	3501      	adds	r5, #1
 800d03a:	e7af      	b.n	800cf9c <_svfiprintf_r+0x48>
 800d03c:	9b05      	ldr	r3, [sp, #20]
 800d03e:	6822      	ldr	r2, [r4, #0]
 800d040:	1ac0      	subs	r0, r0, r3
 800d042:	2301      	movs	r3, #1
 800d044:	4083      	lsls	r3, r0
 800d046:	4313      	orrs	r3, r2
 800d048:	002e      	movs	r6, r5
 800d04a:	6023      	str	r3, [r4, #0]
 800d04c:	e7cc      	b.n	800cfe8 <_svfiprintf_r+0x94>
 800d04e:	9b07      	ldr	r3, [sp, #28]
 800d050:	1d19      	adds	r1, r3, #4
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	9107      	str	r1, [sp, #28]
 800d056:	2b00      	cmp	r3, #0
 800d058:	db01      	blt.n	800d05e <_svfiprintf_r+0x10a>
 800d05a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d05c:	e004      	b.n	800d068 <_svfiprintf_r+0x114>
 800d05e:	425b      	negs	r3, r3
 800d060:	60e3      	str	r3, [r4, #12]
 800d062:	2302      	movs	r3, #2
 800d064:	4313      	orrs	r3, r2
 800d066:	6023      	str	r3, [r4, #0]
 800d068:	782b      	ldrb	r3, [r5, #0]
 800d06a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d06c:	d10c      	bne.n	800d088 <_svfiprintf_r+0x134>
 800d06e:	786b      	ldrb	r3, [r5, #1]
 800d070:	2b2a      	cmp	r3, #42	@ 0x2a
 800d072:	d134      	bne.n	800d0de <_svfiprintf_r+0x18a>
 800d074:	9b07      	ldr	r3, [sp, #28]
 800d076:	3502      	adds	r5, #2
 800d078:	1d1a      	adds	r2, r3, #4
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	9207      	str	r2, [sp, #28]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	da01      	bge.n	800d086 <_svfiprintf_r+0x132>
 800d082:	2301      	movs	r3, #1
 800d084:	425b      	negs	r3, r3
 800d086:	9309      	str	r3, [sp, #36]	@ 0x24
 800d088:	4e2d      	ldr	r6, [pc, #180]	@ (800d140 <_svfiprintf_r+0x1ec>)
 800d08a:	2203      	movs	r2, #3
 800d08c:	0030      	movs	r0, r6
 800d08e:	7829      	ldrb	r1, [r5, #0]
 800d090:	f7fe fbd5 	bl	800b83e <memchr>
 800d094:	2800      	cmp	r0, #0
 800d096:	d006      	beq.n	800d0a6 <_svfiprintf_r+0x152>
 800d098:	2340      	movs	r3, #64	@ 0x40
 800d09a:	1b80      	subs	r0, r0, r6
 800d09c:	4083      	lsls	r3, r0
 800d09e:	6822      	ldr	r2, [r4, #0]
 800d0a0:	3501      	adds	r5, #1
 800d0a2:	4313      	orrs	r3, r2
 800d0a4:	6023      	str	r3, [r4, #0]
 800d0a6:	7829      	ldrb	r1, [r5, #0]
 800d0a8:	2206      	movs	r2, #6
 800d0aa:	4826      	ldr	r0, [pc, #152]	@ (800d144 <_svfiprintf_r+0x1f0>)
 800d0ac:	1c6e      	adds	r6, r5, #1
 800d0ae:	7621      	strb	r1, [r4, #24]
 800d0b0:	f7fe fbc5 	bl	800b83e <memchr>
 800d0b4:	2800      	cmp	r0, #0
 800d0b6:	d038      	beq.n	800d12a <_svfiprintf_r+0x1d6>
 800d0b8:	4b23      	ldr	r3, [pc, #140]	@ (800d148 <_svfiprintf_r+0x1f4>)
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d122      	bne.n	800d104 <_svfiprintf_r+0x1b0>
 800d0be:	2207      	movs	r2, #7
 800d0c0:	9b07      	ldr	r3, [sp, #28]
 800d0c2:	3307      	adds	r3, #7
 800d0c4:	4393      	bics	r3, r2
 800d0c6:	3308      	adds	r3, #8
 800d0c8:	9307      	str	r3, [sp, #28]
 800d0ca:	6963      	ldr	r3, [r4, #20]
 800d0cc:	9a04      	ldr	r2, [sp, #16]
 800d0ce:	189b      	adds	r3, r3, r2
 800d0d0:	6163      	str	r3, [r4, #20]
 800d0d2:	e762      	b.n	800cf9a <_svfiprintf_r+0x46>
 800d0d4:	4343      	muls	r3, r0
 800d0d6:	0035      	movs	r5, r6
 800d0d8:	2101      	movs	r1, #1
 800d0da:	189b      	adds	r3, r3, r2
 800d0dc:	e7a4      	b.n	800d028 <_svfiprintf_r+0xd4>
 800d0de:	2300      	movs	r3, #0
 800d0e0:	200a      	movs	r0, #10
 800d0e2:	0019      	movs	r1, r3
 800d0e4:	3501      	adds	r5, #1
 800d0e6:	6063      	str	r3, [r4, #4]
 800d0e8:	782a      	ldrb	r2, [r5, #0]
 800d0ea:	1c6e      	adds	r6, r5, #1
 800d0ec:	3a30      	subs	r2, #48	@ 0x30
 800d0ee:	2a09      	cmp	r2, #9
 800d0f0:	d903      	bls.n	800d0fa <_svfiprintf_r+0x1a6>
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d0c8      	beq.n	800d088 <_svfiprintf_r+0x134>
 800d0f6:	9109      	str	r1, [sp, #36]	@ 0x24
 800d0f8:	e7c6      	b.n	800d088 <_svfiprintf_r+0x134>
 800d0fa:	4341      	muls	r1, r0
 800d0fc:	0035      	movs	r5, r6
 800d0fe:	2301      	movs	r3, #1
 800d100:	1889      	adds	r1, r1, r2
 800d102:	e7f1      	b.n	800d0e8 <_svfiprintf_r+0x194>
 800d104:	aa07      	add	r2, sp, #28
 800d106:	9200      	str	r2, [sp, #0]
 800d108:	0021      	movs	r1, r4
 800d10a:	003a      	movs	r2, r7
 800d10c:	4b0f      	ldr	r3, [pc, #60]	@ (800d14c <_svfiprintf_r+0x1f8>)
 800d10e:	9803      	ldr	r0, [sp, #12]
 800d110:	f7fd fe0e 	bl	800ad30 <_printf_float>
 800d114:	9004      	str	r0, [sp, #16]
 800d116:	9b04      	ldr	r3, [sp, #16]
 800d118:	3301      	adds	r3, #1
 800d11a:	d1d6      	bne.n	800d0ca <_svfiprintf_r+0x176>
 800d11c:	89bb      	ldrh	r3, [r7, #12]
 800d11e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d120:	065b      	lsls	r3, r3, #25
 800d122:	d500      	bpl.n	800d126 <_svfiprintf_r+0x1d2>
 800d124:	e72c      	b.n	800cf80 <_svfiprintf_r+0x2c>
 800d126:	b021      	add	sp, #132	@ 0x84
 800d128:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d12a:	aa07      	add	r2, sp, #28
 800d12c:	9200      	str	r2, [sp, #0]
 800d12e:	0021      	movs	r1, r4
 800d130:	003a      	movs	r2, r7
 800d132:	4b06      	ldr	r3, [pc, #24]	@ (800d14c <_svfiprintf_r+0x1f8>)
 800d134:	9803      	ldr	r0, [sp, #12]
 800d136:	f7fe f8a9 	bl	800b28c <_printf_i>
 800d13a:	e7eb      	b.n	800d114 <_svfiprintf_r+0x1c0>
 800d13c:	0800ea12 	.word	0x0800ea12
 800d140:	0800ea18 	.word	0x0800ea18
 800d144:	0800ea1c 	.word	0x0800ea1c
 800d148:	0800ad31 	.word	0x0800ad31
 800d14c:	0800ce95 	.word	0x0800ce95

0800d150 <__sflush_r>:
 800d150:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d152:	220c      	movs	r2, #12
 800d154:	5e8b      	ldrsh	r3, [r1, r2]
 800d156:	0005      	movs	r5, r0
 800d158:	000c      	movs	r4, r1
 800d15a:	071a      	lsls	r2, r3, #28
 800d15c:	d456      	bmi.n	800d20c <__sflush_r+0xbc>
 800d15e:	684a      	ldr	r2, [r1, #4]
 800d160:	2a00      	cmp	r2, #0
 800d162:	dc02      	bgt.n	800d16a <__sflush_r+0x1a>
 800d164:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800d166:	2a00      	cmp	r2, #0
 800d168:	dd4e      	ble.n	800d208 <__sflush_r+0xb8>
 800d16a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d16c:	2f00      	cmp	r7, #0
 800d16e:	d04b      	beq.n	800d208 <__sflush_r+0xb8>
 800d170:	2200      	movs	r2, #0
 800d172:	2080      	movs	r0, #128	@ 0x80
 800d174:	682e      	ldr	r6, [r5, #0]
 800d176:	602a      	str	r2, [r5, #0]
 800d178:	001a      	movs	r2, r3
 800d17a:	0140      	lsls	r0, r0, #5
 800d17c:	6a21      	ldr	r1, [r4, #32]
 800d17e:	4002      	ands	r2, r0
 800d180:	4203      	tst	r3, r0
 800d182:	d033      	beq.n	800d1ec <__sflush_r+0x9c>
 800d184:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d186:	89a3      	ldrh	r3, [r4, #12]
 800d188:	075b      	lsls	r3, r3, #29
 800d18a:	d506      	bpl.n	800d19a <__sflush_r+0x4a>
 800d18c:	6863      	ldr	r3, [r4, #4]
 800d18e:	1ad2      	subs	r2, r2, r3
 800d190:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d192:	2b00      	cmp	r3, #0
 800d194:	d001      	beq.n	800d19a <__sflush_r+0x4a>
 800d196:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d198:	1ad2      	subs	r2, r2, r3
 800d19a:	2300      	movs	r3, #0
 800d19c:	0028      	movs	r0, r5
 800d19e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d1a0:	6a21      	ldr	r1, [r4, #32]
 800d1a2:	47b8      	blx	r7
 800d1a4:	89a2      	ldrh	r2, [r4, #12]
 800d1a6:	1c43      	adds	r3, r0, #1
 800d1a8:	d106      	bne.n	800d1b8 <__sflush_r+0x68>
 800d1aa:	6829      	ldr	r1, [r5, #0]
 800d1ac:	291d      	cmp	r1, #29
 800d1ae:	d846      	bhi.n	800d23e <__sflush_r+0xee>
 800d1b0:	4b29      	ldr	r3, [pc, #164]	@ (800d258 <__sflush_r+0x108>)
 800d1b2:	40cb      	lsrs	r3, r1
 800d1b4:	07db      	lsls	r3, r3, #31
 800d1b6:	d542      	bpl.n	800d23e <__sflush_r+0xee>
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	6063      	str	r3, [r4, #4]
 800d1bc:	6923      	ldr	r3, [r4, #16]
 800d1be:	6023      	str	r3, [r4, #0]
 800d1c0:	04d2      	lsls	r2, r2, #19
 800d1c2:	d505      	bpl.n	800d1d0 <__sflush_r+0x80>
 800d1c4:	1c43      	adds	r3, r0, #1
 800d1c6:	d102      	bne.n	800d1ce <__sflush_r+0x7e>
 800d1c8:	682b      	ldr	r3, [r5, #0]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d100      	bne.n	800d1d0 <__sflush_r+0x80>
 800d1ce:	6560      	str	r0, [r4, #84]	@ 0x54
 800d1d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d1d2:	602e      	str	r6, [r5, #0]
 800d1d4:	2900      	cmp	r1, #0
 800d1d6:	d017      	beq.n	800d208 <__sflush_r+0xb8>
 800d1d8:	0023      	movs	r3, r4
 800d1da:	3344      	adds	r3, #68	@ 0x44
 800d1dc:	4299      	cmp	r1, r3
 800d1de:	d002      	beq.n	800d1e6 <__sflush_r+0x96>
 800d1e0:	0028      	movs	r0, r5
 800d1e2:	f7ff f9b5 	bl	800c550 <_free_r>
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	6363      	str	r3, [r4, #52]	@ 0x34
 800d1ea:	e00d      	b.n	800d208 <__sflush_r+0xb8>
 800d1ec:	2301      	movs	r3, #1
 800d1ee:	0028      	movs	r0, r5
 800d1f0:	47b8      	blx	r7
 800d1f2:	0002      	movs	r2, r0
 800d1f4:	1c43      	adds	r3, r0, #1
 800d1f6:	d1c6      	bne.n	800d186 <__sflush_r+0x36>
 800d1f8:	682b      	ldr	r3, [r5, #0]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d0c3      	beq.n	800d186 <__sflush_r+0x36>
 800d1fe:	2b1d      	cmp	r3, #29
 800d200:	d001      	beq.n	800d206 <__sflush_r+0xb6>
 800d202:	2b16      	cmp	r3, #22
 800d204:	d11a      	bne.n	800d23c <__sflush_r+0xec>
 800d206:	602e      	str	r6, [r5, #0]
 800d208:	2000      	movs	r0, #0
 800d20a:	e01e      	b.n	800d24a <__sflush_r+0xfa>
 800d20c:	690e      	ldr	r6, [r1, #16]
 800d20e:	2e00      	cmp	r6, #0
 800d210:	d0fa      	beq.n	800d208 <__sflush_r+0xb8>
 800d212:	680f      	ldr	r7, [r1, #0]
 800d214:	600e      	str	r6, [r1, #0]
 800d216:	1bba      	subs	r2, r7, r6
 800d218:	9201      	str	r2, [sp, #4]
 800d21a:	2200      	movs	r2, #0
 800d21c:	079b      	lsls	r3, r3, #30
 800d21e:	d100      	bne.n	800d222 <__sflush_r+0xd2>
 800d220:	694a      	ldr	r2, [r1, #20]
 800d222:	60a2      	str	r2, [r4, #8]
 800d224:	9b01      	ldr	r3, [sp, #4]
 800d226:	2b00      	cmp	r3, #0
 800d228:	ddee      	ble.n	800d208 <__sflush_r+0xb8>
 800d22a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d22c:	0032      	movs	r2, r6
 800d22e:	001f      	movs	r7, r3
 800d230:	0028      	movs	r0, r5
 800d232:	9b01      	ldr	r3, [sp, #4]
 800d234:	6a21      	ldr	r1, [r4, #32]
 800d236:	47b8      	blx	r7
 800d238:	2800      	cmp	r0, #0
 800d23a:	dc07      	bgt.n	800d24c <__sflush_r+0xfc>
 800d23c:	89a2      	ldrh	r2, [r4, #12]
 800d23e:	2340      	movs	r3, #64	@ 0x40
 800d240:	2001      	movs	r0, #1
 800d242:	4313      	orrs	r3, r2
 800d244:	b21b      	sxth	r3, r3
 800d246:	81a3      	strh	r3, [r4, #12]
 800d248:	4240      	negs	r0, r0
 800d24a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d24c:	9b01      	ldr	r3, [sp, #4]
 800d24e:	1836      	adds	r6, r6, r0
 800d250:	1a1b      	subs	r3, r3, r0
 800d252:	9301      	str	r3, [sp, #4]
 800d254:	e7e6      	b.n	800d224 <__sflush_r+0xd4>
 800d256:	46c0      	nop			@ (mov r8, r8)
 800d258:	20400001 	.word	0x20400001

0800d25c <_fflush_r>:
 800d25c:	690b      	ldr	r3, [r1, #16]
 800d25e:	b570      	push	{r4, r5, r6, lr}
 800d260:	0005      	movs	r5, r0
 800d262:	000c      	movs	r4, r1
 800d264:	2b00      	cmp	r3, #0
 800d266:	d102      	bne.n	800d26e <_fflush_r+0x12>
 800d268:	2500      	movs	r5, #0
 800d26a:	0028      	movs	r0, r5
 800d26c:	bd70      	pop	{r4, r5, r6, pc}
 800d26e:	2800      	cmp	r0, #0
 800d270:	d004      	beq.n	800d27c <_fflush_r+0x20>
 800d272:	6a03      	ldr	r3, [r0, #32]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d101      	bne.n	800d27c <_fflush_r+0x20>
 800d278:	f7fe f9a4 	bl	800b5c4 <__sinit>
 800d27c:	220c      	movs	r2, #12
 800d27e:	5ea3      	ldrsh	r3, [r4, r2]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d0f1      	beq.n	800d268 <_fflush_r+0xc>
 800d284:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d286:	07d2      	lsls	r2, r2, #31
 800d288:	d404      	bmi.n	800d294 <_fflush_r+0x38>
 800d28a:	059b      	lsls	r3, r3, #22
 800d28c:	d402      	bmi.n	800d294 <_fflush_r+0x38>
 800d28e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d290:	f7fe fad3 	bl	800b83a <__retarget_lock_acquire_recursive>
 800d294:	0028      	movs	r0, r5
 800d296:	0021      	movs	r1, r4
 800d298:	f7ff ff5a 	bl	800d150 <__sflush_r>
 800d29c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d29e:	0005      	movs	r5, r0
 800d2a0:	07db      	lsls	r3, r3, #31
 800d2a2:	d4e2      	bmi.n	800d26a <_fflush_r+0xe>
 800d2a4:	89a3      	ldrh	r3, [r4, #12]
 800d2a6:	059b      	lsls	r3, r3, #22
 800d2a8:	d4df      	bmi.n	800d26a <_fflush_r+0xe>
 800d2aa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d2ac:	f7fe fac6 	bl	800b83c <__retarget_lock_release_recursive>
 800d2b0:	e7db      	b.n	800d26a <_fflush_r+0xe>

0800d2b2 <memmove>:
 800d2b2:	b510      	push	{r4, lr}
 800d2b4:	4288      	cmp	r0, r1
 800d2b6:	d902      	bls.n	800d2be <memmove+0xc>
 800d2b8:	188b      	adds	r3, r1, r2
 800d2ba:	4298      	cmp	r0, r3
 800d2bc:	d308      	bcc.n	800d2d0 <memmove+0x1e>
 800d2be:	2300      	movs	r3, #0
 800d2c0:	429a      	cmp	r2, r3
 800d2c2:	d007      	beq.n	800d2d4 <memmove+0x22>
 800d2c4:	5ccc      	ldrb	r4, [r1, r3]
 800d2c6:	54c4      	strb	r4, [r0, r3]
 800d2c8:	3301      	adds	r3, #1
 800d2ca:	e7f9      	b.n	800d2c0 <memmove+0xe>
 800d2cc:	5c8b      	ldrb	r3, [r1, r2]
 800d2ce:	5483      	strb	r3, [r0, r2]
 800d2d0:	3a01      	subs	r2, #1
 800d2d2:	d2fb      	bcs.n	800d2cc <memmove+0x1a>
 800d2d4:	bd10      	pop	{r4, pc}
	...

0800d2d8 <_sbrk_r>:
 800d2d8:	2300      	movs	r3, #0
 800d2da:	b570      	push	{r4, r5, r6, lr}
 800d2dc:	4d06      	ldr	r5, [pc, #24]	@ (800d2f8 <_sbrk_r+0x20>)
 800d2de:	0004      	movs	r4, r0
 800d2e0:	0008      	movs	r0, r1
 800d2e2:	602b      	str	r3, [r5, #0]
 800d2e4:	f7f7 fe3c 	bl	8004f60 <_sbrk>
 800d2e8:	1c43      	adds	r3, r0, #1
 800d2ea:	d103      	bne.n	800d2f4 <_sbrk_r+0x1c>
 800d2ec:	682b      	ldr	r3, [r5, #0]
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d000      	beq.n	800d2f4 <_sbrk_r+0x1c>
 800d2f2:	6023      	str	r3, [r4, #0]
 800d2f4:	bd70      	pop	{r4, r5, r6, pc}
 800d2f6:	46c0      	nop			@ (mov r8, r8)
 800d2f8:	200005ac 	.word	0x200005ac

0800d2fc <__assert_func>:
 800d2fc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800d2fe:	0014      	movs	r4, r2
 800d300:	001a      	movs	r2, r3
 800d302:	4b09      	ldr	r3, [pc, #36]	@ (800d328 <__assert_func+0x2c>)
 800d304:	0005      	movs	r5, r0
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	000e      	movs	r6, r1
 800d30a:	68d8      	ldr	r0, [r3, #12]
 800d30c:	4b07      	ldr	r3, [pc, #28]	@ (800d32c <__assert_func+0x30>)
 800d30e:	2c00      	cmp	r4, #0
 800d310:	d101      	bne.n	800d316 <__assert_func+0x1a>
 800d312:	4b07      	ldr	r3, [pc, #28]	@ (800d330 <__assert_func+0x34>)
 800d314:	001c      	movs	r4, r3
 800d316:	4907      	ldr	r1, [pc, #28]	@ (800d334 <__assert_func+0x38>)
 800d318:	9301      	str	r3, [sp, #4]
 800d31a:	9402      	str	r4, [sp, #8]
 800d31c:	002b      	movs	r3, r5
 800d31e:	9600      	str	r6, [sp, #0]
 800d320:	f000 f886 	bl	800d430 <fiprintf>
 800d324:	f000 f894 	bl	800d450 <abort>
 800d328:	20000018 	.word	0x20000018
 800d32c:	0800ea2d 	.word	0x0800ea2d
 800d330:	0800ea68 	.word	0x0800ea68
 800d334:	0800ea3a 	.word	0x0800ea3a

0800d338 <_calloc_r>:
 800d338:	b570      	push	{r4, r5, r6, lr}
 800d33a:	0c0b      	lsrs	r3, r1, #16
 800d33c:	0c15      	lsrs	r5, r2, #16
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d11e      	bne.n	800d380 <_calloc_r+0x48>
 800d342:	2d00      	cmp	r5, #0
 800d344:	d10c      	bne.n	800d360 <_calloc_r+0x28>
 800d346:	b289      	uxth	r1, r1
 800d348:	b294      	uxth	r4, r2
 800d34a:	434c      	muls	r4, r1
 800d34c:	0021      	movs	r1, r4
 800d34e:	f7ff f975 	bl	800c63c <_malloc_r>
 800d352:	1e05      	subs	r5, r0, #0
 800d354:	d01b      	beq.n	800d38e <_calloc_r+0x56>
 800d356:	0022      	movs	r2, r4
 800d358:	2100      	movs	r1, #0
 800d35a:	f7fe f9e9 	bl	800b730 <memset>
 800d35e:	e016      	b.n	800d38e <_calloc_r+0x56>
 800d360:	1c2b      	adds	r3, r5, #0
 800d362:	1c0c      	adds	r4, r1, #0
 800d364:	b289      	uxth	r1, r1
 800d366:	b292      	uxth	r2, r2
 800d368:	434a      	muls	r2, r1
 800d36a:	b29b      	uxth	r3, r3
 800d36c:	b2a1      	uxth	r1, r4
 800d36e:	4359      	muls	r1, r3
 800d370:	0c14      	lsrs	r4, r2, #16
 800d372:	190c      	adds	r4, r1, r4
 800d374:	0c23      	lsrs	r3, r4, #16
 800d376:	d107      	bne.n	800d388 <_calloc_r+0x50>
 800d378:	0424      	lsls	r4, r4, #16
 800d37a:	b292      	uxth	r2, r2
 800d37c:	4314      	orrs	r4, r2
 800d37e:	e7e5      	b.n	800d34c <_calloc_r+0x14>
 800d380:	2d00      	cmp	r5, #0
 800d382:	d101      	bne.n	800d388 <_calloc_r+0x50>
 800d384:	1c14      	adds	r4, r2, #0
 800d386:	e7ed      	b.n	800d364 <_calloc_r+0x2c>
 800d388:	230c      	movs	r3, #12
 800d38a:	2500      	movs	r5, #0
 800d38c:	6003      	str	r3, [r0, #0]
 800d38e:	0028      	movs	r0, r5
 800d390:	bd70      	pop	{r4, r5, r6, pc}

0800d392 <__ascii_mbtowc>:
 800d392:	b082      	sub	sp, #8
 800d394:	2900      	cmp	r1, #0
 800d396:	d100      	bne.n	800d39a <__ascii_mbtowc+0x8>
 800d398:	a901      	add	r1, sp, #4
 800d39a:	1e10      	subs	r0, r2, #0
 800d39c:	d006      	beq.n	800d3ac <__ascii_mbtowc+0x1a>
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d006      	beq.n	800d3b0 <__ascii_mbtowc+0x1e>
 800d3a2:	7813      	ldrb	r3, [r2, #0]
 800d3a4:	600b      	str	r3, [r1, #0]
 800d3a6:	7810      	ldrb	r0, [r2, #0]
 800d3a8:	1e43      	subs	r3, r0, #1
 800d3aa:	4198      	sbcs	r0, r3
 800d3ac:	b002      	add	sp, #8
 800d3ae:	4770      	bx	lr
 800d3b0:	2002      	movs	r0, #2
 800d3b2:	4240      	negs	r0, r0
 800d3b4:	e7fa      	b.n	800d3ac <__ascii_mbtowc+0x1a>

0800d3b6 <_realloc_r>:
 800d3b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d3b8:	0006      	movs	r6, r0
 800d3ba:	000c      	movs	r4, r1
 800d3bc:	0015      	movs	r5, r2
 800d3be:	2900      	cmp	r1, #0
 800d3c0:	d105      	bne.n	800d3ce <_realloc_r+0x18>
 800d3c2:	0011      	movs	r1, r2
 800d3c4:	f7ff f93a 	bl	800c63c <_malloc_r>
 800d3c8:	0004      	movs	r4, r0
 800d3ca:	0020      	movs	r0, r4
 800d3cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d3ce:	2a00      	cmp	r2, #0
 800d3d0:	d103      	bne.n	800d3da <_realloc_r+0x24>
 800d3d2:	f7ff f8bd 	bl	800c550 <_free_r>
 800d3d6:	002c      	movs	r4, r5
 800d3d8:	e7f7      	b.n	800d3ca <_realloc_r+0x14>
 800d3da:	f000 f840 	bl	800d45e <_malloc_usable_size_r>
 800d3de:	0007      	movs	r7, r0
 800d3e0:	4285      	cmp	r5, r0
 800d3e2:	d802      	bhi.n	800d3ea <_realloc_r+0x34>
 800d3e4:	0843      	lsrs	r3, r0, #1
 800d3e6:	42ab      	cmp	r3, r5
 800d3e8:	d3ef      	bcc.n	800d3ca <_realloc_r+0x14>
 800d3ea:	0029      	movs	r1, r5
 800d3ec:	0030      	movs	r0, r6
 800d3ee:	f7ff f925 	bl	800c63c <_malloc_r>
 800d3f2:	9001      	str	r0, [sp, #4]
 800d3f4:	2800      	cmp	r0, #0
 800d3f6:	d101      	bne.n	800d3fc <_realloc_r+0x46>
 800d3f8:	9c01      	ldr	r4, [sp, #4]
 800d3fa:	e7e6      	b.n	800d3ca <_realloc_r+0x14>
 800d3fc:	002a      	movs	r2, r5
 800d3fe:	42bd      	cmp	r5, r7
 800d400:	d900      	bls.n	800d404 <_realloc_r+0x4e>
 800d402:	003a      	movs	r2, r7
 800d404:	0021      	movs	r1, r4
 800d406:	9801      	ldr	r0, [sp, #4]
 800d408:	f7fe fa24 	bl	800b854 <memcpy>
 800d40c:	0021      	movs	r1, r4
 800d40e:	0030      	movs	r0, r6
 800d410:	f7ff f89e 	bl	800c550 <_free_r>
 800d414:	e7f0      	b.n	800d3f8 <_realloc_r+0x42>

0800d416 <__ascii_wctomb>:
 800d416:	0003      	movs	r3, r0
 800d418:	1e08      	subs	r0, r1, #0
 800d41a:	d005      	beq.n	800d428 <__ascii_wctomb+0x12>
 800d41c:	2aff      	cmp	r2, #255	@ 0xff
 800d41e:	d904      	bls.n	800d42a <__ascii_wctomb+0x14>
 800d420:	228a      	movs	r2, #138	@ 0x8a
 800d422:	2001      	movs	r0, #1
 800d424:	601a      	str	r2, [r3, #0]
 800d426:	4240      	negs	r0, r0
 800d428:	4770      	bx	lr
 800d42a:	2001      	movs	r0, #1
 800d42c:	700a      	strb	r2, [r1, #0]
 800d42e:	e7fb      	b.n	800d428 <__ascii_wctomb+0x12>

0800d430 <fiprintf>:
 800d430:	b40e      	push	{r1, r2, r3}
 800d432:	b517      	push	{r0, r1, r2, r4, lr}
 800d434:	4c05      	ldr	r4, [pc, #20]	@ (800d44c <fiprintf+0x1c>)
 800d436:	ab05      	add	r3, sp, #20
 800d438:	cb04      	ldmia	r3!, {r2}
 800d43a:	0001      	movs	r1, r0
 800d43c:	6820      	ldr	r0, [r4, #0]
 800d43e:	9301      	str	r3, [sp, #4]
 800d440:	f000 f83c 	bl	800d4bc <_vfiprintf_r>
 800d444:	bc1e      	pop	{r1, r2, r3, r4}
 800d446:	bc08      	pop	{r3}
 800d448:	b003      	add	sp, #12
 800d44a:	4718      	bx	r3
 800d44c:	20000018 	.word	0x20000018

0800d450 <abort>:
 800d450:	2006      	movs	r0, #6
 800d452:	b510      	push	{r4, lr}
 800d454:	f000 fa18 	bl	800d888 <raise>
 800d458:	2001      	movs	r0, #1
 800d45a:	f7f7 fd0f 	bl	8004e7c <_exit>

0800d45e <_malloc_usable_size_r>:
 800d45e:	1f0b      	subs	r3, r1, #4
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	1f18      	subs	r0, r3, #4
 800d464:	2b00      	cmp	r3, #0
 800d466:	da01      	bge.n	800d46c <_malloc_usable_size_r+0xe>
 800d468:	580b      	ldr	r3, [r1, r0]
 800d46a:	18c0      	adds	r0, r0, r3
 800d46c:	4770      	bx	lr

0800d46e <__sfputc_r>:
 800d46e:	6893      	ldr	r3, [r2, #8]
 800d470:	b510      	push	{r4, lr}
 800d472:	3b01      	subs	r3, #1
 800d474:	6093      	str	r3, [r2, #8]
 800d476:	2b00      	cmp	r3, #0
 800d478:	da04      	bge.n	800d484 <__sfputc_r+0x16>
 800d47a:	6994      	ldr	r4, [r2, #24]
 800d47c:	42a3      	cmp	r3, r4
 800d47e:	db07      	blt.n	800d490 <__sfputc_r+0x22>
 800d480:	290a      	cmp	r1, #10
 800d482:	d005      	beq.n	800d490 <__sfputc_r+0x22>
 800d484:	6813      	ldr	r3, [r2, #0]
 800d486:	1c58      	adds	r0, r3, #1
 800d488:	6010      	str	r0, [r2, #0]
 800d48a:	7019      	strb	r1, [r3, #0]
 800d48c:	0008      	movs	r0, r1
 800d48e:	bd10      	pop	{r4, pc}
 800d490:	f000 f930 	bl	800d6f4 <__swbuf_r>
 800d494:	0001      	movs	r1, r0
 800d496:	e7f9      	b.n	800d48c <__sfputc_r+0x1e>

0800d498 <__sfputs_r>:
 800d498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d49a:	0006      	movs	r6, r0
 800d49c:	000f      	movs	r7, r1
 800d49e:	0014      	movs	r4, r2
 800d4a0:	18d5      	adds	r5, r2, r3
 800d4a2:	42ac      	cmp	r4, r5
 800d4a4:	d101      	bne.n	800d4aa <__sfputs_r+0x12>
 800d4a6:	2000      	movs	r0, #0
 800d4a8:	e007      	b.n	800d4ba <__sfputs_r+0x22>
 800d4aa:	7821      	ldrb	r1, [r4, #0]
 800d4ac:	003a      	movs	r2, r7
 800d4ae:	0030      	movs	r0, r6
 800d4b0:	f7ff ffdd 	bl	800d46e <__sfputc_r>
 800d4b4:	3401      	adds	r4, #1
 800d4b6:	1c43      	adds	r3, r0, #1
 800d4b8:	d1f3      	bne.n	800d4a2 <__sfputs_r+0xa>
 800d4ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d4bc <_vfiprintf_r>:
 800d4bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d4be:	b0a1      	sub	sp, #132	@ 0x84
 800d4c0:	000f      	movs	r7, r1
 800d4c2:	0015      	movs	r5, r2
 800d4c4:	001e      	movs	r6, r3
 800d4c6:	9003      	str	r0, [sp, #12]
 800d4c8:	2800      	cmp	r0, #0
 800d4ca:	d004      	beq.n	800d4d6 <_vfiprintf_r+0x1a>
 800d4cc:	6a03      	ldr	r3, [r0, #32]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d101      	bne.n	800d4d6 <_vfiprintf_r+0x1a>
 800d4d2:	f7fe f877 	bl	800b5c4 <__sinit>
 800d4d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d4d8:	07db      	lsls	r3, r3, #31
 800d4da:	d405      	bmi.n	800d4e8 <_vfiprintf_r+0x2c>
 800d4dc:	89bb      	ldrh	r3, [r7, #12]
 800d4de:	059b      	lsls	r3, r3, #22
 800d4e0:	d402      	bmi.n	800d4e8 <_vfiprintf_r+0x2c>
 800d4e2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d4e4:	f7fe f9a9 	bl	800b83a <__retarget_lock_acquire_recursive>
 800d4e8:	89bb      	ldrh	r3, [r7, #12]
 800d4ea:	071b      	lsls	r3, r3, #28
 800d4ec:	d502      	bpl.n	800d4f4 <_vfiprintf_r+0x38>
 800d4ee:	693b      	ldr	r3, [r7, #16]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d113      	bne.n	800d51c <_vfiprintf_r+0x60>
 800d4f4:	0039      	movs	r1, r7
 800d4f6:	9803      	ldr	r0, [sp, #12]
 800d4f8:	f000 f93e 	bl	800d778 <__swsetup_r>
 800d4fc:	2800      	cmp	r0, #0
 800d4fe:	d00d      	beq.n	800d51c <_vfiprintf_r+0x60>
 800d500:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d502:	07db      	lsls	r3, r3, #31
 800d504:	d503      	bpl.n	800d50e <_vfiprintf_r+0x52>
 800d506:	2001      	movs	r0, #1
 800d508:	4240      	negs	r0, r0
 800d50a:	b021      	add	sp, #132	@ 0x84
 800d50c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d50e:	89bb      	ldrh	r3, [r7, #12]
 800d510:	059b      	lsls	r3, r3, #22
 800d512:	d4f8      	bmi.n	800d506 <_vfiprintf_r+0x4a>
 800d514:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d516:	f7fe f991 	bl	800b83c <__retarget_lock_release_recursive>
 800d51a:	e7f4      	b.n	800d506 <_vfiprintf_r+0x4a>
 800d51c:	2300      	movs	r3, #0
 800d51e:	ac08      	add	r4, sp, #32
 800d520:	6163      	str	r3, [r4, #20]
 800d522:	3320      	adds	r3, #32
 800d524:	7663      	strb	r3, [r4, #25]
 800d526:	3310      	adds	r3, #16
 800d528:	76a3      	strb	r3, [r4, #26]
 800d52a:	9607      	str	r6, [sp, #28]
 800d52c:	002e      	movs	r6, r5
 800d52e:	7833      	ldrb	r3, [r6, #0]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d001      	beq.n	800d538 <_vfiprintf_r+0x7c>
 800d534:	2b25      	cmp	r3, #37	@ 0x25
 800d536:	d148      	bne.n	800d5ca <_vfiprintf_r+0x10e>
 800d538:	1b73      	subs	r3, r6, r5
 800d53a:	9305      	str	r3, [sp, #20]
 800d53c:	42ae      	cmp	r6, r5
 800d53e:	d00b      	beq.n	800d558 <_vfiprintf_r+0x9c>
 800d540:	002a      	movs	r2, r5
 800d542:	0039      	movs	r1, r7
 800d544:	9803      	ldr	r0, [sp, #12]
 800d546:	f7ff ffa7 	bl	800d498 <__sfputs_r>
 800d54a:	3001      	adds	r0, #1
 800d54c:	d100      	bne.n	800d550 <_vfiprintf_r+0x94>
 800d54e:	e0ae      	b.n	800d6ae <_vfiprintf_r+0x1f2>
 800d550:	6963      	ldr	r3, [r4, #20]
 800d552:	9a05      	ldr	r2, [sp, #20]
 800d554:	189b      	adds	r3, r3, r2
 800d556:	6163      	str	r3, [r4, #20]
 800d558:	7833      	ldrb	r3, [r6, #0]
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d100      	bne.n	800d560 <_vfiprintf_r+0xa4>
 800d55e:	e0a6      	b.n	800d6ae <_vfiprintf_r+0x1f2>
 800d560:	2201      	movs	r2, #1
 800d562:	2300      	movs	r3, #0
 800d564:	4252      	negs	r2, r2
 800d566:	6062      	str	r2, [r4, #4]
 800d568:	a904      	add	r1, sp, #16
 800d56a:	3254      	adds	r2, #84	@ 0x54
 800d56c:	1852      	adds	r2, r2, r1
 800d56e:	1c75      	adds	r5, r6, #1
 800d570:	6023      	str	r3, [r4, #0]
 800d572:	60e3      	str	r3, [r4, #12]
 800d574:	60a3      	str	r3, [r4, #8]
 800d576:	7013      	strb	r3, [r2, #0]
 800d578:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d57a:	4b59      	ldr	r3, [pc, #356]	@ (800d6e0 <_vfiprintf_r+0x224>)
 800d57c:	2205      	movs	r2, #5
 800d57e:	0018      	movs	r0, r3
 800d580:	7829      	ldrb	r1, [r5, #0]
 800d582:	9305      	str	r3, [sp, #20]
 800d584:	f7fe f95b 	bl	800b83e <memchr>
 800d588:	1c6e      	adds	r6, r5, #1
 800d58a:	2800      	cmp	r0, #0
 800d58c:	d11f      	bne.n	800d5ce <_vfiprintf_r+0x112>
 800d58e:	6822      	ldr	r2, [r4, #0]
 800d590:	06d3      	lsls	r3, r2, #27
 800d592:	d504      	bpl.n	800d59e <_vfiprintf_r+0xe2>
 800d594:	2353      	movs	r3, #83	@ 0x53
 800d596:	a904      	add	r1, sp, #16
 800d598:	185b      	adds	r3, r3, r1
 800d59a:	2120      	movs	r1, #32
 800d59c:	7019      	strb	r1, [r3, #0]
 800d59e:	0713      	lsls	r3, r2, #28
 800d5a0:	d504      	bpl.n	800d5ac <_vfiprintf_r+0xf0>
 800d5a2:	2353      	movs	r3, #83	@ 0x53
 800d5a4:	a904      	add	r1, sp, #16
 800d5a6:	185b      	adds	r3, r3, r1
 800d5a8:	212b      	movs	r1, #43	@ 0x2b
 800d5aa:	7019      	strb	r1, [r3, #0]
 800d5ac:	782b      	ldrb	r3, [r5, #0]
 800d5ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800d5b0:	d016      	beq.n	800d5e0 <_vfiprintf_r+0x124>
 800d5b2:	002e      	movs	r6, r5
 800d5b4:	2100      	movs	r1, #0
 800d5b6:	200a      	movs	r0, #10
 800d5b8:	68e3      	ldr	r3, [r4, #12]
 800d5ba:	7832      	ldrb	r2, [r6, #0]
 800d5bc:	1c75      	adds	r5, r6, #1
 800d5be:	3a30      	subs	r2, #48	@ 0x30
 800d5c0:	2a09      	cmp	r2, #9
 800d5c2:	d950      	bls.n	800d666 <_vfiprintf_r+0x1aa>
 800d5c4:	2900      	cmp	r1, #0
 800d5c6:	d111      	bne.n	800d5ec <_vfiprintf_r+0x130>
 800d5c8:	e017      	b.n	800d5fa <_vfiprintf_r+0x13e>
 800d5ca:	3601      	adds	r6, #1
 800d5cc:	e7af      	b.n	800d52e <_vfiprintf_r+0x72>
 800d5ce:	9b05      	ldr	r3, [sp, #20]
 800d5d0:	6822      	ldr	r2, [r4, #0]
 800d5d2:	1ac0      	subs	r0, r0, r3
 800d5d4:	2301      	movs	r3, #1
 800d5d6:	4083      	lsls	r3, r0
 800d5d8:	4313      	orrs	r3, r2
 800d5da:	0035      	movs	r5, r6
 800d5dc:	6023      	str	r3, [r4, #0]
 800d5de:	e7cc      	b.n	800d57a <_vfiprintf_r+0xbe>
 800d5e0:	9b07      	ldr	r3, [sp, #28]
 800d5e2:	1d19      	adds	r1, r3, #4
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	9107      	str	r1, [sp, #28]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	db01      	blt.n	800d5f0 <_vfiprintf_r+0x134>
 800d5ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d5ee:	e004      	b.n	800d5fa <_vfiprintf_r+0x13e>
 800d5f0:	425b      	negs	r3, r3
 800d5f2:	60e3      	str	r3, [r4, #12]
 800d5f4:	2302      	movs	r3, #2
 800d5f6:	4313      	orrs	r3, r2
 800d5f8:	6023      	str	r3, [r4, #0]
 800d5fa:	7833      	ldrb	r3, [r6, #0]
 800d5fc:	2b2e      	cmp	r3, #46	@ 0x2e
 800d5fe:	d10c      	bne.n	800d61a <_vfiprintf_r+0x15e>
 800d600:	7873      	ldrb	r3, [r6, #1]
 800d602:	2b2a      	cmp	r3, #42	@ 0x2a
 800d604:	d134      	bne.n	800d670 <_vfiprintf_r+0x1b4>
 800d606:	9b07      	ldr	r3, [sp, #28]
 800d608:	3602      	adds	r6, #2
 800d60a:	1d1a      	adds	r2, r3, #4
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	9207      	str	r2, [sp, #28]
 800d610:	2b00      	cmp	r3, #0
 800d612:	da01      	bge.n	800d618 <_vfiprintf_r+0x15c>
 800d614:	2301      	movs	r3, #1
 800d616:	425b      	negs	r3, r3
 800d618:	9309      	str	r3, [sp, #36]	@ 0x24
 800d61a:	4d32      	ldr	r5, [pc, #200]	@ (800d6e4 <_vfiprintf_r+0x228>)
 800d61c:	2203      	movs	r2, #3
 800d61e:	0028      	movs	r0, r5
 800d620:	7831      	ldrb	r1, [r6, #0]
 800d622:	f7fe f90c 	bl	800b83e <memchr>
 800d626:	2800      	cmp	r0, #0
 800d628:	d006      	beq.n	800d638 <_vfiprintf_r+0x17c>
 800d62a:	2340      	movs	r3, #64	@ 0x40
 800d62c:	1b40      	subs	r0, r0, r5
 800d62e:	4083      	lsls	r3, r0
 800d630:	6822      	ldr	r2, [r4, #0]
 800d632:	3601      	adds	r6, #1
 800d634:	4313      	orrs	r3, r2
 800d636:	6023      	str	r3, [r4, #0]
 800d638:	7831      	ldrb	r1, [r6, #0]
 800d63a:	2206      	movs	r2, #6
 800d63c:	482a      	ldr	r0, [pc, #168]	@ (800d6e8 <_vfiprintf_r+0x22c>)
 800d63e:	1c75      	adds	r5, r6, #1
 800d640:	7621      	strb	r1, [r4, #24]
 800d642:	f7fe f8fc 	bl	800b83e <memchr>
 800d646:	2800      	cmp	r0, #0
 800d648:	d040      	beq.n	800d6cc <_vfiprintf_r+0x210>
 800d64a:	4b28      	ldr	r3, [pc, #160]	@ (800d6ec <_vfiprintf_r+0x230>)
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d122      	bne.n	800d696 <_vfiprintf_r+0x1da>
 800d650:	2207      	movs	r2, #7
 800d652:	9b07      	ldr	r3, [sp, #28]
 800d654:	3307      	adds	r3, #7
 800d656:	4393      	bics	r3, r2
 800d658:	3308      	adds	r3, #8
 800d65a:	9307      	str	r3, [sp, #28]
 800d65c:	6963      	ldr	r3, [r4, #20]
 800d65e:	9a04      	ldr	r2, [sp, #16]
 800d660:	189b      	adds	r3, r3, r2
 800d662:	6163      	str	r3, [r4, #20]
 800d664:	e762      	b.n	800d52c <_vfiprintf_r+0x70>
 800d666:	4343      	muls	r3, r0
 800d668:	002e      	movs	r6, r5
 800d66a:	2101      	movs	r1, #1
 800d66c:	189b      	adds	r3, r3, r2
 800d66e:	e7a4      	b.n	800d5ba <_vfiprintf_r+0xfe>
 800d670:	2300      	movs	r3, #0
 800d672:	200a      	movs	r0, #10
 800d674:	0019      	movs	r1, r3
 800d676:	3601      	adds	r6, #1
 800d678:	6063      	str	r3, [r4, #4]
 800d67a:	7832      	ldrb	r2, [r6, #0]
 800d67c:	1c75      	adds	r5, r6, #1
 800d67e:	3a30      	subs	r2, #48	@ 0x30
 800d680:	2a09      	cmp	r2, #9
 800d682:	d903      	bls.n	800d68c <_vfiprintf_r+0x1d0>
 800d684:	2b00      	cmp	r3, #0
 800d686:	d0c8      	beq.n	800d61a <_vfiprintf_r+0x15e>
 800d688:	9109      	str	r1, [sp, #36]	@ 0x24
 800d68a:	e7c6      	b.n	800d61a <_vfiprintf_r+0x15e>
 800d68c:	4341      	muls	r1, r0
 800d68e:	002e      	movs	r6, r5
 800d690:	2301      	movs	r3, #1
 800d692:	1889      	adds	r1, r1, r2
 800d694:	e7f1      	b.n	800d67a <_vfiprintf_r+0x1be>
 800d696:	aa07      	add	r2, sp, #28
 800d698:	9200      	str	r2, [sp, #0]
 800d69a:	0021      	movs	r1, r4
 800d69c:	003a      	movs	r2, r7
 800d69e:	4b14      	ldr	r3, [pc, #80]	@ (800d6f0 <_vfiprintf_r+0x234>)
 800d6a0:	9803      	ldr	r0, [sp, #12]
 800d6a2:	f7fd fb45 	bl	800ad30 <_printf_float>
 800d6a6:	9004      	str	r0, [sp, #16]
 800d6a8:	9b04      	ldr	r3, [sp, #16]
 800d6aa:	3301      	adds	r3, #1
 800d6ac:	d1d6      	bne.n	800d65c <_vfiprintf_r+0x1a0>
 800d6ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d6b0:	07db      	lsls	r3, r3, #31
 800d6b2:	d405      	bmi.n	800d6c0 <_vfiprintf_r+0x204>
 800d6b4:	89bb      	ldrh	r3, [r7, #12]
 800d6b6:	059b      	lsls	r3, r3, #22
 800d6b8:	d402      	bmi.n	800d6c0 <_vfiprintf_r+0x204>
 800d6ba:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d6bc:	f7fe f8be 	bl	800b83c <__retarget_lock_release_recursive>
 800d6c0:	89bb      	ldrh	r3, [r7, #12]
 800d6c2:	065b      	lsls	r3, r3, #25
 800d6c4:	d500      	bpl.n	800d6c8 <_vfiprintf_r+0x20c>
 800d6c6:	e71e      	b.n	800d506 <_vfiprintf_r+0x4a>
 800d6c8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d6ca:	e71e      	b.n	800d50a <_vfiprintf_r+0x4e>
 800d6cc:	aa07      	add	r2, sp, #28
 800d6ce:	9200      	str	r2, [sp, #0]
 800d6d0:	0021      	movs	r1, r4
 800d6d2:	003a      	movs	r2, r7
 800d6d4:	4b06      	ldr	r3, [pc, #24]	@ (800d6f0 <_vfiprintf_r+0x234>)
 800d6d6:	9803      	ldr	r0, [sp, #12]
 800d6d8:	f7fd fdd8 	bl	800b28c <_printf_i>
 800d6dc:	e7e3      	b.n	800d6a6 <_vfiprintf_r+0x1ea>
 800d6de:	46c0      	nop			@ (mov r8, r8)
 800d6e0:	0800ea12 	.word	0x0800ea12
 800d6e4:	0800ea18 	.word	0x0800ea18
 800d6e8:	0800ea1c 	.word	0x0800ea1c
 800d6ec:	0800ad31 	.word	0x0800ad31
 800d6f0:	0800d499 	.word	0x0800d499

0800d6f4 <__swbuf_r>:
 800d6f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6f6:	0006      	movs	r6, r0
 800d6f8:	000d      	movs	r5, r1
 800d6fa:	0014      	movs	r4, r2
 800d6fc:	2800      	cmp	r0, #0
 800d6fe:	d004      	beq.n	800d70a <__swbuf_r+0x16>
 800d700:	6a03      	ldr	r3, [r0, #32]
 800d702:	2b00      	cmp	r3, #0
 800d704:	d101      	bne.n	800d70a <__swbuf_r+0x16>
 800d706:	f7fd ff5d 	bl	800b5c4 <__sinit>
 800d70a:	69a3      	ldr	r3, [r4, #24]
 800d70c:	60a3      	str	r3, [r4, #8]
 800d70e:	89a3      	ldrh	r3, [r4, #12]
 800d710:	071b      	lsls	r3, r3, #28
 800d712:	d502      	bpl.n	800d71a <__swbuf_r+0x26>
 800d714:	6923      	ldr	r3, [r4, #16]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d109      	bne.n	800d72e <__swbuf_r+0x3a>
 800d71a:	0021      	movs	r1, r4
 800d71c:	0030      	movs	r0, r6
 800d71e:	f000 f82b 	bl	800d778 <__swsetup_r>
 800d722:	2800      	cmp	r0, #0
 800d724:	d003      	beq.n	800d72e <__swbuf_r+0x3a>
 800d726:	2501      	movs	r5, #1
 800d728:	426d      	negs	r5, r5
 800d72a:	0028      	movs	r0, r5
 800d72c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d72e:	6923      	ldr	r3, [r4, #16]
 800d730:	6820      	ldr	r0, [r4, #0]
 800d732:	b2ef      	uxtb	r7, r5
 800d734:	1ac0      	subs	r0, r0, r3
 800d736:	6963      	ldr	r3, [r4, #20]
 800d738:	b2ed      	uxtb	r5, r5
 800d73a:	4283      	cmp	r3, r0
 800d73c:	dc05      	bgt.n	800d74a <__swbuf_r+0x56>
 800d73e:	0021      	movs	r1, r4
 800d740:	0030      	movs	r0, r6
 800d742:	f7ff fd8b 	bl	800d25c <_fflush_r>
 800d746:	2800      	cmp	r0, #0
 800d748:	d1ed      	bne.n	800d726 <__swbuf_r+0x32>
 800d74a:	68a3      	ldr	r3, [r4, #8]
 800d74c:	3001      	adds	r0, #1
 800d74e:	3b01      	subs	r3, #1
 800d750:	60a3      	str	r3, [r4, #8]
 800d752:	6823      	ldr	r3, [r4, #0]
 800d754:	1c5a      	adds	r2, r3, #1
 800d756:	6022      	str	r2, [r4, #0]
 800d758:	701f      	strb	r7, [r3, #0]
 800d75a:	6963      	ldr	r3, [r4, #20]
 800d75c:	4283      	cmp	r3, r0
 800d75e:	d004      	beq.n	800d76a <__swbuf_r+0x76>
 800d760:	89a3      	ldrh	r3, [r4, #12]
 800d762:	07db      	lsls	r3, r3, #31
 800d764:	d5e1      	bpl.n	800d72a <__swbuf_r+0x36>
 800d766:	2d0a      	cmp	r5, #10
 800d768:	d1df      	bne.n	800d72a <__swbuf_r+0x36>
 800d76a:	0021      	movs	r1, r4
 800d76c:	0030      	movs	r0, r6
 800d76e:	f7ff fd75 	bl	800d25c <_fflush_r>
 800d772:	2800      	cmp	r0, #0
 800d774:	d0d9      	beq.n	800d72a <__swbuf_r+0x36>
 800d776:	e7d6      	b.n	800d726 <__swbuf_r+0x32>

0800d778 <__swsetup_r>:
 800d778:	4b2d      	ldr	r3, [pc, #180]	@ (800d830 <__swsetup_r+0xb8>)
 800d77a:	b570      	push	{r4, r5, r6, lr}
 800d77c:	0005      	movs	r5, r0
 800d77e:	6818      	ldr	r0, [r3, #0]
 800d780:	000c      	movs	r4, r1
 800d782:	2800      	cmp	r0, #0
 800d784:	d004      	beq.n	800d790 <__swsetup_r+0x18>
 800d786:	6a03      	ldr	r3, [r0, #32]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d101      	bne.n	800d790 <__swsetup_r+0x18>
 800d78c:	f7fd ff1a 	bl	800b5c4 <__sinit>
 800d790:	220c      	movs	r2, #12
 800d792:	5ea3      	ldrsh	r3, [r4, r2]
 800d794:	071a      	lsls	r2, r3, #28
 800d796:	d423      	bmi.n	800d7e0 <__swsetup_r+0x68>
 800d798:	06da      	lsls	r2, r3, #27
 800d79a:	d407      	bmi.n	800d7ac <__swsetup_r+0x34>
 800d79c:	2209      	movs	r2, #9
 800d79e:	602a      	str	r2, [r5, #0]
 800d7a0:	2240      	movs	r2, #64	@ 0x40
 800d7a2:	2001      	movs	r0, #1
 800d7a4:	4313      	orrs	r3, r2
 800d7a6:	81a3      	strh	r3, [r4, #12]
 800d7a8:	4240      	negs	r0, r0
 800d7aa:	e03a      	b.n	800d822 <__swsetup_r+0xaa>
 800d7ac:	075b      	lsls	r3, r3, #29
 800d7ae:	d513      	bpl.n	800d7d8 <__swsetup_r+0x60>
 800d7b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d7b2:	2900      	cmp	r1, #0
 800d7b4:	d008      	beq.n	800d7c8 <__swsetup_r+0x50>
 800d7b6:	0023      	movs	r3, r4
 800d7b8:	3344      	adds	r3, #68	@ 0x44
 800d7ba:	4299      	cmp	r1, r3
 800d7bc:	d002      	beq.n	800d7c4 <__swsetup_r+0x4c>
 800d7be:	0028      	movs	r0, r5
 800d7c0:	f7fe fec6 	bl	800c550 <_free_r>
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	6363      	str	r3, [r4, #52]	@ 0x34
 800d7c8:	2224      	movs	r2, #36	@ 0x24
 800d7ca:	89a3      	ldrh	r3, [r4, #12]
 800d7cc:	4393      	bics	r3, r2
 800d7ce:	81a3      	strh	r3, [r4, #12]
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	6063      	str	r3, [r4, #4]
 800d7d4:	6923      	ldr	r3, [r4, #16]
 800d7d6:	6023      	str	r3, [r4, #0]
 800d7d8:	2308      	movs	r3, #8
 800d7da:	89a2      	ldrh	r2, [r4, #12]
 800d7dc:	4313      	orrs	r3, r2
 800d7de:	81a3      	strh	r3, [r4, #12]
 800d7e0:	6923      	ldr	r3, [r4, #16]
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d10b      	bne.n	800d7fe <__swsetup_r+0x86>
 800d7e6:	21a0      	movs	r1, #160	@ 0xa0
 800d7e8:	2280      	movs	r2, #128	@ 0x80
 800d7ea:	89a3      	ldrh	r3, [r4, #12]
 800d7ec:	0089      	lsls	r1, r1, #2
 800d7ee:	0092      	lsls	r2, r2, #2
 800d7f0:	400b      	ands	r3, r1
 800d7f2:	4293      	cmp	r3, r2
 800d7f4:	d003      	beq.n	800d7fe <__swsetup_r+0x86>
 800d7f6:	0021      	movs	r1, r4
 800d7f8:	0028      	movs	r0, r5
 800d7fa:	f000 f88f 	bl	800d91c <__smakebuf_r>
 800d7fe:	220c      	movs	r2, #12
 800d800:	5ea3      	ldrsh	r3, [r4, r2]
 800d802:	2101      	movs	r1, #1
 800d804:	001a      	movs	r2, r3
 800d806:	400a      	ands	r2, r1
 800d808:	420b      	tst	r3, r1
 800d80a:	d00b      	beq.n	800d824 <__swsetup_r+0xac>
 800d80c:	2200      	movs	r2, #0
 800d80e:	60a2      	str	r2, [r4, #8]
 800d810:	6962      	ldr	r2, [r4, #20]
 800d812:	4252      	negs	r2, r2
 800d814:	61a2      	str	r2, [r4, #24]
 800d816:	2000      	movs	r0, #0
 800d818:	6922      	ldr	r2, [r4, #16]
 800d81a:	4282      	cmp	r2, r0
 800d81c:	d101      	bne.n	800d822 <__swsetup_r+0xaa>
 800d81e:	061a      	lsls	r2, r3, #24
 800d820:	d4be      	bmi.n	800d7a0 <__swsetup_r+0x28>
 800d822:	bd70      	pop	{r4, r5, r6, pc}
 800d824:	0799      	lsls	r1, r3, #30
 800d826:	d400      	bmi.n	800d82a <__swsetup_r+0xb2>
 800d828:	6962      	ldr	r2, [r4, #20]
 800d82a:	60a2      	str	r2, [r4, #8]
 800d82c:	e7f3      	b.n	800d816 <__swsetup_r+0x9e>
 800d82e:	46c0      	nop			@ (mov r8, r8)
 800d830:	20000018 	.word	0x20000018

0800d834 <_raise_r>:
 800d834:	b570      	push	{r4, r5, r6, lr}
 800d836:	0004      	movs	r4, r0
 800d838:	000d      	movs	r5, r1
 800d83a:	291f      	cmp	r1, #31
 800d83c:	d904      	bls.n	800d848 <_raise_r+0x14>
 800d83e:	2316      	movs	r3, #22
 800d840:	6003      	str	r3, [r0, #0]
 800d842:	2001      	movs	r0, #1
 800d844:	4240      	negs	r0, r0
 800d846:	bd70      	pop	{r4, r5, r6, pc}
 800d848:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d004      	beq.n	800d858 <_raise_r+0x24>
 800d84e:	008a      	lsls	r2, r1, #2
 800d850:	189b      	adds	r3, r3, r2
 800d852:	681a      	ldr	r2, [r3, #0]
 800d854:	2a00      	cmp	r2, #0
 800d856:	d108      	bne.n	800d86a <_raise_r+0x36>
 800d858:	0020      	movs	r0, r4
 800d85a:	f000 f831 	bl	800d8c0 <_getpid_r>
 800d85e:	002a      	movs	r2, r5
 800d860:	0001      	movs	r1, r0
 800d862:	0020      	movs	r0, r4
 800d864:	f000 f81a 	bl	800d89c <_kill_r>
 800d868:	e7ed      	b.n	800d846 <_raise_r+0x12>
 800d86a:	2a01      	cmp	r2, #1
 800d86c:	d009      	beq.n	800d882 <_raise_r+0x4e>
 800d86e:	1c51      	adds	r1, r2, #1
 800d870:	d103      	bne.n	800d87a <_raise_r+0x46>
 800d872:	2316      	movs	r3, #22
 800d874:	6003      	str	r3, [r0, #0]
 800d876:	2001      	movs	r0, #1
 800d878:	e7e5      	b.n	800d846 <_raise_r+0x12>
 800d87a:	2100      	movs	r1, #0
 800d87c:	0028      	movs	r0, r5
 800d87e:	6019      	str	r1, [r3, #0]
 800d880:	4790      	blx	r2
 800d882:	2000      	movs	r0, #0
 800d884:	e7df      	b.n	800d846 <_raise_r+0x12>
	...

0800d888 <raise>:
 800d888:	b510      	push	{r4, lr}
 800d88a:	4b03      	ldr	r3, [pc, #12]	@ (800d898 <raise+0x10>)
 800d88c:	0001      	movs	r1, r0
 800d88e:	6818      	ldr	r0, [r3, #0]
 800d890:	f7ff ffd0 	bl	800d834 <_raise_r>
 800d894:	bd10      	pop	{r4, pc}
 800d896:	46c0      	nop			@ (mov r8, r8)
 800d898:	20000018 	.word	0x20000018

0800d89c <_kill_r>:
 800d89c:	2300      	movs	r3, #0
 800d89e:	b570      	push	{r4, r5, r6, lr}
 800d8a0:	4d06      	ldr	r5, [pc, #24]	@ (800d8bc <_kill_r+0x20>)
 800d8a2:	0004      	movs	r4, r0
 800d8a4:	0008      	movs	r0, r1
 800d8a6:	0011      	movs	r1, r2
 800d8a8:	602b      	str	r3, [r5, #0]
 800d8aa:	f7f7 fad7 	bl	8004e5c <_kill>
 800d8ae:	1c43      	adds	r3, r0, #1
 800d8b0:	d103      	bne.n	800d8ba <_kill_r+0x1e>
 800d8b2:	682b      	ldr	r3, [r5, #0]
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d000      	beq.n	800d8ba <_kill_r+0x1e>
 800d8b8:	6023      	str	r3, [r4, #0]
 800d8ba:	bd70      	pop	{r4, r5, r6, pc}
 800d8bc:	200005ac 	.word	0x200005ac

0800d8c0 <_getpid_r>:
 800d8c0:	b510      	push	{r4, lr}
 800d8c2:	f7f7 fac5 	bl	8004e50 <_getpid>
 800d8c6:	bd10      	pop	{r4, pc}

0800d8c8 <__swhatbuf_r>:
 800d8c8:	b570      	push	{r4, r5, r6, lr}
 800d8ca:	000e      	movs	r6, r1
 800d8cc:	001d      	movs	r5, r3
 800d8ce:	230e      	movs	r3, #14
 800d8d0:	5ec9      	ldrsh	r1, [r1, r3]
 800d8d2:	0014      	movs	r4, r2
 800d8d4:	b096      	sub	sp, #88	@ 0x58
 800d8d6:	2900      	cmp	r1, #0
 800d8d8:	da0c      	bge.n	800d8f4 <__swhatbuf_r+0x2c>
 800d8da:	89b2      	ldrh	r2, [r6, #12]
 800d8dc:	2380      	movs	r3, #128	@ 0x80
 800d8de:	0011      	movs	r1, r2
 800d8e0:	4019      	ands	r1, r3
 800d8e2:	421a      	tst	r2, r3
 800d8e4:	d114      	bne.n	800d910 <__swhatbuf_r+0x48>
 800d8e6:	2380      	movs	r3, #128	@ 0x80
 800d8e8:	00db      	lsls	r3, r3, #3
 800d8ea:	2000      	movs	r0, #0
 800d8ec:	6029      	str	r1, [r5, #0]
 800d8ee:	6023      	str	r3, [r4, #0]
 800d8f0:	b016      	add	sp, #88	@ 0x58
 800d8f2:	bd70      	pop	{r4, r5, r6, pc}
 800d8f4:	466a      	mov	r2, sp
 800d8f6:	f000 f853 	bl	800d9a0 <_fstat_r>
 800d8fa:	2800      	cmp	r0, #0
 800d8fc:	dbed      	blt.n	800d8da <__swhatbuf_r+0x12>
 800d8fe:	23f0      	movs	r3, #240	@ 0xf0
 800d900:	9901      	ldr	r1, [sp, #4]
 800d902:	021b      	lsls	r3, r3, #8
 800d904:	4019      	ands	r1, r3
 800d906:	4b04      	ldr	r3, [pc, #16]	@ (800d918 <__swhatbuf_r+0x50>)
 800d908:	18c9      	adds	r1, r1, r3
 800d90a:	424b      	negs	r3, r1
 800d90c:	4159      	adcs	r1, r3
 800d90e:	e7ea      	b.n	800d8e6 <__swhatbuf_r+0x1e>
 800d910:	2100      	movs	r1, #0
 800d912:	2340      	movs	r3, #64	@ 0x40
 800d914:	e7e9      	b.n	800d8ea <__swhatbuf_r+0x22>
 800d916:	46c0      	nop			@ (mov r8, r8)
 800d918:	ffffe000 	.word	0xffffe000

0800d91c <__smakebuf_r>:
 800d91c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d91e:	2602      	movs	r6, #2
 800d920:	898b      	ldrh	r3, [r1, #12]
 800d922:	0005      	movs	r5, r0
 800d924:	000c      	movs	r4, r1
 800d926:	b085      	sub	sp, #20
 800d928:	4233      	tst	r3, r6
 800d92a:	d007      	beq.n	800d93c <__smakebuf_r+0x20>
 800d92c:	0023      	movs	r3, r4
 800d92e:	3347      	adds	r3, #71	@ 0x47
 800d930:	6023      	str	r3, [r4, #0]
 800d932:	6123      	str	r3, [r4, #16]
 800d934:	2301      	movs	r3, #1
 800d936:	6163      	str	r3, [r4, #20]
 800d938:	b005      	add	sp, #20
 800d93a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d93c:	ab03      	add	r3, sp, #12
 800d93e:	aa02      	add	r2, sp, #8
 800d940:	f7ff ffc2 	bl	800d8c8 <__swhatbuf_r>
 800d944:	9f02      	ldr	r7, [sp, #8]
 800d946:	9001      	str	r0, [sp, #4]
 800d948:	0039      	movs	r1, r7
 800d94a:	0028      	movs	r0, r5
 800d94c:	f7fe fe76 	bl	800c63c <_malloc_r>
 800d950:	2800      	cmp	r0, #0
 800d952:	d108      	bne.n	800d966 <__smakebuf_r+0x4a>
 800d954:	220c      	movs	r2, #12
 800d956:	5ea3      	ldrsh	r3, [r4, r2]
 800d958:	059a      	lsls	r2, r3, #22
 800d95a:	d4ed      	bmi.n	800d938 <__smakebuf_r+0x1c>
 800d95c:	2203      	movs	r2, #3
 800d95e:	4393      	bics	r3, r2
 800d960:	431e      	orrs	r6, r3
 800d962:	81a6      	strh	r6, [r4, #12]
 800d964:	e7e2      	b.n	800d92c <__smakebuf_r+0x10>
 800d966:	2380      	movs	r3, #128	@ 0x80
 800d968:	89a2      	ldrh	r2, [r4, #12]
 800d96a:	6020      	str	r0, [r4, #0]
 800d96c:	4313      	orrs	r3, r2
 800d96e:	81a3      	strh	r3, [r4, #12]
 800d970:	9b03      	ldr	r3, [sp, #12]
 800d972:	6120      	str	r0, [r4, #16]
 800d974:	6167      	str	r7, [r4, #20]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d00c      	beq.n	800d994 <__smakebuf_r+0x78>
 800d97a:	0028      	movs	r0, r5
 800d97c:	230e      	movs	r3, #14
 800d97e:	5ee1      	ldrsh	r1, [r4, r3]
 800d980:	f000 f820 	bl	800d9c4 <_isatty_r>
 800d984:	2800      	cmp	r0, #0
 800d986:	d005      	beq.n	800d994 <__smakebuf_r+0x78>
 800d988:	2303      	movs	r3, #3
 800d98a:	89a2      	ldrh	r2, [r4, #12]
 800d98c:	439a      	bics	r2, r3
 800d98e:	3b02      	subs	r3, #2
 800d990:	4313      	orrs	r3, r2
 800d992:	81a3      	strh	r3, [r4, #12]
 800d994:	89a3      	ldrh	r3, [r4, #12]
 800d996:	9a01      	ldr	r2, [sp, #4]
 800d998:	4313      	orrs	r3, r2
 800d99a:	81a3      	strh	r3, [r4, #12]
 800d99c:	e7cc      	b.n	800d938 <__smakebuf_r+0x1c>
	...

0800d9a0 <_fstat_r>:
 800d9a0:	2300      	movs	r3, #0
 800d9a2:	b570      	push	{r4, r5, r6, lr}
 800d9a4:	4d06      	ldr	r5, [pc, #24]	@ (800d9c0 <_fstat_r+0x20>)
 800d9a6:	0004      	movs	r4, r0
 800d9a8:	0008      	movs	r0, r1
 800d9aa:	0011      	movs	r1, r2
 800d9ac:	602b      	str	r3, [r5, #0]
 800d9ae:	f7f7 fab5 	bl	8004f1c <_fstat>
 800d9b2:	1c43      	adds	r3, r0, #1
 800d9b4:	d103      	bne.n	800d9be <_fstat_r+0x1e>
 800d9b6:	682b      	ldr	r3, [r5, #0]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d000      	beq.n	800d9be <_fstat_r+0x1e>
 800d9bc:	6023      	str	r3, [r4, #0]
 800d9be:	bd70      	pop	{r4, r5, r6, pc}
 800d9c0:	200005ac 	.word	0x200005ac

0800d9c4 <_isatty_r>:
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	b570      	push	{r4, r5, r6, lr}
 800d9c8:	4d06      	ldr	r5, [pc, #24]	@ (800d9e4 <_isatty_r+0x20>)
 800d9ca:	0004      	movs	r4, r0
 800d9cc:	0008      	movs	r0, r1
 800d9ce:	602b      	str	r3, [r5, #0]
 800d9d0:	f7f7 fab2 	bl	8004f38 <_isatty>
 800d9d4:	1c43      	adds	r3, r0, #1
 800d9d6:	d103      	bne.n	800d9e0 <_isatty_r+0x1c>
 800d9d8:	682b      	ldr	r3, [r5, #0]
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d000      	beq.n	800d9e0 <_isatty_r+0x1c>
 800d9de:	6023      	str	r3, [r4, #0]
 800d9e0:	bd70      	pop	{r4, r5, r6, pc}
 800d9e2:	46c0      	nop			@ (mov r8, r8)
 800d9e4:	200005ac 	.word	0x200005ac

0800d9e8 <fmodf>:
 800d9e8:	b570      	push	{r4, r5, r6, lr}
 800d9ea:	1c06      	adds	r6, r0, #0
 800d9ec:	1c0d      	adds	r5, r1, #0
 800d9ee:	f000 f979 	bl	800dce4 <__ieee754_fmodf>
 800d9f2:	1c29      	adds	r1, r5, #0
 800d9f4:	1c04      	adds	r4, r0, #0
 800d9f6:	1c30      	adds	r0, r6, #0
 800d9f8:	f7f3 fe10 	bl	800161c <__aeabi_fcmpun>
 800d9fc:	2800      	cmp	r0, #0
 800d9fe:	d10e      	bne.n	800da1e <fmodf+0x36>
 800da00:	2100      	movs	r1, #0
 800da02:	1c28      	adds	r0, r5, #0
 800da04:	f7f2 fd5a 	bl	80004bc <__aeabi_fcmpeq>
 800da08:	2800      	cmp	r0, #0
 800da0a:	d008      	beq.n	800da1e <fmodf+0x36>
 800da0c:	f7fd feea 	bl	800b7e4 <__errno>
 800da10:	2321      	movs	r3, #33	@ 0x21
 800da12:	2100      	movs	r1, #0
 800da14:	6003      	str	r3, [r0, #0]
 800da16:	1c08      	adds	r0, r1, #0
 800da18:	f7f3 f874 	bl	8000b04 <__aeabi_fdiv>
 800da1c:	1c04      	adds	r4, r0, #0
 800da1e:	1c20      	adds	r0, r4, #0
 800da20:	bd70      	pop	{r4, r5, r6, pc}
	...

0800da24 <cosf>:
 800da24:	b507      	push	{r0, r1, r2, lr}
 800da26:	4a18      	ldr	r2, [pc, #96]	@ (800da88 <cosf+0x64>)
 800da28:	0043      	lsls	r3, r0, #1
 800da2a:	2100      	movs	r1, #0
 800da2c:	085b      	lsrs	r3, r3, #1
 800da2e:	4293      	cmp	r3, r2
 800da30:	d914      	bls.n	800da5c <cosf+0x38>
 800da32:	22ff      	movs	r2, #255	@ 0xff
 800da34:	05d2      	lsls	r2, r2, #23
 800da36:	4293      	cmp	r3, r2
 800da38:	d303      	bcc.n	800da42 <cosf+0x1e>
 800da3a:	1c01      	adds	r1, r0, #0
 800da3c:	f7f3 fb8a 	bl	8001154 <__aeabi_fsub>
 800da40:	bd0e      	pop	{r1, r2, r3, pc}
 800da42:	4669      	mov	r1, sp
 800da44:	f000 f9ce 	bl	800dde4 <__ieee754_rem_pio2f>
 800da48:	2203      	movs	r2, #3
 800da4a:	4002      	ands	r2, r0
 800da4c:	2a01      	cmp	r2, #1
 800da4e:	d008      	beq.n	800da62 <cosf+0x3e>
 800da50:	2a02      	cmp	r2, #2
 800da52:	d00e      	beq.n	800da72 <cosf+0x4e>
 800da54:	2a00      	cmp	r2, #0
 800da56:	d111      	bne.n	800da7c <cosf+0x58>
 800da58:	9901      	ldr	r1, [sp, #4]
 800da5a:	9800      	ldr	r0, [sp, #0]
 800da5c:	f000 f84e 	bl	800dafc <__kernel_cosf>
 800da60:	e7ee      	b.n	800da40 <cosf+0x1c>
 800da62:	9901      	ldr	r1, [sp, #4]
 800da64:	9800      	ldr	r0, [sp, #0]
 800da66:	f000 f8c9 	bl	800dbfc <__kernel_sinf>
 800da6a:	2380      	movs	r3, #128	@ 0x80
 800da6c:	061b      	lsls	r3, r3, #24
 800da6e:	18c0      	adds	r0, r0, r3
 800da70:	e7e6      	b.n	800da40 <cosf+0x1c>
 800da72:	9901      	ldr	r1, [sp, #4]
 800da74:	9800      	ldr	r0, [sp, #0]
 800da76:	f000 f841 	bl	800dafc <__kernel_cosf>
 800da7a:	e7f6      	b.n	800da6a <cosf+0x46>
 800da7c:	2201      	movs	r2, #1
 800da7e:	9901      	ldr	r1, [sp, #4]
 800da80:	9800      	ldr	r0, [sp, #0]
 800da82:	f000 f8bb 	bl	800dbfc <__kernel_sinf>
 800da86:	e7db      	b.n	800da40 <cosf+0x1c>
 800da88:	3f490fd8 	.word	0x3f490fd8

0800da8c <sinf>:
 800da8c:	b507      	push	{r0, r1, r2, lr}
 800da8e:	4a1a      	ldr	r2, [pc, #104]	@ (800daf8 <sinf+0x6c>)
 800da90:	0043      	lsls	r3, r0, #1
 800da92:	085b      	lsrs	r3, r3, #1
 800da94:	4293      	cmp	r3, r2
 800da96:	d804      	bhi.n	800daa2 <sinf+0x16>
 800da98:	2200      	movs	r2, #0
 800da9a:	2100      	movs	r1, #0
 800da9c:	f000 f8ae 	bl	800dbfc <__kernel_sinf>
 800daa0:	e006      	b.n	800dab0 <sinf+0x24>
 800daa2:	22ff      	movs	r2, #255	@ 0xff
 800daa4:	05d2      	lsls	r2, r2, #23
 800daa6:	4293      	cmp	r3, r2
 800daa8:	d303      	bcc.n	800dab2 <sinf+0x26>
 800daaa:	1c01      	adds	r1, r0, #0
 800daac:	f7f3 fb52 	bl	8001154 <__aeabi_fsub>
 800dab0:	bd0e      	pop	{r1, r2, r3, pc}
 800dab2:	4669      	mov	r1, sp
 800dab4:	f000 f996 	bl	800dde4 <__ieee754_rem_pio2f>
 800dab8:	2303      	movs	r3, #3
 800daba:	4018      	ands	r0, r3
 800dabc:	2801      	cmp	r0, #1
 800dabe:	d007      	beq.n	800dad0 <sinf+0x44>
 800dac0:	2802      	cmp	r0, #2
 800dac2:	d00a      	beq.n	800dada <sinf+0x4e>
 800dac4:	2800      	cmp	r0, #0
 800dac6:	d111      	bne.n	800daec <sinf+0x60>
 800dac8:	2201      	movs	r2, #1
 800daca:	9901      	ldr	r1, [sp, #4]
 800dacc:	9800      	ldr	r0, [sp, #0]
 800dace:	e7e5      	b.n	800da9c <sinf+0x10>
 800dad0:	9901      	ldr	r1, [sp, #4]
 800dad2:	9800      	ldr	r0, [sp, #0]
 800dad4:	f000 f812 	bl	800dafc <__kernel_cosf>
 800dad8:	e7ea      	b.n	800dab0 <sinf+0x24>
 800dada:	2201      	movs	r2, #1
 800dadc:	9901      	ldr	r1, [sp, #4]
 800dade:	9800      	ldr	r0, [sp, #0]
 800dae0:	f000 f88c 	bl	800dbfc <__kernel_sinf>
 800dae4:	2380      	movs	r3, #128	@ 0x80
 800dae6:	061b      	lsls	r3, r3, #24
 800dae8:	18c0      	adds	r0, r0, r3
 800daea:	e7e1      	b.n	800dab0 <sinf+0x24>
 800daec:	9901      	ldr	r1, [sp, #4]
 800daee:	9800      	ldr	r0, [sp, #0]
 800daf0:	f000 f804 	bl	800dafc <__kernel_cosf>
 800daf4:	e7f6      	b.n	800dae4 <sinf+0x58>
 800daf6:	46c0      	nop			@ (mov r8, r8)
 800daf8:	3f490fd8 	.word	0x3f490fd8

0800dafc <__kernel_cosf>:
 800dafc:	23c8      	movs	r3, #200	@ 0xc8
 800dafe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db00:	0044      	lsls	r4, r0, #1
 800db02:	1c06      	adds	r6, r0, #0
 800db04:	9101      	str	r1, [sp, #4]
 800db06:	0864      	lsrs	r4, r4, #1
 800db08:	059b      	lsls	r3, r3, #22
 800db0a:	429c      	cmp	r4, r3
 800db0c:	d203      	bcs.n	800db16 <__kernel_cosf+0x1a>
 800db0e:	f7f3 fd9b 	bl	8001648 <__aeabi_f2iz>
 800db12:	2800      	cmp	r0, #0
 800db14:	d05d      	beq.n	800dbd2 <__kernel_cosf+0xd6>
 800db16:	1c31      	adds	r1, r6, #0
 800db18:	1c30      	adds	r0, r6, #0
 800db1a:	f7f3 f9c1 	bl	8000ea0 <__aeabi_fmul>
 800db1e:	21fc      	movs	r1, #252	@ 0xfc
 800db20:	0589      	lsls	r1, r1, #22
 800db22:	1c05      	adds	r5, r0, #0
 800db24:	f7f3 f9bc 	bl	8000ea0 <__aeabi_fmul>
 800db28:	492b      	ldr	r1, [pc, #172]	@ (800dbd8 <__kernel_cosf+0xdc>)
 800db2a:	1c07      	adds	r7, r0, #0
 800db2c:	1c28      	adds	r0, r5, #0
 800db2e:	f7f3 f9b7 	bl	8000ea0 <__aeabi_fmul>
 800db32:	492a      	ldr	r1, [pc, #168]	@ (800dbdc <__kernel_cosf+0xe0>)
 800db34:	f7f2 fdf4 	bl	8000720 <__aeabi_fadd>
 800db38:	1c29      	adds	r1, r5, #0
 800db3a:	f7f3 f9b1 	bl	8000ea0 <__aeabi_fmul>
 800db3e:	4928      	ldr	r1, [pc, #160]	@ (800dbe0 <__kernel_cosf+0xe4>)
 800db40:	f7f3 fb08 	bl	8001154 <__aeabi_fsub>
 800db44:	1c29      	adds	r1, r5, #0
 800db46:	f7f3 f9ab 	bl	8000ea0 <__aeabi_fmul>
 800db4a:	4926      	ldr	r1, [pc, #152]	@ (800dbe4 <__kernel_cosf+0xe8>)
 800db4c:	f7f2 fde8 	bl	8000720 <__aeabi_fadd>
 800db50:	1c29      	adds	r1, r5, #0
 800db52:	f7f3 f9a5 	bl	8000ea0 <__aeabi_fmul>
 800db56:	4924      	ldr	r1, [pc, #144]	@ (800dbe8 <__kernel_cosf+0xec>)
 800db58:	f7f3 fafc 	bl	8001154 <__aeabi_fsub>
 800db5c:	1c29      	adds	r1, r5, #0
 800db5e:	f7f3 f99f 	bl	8000ea0 <__aeabi_fmul>
 800db62:	4922      	ldr	r1, [pc, #136]	@ (800dbec <__kernel_cosf+0xf0>)
 800db64:	f7f2 fddc 	bl	8000720 <__aeabi_fadd>
 800db68:	1c29      	adds	r1, r5, #0
 800db6a:	f7f3 f999 	bl	8000ea0 <__aeabi_fmul>
 800db6e:	1c29      	adds	r1, r5, #0
 800db70:	f7f3 f996 	bl	8000ea0 <__aeabi_fmul>
 800db74:	9901      	ldr	r1, [sp, #4]
 800db76:	1c05      	adds	r5, r0, #0
 800db78:	1c30      	adds	r0, r6, #0
 800db7a:	f7f3 f991 	bl	8000ea0 <__aeabi_fmul>
 800db7e:	1c01      	adds	r1, r0, #0
 800db80:	1c28      	adds	r0, r5, #0
 800db82:	f7f3 fae7 	bl	8001154 <__aeabi_fsub>
 800db86:	4b1a      	ldr	r3, [pc, #104]	@ (800dbf0 <__kernel_cosf+0xf4>)
 800db88:	1c05      	adds	r5, r0, #0
 800db8a:	429c      	cmp	r4, r3
 800db8c:	d809      	bhi.n	800dba2 <__kernel_cosf+0xa6>
 800db8e:	1c01      	adds	r1, r0, #0
 800db90:	1c38      	adds	r0, r7, #0
 800db92:	f7f3 fadf 	bl	8001154 <__aeabi_fsub>
 800db96:	1c01      	adds	r1, r0, #0
 800db98:	20fe      	movs	r0, #254	@ 0xfe
 800db9a:	0580      	lsls	r0, r0, #22
 800db9c:	f7f3 fada 	bl	8001154 <__aeabi_fsub>
 800dba0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dba2:	4b14      	ldr	r3, [pc, #80]	@ (800dbf4 <__kernel_cosf+0xf8>)
 800dba4:	429c      	cmp	r4, r3
 800dba6:	d812      	bhi.n	800dbce <__kernel_cosf+0xd2>
 800dba8:	23ff      	movs	r3, #255	@ 0xff
 800dbaa:	061b      	lsls	r3, r3, #24
 800dbac:	18e4      	adds	r4, r4, r3
 800dbae:	20fe      	movs	r0, #254	@ 0xfe
 800dbb0:	1c21      	adds	r1, r4, #0
 800dbb2:	0580      	lsls	r0, r0, #22
 800dbb4:	f7f3 face 	bl	8001154 <__aeabi_fsub>
 800dbb8:	1c21      	adds	r1, r4, #0
 800dbba:	1c06      	adds	r6, r0, #0
 800dbbc:	1c38      	adds	r0, r7, #0
 800dbbe:	f7f3 fac9 	bl	8001154 <__aeabi_fsub>
 800dbc2:	1c29      	adds	r1, r5, #0
 800dbc4:	f7f3 fac6 	bl	8001154 <__aeabi_fsub>
 800dbc8:	1c01      	adds	r1, r0, #0
 800dbca:	1c30      	adds	r0, r6, #0
 800dbcc:	e7e6      	b.n	800db9c <__kernel_cosf+0xa0>
 800dbce:	4c0a      	ldr	r4, [pc, #40]	@ (800dbf8 <__kernel_cosf+0xfc>)
 800dbd0:	e7ed      	b.n	800dbae <__kernel_cosf+0xb2>
 800dbd2:	20fe      	movs	r0, #254	@ 0xfe
 800dbd4:	0580      	lsls	r0, r0, #22
 800dbd6:	e7e3      	b.n	800dba0 <__kernel_cosf+0xa4>
 800dbd8:	ad47d74e 	.word	0xad47d74e
 800dbdc:	310f74f6 	.word	0x310f74f6
 800dbe0:	3493f27c 	.word	0x3493f27c
 800dbe4:	37d00d01 	.word	0x37d00d01
 800dbe8:	3ab60b61 	.word	0x3ab60b61
 800dbec:	3d2aaaab 	.word	0x3d2aaaab
 800dbf0:	3e999999 	.word	0x3e999999
 800dbf4:	3f480000 	.word	0x3f480000
 800dbf8:	3e900000 	.word	0x3e900000

0800dbfc <__kernel_sinf>:
 800dbfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dbfe:	9201      	str	r2, [sp, #4]
 800dc00:	22c8      	movs	r2, #200	@ 0xc8
 800dc02:	0043      	lsls	r3, r0, #1
 800dc04:	1c04      	adds	r4, r0, #0
 800dc06:	9100      	str	r1, [sp, #0]
 800dc08:	085b      	lsrs	r3, r3, #1
 800dc0a:	0592      	lsls	r2, r2, #22
 800dc0c:	4293      	cmp	r3, r2
 800dc0e:	d203      	bcs.n	800dc18 <__kernel_sinf+0x1c>
 800dc10:	f7f3 fd1a 	bl	8001648 <__aeabi_f2iz>
 800dc14:	2800      	cmp	r0, #0
 800dc16:	d035      	beq.n	800dc84 <__kernel_sinf+0x88>
 800dc18:	1c21      	adds	r1, r4, #0
 800dc1a:	1c20      	adds	r0, r4, #0
 800dc1c:	f7f3 f940 	bl	8000ea0 <__aeabi_fmul>
 800dc20:	1c05      	adds	r5, r0, #0
 800dc22:	1c01      	adds	r1, r0, #0
 800dc24:	1c20      	adds	r0, r4, #0
 800dc26:	f7f3 f93b 	bl	8000ea0 <__aeabi_fmul>
 800dc2a:	4928      	ldr	r1, [pc, #160]	@ (800dccc <__kernel_sinf+0xd0>)
 800dc2c:	1c06      	adds	r6, r0, #0
 800dc2e:	1c28      	adds	r0, r5, #0
 800dc30:	f7f3 f936 	bl	8000ea0 <__aeabi_fmul>
 800dc34:	4926      	ldr	r1, [pc, #152]	@ (800dcd0 <__kernel_sinf+0xd4>)
 800dc36:	f7f3 fa8d 	bl	8001154 <__aeabi_fsub>
 800dc3a:	1c29      	adds	r1, r5, #0
 800dc3c:	f7f3 f930 	bl	8000ea0 <__aeabi_fmul>
 800dc40:	4924      	ldr	r1, [pc, #144]	@ (800dcd4 <__kernel_sinf+0xd8>)
 800dc42:	f7f2 fd6d 	bl	8000720 <__aeabi_fadd>
 800dc46:	1c29      	adds	r1, r5, #0
 800dc48:	f7f3 f92a 	bl	8000ea0 <__aeabi_fmul>
 800dc4c:	4922      	ldr	r1, [pc, #136]	@ (800dcd8 <__kernel_sinf+0xdc>)
 800dc4e:	f7f3 fa81 	bl	8001154 <__aeabi_fsub>
 800dc52:	1c29      	adds	r1, r5, #0
 800dc54:	f7f3 f924 	bl	8000ea0 <__aeabi_fmul>
 800dc58:	4920      	ldr	r1, [pc, #128]	@ (800dcdc <__kernel_sinf+0xe0>)
 800dc5a:	f7f2 fd61 	bl	8000720 <__aeabi_fadd>
 800dc5e:	9b01      	ldr	r3, [sp, #4]
 800dc60:	1c07      	adds	r7, r0, #0
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d110      	bne.n	800dc88 <__kernel_sinf+0x8c>
 800dc66:	1c01      	adds	r1, r0, #0
 800dc68:	1c28      	adds	r0, r5, #0
 800dc6a:	f7f3 f919 	bl	8000ea0 <__aeabi_fmul>
 800dc6e:	491c      	ldr	r1, [pc, #112]	@ (800dce0 <__kernel_sinf+0xe4>)
 800dc70:	f7f3 fa70 	bl	8001154 <__aeabi_fsub>
 800dc74:	1c31      	adds	r1, r6, #0
 800dc76:	f7f3 f913 	bl	8000ea0 <__aeabi_fmul>
 800dc7a:	1c01      	adds	r1, r0, #0
 800dc7c:	1c20      	adds	r0, r4, #0
 800dc7e:	f7f2 fd4f 	bl	8000720 <__aeabi_fadd>
 800dc82:	1c04      	adds	r4, r0, #0
 800dc84:	1c20      	adds	r0, r4, #0
 800dc86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dc88:	21fc      	movs	r1, #252	@ 0xfc
 800dc8a:	9800      	ldr	r0, [sp, #0]
 800dc8c:	0589      	lsls	r1, r1, #22
 800dc8e:	f7f3 f907 	bl	8000ea0 <__aeabi_fmul>
 800dc92:	1c39      	adds	r1, r7, #0
 800dc94:	9001      	str	r0, [sp, #4]
 800dc96:	1c30      	adds	r0, r6, #0
 800dc98:	f7f3 f902 	bl	8000ea0 <__aeabi_fmul>
 800dc9c:	1c01      	adds	r1, r0, #0
 800dc9e:	9801      	ldr	r0, [sp, #4]
 800dca0:	f7f3 fa58 	bl	8001154 <__aeabi_fsub>
 800dca4:	1c29      	adds	r1, r5, #0
 800dca6:	f7f3 f8fb 	bl	8000ea0 <__aeabi_fmul>
 800dcaa:	9900      	ldr	r1, [sp, #0]
 800dcac:	f7f3 fa52 	bl	8001154 <__aeabi_fsub>
 800dcb0:	490b      	ldr	r1, [pc, #44]	@ (800dce0 <__kernel_sinf+0xe4>)
 800dcb2:	1c05      	adds	r5, r0, #0
 800dcb4:	1c30      	adds	r0, r6, #0
 800dcb6:	f7f3 f8f3 	bl	8000ea0 <__aeabi_fmul>
 800dcba:	1c01      	adds	r1, r0, #0
 800dcbc:	1c28      	adds	r0, r5, #0
 800dcbe:	f7f2 fd2f 	bl	8000720 <__aeabi_fadd>
 800dcc2:	1c01      	adds	r1, r0, #0
 800dcc4:	1c20      	adds	r0, r4, #0
 800dcc6:	f7f3 fa45 	bl	8001154 <__aeabi_fsub>
 800dcca:	e7da      	b.n	800dc82 <__kernel_sinf+0x86>
 800dccc:	2f2ec9d3 	.word	0x2f2ec9d3
 800dcd0:	32d72f34 	.word	0x32d72f34
 800dcd4:	3638ef1b 	.word	0x3638ef1b
 800dcd8:	39500d01 	.word	0x39500d01
 800dcdc:	3c088889 	.word	0x3c088889
 800dce0:	3e2aaaab 	.word	0x3e2aaaab

0800dce4 <__ieee754_fmodf>:
 800dce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dce6:	23ff      	movs	r3, #255	@ 0xff
 800dce8:	004f      	lsls	r7, r1, #1
 800dcea:	087f      	lsrs	r7, r7, #1
 800dcec:	1e7a      	subs	r2, r7, #1
 800dcee:	05db      	lsls	r3, r3, #23
 800dcf0:	429a      	cmp	r2, r3
 800dcf2:	d204      	bcs.n	800dcfe <__ieee754_fmodf+0x1a>
 800dcf4:	0044      	lsls	r4, r0, #1
 800dcf6:	0006      	movs	r6, r0
 800dcf8:	0864      	lsrs	r4, r4, #1
 800dcfa:	429c      	cmp	r4, r3
 800dcfc:	d305      	bcc.n	800dd0a <__ieee754_fmodf+0x26>
 800dcfe:	f7f3 f8cf 	bl	8000ea0 <__aeabi_fmul>
 800dd02:	1c01      	adds	r1, r0, #0
 800dd04:	f7f2 fefe 	bl	8000b04 <__aeabi_fdiv>
 800dd08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd0a:	42bc      	cmp	r4, r7
 800dd0c:	dbfc      	blt.n	800dd08 <__ieee754_fmodf+0x24>
 800dd0e:	0fc5      	lsrs	r5, r0, #31
 800dd10:	07ed      	lsls	r5, r5, #31
 800dd12:	42bc      	cmp	r4, r7
 800dd14:	d103      	bne.n	800dd1e <__ieee754_fmodf+0x3a>
 800dd16:	4b31      	ldr	r3, [pc, #196]	@ (800dddc <__ieee754_fmodf+0xf8>)
 800dd18:	0f6d      	lsrs	r5, r5, #29
 800dd1a:	58e8      	ldr	r0, [r5, r3]
 800dd1c:	e7f4      	b.n	800dd08 <__ieee754_fmodf+0x24>
 800dd1e:	4218      	tst	r0, r3
 800dd20:	d137      	bne.n	800dd92 <__ieee754_fmodf+0xae>
 800dd22:	237e      	movs	r3, #126	@ 0x7e
 800dd24:	0222      	lsls	r2, r4, #8
 800dd26:	425b      	negs	r3, r3
 800dd28:	2a00      	cmp	r2, #0
 800dd2a:	dc2f      	bgt.n	800dd8c <__ieee754_fmodf+0xa8>
 800dd2c:	22ff      	movs	r2, #255	@ 0xff
 800dd2e:	05d2      	lsls	r2, r2, #23
 800dd30:	420a      	tst	r2, r1
 800dd32:	d134      	bne.n	800dd9e <__ieee754_fmodf+0xba>
 800dd34:	227e      	movs	r2, #126	@ 0x7e
 800dd36:	0238      	lsls	r0, r7, #8
 800dd38:	4252      	negs	r2, r2
 800dd3a:	2800      	cmp	r0, #0
 800dd3c:	da2c      	bge.n	800dd98 <__ieee754_fmodf+0xb4>
 800dd3e:	0018      	movs	r0, r3
 800dd40:	307e      	adds	r0, #126	@ 0x7e
 800dd42:	db2f      	blt.n	800dda4 <__ieee754_fmodf+0xc0>
 800dd44:	2480      	movs	r4, #128	@ 0x80
 800dd46:	0276      	lsls	r6, r6, #9
 800dd48:	0a76      	lsrs	r6, r6, #9
 800dd4a:	0424      	lsls	r4, r4, #16
 800dd4c:	4334      	orrs	r4, r6
 800dd4e:	0010      	movs	r0, r2
 800dd50:	307e      	adds	r0, #126	@ 0x7e
 800dd52:	db2c      	blt.n	800ddae <__ieee754_fmodf+0xca>
 800dd54:	0248      	lsls	r0, r1, #9
 800dd56:	2180      	movs	r1, #128	@ 0x80
 800dd58:	0a40      	lsrs	r0, r0, #9
 800dd5a:	0409      	lsls	r1, r1, #16
 800dd5c:	4301      	orrs	r1, r0
 800dd5e:	1a98      	subs	r0, r3, r2
 800dd60:	1a63      	subs	r3, r4, r1
 800dd62:	2800      	cmp	r0, #0
 800dd64:	d129      	bne.n	800ddba <__ieee754_fmodf+0xd6>
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	da00      	bge.n	800dd6c <__ieee754_fmodf+0x88>
 800dd6a:	0023      	movs	r3, r4
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d0d2      	beq.n	800dd16 <__ieee754_fmodf+0x32>
 800dd70:	2180      	movs	r1, #128	@ 0x80
 800dd72:	0409      	lsls	r1, r1, #16
 800dd74:	428b      	cmp	r3, r1
 800dd76:	db27      	blt.n	800ddc8 <__ieee754_fmodf+0xe4>
 800dd78:	0011      	movs	r1, r2
 800dd7a:	317e      	adds	r1, #126	@ 0x7e
 800dd7c:	db27      	blt.n	800ddce <__ieee754_fmodf+0xea>
 800dd7e:	4918      	ldr	r1, [pc, #96]	@ (800dde0 <__ieee754_fmodf+0xfc>)
 800dd80:	327f      	adds	r2, #127	@ 0x7f
 800dd82:	1858      	adds	r0, r3, r1
 800dd84:	05d2      	lsls	r2, r2, #23
 800dd86:	4328      	orrs	r0, r5
 800dd88:	4310      	orrs	r0, r2
 800dd8a:	e7bd      	b.n	800dd08 <__ieee754_fmodf+0x24>
 800dd8c:	3b01      	subs	r3, #1
 800dd8e:	0052      	lsls	r2, r2, #1
 800dd90:	e7ca      	b.n	800dd28 <__ieee754_fmodf+0x44>
 800dd92:	15e3      	asrs	r3, r4, #23
 800dd94:	3b7f      	subs	r3, #127	@ 0x7f
 800dd96:	e7c9      	b.n	800dd2c <__ieee754_fmodf+0x48>
 800dd98:	3a01      	subs	r2, #1
 800dd9a:	0040      	lsls	r0, r0, #1
 800dd9c:	e7cd      	b.n	800dd3a <__ieee754_fmodf+0x56>
 800dd9e:	15fa      	asrs	r2, r7, #23
 800dda0:	3a7f      	subs	r2, #127	@ 0x7f
 800dda2:	e7cc      	b.n	800dd3e <__ieee754_fmodf+0x5a>
 800dda4:	207e      	movs	r0, #126	@ 0x7e
 800dda6:	4240      	negs	r0, r0
 800dda8:	1ac0      	subs	r0, r0, r3
 800ddaa:	4084      	lsls	r4, r0
 800ddac:	e7cf      	b.n	800dd4e <__ieee754_fmodf+0x6a>
 800ddae:	217e      	movs	r1, #126	@ 0x7e
 800ddb0:	4249      	negs	r1, r1
 800ddb2:	1a89      	subs	r1, r1, r2
 800ddb4:	408f      	lsls	r7, r1
 800ddb6:	0039      	movs	r1, r7
 800ddb8:	e7d1      	b.n	800dd5e <__ieee754_fmodf+0x7a>
 800ddba:	0064      	lsls	r4, r4, #1
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	db01      	blt.n	800ddc4 <__ieee754_fmodf+0xe0>
 800ddc0:	d0a9      	beq.n	800dd16 <__ieee754_fmodf+0x32>
 800ddc2:	005c      	lsls	r4, r3, #1
 800ddc4:	3801      	subs	r0, #1
 800ddc6:	e7cb      	b.n	800dd60 <__ieee754_fmodf+0x7c>
 800ddc8:	005b      	lsls	r3, r3, #1
 800ddca:	3a01      	subs	r2, #1
 800ddcc:	e7d2      	b.n	800dd74 <__ieee754_fmodf+0x90>
 800ddce:	217e      	movs	r1, #126	@ 0x7e
 800ddd0:	4249      	negs	r1, r1
 800ddd2:	1a8a      	subs	r2, r1, r2
 800ddd4:	4113      	asrs	r3, r2
 800ddd6:	432b      	orrs	r3, r5
 800ddd8:	0018      	movs	r0, r3
 800ddda:	e795      	b.n	800dd08 <__ieee754_fmodf+0x24>
 800dddc:	0800ec6c 	.word	0x0800ec6c
 800dde0:	ff800000 	.word	0xff800000

0800dde4 <__ieee754_rem_pio2f>:
 800dde4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dde6:	4ba1      	ldr	r3, [pc, #644]	@ (800e06c <__ieee754_rem_pio2f+0x288>)
 800dde8:	b08d      	sub	sp, #52	@ 0x34
 800ddea:	0045      	lsls	r5, r0, #1
 800ddec:	000c      	movs	r4, r1
 800ddee:	1c07      	adds	r7, r0, #0
 800ddf0:	9006      	str	r0, [sp, #24]
 800ddf2:	086d      	lsrs	r5, r5, #1
 800ddf4:	429d      	cmp	r5, r3
 800ddf6:	d804      	bhi.n	800de02 <__ieee754_rem_pio2f+0x1e>
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	6008      	str	r0, [r1, #0]
 800ddfc:	604b      	str	r3, [r1, #4]
 800ddfe:	2600      	movs	r6, #0
 800de00:	e01b      	b.n	800de3a <__ieee754_rem_pio2f+0x56>
 800de02:	4b9b      	ldr	r3, [pc, #620]	@ (800e070 <__ieee754_rem_pio2f+0x28c>)
 800de04:	429d      	cmp	r5, r3
 800de06:	d84c      	bhi.n	800dea2 <__ieee754_rem_pio2f+0xbe>
 800de08:	4d9a      	ldr	r5, [pc, #616]	@ (800e074 <__ieee754_rem_pio2f+0x290>)
 800de0a:	4e9b      	ldr	r6, [pc, #620]	@ (800e078 <__ieee754_rem_pio2f+0x294>)
 800de0c:	499b      	ldr	r1, [pc, #620]	@ (800e07c <__ieee754_rem_pio2f+0x298>)
 800de0e:	4005      	ands	r5, r0
 800de10:	2800      	cmp	r0, #0
 800de12:	dd23      	ble.n	800de5c <__ieee754_rem_pio2f+0x78>
 800de14:	f7f3 f99e 	bl	8001154 <__aeabi_fsub>
 800de18:	1c07      	adds	r7, r0, #0
 800de1a:	42b5      	cmp	r5, r6
 800de1c:	d010      	beq.n	800de40 <__ieee754_rem_pio2f+0x5c>
 800de1e:	4998      	ldr	r1, [pc, #608]	@ (800e080 <__ieee754_rem_pio2f+0x29c>)
 800de20:	f7f3 f998 	bl	8001154 <__aeabi_fsub>
 800de24:	1c01      	adds	r1, r0, #0
 800de26:	1c05      	adds	r5, r0, #0
 800de28:	1c38      	adds	r0, r7, #0
 800de2a:	f7f3 f993 	bl	8001154 <__aeabi_fsub>
 800de2e:	4994      	ldr	r1, [pc, #592]	@ (800e080 <__ieee754_rem_pio2f+0x29c>)
 800de30:	f7f3 f990 	bl	8001154 <__aeabi_fsub>
 800de34:	2601      	movs	r6, #1
 800de36:	6025      	str	r5, [r4, #0]
 800de38:	6060      	str	r0, [r4, #4]
 800de3a:	0030      	movs	r0, r6
 800de3c:	b00d      	add	sp, #52	@ 0x34
 800de3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de40:	4990      	ldr	r1, [pc, #576]	@ (800e084 <__ieee754_rem_pio2f+0x2a0>)
 800de42:	f7f3 f987 	bl	8001154 <__aeabi_fsub>
 800de46:	4990      	ldr	r1, [pc, #576]	@ (800e088 <__ieee754_rem_pio2f+0x2a4>)
 800de48:	1c06      	adds	r6, r0, #0
 800de4a:	f7f3 f983 	bl	8001154 <__aeabi_fsub>
 800de4e:	1c01      	adds	r1, r0, #0
 800de50:	1c05      	adds	r5, r0, #0
 800de52:	1c30      	adds	r0, r6, #0
 800de54:	f7f3 f97e 	bl	8001154 <__aeabi_fsub>
 800de58:	498b      	ldr	r1, [pc, #556]	@ (800e088 <__ieee754_rem_pio2f+0x2a4>)
 800de5a:	e7e9      	b.n	800de30 <__ieee754_rem_pio2f+0x4c>
 800de5c:	f7f2 fc60 	bl	8000720 <__aeabi_fadd>
 800de60:	1c07      	adds	r7, r0, #0
 800de62:	42b5      	cmp	r5, r6
 800de64:	d00f      	beq.n	800de86 <__ieee754_rem_pio2f+0xa2>
 800de66:	4986      	ldr	r1, [pc, #536]	@ (800e080 <__ieee754_rem_pio2f+0x29c>)
 800de68:	f7f2 fc5a 	bl	8000720 <__aeabi_fadd>
 800de6c:	1c01      	adds	r1, r0, #0
 800de6e:	1c05      	adds	r5, r0, #0
 800de70:	1c38      	adds	r0, r7, #0
 800de72:	f7f3 f96f 	bl	8001154 <__aeabi_fsub>
 800de76:	4982      	ldr	r1, [pc, #520]	@ (800e080 <__ieee754_rem_pio2f+0x29c>)
 800de78:	f7f2 fc52 	bl	8000720 <__aeabi_fadd>
 800de7c:	2601      	movs	r6, #1
 800de7e:	6025      	str	r5, [r4, #0]
 800de80:	6060      	str	r0, [r4, #4]
 800de82:	4276      	negs	r6, r6
 800de84:	e7d9      	b.n	800de3a <__ieee754_rem_pio2f+0x56>
 800de86:	497f      	ldr	r1, [pc, #508]	@ (800e084 <__ieee754_rem_pio2f+0x2a0>)
 800de88:	f7f2 fc4a 	bl	8000720 <__aeabi_fadd>
 800de8c:	497e      	ldr	r1, [pc, #504]	@ (800e088 <__ieee754_rem_pio2f+0x2a4>)
 800de8e:	1c06      	adds	r6, r0, #0
 800de90:	f7f2 fc46 	bl	8000720 <__aeabi_fadd>
 800de94:	1c01      	adds	r1, r0, #0
 800de96:	1c05      	adds	r5, r0, #0
 800de98:	1c30      	adds	r0, r6, #0
 800de9a:	f7f3 f95b 	bl	8001154 <__aeabi_fsub>
 800de9e:	497a      	ldr	r1, [pc, #488]	@ (800e088 <__ieee754_rem_pio2f+0x2a4>)
 800dea0:	e7ea      	b.n	800de78 <__ieee754_rem_pio2f+0x94>
 800dea2:	4b7a      	ldr	r3, [pc, #488]	@ (800e08c <__ieee754_rem_pio2f+0x2a8>)
 800dea4:	429d      	cmp	r5, r3
 800dea6:	d900      	bls.n	800deaa <__ieee754_rem_pio2f+0xc6>
 800dea8:	e090      	b.n	800dfcc <__ieee754_rem_pio2f+0x1e8>
 800deaa:	f000 f8fd 	bl	800e0a8 <fabsf>
 800deae:	4978      	ldr	r1, [pc, #480]	@ (800e090 <__ieee754_rem_pio2f+0x2ac>)
 800deb0:	9003      	str	r0, [sp, #12]
 800deb2:	f7f2 fff5 	bl	8000ea0 <__aeabi_fmul>
 800deb6:	21fc      	movs	r1, #252	@ 0xfc
 800deb8:	0589      	lsls	r1, r1, #22
 800deba:	f7f2 fc31 	bl	8000720 <__aeabi_fadd>
 800debe:	f7f3 fbc3 	bl	8001648 <__aeabi_f2iz>
 800dec2:	0006      	movs	r6, r0
 800dec4:	f7f3 fbe0 	bl	8001688 <__aeabi_i2f>
 800dec8:	496c      	ldr	r1, [pc, #432]	@ (800e07c <__ieee754_rem_pio2f+0x298>)
 800deca:	9005      	str	r0, [sp, #20]
 800decc:	f7f2 ffe8 	bl	8000ea0 <__aeabi_fmul>
 800ded0:	1c01      	adds	r1, r0, #0
 800ded2:	9803      	ldr	r0, [sp, #12]
 800ded4:	f7f3 f93e 	bl	8001154 <__aeabi_fsub>
 800ded8:	4969      	ldr	r1, [pc, #420]	@ (800e080 <__ieee754_rem_pio2f+0x29c>)
 800deda:	9003      	str	r0, [sp, #12]
 800dedc:	9805      	ldr	r0, [sp, #20]
 800dede:	f7f2 ffdf 	bl	8000ea0 <__aeabi_fmul>
 800dee2:	9004      	str	r0, [sp, #16]
 800dee4:	2e1f      	cmp	r6, #31
 800dee6:	dc0c      	bgt.n	800df02 <__ieee754_rem_pio2f+0x11e>
 800dee8:	4a6a      	ldr	r2, [pc, #424]	@ (800e094 <__ieee754_rem_pio2f+0x2b0>)
 800deea:	1e71      	subs	r1, r6, #1
 800deec:	0089      	lsls	r1, r1, #2
 800deee:	4b6a      	ldr	r3, [pc, #424]	@ (800e098 <__ieee754_rem_pio2f+0x2b4>)
 800def0:	588a      	ldr	r2, [r1, r2]
 800def2:	403b      	ands	r3, r7
 800def4:	4293      	cmp	r3, r2
 800def6:	d004      	beq.n	800df02 <__ieee754_rem_pio2f+0x11e>
 800def8:	1c01      	adds	r1, r0, #0
 800defa:	9803      	ldr	r0, [sp, #12]
 800defc:	f7f3 f92a 	bl	8001154 <__aeabi_fsub>
 800df00:	e00c      	b.n	800df1c <__ieee754_rem_pio2f+0x138>
 800df02:	9904      	ldr	r1, [sp, #16]
 800df04:	9803      	ldr	r0, [sp, #12]
 800df06:	f7f3 f925 	bl	8001154 <__aeabi_fsub>
 800df0a:	22ff      	movs	r2, #255	@ 0xff
 800df0c:	15eb      	asrs	r3, r5, #23
 800df0e:	9307      	str	r3, [sp, #28]
 800df10:	0dc3      	lsrs	r3, r0, #23
 800df12:	4013      	ands	r3, r2
 800df14:	9a07      	ldr	r2, [sp, #28]
 800df16:	1ad3      	subs	r3, r2, r3
 800df18:	2b08      	cmp	r3, #8
 800df1a:	dc01      	bgt.n	800df20 <__ieee754_rem_pio2f+0x13c>
 800df1c:	6020      	str	r0, [r4, #0]
 800df1e:	e026      	b.n	800df6e <__ieee754_rem_pio2f+0x18a>
 800df20:	4958      	ldr	r1, [pc, #352]	@ (800e084 <__ieee754_rem_pio2f+0x2a0>)
 800df22:	9805      	ldr	r0, [sp, #20]
 800df24:	f7f2 ffbc 	bl	8000ea0 <__aeabi_fmul>
 800df28:	1c05      	adds	r5, r0, #0
 800df2a:	1c01      	adds	r1, r0, #0
 800df2c:	9803      	ldr	r0, [sp, #12]
 800df2e:	f7f3 f911 	bl	8001154 <__aeabi_fsub>
 800df32:	1c01      	adds	r1, r0, #0
 800df34:	1c07      	adds	r7, r0, #0
 800df36:	9803      	ldr	r0, [sp, #12]
 800df38:	f7f3 f90c 	bl	8001154 <__aeabi_fsub>
 800df3c:	1c29      	adds	r1, r5, #0
 800df3e:	f7f3 f909 	bl	8001154 <__aeabi_fsub>
 800df42:	4951      	ldr	r1, [pc, #324]	@ (800e088 <__ieee754_rem_pio2f+0x2a4>)
 800df44:	1c05      	adds	r5, r0, #0
 800df46:	9805      	ldr	r0, [sp, #20]
 800df48:	f7f2 ffaa 	bl	8000ea0 <__aeabi_fmul>
 800df4c:	1c29      	adds	r1, r5, #0
 800df4e:	f7f3 f901 	bl	8001154 <__aeabi_fsub>
 800df52:	9004      	str	r0, [sp, #16]
 800df54:	1c01      	adds	r1, r0, #0
 800df56:	1c38      	adds	r0, r7, #0
 800df58:	f7f3 f8fc 	bl	8001154 <__aeabi_fsub>
 800df5c:	22ff      	movs	r2, #255	@ 0xff
 800df5e:	0dc3      	lsrs	r3, r0, #23
 800df60:	4013      	ands	r3, r2
 800df62:	9a07      	ldr	r2, [sp, #28]
 800df64:	1ad3      	subs	r3, r2, r3
 800df66:	2b19      	cmp	r3, #25
 800df68:	dc15      	bgt.n	800df96 <__ieee754_rem_pio2f+0x1b2>
 800df6a:	6020      	str	r0, [r4, #0]
 800df6c:	9703      	str	r7, [sp, #12]
 800df6e:	6825      	ldr	r5, [r4, #0]
 800df70:	9803      	ldr	r0, [sp, #12]
 800df72:	1c29      	adds	r1, r5, #0
 800df74:	f7f3 f8ee 	bl	8001154 <__aeabi_fsub>
 800df78:	9904      	ldr	r1, [sp, #16]
 800df7a:	f7f3 f8eb 	bl	8001154 <__aeabi_fsub>
 800df7e:	9b06      	ldr	r3, [sp, #24]
 800df80:	6060      	str	r0, [r4, #4]
 800df82:	2b00      	cmp	r3, #0
 800df84:	db00      	blt.n	800df88 <__ieee754_rem_pio2f+0x1a4>
 800df86:	e758      	b.n	800de3a <__ieee754_rem_pio2f+0x56>
 800df88:	2380      	movs	r3, #128	@ 0x80
 800df8a:	061b      	lsls	r3, r3, #24
 800df8c:	18ed      	adds	r5, r5, r3
 800df8e:	18c0      	adds	r0, r0, r3
 800df90:	6025      	str	r5, [r4, #0]
 800df92:	6060      	str	r0, [r4, #4]
 800df94:	e775      	b.n	800de82 <__ieee754_rem_pio2f+0x9e>
 800df96:	4941      	ldr	r1, [pc, #260]	@ (800e09c <__ieee754_rem_pio2f+0x2b8>)
 800df98:	9805      	ldr	r0, [sp, #20]
 800df9a:	f7f2 ff81 	bl	8000ea0 <__aeabi_fmul>
 800df9e:	1c05      	adds	r5, r0, #0
 800dfa0:	1c01      	adds	r1, r0, #0
 800dfa2:	1c38      	adds	r0, r7, #0
 800dfa4:	f7f3 f8d6 	bl	8001154 <__aeabi_fsub>
 800dfa8:	1c01      	adds	r1, r0, #0
 800dfaa:	9003      	str	r0, [sp, #12]
 800dfac:	1c38      	adds	r0, r7, #0
 800dfae:	f7f3 f8d1 	bl	8001154 <__aeabi_fsub>
 800dfb2:	1c29      	adds	r1, r5, #0
 800dfb4:	f7f3 f8ce 	bl	8001154 <__aeabi_fsub>
 800dfb8:	4939      	ldr	r1, [pc, #228]	@ (800e0a0 <__ieee754_rem_pio2f+0x2bc>)
 800dfba:	1c05      	adds	r5, r0, #0
 800dfbc:	9805      	ldr	r0, [sp, #20]
 800dfbe:	f7f2 ff6f 	bl	8000ea0 <__aeabi_fmul>
 800dfc2:	1c29      	adds	r1, r5, #0
 800dfc4:	f7f3 f8c6 	bl	8001154 <__aeabi_fsub>
 800dfc8:	9004      	str	r0, [sp, #16]
 800dfca:	e795      	b.n	800def8 <__ieee754_rem_pio2f+0x114>
 800dfcc:	23ff      	movs	r3, #255	@ 0xff
 800dfce:	05db      	lsls	r3, r3, #23
 800dfd0:	429d      	cmp	r5, r3
 800dfd2:	d305      	bcc.n	800dfe0 <__ieee754_rem_pio2f+0x1fc>
 800dfd4:	1c01      	adds	r1, r0, #0
 800dfd6:	f7f3 f8bd 	bl	8001154 <__aeabi_fsub>
 800dfda:	6060      	str	r0, [r4, #4]
 800dfdc:	6020      	str	r0, [r4, #0]
 800dfde:	e70e      	b.n	800ddfe <__ieee754_rem_pio2f+0x1a>
 800dfe0:	15ee      	asrs	r6, r5, #23
 800dfe2:	3e86      	subs	r6, #134	@ 0x86
 800dfe4:	05f3      	lsls	r3, r6, #23
 800dfe6:	1aed      	subs	r5, r5, r3
 800dfe8:	1c28      	adds	r0, r5, #0
 800dfea:	f7f3 fb2d 	bl	8001648 <__aeabi_f2iz>
 800dfee:	f7f3 fb4b 	bl	8001688 <__aeabi_i2f>
 800dff2:	1c01      	adds	r1, r0, #0
 800dff4:	9009      	str	r0, [sp, #36]	@ 0x24
 800dff6:	1c28      	adds	r0, r5, #0
 800dff8:	f7f3 f8ac 	bl	8001154 <__aeabi_fsub>
 800dffc:	2187      	movs	r1, #135	@ 0x87
 800dffe:	05c9      	lsls	r1, r1, #23
 800e000:	f7f2 ff4e 	bl	8000ea0 <__aeabi_fmul>
 800e004:	1c07      	adds	r7, r0, #0
 800e006:	f7f3 fb1f 	bl	8001648 <__aeabi_f2iz>
 800e00a:	f7f3 fb3d 	bl	8001688 <__aeabi_i2f>
 800e00e:	1c01      	adds	r1, r0, #0
 800e010:	900a      	str	r0, [sp, #40]	@ 0x28
 800e012:	1c05      	adds	r5, r0, #0
 800e014:	1c38      	adds	r0, r7, #0
 800e016:	f7f3 f89d 	bl	8001154 <__aeabi_fsub>
 800e01a:	2187      	movs	r1, #135	@ 0x87
 800e01c:	05c9      	lsls	r1, r1, #23
 800e01e:	f7f2 ff3f 	bl	8000ea0 <__aeabi_fmul>
 800e022:	2100      	movs	r1, #0
 800e024:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e026:	f7f2 fa49 	bl	80004bc <__aeabi_fcmpeq>
 800e02a:	2303      	movs	r3, #3
 800e02c:	2800      	cmp	r0, #0
 800e02e:	d006      	beq.n	800e03e <__ieee754_rem_pio2f+0x25a>
 800e030:	2100      	movs	r1, #0
 800e032:	1c28      	adds	r0, r5, #0
 800e034:	f7f2 fa42 	bl	80004bc <__aeabi_fcmpeq>
 800e038:	4243      	negs	r3, r0
 800e03a:	4143      	adcs	r3, r0
 800e03c:	3301      	adds	r3, #1
 800e03e:	4a19      	ldr	r2, [pc, #100]	@ (800e0a4 <__ieee754_rem_pio2f+0x2c0>)
 800e040:	0021      	movs	r1, r4
 800e042:	9201      	str	r2, [sp, #4]
 800e044:	2202      	movs	r2, #2
 800e046:	a809      	add	r0, sp, #36	@ 0x24
 800e048:	9200      	str	r2, [sp, #0]
 800e04a:	0032      	movs	r2, r6
 800e04c:	f000 f830 	bl	800e0b0 <__kernel_rem_pio2f>
 800e050:	9b06      	ldr	r3, [sp, #24]
 800e052:	0006      	movs	r6, r0
 800e054:	2b00      	cmp	r3, #0
 800e056:	db00      	blt.n	800e05a <__ieee754_rem_pio2f+0x276>
 800e058:	e6ef      	b.n	800de3a <__ieee754_rem_pio2f+0x56>
 800e05a:	2280      	movs	r2, #128	@ 0x80
 800e05c:	6823      	ldr	r3, [r4, #0]
 800e05e:	0612      	lsls	r2, r2, #24
 800e060:	189b      	adds	r3, r3, r2
 800e062:	6023      	str	r3, [r4, #0]
 800e064:	6863      	ldr	r3, [r4, #4]
 800e066:	189b      	adds	r3, r3, r2
 800e068:	6063      	str	r3, [r4, #4]
 800e06a:	e70a      	b.n	800de82 <__ieee754_rem_pio2f+0x9e>
 800e06c:	3f490fd8 	.word	0x3f490fd8
 800e070:	4016cbe3 	.word	0x4016cbe3
 800e074:	7ffffff0 	.word	0x7ffffff0
 800e078:	3fc90fd0 	.word	0x3fc90fd0
 800e07c:	3fc90f80 	.word	0x3fc90f80
 800e080:	37354443 	.word	0x37354443
 800e084:	37354400 	.word	0x37354400
 800e088:	2e85a308 	.word	0x2e85a308
 800e08c:	43490f80 	.word	0x43490f80
 800e090:	3f22f984 	.word	0x3f22f984
 800e094:	0800ec74 	.word	0x0800ec74
 800e098:	7fffff00 	.word	0x7fffff00
 800e09c:	2e85a300 	.word	0x2e85a300
 800e0a0:	248d3132 	.word	0x248d3132
 800e0a4:	0800ecf4 	.word	0x0800ecf4

0800e0a8 <fabsf>:
 800e0a8:	0040      	lsls	r0, r0, #1
 800e0aa:	0840      	lsrs	r0, r0, #1
 800e0ac:	4770      	bx	lr
	...

0800e0b0 <__kernel_rem_pio2f>:
 800e0b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e0b2:	b0dd      	sub	sp, #372	@ 0x174
 800e0b4:	9206      	str	r2, [sp, #24]
 800e0b6:	9a62      	ldr	r2, [sp, #392]	@ 0x188
 800e0b8:	9307      	str	r3, [sp, #28]
 800e0ba:	4bc8      	ldr	r3, [pc, #800]	@ (800e3dc <__kernel_rem_pio2f+0x32c>)
 800e0bc:	0092      	lsls	r2, r2, #2
 800e0be:	58d3      	ldr	r3, [r2, r3]
 800e0c0:	9009      	str	r0, [sp, #36]	@ 0x24
 800e0c2:	9304      	str	r3, [sp, #16]
 800e0c4:	9b07      	ldr	r3, [sp, #28]
 800e0c6:	9102      	str	r1, [sp, #8]
 800e0c8:	3b01      	subs	r3, #1
 800e0ca:	9305      	str	r3, [sp, #20]
 800e0cc:	2300      	movs	r3, #0
 800e0ce:	9301      	str	r3, [sp, #4]
 800e0d0:	9b06      	ldr	r3, [sp, #24]
 800e0d2:	3304      	adds	r3, #4
 800e0d4:	db07      	blt.n	800e0e6 <__kernel_rem_pio2f+0x36>
 800e0d6:	2107      	movs	r1, #7
 800e0d8:	9b06      	ldr	r3, [sp, #24]
 800e0da:	1eda      	subs	r2, r3, #3
 800e0dc:	17d3      	asrs	r3, r2, #31
 800e0de:	400b      	ands	r3, r1
 800e0e0:	189b      	adds	r3, r3, r2
 800e0e2:	10db      	asrs	r3, r3, #3
 800e0e4:	9301      	str	r3, [sp, #4]
 800e0e6:	9b01      	ldr	r3, [sp, #4]
 800e0e8:	ae20      	add	r6, sp, #128	@ 0x80
 800e0ea:	3301      	adds	r3, #1
 800e0ec:	00db      	lsls	r3, r3, #3
 800e0ee:	9308      	str	r3, [sp, #32]
 800e0f0:	9a08      	ldr	r2, [sp, #32]
 800e0f2:	9b06      	ldr	r3, [sp, #24]
 800e0f4:	1a9b      	subs	r3, r3, r2
 800e0f6:	9300      	str	r3, [sp, #0]
 800e0f8:	9a05      	ldr	r2, [sp, #20]
 800e0fa:	9b01      	ldr	r3, [sp, #4]
 800e0fc:	1a9d      	subs	r5, r3, r2
 800e0fe:	002c      	movs	r4, r5
 800e100:	9b04      	ldr	r3, [sp, #16]
 800e102:	189f      	adds	r7, r3, r2
 800e104:	1b63      	subs	r3, r4, r5
 800e106:	429f      	cmp	r7, r3
 800e108:	da0d      	bge.n	800e126 <__kernel_rem_pio2f+0x76>
 800e10a:	9c07      	ldr	r4, [sp, #28]
 800e10c:	af48      	add	r7, sp, #288	@ 0x120
 800e10e:	9b07      	ldr	r3, [sp, #28]
 800e110:	9a04      	ldr	r2, [sp, #16]
 800e112:	1ae3      	subs	r3, r4, r3
 800e114:	429a      	cmp	r2, r3
 800e116:	db25      	blt.n	800e164 <__kernel_rem_pio2f+0xb4>
 800e118:	00a3      	lsls	r3, r4, #2
 800e11a:	aa20      	add	r2, sp, #128	@ 0x80
 800e11c:	189e      	adds	r6, r3, r2
 800e11e:	2300      	movs	r3, #0
 800e120:	2500      	movs	r5, #0
 800e122:	9303      	str	r3, [sp, #12]
 800e124:	e016      	b.n	800e154 <__kernel_rem_pio2f+0xa4>
 800e126:	2000      	movs	r0, #0
 800e128:	2c00      	cmp	r4, #0
 800e12a:	db04      	blt.n	800e136 <__kernel_rem_pio2f+0x86>
 800e12c:	9a63      	ldr	r2, [sp, #396]	@ 0x18c
 800e12e:	00a3      	lsls	r3, r4, #2
 800e130:	58d0      	ldr	r0, [r2, r3]
 800e132:	f7f3 faa9 	bl	8001688 <__aeabi_i2f>
 800e136:	c601      	stmia	r6!, {r0}
 800e138:	3401      	adds	r4, #1
 800e13a:	e7e3      	b.n	800e104 <__kernel_rem_pio2f+0x54>
 800e13c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e13e:	00ab      	lsls	r3, r5, #2
 800e140:	6831      	ldr	r1, [r6, #0]
 800e142:	58d0      	ldr	r0, [r2, r3]
 800e144:	f7f2 feac 	bl	8000ea0 <__aeabi_fmul>
 800e148:	1c01      	adds	r1, r0, #0
 800e14a:	9803      	ldr	r0, [sp, #12]
 800e14c:	f7f2 fae8 	bl	8000720 <__aeabi_fadd>
 800e150:	3501      	adds	r5, #1
 800e152:	9003      	str	r0, [sp, #12]
 800e154:	9b05      	ldr	r3, [sp, #20]
 800e156:	3e04      	subs	r6, #4
 800e158:	429d      	cmp	r5, r3
 800e15a:	ddef      	ble.n	800e13c <__kernel_rem_pio2f+0x8c>
 800e15c:	9b03      	ldr	r3, [sp, #12]
 800e15e:	3401      	adds	r4, #1
 800e160:	c708      	stmia	r7!, {r3}
 800e162:	e7d4      	b.n	800e10e <__kernel_rem_pio2f+0x5e>
 800e164:	9b04      	ldr	r3, [sp, #16]
 800e166:	aa0c      	add	r2, sp, #48	@ 0x30
 800e168:	009b      	lsls	r3, r3, #2
 800e16a:	189b      	adds	r3, r3, r2
 800e16c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e16e:	9b01      	ldr	r3, [sp, #4]
 800e170:	9a63      	ldr	r2, [sp, #396]	@ 0x18c
 800e172:	009b      	lsls	r3, r3, #2
 800e174:	18d3      	adds	r3, r2, r3
 800e176:	9f04      	ldr	r7, [sp, #16]
 800e178:	930a      	str	r3, [sp, #40]	@ 0x28
 800e17a:	21f0      	movs	r1, #240	@ 0xf0
 800e17c:	ae0c      	add	r6, sp, #48	@ 0x30
 800e17e:	0034      	movs	r4, r6
 800e180:	003d      	movs	r5, r7
 800e182:	aa0c      	add	r2, sp, #48	@ 0x30
 800e184:	00bb      	lsls	r3, r7, #2
 800e186:	1852      	adds	r2, r2, r1
 800e188:	58d3      	ldr	r3, [r2, r3]
 800e18a:	9301      	str	r3, [sp, #4]
 800e18c:	2d00      	cmp	r5, #0
 800e18e:	dc64      	bgt.n	800e25a <__kernel_rem_pio2f+0x1aa>
 800e190:	9900      	ldr	r1, [sp, #0]
 800e192:	9801      	ldr	r0, [sp, #4]
 800e194:	f000 fa2c 	bl	800e5f0 <scalbnf>
 800e198:	21f8      	movs	r1, #248	@ 0xf8
 800e19a:	0589      	lsls	r1, r1, #22
 800e19c:	1c04      	adds	r4, r0, #0
 800e19e:	f7f2 fe7f 	bl	8000ea0 <__aeabi_fmul>
 800e1a2:	f000 fa7b 	bl	800e69c <floorf>
 800e1a6:	2182      	movs	r1, #130	@ 0x82
 800e1a8:	05c9      	lsls	r1, r1, #23
 800e1aa:	f7f2 fe79 	bl	8000ea0 <__aeabi_fmul>
 800e1ae:	1c01      	adds	r1, r0, #0
 800e1b0:	1c20      	adds	r0, r4, #0
 800e1b2:	f7f2 ffcf 	bl	8001154 <__aeabi_fsub>
 800e1b6:	1c04      	adds	r4, r0, #0
 800e1b8:	f7f3 fa46 	bl	8001648 <__aeabi_f2iz>
 800e1bc:	9003      	str	r0, [sp, #12]
 800e1be:	f7f3 fa63 	bl	8001688 <__aeabi_i2f>
 800e1c2:	1c01      	adds	r1, r0, #0
 800e1c4:	1c20      	adds	r0, r4, #0
 800e1c6:	f7f2 ffc5 	bl	8001154 <__aeabi_fsub>
 800e1ca:	9b00      	ldr	r3, [sp, #0]
 800e1cc:	1c04      	adds	r4, r0, #0
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	dd63      	ble.n	800e29a <__kernel_rem_pio2f+0x1ea>
 800e1d2:	2008      	movs	r0, #8
 800e1d4:	1e7b      	subs	r3, r7, #1
 800e1d6:	009b      	lsls	r3, r3, #2
 800e1d8:	aa0c      	add	r2, sp, #48	@ 0x30
 800e1da:	589a      	ldr	r2, [r3, r2]
 800e1dc:	9900      	ldr	r1, [sp, #0]
 800e1de:	9d03      	ldr	r5, [sp, #12]
 800e1e0:	1a40      	subs	r0, r0, r1
 800e1e2:	0011      	movs	r1, r2
 800e1e4:	4101      	asrs	r1, r0
 800e1e6:	186d      	adds	r5, r5, r1
 800e1e8:	4081      	lsls	r1, r0
 800e1ea:	1a52      	subs	r2, r2, r1
 800e1ec:	a90c      	add	r1, sp, #48	@ 0x30
 800e1ee:	505a      	str	r2, [r3, r1]
 800e1f0:	2307      	movs	r3, #7
 800e1f2:	9900      	ldr	r1, [sp, #0]
 800e1f4:	9503      	str	r5, [sp, #12]
 800e1f6:	1a5b      	subs	r3, r3, r1
 800e1f8:	411a      	asrs	r2, r3
 800e1fa:	9201      	str	r2, [sp, #4]
 800e1fc:	9b01      	ldr	r3, [sp, #4]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	dd5c      	ble.n	800e2bc <__kernel_rem_pio2f+0x20c>
 800e202:	9b03      	ldr	r3, [sp, #12]
 800e204:	2200      	movs	r2, #0
 800e206:	3301      	adds	r3, #1
 800e208:	9303      	str	r3, [sp, #12]
 800e20a:	2380      	movs	r3, #128	@ 0x80
 800e20c:	005b      	lsls	r3, r3, #1
 800e20e:	0015      	movs	r5, r2
 800e210:	2101      	movs	r1, #1
 800e212:	20ff      	movs	r0, #255	@ 0xff
 800e214:	469c      	mov	ip, r3
 800e216:	4297      	cmp	r7, r2
 800e218:	dd00      	ble.n	800e21c <__kernel_rem_pio2f+0x16c>
 800e21a:	e082      	b.n	800e322 <__kernel_rem_pio2f+0x272>
 800e21c:	9b00      	ldr	r3, [sp, #0]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	dd05      	ble.n	800e22e <__kernel_rem_pio2f+0x17e>
 800e222:	2b01      	cmp	r3, #1
 800e224:	d100      	bne.n	800e228 <__kernel_rem_pio2f+0x178>
 800e226:	e08b      	b.n	800e340 <__kernel_rem_pio2f+0x290>
 800e228:	2b02      	cmp	r3, #2
 800e22a:	d100      	bne.n	800e22e <__kernel_rem_pio2f+0x17e>
 800e22c:	e091      	b.n	800e352 <__kernel_rem_pio2f+0x2a2>
 800e22e:	9b01      	ldr	r3, [sp, #4]
 800e230:	2b02      	cmp	r3, #2
 800e232:	d143      	bne.n	800e2bc <__kernel_rem_pio2f+0x20c>
 800e234:	20fe      	movs	r0, #254	@ 0xfe
 800e236:	1c21      	adds	r1, r4, #0
 800e238:	0580      	lsls	r0, r0, #22
 800e23a:	f7f2 ff8b 	bl	8001154 <__aeabi_fsub>
 800e23e:	1c04      	adds	r4, r0, #0
 800e240:	2d00      	cmp	r5, #0
 800e242:	d03b      	beq.n	800e2bc <__kernel_rem_pio2f+0x20c>
 800e244:	20fe      	movs	r0, #254	@ 0xfe
 800e246:	9900      	ldr	r1, [sp, #0]
 800e248:	0580      	lsls	r0, r0, #22
 800e24a:	f000 f9d1 	bl	800e5f0 <scalbnf>
 800e24e:	1c01      	adds	r1, r0, #0
 800e250:	1c20      	adds	r0, r4, #0
 800e252:	f7f2 ff7f 	bl	8001154 <__aeabi_fsub>
 800e256:	1c04      	adds	r4, r0, #0
 800e258:	e030      	b.n	800e2bc <__kernel_rem_pio2f+0x20c>
 800e25a:	21ee      	movs	r1, #238	@ 0xee
 800e25c:	9801      	ldr	r0, [sp, #4]
 800e25e:	0589      	lsls	r1, r1, #22
 800e260:	f7f2 fe1e 	bl	8000ea0 <__aeabi_fmul>
 800e264:	f7f3 f9f0 	bl	8001648 <__aeabi_f2iz>
 800e268:	f7f3 fa0e 	bl	8001688 <__aeabi_i2f>
 800e26c:	2187      	movs	r1, #135	@ 0x87
 800e26e:	05c9      	lsls	r1, r1, #23
 800e270:	9003      	str	r0, [sp, #12]
 800e272:	f7f2 fe15 	bl	8000ea0 <__aeabi_fmul>
 800e276:	1c01      	adds	r1, r0, #0
 800e278:	9801      	ldr	r0, [sp, #4]
 800e27a:	f7f2 ff6b 	bl	8001154 <__aeabi_fsub>
 800e27e:	f7f3 f9e3 	bl	8001648 <__aeabi_f2iz>
 800e282:	21f0      	movs	r1, #240	@ 0xf0
 800e284:	3d01      	subs	r5, #1
 800e286:	aa0c      	add	r2, sp, #48	@ 0x30
 800e288:	00ab      	lsls	r3, r5, #2
 800e28a:	1852      	adds	r2, r2, r1
 800e28c:	c401      	stmia	r4!, {r0}
 800e28e:	58d1      	ldr	r1, [r2, r3]
 800e290:	9803      	ldr	r0, [sp, #12]
 800e292:	f7f2 fa45 	bl	8000720 <__aeabi_fadd>
 800e296:	9001      	str	r0, [sp, #4]
 800e298:	e778      	b.n	800e18c <__kernel_rem_pio2f+0xdc>
 800e29a:	9b00      	ldr	r3, [sp, #0]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d106      	bne.n	800e2ae <__kernel_rem_pio2f+0x1fe>
 800e2a0:	1e7b      	subs	r3, r7, #1
 800e2a2:	009b      	lsls	r3, r3, #2
 800e2a4:	aa0c      	add	r2, sp, #48	@ 0x30
 800e2a6:	589b      	ldr	r3, [r3, r2]
 800e2a8:	11db      	asrs	r3, r3, #7
 800e2aa:	9301      	str	r3, [sp, #4]
 800e2ac:	e7a6      	b.n	800e1fc <__kernel_rem_pio2f+0x14c>
 800e2ae:	21fc      	movs	r1, #252	@ 0xfc
 800e2b0:	0589      	lsls	r1, r1, #22
 800e2b2:	f7f2 f927 	bl	8000504 <__aeabi_fcmpge>
 800e2b6:	2800      	cmp	r0, #0
 800e2b8:	d130      	bne.n	800e31c <__kernel_rem_pio2f+0x26c>
 800e2ba:	9001      	str	r0, [sp, #4]
 800e2bc:	2100      	movs	r1, #0
 800e2be:	1c20      	adds	r0, r4, #0
 800e2c0:	f7f2 f8fc 	bl	80004bc <__aeabi_fcmpeq>
 800e2c4:	2800      	cmp	r0, #0
 800e2c6:	d100      	bne.n	800e2ca <__kernel_rem_pio2f+0x21a>
 800e2c8:	e08c      	b.n	800e3e4 <__kernel_rem_pio2f+0x334>
 800e2ca:	2200      	movs	r2, #0
 800e2cc:	1e7b      	subs	r3, r7, #1
 800e2ce:	9904      	ldr	r1, [sp, #16]
 800e2d0:	428b      	cmp	r3, r1
 800e2d2:	da44      	bge.n	800e35e <__kernel_rem_pio2f+0x2ae>
 800e2d4:	2a00      	cmp	r2, #0
 800e2d6:	d05c      	beq.n	800e392 <__kernel_rem_pio2f+0x2e2>
 800e2d8:	9b00      	ldr	r3, [sp, #0]
 800e2da:	3f01      	subs	r7, #1
 800e2dc:	3b08      	subs	r3, #8
 800e2de:	9300      	str	r3, [sp, #0]
 800e2e0:	aa0c      	add	r2, sp, #48	@ 0x30
 800e2e2:	00bb      	lsls	r3, r7, #2
 800e2e4:	589b      	ldr	r3, [r3, r2]
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d0f6      	beq.n	800e2d8 <__kernel_rem_pio2f+0x228>
 800e2ea:	20fe      	movs	r0, #254	@ 0xfe
 800e2ec:	9900      	ldr	r1, [sp, #0]
 800e2ee:	0580      	lsls	r0, r0, #22
 800e2f0:	f000 f97e 	bl	800e5f0 <scalbnf>
 800e2f4:	003d      	movs	r5, r7
 800e2f6:	1c04      	adds	r4, r0, #0
 800e2f8:	2d00      	cmp	r5, #0
 800e2fa:	db00      	blt.n	800e2fe <__kernel_rem_pio2f+0x24e>
 800e2fc:	e0a8      	b.n	800e450 <__kernel_rem_pio2f+0x3a0>
 800e2fe:	003c      	movs	r4, r7
 800e300:	4b37      	ldr	r3, [pc, #220]	@ (800e3e0 <__kernel_rem_pio2f+0x330>)
 800e302:	9306      	str	r3, [sp, #24]
 800e304:	2c00      	cmp	r4, #0
 800e306:	da00      	bge.n	800e30a <__kernel_rem_pio2f+0x25a>
 800e308:	e0d1      	b.n	800e4ae <__kernel_rem_pio2f+0x3fe>
 800e30a:	00a3      	lsls	r3, r4, #2
 800e30c:	aa48      	add	r2, sp, #288	@ 0x120
 800e30e:	189b      	adds	r3, r3, r2
 800e310:	9305      	str	r3, [sp, #20]
 800e312:	1b3b      	subs	r3, r7, r4
 800e314:	2600      	movs	r6, #0
 800e316:	2500      	movs	r5, #0
 800e318:	9300      	str	r3, [sp, #0]
 800e31a:	e0ba      	b.n	800e492 <__kernel_rem_pio2f+0x3e2>
 800e31c:	2302      	movs	r3, #2
 800e31e:	9301      	str	r3, [sp, #4]
 800e320:	e76f      	b.n	800e202 <__kernel_rem_pio2f+0x152>
 800e322:	6833      	ldr	r3, [r6, #0]
 800e324:	2d00      	cmp	r5, #0
 800e326:	d109      	bne.n	800e33c <__kernel_rem_pio2f+0x28c>
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d003      	beq.n	800e334 <__kernel_rem_pio2f+0x284>
 800e32c:	4665      	mov	r5, ip
 800e32e:	1aeb      	subs	r3, r5, r3
 800e330:	6033      	str	r3, [r6, #0]
 800e332:	000b      	movs	r3, r1
 800e334:	001d      	movs	r5, r3
 800e336:	3201      	adds	r2, #1
 800e338:	3604      	adds	r6, #4
 800e33a:	e76c      	b.n	800e216 <__kernel_rem_pio2f+0x166>
 800e33c:	1ac3      	subs	r3, r0, r3
 800e33e:	e7f7      	b.n	800e330 <__kernel_rem_pio2f+0x280>
 800e340:	217f      	movs	r1, #127	@ 0x7f
 800e342:	1e7b      	subs	r3, r7, #1
 800e344:	009b      	lsls	r3, r3, #2
 800e346:	aa0c      	add	r2, sp, #48	@ 0x30
 800e348:	589a      	ldr	r2, [r3, r2]
 800e34a:	400a      	ands	r2, r1
 800e34c:	a90c      	add	r1, sp, #48	@ 0x30
 800e34e:	505a      	str	r2, [r3, r1]
 800e350:	e76d      	b.n	800e22e <__kernel_rem_pio2f+0x17e>
 800e352:	1e7b      	subs	r3, r7, #1
 800e354:	009b      	lsls	r3, r3, #2
 800e356:	aa0c      	add	r2, sp, #48	@ 0x30
 800e358:	213f      	movs	r1, #63	@ 0x3f
 800e35a:	589a      	ldr	r2, [r3, r2]
 800e35c:	e7f5      	b.n	800e34a <__kernel_rem_pio2f+0x29a>
 800e35e:	0099      	lsls	r1, r3, #2
 800e360:	a80c      	add	r0, sp, #48	@ 0x30
 800e362:	5809      	ldr	r1, [r1, r0]
 800e364:	3b01      	subs	r3, #1
 800e366:	430a      	orrs	r2, r1
 800e368:	e7b1      	b.n	800e2ce <__kernel_rem_pio2f+0x21e>
 800e36a:	3301      	adds	r3, #1
 800e36c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e36e:	009a      	lsls	r2, r3, #2
 800e370:	4252      	negs	r2, r2
 800e372:	588a      	ldr	r2, [r1, r2]
 800e374:	2a00      	cmp	r2, #0
 800e376:	d0f8      	beq.n	800e36a <__kernel_rem_pio2f+0x2ba>
 800e378:	9a07      	ldr	r2, [sp, #28]
 800e37a:	a920      	add	r1, sp, #128	@ 0x80
 800e37c:	18ba      	adds	r2, r7, r2
 800e37e:	0092      	lsls	r2, r2, #2
 800e380:	18fb      	adds	r3, r7, r3
 800e382:	1c7e      	adds	r6, r7, #1
 800e384:	188c      	adds	r4, r1, r2
 800e386:	9301      	str	r3, [sp, #4]
 800e388:	9b01      	ldr	r3, [sp, #4]
 800e38a:	42b3      	cmp	r3, r6
 800e38c:	da03      	bge.n	800e396 <__kernel_rem_pio2f+0x2e6>
 800e38e:	001f      	movs	r7, r3
 800e390:	e6f3      	b.n	800e17a <__kernel_rem_pio2f+0xca>
 800e392:	2301      	movs	r3, #1
 800e394:	e7ea      	b.n	800e36c <__kernel_rem_pio2f+0x2bc>
 800e396:	00b3      	lsls	r3, r6, #2
 800e398:	9303      	str	r3, [sp, #12]
 800e39a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e39c:	00b2      	lsls	r2, r6, #2
 800e39e:	5898      	ldr	r0, [r3, r2]
 800e3a0:	f7f3 f972 	bl	8001688 <__aeabi_i2f>
 800e3a4:	2700      	movs	r7, #0
 800e3a6:	2500      	movs	r5, #0
 800e3a8:	6020      	str	r0, [r4, #0]
 800e3aa:	9b05      	ldr	r3, [sp, #20]
 800e3ac:	429f      	cmp	r7, r3
 800e3ae:	dd07      	ble.n	800e3c0 <__kernel_rem_pio2f+0x310>
 800e3b0:	21f0      	movs	r1, #240	@ 0xf0
 800e3b2:	9a03      	ldr	r2, [sp, #12]
 800e3b4:	ab0c      	add	r3, sp, #48	@ 0x30
 800e3b6:	185b      	adds	r3, r3, r1
 800e3b8:	509d      	str	r5, [r3, r2]
 800e3ba:	3601      	adds	r6, #1
 800e3bc:	3404      	adds	r4, #4
 800e3be:	e7e3      	b.n	800e388 <__kernel_rem_pio2f+0x2d8>
 800e3c0:	00bb      	lsls	r3, r7, #2
 800e3c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e3c4:	425a      	negs	r2, r3
 800e3c6:	58c9      	ldr	r1, [r1, r3]
 800e3c8:	58a0      	ldr	r0, [r4, r2]
 800e3ca:	f7f2 fd69 	bl	8000ea0 <__aeabi_fmul>
 800e3ce:	1c01      	adds	r1, r0, #0
 800e3d0:	1c28      	adds	r0, r5, #0
 800e3d2:	f7f2 f9a5 	bl	8000720 <__aeabi_fadd>
 800e3d6:	3701      	adds	r7, #1
 800e3d8:	1c05      	adds	r5, r0, #0
 800e3da:	e7e6      	b.n	800e3aa <__kernel_rem_pio2f+0x2fa>
 800e3dc:	0800f038 	.word	0x0800f038
 800e3e0:	0800f00c 	.word	0x0800f00c
 800e3e4:	9b08      	ldr	r3, [sp, #32]
 800e3e6:	9a06      	ldr	r2, [sp, #24]
 800e3e8:	1c20      	adds	r0, r4, #0
 800e3ea:	1a99      	subs	r1, r3, r2
 800e3ec:	f000 f900 	bl	800e5f0 <scalbnf>
 800e3f0:	2187      	movs	r1, #135	@ 0x87
 800e3f2:	05c9      	lsls	r1, r1, #23
 800e3f4:	1c04      	adds	r4, r0, #0
 800e3f6:	f7f2 f885 	bl	8000504 <__aeabi_fcmpge>
 800e3fa:	2800      	cmp	r0, #0
 800e3fc:	d021      	beq.n	800e442 <__kernel_rem_pio2f+0x392>
 800e3fe:	21ee      	movs	r1, #238	@ 0xee
 800e400:	1c20      	adds	r0, r4, #0
 800e402:	0589      	lsls	r1, r1, #22
 800e404:	f7f2 fd4c 	bl	8000ea0 <__aeabi_fmul>
 800e408:	f7f3 f91e 	bl	8001648 <__aeabi_f2iz>
 800e40c:	f7f3 f93c 	bl	8001688 <__aeabi_i2f>
 800e410:	2187      	movs	r1, #135	@ 0x87
 800e412:	05c9      	lsls	r1, r1, #23
 800e414:	1c05      	adds	r5, r0, #0
 800e416:	f7f2 fd43 	bl	8000ea0 <__aeabi_fmul>
 800e41a:	1c01      	adds	r1, r0, #0
 800e41c:	1c20      	adds	r0, r4, #0
 800e41e:	f7f2 fe99 	bl	8001154 <__aeabi_fsub>
 800e422:	f7f3 f911 	bl	8001648 <__aeabi_f2iz>
 800e426:	00be      	lsls	r6, r7, #2
 800e428:	ab0c      	add	r3, sp, #48	@ 0x30
 800e42a:	5198      	str	r0, [r3, r6]
 800e42c:	9b00      	ldr	r3, [sp, #0]
 800e42e:	1c28      	adds	r0, r5, #0
 800e430:	3308      	adds	r3, #8
 800e432:	9300      	str	r3, [sp, #0]
 800e434:	f7f3 f908 	bl	8001648 <__aeabi_f2iz>
 800e438:	3701      	adds	r7, #1
 800e43a:	00bc      	lsls	r4, r7, #2
 800e43c:	ab0c      	add	r3, sp, #48	@ 0x30
 800e43e:	5118      	str	r0, [r3, r4]
 800e440:	e753      	b.n	800e2ea <__kernel_rem_pio2f+0x23a>
 800e442:	1c20      	adds	r0, r4, #0
 800e444:	f7f3 f900 	bl	8001648 <__aeabi_f2iz>
 800e448:	00bd      	lsls	r5, r7, #2
 800e44a:	ab0c      	add	r3, sp, #48	@ 0x30
 800e44c:	5158      	str	r0, [r3, r5]
 800e44e:	e74c      	b.n	800e2ea <__kernel_rem_pio2f+0x23a>
 800e450:	ab0c      	add	r3, sp, #48	@ 0x30
 800e452:	00ae      	lsls	r6, r5, #2
 800e454:	58f0      	ldr	r0, [r6, r3]
 800e456:	f7f3 f917 	bl	8001688 <__aeabi_i2f>
 800e45a:	1c21      	adds	r1, r4, #0
 800e45c:	f7f2 fd20 	bl	8000ea0 <__aeabi_fmul>
 800e460:	22f0      	movs	r2, #240	@ 0xf0
 800e462:	21ee      	movs	r1, #238	@ 0xee
 800e464:	ab0c      	add	r3, sp, #48	@ 0x30
 800e466:	189b      	adds	r3, r3, r2
 800e468:	5198      	str	r0, [r3, r6]
 800e46a:	0589      	lsls	r1, r1, #22
 800e46c:	1c20      	adds	r0, r4, #0
 800e46e:	f7f2 fd17 	bl	8000ea0 <__aeabi_fmul>
 800e472:	3d01      	subs	r5, #1
 800e474:	1c04      	adds	r4, r0, #0
 800e476:	e73f      	b.n	800e2f8 <__kernel_rem_pio2f+0x248>
 800e478:	9a05      	ldr	r2, [sp, #20]
 800e47a:	00ab      	lsls	r3, r5, #2
 800e47c:	58d1      	ldr	r1, [r2, r3]
 800e47e:	9a06      	ldr	r2, [sp, #24]
 800e480:	3501      	adds	r5, #1
 800e482:	58d0      	ldr	r0, [r2, r3]
 800e484:	f7f2 fd0c 	bl	8000ea0 <__aeabi_fmul>
 800e488:	1c01      	adds	r1, r0, #0
 800e48a:	1c30      	adds	r0, r6, #0
 800e48c:	f7f2 f948 	bl	8000720 <__aeabi_fadd>
 800e490:	1c06      	adds	r6, r0, #0
 800e492:	9b04      	ldr	r3, [sp, #16]
 800e494:	429d      	cmp	r5, r3
 800e496:	dc02      	bgt.n	800e49e <__kernel_rem_pio2f+0x3ee>
 800e498:	9b00      	ldr	r3, [sp, #0]
 800e49a:	429d      	cmp	r5, r3
 800e49c:	ddec      	ble.n	800e478 <__kernel_rem_pio2f+0x3c8>
 800e49e:	21a0      	movs	r1, #160	@ 0xa0
 800e4a0:	9b00      	ldr	r3, [sp, #0]
 800e4a2:	aa0c      	add	r2, sp, #48	@ 0x30
 800e4a4:	009b      	lsls	r3, r3, #2
 800e4a6:	1852      	adds	r2, r2, r1
 800e4a8:	50d6      	str	r6, [r2, r3]
 800e4aa:	3c01      	subs	r4, #1
 800e4ac:	e72a      	b.n	800e304 <__kernel_rem_pio2f+0x254>
 800e4ae:	9b62      	ldr	r3, [sp, #392]	@ 0x188
 800e4b0:	2b02      	cmp	r3, #2
 800e4b2:	dc08      	bgt.n	800e4c6 <__kernel_rem_pio2f+0x416>
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	dc58      	bgt.n	800e56a <__kernel_rem_pio2f+0x4ba>
 800e4b8:	d033      	beq.n	800e522 <__kernel_rem_pio2f+0x472>
 800e4ba:	2007      	movs	r0, #7
 800e4bc:	9b03      	ldr	r3, [sp, #12]
 800e4be:	4003      	ands	r3, r0
 800e4c0:	0018      	movs	r0, r3
 800e4c2:	b05d      	add	sp, #372	@ 0x174
 800e4c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e4c6:	9b62      	ldr	r3, [sp, #392]	@ 0x188
 800e4c8:	2b03      	cmp	r3, #3
 800e4ca:	d1f6      	bne.n	800e4ba <__kernel_rem_pio2f+0x40a>
 800e4cc:	00bb      	lsls	r3, r7, #2
 800e4ce:	aa34      	add	r2, sp, #208	@ 0xd0
 800e4d0:	18d6      	adds	r6, r2, r3
 800e4d2:	0034      	movs	r4, r6
 800e4d4:	003d      	movs	r5, r7
 800e4d6:	3c04      	subs	r4, #4
 800e4d8:	2d00      	cmp	r5, #0
 800e4da:	dc50      	bgt.n	800e57e <__kernel_rem_pio2f+0x4ce>
 800e4dc:	003d      	movs	r5, r7
 800e4de:	3e04      	subs	r6, #4
 800e4e0:	2d01      	cmp	r5, #1
 800e4e2:	dc61      	bgt.n	800e5a8 <__kernel_rem_pio2f+0x4f8>
 800e4e4:	2000      	movs	r0, #0
 800e4e6:	ac34      	add	r4, sp, #208	@ 0xd0
 800e4e8:	2f01      	cmp	r7, #1
 800e4ea:	dc71      	bgt.n	800e5d0 <__kernel_rem_pio2f+0x520>
 800e4ec:	9901      	ldr	r1, [sp, #4]
 800e4ee:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 800e4f0:	6863      	ldr	r3, [r4, #4]
 800e4f2:	2900      	cmp	r1, #0
 800e4f4:	d172      	bne.n	800e5dc <__kernel_rem_pio2f+0x52c>
 800e4f6:	9902      	ldr	r1, [sp, #8]
 800e4f8:	604b      	str	r3, [r1, #4]
 800e4fa:	000b      	movs	r3, r1
 800e4fc:	600a      	str	r2, [r1, #0]
 800e4fe:	6098      	str	r0, [r3, #8]
 800e500:	e7db      	b.n	800e4ba <__kernel_rem_pio2f+0x40a>
 800e502:	00bb      	lsls	r3, r7, #2
 800e504:	5919      	ldr	r1, [r3, r4]
 800e506:	f7f2 f90b 	bl	8000720 <__aeabi_fadd>
 800e50a:	3f01      	subs	r7, #1
 800e50c:	2f00      	cmp	r7, #0
 800e50e:	daf8      	bge.n	800e502 <__kernel_rem_pio2f+0x452>
 800e510:	9b01      	ldr	r3, [sp, #4]
 800e512:	2b00      	cmp	r3, #0
 800e514:	d002      	beq.n	800e51c <__kernel_rem_pio2f+0x46c>
 800e516:	2380      	movs	r3, #128	@ 0x80
 800e518:	061b      	lsls	r3, r3, #24
 800e51a:	18c0      	adds	r0, r0, r3
 800e51c:	9b02      	ldr	r3, [sp, #8]
 800e51e:	6018      	str	r0, [r3, #0]
 800e520:	e7cb      	b.n	800e4ba <__kernel_rem_pio2f+0x40a>
 800e522:	2000      	movs	r0, #0
 800e524:	ac34      	add	r4, sp, #208	@ 0xd0
 800e526:	e7f1      	b.n	800e50c <__kernel_rem_pio2f+0x45c>
 800e528:	00a3      	lsls	r3, r4, #2
 800e52a:	5959      	ldr	r1, [r3, r5]
 800e52c:	f7f2 f8f8 	bl	8000720 <__aeabi_fadd>
 800e530:	3c01      	subs	r4, #1
 800e532:	2c00      	cmp	r4, #0
 800e534:	daf8      	bge.n	800e528 <__kernel_rem_pio2f+0x478>
 800e536:	9a01      	ldr	r2, [sp, #4]
 800e538:	1c03      	adds	r3, r0, #0
 800e53a:	2a00      	cmp	r2, #0
 800e53c:	d002      	beq.n	800e544 <__kernel_rem_pio2f+0x494>
 800e53e:	2380      	movs	r3, #128	@ 0x80
 800e540:	061b      	lsls	r3, r3, #24
 800e542:	18c3      	adds	r3, r0, r3
 800e544:	9a02      	ldr	r2, [sp, #8]
 800e546:	1c01      	adds	r1, r0, #0
 800e548:	6013      	str	r3, [r2, #0]
 800e54a:	9834      	ldr	r0, [sp, #208]	@ 0xd0
 800e54c:	f7f2 fe02 	bl	8001154 <__aeabi_fsub>
 800e550:	2401      	movs	r4, #1
 800e552:	ad34      	add	r5, sp, #208	@ 0xd0
 800e554:	42a7      	cmp	r7, r4
 800e556:	da0c      	bge.n	800e572 <__kernel_rem_pio2f+0x4c2>
 800e558:	9b01      	ldr	r3, [sp, #4]
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d002      	beq.n	800e564 <__kernel_rem_pio2f+0x4b4>
 800e55e:	2380      	movs	r3, #128	@ 0x80
 800e560:	061b      	lsls	r3, r3, #24
 800e562:	18c0      	adds	r0, r0, r3
 800e564:	9b02      	ldr	r3, [sp, #8]
 800e566:	6058      	str	r0, [r3, #4]
 800e568:	e7a7      	b.n	800e4ba <__kernel_rem_pio2f+0x40a>
 800e56a:	003c      	movs	r4, r7
 800e56c:	2000      	movs	r0, #0
 800e56e:	ad34      	add	r5, sp, #208	@ 0xd0
 800e570:	e7df      	b.n	800e532 <__kernel_rem_pio2f+0x482>
 800e572:	00a3      	lsls	r3, r4, #2
 800e574:	5959      	ldr	r1, [r3, r5]
 800e576:	f7f2 f8d3 	bl	8000720 <__aeabi_fadd>
 800e57a:	3401      	adds	r4, #1
 800e57c:	e7ea      	b.n	800e554 <__kernel_rem_pio2f+0x4a4>
 800e57e:	6823      	ldr	r3, [r4, #0]
 800e580:	3d01      	subs	r5, #1
 800e582:	9300      	str	r3, [sp, #0]
 800e584:	6863      	ldr	r3, [r4, #4]
 800e586:	9800      	ldr	r0, [sp, #0]
 800e588:	1c19      	adds	r1, r3, #0
 800e58a:	9304      	str	r3, [sp, #16]
 800e58c:	f7f2 f8c8 	bl	8000720 <__aeabi_fadd>
 800e590:	1c01      	adds	r1, r0, #0
 800e592:	9005      	str	r0, [sp, #20]
 800e594:	9800      	ldr	r0, [sp, #0]
 800e596:	f7f2 fddd 	bl	8001154 <__aeabi_fsub>
 800e59a:	9904      	ldr	r1, [sp, #16]
 800e59c:	f7f2 f8c0 	bl	8000720 <__aeabi_fadd>
 800e5a0:	9b05      	ldr	r3, [sp, #20]
 800e5a2:	6060      	str	r0, [r4, #4]
 800e5a4:	6023      	str	r3, [r4, #0]
 800e5a6:	e796      	b.n	800e4d6 <__kernel_rem_pio2f+0x426>
 800e5a8:	6833      	ldr	r3, [r6, #0]
 800e5aa:	3d01      	subs	r5, #1
 800e5ac:	9300      	str	r3, [sp, #0]
 800e5ae:	6873      	ldr	r3, [r6, #4]
 800e5b0:	9800      	ldr	r0, [sp, #0]
 800e5b2:	1c19      	adds	r1, r3, #0
 800e5b4:	9304      	str	r3, [sp, #16]
 800e5b6:	f7f2 f8b3 	bl	8000720 <__aeabi_fadd>
 800e5ba:	1c01      	adds	r1, r0, #0
 800e5bc:	1c04      	adds	r4, r0, #0
 800e5be:	9800      	ldr	r0, [sp, #0]
 800e5c0:	f7f2 fdc8 	bl	8001154 <__aeabi_fsub>
 800e5c4:	9904      	ldr	r1, [sp, #16]
 800e5c6:	f7f2 f8ab 	bl	8000720 <__aeabi_fadd>
 800e5ca:	6034      	str	r4, [r6, #0]
 800e5cc:	6070      	str	r0, [r6, #4]
 800e5ce:	e786      	b.n	800e4de <__kernel_rem_pio2f+0x42e>
 800e5d0:	00bb      	lsls	r3, r7, #2
 800e5d2:	58e1      	ldr	r1, [r4, r3]
 800e5d4:	f7f2 f8a4 	bl	8000720 <__aeabi_fadd>
 800e5d8:	3f01      	subs	r7, #1
 800e5da:	e785      	b.n	800e4e8 <__kernel_rem_pio2f+0x438>
 800e5dc:	2180      	movs	r1, #128	@ 0x80
 800e5de:	9c02      	ldr	r4, [sp, #8]
 800e5e0:	0609      	lsls	r1, r1, #24
 800e5e2:	185b      	adds	r3, r3, r1
 800e5e4:	1852      	adds	r2, r2, r1
 800e5e6:	6063      	str	r3, [r4, #4]
 800e5e8:	6022      	str	r2, [r4, #0]
 800e5ea:	0023      	movs	r3, r4
 800e5ec:	1840      	adds	r0, r0, r1
 800e5ee:	e786      	b.n	800e4fe <__kernel_rem_pio2f+0x44e>

0800e5f0 <scalbnf>:
 800e5f0:	0043      	lsls	r3, r0, #1
 800e5f2:	b570      	push	{r4, r5, r6, lr}
 800e5f4:	0002      	movs	r2, r0
 800e5f6:	000c      	movs	r4, r1
 800e5f8:	085d      	lsrs	r5, r3, #1
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d006      	beq.n	800e60c <scalbnf+0x1c>
 800e5fe:	21ff      	movs	r1, #255	@ 0xff
 800e600:	05c9      	lsls	r1, r1, #23
 800e602:	428d      	cmp	r5, r1
 800e604:	d303      	bcc.n	800e60e <scalbnf+0x1e>
 800e606:	1c01      	adds	r1, r0, #0
 800e608:	f7f2 f88a 	bl	8000720 <__aeabi_fadd>
 800e60c:	bd70      	pop	{r4, r5, r6, pc}
 800e60e:	4208      	tst	r0, r1
 800e610:	d118      	bne.n	800e644 <scalbnf+0x54>
 800e612:	2198      	movs	r1, #152	@ 0x98
 800e614:	05c9      	lsls	r1, r1, #23
 800e616:	f7f2 fc43 	bl	8000ea0 <__aeabi_fmul>
 800e61a:	4b19      	ldr	r3, [pc, #100]	@ (800e680 <scalbnf+0x90>)
 800e61c:	429c      	cmp	r4, r3
 800e61e:	db0d      	blt.n	800e63c <scalbnf+0x4c>
 800e620:	0002      	movs	r2, r0
 800e622:	15c3      	asrs	r3, r0, #23
 800e624:	b2db      	uxtb	r3, r3
 800e626:	3b19      	subs	r3, #25
 800e628:	4916      	ldr	r1, [pc, #88]	@ (800e684 <scalbnf+0x94>)
 800e62a:	428c      	cmp	r4, r1
 800e62c:	dd0c      	ble.n	800e648 <scalbnf+0x58>
 800e62e:	4b16      	ldr	r3, [pc, #88]	@ (800e688 <scalbnf+0x98>)
 800e630:	2800      	cmp	r0, #0
 800e632:	da00      	bge.n	800e636 <scalbnf+0x46>
 800e634:	4b15      	ldr	r3, [pc, #84]	@ (800e68c <scalbnf+0x9c>)
 800e636:	4914      	ldr	r1, [pc, #80]	@ (800e688 <scalbnf+0x98>)
 800e638:	1c18      	adds	r0, r3, #0
 800e63a:	e000      	b.n	800e63e <scalbnf+0x4e>
 800e63c:	4914      	ldr	r1, [pc, #80]	@ (800e690 <scalbnf+0xa0>)
 800e63e:	f7f2 fc2f 	bl	8000ea0 <__aeabi_fmul>
 800e642:	e7e3      	b.n	800e60c <scalbnf+0x1c>
 800e644:	0e1b      	lsrs	r3, r3, #24
 800e646:	e7ef      	b.n	800e628 <scalbnf+0x38>
 800e648:	1919      	adds	r1, r3, r4
 800e64a:	29fe      	cmp	r1, #254	@ 0xfe
 800e64c:	dcef      	bgt.n	800e62e <scalbnf+0x3e>
 800e64e:	2900      	cmp	r1, #0
 800e650:	dd04      	ble.n	800e65c <scalbnf+0x6c>
 800e652:	4810      	ldr	r0, [pc, #64]	@ (800e694 <scalbnf+0xa4>)
 800e654:	05c9      	lsls	r1, r1, #23
 800e656:	4010      	ands	r0, r2
 800e658:	4308      	orrs	r0, r1
 800e65a:	e7d7      	b.n	800e60c <scalbnf+0x1c>
 800e65c:	000b      	movs	r3, r1
 800e65e:	3316      	adds	r3, #22
 800e660:	da05      	bge.n	800e66e <scalbnf+0x7e>
 800e662:	4b0b      	ldr	r3, [pc, #44]	@ (800e690 <scalbnf+0xa0>)
 800e664:	2800      	cmp	r0, #0
 800e666:	da00      	bge.n	800e66a <scalbnf+0x7a>
 800e668:	4b0b      	ldr	r3, [pc, #44]	@ (800e698 <scalbnf+0xa8>)
 800e66a:	4909      	ldr	r1, [pc, #36]	@ (800e690 <scalbnf+0xa0>)
 800e66c:	e7e4      	b.n	800e638 <scalbnf+0x48>
 800e66e:	3119      	adds	r1, #25
 800e670:	05c8      	lsls	r0, r1, #23
 800e672:	21cc      	movs	r1, #204	@ 0xcc
 800e674:	4b07      	ldr	r3, [pc, #28]	@ (800e694 <scalbnf+0xa4>)
 800e676:	0589      	lsls	r1, r1, #22
 800e678:	401a      	ands	r2, r3
 800e67a:	4310      	orrs	r0, r2
 800e67c:	e7df      	b.n	800e63e <scalbnf+0x4e>
 800e67e:	46c0      	nop			@ (mov r8, r8)
 800e680:	ffff3cb0 	.word	0xffff3cb0
 800e684:	0000c350 	.word	0x0000c350
 800e688:	7149f2ca 	.word	0x7149f2ca
 800e68c:	f149f2ca 	.word	0xf149f2ca
 800e690:	0da24260 	.word	0x0da24260
 800e694:	807fffff 	.word	0x807fffff
 800e698:	8da24260 	.word	0x8da24260

0800e69c <floorf>:
 800e69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e69e:	0045      	lsls	r5, r0, #1
 800e6a0:	086e      	lsrs	r6, r5, #1
 800e6a2:	0e2d      	lsrs	r5, r5, #24
 800e6a4:	3d7f      	subs	r5, #127	@ 0x7f
 800e6a6:	0007      	movs	r7, r0
 800e6a8:	2d16      	cmp	r5, #22
 800e6aa:	dc2c      	bgt.n	800e706 <floorf+0x6a>
 800e6ac:	0004      	movs	r4, r0
 800e6ae:	2d00      	cmp	r5, #0
 800e6b0:	da15      	bge.n	800e6de <floorf+0x42>
 800e6b2:	4919      	ldr	r1, [pc, #100]	@ (800e718 <floorf+0x7c>)
 800e6b4:	f7f2 f834 	bl	8000720 <__aeabi_fadd>
 800e6b8:	2100      	movs	r1, #0
 800e6ba:	f7f1 ff19 	bl	80004f0 <__aeabi_fcmpgt>
 800e6be:	2800      	cmp	r0, #0
 800e6c0:	d00b      	beq.n	800e6da <floorf+0x3e>
 800e6c2:	2400      	movs	r4, #0
 800e6c4:	42a7      	cmp	r7, r4
 800e6c6:	da08      	bge.n	800e6da <floorf+0x3e>
 800e6c8:	1e73      	subs	r3, r6, #1
 800e6ca:	419e      	sbcs	r6, r3
 800e6cc:	23fe      	movs	r3, #254	@ 0xfe
 800e6ce:	4274      	negs	r4, r6
 800e6d0:	059b      	lsls	r3, r3, #22
 800e6d2:	401c      	ands	r4, r3
 800e6d4:	2380      	movs	r3, #128	@ 0x80
 800e6d6:	061b      	lsls	r3, r3, #24
 800e6d8:	18e4      	adds	r4, r4, r3
 800e6da:	1c20      	adds	r0, r4, #0
 800e6dc:	e01a      	b.n	800e714 <floorf+0x78>
 800e6de:	4e0f      	ldr	r6, [pc, #60]	@ (800e71c <floorf+0x80>)
 800e6e0:	412e      	asrs	r6, r5
 800e6e2:	4206      	tst	r6, r0
 800e6e4:	d016      	beq.n	800e714 <floorf+0x78>
 800e6e6:	490c      	ldr	r1, [pc, #48]	@ (800e718 <floorf+0x7c>)
 800e6e8:	f7f2 f81a 	bl	8000720 <__aeabi_fadd>
 800e6ec:	2100      	movs	r1, #0
 800e6ee:	f7f1 feff 	bl	80004f0 <__aeabi_fcmpgt>
 800e6f2:	2800      	cmp	r0, #0
 800e6f4:	d0f1      	beq.n	800e6da <floorf+0x3e>
 800e6f6:	2f00      	cmp	r7, #0
 800e6f8:	da03      	bge.n	800e702 <floorf+0x66>
 800e6fa:	2380      	movs	r3, #128	@ 0x80
 800e6fc:	041b      	lsls	r3, r3, #16
 800e6fe:	412b      	asrs	r3, r5
 800e700:	18fc      	adds	r4, r7, r3
 800e702:	43b4      	bics	r4, r6
 800e704:	e7e9      	b.n	800e6da <floorf+0x3e>
 800e706:	23ff      	movs	r3, #255	@ 0xff
 800e708:	05db      	lsls	r3, r3, #23
 800e70a:	429e      	cmp	r6, r3
 800e70c:	d302      	bcc.n	800e714 <floorf+0x78>
 800e70e:	1c01      	adds	r1, r0, #0
 800e710:	f7f2 f806 	bl	8000720 <__aeabi_fadd>
 800e714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e716:	46c0      	nop			@ (mov r8, r8)
 800e718:	7149f2ca 	.word	0x7149f2ca
 800e71c:	007fffff 	.word	0x007fffff

0800e720 <_init>:
 800e720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e722:	46c0      	nop			@ (mov r8, r8)
 800e724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e726:	bc08      	pop	{r3}
 800e728:	469e      	mov	lr, r3
 800e72a:	4770      	bx	lr

0800e72c <_fini>:
 800e72c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e72e:	46c0      	nop			@ (mov r8, r8)
 800e730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e732:	bc08      	pop	{r3}
 800e734:	469e      	mov	lr, r3
 800e736:	4770      	bx	lr
