// Seed: 161101278
module module_0 ();
  logic id_1;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    output uwire id_2,
    input wire id_3,
    input wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri1 id_10,
    output wor id_11
);
  initial
  `define pp_13 0
  supply0 id_14;
  ;
  module_0 modCall_1 ();
  assign id_14  = {-1{id_10}} / 1;
  assign `pp_13 = `pp_13;
endmodule
