--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0HTX_N     |   -2.023(R)|      FAST  |    4.507(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0HTX_P     |   -2.023(R)|      FAST  |    4.508(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_N     |   -2.023(R)|      FAST  |    4.507(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -2.023(R)|      FAST  |    4.508(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    7.273(R)|      SLOW  |   -3.270(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.279(R)|      SLOW  |   -2.003(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.128(R)|      SLOW  |   -2.009(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_PCLK                |         7.566(R)|      SLOW  |         4.452(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
SPI_DAC_A_SYNC             |        10.613(R)|      SLOW  |         6.643(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.518(R)|      SLOW  |         6.584(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |         9.832(R)|      SLOW  |         6.241(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |         7.642(F)|      SLOW  |         5.087(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |         8.504(F)|      SLOW  |         5.650(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |         7.776(F)|      SLOW  |         5.172(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        12.820(F)|      SLOW  |         8.337(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        12.614(F)|      SLOW  |         8.330(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        12.377(F)|      SLOW  |         8.147(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |         7.938(F)|      SLOW  |         5.255(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |         8.038(F)|      SLOW  |         5.332(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |         7.748(F)|      SLOW  |         5.170(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |         7.906(F)|      SLOW  |         5.262(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        10.707(F)|      SLOW  |         7.081(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |         7.603(F)|      SLOW  |         5.065(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |         8.368(F)|      SLOW  |         5.527(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |         7.762(F)|      SLOW  |         5.193(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |         7.603(F)|      SLOW  |         5.065(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        10.571(F)|      SLOW  |         7.000(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        12.237(F)|      SLOW  |         8.046(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        12.487(F)|      SLOW  |         8.189(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        13.374(F)|      SLOW  |         8.829(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        12.466(F)|      SLOW  |         8.239(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |         7.393(F)|      SLOW  |         4.932(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |         7.604(F)|      SLOW  |         5.079(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |         7.443(F)|      SLOW  |         4.982(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        13.837(F)|      SLOW  |         9.073(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        13.353(F)|      SLOW  |         8.666(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         9.371(R)|      SLOW  |         6.130(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.312(R)|      SLOW  |         5.433(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        11.780(R)|      SLOW  |         5.055(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |         9.890(R)|      SLOW  |         4.573(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |         9.892(R)|      SLOW  |         4.526(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        10.235(R)|      SLOW  |         6.061(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |         9.818(R)|      SLOW  |         6.136(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        11.209(R)|      SLOW  |         6.976(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        11.209(R)|      SLOW  |         6.990(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        10.099(R)|      SLOW  |         6.113(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        11.600(R)|      SLOW  |         6.655(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        11.500(R)|      SLOW  |         6.730(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        10.107(R)|      SLOW  |         4.976(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         9.560(R)|      SLOW  |         5.146(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         9.559(R)|      SLOW  |         4.858(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         7.312(R)|      SLOW  |         4.124(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         7.407(R)|      SLOW  |         4.541(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         7.625(R)|      SLOW  |         4.541(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         8.586(R)|      SLOW  |         5.080(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        10.533(R)|      SLOW  |         6.290(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         9.105(R)|      SLOW  |         4.629(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         9.105(R)|      SLOW  |         4.539(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        11.097(R)|      SLOW  |         4.670(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |         9.812(R)|      SLOW  |         4.591(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        11.100(R)|      SLOW  |         5.356(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |         9.179(R)|      SLOW  |         5.627(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        10.343(R)|      SLOW  |         4.721(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         9.266(R)|      SLOW  |         4.402(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         8.586(R)|      SLOW  |         4.183(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        10.836(R)|      SLOW  |         4.837(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        10.343(R)|      SLOW  |         4.576(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        10.836(R)|      SLOW  |         4.671(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        11.549(R)|      SLOW  |         4.965(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        11.549(R)|      SLOW  |         4.839(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         7.379(R)|      SLOW  |         4.854(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         6.129(R)|      SLOW  |         4.050(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        10.824(R)|      SLOW  |         6.926(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    6.497|    8.585|    3.375|    9.152|
GPIFII_PCLK_IN |    0.041|         |         |         |
RESET          |   22.294|   22.294|   16.539|   16.539|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    5.700|         |         |         |
GPIFII_PCLK_IN |    8.663|         |         |         |
RESET          |    6.597|    6.597|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.666|         |
RESET          |         |         |    2.119|    2.119|
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 15 13:21:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 602 MB



