[{"DBLP title": "Circuit techniques for dynamic variation tolerance.", "DBLP authors": ["Keith A. Bowman", "James W. Tschanz", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik", "Vivek De", "Shekhar Y. Borkar"], "year": 2009, "MAG papers": [{"PaperId": 2110283673, "PaperTitle": "circuit techniques for dynamic variation tolerance", "Year": 2009, "CitationCount": 110, "EstimatedCitation": 155, "Affiliations": {"intel": 7.0}}], "source": "ES"}, {"DBLP title": "Worst-case aggressor-victim alignment with current-source driver models.", "DBLP authors": ["Ravikishore Gandikota", "Li Ding", "Peivand Tehrani", "David T. Blaauw"], "year": 2009, "MAG papers": [{"PaperId": 2065692753, "PaperTitle": "worst case aggressor victim alignment with current source driver models", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of michigan": 2.0, "synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "A moment-based effective characterization waveform for static timing analysis.", "DBLP authors": ["David D. Ling", "Chandu Visweswariah", "Peter Feldmann", "Soroush Abbaspour"], "year": 2009, "MAG papers": [{"PaperId": 2101495896, "PaperTitle": "a moment based effective characterization waveform for static timing analysis", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "A false-path aware formal static timing analyzer considering simultaneous input transitions.", "DBLP authors": ["Shihheng Tsai", "Chung-Yang Huang"], "year": 2009, "MAG papers": [{"PaperId": 2135856243, "PaperTitle": "a false path aware formal static timing analyzer considering simultaneous input transitions", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Way Stealing: cache-assisted automatic instruction set extensions.", "DBLP authors": ["Theo Kluter", "Philip Brisk", "Paolo Ienne", "Edoardo Charbon"], "year": 2009, "MAG papers": [{"PaperId": 2099102876, "PaperTitle": "way stealing cache assisted automatic instruction set extensions", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0}}], "source": "ES"}, {"DBLP title": "SysCOLA: a framework for co-development of automotive software and system platform.", "DBLP authors": ["Zhonglei Wang", "Andreas Herkersdorf", "Wolfgang Haberl", "Martin Wechs"], "year": 2009, "MAG papers": [{"PaperId": 2136749183, "PaperTitle": "syscola a framework for co development of automotive software and system platform", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis.", "DBLP authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "J\u00fcrgen Teich", "Unmesh D. Bordoloi", "Samarjit Chakraborty"], "year": 2009, "MAG papers": [{"PaperId": 2097138479, "PaperTitle": "designing heterogeneous ecu networks via compact architecture encoding and hybrid timing analysis", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of erlangen nuremberg": 3.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating.", "DBLP authors": ["Jungseob Lee", "Nam Sung Kim"], "year": 2009, "MAG papers": [{"PaperId": 2154169726, "PaperTitle": "optimizing throughput of power and thermal constrained multicore processors using dvfs and per core power gating", "Year": 2009, "CitationCount": 64, "EstimatedCitation": 100, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study.", "DBLP authors": ["Thorlindur Thorolfsson", "Kiran Gonsalves", "Paul D. Franzon"], "year": 2009, "MAG papers": [{"PaperId": 2157427983, "PaperTitle": "design automation for a 3dic fft processor for synthetic aperture radar a case study", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 57, "Affiliations": {"north carolina state university": 3.0}}], "source": "ES"}, {"DBLP title": "Selective wordline voltage boosting for caches to manage yield under process variations.", "DBLP authors": ["Yan Pan", "Joonho Kong", "Serkan Ozdemir", "Gokhan Memik", "Sung Woo Chung"], "year": 2009, "MAG papers": [{"PaperId": 2111591242, "PaperTitle": "selective wordline voltage boosting for caches to manage yield under process variations", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"northwestern university": 3.0, "korea university": 2.0}}], "source": "ES"}, {"DBLP title": "Double patterning lithography friendly detailed routing with redundant via consideration.", "DBLP authors": ["Kun Yuan", "Katrina Lu", "David Z. Pan"], "year": 2009, "MAG papers": [{"PaperId": 2145674973, "PaperTitle": "double patterning lithography friendly detailed routing with redundant via consideration", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Use of lithography simulation for the calibration of equation-based design rule checks.", "DBLP authors": ["David Abercrombie", "Fedor Pikus", "Cosmin Cazan"], "year": 2009, "MAG papers": [{"PaperId": 2002985325, "PaperTitle": "use of lithography simulation for the calibration of equation based design rule checks", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"mentor graphics": 3.0}}], "source": "ES"}, {"DBLP title": "Carbon nanotube circuits in the presence of carbon nanotube density variations.", "DBLP authors": ["Jie Zhang", "Nishant Patil", "Arash Hazeghi", "Subhasish Mitra"], "year": 2009, "MAG papers": [{"PaperId": 2100890870, "PaperTitle": "carbon nanotube circuits in the presence of carbon nanotube density variations", "Year": 2009, "CitationCount": 72, "EstimatedCitation": 108, "Affiliations": {"stanford university": 4.0}}], "source": "ES"}, {"DBLP title": "Decoding nanowire arrays fabricated with the multi-spacer patterning technique.", "DBLP authors": ["M. Haykel Ben Jamaa", "Yusuf Leblebici", "Giovanni De Micheli"], "year": 2009, "MAG papers": [{"PaperId": 2132818638, "PaperTitle": "decoding nanowire arrays fabricated with the multi spacer patterning technique", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Boolean logic function synthesis for generalised threshold gate circuits.", "DBLP authors": ["Marek A. Bawiec", "Maciej Nikodem"], "year": 2009, "MAG papers": [{"PaperId": 2145294151, "PaperTitle": "boolean logic function synthesis for generalised threshold gate circuits", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"wroclaw university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Improving STT MRAM storage density through smaller-than-worst-case transistor sizing.", "DBLP authors": ["Wei Xu", "Yiran Chen", "Xiaobin Wang", "Tong Zhang"], "year": 2009, "MAG papers": [{"PaperId": 2106738517, "PaperTitle": "improving stt mram storage density through smaller than worst case transistor sizing", "Year": 2009, "CitationCount": 51, "EstimatedCitation": 79, "Affiliations": {"seagate technology": 2.0, "rensselaer polytechnic institute": 2.0}}], "source": "ES"}, {"DBLP title": "Device/circuit interactions at 22nm technology node.", "DBLP authors": ["Kaushik Roy", "Jaydeep P. Kulkarni", "Sumeet Kumar Gupta"], "year": 2009, "MAG papers": [{"PaperId": 2147793571, "PaperTitle": "device circuit interactions at 22nm technology node", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability.", "DBLP authors": ["Lerong Cheng", "Puneet Gupta", "Costas J. Spanos", "Kun Qian", "Lei He"], "year": 2009, "MAG papers": [{"PaperId": 2126210007, "PaperTitle": "physically justifiable die level modeling of spatial variation in view of systematic across wafer variability", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of california los angeles": 3.0, "university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "A Gaussian mixture model for statistical timing analysis.", "DBLP authors": ["Shingo Takahashi", "Yuki Yoshida", "Shuji Tsukiyama"], "year": 2009, "MAG papers": [{"PaperId": 2154877134, "PaperTitle": "a gaussian mixture model for statistical timing analysis", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nec": 1.0, "chuo university": 2.0}}], "source": "ES"}, {"DBLP title": "A stochastic jitter model for analyzing digital timing-recovery circuits.", "DBLP authors": ["James R. Burnham", "Chih-Kong Ken Yang", "Haitham A. Hindi"], "year": 2009, "MAG papers": [{"PaperId": 2168610887, "PaperTitle": "a stochastic jitter model for analyzing digital timing recovery circuits", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Statistical ordering of correlated timing quantities and its application for path ranking.", "DBLP authors": ["Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov"], "year": 2009, "MAG papers": [{"PaperId": 2119225580, "PaperTitle": "statistical ordering of correlated timing quantities and its application for path ranking", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "A parametric approach for handling local variation effects in timing analysis.", "DBLP authors": ["Ayhan A. Mutlu", "Jiayong Le", "Ruben Molina", "Mustafa Celik"], "year": 2009, "MAG papers": [{"PaperId": 2160859600, "PaperTitle": "a parametric approach for handling local variation effects in timing analysis", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Non-intrusive dynamic application profiling for multitasked applications.", "DBLP authors": ["Karthik Shankar", "Roman L. Lysecky"], "year": 2009, "MAG papers": [{"PaperId": 2115597180, "PaperTitle": "non intrusive dynamic application profiling for multitasked applications", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "A trace-capable instruction cache for cost efficient real-time program trace compression in SoC.", "DBLP authors": ["Chun-Hung Lai", "Fu-Ching Yang", "Chung-Fu Kao", "Ing-Jer Huang"], "year": 2009, "MAG papers": [{"PaperId": 2161425874, "PaperTitle": "a trace capable instruction cache for cost efficient real time program trace compression in soc", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national sun yat sen university": 4.0}}], "source": "ES"}, {"DBLP title": "Generating test programs to cover pipeline interactions.", "DBLP authors": ["Thanh Nga Dang", "Abhik Roychoudhury", "Tulika Mitra", "Prabhat Mishra"], "year": 2009, "MAG papers": [{"PaperId": 2106340343, "PaperTitle": "generating test programs to cover pipeline interactions", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of florida": 1.0, "national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core.", "DBLP authors": ["Chi-Neng Wen", "Shu-Hsuan Chou", "Tien-Fu Chen", "Alan Peisheng Su"], "year": 2009, "MAG papers": [{"PaperId": 2117342547, "PaperTitle": "nuda a non uniform debugging architecture and non intrusive race detection for many core", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national chung cheng university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence.", "DBLP authors": ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw", "Saumil Shah", "Steffen Rochel"], "year": 2009, "MAG papers": [{"PaperId": 1998233747, "PaperTitle": "efficient smart sampling based full chip leakage analysis for intra die variation considering state dependence", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Resurrecting infeasible clock-gating functions.", "DBLP authors": ["Eli Arbel", "Cindy Eisner", "Oleg Rokhlenko"], "year": 2009, "MAG papers": [{"PaperId": 2098560306, "PaperTitle": "resurrecting infeasible clock gating functions", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications.", "DBLP authors": ["Renshen Wang", "Nan-Chi Chou", "Bill Salefski", "Chung-Kuan Cheng"], "year": 2009, "MAG papers": [{"PaperId": 2098877223, "PaperTitle": "low power gated bus synthesis using shortest path steiner graph for system on chip communications", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california san diego": 2.0, "mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "ActivaSC: a highly efficient and non-intrusive extension for activity-based analysis of SystemC models.", "DBLP authors": ["Cedric Walravens", "Yves Vanderperren", "Wim Dehaene"], "year": 2009, "MAG papers": [{"PaperId": 2107839294, "PaperTitle": "activasc a highly efficient and non intrusive extension for activity based analysis of systemc models", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Holistic verification: myth or magic bullet?", "DBLP authors": ["Pradip A. Thaker"], "year": 2009, "MAG papers": [{"PaperId": 2110083279, "PaperTitle": "holistic verification myth or magic bullet", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"analog devices": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting \"architecture for verification\" to streamline the verification process.", "DBLP authors": ["Dave Whipp"], "year": 2009, "MAG papers": [{"PaperId": 2034768247, "PaperTitle": "exploiting architecture for verification to streamline the verification process", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Role of the verification team throughout the ASIC development life cycle.", "DBLP authors": ["Eric Chesters"], "year": 2009, "MAG papers": [{"PaperId": 2170884652, "PaperTitle": "role of the verification team throughout the asic development life cycle", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"cisco systems inc": 1.0}}], "source": "ES"}, {"DBLP title": "An efficient approach for system-level timing simulation of compiler-optimized embedded software.", "DBLP authors": ["Zhonglei Wang", "Andreas Herkersdorf"], "year": 2009, "MAG papers": [{"PaperId": 2105974337, "PaperTitle": "an efficient approach for system level timing simulation of compiler optimized embedded software", "Year": 2009, "CitationCount": 55, "EstimatedCitation": 73, "Affiliations": {"technische universitat munchen": 2.0}}], "source": "ES"}, {"DBLP title": "MPTLsim: a simulator for X86 multicore processors.", "DBLP authors": ["Hui Zeng", "Matt T. Yourst", "Kanad Ghose", "Dmitry V. Ponomarev"], "year": 2009, "MAG papers": [{"PaperId": 2169605615, "PaperTitle": "mptlsim a simulator for x86 multicore processors", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"binghamton university": 4.0}}], "source": "ES"}, {"DBLP title": "Trace-driven workload simulation method for Multiprocessor System-On-Chips.", "DBLP authors": ["Tsuyoshi Isshiki", "Dongju Li", "Hiroaki Kunieda", "Toshio Isomura", "Kazuo Satou"], "year": 2009, "MAG papers": [{"PaperId": 2994908368, "PaperTitle": "trace driven workload simulation method for multiprocessor system on chips", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2116696577, "PaperTitle": "trace driven workload simulation method for multiprocessor system on chips", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"tokyo institute of technology": 3.0, "toyota": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis and mitigation of process variation impacts on Power-Attack Tolerance.", "DBLP authors": ["Lang Lin", "Wayne P. Burleson"], "year": 2009, "MAG papers": [{"PaperId": 2097916567, "PaperTitle": "analysis and mitigation of process variation impacts on power attack tolerance", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Evaluating design trade-offs in customizable processors.", "DBLP authors": ["Unmesh D. Bordoloi", "Huynh Phung Huynh", "Samarjit Chakraborty", "Tulika Mitra"], "year": 2009, "MAG papers": [{"PaperId": 2170000711, "PaperTitle": "evaluating design trade offs in customizable processors", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national university of singapore": 2.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "A design flow for application specific heterogeneous pipelined multiprocessor systems.", "DBLP authors": ["Haris Javaid", "Sri Parameswaran"], "year": 2009, "MAG papers": [{"PaperId": 2122633835, "PaperTitle": "a design flow for application specific heterogeneous pipelined multiprocessor systems", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of new south wales": 2.0}}], "source": "ES"}, {"DBLP title": "Xquasher: a tool for efficient computation of multiple linear expressions.", "DBLP authors": ["Arash Arfaee", "Ali Irturk", "Nikolay Laptev", "Farzan Fallah", "Ryan Kastner"], "year": 2009, "MAG papers": [{"PaperId": 2121760812, "PaperTitle": "xquasher a tool for efficient computation of multiple linear expressions", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california san diego": 3.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "ILP-based pin-count aware design methodology for microfluidic biochips.", "DBLP authors": ["Cliff Chiung-Yu Lin", "Yao-Wen Chang"], "year": 2009, "MAG papers": [{"PaperId": 2090869660, "PaperTitle": "ilp based pin count aware design methodology for microfluidic biochips", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration.", "DBLP authors": ["Duo Ding", "Yilin Zhang", "Haiyu Huang", "Ray T. Chen", "David Z. Pan"], "year": 2009, "MAG papers": [{"PaperId": 2112888151, "PaperTitle": "o router an optical routing framework for low power on chip silicon nano photonic integration", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"university of texas at austin": 5.0}}], "source": "ES"}, {"DBLP title": "BDD-based synthesis of reversible logic for large functions.", "DBLP authors": ["Robert Wille", "Rolf Drechsler"], "year": 2009, "MAG papers": [{"PaperId": 2122701426, "PaperTitle": "bdd based synthesis of reversible logic for large functions", "Year": 2009, "CitationCount": 263, "EstimatedCitation": 359, "Affiliations": {"university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Soft connections: addressing the hardware-design modularity problem.", "DBLP authors": ["Michael Pellauer", "Michael Adler", "Derek Chiou", "Joel S. Emer"], "year": 2009, "MAG papers": [{"PaperId": 2095353352, "PaperTitle": "soft connections addressing the hardware design modularity problem", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"intel": 1.0, "massachusetts institute of technology": 2.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "A computing origami: folding streams in FPGAs.", "DBLP authors": ["Andrei Hagiescu", "Weng-Fai Wong", "David F. Bacon", "Rodric M. Rabbah"], "year": 2009, "MAG papers": [{"PaperId": 2114324808, "PaperTitle": "a computing origami folding streams in fpgas", "Year": 2009, "CitationCount": 39, "EstimatedCitation": 64, "Affiliations": {"national university of singapore": 2.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Retiming and recycling for elastic systems with early evaluation.", "DBLP authors": ["Dmitry Bufistov", "Jordi Cortadella", "Marc Galceran Oms", "Jorge J\u00falvez", "Michael Kishinevsky"], "year": 2009, "MAG papers": [{"PaperId": 2104437253, "PaperTitle": "retiming and recycling for elastic systems with early evaluation", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"intel": 1.0, "polytechnic university of catalonia": 3.0, "university of zaragoza": 1.0}}], "source": "ES"}, {"DBLP title": "Speculation in elastic systems.", "DBLP authors": ["Marc Galceran Oms", "Jordi Cortadella", "Michael Kishinevsky"], "year": 2009, "MAG papers": [{"PaperId": 2099316112, "PaperTitle": "speculation in elastic systems", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"polytechnic university of catalonia": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions.", "DBLP authors": ["Nishant Patil", "Albert Lin", "Jie Zhang", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2009, "MAG papers": [{"PaperId": 2140288260, "PaperTitle": "digital vlsi logic technology using carbon nanotube fets frequently asked questions", "Year": 2009, "CitationCount": 42, "EstimatedCitation": 65, "Affiliations": {"stanford university": 5.0}}], "source": "ES"}, {"DBLP title": "CMOS scaling beyond 32nm: challenges and opportunities.", "DBLP authors": ["Kelin J. Kuhn"], "year": 2009, "MAG papers": [{"PaperId": 1988144146, "PaperTitle": "cmos scaling beyond 32nm challenges and opportunities", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "An O(n log n) path-based obstacle-avoiding algorithm for rectilinear Steiner tree construction.", "DBLP authors": ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Yao-Hsin Chou"], "year": 2009, "MAG papers": [{"PaperId": 2155807996, "PaperTitle": "an o n log n path based obstacle avoiding algorithm for rectilinear steiner tree construction", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national taiwan university": 3.0, "feng chia university": 1.0}}], "source": "ES"}, {"DBLP title": "GRIP: scalable 3D global routing using integer programming.", "DBLP authors": ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "year": 2009, "MAG papers": [{"PaperId": 1977024562, "PaperTitle": "grip scalable 3d global routing using integer programming", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 58, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic bus planner for dense PCBs.", "DBLP authors": ["Hui Kong", "Tan Yan", "Martin D. F. Wong"], "year": 2009, "MAG papers": [{"PaperId": 2145273649, "PaperTitle": "automatic bus planner for dense pcbs", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "A correct network flow model for escape routing.", "DBLP authors": ["Tan Yan", "Martin D. F. Wong"], "year": 2009, "MAG papers": [{"PaperId": 2138421468, "PaperTitle": "a correct network flow model for escape routing", "Year": 2009, "CitationCount": 49, "EstimatedCitation": 75, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Flip-chip routing with unified area-I/O pad assignments for package-board co-design.", "DBLP authors": ["Jia-Wei Fang", "Martin D. F. Wong", "Yao-Wen Chang"], "year": 2009, "MAG papers": [{"PaperId": 2144672268, "PaperTitle": "flip chip routing with unified area i o pad assignments for package board co design", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"national taiwan university": 1.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Statistical multilayer process space coverage for at-speed test.", "DBLP authors": ["Jinjun Xiong", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"], "year": 2009, "MAG papers": [{"PaperId": 2159006760, "PaperTitle": "statistical multilayer process space coverage for at speed test", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"ibm": 3.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Speedpath analysis based on hypothesis pruning and ranking.", "DBLP authors": ["Nicholas Callegari", "Li-C. Wang", "Pouria Bastani"], "year": 2009, "MAG papers": [{"PaperId": 2118934558, "PaperTitle": "speedpath analysis based on hypothesis pruning and ranking", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california santa barbara": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Interconnection fabric design for tracing signals in post-silicon validation.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2009, "MAG papers": [{"PaperId": 2137123439, "PaperTitle": "interconnection fabric design for tracing signals in post silicon validation", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Online cache state dumping for processor debug.", "DBLP authors": ["Anant Vishnoi", "Preeti Ranjan Panda", "M. Balakrishnan"], "year": 2009, "MAG papers": [{"PaperId": 2124918600, "PaperTitle": "online cache state dumping for processor debug", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of technology delhi": 3.0}}], "source": "ES"}, {"DBLP title": "Finding deterministic solution from underdetermined equation: large-scale performance modeling by least angle regression.", "DBLP authors": ["Xin Li"], "year": 2009, "MAG papers": [{"PaperId": 2102649620, "PaperTitle": "finding deterministic solution from underdetermined equation large scale performance modeling by least angle regression", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "A robust and efficient harmonic balance (HB) using direct solution of HB Jacobian.", "DBLP authors": ["Amit Mehrotra", "Abhishek Somani"], "year": 2009, "MAG papers": [{"PaperId": 2169235784, "PaperTitle": "a robust and efficient harmonic balance hb using direct solution of hb jacobian", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Stochastic steady-state and AC analyses of mixed-signal systems.", "DBLP authors": ["Jaeha Kim", "Jihong Ren", "Mark A. Horowitz"], "year": 2009, "MAG papers": [{"PaperId": 2152731664, "PaperTitle": "stochastic steady state and ac analyses of mixed signal systems", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"rambus": 1.0, "stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Parallelizable stable explicit numerical integration for efficient circuit simulation.", "DBLP authors": ["Wei Dong", "Peng Li"], "year": 2009, "MAG papers": [{"PaperId": 2135469667, "PaperTitle": "parallelizable stable explicit numerical integration for efficient circuit simulation", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient design-specific worst-case corner extraction for integrated circuits.", "DBLP authors": ["Hong Zhang", "Tsung-Hao Chen", "Ming Yuan Ting", "Xin Li"], "year": 2009, "MAG papers": [{"PaperId": 2112894859, "PaperTitle": "efficient design specific worst case corner extraction for integrated circuits", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"mentor graphics": 3.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Timing-driven optimization using lookahead logic circuits.", "DBLP authors": ["Mihir R. Choudhury", "Kartik Mohanram"], "year": 2009, "MAG papers": [{"PaperId": 2103105127, "PaperTitle": "timing driven optimization using lookahead logic circuits", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Simulation and SAT-based Boolean matching for large Boolean networks.", "DBLP authors": ["Kuo-Hua Wang", "Chung-Ming Chan", "Jung-Chang Liu"], "year": 2009, "MAG papers": [{"PaperId": 2124007265, "PaperTitle": "simulation and sat based boolean matching for large boolean networks", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"fu jen catholic university": 3.0}}], "source": "ES"}, {"DBLP title": "New spare cell design for IR drop minimization in Engineering Change Order.", "DBLP authors": ["Hsien-Te Chen", "Chieh-Chun Chang", "TingTing Hwang"], "year": 2009, "MAG papers": [{"PaperId": 2129361327, "PaperTitle": "new spare cell design for ir drop minimization in engineering change order", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Matching-based minimum-cost spare cell selection for design changes.", "DBLP authors": ["Iris Hui-Ru Jiang", "Hua-Yu Chang", "Liang-Gi Chang", "Huang-Bi Hung"], "year": 2009, "MAG papers": [{"PaperId": 2113152666, "PaperTitle": "matching based minimum cost spare cell selection for design changes", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Handling don't-care conditions in high-level synthesis and application for reducing initialized registers.", "DBLP authors": ["Hong-Zu Chou", "Kai-Hui Chang", "Sy-Yen Kuo"], "year": 2009, "MAG papers": [{"PaperId": 2147965637, "PaperTitle": "handling don t care conditions in high level synthesis and application for reducing initialized registers", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "How to make computers that work like the brain.", "DBLP authors": ["Dileep George"], "year": 2009, "MAG papers": [{"PaperId": 1967405836, "PaperTitle": "how to make computers that work like the brain", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion.", "DBLP authors": ["Shiyan Hu", "Zhuo Li", "Charles J. Alpert"], "year": 2009, "MAG papers": [{"PaperId": 2113109796, "PaperTitle": "a fully polynomial time approximation scheme for timing driven minimum cost buffer insertion", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ibm": 2.0, "michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Spare-cell-aware multilevel analytical placement.", "DBLP authors": ["Zhe-Wei Jiang", "Meng-Kai Hsu", "Yao-Wen Chang", "Kai-Yuan Chao"], "year": 2009, "MAG papers": [{"PaperId": 2164091771, "PaperTitle": "spare cell aware multilevel analytical placement", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national taiwan university": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Handling complexities in modern large-scale mixed-size placement.", "DBLP authors": ["Jackey Z. Yan", "Natarajan Viswanathan", "Chris Chu"], "year": 2009, "MAG papers": [{"PaperId": 2160181657, "PaperTitle": "handling complexities in modern large scale mixed size placement", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"iowa state university": 3.0}}], "source": "ES"}, {"DBLP title": "RegPlace: a high quality open-source placement framework for structured ASICs.", "DBLP authors": ["Ashutosh Chakraborty", "Anurag Kumar", "David Z. Pan"], "year": 2009, "MAG papers": [{"PaperId": 2150201429, "PaperTitle": "regplace a high quality open source placement framework for structured asics", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "A novel verification technique to uncover out-of-order DUV behaviors.", "DBLP authors": ["Gabriel Marcilio", "Luiz C. V. dos Santos", "Bruno C. Albertini", "Sandro Rigo"], "year": 2009, "MAG papers": [{"PaperId": 2167581659, "PaperTitle": "a novel verification technique to uncover out of order duv behaviors", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"universidade federal de santa catarina": 2.0, "state university of campinas": 2.0}}], "source": "ES"}, {"DBLP title": "Shortening the verification cycle with synthesizable abstract models.", "DBLP authors": ["Alon Gluska", "Lior Libis"], "year": 2009, "MAG papers": [{"PaperId": 2168976370, "PaperTitle": "shortening the verification cycle with synthesizable abstract models", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"intel": 2.0}}], "source": "ES"}, {"DBLP title": "Non-cycle-accurate sequential equivalence checking.", "DBLP authors": ["Pankaj Chauhan", "Deepak Goyal", "Gagan Hasteer", "Anmol Mathur", "Nikhil Sharma"], "year": 2009, "MAG papers": [{"PaperId": 2167718692, "PaperTitle": "non cycle accurate sequential equivalence checking", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Regression verification.", "DBLP authors": ["Benny Godlin", "Ofer Strichman"], "year": 2009, "MAG papers": [{"PaperId": 2293092623, "PaperTitle": "regression verification", "Year": 2009, "CitationCount": 90, "EstimatedCitation": 122, "Affiliations": {"technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Accurate temperature estimation using noisy thermal sensors.", "DBLP authors": ["Yufu Zhang", "Ankur Srivastava"], "year": 2009, "MAG papers": [{"PaperId": 2096439694, "PaperTitle": "accurate temperature estimation using noisy thermal sensors", "Year": 2009, "CitationCount": 43, "EstimatedCitation": 62, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Spectral techniques for high-resolution thermal characterization with limited sensor data.", "DBLP authors": ["Ryan Cochran", "Sherief Reda"], "year": 2009, "MAG papers": [{"PaperId": 2110939389, "PaperTitle": "spectral techniques for high resolution thermal characterization with limited sensor data", "Year": 2009, "CitationCount": 52, "EstimatedCitation": 73, "Affiliations": {"brown university": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic thermal management via architectural adaptation.", "DBLP authors": ["Ramkumar Jayaseelan", "Tulika Mitra"], "year": 2009, "MAG papers": [{"PaperId": 2142386281, "PaperTitle": "dynamic thermal management via architectural adaptation", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 54, "Affiliations": {"national university of singapore": 2.0}}], "source": "ES"}, {"DBLP title": "On-line thermal aware dynamic voltage scaling for energy optimization with frequency/temperature dependency consideration.", "DBLP authors": ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "year": 2009, "MAG papers": [{"PaperId": 2142082169, "PaperTitle": "on line thermal aware dynamic voltage scaling for energy optimization with frequency temperature dependency consideration", "Year": 2009, "CitationCount": 63, "EstimatedCitation": 99, "Affiliations": {"linkoping university": 3.0, "ericsson": 1.0}}], "source": "ES"}, {"DBLP title": "SRAM parametric failure analysis.", "DBLP authors": ["Jian Wang", "Soner Yaldiz", "Xin Li", "Lawrence T. Pileggi"], "year": 2009, "MAG papers": [{"PaperId": 2113613740, "PaperTitle": "sram parametric failure analysis", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"carnegie mellon university": 3.0, "pdf solutions": 1.0}}], "source": "ES"}, {"DBLP title": "Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm.", "DBLP authors": ["Weiguang Sheng", "Liyi Xiao", "Zhigang Mao"], "year": 2009, "MAG papers": [{"PaperId": 2133034074, "PaperTitle": "soft error optimization of standard cell circuits based on gate sizing and multi objective genetic algorithm", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"harbin institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Improving testability and soft-error resilience through retiming.", "DBLP authors": ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "year": 2009, "MAG papers": [{"PaperId": 2113127353, "PaperTitle": "improving testability and soft error resilience through retiming", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ibm": 1.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Statistical reliability analysis under process variation and aging effects.", "DBLP authors": ["Yinghai Lu", "Li Shang", "Hai Zhou", "Hengliang Zhu", "Fan Yang", "Xuan Zeng"], "year": 2009, "MAG papers": [{"PaperId": 2100661413, "PaperTitle": "statistical reliability analysis under process variation and aging effects", "Year": 2009, "CitationCount": 72, "EstimatedCitation": 109, "Affiliations": {"university of colorado boulder": 1.0, "fudan university": 4.0, "northwestern university": 1.0}}], "source": "ES"}, {"DBLP title": "The Cilk++ concurrency platform.", "DBLP authors": ["Charles E. Leiserson"], "year": 2009, "MAG papers": [{"PaperId": 2084423328, "PaperTitle": "the cilk concurrency platform", "Year": 2009, "CitationCount": 157, "EstimatedCitation": 240, "Affiliations": {"massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Misleading performance claims in parallel computations.", "DBLP authors": ["David H. Bailey"], "year": 2009, "MAG papers": [{"PaperId": 2149327080, "PaperTitle": "misleading performance claims in parallel computations", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"lawrence berkeley national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Massively parallel processing: it's d\u00e9j\u00e0 vu all over again.", "DBLP authors": ["Steven P. Levitan", "Donald M. Chiarulli"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Provably good and practically efficient algorithms for CMP dummy fill.", "DBLP authors": ["Chunyang Feng", "Hai Zhou", "Changhao Yan", "Jun Tao", "Xuan Zeng"], "year": 2009, "MAG papers": [{"PaperId": 2164929305, "PaperTitle": "provably good and practically efficient algorithms for cmp dummy fill", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"northwestern university": 1.0, "fudan university": 4.0}}], "source": "ES"}, {"DBLP title": "Predicting variability in nanoscale lithography processes.", "DBLP authors": ["Dragoljub Gagi Drmanac", "Frank Liu", "Li-C. Wang"], "year": 2009, "MAG papers": [{"PaperId": 2117532720, "PaperTitle": "predicting variability in nanoscale lithography processes", "Year": 2009, "CitationCount": 49, "EstimatedCitation": 67, "Affiliations": {"university of california santa barbara": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Variability analysis under layout pattern-dependent rapid-thermal annealing process.", "DBLP authors": ["Yun Ye", "Frank Liu", "Min Chen", "Yu Cao"], "year": 2009, "MAG papers": [{"PaperId": 2131224517, "PaperTitle": "variability analysis under layout pattern dependent rapid thermal annealing process", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"arizona state university": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Event-driven gate-level simulation with GP-GPUs.", "DBLP authors": ["Debapriya Chatterjee", "Andrew DeOrio", "Valeria Bertacco"], "year": 2009, "MAG papers": [{"PaperId": 2133250872, "PaperTitle": "event driven gate level simulation with gp gpus", "Year": 2009, "CitationCount": 77, "EstimatedCitation": 120, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient SAT solving for non-clausal formulas using DPLL, graphs, and watched cuts.", "DBLP authors": ["Himanshu Jain", "Edmund M. Clarke"], "year": 2009, "MAG papers": [{"PaperId": 2061097805, "PaperTitle": "efficient sat solving for non clausal formulas using dpll graphs and watched cuts", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"carnegie mellon university": 1.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Constraints in one-to-many concretization for abstraction refinement.", "DBLP authors": ["Kuntal Nanshi", "Fabio Somenzi"], "year": 2009, "MAG papers": [{"PaperId": 1979403486, "PaperTitle": "constraints in one to many concretization for abstraction refinement", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of colorado boulder": 2.0}}], "source": "ES"}, {"DBLP title": "Spectrum: a hybrid nanophotonic-electric on-chip network.", "DBLP authors": ["Zheng Li", "Dan Fay", "Alan Rolf Mickelson", "Li Shang", "Manish Vachharajani", "Dejan Filipovic", "Wounjhang Park", "Yihe Sun"], "year": 2009, "MAG papers": [{"PaperId": 2049322441, "PaperTitle": "spectrum a hybrid nanophotonic electric on chip network", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of colorado boulder": 6.0, "tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring serial vertical interconnects for 3D ICs.", "DBLP authors": ["Sudeep Pasricha"], "year": 2009, "MAG papers": [{"PaperId": 2170509098, "PaperTitle": "exploring serial vertical interconnects for 3d ics", "Year": 2009, "CitationCount": 88, "EstimatedCitation": 132, "Affiliations": {"colorado state university": 1.0}}], "source": "ES"}, {"DBLP title": "No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips.", "DBLP authors": ["Shu-Hsuan Chou", "Chien-Chih Chen", "Chi-Neng Wen", "Yi-Chao Chan", "Tien-Fu Chen", "Chao-Ching Wang", "Jinn-Shyan Wang"], "year": 2009, "MAG papers": [{"PaperId": 2146093007, "PaperTitle": "no cache coherence a single cycle ring interconnection for multi core l1 nuca sharing on 3d chips", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national chung cheng university": 7.0}}], "source": "ES"}, {"DBLP title": "Thermal-driven analog placement considering device matching.", "DBLP authors": ["Mark Po-Hung Lin", "Hongbo Zhang", "Martin D. F. Wong", "Yao-Wen Chang"], "year": 2009, "MAG papers": [{"PaperId": 2165288609, "PaperTitle": "thermal driven analog placement considering device matching", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"national taiwan university": 2.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Yield-driven iterative robust circuit optimization algorithm.", "DBLP authors": ["Yan Li", "Vladimir Stojanovic"], "year": 2009, "MAG papers": [{"PaperId": 2155424164, "PaperTitle": "yield driven iterative robust circuit optimization algorithm", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Contract-based system-level composition of analog circuits.", "DBLP authors": ["Xuening Sun", "Pierluigi Nuzzo", "Chang-Ching Wu", "Alberto L. Sangiovanni-Vincentelli"], "year": 2009, "MAG papers": [{"PaperId": 2151884010, "PaperTitle": "contract based system level composition of analog circuits", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california berkeley": 4.0}}], "source": "ES"}, {"DBLP title": "Debugging from high level down to gate level.", "DBLP authors": ["Masahiro Fujita", "Yoshihisa Kojima", "Amir Masoud Gharehbaghi"], "year": 2009, "MAG papers": [{"PaperId": 2110736725, "PaperTitle": "debugging from high level down to gate level", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of tokyo": 3.0}}], "source": "ES"}, {"DBLP title": "The day Sherlock Holmes decided to do EDA.", "DBLP authors": ["Andreas G. Veneris", "Sean Safarpour"], "year": 2009, "MAG papers": [{"PaperId": 2001740056, "PaperTitle": "the day sherlock holmes decided to do eda", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "Debugging strategies for mere mortals.", "DBLP authors": ["Valeria Bertacco"], "year": 2009, "MAG papers": [{"PaperId": 2132649309, "PaperTitle": "debugging strategies for mere mortals", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "MAGENTA: transaction-based statistical micro-architectural root-cause analysis.", "DBLP authors": ["Gila Kamhi", "Alexander Novakovsky", "Andreas Tiemeyer", "Adriana Wolffberg"], "year": 2009, "MAG papers": [{"PaperId": 2152853670, "PaperTitle": "magenta transaction based statistical micro architectural root cause analysis", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Untwist your brain: efficient debugging and diagnosis of complex assertions.", "DBLP authors": ["Michael Siegel", "Adriana Maggiore", "Christian Pichler"], "year": 2009, "MAG papers": [{"PaperId": 2136298397, "PaperTitle": "untwist your brain efficient debugging and diagnosis of complex assertions", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Beyond verification: leveraging formal for debugging.", "DBLP authors": ["Rajeev K. Ranjan", "Claudionor Coelho", "Sebastian Skalberg"], "year": 2009, "MAG papers": [{"PaperId": 2089141542, "PaperTitle": "beyond verification leveraging formal for debugging", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Power modeling of graphical user interfaces on OLED displays.", "DBLP authors": ["Mian Dong", "Yung-Seok Kevin Choi", "Lin Zhong"], "year": 2009, "MAG papers": [{"PaperId": 2143968178, "PaperTitle": "power modeling of graphical user interfaces on oled displays", "Year": 2009, "CitationCount": 92, "EstimatedCitation": 145, "Affiliations": {"rice university": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-aware error control coding for Flash memories.", "DBLP authors": ["Veera Papirla", "Chaitali Chakrabarti"], "year": 2009, "MAG papers": [{"PaperId": 2166741137, "PaperTitle": "energy aware error control coding for flash memories", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors.", "DBLP authors": ["Ik Joon Chang", "Debabrata Mohapatra", "Kaushik Roy"], "year": 2009, "MAG papers": [{"PaperId": 2160231621, "PaperTitle": "a voltage scalable process variation resilient hybrid sram architecture for mpeg 4 video processors", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "A physical unclonable function defined using power distribution system equivalent resistance variations.", "DBLP authors": ["Ryan Helinski", "Dhruva Acharyya", "Jim Plusquellic"], "year": 2009, "MAG papers": [{"PaperId": 2116359098, "PaperTitle": "a physical unclonable function defined using power distribution system equivalent resistance variations", "Year": 2009, "CitationCount": 93, "EstimatedCitation": 132, "Affiliations": {"university of new mexico": 2.0, "verigy": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware authentication leveraging performance limits in detailed simulations and emulations.", "DBLP authors": ["Daniel Y. Deng", "Andrew H. Chan", "G. Edward Suh"], "year": 2009, "MAG papers": [{"PaperId": 2162700098, "PaperTitle": "hardware authentication leveraging performance limits in detailed simulations and emulations", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california berkeley": 1.0, "cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojan horse detection using gate-level characterization.", "DBLP authors": ["Miodrag Potkonjak", "Ani Nahapetian", "Michael Nelson", "Tammara Massey"], "year": 2009, "MAG papers": [{"PaperId": 2154978532, "PaperTitle": "hardware trojan horse detection using gate level characterization", "Year": 2009, "CitationCount": 209, "EstimatedCitation": 270, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Process variation characterization of chip-level multiprocessors.", "DBLP authors": ["Lide Zhang", "Lan S. Bai", "Robert P. Dick", "Li Shang", "Russ Joseph"], "year": 2009, "MAG papers": [{"PaperId": 2152801763, "PaperTitle": "process variation characterization of chip level multiprocessors", "Year": 2009, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"northwestern university": 2.0, "university of michigan": 2.0, "university of colorado boulder": 1.0}}], "source": "ES"}, {"DBLP title": "Information hiding for trusted system design.", "DBLP authors": ["Junjun Gu", "Gang Qu", "Qiang Zhou"], "year": 2009, "MAG papers": [{"PaperId": 2167816570, "PaperTitle": "information hiding for trusted system design", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of maryland college park": 2.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "On systematic illegal state identification for pseudo-functional testing.", "DBLP authors": ["Feng Yuan", "Qiang Xu"], "year": 2009, "MAG papers": [{"PaperId": 2110578688, "PaperTitle": "on systematic illegal state identification for pseudo functional testing", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Automated failure population creation for validating integrated circuit diagnosis methods.", "DBLP authors": ["Wing Chiu Tam", "Osei Poku", "R. D. (Shawn) Blanton"], "year": 2009, "MAG papers": [{"PaperId": 2107568030, "PaperTitle": "automated failure population creation for validating integrated circuit diagnosis methods", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Fault models for embedded-DRAM macros.", "DBLP authors": ["Mango Chia-Tso Chao", "Hao-Yu Yang", "Rei-Fu Huang", "Shih-Chin Lin", "Ching-Yu Chin"], "year": 2009, "MAG papers": [{"PaperId": 2106060433, "PaperTitle": "fault models for embedded dram macros", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"united microelectronics corporation": 1.0, "national chiao tung university": 3.0, "mediatek": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive test elimination for analog/RF circuits.", "DBLP authors": ["Ender Yilmaz", "Sule Ozev"], "year": 2009, "MAG papers": [{"PaperId": 2147916294, "PaperTitle": "adaptive test elimination for analog rf circuits", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "A direct integral-equation solver of linear complexity for large-scale 3D capacitance and impedance extraction.", "DBLP authors": ["Wenwen Chai", "Dan Jiao", "Cheng-Kok Koh"], "year": 2009, "MAG papers": [{"PaperId": 2122845573, "PaperTitle": "a direct integral equation solver of linear complexity for large scale 3d capacitance and impedance extraction", "Year": 2009, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Variational capacitance extraction of on-chip interconnects based on continuous surface model.", "DBLP authors": ["Wenjian Yu", "Chao Hu", "Wangyang Zhang"], "year": 2009, "MAG papers": [{"PaperId": 2107700161, "PaperTitle": "variational capacitance extraction of on chip interconnects based on continuous surface model", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "PiCAP: a parallel and incremental capacitance extraction considering stochastic process variation.", "DBLP authors": ["Fang Gong", "Hao Yu", "Lei He"], "year": 2009, "MAG papers": [{"PaperId": 2163444751, "PaperTitle": "picap a parallel and incremental capacitance extraction considering stochastic process variation", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An efficient resistance sensitivity extraction algorithm for conductors of arbitrary shapes.", "DBLP authors": ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Bill Dewey"], "year": 2009, "MAG papers": [{"PaperId": 2112179492, "PaperTitle": "an efficient resistance sensitivity extraction algorithm for conductors of arbitrary shapes", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ibm": 2.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Throughput optimal task allocation under thermal constraints for multi-core processors.", "DBLP authors": ["Vinay Hanumaiah", "Ravishankar Rao", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "year": 2009, "MAG papers": [{"PaperId": 2139881270, "PaperTitle": "throughput optimal task allocation under thermal constraints for multi core processors", "Year": 2009, "CitationCount": 38, "EstimatedCitation": 56, "Affiliations": {"synopsys": 1.0, "arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "An adaptive scheduling and voltage/frequency selection algorithm for real-time energy harvesting systems.", "DBLP authors": ["Shaobo Liu", "Qing Wu", "Qinru Qiu"], "year": 2009, "MAG papers": [{"PaperId": 2165155478, "PaperTitle": "an adaptive scheduling and voltage frequency selection algorithm for real time energy harvesting systems", "Year": 2009, "CitationCount": 65, "EstimatedCitation": 102, "Affiliations": {"binghamton university": 3.0}}], "source": "ES"}, {"DBLP title": "Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack.", "DBLP authors": ["Vijay Janapa Reddi", "Simone Campanoni", "Meeta Sharma Gupta", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "year": 2009, "MAG papers": [{"PaperId": 2143888226, "PaperTitle": "software assisted hardware reliability abstracting circuit level challenges to the software stack", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"harvard university": 5.0, "polytechnic university of milan": 1.0}}], "source": "ES"}, {"DBLP title": "Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization.", "DBLP authors": ["Hochang Jang", "Taewhan Kim"], "year": 2009, "MAG papers": [{"PaperId": 2044620840, "PaperTitle": "simultaneous clock buffer sizing and polarity assignment for power ground noise minimization", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "An SDRAM-aware router for Networks-on-Chip.", "DBLP authors": ["Wooyoung Jang", "David Z. Pan"], "year": 2009, "MAG papers": [{"PaperId": 2119033207, "PaperTitle": "an sdram aware router for networks on chip", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 58, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency.", "DBLP authors": ["Jun-hee Yoo", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2009, "MAG papers": [{"PaperId": 2809129881, "PaperTitle": "multiprocessor system on chip designs with active memory processors for higher memory efficiency", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2082591084, "PaperTitle": "multiprocessor system on chip designs with active memory processors for higher memory efficiency", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"seoul national university": 2.0, "pohang university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Vicis: a reliable network for unreliable silicon.", "DBLP authors": ["David Fick", "Andrew DeOrio", "Jin Hu", "Valeria Bertacco", "David T. Blaauw", "Dennis Sylvester"], "year": 2009, "MAG papers": [{"PaperId": 1981991312, "PaperTitle": "vicis a reliable network for unreliable silicon", "Year": 2009, "CitationCount": 169, "EstimatedCitation": 232, "Affiliations": {"university of michigan": 6.0}}], "source": "ES"}, {"DBLP title": "Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective.", "DBLP authors": ["Siddharth Garg", "Diana Marculescu", "Radu Marculescu", "\u00dcmit Y. Ogras"], "year": 2009, "MAG papers": [{"PaperId": 2053373629, "PaperTitle": "technology driven limits on dvfs controllability of multiple voltage frequency island designs a system level perspective", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 50, "Affiliations": {"intel": 1.0, "carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "DBLP authors": ["Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Giovanni De Micheli"], "year": 2009, "MAG papers": [{"PaperId": 2157374670, "PaperTitle": "noc topology synthesis for supporting shutdown of voltage islands in socs", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Hierarchical reconfigurable computing arrays for efficient CGRA-based embedded systems.", "DBLP authors": ["Yoonjin Kim", "Rabi N. Mahapatra"], "year": 2009, "MAG papers": [{"PaperId": 2163696236, "PaperTitle": "hierarchical reconfigurable computing arrays for efficient cgra based embedded systems", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Multicore parallel min-cost flow algorithm for CAD applications.", "DBLP authors": ["Yinghai Lu", "Hai Zhou", "Li Shang", "Xuan Zeng"], "year": 2009, "MAG papers": [{"PaperId": 2159715864, "PaperTitle": "multicore parallel min cost flow algorithm for cad applications", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"northwestern university": 1.0, "university of colorado boulder": 1.0, "fudan university": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation.", "DBLP authors": ["Scott Cromar", "Jaeho Lee", "Deming Chen"], "year": 2009, "MAG papers": [{"PaperId": 2134607257, "PaperTitle": "fpga targeted high level binding algorithm for power and area reduction with glitch estimation", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "FPGA-based accelerator for the verification of leading-edge wireless systems.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn"], "year": 2009, "MAG papers": [{"PaperId": 2118872302, "PaperTitle": "fpga based accelerator for the verification of leading edge wireless systems", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of alberta": 1.0}}], "source": "ES"}, {"DBLP title": "Transmuting coprocessors: dynamic loading of FPGA coprocessors.", "DBLP authors": ["Chen Huang", "Frank Vahid"], "year": 2009, "MAG papers": [{"PaperId": 2137567370, "PaperTitle": "transmuting coprocessors dynamic loading of fpga coprocessors", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic thread and data mapping for NoC based CMPs.", "DBLP authors": ["Mahmut T. Kandemir", "Ozcan Ozturk", "Sai Prashanth Muralidhara"], "year": 2009, "MAG papers": [{"PaperId": 2133574252, "PaperTitle": "dynamic thread and data mapping for noc based cmps", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"bilkent university": 1.0, "pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems.", "DBLP authors": ["Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2009, "MAG papers": [{"PaperId": 2119658654, "PaperTitle": "a commitment based management strategy for the performance and reliability enhancement of flash memory storage systems", "Year": 2009, "CitationCount": 47, "EstimatedCitation": 73, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Quality-driven synthesis of embedded multi-mode control systems.", "DBLP authors": ["Soheil Samii", "Petru Eles", "Zebo Peng", "Anton Cervin"], "year": 2009, "MAG papers": [{"PaperId": 2147160537, "PaperTitle": "quality driven synthesis of embedded multi mode control systems", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"linkoping university": 3.0, "lund university": 1.0}}], "source": "ES"}, {"DBLP title": "Context-sensitive timing analysis of Esterel programs.", "DBLP authors": ["Lei Ju", "Bach Khoa Huynh", "Samarjit Chakraborty", "Abhik Roychoudhury"], "year": 2009, "MAG papers": [{"PaperId": 2147236388, "PaperTitle": "context sensitive timing analysis of esterel programs", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"technische universitat munchen": 1.0, "national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "Scheduling the FlexRay bus using optimization techniques.", "DBLP authors": ["Haibo Zeng", "Wei Zheng", "Marco Di Natale", "Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli"], "year": 2009, "MAG papers": [{"PaperId": 2146224977, "PaperTitle": "scheduling the flexray bus using optimization techniques", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "Internet-in-a-Box: emulating datacenter network architectures using FPGAs.", "DBLP authors": ["Jonathan D. Ellithorpe", "Zhangxi Tan", "Randy H. Katz"], "year": 2009, "MAG papers": [{"PaperId": 2117327309, "PaperTitle": "internet in a box emulating datacenter network architectures using fpgas", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california berkeley": 3.0}}], "source": "ES"}, {"DBLP title": "Sustainable data centers: enabled by supply and demand side management.", "DBLP authors": ["Prith Banerjee", "Chandrakant D. Patel", "Cullen Bash", "Parthasarathy Ranganathan"], "year": 2009, "MAG papers": [{"PaperId": 2045444951, "PaperTitle": "sustainable data centers enabled by supply and demand side management", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"hewlett packard": 4.0}}], "source": "ES"}, {"DBLP title": "Optimum LDPC decoder: a memory architecture problem.", "DBLP authors": ["Erick Amador", "Renaud Pacalet", "Vincent Rezard"], "year": 2009, "MAG papers": [{"PaperId": 2115663396, "PaperTitle": "optimum ldpc decoder a memory architecture problem", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"telecom paristech": 1.0, "infineon technologies": 1.0, "institut eurecom": 1.0}}], "source": "ES"}, {"DBLP title": "A DVS-based pipelined reconfigurable instruction memory.", "DBLP authors": ["Zhiguo Ge", "Tulika Mitra", "Weng-Fai Wong"], "year": 2009, "MAG papers": [{"PaperId": 2155565344, "PaperTitle": "a dvs based pipelined reconfigurable instruction memory", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "LICT: left-uncompressed instructions compression technique to improve the decoding performance of VLIW processors.", "DBLP authors": ["Talal Bonny", "J\u00f6rg Henkel"], "year": 2009, "MAG papers": [{"PaperId": 2142887167, "PaperTitle": "lict left uncompressed instructions compression technique to improve the decoding performance of vliw processors", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Hierarchical architecture of flash-based storage systems for high performance and durability.", "DBLP authors": ["Sanghyuk Jung", "Jin Hyuk Kim", "Yong Ho Song"], "year": 2009, "MAG papers": [{"PaperId": 2084008654, "PaperTitle": "hierarchical architecture of flash based storage systems for high performance and durability", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"samsung": 1.0, "hanyang university": 2.0}}], "source": "ES"}, {"DBLP title": "Reduction techniques for synchronous dataflow graphs.", "DBLP authors": ["Marc Geilen"], "year": 2009, "MAG papers": [{"PaperId": 2024508177, "PaperTitle": "reduction techniques for synchronous dataflow graphs", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"eindhoven university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management.", "DBLP authors": ["Hamid Shojaei", "Amir Hossein Ghamarian", "Twan Basten", "Marc Geilen", "Sander Stuijk", "Rob Hoes"], "year": 2009, "MAG papers": [{"PaperId": 2127059250, "PaperTitle": "a parameterized compositional multi dimensional multiple choice knapsack heuristic for cmp run time management", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 66, "Affiliations": {"eindhoven university of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Mode grouping for more effective generalized scheduling of dynamic dataflow applications.", "DBLP authors": ["William Plishker", "Nimish Sane", "Shuvra S. Bhattacharyya"], "year": 2009, "MAG papers": [{"PaperId": 2133762337, "PaperTitle": "mode grouping for more effective generalized scheduling of dynamic dataflow applications", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient program scheduling for heterogeneous multi-core processors.", "DBLP authors": ["Jian Chen", "Lizy Kurian John"], "year": 2009, "MAG papers": [{"PaperId": 2153841541, "PaperTitle": "efficient program scheduling for heterogeneous multi core processors", "Year": 2009, "CitationCount": 101, "EstimatedCitation": 167, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Polynomial datapath optimization using partitioning and compensation heuristics.", "DBLP authors": ["Omid Sarbishei", "Bijan Alizadeh", "Masahiro Fujita"], "year": 2009, "MAG papers": [{"PaperId": 2130277629, "PaperTitle": "polynomial datapath optimization using partitioning and compensation heuristics", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of tokyo": 2.0, "sharif university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Register allocation for high-level synthesis using dual supply voltages.", "DBLP authors": ["Insup Shin", "Seungwhun Paik", "Youngsoo Shin"], "year": 2009, "MAG papers": [{"PaperId": 2154773290, "PaperTitle": "register allocation for high level synthesis using dual supply voltages", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "GPU-based parallelization for fast circuit optimization.", "DBLP authors": ["Yifang Liu", "Jiang Hu"], "year": 2009, "MAG papers": [{"PaperId": 2171115678, "PaperTitle": "gpu based parallelization for fast circuit optimization", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Architectural assessment of design techniques to improve speed and robustness in embedded microprocessors.", "DBLP authors": ["Thomas Baumann", "Doris Schmitt-Landsiedel", "Christian Pacha"], "year": 2009, "MAG papers": [{"PaperId": 2098040589, "PaperTitle": "architectural assessment of design techniques to improve speed and robustness in embedded microprocessors", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"technische universitat munchen": 2.0, "infineon technologies": 1.0}}], "source": "ES"}, {"DBLP title": "ARMS - automatic residue-minimization based sampling for multi-point modeling techniques.", "DBLP authors": ["Jorge Fernandez Villena", "Lu\u00eds Miguel Silveira"], "year": 2009, "MAG papers": [{"PaperId": 2120014442, "PaperTitle": "arms automatic residue minimization based sampling for multi point modeling techniques", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"inesc id": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient passivity test for descriptor systems via canonical projector techniques.", "DBLP authors": ["N. Wong"], "year": 2009, "MAG papers": [{"PaperId": 2127255477, "PaperTitle": "an efficient passivity test for descriptor systems via canonical projector techniques", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "A parameterized mask model for lithography simulation.", "DBLP authors": ["Zhenhai Zhu"], "year": 2009, "MAG papers": [{"PaperId": 2137068727, "PaperTitle": "a parameterized mask model for lithography simulation", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"cadence design systems": 1.0}}], "source": "ES"}]