ğŸ¯ FINAL CHRONOLOGICAL REGISTER ACCESS SEQUENCE
======================================================================

  1. CLKCTL0    CLKSEL          (0x40001434) [0x00000002 â†’ 0x00000000] ğŸ”„ CHANGED - Clock source attachment
     ğŸ“ unknown:0 in unknown()

  2. CLKCTL0    CLKDIV          (0x40001400) [0x00000000 â†’ 0x00000000] â– SAME    - Clock divider configuration
     ğŸ“ unknown:0 in unknown()

  3. CLKCTL0    CLKSEL          (0x40001434) [0x00000002 â†’ 0x00000000] ğŸ”„ CHANGED - Clock source attachment
     ğŸ“ unknown:0 in unknown()

  4. CLKCTL0    CLKSEL          (0x40001434) [0x00000002 â†’ 0x00000000] ğŸ”„ CHANGED - Clock source attachment
     ğŸ“ unknown:0 in unknown()

  5. CLKCTL0    CLKSEL          (0x40001434) [0x00000002 â†’ 0x00000000] ğŸ”„ CHANGED - Clock source attachment
     ğŸ“ unknown:0 in unknown()

  6. CLKCTL0    CLKDIV          (0x40001400) [0x00000000 â†’ 0x00000000] â– SAME    - Clock divider configuration
     ğŸ“ unknown:0 in unknown()

  7. CLKCTL0    CLKSEL          (0x40001434) [0x00000002 â†’ 0x00000000] ğŸ”„ CHANGED - Clock source attachment
     ğŸ“ unknown:0 in unknown()

  8. CLKCTL0    CLKDIV          (0x40001400) [0x00000000 â†’ 0x00000000] â– SAME    - Clock divider configuration
     ğŸ“ unknown:0 in unknown()

  9. CLKCTL0    CLKSEL          (0x40001434) [0x00000002 â†’ 0x00000000] ğŸ”„ CHANGED - Clock source attachment
     ğŸ“ unknown:0 in unknown()

 10. CLKCTL0    CLKSEL          (0x40001434) [0x00000002 â†’ 0x00000000] ğŸ”„ CHANGED - Clock source attachment
     ğŸ“ unknown:0 in unknown()

 11. CLKCTL0    CLKDIV          (0x40001400) [0x00000000 â†’ 0x00000000] â– SAME    - Clock divider configuration
     ğŸ“ unknown:0 in unknown()

 12. CLKCTL0    REG_0x184       (0x400010B8) [0x00000000 â†’ 0x00000000] â– SAME    - Access REG_0x184 register
     ğŸ“ unknown:0 in unknown()

 13. CLKCTL0    REG_0x188       (0x400010BC) [0x00000000 â†’ 0x00000000] â– SAME    - Access REG_0x188 register
     ğŸ“ unknown:0 in unknown()

 14. CLKCTL0    PSCCTL0_SET     (0x40001040) [0x00000000 â†’ 0x00000000] â– SAME    - Access PSCCTL0_SET register
     ğŸ“ unknown:0 in unknown()

 15. CLKCTL0    REG_0x184       (0x400010B8) [0x00000000 â†’ 0x00000000] â– SAME    - Access REG_0x184 register
     ğŸ“ unknown:0 in unknown()

 16. CLKCTL0    REG_0x188       (0x400010BC) [0x00000000 â†’ 0x00000000] â– SAME    - Access REG_0x188 register
     ğŸ“ unknown:0 in unknown()

 17. CLKCTL0    REG_0x188       (0x400010BC) [0x00000000 â†’ 0x00000000] â– SAME    - Access REG_0x188 register
     ğŸ“ unknown:0 in unknown()

 18. CLKCTL0    PSCCTL5         (0x40001024) [0x0000002C â†’ 0x00000000] ğŸ”„ CHANGED - Access PSCCTL5 register
     ğŸ“ unknown:0 in unknown()

 19. CLKCTL0    REG_0x196       (0x400010C4) [0x00000000 â†’ 0x00000000] â– SAME    - Access REG_0x196 register
     ğŸ“ unknown:0 in unknown()

 20. CLKCTL0    REG_0x200       (0x400010C8) [0x00000000 â†’ 0x00000000] â– SAME    - Access REG_0x200 register
     ğŸ“ unknown:0 in unknown()

 21. CLKCTL0    PSCCTL0_SET     (0x40001040) [0x00000000 â†’ 0x00000000] â– SAME    - Access PSCCTL0_SET register
     ğŸ“ unknown:0 in unknown()

 22. CLKCTL0    REG_0x196       (0x400010C4) [0x00000000 â†’ 0x00000000] â– SAME    - Access REG_0x196 register
     ğŸ“ unknown:0 in unknown()

 23. CLKCTL0    REG_0x200       (0x400010C8) [0x00000000 â†’ 0x00000000] â– SAME    - Access REG_0x200 register
     ğŸ“ unknown:0 in unknown()

 24. CLKCTL0    REG_0x200       (0x400010C8) [0x00000000 â†’ 0x00000000] â– SAME    - Access REG_0x200 register
     ğŸ“ unknown:0 in unknown()

 25. CLKCTL0    PSCCTL5         (0x40001024) [0x0000002C â†’ 0x00000000] ğŸ”„ CHANGED - Access PSCCTL5 register
     ğŸ“ unknown:0 in unknown()

 26. XCACHE0    CCR             (0x40180000) [0x00000000 â†’ 0x00000000] â– SAME    - Cache disable
     ğŸ“ unknown:0 in unknown()

 27. XCACHE0    CCR             (0x40180000) [0x00000000 â†’ 0x00000000] â– SAME    - Cache disable
     ğŸ“ unknown:0 in unknown()

 28. MPU        CTRL            (0xE000ED94) [0x00000000 â†’ 0x00000000] â– SAME    - MPU disable
     ğŸ“ unknown:0 in unknown()

 29. MPU        MAIR0           (0xE000EDC0) [0x00000000 â†’ 0x00000000] â– SAME    - MPU memory attribute 0
     ğŸ“ unknown:0 in unknown()

 30. MPU        MAIR0           (0xE000EDC0) [0x00000000 â†’ 0x00000000] â– SAME    - MPU memory attribute 1
     ğŸ“ unknown:0 in unknown()

 31. MPU        MAIR0           (0xE000EDC0) [0x00000000 â†’ 0x00000000] â– SAME    - MPU memory attribute 2
     ğŸ“ unknown:0 in unknown()

 32. MPU        MAIR0           (0xE000EDC0) [0x00000000 â†’ 0x00000000] â– SAME    - MPU memory attribute 3
     ğŸ“ unknown:0 in unknown()

 33. MPU        RBAR            (0xE000ED9C) [0x00000000 â†’ 0x00000000] â– SAME    - MPU region configuration
     ğŸ“ unknown:0 in unknown()

 34. MPU        RBAR            (0xE000ED9C) [0x00000000 â†’ 0x00000000] â– SAME    - MPU region configuration
     ğŸ“ unknown:0 in unknown()

 35. MPU        RBAR            (0xE000ED9C) [0x00000000 â†’ 0x00000000] â– SAME    - MPU region configuration
     ğŸ“ unknown:0 in unknown()

 36. MPU        CTRL            (0xE000ED94) [0x00000000 â†’ 0x00000000] â– SAME    - MPU enable with control value 0x7
     ğŸ“ unknown:0 in unknown()

 37. XCACHE0    CCR             (0x40180000) [0x00000000 â†’ 0x00000000] â– SAME    - Cache enable
     ğŸ“ unknown:0 in unknown()

 38. XCACHE0    CCR             (0x40180000) [0x00000000 â†’ 0x00000000] â– SAME    - Cache enable
     ğŸ“ unknown:0 in unknown()

 39. CLKCTL0    PSCCTL5         (0x40001024) [0x0000002C â†’ 0x00000000] ğŸ”„ CHANGED - Initialize CLKCTL0 controller
     ğŸ“ unknown:0 in unknown()

 40. CLKCTL0    PSCCTL5         (0x40001024) [0x0000002C â†’ 0x00000000] ğŸ”„ CHANGED - Initialize CLKCTL0 controller
     ğŸ“ unknown:0 in unknown()

 41. CLKCTL0    CLKSEL          (0x40001434) [0x00000002 â†’ 0x00000000] ğŸ”„ CHANGED - Clock source attachment
     ğŸ“ unknown:0 in unknown()

 42. CLKCTL0    CLKDIV          (0x40001400) [0x00000000 â†’ 0x00000000] â– SAME    - Clock divider configuration
     ğŸ“ unknown:0 in unknown()

 43. CLKCTL0    CLKSEL          (0x40001434) [0x00000002 â†’ 0x00000000] ğŸ”„ CHANGED - Clock source attachment
     ğŸ“ unknown:0 in unknown()

 44. CLKCTL0    CLKDIV          (0x40001400) [0x00000000 â†’ 0x00000000] â– SAME    - Clock divider configuration
     ğŸ“ unknown:0 in unknown()

 45. RSTCTL     PRSTCTL_CLR     (0x40000070) [0x00000000 â†’ 0x00000000] â– SAME    - Clear peripheral reset
     ğŸ“ unknown:0 in unknown()

 46. IOPCTL0    REG_0x45        (0x4000402D) [0x00000000 â†’ 0x00000000] â– SAME    - Initialize IOPCTL0 controller
     ğŸ“ unknown:0 in unknown()

 47. IOPCTL0    REG_0x45        (0x4000402D) [0x00000000 â†’ 0x00000000] â– SAME    - Initialize IOPCTL0 controller
     ğŸ“ unknown:0 in unknown()

 48. IOPCTL0    REG_0x49        (0x40004031) [0x00000000 â†’ 0x00000000] â– SAME    - Initialize IOPCTL0 controller
     ğŸ“ unknown:0 in unknown()

 49. IOPCTL0    REG_0x49        (0x40004031) [0x00000000 â†’ 0x00000000] â– SAME    - Initialize IOPCTL0 controller
     ğŸ“ unknown:0 in unknown()

 50. IOPCTL0    REG_0x45        (0x4000402D) [0x00000000 â†’ 0x00000000] â– SAME    - Access REG_0x45 register
     ğŸ“ unknown:0 in unknown()

 51. IOPCTL0    REG_0x49        (0x40004031) [0x00000000 â†’ 0x00000000] â– SAME    - Access REG_0x49 register
     ğŸ“ unknown:0 in unknown()

 52. GPIO1      PDDR            (0x40100014) [0x00000000 â†’ 0x00000000] â– SAME    - GPIO pin initialization
     ğŸ“ unknown:0 in unknown()

 53. GPIO1      PDDR            (0x40100014) [0x00000000 â†’ 0x00000000] â– SAME    - GPIO pin initialization
     ğŸ“ unknown:0 in unknown()

 54. GPIO1      PDOR            (0x40100000) [0x00000000 â†’ 0x00000000] â– SAME    - GPIO pin write: HIGH
     ğŸ“ unknown:0 in unknown()

 55. GPIO1      PDIR            (0x40100010) [0x00000000 â†’ 0x00000000] â– SAME    - GPIO pin read
     ğŸ“ unknown:0 in unknown()

 56. GPIO1      PDDR            (0x40100014) [0x00000000 â†’ 0x00000000] â– SAME    - GPIO pin initialization
     ğŸ“ unknown:0 in unknown()

 57. GPIO1      PDOR            (0x40100000) [0x00000000 â†’ 0x00000000] â– SAME    - GPIO pin write: HIGH
     ğŸ“ unknown:0 in unknown()

 58. GPIO1      PDOR            (0x40100000) [0x00000000 â†’ 0x00000000] â– SAME    - GPIO pin write: HIGH
     ğŸ“ unknown:0 in unknown()

 59. GPIO1      PDOR            (0x40100000) [0x00000000 â†’ 0x00000000] â– SAME    - GPIO pin write: HIGH
     ğŸ“ unknown:0 in unknown()

 60. GPIO0      PDOR            (0x40100000) [0x00000000 â†’ 0x00000000] â– SAME    - Write data to GPIO0
     ğŸ“ unknown:0 in unknown()

 61. GPIO0      PDOR            (0x40100000) [0x00000000 â†’ 0x00000000] â– SAME    - Write data to GPIO0
     ğŸ“ unknown:0 in unknown()

 62. GPIO0      PDOR            (0x40100000) [0x00000000 â†’ 0x00000000] â– SAME    - Read data from GPIO0
     ğŸ“ unknown:0 in unknown()

