INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:25:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 buffer16/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 3.043ns (42.741%)  route 4.077ns (57.259%))
  Logic Levels:           9  (DSP48E1=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2060, unset)         0.508     0.508    buffer16/clk
    SLICE_X21Y77         FDRE                                         r  buffer16/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer16/outs_reg[5]/Q
                         net (fo=3, routed)           0.410     1.134    buffer16/outs_reg[5]_1[4]
    SLICE_X21Y76         LUT5 (Prop_lut5_I0_O)        0.043     1.177 r  buffer16/minusOp_carry_i_6__2/O
                         net (fo=59, routed)          0.341     1.518    buffer16/control/transmitValue_reg_9
    SLICE_X21Y76         LUT5 (Prop_lut5_I0_O)        0.043     1.561 r  buffer16/control/dataReg[0]_i_3__0/O
                         net (fo=3, routed)           0.299     1.860    control_merge2/tehb/control/dataReg_reg[0]_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I0_O)        0.043     1.903 f  control_merge2/tehb/control/Tail[3]_i_4/O
                         net (fo=11, routed)          0.638     2.542    control_merge2/tehb/control/fullReg_reg_2
    SLICE_X26Y67         LUT6 (Prop_lut6_I0_O)        0.043     2.585 r  control_merge2/tehb/control/tmp_storeData[31]_INST_0_i_2/O
                         net (fo=69, routed)          0.280     2.865    buffer14/control/p_1_in
    SLICE_X24Y67         LUT6 (Prop_lut6_I0_O)        0.043     2.908 r  buffer14/control/tmp_storeData[24]_INST_0_i_1/O
                         net (fo=5, routed)           0.528     3.435    buffer14/control/D[24]
    SLICE_X22Y61         LUT4 (Prop_lut4_I0_O)        0.043     3.478 r  buffer14/control/g0_b0__46__1_i_2/O
                         net (fo=26, routed)          0.555     4.034    buffer14/control/g0_b0__46__1_i_2_n_0
    SLICE_X23Y61         LUT4 (Prop_lut4_I1_O)        0.048     4.082 r  buffer14/control/g0_b0__25_i_2/O
                         net (fo=14, routed)          0.406     4.487    mulf1/operator/SignificandMultiplication/tile_0_mult/ip_rhs[22]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[22]_P[24])
                                                      2.478     6.965 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[24]
                         net (fo=2, routed)           0.619     7.585    mem_controller5/read_arbiter/data/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][7]
    SLICE_X20Y60         LUT5 (Prop_lut5_I3_O)        0.043     7.628 r  mem_controller5/read_arbiter/data/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.628    mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]_1[1]
    SLICE_X20Y60         FDRE                                         r  mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=2060, unset)         0.483     8.183    mulf1/operator/SignificandMultiplication/clk
    SLICE_X20Y60         FDRE                                         r  mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X20Y60         FDRE (Setup_fdre_C_D)        0.066     8.213    mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.213    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  0.586    




