

module axi_interconnect (
input [0:0] rst_n,
input [0:0] clk,
input [1:0] s_axi_awvalid,
input [63:0] s_axi_awaddr,
input [3:0] s_axi_awlock,
output [1:0] s_axi_awready,
input [1:0] s_axi_arvalid,
input [63:0] s_axi_araddr,
input [3:0] s_axi_arlock,
output [1:0] s_axi_arready,
input [1:0] s_axi_wvalid,
input [1:0] s_axi_wlast,
input [7:0] s_axi_wid,
input [1:0] s_axi_bready,
output [3:0] s_axi_bresp,
input [1:0] s_axi_rready,
output [7:0] s_axi_bid,
output [7:0] s_axi_rid,
input [255:0] s_axi_wdata,
output [255:0] s_axi_rdata,
output [3:0] s_axi_rresp,
output [1:0] s_axi_bvalid,
output [1:0] s_axi_rvalid,
output [1:0] s_axi_rlast,
input [31:0] s_axi_wstrb,
output [0:0] m_axi_awvalid,
output [31:0] m_axi_awaddr,
output [1:0] m_axi_awlock,
input [0:0] m_axi_awready,
output [0:0] m_axi_arvalid,
output [31:0] m_axi_araddr,
output [1:0] m_axi_arlock,
input [0:0] m_axi_arready,
output [0:0] m_axi_wvalid,
output [0:0] m_axi_wlast,
output [0:0] m_axi_bready,
input [1:0] m_axi_bresp,
output [0:0] m_axi_rready,
input [3:0] m_axi_bid,
input [3:0] m_axi_rid,
output [127:0] m_axi_wdata,
input [127:0] m_axi_rdata,
input [1:0] m_axi_rresp,
input [0:0] m_axi_bvalid,
input [0:0] m_axi_rvalid,
input [0:0] m_axi_rlast,
output [15:0] m_axi_wstrb,
input [0:0] m_axi_wready,
output [1:0] s_axi_wready,
input [7:0] s_axi_awprot,
input [7:0] s_axi_awcache,
input [7:0] s_axi_awqos,
input [5:0] s_axi_awuser,
input [7:0] s_axi_arqos,
input [7:0] s_axi_arcache,
output [3:0] m_axi_awprot,
input [7:0] s_axi_arid,
input [5:0] s_axi_arsize,
input [15:0] s_axi_arlen,
input [3:0] s_axi_arburst,
input [7:0] s_axi_arprot,
input [7:0] s_axi_awid,
input [3:0] s_axi_awburst,
input [15:0] s_axi_awlen,
input [5:0] s_axi_awsize,
output [3:0] m_axi_awid,
output [1:0] m_axi_awburst,
output [7:0] m_axi_awlen,
output [2:0] m_axi_awsize,
output [3:0] m_axi_awcache,
output [3:0] m_axi_awqos,
output [2:0] m_axi_awuser,
output [3:0] m_axi_arprot,
output [1:0] m_axi_arburst,
output [7:0] m_axi_arlen,
output [2:0] m_axi_arsize,
output [3:0] m_axi_arcache,
output [3:0] m_axi_arqos,
output [2:0] m_axi_aruser,
output [3:0] m_axi_awregion,
output [3:0] m_axi_arregion,
output [3:0] m_axi_arid,
output [2:0] m_axi_wuser,
input [2:0] m_axi_ruser,
input [2:0] m_axi_buser,
input [5:0] s_axi_aruser,
input [5:0] s_axi_wuser,
output [5:0] s_axi_buser,
output [5:0] s_axi_ruser
);

endmodule


