//lw 8 0(29)
100011 11101 01000 0000000000000000
10001111101010000000000000000000
00000000000000000000000000000000

//add 5 6 7
000000 00101 00110 00111 00000 100000
00000000101001100011100000100000

//add 8 6 7
000000 01000 00110 00111 00000 100000
00000001000001100011100000100000

//lw 8 0(0)
100011 00000 01000 0000000000000000
10001100000010000000000000000000

//lw 10 0(8)
100011 01000 01010 0000000000000000
10001101000010100000000000000000

//add 10 6 7
000000 01010 00110 00111 00000 100000
00000001010001100011100000100000

//sw 8 0(10)
101011 01010 01000 0000000000000000
10101101010010000000000000000000

//add 8 10 9
000000 01000 01010 01001 00000 100000
00000001000010100100100000100000

//beq 9 28
000100 01001 11100 0000000000000000
00010001001111000000000000000000

//bne 9 10
000101 01001 01010 0000000000000000
00010101001010100000000000000000

//beq 9 10
000100 01001 01010 0000000000000000
00010001001010100000000000000000

//j 1
000010 00000000000000000000000001
00001000000000000000000000000001

//beq 8 10
000100 01000 01010 0000000000000000
00010001000010100000000000000000

//--------------------
#20 CASE = 4'd0; CYCLE = 4'd1;
IF_Instruction  = 32'b100011 11101 01000 0000000000000000;
IF_PC_4 = 32'd0;
WB_RD = 5'd0;
WB_RD_DATA = 32'd0;
WB_EX = 3'd0;
MEM_RD = 5'd0;
MEM_ALU_RESULT = 32'd0;
MEM_Opcode = 6'b000000;

#20 CYCLE = 4'd2;
IF_Instruction  = 32'b000000 00101 00110 00111 00000100000;
IF_PC_4 = 32'd4;

#20 CYCLE = 4'd3;
IF_Instruction  = 32'b00000000000000000000000000000000;
IF_PC_4 = 32'd8;

//--------------------
#20 CASE = 4'd1; CYCLE = 4'd1;
IF_Instruction  = 32'b10001111101010000000000000000000;
IF_PC_4 = 32'd0;

#20 CYCLE = 4'd2;
IF_Instruction  = 32'b00000001000001100011100000100000;
IF_PC_4 = 32'd4;

#20 CYCLE = 4'd3;
IF_Instruction  = 32'b00000000000000000000000000000000;
IF_PC_4 = 32'd8;

#20 CYCLE = 4'd4; IF_PC_4 = 32'd12;
#20 CYCLE = 4'd5; IF_PC_4 = 32'd16;
//--------------------
#20 CASE = 4'd2; CYCLE = 4'd1;
IF_Instruction  = 32'b100011 00000 01000 0000000000000000;
IF_PC_4 = 32'd0;

#20 CYCLE = 4'd2;
IF_Instruction  = 32'b100011 01000 01010 0000000000000000;
IF_PC_4 = 32'd4;
#20 CYCLE = 4'd3;
IF_PC_4 = 32'd8;

#20 CYCLE = 4'd4; IF_PC_4 = 32'd12; 
IF_Instruction  = 32'b000000 01010 00110 0011100000100000;
#20 CYCLE = 4'd5; IF_PC_4 = 32'd16; 

#20 CYCLE = 4'd6; IF_PC_4 = 32'd20;
IF_Instruction  = 32'b00000000000000000000000000000000;
#20 CYCLE = 4'd7; IF_PC_4 = 32'd24; 


//--------------------
#20 CASE = 4'd3; CYCLE = 4'd1;
IF_Instruction  = 32'b10101101000010100000000000000000;
IF_PC_4 = 32'd0;

#20 CYCLE = 4'd2;
IF_Instruction  = 32'b100011 01000 01010 0000000000000000;
IF_PC_4 = 32'd4;

#20 CYCLE = 4'd3;
IF_Instruction  = 32'b00000000000000000000000000000000;
IF_PC_4 = 32'd8;

#20 CYCLE = 4'd4; IF_PC_4 = 32'd12;
#20 CYCLE = 4'd5; IF_PC_4 = 32'd16;
//--------------------
#20 CASE = 4'd4; CYCLE = 4'd1;
IF_Instruction  = 32'b00000001000010100100100000100000;
IF_PC_4 = 32'd0;

#20 CYCLE = 4'd2;
IF_Instruction  = 32'b00010001001111000000000000000000;
IF_PC_4 = 32'd4;

#20 CYCLE = 4'd3;
IF_Instruction  = 32'b00000000000000000000000000000000;
IF_PC_4 = 32'd8;

#20 CYCLE = 4'd4; IF_PC_4 = 32'd12;
#20 CYCLE = 4'd5; IF_PC_4 = 32'd16;
//--------------------
#20 CASE = 4'd5; CYCLE = 4'd1;
IF_Instruction  = 32'b100011 01000 01010 0000000000000000;
IF_PC_4 = 32'd0;

#20 CYCLE = 4'd2;
IF_Instruction  = 32'b000101 01001 01010 0000000000000000;
IF_PC_4 = 32'd4;
MEM_RD = 5'd01010;
MEM_opcode = 6'b100011;

#20 CYCLE = 4'd3;
IF_Instruction  = 32'b00000000000000000000000000000000;
IF_PC_4 = 32'd8;
MEM_RD = 5'd0;
MEM_ALU_RESULT = 32'd0;

#20 CYCLE = 4'd4; IF_PC_4 = 32'd12;
#20 CYCLE = 4'd5; IF_PC_4 = 32'd16;
#20 CYCLE = 4'd5; IF_PC_4 = 32'd20;

//--------------------
#20 CASE = 4'd6; CYCLE = 4'd1;
IF_Instruction  = 32'b00010001001010100000000000000000;
IF_PC_4 = 32'd0;

#20 CYCLE = 4'd2;
IF_Instruction  = 32'b00000001000010100100100000100000;
IF_PC_4 = 32'd4;

#20 CYCLE = 4'd3;
IF_Instruction  = 32'b00000000000000000000000000000000;
IF_PC_4 = 32'd8;

//--------------------
#20 CASE = 4'd7; CYCLE = 4'd1;
IF_Instruction  = 32'b00001000000000000000000000000001;
IF_PC_4 = 32'd0;


#20 CYCLE = 4'd2;
IF_Instruction  = 32'b00000001000010100100100000100000;
IF_PC_4 = 32'd4;

#20 CYCLE = 4'd3;
IF_Instruction  = 32'b00000000000000000000000000000000;
IF_PC_4 = 32'd8;

//--------------------
#20 CASE = 4'd8; CYCLE = 4'd1;
IF_Instruction  = 32'b00010001000010100000000000000000;
IF_PC_4 = 32'd0;
WB_RD = 5'd2;
WB_RD_DATA = 32'd2;
WB_EX = 3'd1;
MEM_RD = 5'd8;
MEM_ALU_RESULT = 32'd8;

#20 CYCLE = 4'd2;
IF_Instruction  = 32'b00000000000000000000000000000000;
IF_PC_4 = 32'd4;
WB_RD = 5'd0;
WB_RD_DATA = 32'd0;
WB_EX = 3'd0;
MEM_RD = 5'd0;
MEM_ALU_RESULT = 32'd0;
//--------------------
#20 CASE = 4'd9; CYCLE = 4'd1;
IF_Instruction  = 32'b00010001000010100000000000000000;
IF_PC_4 = 32'd0;
WB_RD = 5'd8;
WB_RD_DATA = 32'd8;
WB_EX = 3'd1;
MEM_RD = 5'd2;
MEM_ALU_RESULT = 32'd2;

#20 CYCLE = 4'd2;
IF_Instruction  = 32'b00000000000000000000000000000000;
IF_PC_4 = 32'd4;
WB_RD = 5'd0;
WB_RD_DATA = 32'd0;
WB_EX = 3'd0;
MEM_RD = 5'd0;
MEM_ALU_RESULT = 32'd0;

//--------------------
#20 CASE = 4'd10; CYCLE = 4'd1;
IF_Instruction  = 32'b00010001000010100000000000000000;
IF_PC_4 = 32'd0;
WB_RD = 5'd8;
WB_RD_DATA = 32'd8;
WB_EX = 3'd1;
MEM_RD = 5'd8;
MEM_ALU_RESULT = 32'd2;

#20 CYCLE = 4'd2;
IF_Instruction  = 32'b00000000000000000000000000000000;
IF_PC_4 = 32'd4;
WB_RD = 5'd0;
WB_RD_DATA = 32'd0;
WB_EX = 3'd0;
MEM_RD = 5'd0;
MEM_ALU_RESULT = 32'd0;



