{"position": "Design Engineer", "company": "Intel Corporation", "profiles": ["Summary Versatile Sr. Physical Design Engineer with extensive experience in the implementation of ASICs/SOCs from synthesis to tape-out. \n\uf076\tOwned implementation of Imagination Technology's Power VR 3d graphics cores for several Intel Mobile SOCs: Z2460 , Z2760 & Z3480 \n\uf076\tVery well versed with industry standard EDA tools like Synopsys Design compiler, IC compiler, dft compiler, Primetime, Cadence Conformal, Apache Redhawk,. Successfully implemented several complex low power 3D graphics cores, chipsets, graphics chipsets & storage SOCs \n\uf076\tHighly focused and results-oriented in supporting complex, deadline-driven projects; able to identify goals and priorities and resolve issues \n\uf076\tHighly proficient in ECO flows for ASICs by owning ECO flows on several designs. \n\uf076\tProficient in Several programming languages like Perl, Shell, tcl. Summary Versatile Sr. Physical Design Engineer with extensive experience in the implementation of ASICs/SOCs from synthesis to tape-out. \n\uf076\tOwned implementation of Imagination Technology's Power VR 3d graphics cores for several Intel Mobile SOCs: Z2460 , Z2760 & Z3480 \n\uf076\tVery well versed with industry standard EDA tools like Synopsys Design compiler, IC compiler, dft compiler, Primetime, Cadence Conformal, Apache Redhawk,. Successfully implemented several complex low power 3D graphics cores, chipsets, graphics chipsets & storage SOCs \n\uf076\tHighly focused and results-oriented in supporting complex, deadline-driven projects; able to identify goals and priorities and resolve issues \n\uf076\tHighly proficient in ECO flows for ASICs by owning ECO flows on several designs. \n\uf076\tProficient in Several programming languages like Perl, Shell, tcl. Versatile Sr. Physical Design Engineer with extensive experience in the implementation of ASICs/SOCs from synthesis to tape-out. \n\uf076\tOwned implementation of Imagination Technology's Power VR 3d graphics cores for several Intel Mobile SOCs: Z2460 , Z2760 & Z3480 \n\uf076\tVery well versed with industry standard EDA tools like Synopsys Design compiler, IC compiler, dft compiler, Primetime, Cadence Conformal, Apache Redhawk,. Successfully implemented several complex low power 3D graphics cores, chipsets, graphics chipsets & storage SOCs \n\uf076\tHighly focused and results-oriented in supporting complex, deadline-driven projects; able to identify goals and priorities and resolve issues \n\uf076\tHighly proficient in ECO flows for ASICs by owning ECO flows on several designs. \n\uf076\tProficient in Several programming languages like Perl, Shell, tcl. Versatile Sr. Physical Design Engineer with extensive experience in the implementation of ASICs/SOCs from synthesis to tape-out. \n\uf076\tOwned implementation of Imagination Technology's Power VR 3d graphics cores for several Intel Mobile SOCs: Z2460 , Z2760 & Z3480 \n\uf076\tVery well versed with industry standard EDA tools like Synopsys Design compiler, IC compiler, dft compiler, Primetime, Cadence Conformal, Apache Redhawk,. Successfully implemented several complex low power 3D graphics cores, chipsets, graphics chipsets & storage SOCs \n\uf076\tHighly focused and results-oriented in supporting complex, deadline-driven projects; able to identify goals and priorities and resolve issues \n\uf076\tHighly proficient in ECO flows for ASICs by owning ECO flows on several designs. \n\uf076\tProficient in Several programming languages like Perl, Shell, tcl. Experience Senior Physical Design Engineer Intel Corporation January 2007  \u2013 Present (8 years 8 months) Chandler, AZ Owned the implementation of 3d graphics cores for several Intel Low power socs: Z2460 (32nm smartphone soc), Z2760 (32nm tablet soc) and Z3480( 22nm smartphone SOC). \n\u2022\tOn Z2460, owned the entire 3d graphics core all the way from synthesis, functional verification, Place & Route, LVS/DRC/ERC cleanup and Timing closure @432Mhz with ~1.2M instances. \n\u2022\tFor Z2760, took a leadership role in mentoring and coaching two junior engineers while owning the entire Imagination technology\u2019s SGX545 Graphics core all the way from synthesis to tapein. Primary activities included synthesis, scan insertion, functional verification, Place & Route, power delivery, LVS/DRC/ERC cleanup & timing closure @533Mhz with ~2.2M instances. \n\u2022\tGFX lead on Z3480; taking the Imagination Power VR series 6 3D Graphics core all the way from synthesis to layout. The core is ~14M placeable instances hemming @533Mhz. I owned synthesis, FEV and the biggest physical partition of the project at ~5M instances. Converged it for layout & timing. \n\u2022\tCurrently,own a ~1M instance design for another stepping of the above project and converged it for layout & timing. Cleaned the design for Electric rule violations, IR drop violations, fev cleanliness and layout cleanup of drc/lvs/density and antenn violations. Senior Physical Design Engineer Intel September 2006  \u2013  January 2007  (5 months) chandler, AZ Worked on Intel Architecture based CPU to be integrated into several SOCs. \nPerform variety of tasks primarily setting up the project with RV/ERC in-house tools, integration help for SOCs. Physical Design Engineer Intel Corporation January 2001  \u2013  September 2006  (5 years 9 months) Chandler, AZ Owned the physical implementation of 3 partitions which constitute half the chip on a complex Storage SOC. \nOwned 3 out of the 6 partitions; constituting more than half of the chip. Performed all the implementation tasks from Placement to Tapeout. \n\u2022\tPerformed all the backend activities on these complex partitions(`600k placeable instances) on 90nm process. Did timing driven placement & Scan cell insertion in Physical Compiler, Clocking, Routing and metal dummification in Astro and extraction in Star-RCXT and timing closure in Primetime. Finally cleaned the physical design in Hercules for tapeout. Did it for several steppings of the project. \n\u2022\tProactively worked with Synopsys AEs to setup the placement/routing flows and roto-root the process for the entire project. Owned the Timing Driven Placement/Scan Insertion and Routing flow setup for the entire project \n\u2022\tStarted as logic synthesis person and picked up Physical Synthesis as part of I/O Processor implementation using Astro. Component Design Engineer Intel Corporation June 1998  \u2013  January 2001  (2 years 8 months) Chandler, AZ Provide Design Compiler tool support for a 50 person team while owning full-chip netlist builds. \nOwned logic synthesis tool setup and support for a 50 person team. Also, owned full-chip netlist builds, ECO flows, new methodology deployment like repeater insertion, etc. \n\u2022\tPlayed key role in supporting the entire team with logic synthesis support.  \n\u2022\tSignificantly reduced PV closure timing by working on a repeater insertion methodology. This greatly reduced the PV closure time and fetched me a divisional recognition award. Component Design Engineer Intel Corporation November 1996  \u2013  June 1998  (1 year 8 months) Chandler, AZ Supported the entire Intel Chandler site with Design Compiler used for logic synthesis\t \nHelped several SOC/ASIC teams with Logic Synthesis flow, setup & methodology questions. Worked with Synopsys AEs to get issues resolved. Also in-charge of setting up the licenses for Synopsys & taught classes on-site. Senior Physical Design Engineer Intel Corporation January 2007  \u2013 Present (8 years 8 months) Chandler, AZ Owned the implementation of 3d graphics cores for several Intel Low power socs: Z2460 (32nm smartphone soc), Z2760 (32nm tablet soc) and Z3480( 22nm smartphone SOC). \n\u2022\tOn Z2460, owned the entire 3d graphics core all the way from synthesis, functional verification, Place & Route, LVS/DRC/ERC cleanup and Timing closure @432Mhz with ~1.2M instances. \n\u2022\tFor Z2760, took a leadership role in mentoring and coaching two junior engineers while owning the entire Imagination technology\u2019s SGX545 Graphics core all the way from synthesis to tapein. Primary activities included synthesis, scan insertion, functional verification, Place & Route, power delivery, LVS/DRC/ERC cleanup & timing closure @533Mhz with ~2.2M instances. \n\u2022\tGFX lead on Z3480; taking the Imagination Power VR series 6 3D Graphics core all the way from synthesis to layout. The core is ~14M placeable instances hemming @533Mhz. I owned synthesis, FEV and the biggest physical partition of the project at ~5M instances. Converged it for layout & timing. \n\u2022\tCurrently,own a ~1M instance design for another stepping of the above project and converged it for layout & timing. Cleaned the design for Electric rule violations, IR drop violations, fev cleanliness and layout cleanup of drc/lvs/density and antenn violations. Senior Physical Design Engineer Intel Corporation January 2007  \u2013 Present (8 years 8 months) Chandler, AZ Owned the implementation of 3d graphics cores for several Intel Low power socs: Z2460 (32nm smartphone soc), Z2760 (32nm tablet soc) and Z3480( 22nm smartphone SOC). \n\u2022\tOn Z2460, owned the entire 3d graphics core all the way from synthesis, functional verification, Place & Route, LVS/DRC/ERC cleanup and Timing closure @432Mhz with ~1.2M instances. \n\u2022\tFor Z2760, took a leadership role in mentoring and coaching two junior engineers while owning the entire Imagination technology\u2019s SGX545 Graphics core all the way from synthesis to tapein. Primary activities included synthesis, scan insertion, functional verification, Place & Route, power delivery, LVS/DRC/ERC cleanup & timing closure @533Mhz with ~2.2M instances. \n\u2022\tGFX lead on Z3480; taking the Imagination Power VR series 6 3D Graphics core all the way from synthesis to layout. The core is ~14M placeable instances hemming @533Mhz. I owned synthesis, FEV and the biggest physical partition of the project at ~5M instances. Converged it for layout & timing. \n\u2022\tCurrently,own a ~1M instance design for another stepping of the above project and converged it for layout & timing. Cleaned the design for Electric rule violations, IR drop violations, fev cleanliness and layout cleanup of drc/lvs/density and antenn violations. Senior Physical Design Engineer Intel September 2006  \u2013  January 2007  (5 months) chandler, AZ Worked on Intel Architecture based CPU to be integrated into several SOCs. \nPerform variety of tasks primarily setting up the project with RV/ERC in-house tools, integration help for SOCs. Senior Physical Design Engineer Intel September 2006  \u2013  January 2007  (5 months) chandler, AZ Worked on Intel Architecture based CPU to be integrated into several SOCs. \nPerform variety of tasks primarily setting up the project with RV/ERC in-house tools, integration help for SOCs. Physical Design Engineer Intel Corporation January 2001  \u2013  September 2006  (5 years 9 months) Chandler, AZ Owned the physical implementation of 3 partitions which constitute half the chip on a complex Storage SOC. \nOwned 3 out of the 6 partitions; constituting more than half of the chip. Performed all the implementation tasks from Placement to Tapeout. \n\u2022\tPerformed all the backend activities on these complex partitions(`600k placeable instances) on 90nm process. Did timing driven placement & Scan cell insertion in Physical Compiler, Clocking, Routing and metal dummification in Astro and extraction in Star-RCXT and timing closure in Primetime. Finally cleaned the physical design in Hercules for tapeout. Did it for several steppings of the project. \n\u2022\tProactively worked with Synopsys AEs to setup the placement/routing flows and roto-root the process for the entire project. Owned the Timing Driven Placement/Scan Insertion and Routing flow setup for the entire project \n\u2022\tStarted as logic synthesis person and picked up Physical Synthesis as part of I/O Processor implementation using Astro. Physical Design Engineer Intel Corporation January 2001  \u2013  September 2006  (5 years 9 months) Chandler, AZ Owned the physical implementation of 3 partitions which constitute half the chip on a complex Storage SOC. \nOwned 3 out of the 6 partitions; constituting more than half of the chip. Performed all the implementation tasks from Placement to Tapeout. \n\u2022\tPerformed all the backend activities on these complex partitions(`600k placeable instances) on 90nm process. Did timing driven placement & Scan cell insertion in Physical Compiler, Clocking, Routing and metal dummification in Astro and extraction in Star-RCXT and timing closure in Primetime. Finally cleaned the physical design in Hercules for tapeout. Did it for several steppings of the project. \n\u2022\tProactively worked with Synopsys AEs to setup the placement/routing flows and roto-root the process for the entire project. Owned the Timing Driven Placement/Scan Insertion and Routing flow setup for the entire project \n\u2022\tStarted as logic synthesis person and picked up Physical Synthesis as part of I/O Processor implementation using Astro. Component Design Engineer Intel Corporation June 1998  \u2013  January 2001  (2 years 8 months) Chandler, AZ Provide Design Compiler tool support for a 50 person team while owning full-chip netlist builds. \nOwned logic synthesis tool setup and support for a 50 person team. Also, owned full-chip netlist builds, ECO flows, new methodology deployment like repeater insertion, etc. \n\u2022\tPlayed key role in supporting the entire team with logic synthesis support.  \n\u2022\tSignificantly reduced PV closure timing by working on a repeater insertion methodology. This greatly reduced the PV closure time and fetched me a divisional recognition award. Component Design Engineer Intel Corporation June 1998  \u2013  January 2001  (2 years 8 months) Chandler, AZ Provide Design Compiler tool support for a 50 person team while owning full-chip netlist builds. \nOwned logic synthesis tool setup and support for a 50 person team. Also, owned full-chip netlist builds, ECO flows, new methodology deployment like repeater insertion, etc. \n\u2022\tPlayed key role in supporting the entire team with logic synthesis support.  \n\u2022\tSignificantly reduced PV closure timing by working on a repeater insertion methodology. This greatly reduced the PV closure time and fetched me a divisional recognition award. Component Design Engineer Intel Corporation November 1996  \u2013  June 1998  (1 year 8 months) Chandler, AZ Supported the entire Intel Chandler site with Design Compiler used for logic synthesis\t \nHelped several SOC/ASIC teams with Logic Synthesis flow, setup & methodology questions. Worked with Synopsys AEs to get issues resolved. Also in-charge of setting up the licenses for Synopsys & taught classes on-site. Component Design Engineer Intel Corporation November 1996  \u2013  June 1998  (1 year 8 months) Chandler, AZ Supported the entire Intel Chandler site with Design Compiler used for logic synthesis\t \nHelped several SOC/ASIC teams with Logic Synthesis flow, setup & methodology questions. Worked with Synopsys AEs to get issues resolved. Also in-charge of setting up the licenses for Synopsys & taught classes on-site. Languages Hindi Telugu Hindi Telugu Hindi Telugu Skills VLSI Unix ASIC Verilog TCL Physical Design Static Timing Analysis Timing Closure SoC Primetime RTL design EDA Clock Tree Synthesis Physical Verification DFT Logic Synthesis Formal Verification Functional Verification Low-power Design Place & Route Synopsys tools Perl See 7+ \u00a0 \u00a0 See less Skills  VLSI Unix ASIC Verilog TCL Physical Design Static Timing Analysis Timing Closure SoC Primetime RTL design EDA Clock Tree Synthesis Physical Verification DFT Logic Synthesis Formal Verification Functional Verification Low-power Design Place & Route Synopsys tools Perl See 7+ \u00a0 \u00a0 See less VLSI Unix ASIC Verilog TCL Physical Design Static Timing Analysis Timing Closure SoC Primetime RTL design EDA Clock Tree Synthesis Physical Verification DFT Logic Synthesis Formal Verification Functional Verification Low-power Design Place & Route Synopsys tools Perl See 7+ \u00a0 \u00a0 See less VLSI Unix ASIC Verilog TCL Physical Design Static Timing Analysis Timing Closure SoC Primetime RTL design EDA Clock Tree Synthesis Physical Verification DFT Logic Synthesis Formal Verification Functional Verification Low-power Design Place & Route Synopsys tools Perl See 7+ \u00a0 \u00a0 See less Education Iowa State University Master of Science (M.S.),  Computer Engineering 1994  \u2013 1996 Jawaharlal Nehru Technological University Bachelot of Technology,  Electrical , Electronics and Communications Engineering 1990  \u2013 1994 Iowa State University Master of Science (M.S.),  Computer Engineering 1994  \u2013 1996 Iowa State University Master of Science (M.S.),  Computer Engineering 1994  \u2013 1996 Iowa State University Master of Science (M.S.),  Computer Engineering 1994  \u2013 1996 Jawaharlal Nehru Technological University Bachelot of Technology,  Electrical , Electronics and Communications Engineering 1990  \u2013 1994 Jawaharlal Nehru Technological University Bachelot of Technology,  Electrical , Electronics and Communications Engineering 1990  \u2013 1994 Jawaharlal Nehru Technological University Bachelot of Technology,  Electrical , Electronics and Communications Engineering 1990  \u2013 1994 ", "Summary \u2022\tExpertise in digital design, verification and physical design. \n \n\u2022\tPerform prototype constructions and checkout, modify and evaluate logic cells and LVS check.  \n \n\u2022\tCreated elements of chip design, cell and abstract view generation. Applied phases of physical design development including parasitic extraction, custom polygon editing and verification.  \n \n\u2022\tRecognized with Division Recognition Award for Design for Manufacturability (DFM) collaboration work that resulted in outstanding yield improvement in the current project. \n \n\u2022\tWith excellent data analysis skills was able to project DFM scenario for critical decision making on yield.  \n \n\u2022\tRespond to customer/client requests or events as they occur. Develop solutions to problems utilizing formal education and judgment. \n \n\u2022 Have excellent scripting skills.  \n \n\u2022\tOwned and co-developed XOR validation mechanism across different layout views for standard cells. \n \n\u2022\tDemonstrated effective team work, representing the team for Design for Debug (DFD) related cell content, insertion and validation flows.  \n \n\u2022\tHave excellent communication skills and ability to work independently.  Summary \u2022\tExpertise in digital design, verification and physical design. \n \n\u2022\tPerform prototype constructions and checkout, modify and evaluate logic cells and LVS check.  \n \n\u2022\tCreated elements of chip design, cell and abstract view generation. Applied phases of physical design development including parasitic extraction, custom polygon editing and verification.  \n \n\u2022\tRecognized with Division Recognition Award for Design for Manufacturability (DFM) collaboration work that resulted in outstanding yield improvement in the current project. \n \n\u2022\tWith excellent data analysis skills was able to project DFM scenario for critical decision making on yield.  \n \n\u2022\tRespond to customer/client requests or events as they occur. Develop solutions to problems utilizing formal education and judgment. \n \n\u2022 Have excellent scripting skills.  \n \n\u2022\tOwned and co-developed XOR validation mechanism across different layout views for standard cells. \n \n\u2022\tDemonstrated effective team work, representing the team for Design for Debug (DFD) related cell content, insertion and validation flows.  \n \n\u2022\tHave excellent communication skills and ability to work independently.  \u2022\tExpertise in digital design, verification and physical design. \n \n\u2022\tPerform prototype constructions and checkout, modify and evaluate logic cells and LVS check.  \n \n\u2022\tCreated elements of chip design, cell and abstract view generation. Applied phases of physical design development including parasitic extraction, custom polygon editing and verification.  \n \n\u2022\tRecognized with Division Recognition Award for Design for Manufacturability (DFM) collaboration work that resulted in outstanding yield improvement in the current project. \n \n\u2022\tWith excellent data analysis skills was able to project DFM scenario for critical decision making on yield.  \n \n\u2022\tRespond to customer/client requests or events as they occur. Develop solutions to problems utilizing formal education and judgment. \n \n\u2022 Have excellent scripting skills.  \n \n\u2022\tOwned and co-developed XOR validation mechanism across different layout views for standard cells. \n \n\u2022\tDemonstrated effective team work, representing the team for Design for Debug (DFD) related cell content, insertion and validation flows.  \n \n\u2022\tHave excellent communication skills and ability to work independently.  \u2022\tExpertise in digital design, verification and physical design. \n \n\u2022\tPerform prototype constructions and checkout, modify and evaluate logic cells and LVS check.  \n \n\u2022\tCreated elements of chip design, cell and abstract view generation. Applied phases of physical design development including parasitic extraction, custom polygon editing and verification.  \n \n\u2022\tRecognized with Division Recognition Award for Design for Manufacturability (DFM) collaboration work that resulted in outstanding yield improvement in the current project. \n \n\u2022\tWith excellent data analysis skills was able to project DFM scenario for critical decision making on yield.  \n \n\u2022\tRespond to customer/client requests or events as they occur. Develop solutions to problems utilizing formal education and judgment. \n \n\u2022 Have excellent scripting skills.  \n \n\u2022\tOwned and co-developed XOR validation mechanism across different layout views for standard cells. \n \n\u2022\tDemonstrated effective team work, representing the team for Design for Debug (DFD) related cell content, insertion and validation flows.  \n \n\u2022\tHave excellent communication skills and ability to work independently.  Experience Component Design Engineer Intel Corporation August 2015  \u2013 Present (1 month) Santa Clara Component Design Engineer Intel Corporation January 2012  \u2013  July 2015  (3 years 7 months) Portland, Oregon Area Currently working as a Component Design Engineer in Standard Cell Library Team at Intel, designing circuit, layout for the standard cells in 22nm and 14nm CMOS technology. Have expertise in digital design, verification and physical design. \n \n\u2022\tLibrary Regressions: testing, analysis and validation of the effect of custom cells and their modifications/versions on the functional blocks through regressions. Troubleshoot design issues and applied proactive intervention. Assessed the impact of any library change/fix on chip level and ran regressions and also analyzed data about DR impact/status, potential fub-level resource impact and provided them for critical decision making. \n \n\u2022\tOwns the XOR tools for std library team. Owned and co-developed XOR validation mechanism across different layout views for standard cells.  \n \n\u2022\tDesign for Debug and Manufacturability: Standard cell Library representative for DFD and DFM. Evaluation of design for debug-ability (DFD) and manufacturability (DFM) at standard cell level. Involved in the specification, flow and verification aspects of DFD at project level and drove its implementation. Drove DFM for std cells with changing runsets for the current project. \n Physical Design Engineer Intel Corporation July 2011  \u2013  December 2011  (6 months) Portland, Oregon Area Designed circuits and worked on the layout for the standard cells in 22nm and 14nm CMOS technology. Performed prototype constructions and checkout, modify and evaluate logic cells and Schematic to layout verification. Intern Defense Research & Development Laboratories January 2009  \u2013  May 2009  (5 months) Worked on the Project, Modulation Classification of RADAR signals, under the Industry Attachment Program: RADAR signals from a simulated source are first digitized using a high speed PC add-on card. The frequency domain analysis which is based on FFT and time-frequency domain analysis which is based on spectrogram will be simulated in MATLAB and then ported on to the Tiger SHARC TS201 DSP Processor. For the development of the code on the DSP processor, the Visual DSP Integrated Environment (IDE) will be used. Student Intern University College of Engineering, Osmania University May 2008  \u2013  August 2008  (4 months) Interfaced the GPS and GSM modules to the PIC microcontroller and programmed the PIC microcontroller using PIC C compiler to receive GPS data and to send this information as SMS to the owner of the fleet using AT&T commands through the GSM module. Component Design Engineer Intel Corporation August 2015  \u2013 Present (1 month) Santa Clara Component Design Engineer Intel Corporation August 2015  \u2013 Present (1 month) Santa Clara Component Design Engineer Intel Corporation January 2012  \u2013  July 2015  (3 years 7 months) Portland, Oregon Area Currently working as a Component Design Engineer in Standard Cell Library Team at Intel, designing circuit, layout for the standard cells in 22nm and 14nm CMOS technology. Have expertise in digital design, verification and physical design. \n \n\u2022\tLibrary Regressions: testing, analysis and validation of the effect of custom cells and their modifications/versions on the functional blocks through regressions. Troubleshoot design issues and applied proactive intervention. Assessed the impact of any library change/fix on chip level and ran regressions and also analyzed data about DR impact/status, potential fub-level resource impact and provided them for critical decision making. \n \n\u2022\tOwns the XOR tools for std library team. Owned and co-developed XOR validation mechanism across different layout views for standard cells.  \n \n\u2022\tDesign for Debug and Manufacturability: Standard cell Library representative for DFD and DFM. Evaluation of design for debug-ability (DFD) and manufacturability (DFM) at standard cell level. Involved in the specification, flow and verification aspects of DFD at project level and drove its implementation. Drove DFM for std cells with changing runsets for the current project. \n Component Design Engineer Intel Corporation January 2012  \u2013  July 2015  (3 years 7 months) Portland, Oregon Area Currently working as a Component Design Engineer in Standard Cell Library Team at Intel, designing circuit, layout for the standard cells in 22nm and 14nm CMOS technology. Have expertise in digital design, verification and physical design. \n \n\u2022\tLibrary Regressions: testing, analysis and validation of the effect of custom cells and their modifications/versions on the functional blocks through regressions. Troubleshoot design issues and applied proactive intervention. Assessed the impact of any library change/fix on chip level and ran regressions and also analyzed data about DR impact/status, potential fub-level resource impact and provided them for critical decision making. \n \n\u2022\tOwns the XOR tools for std library team. Owned and co-developed XOR validation mechanism across different layout views for standard cells.  \n \n\u2022\tDesign for Debug and Manufacturability: Standard cell Library representative for DFD and DFM. Evaluation of design for debug-ability (DFD) and manufacturability (DFM) at standard cell level. Involved in the specification, flow and verification aspects of DFD at project level and drove its implementation. Drove DFM for std cells with changing runsets for the current project. \n Physical Design Engineer Intel Corporation July 2011  \u2013  December 2011  (6 months) Portland, Oregon Area Designed circuits and worked on the layout for the standard cells in 22nm and 14nm CMOS technology. Performed prototype constructions and checkout, modify and evaluate logic cells and Schematic to layout verification. Physical Design Engineer Intel Corporation July 2011  \u2013  December 2011  (6 months) Portland, Oregon Area Designed circuits and worked on the layout for the standard cells in 22nm and 14nm CMOS technology. Performed prototype constructions and checkout, modify and evaluate logic cells and Schematic to layout verification. Intern Defense Research & Development Laboratories January 2009  \u2013  May 2009  (5 months) Worked on the Project, Modulation Classification of RADAR signals, under the Industry Attachment Program: RADAR signals from a simulated source are first digitized using a high speed PC add-on card. The frequency domain analysis which is based on FFT and time-frequency domain analysis which is based on spectrogram will be simulated in MATLAB and then ported on to the Tiger SHARC TS201 DSP Processor. For the development of the code on the DSP processor, the Visual DSP Integrated Environment (IDE) will be used. Intern Defense Research & Development Laboratories January 2009  \u2013  May 2009  (5 months) Worked on the Project, Modulation Classification of RADAR signals, under the Industry Attachment Program: RADAR signals from a simulated source are first digitized using a high speed PC add-on card. The frequency domain analysis which is based on FFT and time-frequency domain analysis which is based on spectrogram will be simulated in MATLAB and then ported on to the Tiger SHARC TS201 DSP Processor. For the development of the code on the DSP processor, the Visual DSP Integrated Environment (IDE) will be used. Student Intern University College of Engineering, Osmania University May 2008  \u2013  August 2008  (4 months) Interfaced the GPS and GSM modules to the PIC microcontroller and programmed the PIC microcontroller using PIC C compiler to receive GPS data and to send this information as SMS to the owner of the fleet using AT&T commands through the GSM module. Student Intern University College of Engineering, Osmania University May 2008  \u2013  August 2008  (4 months) Interfaced the GPS and GSM modules to the PIC microcontroller and programmed the PIC microcontroller using PIC C compiler to receive GPS data and to send this information as SMS to the owner of the fleet using AT&T commands through the GSM module. Skills Verilog ASIC C Matlab Computer Architecture Formal Verification Low-power Design Hardware VLSI VHDL C++ Cadence Virtuoso Functional Verification Digital Signal... CMOS Debugging Perl Embedded Systems Testing Physical Design See 5+ \u00a0 \u00a0 See less Skills  Verilog ASIC C Matlab Computer Architecture Formal Verification Low-power Design Hardware VLSI VHDL C++ Cadence Virtuoso Functional Verification Digital Signal... CMOS Debugging Perl Embedded Systems Testing Physical Design See 5+ \u00a0 \u00a0 See less Verilog ASIC C Matlab Computer Architecture Formal Verification Low-power Design Hardware VLSI VHDL C++ Cadence Virtuoso Functional Verification Digital Signal... CMOS Debugging Perl Embedded Systems Testing Physical Design See 5+ \u00a0 \u00a0 See less Verilog ASIC C Matlab Computer Architecture Formal Verification Low-power Design Hardware VLSI VHDL C++ Cadence Virtuoso Functional Verification Digital Signal... CMOS Debugging Perl Embedded Systems Testing Physical Design See 5+ \u00a0 \u00a0 See less Education Portland State University Master of Science,  Electrical and Computer Engineering 2010  \u2013 2011 45 credit hours \n University College of Engineering, Osmania University Bachelor of Engineering,  Electronics and Communication Engineering 2005  \u2013 2009 Portland State University Master of Science,  Electrical and Computer Engineering 2010  \u2013 2011 45 credit hours \n Portland State University Master of Science,  Electrical and Computer Engineering 2010  \u2013 2011 45 credit hours \n Portland State University Master of Science,  Electrical and Computer Engineering 2010  \u2013 2011 45 credit hours \n University College of Engineering, Osmania University Bachelor of Engineering,  Electronics and Communication Engineering 2005  \u2013 2009 University College of Engineering, Osmania University Bachelor of Engineering,  Electronics and Communication Engineering 2005  \u2013 2009 University College of Engineering, Osmania University Bachelor of Engineering,  Electronics and Communication Engineering 2005  \u2013 2009 ", "Experience Senior Engineering Manager Intel Corporation June 2014  \u2013 Present (1 year 3 months) Taiwan Engineering Manager Intel Corporation October 2010  \u2013  June 2014  (3 years 9 months) California Senior Component Design Engineer Intel Corporation October 2008  \u2013  October 2010  (2 years 1 month) Folsom, California Senior Component Design Engineer Intel Corporation October 2005  \u2013  October 2008  (3 years 1 month) Penang, Malaysia Component Design Engineer Intel Corporation April 2004  \u2013  October 2005  (1 year 7 months) Folsom, California Component Design Engineer Intel Corporation October 2002  \u2013  April 2004  (1 year 7 months) Penang, Malaysia intern ALTERA Corporation May 2001  \u2013  August 2001  (4 months) Penang intern IDT May 2000  \u2013  August 2000  (4 months) penang Senior Engineering Manager Intel Corporation June 2014  \u2013 Present (1 year 3 months) Taiwan Senior Engineering Manager Intel Corporation June 2014  \u2013 Present (1 year 3 months) Taiwan Engineering Manager Intel Corporation October 2010  \u2013  June 2014  (3 years 9 months) California Engineering Manager Intel Corporation October 2010  \u2013  June 2014  (3 years 9 months) California Senior Component Design Engineer Intel Corporation October 2008  \u2013  October 2010  (2 years 1 month) Folsom, California Senior Component Design Engineer Intel Corporation October 2008  \u2013  October 2010  (2 years 1 month) Folsom, California Senior Component Design Engineer Intel Corporation October 2005  \u2013  October 2008  (3 years 1 month) Penang, Malaysia Senior Component Design Engineer Intel Corporation October 2005  \u2013  October 2008  (3 years 1 month) Penang, Malaysia Component Design Engineer Intel Corporation April 2004  \u2013  October 2005  (1 year 7 months) Folsom, California Component Design Engineer Intel Corporation April 2004  \u2013  October 2005  (1 year 7 months) Folsom, California Component Design Engineer Intel Corporation October 2002  \u2013  April 2004  (1 year 7 months) Penang, Malaysia Component Design Engineer Intel Corporation October 2002  \u2013  April 2004  (1 year 7 months) Penang, Malaysia intern ALTERA Corporation May 2001  \u2013  August 2001  (4 months) Penang intern ALTERA Corporation May 2001  \u2013  August 2001  (4 months) Penang intern IDT May 2000  \u2013  August 2000  (4 months) penang intern IDT May 2000  \u2013  August 2000  (4 months) penang Skills ASIC SoC Semiconductors FPGA Computer Architecture IC Debugging Verilog Physical Design Embedded Systems Perl Analog Circuit Design Firmware Skills  ASIC SoC Semiconductors FPGA Computer Architecture IC Debugging Verilog Physical Design Embedded Systems Perl Analog Circuit Design Firmware ASIC SoC Semiconductors FPGA Computer Architecture IC Debugging Verilog Physical Design Embedded Systems Perl Analog Circuit Design Firmware ASIC SoC Semiconductors FPGA Computer Architecture IC Debugging Verilog Physical Design Embedded Systems Perl Analog Circuit Design Firmware Education Purdue University computer engineering,  logic design 2000  \u2013 2002 Purdue University computer engineering,  logic design 2000  \u2013 2002 Purdue University computer engineering,  logic design 2000  \u2013 2002 Purdue University computer engineering,  logic design 2000  \u2013 2002 ", "Summary As a design engineer with experience ranging from 90nm to advanced technologies, I'm very comfortable with technology evolution. I enjoy leveraging automation efficiency along with previous design strengths into future designs.  \n Summary As a design engineer with experience ranging from 90nm to advanced technologies, I'm very comfortable with technology evolution. I enjoy leveraging automation efficiency along with previous design strengths into future designs.  \n As a design engineer with experience ranging from 90nm to advanced technologies, I'm very comfortable with technology evolution. I enjoy leveraging automation efficiency along with previous design strengths into future designs.  \n As a design engineer with experience ranging from 90nm to advanced technologies, I'm very comfortable with technology evolution. I enjoy leveraging automation efficiency along with previous design strengths into future designs.  \n Experience IP Design Engineer Intel Corporation April 2012  \u2013  July 2015  (3 years 4 months) Staff Design Engineer Intel Corporation April 2010  \u2013  March 2012  (2 years) Analog Circuit Design Engineer Intel Corporation April 2008  \u2013  March 2010  (2 years) Component Design Engineer Intel Corporation April 2005  \u2013  March 2008  (3 years) Circuit Design Engineer Intel Corporation April 2002  \u2013  March 2005  (3 years) Rotation Engineer Intel Corporation January 2001  \u2013  March 2002  (1 year 3 months) Graduate Technical Intern Intel Corporation January 2000  \u2013  November 2000  (11 months) IP Design Engineer Intel Corporation April 2012  \u2013  July 2015  (3 years 4 months) IP Design Engineer Intel Corporation April 2012  \u2013  July 2015  (3 years 4 months) Staff Design Engineer Intel Corporation April 2010  \u2013  March 2012  (2 years) Staff Design Engineer Intel Corporation April 2010  \u2013  March 2012  (2 years) Analog Circuit Design Engineer Intel Corporation April 2008  \u2013  March 2010  (2 years) Analog Circuit Design Engineer Intel Corporation April 2008  \u2013  March 2010  (2 years) Component Design Engineer Intel Corporation April 2005  \u2013  March 2008  (3 years) Component Design Engineer Intel Corporation April 2005  \u2013  March 2008  (3 years) Circuit Design Engineer Intel Corporation April 2002  \u2013  March 2005  (3 years) Circuit Design Engineer Intel Corporation April 2002  \u2013  March 2005  (3 years) Rotation Engineer Intel Corporation January 2001  \u2013  March 2002  (1 year 3 months) Rotation Engineer Intel Corporation January 2001  \u2013  March 2002  (1 year 3 months) Graduate Technical Intern Intel Corporation January 2000  \u2013  November 2000  (11 months) Graduate Technical Intern Intel Corporation January 2000  \u2013  November 2000  (11 months) Skills Verilog Perl TCL Semiconductors RTL Design Python Logic Synthesis Timing Closure Mobile Devices Scripting Skills  Verilog Perl TCL Semiconductors RTL Design Python Logic Synthesis Timing Closure Mobile Devices Scripting Verilog Perl TCL Semiconductors RTL Design Python Logic Synthesis Timing Closure Mobile Devices Scripting Verilog Perl TCL Semiconductors RTL Design Python Logic Synthesis Timing Closure Mobile Devices Scripting Education Northwestern University Master's degree,  Electrical and Electronics Engineering , 3.93 / 4.0 1997  \u2013 1999 semiconductor physics, transistor fabrication, and research to optimize surfaces for maximum packaging interracial strength. Northwestern University Bachelor's degree,  Biomedical/Medical Engineering 1995  \u2013 1997 Electrical processes of the body Northwestern University Master's degree,  Electrical and Electronics Engineering , 3.93 / 4.0 1997  \u2013 1999 semiconductor physics, transistor fabrication, and research to optimize surfaces for maximum packaging interracial strength. Northwestern University Master's degree,  Electrical and Electronics Engineering , 3.93 / 4.0 1997  \u2013 1999 semiconductor physics, transistor fabrication, and research to optimize surfaces for maximum packaging interracial strength. Northwestern University Master's degree,  Electrical and Electronics Engineering , 3.93 / 4.0 1997  \u2013 1999 semiconductor physics, transistor fabrication, and research to optimize surfaces for maximum packaging interracial strength. Northwestern University Bachelor's degree,  Biomedical/Medical Engineering 1995  \u2013 1997 Electrical processes of the body Northwestern University Bachelor's degree,  Biomedical/Medical Engineering 1995  \u2013 1997 Electrical processes of the body Northwestern University Bachelor's degree,  Biomedical/Medical Engineering 1995  \u2013 1997 Electrical processes of the body ", "Summary A component design engineer experienced with front end logic as well as back end circuit design. Focus on uncore part of a microprocessor including memory PLL & IO. Specialties:- worked on a digital logic design on a project from spec to silicon to product \n- experience that ranges from mix signal circuit design to integration to front end logic design \n- proficient in system verilog RTL coding \n- hands on experience on multiple tools including presto, FEV, tango. Summary A component design engineer experienced with front end logic as well as back end circuit design. Focus on uncore part of a microprocessor including memory PLL & IO. Specialties:- worked on a digital logic design on a project from spec to silicon to product \n- experience that ranges from mix signal circuit design to integration to front end logic design \n- proficient in system verilog RTL coding \n- hands on experience on multiple tools including presto, FEV, tango. A component design engineer experienced with front end logic as well as back end circuit design. Focus on uncore part of a microprocessor including memory PLL & IO. Specialties:- worked on a digital logic design on a project from spec to silicon to product \n- experience that ranges from mix signal circuit design to integration to front end logic design \n- proficient in system verilog RTL coding \n- hands on experience on multiple tools including presto, FEV, tango. A component design engineer experienced with front end logic as well as back end circuit design. Focus on uncore part of a microprocessor including memory PLL & IO. Specialties:- worked on a digital logic design on a project from spec to silicon to product \n- experience that ranges from mix signal circuit design to integration to front end logic design \n- proficient in system verilog RTL coding \n- hands on experience on multiple tools including presto, FEV, tango. Experience Technical Marketing Engineer Intel Corporation September 2014  \u2013 Present (1 year) Santa Clara, CA Sr Component Design Engineer Intel Corporation January 2012  \u2013  August 2014  (2 years 8 months) Santa Clara, CA Front end design owner of OPIO (on package IO) of a CPU on an MCP (multi chip package) product. Sr Component Design Engineer Intel Corporation August 2009  \u2013  December 2011  (2 years 5 months) Santa Clara, CA Frond end design owner of memory PLL for a TCPU product. \n\u2022\tWorking on various aspects of front end design and product development including micro-architecture definition, RTL coding, timing constraint and closure \u2013 working with integration team, integration of analog behavioral models \u2013 working with analog design team, functional and dfx test development \u2013 working with validation team, and post silicon debug activities for final product development \u2013 working with HVM team. \n\u2022\tWorking as an individual contributor to define POR, scoping out logic development effort, configuring customer usage models, establishing personal deliverables and receivables, providing other inputs to cluster planning and representing PLL as a megablock in various project execution meetings. \n\u2022\tIndependently assuming responsibilities towards general product related issues & delivering solutions to build a better quality cost effective final product. This includes but not limited to enhancing architecture/design in order to meet budget on total number of HVM test patterns to reduce test time, enhancing dfx solutions to reduce package pin count to meet the cost budget. \n\u2022\tInfluencing cross functional teams including integration and validation team to enhance efficiency and quality of the design. \n\u2022\tDeveloping strong working knowledge of PLLs including reset sequence, operating modes and power management. \n\u2022\tWorking with product development team to do post silicon debug and fixing any sightings. Circuit Design Engineer Intel Corporation June 2007  \u2013  July 2009  (2 years 2 months) Santa Clara, CA Analog circuit design owner of Rcomp/Icomp for the high speed IO on a TCPU product \n\u2022\tWorking with Rcomp/Icomp customers \u2013 TX/RX/ADR/CMD/CLK drivers \u2013 to understand the termination and swing requirements on their signals. Designing an Rcomp compensation circuit that compares the pad driver voltage with a fixed reference voltage to adjust the pull up termination to required value. Also designing the Icomp compensation circuit that compares the pad driver swing with fixed reference voltage to adjust the driving current strength to required value. \n\u2022\tWorking on various back end tools including presto to run analog circuit simulations, FEV to verify circuit equivalence with the digital code and RV to maintain the currents within given budgets. \n\u2022\tWorking with various teams including front end logic design team to ensure the high level functionality for given POR, mix signal validation team to ensure circuit level test coverage and layout team to ensure good quality of the physical design. Component Design Engineer Intel Corporation March 2006  \u2013  May 2007  (1 year 3 months) Santa Clara, CA \u2022\tTrained on static timing analysis of the design, various tools to accomplish that and debugging strategies to resolve errors flagged by the tool. \nWorked on various CSI bus blocks of a CPU to converge PV timing on them. This included but not limited to identifying and resolving setup time violations, hold time violations, slope violations, ERC rule violations and noise violations. Circuit Design Intern Intel Corporation May 2005  \u2013  February 2006  (10 months) Folsom, CA Technical Marketing Engineer Intel Corporation September 2014  \u2013 Present (1 year) Santa Clara, CA Technical Marketing Engineer Intel Corporation September 2014  \u2013 Present (1 year) Santa Clara, CA Sr Component Design Engineer Intel Corporation January 2012  \u2013  August 2014  (2 years 8 months) Santa Clara, CA Front end design owner of OPIO (on package IO) of a CPU on an MCP (multi chip package) product. Sr Component Design Engineer Intel Corporation January 2012  \u2013  August 2014  (2 years 8 months) Santa Clara, CA Front end design owner of OPIO (on package IO) of a CPU on an MCP (multi chip package) product. Sr Component Design Engineer Intel Corporation August 2009  \u2013  December 2011  (2 years 5 months) Santa Clara, CA Frond end design owner of memory PLL for a TCPU product. \n\u2022\tWorking on various aspects of front end design and product development including micro-architecture definition, RTL coding, timing constraint and closure \u2013 working with integration team, integration of analog behavioral models \u2013 working with analog design team, functional and dfx test development \u2013 working with validation team, and post silicon debug activities for final product development \u2013 working with HVM team. \n\u2022\tWorking as an individual contributor to define POR, scoping out logic development effort, configuring customer usage models, establishing personal deliverables and receivables, providing other inputs to cluster planning and representing PLL as a megablock in various project execution meetings. \n\u2022\tIndependently assuming responsibilities towards general product related issues & delivering solutions to build a better quality cost effective final product. This includes but not limited to enhancing architecture/design in order to meet budget on total number of HVM test patterns to reduce test time, enhancing dfx solutions to reduce package pin count to meet the cost budget. \n\u2022\tInfluencing cross functional teams including integration and validation team to enhance efficiency and quality of the design. \n\u2022\tDeveloping strong working knowledge of PLLs including reset sequence, operating modes and power management. \n\u2022\tWorking with product development team to do post silicon debug and fixing any sightings. Sr Component Design Engineer Intel Corporation August 2009  \u2013  December 2011  (2 years 5 months) Santa Clara, CA Frond end design owner of memory PLL for a TCPU product. \n\u2022\tWorking on various aspects of front end design and product development including micro-architecture definition, RTL coding, timing constraint and closure \u2013 working with integration team, integration of analog behavioral models \u2013 working with analog design team, functional and dfx test development \u2013 working with validation team, and post silicon debug activities for final product development \u2013 working with HVM team. \n\u2022\tWorking as an individual contributor to define POR, scoping out logic development effort, configuring customer usage models, establishing personal deliverables and receivables, providing other inputs to cluster planning and representing PLL as a megablock in various project execution meetings. \n\u2022\tIndependently assuming responsibilities towards general product related issues & delivering solutions to build a better quality cost effective final product. This includes but not limited to enhancing architecture/design in order to meet budget on total number of HVM test patterns to reduce test time, enhancing dfx solutions to reduce package pin count to meet the cost budget. \n\u2022\tInfluencing cross functional teams including integration and validation team to enhance efficiency and quality of the design. \n\u2022\tDeveloping strong working knowledge of PLLs including reset sequence, operating modes and power management. \n\u2022\tWorking with product development team to do post silicon debug and fixing any sightings. Circuit Design Engineer Intel Corporation June 2007  \u2013  July 2009  (2 years 2 months) Santa Clara, CA Analog circuit design owner of Rcomp/Icomp for the high speed IO on a TCPU product \n\u2022\tWorking with Rcomp/Icomp customers \u2013 TX/RX/ADR/CMD/CLK drivers \u2013 to understand the termination and swing requirements on their signals. Designing an Rcomp compensation circuit that compares the pad driver voltage with a fixed reference voltage to adjust the pull up termination to required value. Also designing the Icomp compensation circuit that compares the pad driver swing with fixed reference voltage to adjust the driving current strength to required value. \n\u2022\tWorking on various back end tools including presto to run analog circuit simulations, FEV to verify circuit equivalence with the digital code and RV to maintain the currents within given budgets. \n\u2022\tWorking with various teams including front end logic design team to ensure the high level functionality for given POR, mix signal validation team to ensure circuit level test coverage and layout team to ensure good quality of the physical design. Circuit Design Engineer Intel Corporation June 2007  \u2013  July 2009  (2 years 2 months) Santa Clara, CA Analog circuit design owner of Rcomp/Icomp for the high speed IO on a TCPU product \n\u2022\tWorking with Rcomp/Icomp customers \u2013 TX/RX/ADR/CMD/CLK drivers \u2013 to understand the termination and swing requirements on their signals. Designing an Rcomp compensation circuit that compares the pad driver voltage with a fixed reference voltage to adjust the pull up termination to required value. Also designing the Icomp compensation circuit that compares the pad driver swing with fixed reference voltage to adjust the driving current strength to required value. \n\u2022\tWorking on various back end tools including presto to run analog circuit simulations, FEV to verify circuit equivalence with the digital code and RV to maintain the currents within given budgets. \n\u2022\tWorking with various teams including front end logic design team to ensure the high level functionality for given POR, mix signal validation team to ensure circuit level test coverage and layout team to ensure good quality of the physical design. Component Design Engineer Intel Corporation March 2006  \u2013  May 2007  (1 year 3 months) Santa Clara, CA \u2022\tTrained on static timing analysis of the design, various tools to accomplish that and debugging strategies to resolve errors flagged by the tool. \nWorked on various CSI bus blocks of a CPU to converge PV timing on them. This included but not limited to identifying and resolving setup time violations, hold time violations, slope violations, ERC rule violations and noise violations. Component Design Engineer Intel Corporation March 2006  \u2013  May 2007  (1 year 3 months) Santa Clara, CA \u2022\tTrained on static timing analysis of the design, various tools to accomplish that and debugging strategies to resolve errors flagged by the tool. \nWorked on various CSI bus blocks of a CPU to converge PV timing on them. This included but not limited to identifying and resolving setup time violations, hold time violations, slope violations, ERC rule violations and noise violations. Circuit Design Intern Intel Corporation May 2005  \u2013  February 2006  (10 months) Folsom, CA Circuit Design Intern Intel Corporation May 2005  \u2013  February 2006  (10 months) Folsom, CA Skills Analog Static Timing Analysis Circuit Design Debugging Verilog Microprocessors SoC Simulations Physical Design Processors Logic Design Skills  Analog Static Timing Analysis Circuit Design Debugging Verilog Microprocessors SoC Simulations Physical Design Processors Logic Design Analog Static Timing Analysis Circuit Design Debugging Verilog Microprocessors SoC Simulations Physical Design Processors Logic Design Analog Static Timing Analysis Circuit Design Debugging Verilog Microprocessors SoC Simulations Physical Design Processors Logic Design Education California State University-Sacramento MS,  EE 2003  \u2013 2006 For the masters project, designed a ring oscillator as a part of PLL chip which was fabricated through TSMC and was proven functional on a silicon. Nirma University (NIT then) BE,  IC 1998  \u2013 2002 California State University-Sacramento MS,  EE 2003  \u2013 2006 For the masters project, designed a ring oscillator as a part of PLL chip which was fabricated through TSMC and was proven functional on a silicon. California State University-Sacramento MS,  EE 2003  \u2013 2006 For the masters project, designed a ring oscillator as a part of PLL chip which was fabricated through TSMC and was proven functional on a silicon. California State University-Sacramento MS,  EE 2003  \u2013 2006 For the masters project, designed a ring oscillator as a part of PLL chip which was fabricated through TSMC and was proven functional on a silicon. Nirma University (NIT then) BE,  IC 1998  \u2013 2002 Nirma University (NIT then) BE,  IC 1998  \u2013 2002 Nirma University (NIT then) BE,  IC 1998  \u2013 2002 ", "Experience Senior Verification Engineer Qualcomm March 2012  \u2013  March 2013  (1 year 1 month) San Diego CA Design Verification of blocks related to a new radio IP using OVM methodology.  \nFound connectivity bugs relating to ARM memory block traffic routing \nFound bugs related to ROM code patching. Senior Verification Engineer PerfectVIPs 2012  \u2013  2012  (less than a year) Component Design & Validation Engineer Intel Corporation December 2007  \u2013  April 2011  (3 years 5 months) Folsom CA Implemented the RSUNIT ULT systemverilog test environment using VMM verification methodology for both focused and random tests. Added and enhanced random checkers to check random activity against golden model.  \nOwned the Blitter Pipe RTL validation environment. Developed, executed, and debugged RTL tests to check functionality against the golden model written in C.  \nDeveloped software-based automation tools to increase the efficiency (by 400%) of the test regressions as well as the related status reporting.  \nOwned design, development, and validation of the Transaction ID Injector unit. The unit was delivered to various validation environments to facilitate the RTL verification of models containing the GA* units. Provided related training and support to the various environment and unit owners.  \nRepresented the Blitter team at the full-chip debug meetings. As the key liaison between the Blitter design team and the Emulation group, was responsible for providing debug support and/or resolution for emulation failures.  \nExecuted code coverage on the Blitter units. Provided the code coverage data to the applicable unit owners for analysis and coverage improvement.  \nPresented the key learnings from the Coverage-based Validation training in the Cluster staff meeting.  \nEnabled additional capabilities (such as GRITS testing) at the Blitter Pipe level. Component Design Engineer Intel Corporation January 2005  \u2013  December 2006  (2 years) Folsom CA Developed the behavioral models for the Host and Memory PLLs for the various North-Bridge products. Generated the collateral for Nanosim simulations and delivered them to the Circuit team. Supported the Circuit team with debug and resolution of the related issues.  \nDeveloped the Waveform Comparison tool. Provided training to the logic design team on this tool.  \nCo-owned RTL verification of the Clock and Reset unit. Authored the unit level test plan. Developed, executed, and debugged the corresponding tests (e.g. CPU reset, clock gating, frequency/clock programming, over-strap/clock detection, phase advance, and PLL related registers).  \nCo-chaired numerous cross-site meetings to coordinate the RTL verification activities among the validation owners.  \nOwned the RTL validation of various thermal throttling features implemented in the Power Management (PM) unit. \nPerformed post-RTL freeze bug fixes (ECOs) on the synthesized netlist. Component Design Engineer Intel Corporation July 1999  \u2013  January 2005  (5 years 7 months) Folsom CA Microprocessor Design (Intel Pentium-4) \nOwned the logic and circuit development related to the embedded caches (LRU & Valid) and the datapath blocks. This included complete design of the blocks, critical path analysis with STA, schematic delivery, layout oversight, equivalency checks, FUB & unit level floor-planning, parasitic estimation, performance verification, noise analysis, electrical rule checks, and reliability verification.  \nAs the key cluster representative into the ERC work group was responsible for providing pertinent data to the work-group and passing down the ERC requirements to the unit owners (including power grid methodology, device sizes, etc.).  \nImplemented the power-saving features such as Smart-bitline and N-device sharing. \n \nMicroprocessor Design (Intel Pentium-III) \nImplemented logic optimizations on various embedded blocks.  \nPerformed process related changes for the shrink steppings of microprocessor products. \nEnsured timing performance and reliability requirements for the logic/circuit changes Library Cell Design Engineer Intel Corporation April 1997  \u2013  July 1999  (2 years 4 months) Folsom CA Owned front-end library cell design and characterization (P854 & P856) for the Chipset products. \nOwned the creation and delivery of the characterization views of the library cells for the various flows (Synthesis, GLS, etc.).  \nPublished the full specification of each library cell on the web which aided designers in cell selection for ECO work and other logic optimizations. Component Design Engineer Intel Corporation June 1996  \u2013  April 1997  (11 months) Folsom CA Co-owned Clock Tree and Power Grid design and validation. Senior Verification Engineer Qualcomm March 2012  \u2013  March 2013  (1 year 1 month) San Diego CA Design Verification of blocks related to a new radio IP using OVM methodology.  \nFound connectivity bugs relating to ARM memory block traffic routing \nFound bugs related to ROM code patching. Senior Verification Engineer Qualcomm March 2012  \u2013  March 2013  (1 year 1 month) San Diego CA Design Verification of blocks related to a new radio IP using OVM methodology.  \nFound connectivity bugs relating to ARM memory block traffic routing \nFound bugs related to ROM code patching. Senior Verification Engineer PerfectVIPs 2012  \u2013  2012  (less than a year) Senior Verification Engineer PerfectVIPs 2012  \u2013  2012  (less than a year) Component Design & Validation Engineer Intel Corporation December 2007  \u2013  April 2011  (3 years 5 months) Folsom CA Implemented the RSUNIT ULT systemverilog test environment using VMM verification methodology for both focused and random tests. Added and enhanced random checkers to check random activity against golden model.  \nOwned the Blitter Pipe RTL validation environment. Developed, executed, and debugged RTL tests to check functionality against the golden model written in C.  \nDeveloped software-based automation tools to increase the efficiency (by 400%) of the test regressions as well as the related status reporting.  \nOwned design, development, and validation of the Transaction ID Injector unit. The unit was delivered to various validation environments to facilitate the RTL verification of models containing the GA* units. Provided related training and support to the various environment and unit owners.  \nRepresented the Blitter team at the full-chip debug meetings. As the key liaison between the Blitter design team and the Emulation group, was responsible for providing debug support and/or resolution for emulation failures.  \nExecuted code coverage on the Blitter units. Provided the code coverage data to the applicable unit owners for analysis and coverage improvement.  \nPresented the key learnings from the Coverage-based Validation training in the Cluster staff meeting.  \nEnabled additional capabilities (such as GRITS testing) at the Blitter Pipe level. Component Design & Validation Engineer Intel Corporation December 2007  \u2013  April 2011  (3 years 5 months) Folsom CA Implemented the RSUNIT ULT systemverilog test environment using VMM verification methodology for both focused and random tests. Added and enhanced random checkers to check random activity against golden model.  \nOwned the Blitter Pipe RTL validation environment. Developed, executed, and debugged RTL tests to check functionality against the golden model written in C.  \nDeveloped software-based automation tools to increase the efficiency (by 400%) of the test regressions as well as the related status reporting.  \nOwned design, development, and validation of the Transaction ID Injector unit. The unit was delivered to various validation environments to facilitate the RTL verification of models containing the GA* units. Provided related training and support to the various environment and unit owners.  \nRepresented the Blitter team at the full-chip debug meetings. As the key liaison between the Blitter design team and the Emulation group, was responsible for providing debug support and/or resolution for emulation failures.  \nExecuted code coverage on the Blitter units. Provided the code coverage data to the applicable unit owners for analysis and coverage improvement.  \nPresented the key learnings from the Coverage-based Validation training in the Cluster staff meeting.  \nEnabled additional capabilities (such as GRITS testing) at the Blitter Pipe level. Component Design Engineer Intel Corporation January 2005  \u2013  December 2006  (2 years) Folsom CA Developed the behavioral models for the Host and Memory PLLs for the various North-Bridge products. Generated the collateral for Nanosim simulations and delivered them to the Circuit team. Supported the Circuit team with debug and resolution of the related issues.  \nDeveloped the Waveform Comparison tool. Provided training to the logic design team on this tool.  \nCo-owned RTL verification of the Clock and Reset unit. Authored the unit level test plan. Developed, executed, and debugged the corresponding tests (e.g. CPU reset, clock gating, frequency/clock programming, over-strap/clock detection, phase advance, and PLL related registers).  \nCo-chaired numerous cross-site meetings to coordinate the RTL verification activities among the validation owners.  \nOwned the RTL validation of various thermal throttling features implemented in the Power Management (PM) unit. \nPerformed post-RTL freeze bug fixes (ECOs) on the synthesized netlist. Component Design Engineer Intel Corporation January 2005  \u2013  December 2006  (2 years) Folsom CA Developed the behavioral models for the Host and Memory PLLs for the various North-Bridge products. Generated the collateral for Nanosim simulations and delivered them to the Circuit team. Supported the Circuit team with debug and resolution of the related issues.  \nDeveloped the Waveform Comparison tool. Provided training to the logic design team on this tool.  \nCo-owned RTL verification of the Clock and Reset unit. Authored the unit level test plan. Developed, executed, and debugged the corresponding tests (e.g. CPU reset, clock gating, frequency/clock programming, over-strap/clock detection, phase advance, and PLL related registers).  \nCo-chaired numerous cross-site meetings to coordinate the RTL verification activities among the validation owners.  \nOwned the RTL validation of various thermal throttling features implemented in the Power Management (PM) unit. \nPerformed post-RTL freeze bug fixes (ECOs) on the synthesized netlist. Component Design Engineer Intel Corporation July 1999  \u2013  January 2005  (5 years 7 months) Folsom CA Microprocessor Design (Intel Pentium-4) \nOwned the logic and circuit development related to the embedded caches (LRU & Valid) and the datapath blocks. This included complete design of the blocks, critical path analysis with STA, schematic delivery, layout oversight, equivalency checks, FUB & unit level floor-planning, parasitic estimation, performance verification, noise analysis, electrical rule checks, and reliability verification.  \nAs the key cluster representative into the ERC work group was responsible for providing pertinent data to the work-group and passing down the ERC requirements to the unit owners (including power grid methodology, device sizes, etc.).  \nImplemented the power-saving features such as Smart-bitline and N-device sharing. \n \nMicroprocessor Design (Intel Pentium-III) \nImplemented logic optimizations on various embedded blocks.  \nPerformed process related changes for the shrink steppings of microprocessor products. \nEnsured timing performance and reliability requirements for the logic/circuit changes Component Design Engineer Intel Corporation July 1999  \u2013  January 2005  (5 years 7 months) Folsom CA Microprocessor Design (Intel Pentium-4) \nOwned the logic and circuit development related to the embedded caches (LRU & Valid) and the datapath blocks. This included complete design of the blocks, critical path analysis with STA, schematic delivery, layout oversight, equivalency checks, FUB & unit level floor-planning, parasitic estimation, performance verification, noise analysis, electrical rule checks, and reliability verification.  \nAs the key cluster representative into the ERC work group was responsible for providing pertinent data to the work-group and passing down the ERC requirements to the unit owners (including power grid methodology, device sizes, etc.).  \nImplemented the power-saving features such as Smart-bitline and N-device sharing. \n \nMicroprocessor Design (Intel Pentium-III) \nImplemented logic optimizations on various embedded blocks.  \nPerformed process related changes for the shrink steppings of microprocessor products. \nEnsured timing performance and reliability requirements for the logic/circuit changes Library Cell Design Engineer Intel Corporation April 1997  \u2013  July 1999  (2 years 4 months) Folsom CA Owned front-end library cell design and characterization (P854 & P856) for the Chipset products. \nOwned the creation and delivery of the characterization views of the library cells for the various flows (Synthesis, GLS, etc.).  \nPublished the full specification of each library cell on the web which aided designers in cell selection for ECO work and other logic optimizations. Library Cell Design Engineer Intel Corporation April 1997  \u2013  July 1999  (2 years 4 months) Folsom CA Owned front-end library cell design and characterization (P854 & P856) for the Chipset products. \nOwned the creation and delivery of the characterization views of the library cells for the various flows (Synthesis, GLS, etc.).  \nPublished the full specification of each library cell on the web which aided designers in cell selection for ECO work and other logic optimizations. Component Design Engineer Intel Corporation June 1996  \u2013  April 1997  (11 months) Folsom CA Co-owned Clock Tree and Power Grid design and validation. Component Design Engineer Intel Corporation June 1996  \u2013  April 1997  (11 months) Folsom CA Co-owned Clock Tree and Power Grid design and validation. Skills SystemVerilog ModelSim Verilog Debugging VLSI Integrated Circuit... Perl Digital Signal... Semiconductors IC DFT Hardware Architecture Testing Simulations ASIC VHDL Microcontrollers Mixed Signal Functional Verification C Embedded Systems Microprocessors Static Timing Analysis See 8+ \u00a0 \u00a0 See less Skills  SystemVerilog ModelSim Verilog Debugging VLSI Integrated Circuit... Perl Digital Signal... Semiconductors IC DFT Hardware Architecture Testing Simulations ASIC VHDL Microcontrollers Mixed Signal Functional Verification C Embedded Systems Microprocessors Static Timing Analysis See 8+ \u00a0 \u00a0 See less SystemVerilog ModelSim Verilog Debugging VLSI Integrated Circuit... Perl Digital Signal... Semiconductors IC DFT Hardware Architecture Testing Simulations ASIC VHDL Microcontrollers Mixed Signal Functional Verification C Embedded Systems Microprocessors Static Timing Analysis See 8+ \u00a0 \u00a0 See less SystemVerilog ModelSim Verilog Debugging VLSI Integrated Circuit... Perl Digital Signal... Semiconductors IC DFT Hardware Architecture Testing Simulations ASIC VHDL Microcontrollers Mixed Signal Functional Verification C Embedded Systems Microprocessors Static Timing Analysis See 8+ \u00a0 \u00a0 See less Education UC Davis Bachelor's degree,  Electrical and Electronics Engineering 1993  \u2013 1997 Chabot College Washington High UC Davis Bachelor's degree,  Electrical and Electronics Engineering 1993  \u2013 1997 UC Davis Bachelor's degree,  Electrical and Electronics Engineering 1993  \u2013 1997 UC Davis Bachelor's degree,  Electrical and Electronics Engineering 1993  \u2013 1997 Chabot College Chabot College Chabot College Washington High Washington High Washington High ", "Skills Cadence Perl TCL Tcl-Tk C Cadence Skill Cadence Virtuoso XL Cadence Virtuoso Layout... Cadence Virtuoso Floorplanning Ciranova Helix LVS DRC Layout Shell Scripting Physical Design CMOS Physical Verification Analog Hercules Virtuoso ASIC CAD PLL Microprocessors Parasitic Extraction Mixed Signal Semiconductors Intel Circuit Design IC layout Computer Architecture Debugging SPICE Processors BiCMOS ModelSim Hardware Architecture Clock Tree Synthesis SRAM Power Management Silicon SERDES EDA IC SoC See 31+ \u00a0 \u00a0 See less Skills  Cadence Perl TCL Tcl-Tk C Cadence Skill Cadence Virtuoso XL Cadence Virtuoso Layout... Cadence Virtuoso Floorplanning Ciranova Helix LVS DRC Layout Shell Scripting Physical Design CMOS Physical Verification Analog Hercules Virtuoso ASIC CAD PLL Microprocessors Parasitic Extraction Mixed Signal Semiconductors Intel Circuit Design IC layout Computer Architecture Debugging SPICE Processors BiCMOS ModelSim Hardware Architecture Clock Tree Synthesis SRAM Power Management Silicon SERDES EDA IC SoC See 31+ \u00a0 \u00a0 See less Cadence Perl TCL Tcl-Tk C Cadence Skill Cadence Virtuoso XL Cadence Virtuoso Layout... Cadence Virtuoso Floorplanning Ciranova Helix LVS DRC Layout Shell Scripting Physical Design CMOS Physical Verification Analog Hercules Virtuoso ASIC CAD PLL Microprocessors Parasitic Extraction Mixed Signal Semiconductors Intel Circuit Design IC layout Computer Architecture Debugging SPICE Processors BiCMOS ModelSim Hardware Architecture Clock Tree Synthesis SRAM Power Management Silicon SERDES EDA IC SoC See 31+ \u00a0 \u00a0 See less Cadence Perl TCL Tcl-Tk C Cadence Skill Cadence Virtuoso XL Cadence Virtuoso Layout... Cadence Virtuoso Floorplanning Ciranova Helix LVS DRC Layout Shell Scripting Physical Design CMOS Physical Verification Analog Hercules Virtuoso ASIC CAD PLL Microprocessors Parasitic Extraction Mixed Signal Semiconductors Intel Circuit Design IC layout Computer Architecture Debugging SPICE Processors BiCMOS ModelSim Hardware Architecture Clock Tree Synthesis SRAM Power Management Silicon SERDES EDA IC SoC See 31+ \u00a0 \u00a0 See less ", "Experience Component Design Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Chandler, AZ Memory PHY Logic Design and RTL development Component Design Engineer Intel Corporation February 2011  \u2013  March 2014  (3 years 2 months) Memory IO-DFT  Validation Design Engineer Intel Corporation January 2010  \u2013  January 2011  (1 year 1 month) Chandler Product Development Engineer Intel Corporation August 2008  \u2013  December 2009  (1 year 5 months) Chandler Component Design Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Chandler, AZ Memory PHY Logic Design and RTL development Component Design Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Chandler, AZ Memory PHY Logic Design and RTL development Component Design Engineer Intel Corporation February 2011  \u2013  March 2014  (3 years 2 months) Memory IO-DFT  Component Design Engineer Intel Corporation February 2011  \u2013  March 2014  (3 years 2 months) Memory IO-DFT  Validation Design Engineer Intel Corporation January 2010  \u2013  January 2011  (1 year 1 month) Chandler Validation Design Engineer Intel Corporation January 2010  \u2013  January 2011  (1 year 1 month) Chandler Product Development Engineer Intel Corporation August 2008  \u2013  December 2009  (1 year 5 months) Chandler Product Development Engineer Intel Corporation August 2008  \u2013  December 2009  (1 year 5 months) Chandler Skills SystemVerilog RTL design VLSI Logic Design Timing Closure RTL coding Primetime DFT Microsoft Office Embedded Systems EDA RTL Design Debugging ModelSim Skills  SystemVerilog RTL design VLSI Logic Design Timing Closure RTL coding Primetime DFT Microsoft Office Embedded Systems EDA RTL Design Debugging ModelSim SystemVerilog RTL design VLSI Logic Design Timing Closure RTL coding Primetime DFT Microsoft Office Embedded Systems EDA RTL Design Debugging ModelSim SystemVerilog RTL design VLSI Logic Design Timing Closure RTL coding Primetime DFT Microsoft Office Embedded Systems EDA RTL Design Debugging ModelSim Education University of Arizona B.S Electrical Engineering 2003  \u2013 2007 Activities and Societies:\u00a0 4-Yr Letter winner for University of Arizona Football. University of Arizona B.S Electrical Engineering 2003  \u2013 2007 Activities and Societies:\u00a0 4-Yr Letter winner for University of Arizona Football. University of Arizona B.S Electrical Engineering 2003  \u2013 2007 Activities and Societies:\u00a0 4-Yr Letter winner for University of Arizona Football. University of Arizona B.S Electrical Engineering 2003  \u2013 2007 Activities and Societies:\u00a0 4-Yr Letter winner for University of Arizona Football. ", "Summary 15+ years semiconductor industry professional in design and implementation of range of electronic products starting micro-processor, high speed peripherals i.e. high speed SERDES, single chip wireless radio implementation using RF, Analog mixed signal and digital core, switch mode and linear voltage regulator, battery charger and board level design and implementation. Summary 15+ years semiconductor industry professional in design and implementation of range of electronic products starting micro-processor, high speed peripherals i.e. high speed SERDES, single chip wireless radio implementation using RF, Analog mixed signal and digital core, switch mode and linear voltage regulator, battery charger and board level design and implementation. 15+ years semiconductor industry professional in design and implementation of range of electronic products starting micro-processor, high speed peripherals i.e. high speed SERDES, single chip wireless radio implementation using RF, Analog mixed signal and digital core, switch mode and linear voltage regulator, battery charger and board level design and implementation. 15+ years semiconductor industry professional in design and implementation of range of electronic products starting micro-processor, high speed peripherals i.e. high speed SERDES, single chip wireless radio implementation using RF, Analog mixed signal and digital core, switch mode and linear voltage regulator, battery charger and board level design and implementation. Experience Analog Mixed Signal Design Engineer IBM March 2015  \u2013 Present (6 months) Fishkill, NY Analog Mixed Signal Simulation, High Speed Serial IO design, Transmitter Line driver design, Frequency synthesis using Phase lock loop, Receiver design including equalization circuits i.e. CTLE, ZFE, DFE. Receiver DFE including DFE Summer design, loop unrolling for timing closure, Rx Slicer design i.e CML latch, Dynamic latch. Senior Design Engineer DEKA Research & Development April 2014  \u2013  March 2015  (1 year) Greater Boston Area Electrical design for in home dialysis medical device design. Staff Electrical Design Engineer BD September 2011  \u2013  April 2014  (2 years 8 months) Greater Boston Area Continuous Glucose Monitoring medical device development for diabetes care. The detection includes CMOS image sensor using 130 nm CMOS technology and 5 layer metal and epi layer to implement inductor to implement LC PLL in the silicon. The read out path comprised to 4T pixel that uses gate enhancement and Front side illumination. The overall dynamic range of the CMOS image sensor was 60dB. Also the read out path includes 12 bit SAR ADC. \n \nIEEE802.15.4 wireless ASIC implementation in a single piece of silicon. The single chip radio includes RF Front End, Base band AFE and MAC layer logic to implement the radio protocol and product specific instructions. Analog Design Engineer Freescale June 2011  \u2013  September 2011  (4 months) Tempe, AZ Universal Communication RF, Analog Mixed Signal Physical Layer design. The design includes modulator, demodulator, clock generation circuits design and implementation. Senior Design Engineer Linear Technology Corporation January 2011  \u2013  June 2011  (6 months) Greater Boston Area Battery Charger product design and simulation. senior component design engineer Intel Massachusetts Hudson facility July 2008  \u2013  December 2010  (2 years 6 months) Major responsibilities include but not limited to design and validate digital circuits used in Intel latest family of microprocessor. Senior Design Engineer Intel Corporation July 2008  \u2013  November 2010  (2 years 5 months) Lead design and top level validation activity using the concept of TOC and pro-chain software. Successfully completed the design and validation and the product went in production. \nLead the product manufacturing using the six sigma distribution for the product characterization and successfully introducing the upper and lower limit for manufacturing. Senior Design Engineer Intel Corporation December 2006  \u2013  August 2007  (9 months) Worked as a senior analog mixed signal design engineer in the integrated voltage regulator group for delivering power to microprocessor platform; Responsibilities included but not limited to design and analyze high speed, high bandwidth, high gain OTA for sensing high speed current through inductor in DC-DC buck converter in CCM and DCM mode. Key specifications were 40dB gain, 750 MHz BW, 40 dB PSRR, 35 dB CMRR, less than 5ns settling time. Senior Design Engineer Intel Corporation January 2005  \u2013  December 2006  (2 years) Worked as a senior analog mixed signal design engineer in the high speed serial link development team for the CPU application; Worked on development of Gen II PCI-E products for CPU physical link that includes coding the interface between the IO analog circuit and the digital core controller using synthesizable verilog coding. development team Intel Corporation February 2002  \u2013  December 2004  (2 years 11 months) Worked in the UMTS (WCDMA and GSM) baseband analog front end (AFE; Primary responsibility was to design and architect the digital interface and implementation of the interface using the RTL driven synthesis flow including coding, synthesizing, timing verification, APR and post layout timing, analysis of timing using prime time, pathmill and post layout dynamic simulation using Gate Level Simulation (GLS) with standard delay format (SDF) file from APR. mixed signal design engineer Intel Corporation June 2000  \u2013  January 2002  (1 year 8 months) Major responsibilities included behavioral modeling and validation of the analog and mixed signal components for wireless products e.g. ADC, DAC, filters, OTA. \n \nAnalog circuit design skills \n \nOP AMP/OTA: Design of Operational transconductance amplifier (OTA) with different output stages e.g. class A, class B, class AB. OTA architectures include telescopic cascade, folded cascade, two stage high gain, single stage, rail to rail. These OTA designs are realized with efficient bias generator circuits and low power for portable and wireless applications. Power supply rejection ration (PSRR), common mode rejection ratio (CMRR), slew rate and noise specifications were considered during the design of a specific OTA. Close loop gain of the OTA is realized using the Middlebrook technique and noise performance is realized by resizing the input device sizes for the OTA. \n \n \nDAC: Design and analysis of Digital to Analog Converter (DAC) using the Matlab scripts. Using the matlab scripts proper partition is obtained to design a segmented DAC e.g. for 10 bit DAC, the partition between the unit element DAC and binary weighted DAC sections. The INL/DNL simulations are done using the matlab scripts to make sure that both INL/DNL is less than 1 LSB. Also, gain error, offset error, settling time and glitch energy are characterized using the matlab simulation to obtain the segmented DAC architecture. Analog Mixed Signal Design Engineer IBM March 2015  \u2013 Present (6 months) Fishkill, NY Analog Mixed Signal Simulation, High Speed Serial IO design, Transmitter Line driver design, Frequency synthesis using Phase lock loop, Receiver design including equalization circuits i.e. CTLE, ZFE, DFE. Receiver DFE including DFE Summer design, loop unrolling for timing closure, Rx Slicer design i.e CML latch, Dynamic latch. Analog Mixed Signal Design Engineer IBM March 2015  \u2013 Present (6 months) Fishkill, NY Analog Mixed Signal Simulation, High Speed Serial IO design, Transmitter Line driver design, Frequency synthesis using Phase lock loop, Receiver design including equalization circuits i.e. CTLE, ZFE, DFE. Receiver DFE including DFE Summer design, loop unrolling for timing closure, Rx Slicer design i.e CML latch, Dynamic latch. Senior Design Engineer DEKA Research & Development April 2014  \u2013  March 2015  (1 year) Greater Boston Area Electrical design for in home dialysis medical device design. Senior Design Engineer DEKA Research & Development April 2014  \u2013  March 2015  (1 year) Greater Boston Area Electrical design for in home dialysis medical device design. Staff Electrical Design Engineer BD September 2011  \u2013  April 2014  (2 years 8 months) Greater Boston Area Continuous Glucose Monitoring medical device development for diabetes care. The detection includes CMOS image sensor using 130 nm CMOS technology and 5 layer metal and epi layer to implement inductor to implement LC PLL in the silicon. The read out path comprised to 4T pixel that uses gate enhancement and Front side illumination. The overall dynamic range of the CMOS image sensor was 60dB. Also the read out path includes 12 bit SAR ADC. \n \nIEEE802.15.4 wireless ASIC implementation in a single piece of silicon. The single chip radio includes RF Front End, Base band AFE and MAC layer logic to implement the radio protocol and product specific instructions. Staff Electrical Design Engineer BD September 2011  \u2013  April 2014  (2 years 8 months) Greater Boston Area Continuous Glucose Monitoring medical device development for diabetes care. The detection includes CMOS image sensor using 130 nm CMOS technology and 5 layer metal and epi layer to implement inductor to implement LC PLL in the silicon. The read out path comprised to 4T pixel that uses gate enhancement and Front side illumination. The overall dynamic range of the CMOS image sensor was 60dB. Also the read out path includes 12 bit SAR ADC. \n \nIEEE802.15.4 wireless ASIC implementation in a single piece of silicon. The single chip radio includes RF Front End, Base band AFE and MAC layer logic to implement the radio protocol and product specific instructions. Analog Design Engineer Freescale June 2011  \u2013  September 2011  (4 months) Tempe, AZ Universal Communication RF, Analog Mixed Signal Physical Layer design. The design includes modulator, demodulator, clock generation circuits design and implementation. Analog Design Engineer Freescale June 2011  \u2013  September 2011  (4 months) Tempe, AZ Universal Communication RF, Analog Mixed Signal Physical Layer design. The design includes modulator, demodulator, clock generation circuits design and implementation. Senior Design Engineer Linear Technology Corporation January 2011  \u2013  June 2011  (6 months) Greater Boston Area Battery Charger product design and simulation. Senior Design Engineer Linear Technology Corporation January 2011  \u2013  June 2011  (6 months) Greater Boston Area Battery Charger product design and simulation. senior component design engineer Intel Massachusetts Hudson facility July 2008  \u2013  December 2010  (2 years 6 months) Major responsibilities include but not limited to design and validate digital circuits used in Intel latest family of microprocessor. senior component design engineer Intel Massachusetts Hudson facility July 2008  \u2013  December 2010  (2 years 6 months) Major responsibilities include but not limited to design and validate digital circuits used in Intel latest family of microprocessor. Senior Design Engineer Intel Corporation July 2008  \u2013  November 2010  (2 years 5 months) Lead design and top level validation activity using the concept of TOC and pro-chain software. Successfully completed the design and validation and the product went in production. \nLead the product manufacturing using the six sigma distribution for the product characterization and successfully introducing the upper and lower limit for manufacturing. Senior Design Engineer Intel Corporation July 2008  \u2013  November 2010  (2 years 5 months) Lead design and top level validation activity using the concept of TOC and pro-chain software. Successfully completed the design and validation and the product went in production. \nLead the product manufacturing using the six sigma distribution for the product characterization and successfully introducing the upper and lower limit for manufacturing. Senior Design Engineer Intel Corporation December 2006  \u2013  August 2007  (9 months) Worked as a senior analog mixed signal design engineer in the integrated voltage regulator group for delivering power to microprocessor platform; Responsibilities included but not limited to design and analyze high speed, high bandwidth, high gain OTA for sensing high speed current through inductor in DC-DC buck converter in CCM and DCM mode. Key specifications were 40dB gain, 750 MHz BW, 40 dB PSRR, 35 dB CMRR, less than 5ns settling time. Senior Design Engineer Intel Corporation December 2006  \u2013  August 2007  (9 months) Worked as a senior analog mixed signal design engineer in the integrated voltage regulator group for delivering power to microprocessor platform; Responsibilities included but not limited to design and analyze high speed, high bandwidth, high gain OTA for sensing high speed current through inductor in DC-DC buck converter in CCM and DCM mode. Key specifications were 40dB gain, 750 MHz BW, 40 dB PSRR, 35 dB CMRR, less than 5ns settling time. Senior Design Engineer Intel Corporation January 2005  \u2013  December 2006  (2 years) Worked as a senior analog mixed signal design engineer in the high speed serial link development team for the CPU application; Worked on development of Gen II PCI-E products for CPU physical link that includes coding the interface between the IO analog circuit and the digital core controller using synthesizable verilog coding. Senior Design Engineer Intel Corporation January 2005  \u2013  December 2006  (2 years) Worked as a senior analog mixed signal design engineer in the high speed serial link development team for the CPU application; Worked on development of Gen II PCI-E products for CPU physical link that includes coding the interface between the IO analog circuit and the digital core controller using synthesizable verilog coding. development team Intel Corporation February 2002  \u2013  December 2004  (2 years 11 months) Worked in the UMTS (WCDMA and GSM) baseband analog front end (AFE; Primary responsibility was to design and architect the digital interface and implementation of the interface using the RTL driven synthesis flow including coding, synthesizing, timing verification, APR and post layout timing, analysis of timing using prime time, pathmill and post layout dynamic simulation using Gate Level Simulation (GLS) with standard delay format (SDF) file from APR. development team Intel Corporation February 2002  \u2013  December 2004  (2 years 11 months) Worked in the UMTS (WCDMA and GSM) baseband analog front end (AFE; Primary responsibility was to design and architect the digital interface and implementation of the interface using the RTL driven synthesis flow including coding, synthesizing, timing verification, APR and post layout timing, analysis of timing using prime time, pathmill and post layout dynamic simulation using Gate Level Simulation (GLS) with standard delay format (SDF) file from APR. mixed signal design engineer Intel Corporation June 2000  \u2013  January 2002  (1 year 8 months) Major responsibilities included behavioral modeling and validation of the analog and mixed signal components for wireless products e.g. ADC, DAC, filters, OTA. \n \nAnalog circuit design skills \n \nOP AMP/OTA: Design of Operational transconductance amplifier (OTA) with different output stages e.g. class A, class B, class AB. OTA architectures include telescopic cascade, folded cascade, two stage high gain, single stage, rail to rail. These OTA designs are realized with efficient bias generator circuits and low power for portable and wireless applications. Power supply rejection ration (PSRR), common mode rejection ratio (CMRR), slew rate and noise specifications were considered during the design of a specific OTA. Close loop gain of the OTA is realized using the Middlebrook technique and noise performance is realized by resizing the input device sizes for the OTA. \n \n \nDAC: Design and analysis of Digital to Analog Converter (DAC) using the Matlab scripts. Using the matlab scripts proper partition is obtained to design a segmented DAC e.g. for 10 bit DAC, the partition between the unit element DAC and binary weighted DAC sections. The INL/DNL simulations are done using the matlab scripts to make sure that both INL/DNL is less than 1 LSB. Also, gain error, offset error, settling time and glitch energy are characterized using the matlab simulation to obtain the segmented DAC architecture. mixed signal design engineer Intel Corporation June 2000  \u2013  January 2002  (1 year 8 months) Major responsibilities included behavioral modeling and validation of the analog and mixed signal components for wireless products e.g. ADC, DAC, filters, OTA. \n \nAnalog circuit design skills \n \nOP AMP/OTA: Design of Operational transconductance amplifier (OTA) with different output stages e.g. class A, class B, class AB. OTA architectures include telescopic cascade, folded cascade, two stage high gain, single stage, rail to rail. These OTA designs are realized with efficient bias generator circuits and low power for portable and wireless applications. Power supply rejection ration (PSRR), common mode rejection ratio (CMRR), slew rate and noise specifications were considered during the design of a specific OTA. Close loop gain of the OTA is realized using the Middlebrook technique and noise performance is realized by resizing the input device sizes for the OTA. \n \n \nDAC: Design and analysis of Digital to Analog Converter (DAC) using the Matlab scripts. Using the matlab scripts proper partition is obtained to design a segmented DAC e.g. for 10 bit DAC, the partition between the unit element DAC and binary weighted DAC sections. The INL/DNL simulations are done using the matlab scripts to make sure that both INL/DNL is less than 1 LSB. Also, gain error, offset error, settling time and glitch energy are characterized using the matlab simulation to obtain the segmented DAC architecture. Languages English Full professional proficiency English Full professional proficiency English Full professional proficiency Full professional proficiency Skills Analog Circuit Design Analog Simulations Low-power Design Mixed Signal Verilog Circuit Design Semiconductors RF ASIC IC RTL Design Processors SoC CMOS Matlab See 1+ \u00a0 \u00a0 See less Skills  Analog Circuit Design Analog Simulations Low-power Design Mixed Signal Verilog Circuit Design Semiconductors RF ASIC IC RTL Design Processors SoC CMOS Matlab See 1+ \u00a0 \u00a0 See less Analog Circuit Design Analog Simulations Low-power Design Mixed Signal Verilog Circuit Design Semiconductors RF ASIC IC RTL Design Processors SoC CMOS Matlab See 1+ \u00a0 \u00a0 See less Analog Circuit Design Analog Simulations Low-power Design Mixed Signal Verilog Circuit Design Semiconductors RF ASIC IC RTL Design Processors SoC CMOS Matlab See 1+ \u00a0 \u00a0 See less Education Arizona State University MS,  Electrical Engineering 1998  \u2013 2000 Semiconductor Device Physics, Analog Mixed Signal Circuit design for wireless, high speed serial link, switch mode power supply application. Bangladesh University of Engineering & Technology (BUET) Bachelor of Science,  Electrical and Electronic Engineering 1997 Arizona State University MS,  Electrical Engineering 1998  \u2013 2000 Semiconductor Device Physics, Analog Mixed Signal Circuit design for wireless, high speed serial link, switch mode power supply application. Arizona State University MS,  Electrical Engineering 1998  \u2013 2000 Semiconductor Device Physics, Analog Mixed Signal Circuit design for wireless, high speed serial link, switch mode power supply application. Arizona State University MS,  Electrical Engineering 1998  \u2013 2000 Semiconductor Device Physics, Analog Mixed Signal Circuit design for wireless, high speed serial link, switch mode power supply application. Bangladesh University of Engineering & Technology (BUET) Bachelor of Science,  Electrical and Electronic Engineering 1997 Bangladesh University of Engineering & Technology (BUET) Bachelor of Science,  Electrical and Electronic Engineering 1997 Bangladesh University of Engineering & Technology (BUET) Bachelor of Science,  Electrical and Electronic Engineering 1997 ", "Summary Veteran RTL Designer and Micro-Architect engaged in the research and full-cycle development of multi-billion-transistor Microprocessors and ASIC Chipsets at the top echelon of the Semiconductor industry in Silicon Valley, USA for over 12 years.  \n \nCo-inventor of Intel's Silicon View Technology\u2122.  \n \nManaged diverse teams showcasing exemplary leadership and communication skills with strong emphases on quality and delivery on schedule. Proven track record of drastically improving organizational efficiency while delivering game-changing results. \n \nVersatile global technologist. Expert brainstormer. Solutionist. Non-conformist. Radical idea generator. \n \nRelocated to India early last year for family reasons. Exploring leadership opportunities in the Semicon or related fields. Summary Veteran RTL Designer and Micro-Architect engaged in the research and full-cycle development of multi-billion-transistor Microprocessors and ASIC Chipsets at the top echelon of the Semiconductor industry in Silicon Valley, USA for over 12 years.  \n \nCo-inventor of Intel's Silicon View Technology\u2122.  \n \nManaged diverse teams showcasing exemplary leadership and communication skills with strong emphases on quality and delivery on schedule. Proven track record of drastically improving organizational efficiency while delivering game-changing results. \n \nVersatile global technologist. Expert brainstormer. Solutionist. Non-conformist. Radical idea generator. \n \nRelocated to India early last year for family reasons. Exploring leadership opportunities in the Semicon or related fields. Veteran RTL Designer and Micro-Architect engaged in the research and full-cycle development of multi-billion-transistor Microprocessors and ASIC Chipsets at the top echelon of the Semiconductor industry in Silicon Valley, USA for over 12 years.  \n \nCo-inventor of Intel's Silicon View Technology\u2122.  \n \nManaged diverse teams showcasing exemplary leadership and communication skills with strong emphases on quality and delivery on schedule. Proven track record of drastically improving organizational efficiency while delivering game-changing results. \n \nVersatile global technologist. Expert brainstormer. Solutionist. Non-conformist. Radical idea generator. \n \nRelocated to India early last year for family reasons. Exploring leadership opportunities in the Semicon or related fields. Veteran RTL Designer and Micro-Architect engaged in the research and full-cycle development of multi-billion-transistor Microprocessors and ASIC Chipsets at the top echelon of the Semiconductor industry in Silicon Valley, USA for over 12 years.  \n \nCo-inventor of Intel's Silicon View Technology\u2122.  \n \nManaged diverse teams showcasing exemplary leadership and communication skills with strong emphases on quality and delivery on schedule. Proven track record of drastically improving organizational efficiency while delivering game-changing results. \n \nVersatile global technologist. Expert brainstormer. Solutionist. Non-conformist. Radical idea generator. \n \nRelocated to India early last year for family reasons. Exploring leadership opportunities in the Semicon or related fields. Experience Sr Microprocessor Design Engineer Intel Corporation 2010  \u2013  2013  (3 years) santa clara, ca, usa Sr. Component Design Engineer Intel Corporation 2007  \u2013  2010  (3 years) santa clara, ca, usa Lead Hardware Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) santa clara, ca, usa Sr. Hardware Design Engineer Intel Corporation September 2001  \u2013  2005  (4 years) santa clara, ca, usa Hardware Design Engineer Hewlett-Packard January 2001  \u2013  September 2001  (9 months) cupertino, ca, usa Sr Microprocessor Design Engineer Intel Corporation 2010  \u2013  2013  (3 years) santa clara, ca, usa Sr Microprocessor Design Engineer Intel Corporation 2010  \u2013  2013  (3 years) santa clara, ca, usa Sr. Component Design Engineer Intel Corporation 2007  \u2013  2010  (3 years) santa clara, ca, usa Sr. Component Design Engineer Intel Corporation 2007  \u2013  2010  (3 years) santa clara, ca, usa Lead Hardware Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) santa clara, ca, usa Lead Hardware Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) santa clara, ca, usa Sr. Hardware Design Engineer Intel Corporation September 2001  \u2013  2005  (4 years) santa clara, ca, usa Sr. Hardware Design Engineer Intel Corporation September 2001  \u2013  2005  (4 years) santa clara, ca, usa Hardware Design Engineer Hewlett-Packard January 2001  \u2013  September 2001  (9 months) cupertino, ca, usa Hardware Design Engineer Hewlett-Packard January 2001  \u2013  September 2001  (9 months) cupertino, ca, usa Languages   Skills RTL Design Microarchitecture ASIC Verilog DFT Debug IP Development IP Integration SoC Perl EDA Shell script Logic Design Digital Design Circuit Design Microprocessors Chipset DFX HVM Hardware Design ModelSim VCS VHDL Debussy Verdi LEDA Splyglass LEC Synopsys tools cadence tools GLS timing Annotation Specman e FrameMaker Technical Documentation SystemVerilog TCL VLSI Control Logic Computer Architecture Hardware Architecture Integrated Circuit... IC Functional Verification Processors Semiconductors Semiconductor Industry Static Timing Analysis Logic Synthesis See 35+ \u00a0 \u00a0 See less Skills  RTL Design Microarchitecture ASIC Verilog DFT Debug IP Development IP Integration SoC Perl EDA Shell script Logic Design Digital Design Circuit Design Microprocessors Chipset DFX HVM Hardware Design ModelSim VCS VHDL Debussy Verdi LEDA Splyglass LEC Synopsys tools cadence tools GLS timing Annotation Specman e FrameMaker Technical Documentation SystemVerilog TCL VLSI Control Logic Computer Architecture Hardware Architecture Integrated Circuit... IC Functional Verification Processors Semiconductors Semiconductor Industry Static Timing Analysis Logic Synthesis See 35+ \u00a0 \u00a0 See less RTL Design Microarchitecture ASIC Verilog DFT Debug IP Development IP Integration SoC Perl EDA Shell script Logic Design Digital Design Circuit Design Microprocessors Chipset DFX HVM Hardware Design ModelSim VCS VHDL Debussy Verdi LEDA Splyglass LEC Synopsys tools cadence tools GLS timing Annotation Specman e FrameMaker Technical Documentation SystemVerilog TCL VLSI Control Logic Computer Architecture Hardware Architecture Integrated Circuit... IC Functional Verification Processors Semiconductors Semiconductor Industry Static Timing Analysis Logic Synthesis See 35+ \u00a0 \u00a0 See less RTL Design Microarchitecture ASIC Verilog DFT Debug IP Development IP Integration SoC Perl EDA Shell script Logic Design Digital Design Circuit Design Microprocessors Chipset DFX HVM Hardware Design ModelSim VCS VHDL Debussy Verdi LEDA Splyglass LEC Synopsys tools cadence tools GLS timing Annotation Specman e FrameMaker Technical Documentation SystemVerilog TCL VLSI Control Logic Computer Architecture Hardware Architecture Integrated Circuit... IC Functional Verification Processors Semiconductors Semiconductor Industry Static Timing Analysis Logic Synthesis See 35+ \u00a0 \u00a0 See less Education Columbia University - Fu Foundation School of Engineering and Applied Science MSEE 1999  \u2013 2000 Manipal Institute of Technology BE 1994  \u2013 1998 Columbia University - Fu Foundation School of Engineering and Applied Science MSEE 1999  \u2013 2000 Columbia University - Fu Foundation School of Engineering and Applied Science MSEE 1999  \u2013 2000 Columbia University - Fu Foundation School of Engineering and Applied Science MSEE 1999  \u2013 2000 Manipal Institute of Technology BE 1994  \u2013 1998 Manipal Institute of Technology BE 1994  \u2013 1998 Manipal Institute of Technology BE 1994  \u2013 1998 Honors & Awards Intel Divisional Recognition Award (DRA) Tylersburg Silicon-Test-Vehicle: Extraordinary success uncovering show-stopper level issues with the new process technology Intel Quality Achievement (IQA) Award Divisional award for bringing unprecedented design quality to Intel  Intel Spontaneous Recognition Award (SRA) Twin-Castle: Uncovering several rare corner-case bugs and making single-stepping PRQ a reality Intel Divisional Recognition Award (DRA) Tylersburg Silicon-Test-Vehicle: Extraordinary success uncovering show-stopper level issues with the new process technology Intel Divisional Recognition Award (DRA) Tylersburg Silicon-Test-Vehicle: Extraordinary success uncovering show-stopper level issues with the new process technology Intel Divisional Recognition Award (DRA) Tylersburg Silicon-Test-Vehicle: Extraordinary success uncovering show-stopper level issues with the new process technology Intel Quality Achievement (IQA) Award Divisional award for bringing unprecedented design quality to Intel  Intel Quality Achievement (IQA) Award Divisional award for bringing unprecedented design quality to Intel  Intel Quality Achievement (IQA) Award Divisional award for bringing unprecedented design quality to Intel  Intel Spontaneous Recognition Award (SRA) Twin-Castle: Uncovering several rare corner-case bugs and making single-stepping PRQ a reality Intel Spontaneous Recognition Award (SRA) Twin-Castle: Uncovering several rare corner-case bugs and making single-stepping PRQ a reality Intel Spontaneous Recognition Award (SRA) Twin-Castle: Uncovering several rare corner-case bugs and making single-stepping PRQ a reality ", "Summary A highly dedicated and self driven engineer with over 12 years of experience in the microprocessor industry. I have spent my career working in a fast pace, high energy environment, designing the latest generation of microprocessors. I'm driven by new and complex problems. \n \nOver the years I have been involved in various aspect of chip design, including: transistor level circuit design, timing analysis, power optimization, logic verification, and post silicon debug. I thrive in a group environment and throughout various projects I have extensively worked with teams across multiple disciplines, sites, and countries (US, India, and Israel). I have successfully collaborated with teams for Layout, logic, RTL, Section Routing, Noise, tool developers, and various post silicon groups. \n \nI am passionate about learning and education; as Vice-President of the Intel Latino Network I was actively involved in promoting growth in our community. I was a Lead Judge for UC East Bay MESA Competition, and participated in various programs to encourage underrepresented groups to go into Engineering and Science fields. Summary A highly dedicated and self driven engineer with over 12 years of experience in the microprocessor industry. I have spent my career working in a fast pace, high energy environment, designing the latest generation of microprocessors. I'm driven by new and complex problems. \n \nOver the years I have been involved in various aspect of chip design, including: transistor level circuit design, timing analysis, power optimization, logic verification, and post silicon debug. I thrive in a group environment and throughout various projects I have extensively worked with teams across multiple disciplines, sites, and countries (US, India, and Israel). I have successfully collaborated with teams for Layout, logic, RTL, Section Routing, Noise, tool developers, and various post silicon groups. \n \nI am passionate about learning and education; as Vice-President of the Intel Latino Network I was actively involved in promoting growth in our community. I was a Lead Judge for UC East Bay MESA Competition, and participated in various programs to encourage underrepresented groups to go into Engineering and Science fields. A highly dedicated and self driven engineer with over 12 years of experience in the microprocessor industry. I have spent my career working in a fast pace, high energy environment, designing the latest generation of microprocessors. I'm driven by new and complex problems. \n \nOver the years I have been involved in various aspect of chip design, including: transistor level circuit design, timing analysis, power optimization, logic verification, and post silicon debug. I thrive in a group environment and throughout various projects I have extensively worked with teams across multiple disciplines, sites, and countries (US, India, and Israel). I have successfully collaborated with teams for Layout, logic, RTL, Section Routing, Noise, tool developers, and various post silicon groups. \n \nI am passionate about learning and education; as Vice-President of the Intel Latino Network I was actively involved in promoting growth in our community. I was a Lead Judge for UC East Bay MESA Competition, and participated in various programs to encourage underrepresented groups to go into Engineering and Science fields. A highly dedicated and self driven engineer with over 12 years of experience in the microprocessor industry. I have spent my career working in a fast pace, high energy environment, designing the latest generation of microprocessors. I'm driven by new and complex problems. \n \nOver the years I have been involved in various aspect of chip design, including: transistor level circuit design, timing analysis, power optimization, logic verification, and post silicon debug. I thrive in a group environment and throughout various projects I have extensively worked with teams across multiple disciplines, sites, and countries (US, India, and Israel). I have successfully collaborated with teams for Layout, logic, RTL, Section Routing, Noise, tool developers, and various post silicon groups. \n \nI am passionate about learning and education; as Vice-President of the Intel Latino Network I was actively involved in promoting growth in our community. I was a Lead Judge for UC East Bay MESA Competition, and participated in various programs to encourage underrepresented groups to go into Engineering and Science fields. Experience Staff Design Engineer Xilinx 2014  \u2013 Present (1 year) FPGA design. Senior Design Engineer Intel Corporation 2011  \u2013  2013  (2 years) San Francisco Bay Area Server Design Team 2011 - 2013 \n\u2022\tNext generation multi-core Processor: Defined buses interface to be used across the un-core RFs. \n\u2022\tWorked directly with mask designers to plan RF routing and optimize critical timing paths. \n\u2022\tPerformed timing and power analysis on custom circuits, and implemented DFT features. \n\u2022\tReduced five weeks of execution effort with a new implementation of the Error Detection/Correction logic for the ring-stop. Ensured efficient collaboration across timing, RTL, and section routing teams. \n\u2022\tMigrated previous design to latest technology and RTL specs, and optimized for new requirements. \n \nTraining, Tool Development, and Support: \n\u2022\tDelivered technical training for over 30 Engineers. \n\u2022\tCollaborated with Israel Design Center to implement and test new tool features. \n\u2022\tMentored junior designers and trained them on tools and design specifications. \n \nMethodology Task Force: \n\u2022\tLed a task force of six engineers to pilot a new set of design tools for project wide release. \n\u2022\tDeveloped the complete methodology for the mode of work between Circuit Designers and Layout Designers, adopted for all un-core High Speed data path designs. \n\u2022\tPrimary Point-of-Contact for engineers migrating to the new tool environment. Senior Design Engineer Intel Corporation 2007  \u2013  2011  (4 years) San Francisco Bay Area Xeon Server Team 2007 - 2011 \n\u2022\t32nm 8-core Sandy Bridge Processor. Performed technology readiness studies to facilitate execution. \n\u2022\tDesign Award received for innovating a merged RF and 64 bit parity block design. Significantly reduced design overhead. Achieved substantial improvement in power and timing by reducing 768 latches, one pipe-line stage of latency, and over 100 um of routing on 256 signals.  \n\u2022\tResponsible for design, timing, logic verification, iScan/ScanOut insertion, and layout floor plan.  \n \nRegister File (RF) Design Lead:  \n\u2022\tPerformed timing simulation at transistor level, and device changes to meet design quality. \n\u2022\tEstablished RF methodology and conducted design reviews for 5 engineers to ensure all RF\u2019s met project guidelines. Improved design robustness and decreased silicon failure escapes. \n\u2022\tCollaborated across geographies with the Bangalore team to reduce layout completion time by 40%.  \n \nFocused Ion Beam (FIB) Lead: \n\u2022\tScheduled FIB assignments and resources for all tasks; worked directly with designers and RTL owners to define the FIB implementation for all logic and timing changes. \n\u2022\tProvided faster way to verify design changes on silicon while reducing design iterations. \n \nComponent Post-Silicon Debug: \n\u2022\tSupported first-silicon power-up. Wrote configuration files for reading TAP registers (serial/parallel).  \n\u2022\tEnabled optical probing tools (IREM, OTRE, and LADA) for speed path detection and functional verification. Conducted latency analysis on all clock signals throughout the chip. Senior Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) San Francisco Bay Area Penryn Design Team \n\u2022\t45nm Core 2 Duo/Quad: Converted differential Domino to single-end Domino, and a 16:1 multiplexer (MUX) to a static logic design, eliminating noise and improving silicon reliability.  \n\u2022\tResponsible for one of the most timing critical fubs in the Execution cluster. \n\u2022\tImplemented a new Design for Testability (DFT) logic for dual end set/reset register circuit.  \n \nL1D Timing Owner: \n\u2022\tSuccessfully isolated and resolved failing paths between synthesized and data-path blocks. \n\u2022\tCollaborated with the layout team for data integration. Provided requirements to other designers and delivered a complete timing model which met all strict hold/setup requirements. \n\u2022\tGenerated timing overrides for Resistance/Capacitance (RC) networks and interconnects, and identified timing improvements through layout changes. \n \nUnit Power Owner: \n\u2022\tDefined the analysis for all power features, low-leakage device insertion, and size optimization. \n\u2022\tReduced 50% of active power for the RF\u2019s by implementing a new bank-enable feature.  \n\u2022\tConverted RF arrays from Dual to Single Rail Domino with 35% area improvement. Reduced signal noise, sub-threshold leakage and active power. Component Design Engineer Intel Corporation 2001  \u2013  2005  (4 years) San Francisco Bay Area Yonah Design Team (2003-2005) \n\u2022\t65 nm Core Duo: Delivered a Memory Interface Unit (MIU) Noise clean on all domino logic. \n\u2022\tPerformed extensive transistor level timing simulations and area optimization on memory arrays.  \n\u2022\tWorked directly with Mask Designers to optimize the layout and reduced silicon failures. \n \n \nLow Power Design Technology Group\t(2001 - 2003) \n\u2022\tOptimized circuits for low power applications while maintaining speed and area requirements.  \n\u2022\tDesigned Complementary Pass-transistor Logic and mirror Conditional Sum Addition (CSA) logic for a low power multiplier with delay and power improvements of 26% and 40% respectively. Staff Design Engineer Xilinx 2014  \u2013 Present (1 year) FPGA design. Staff Design Engineer Xilinx 2014  \u2013 Present (1 year) FPGA design. Senior Design Engineer Intel Corporation 2011  \u2013  2013  (2 years) San Francisco Bay Area Server Design Team 2011 - 2013 \n\u2022\tNext generation multi-core Processor: Defined buses interface to be used across the un-core RFs. \n\u2022\tWorked directly with mask designers to plan RF routing and optimize critical timing paths. \n\u2022\tPerformed timing and power analysis on custom circuits, and implemented DFT features. \n\u2022\tReduced five weeks of execution effort with a new implementation of the Error Detection/Correction logic for the ring-stop. Ensured efficient collaboration across timing, RTL, and section routing teams. \n\u2022\tMigrated previous design to latest technology and RTL specs, and optimized for new requirements. \n \nTraining, Tool Development, and Support: \n\u2022\tDelivered technical training for over 30 Engineers. \n\u2022\tCollaborated with Israel Design Center to implement and test new tool features. \n\u2022\tMentored junior designers and trained them on tools and design specifications. \n \nMethodology Task Force: \n\u2022\tLed a task force of six engineers to pilot a new set of design tools for project wide release. \n\u2022\tDeveloped the complete methodology for the mode of work between Circuit Designers and Layout Designers, adopted for all un-core High Speed data path designs. \n\u2022\tPrimary Point-of-Contact for engineers migrating to the new tool environment. Senior Design Engineer Intel Corporation 2011  \u2013  2013  (2 years) San Francisco Bay Area Server Design Team 2011 - 2013 \n\u2022\tNext generation multi-core Processor: Defined buses interface to be used across the un-core RFs. \n\u2022\tWorked directly with mask designers to plan RF routing and optimize critical timing paths. \n\u2022\tPerformed timing and power analysis on custom circuits, and implemented DFT features. \n\u2022\tReduced five weeks of execution effort with a new implementation of the Error Detection/Correction logic for the ring-stop. Ensured efficient collaboration across timing, RTL, and section routing teams. \n\u2022\tMigrated previous design to latest technology and RTL specs, and optimized for new requirements. \n \nTraining, Tool Development, and Support: \n\u2022\tDelivered technical training for over 30 Engineers. \n\u2022\tCollaborated with Israel Design Center to implement and test new tool features. \n\u2022\tMentored junior designers and trained them on tools and design specifications. \n \nMethodology Task Force: \n\u2022\tLed a task force of six engineers to pilot a new set of design tools for project wide release. \n\u2022\tDeveloped the complete methodology for the mode of work between Circuit Designers and Layout Designers, adopted for all un-core High Speed data path designs. \n\u2022\tPrimary Point-of-Contact for engineers migrating to the new tool environment. Senior Design Engineer Intel Corporation 2007  \u2013  2011  (4 years) San Francisco Bay Area Xeon Server Team 2007 - 2011 \n\u2022\t32nm 8-core Sandy Bridge Processor. Performed technology readiness studies to facilitate execution. \n\u2022\tDesign Award received for innovating a merged RF and 64 bit parity block design. Significantly reduced design overhead. Achieved substantial improvement in power and timing by reducing 768 latches, one pipe-line stage of latency, and over 100 um of routing on 256 signals.  \n\u2022\tResponsible for design, timing, logic verification, iScan/ScanOut insertion, and layout floor plan.  \n \nRegister File (RF) Design Lead:  \n\u2022\tPerformed timing simulation at transistor level, and device changes to meet design quality. \n\u2022\tEstablished RF methodology and conducted design reviews for 5 engineers to ensure all RF\u2019s met project guidelines. Improved design robustness and decreased silicon failure escapes. \n\u2022\tCollaborated across geographies with the Bangalore team to reduce layout completion time by 40%.  \n \nFocused Ion Beam (FIB) Lead: \n\u2022\tScheduled FIB assignments and resources for all tasks; worked directly with designers and RTL owners to define the FIB implementation for all logic and timing changes. \n\u2022\tProvided faster way to verify design changes on silicon while reducing design iterations. \n \nComponent Post-Silicon Debug: \n\u2022\tSupported first-silicon power-up. Wrote configuration files for reading TAP registers (serial/parallel).  \n\u2022\tEnabled optical probing tools (IREM, OTRE, and LADA) for speed path detection and functional verification. Conducted latency analysis on all clock signals throughout the chip. Senior Design Engineer Intel Corporation 2007  \u2013  2011  (4 years) San Francisco Bay Area Xeon Server Team 2007 - 2011 \n\u2022\t32nm 8-core Sandy Bridge Processor. Performed technology readiness studies to facilitate execution. \n\u2022\tDesign Award received for innovating a merged RF and 64 bit parity block design. Significantly reduced design overhead. Achieved substantial improvement in power and timing by reducing 768 latches, one pipe-line stage of latency, and over 100 um of routing on 256 signals.  \n\u2022\tResponsible for design, timing, logic verification, iScan/ScanOut insertion, and layout floor plan.  \n \nRegister File (RF) Design Lead:  \n\u2022\tPerformed timing simulation at transistor level, and device changes to meet design quality. \n\u2022\tEstablished RF methodology and conducted design reviews for 5 engineers to ensure all RF\u2019s met project guidelines. Improved design robustness and decreased silicon failure escapes. \n\u2022\tCollaborated across geographies with the Bangalore team to reduce layout completion time by 40%.  \n \nFocused Ion Beam (FIB) Lead: \n\u2022\tScheduled FIB assignments and resources for all tasks; worked directly with designers and RTL owners to define the FIB implementation for all logic and timing changes. \n\u2022\tProvided faster way to verify design changes on silicon while reducing design iterations. \n \nComponent Post-Silicon Debug: \n\u2022\tSupported first-silicon power-up. Wrote configuration files for reading TAP registers (serial/parallel).  \n\u2022\tEnabled optical probing tools (IREM, OTRE, and LADA) for speed path detection and functional verification. Conducted latency analysis on all clock signals throughout the chip. Senior Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) San Francisco Bay Area Penryn Design Team \n\u2022\t45nm Core 2 Duo/Quad: Converted differential Domino to single-end Domino, and a 16:1 multiplexer (MUX) to a static logic design, eliminating noise and improving silicon reliability.  \n\u2022\tResponsible for one of the most timing critical fubs in the Execution cluster. \n\u2022\tImplemented a new Design for Testability (DFT) logic for dual end set/reset register circuit.  \n \nL1D Timing Owner: \n\u2022\tSuccessfully isolated and resolved failing paths between synthesized and data-path blocks. \n\u2022\tCollaborated with the layout team for data integration. Provided requirements to other designers and delivered a complete timing model which met all strict hold/setup requirements. \n\u2022\tGenerated timing overrides for Resistance/Capacitance (RC) networks and interconnects, and identified timing improvements through layout changes. \n \nUnit Power Owner: \n\u2022\tDefined the analysis for all power features, low-leakage device insertion, and size optimization. \n\u2022\tReduced 50% of active power for the RF\u2019s by implementing a new bank-enable feature.  \n\u2022\tConverted RF arrays from Dual to Single Rail Domino with 35% area improvement. Reduced signal noise, sub-threshold leakage and active power. Senior Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) San Francisco Bay Area Penryn Design Team \n\u2022\t45nm Core 2 Duo/Quad: Converted differential Domino to single-end Domino, and a 16:1 multiplexer (MUX) to a static logic design, eliminating noise and improving silicon reliability.  \n\u2022\tResponsible for one of the most timing critical fubs in the Execution cluster. \n\u2022\tImplemented a new Design for Testability (DFT) logic for dual end set/reset register circuit.  \n \nL1D Timing Owner: \n\u2022\tSuccessfully isolated and resolved failing paths between synthesized and data-path blocks. \n\u2022\tCollaborated with the layout team for data integration. Provided requirements to other designers and delivered a complete timing model which met all strict hold/setup requirements. \n\u2022\tGenerated timing overrides for Resistance/Capacitance (RC) networks and interconnects, and identified timing improvements through layout changes. \n \nUnit Power Owner: \n\u2022\tDefined the analysis for all power features, low-leakage device insertion, and size optimization. \n\u2022\tReduced 50% of active power for the RF\u2019s by implementing a new bank-enable feature.  \n\u2022\tConverted RF arrays from Dual to Single Rail Domino with 35% area improvement. Reduced signal noise, sub-threshold leakage and active power. Component Design Engineer Intel Corporation 2001  \u2013  2005  (4 years) San Francisco Bay Area Yonah Design Team (2003-2005) \n\u2022\t65 nm Core Duo: Delivered a Memory Interface Unit (MIU) Noise clean on all domino logic. \n\u2022\tPerformed extensive transistor level timing simulations and area optimization on memory arrays.  \n\u2022\tWorked directly with Mask Designers to optimize the layout and reduced silicon failures. \n \n \nLow Power Design Technology Group\t(2001 - 2003) \n\u2022\tOptimized circuits for low power applications while maintaining speed and area requirements.  \n\u2022\tDesigned Complementary Pass-transistor Logic and mirror Conditional Sum Addition (CSA) logic for a low power multiplier with delay and power improvements of 26% and 40% respectively. Component Design Engineer Intel Corporation 2001  \u2013  2005  (4 years) San Francisco Bay Area Yonah Design Team (2003-2005) \n\u2022\t65 nm Core Duo: Delivered a Memory Interface Unit (MIU) Noise clean on all domino logic. \n\u2022\tPerformed extensive transistor level timing simulations and area optimization on memory arrays.  \n\u2022\tWorked directly with Mask Designers to optimize the layout and reduced silicon failures. \n \n \nLow Power Design Technology Group\t(2001 - 2003) \n\u2022\tOptimized circuits for low power applications while maintaining speed and area requirements.  \n\u2022\tDesigned Complementary Pass-transistor Logic and mirror Conditional Sum Addition (CSA) logic for a low power multiplier with delay and power improvements of 26% and 40% respectively. Languages English Native or bilingual proficiency Spanish Native or bilingual proficiency English Native or bilingual proficiency Spanish Native or bilingual proficiency English Native or bilingual proficiency Spanish Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Static Timing Analysis Circuit Design DFT Physical Design Simulations Logic Design VLSI Processors Integrated Circuit... High Speed Digital ASIC Low-power Design Register Files Timing and Power... Domino Logic Schematic Capture IC Functional Verification SoC RTL design Design for Testability Silicon Microprocessors Domino and Static logic Signal Noise Integrity Physical Layout... Post-Silicon Debug Circuit Layout Debugging Cadence Virtuoso RTL Design See 16+ \u00a0 \u00a0 See less Skills  Static Timing Analysis Circuit Design DFT Physical Design Simulations Logic Design VLSI Processors Integrated Circuit... High Speed Digital ASIC Low-power Design Register Files Timing and Power... Domino Logic Schematic Capture IC Functional Verification SoC RTL design Design for Testability Silicon Microprocessors Domino and Static logic Signal Noise Integrity Physical Layout... Post-Silicon Debug Circuit Layout Debugging Cadence Virtuoso RTL Design See 16+ \u00a0 \u00a0 See less Static Timing Analysis Circuit Design DFT Physical Design Simulations Logic Design VLSI Processors Integrated Circuit... High Speed Digital ASIC Low-power Design Register Files Timing and Power... Domino Logic Schematic Capture IC Functional Verification SoC RTL design Design for Testability Silicon Microprocessors Domino and Static logic Signal Noise Integrity Physical Layout... Post-Silicon Debug Circuit Layout Debugging Cadence Virtuoso RTL Design See 16+ \u00a0 \u00a0 See less Static Timing Analysis Circuit Design DFT Physical Design Simulations Logic Design VLSI Processors Integrated Circuit... High Speed Digital ASIC Low-power Design Register Files Timing and Power... Domino Logic Schematic Capture IC Functional Verification SoC RTL design Design for Testability Silicon Microprocessors Domino and Static logic Signal Noise Integrity Physical Layout... Post-Silicon Debug Circuit Layout Debugging Cadence Virtuoso RTL Design See 16+ \u00a0 \u00a0 See less Education North Carolina State University MSEE,  Electrical Engineering 1999  \u2013 2000 Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society North Carolina State University MSEE,  Computer Engineering 1999  \u2013 2000 Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society University of Rochester BSEE,  Electrical Engineering/ Mathematics. 1995  \u2013 1999 North Carolina State University MSEE,  Electrical Engineering 1999  \u2013 2000 Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society North Carolina State University MSEE,  Electrical Engineering 1999  \u2013 2000 Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society North Carolina State University MSEE,  Electrical Engineering 1999  \u2013 2000 Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society North Carolina State University MSEE,  Computer Engineering 1999  \u2013 2000 Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society North Carolina State University MSEE,  Computer Engineering 1999  \u2013 2000 Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society North Carolina State University MSEE,  Computer Engineering 1999  \u2013 2000 Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society University of Rochester BSEE,  Electrical Engineering/ Mathematics. 1995  \u2013 1999 University of Rochester BSEE,  Electrical Engineering/ Mathematics. 1995  \u2013 1999 University of Rochester BSEE,  Electrical Engineering/ Mathematics. 1995  \u2013 1999 ", "Summary Savvas Sgourenas was born in Athens, Greece in 1975. He received his Dipl. Eng. degree from the School of Electrical and Computer Engineering of the National Technical University of Athens (NTUA) in 1999. In the past 12 years he has worked as a designer in various companies including the Greece, UK, Netherlands, USA and Germany. The design of Analogue Mixed-Signal and RF integrated circuits is his main area of experience. During his career, he has been involved with the following:  \n1.\tRF amplifiers, Buffers \n2.\tPLL system design / modelling (Integer-N, Fractional-N)  \n3.\tPLL circuits design (Charge pumps, CMOS dividers, PFDs, XOs) \n4.\tLC-VCOs, Ring Oscillators \n5.\tOscillators Injection locking (design and modelling) \n6.\tCoupled PLL arrays, Coupled Oscillator arrays for Phased-Arrays, multi phase generation  \n7.\tCMOS, CML RF Dividers/ Prescalers \n8.\tMulti Gigabit High Speed interfaces, CDRs \n9.\tBand-gaps and Voltage Regulators \n10.\tCustom CMOS digital design for SPIs. Summary Savvas Sgourenas was born in Athens, Greece in 1975. He received his Dipl. Eng. degree from the School of Electrical and Computer Engineering of the National Technical University of Athens (NTUA) in 1999. In the past 12 years he has worked as a designer in various companies including the Greece, UK, Netherlands, USA and Germany. The design of Analogue Mixed-Signal and RF integrated circuits is his main area of experience. During his career, he has been involved with the following:  \n1.\tRF amplifiers, Buffers \n2.\tPLL system design / modelling (Integer-N, Fractional-N)  \n3.\tPLL circuits design (Charge pumps, CMOS dividers, PFDs, XOs) \n4.\tLC-VCOs, Ring Oscillators \n5.\tOscillators Injection locking (design and modelling) \n6.\tCoupled PLL arrays, Coupled Oscillator arrays for Phased-Arrays, multi phase generation  \n7.\tCMOS, CML RF Dividers/ Prescalers \n8.\tMulti Gigabit High Speed interfaces, CDRs \n9.\tBand-gaps and Voltage Regulators \n10.\tCustom CMOS digital design for SPIs. Savvas Sgourenas was born in Athens, Greece in 1975. He received his Dipl. Eng. degree from the School of Electrical and Computer Engineering of the National Technical University of Athens (NTUA) in 1999. In the past 12 years he has worked as a designer in various companies including the Greece, UK, Netherlands, USA and Germany. The design of Analogue Mixed-Signal and RF integrated circuits is his main area of experience. During his career, he has been involved with the following:  \n1.\tRF amplifiers, Buffers \n2.\tPLL system design / modelling (Integer-N, Fractional-N)  \n3.\tPLL circuits design (Charge pumps, CMOS dividers, PFDs, XOs) \n4.\tLC-VCOs, Ring Oscillators \n5.\tOscillators Injection locking (design and modelling) \n6.\tCoupled PLL arrays, Coupled Oscillator arrays for Phased-Arrays, multi phase generation  \n7.\tCMOS, CML RF Dividers/ Prescalers \n8.\tMulti Gigabit High Speed interfaces, CDRs \n9.\tBand-gaps and Voltage Regulators \n10.\tCustom CMOS digital design for SPIs. Savvas Sgourenas was born in Athens, Greece in 1975. He received his Dipl. Eng. degree from the School of Electrical and Computer Engineering of the National Technical University of Athens (NTUA) in 1999. In the past 12 years he has worked as a designer in various companies including the Greece, UK, Netherlands, USA and Germany. The design of Analogue Mixed-Signal and RF integrated circuits is his main area of experience. During his career, he has been involved with the following:  \n1.\tRF amplifiers, Buffers \n2.\tPLL system design / modelling (Integer-N, Fractional-N)  \n3.\tPLL circuits design (Charge pumps, CMOS dividers, PFDs, XOs) \n4.\tLC-VCOs, Ring Oscillators \n5.\tOscillators Injection locking (design and modelling) \n6.\tCoupled PLL arrays, Coupled Oscillator arrays for Phased-Arrays, multi phase generation  \n7.\tCMOS, CML RF Dividers/ Prescalers \n8.\tMulti Gigabit High Speed interfaces, CDRs \n9.\tBand-gaps and Voltage Regulators \n10.\tCustom CMOS digital design for SPIs. Experience RF IC Design Consultant Semiconductors August 2013  \u2013 Present (2 years 1 month) RFIC Design Engineer Intel Corporation Gmb January 2013  \u2013  August 2013  (8 months) Munich Area, Germany Analogue Mixed-signal Design Engineer Intel Corporation September 2011  \u2013  September 2012  (1 year 1 month) UK RFIC Design Engineer NXP October 2010  \u2013  September 2011  (1 year) RFIC Design Engineer Intel Corporation May 2010  \u2013  June 2010  (2 months) RFIC design engineer Intel Corporation January 2010  \u2013  April 2010  (4 months) IC mixed-signal design engineer Intel May 2009  \u2013  October 2009  (6 months) IC mixed-signal design engineer Renaissance Wireless November 2008  \u2013  February 2009  (4 months) IC mixed-signal design engineer Intel June 2007  \u2013  November 2008  (1 year 6 months) IC mixed-signal design engineer Theta microelectronics 2001  \u2013  2007  (6 years) Research for EU projects NTUA October 2000  \u2013  December 2001  (1 year 3 months) RF IC Design Consultant Semiconductors August 2013  \u2013 Present (2 years 1 month) RF IC Design Consultant Semiconductors August 2013  \u2013 Present (2 years 1 month) RFIC Design Engineer Intel Corporation Gmb January 2013  \u2013  August 2013  (8 months) Munich Area, Germany RFIC Design Engineer Intel Corporation Gmb January 2013  \u2013  August 2013  (8 months) Munich Area, Germany Analogue Mixed-signal Design Engineer Intel Corporation September 2011  \u2013  September 2012  (1 year 1 month) UK Analogue Mixed-signal Design Engineer Intel Corporation September 2011  \u2013  September 2012  (1 year 1 month) UK RFIC Design Engineer NXP October 2010  \u2013  September 2011  (1 year) RFIC Design Engineer NXP October 2010  \u2013  September 2011  (1 year) RFIC Design Engineer Intel Corporation May 2010  \u2013  June 2010  (2 months) RFIC Design Engineer Intel Corporation May 2010  \u2013  June 2010  (2 months) RFIC design engineer Intel Corporation January 2010  \u2013  April 2010  (4 months) RFIC design engineer Intel Corporation January 2010  \u2013  April 2010  (4 months) IC mixed-signal design engineer Intel May 2009  \u2013  October 2009  (6 months) IC mixed-signal design engineer Intel May 2009  \u2013  October 2009  (6 months) IC mixed-signal design engineer Renaissance Wireless November 2008  \u2013  February 2009  (4 months) IC mixed-signal design engineer Renaissance Wireless November 2008  \u2013  February 2009  (4 months) IC mixed-signal design engineer Intel June 2007  \u2013  November 2008  (1 year 6 months) IC mixed-signal design engineer Intel June 2007  \u2013  November 2008  (1 year 6 months) IC mixed-signal design engineer Theta microelectronics 2001  \u2013  2007  (6 years) IC mixed-signal design engineer Theta microelectronics 2001  \u2013  2007  (6 years) Research for EU projects NTUA October 2000  \u2013  December 2001  (1 year 3 months) Research for EU projects NTUA October 2000  \u2013  December 2001  (1 year 3 months) Languages English Native or bilingual proficiency Spanish Elementary proficiency English Native or bilingual proficiency Spanish Elementary proficiency English Native or bilingual proficiency Spanish Elementary proficiency Native or bilingual proficiency Elementary proficiency Skills Cadence Virtuoso CMOS IC Mixed Signal PLL Spectre Analog Circuit Design RF Semiconductors Physical Design SoC VCO RF design Verilog Cadence BiCMOS Agilent ADS Circuit Design DRC Power Management Verilog-A Virtuoso VLSI Analog EDA Low-power Design Microelectronics Physical Verification Integrated Circuit... DAC Parasitic Extraction Silicon LVS Mixed-Signal IC Design SPICE ASIC Cadence Spectre Floorplanning LNA ADCs FPGA VHDL Hardware Architecture Spectrum Analyzer Digital Signal... Schematic Capture Digital IC Design Network Analyzer PCB design Simulations See 35+ \u00a0 \u00a0 See less Skills  Cadence Virtuoso CMOS IC Mixed Signal PLL Spectre Analog Circuit Design RF Semiconductors Physical Design SoC VCO RF design Verilog Cadence BiCMOS Agilent ADS Circuit Design DRC Power Management Verilog-A Virtuoso VLSI Analog EDA Low-power Design Microelectronics Physical Verification Integrated Circuit... DAC Parasitic Extraction Silicon LVS Mixed-Signal IC Design SPICE ASIC Cadence Spectre Floorplanning LNA ADCs FPGA VHDL Hardware Architecture Spectrum Analyzer Digital Signal... Schematic Capture Digital IC Design Network Analyzer PCB design Simulations See 35+ \u00a0 \u00a0 See less Cadence Virtuoso CMOS IC Mixed Signal PLL Spectre Analog Circuit Design RF Semiconductors Physical Design SoC VCO RF design Verilog Cadence BiCMOS Agilent ADS Circuit Design DRC Power Management Verilog-A Virtuoso VLSI Analog EDA Low-power Design Microelectronics Physical Verification Integrated Circuit... DAC Parasitic Extraction Silicon LVS Mixed-Signal IC Design SPICE ASIC Cadence Spectre Floorplanning LNA ADCs FPGA VHDL Hardware Architecture Spectrum Analyzer Digital Signal... Schematic Capture Digital IC Design Network Analyzer PCB design Simulations See 35+ \u00a0 \u00a0 See less Cadence Virtuoso CMOS IC Mixed Signal PLL Spectre Analog Circuit Design RF Semiconductors Physical Design SoC VCO RF design Verilog Cadence BiCMOS Agilent ADS Circuit Design DRC Power Management Verilog-A Virtuoso VLSI Analog EDA Low-power Design Microelectronics Physical Verification Integrated Circuit... DAC Parasitic Extraction Silicon LVS Mixed-Signal IC Design SPICE ASIC Cadence Spectre Floorplanning LNA ADCs FPGA VHDL Hardware Architecture Spectrum Analyzer Digital Signal... Schematic Capture Digital IC Design Network Analyzer PCB design Simulations See 35+ \u00a0 \u00a0 See less Education National Technical University of Athens Electronics , Automatic control systems 1993  \u2013 1999 National Technical University of Athens Electronics , Automatic control systems 1993  \u2013 1999 National Technical University of Athens Electronics , Automatic control systems 1993  \u2013 1999 National Technical University of Athens Electronics , Automatic control systems 1993  \u2013 1999 ", "Summary SUMMARY \nA Highly motivated, result oriented SoC/ASIC Design Engineer with 10+ years of solid experience & knowledge in Structural & Physical design engineering & methodologies of digital designs (CPUs, Chipset, Grpahics & other IA based embeded products). Experienced in methodology & tool-flow development, automation, documentations and support. An effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. Summary SUMMARY \nA Highly motivated, result oriented SoC/ASIC Design Engineer with 10+ years of solid experience & knowledge in Structural & Physical design engineering & methodologies of digital designs (CPUs, Chipset, Grpahics & other IA based embeded products). Experienced in methodology & tool-flow development, automation, documentations and support. An effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. SUMMARY \nA Highly motivated, result oriented SoC/ASIC Design Engineer with 10+ years of solid experience & knowledge in Structural & Physical design engineering & methodologies of digital designs (CPUs, Chipset, Grpahics & other IA based embeded products). Experienced in methodology & tool-flow development, automation, documentations and support. An effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. SUMMARY \nA Highly motivated, result oriented SoC/ASIC Design Engineer with 10+ years of solid experience & knowledge in Structural & Physical design engineering & methodologies of digital designs (CPUs, Chipset, Grpahics & other IA based embeded products). Experienced in methodology & tool-flow development, automation, documentations and support. An effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. Experience Graphics SD Lead Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Chandler, AZ Sr. Graphics Hardware Design Engineer Intel Corporation November 2013  \u2013  August 2014  (10 months) Chandler, AZ Sr. Design Engineer Intel Corporation 2008  \u2013  2013  (5 years) Structural & Physical Design Engineer Intel Corporation 2004  \u2013  2008  (4 years) Chandler, AZ Component Design Engineer Intel Corporation 2001  \u2013  2003  (2 years) Graphics SD Lead Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Chandler, AZ Graphics SD Lead Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Chandler, AZ Sr. Graphics Hardware Design Engineer Intel Corporation November 2013  \u2013  August 2014  (10 months) Chandler, AZ Sr. Graphics Hardware Design Engineer Intel Corporation November 2013  \u2013  August 2014  (10 months) Chandler, AZ Sr. Design Engineer Intel Corporation 2008  \u2013  2013  (5 years) Sr. Design Engineer Intel Corporation 2008  \u2013  2013  (5 years) Structural & Physical Design Engineer Intel Corporation 2004  \u2013  2008  (4 years) Chandler, AZ Structural & Physical Design Engineer Intel Corporation 2004  \u2013  2008  (4 years) Chandler, AZ Component Design Engineer Intel Corporation 2001  \u2013  2003  (2 years) Component Design Engineer Intel Corporation 2001  \u2013  2003  (2 years) Skills VLSI Static Timing Analysis SystemVerilog Verilog Timing Closure RTL design Logic Design SoC ASIC TCL Formal Verification Primetime Skills  VLSI Static Timing Analysis SystemVerilog Verilog Timing Closure RTL design Logic Design SoC ASIC TCL Formal Verification Primetime VLSI Static Timing Analysis SystemVerilog Verilog Timing Closure RTL design Logic Design SoC ASIC TCL Formal Verification Primetime VLSI Static Timing Analysis SystemVerilog Verilog Timing Closure RTL design Logic Design SoC ASIC TCL Formal Verification Primetime Education Bangladesh University of Engineering and Technology (BUET) B.Sc in Electrical & Electronics Engineering. 1991  \u2013 2007 Oklahoma State University M.Sc. in Elec Engr. 1999  \u2013 2000 Bangladesh University of Engineering and Technology (BUET) B.Sc in Electrical & Electronics Engineering. 1991  \u2013 2007 Bangladesh University of Engineering and Technology (BUET) B.Sc in Electrical & Electronics Engineering. 1991  \u2013 2007 Bangladesh University of Engineering and Technology (BUET) B.Sc in Electrical & Electronics Engineering. 1991  \u2013 2007 Oklahoma State University M.Sc. in Elec Engr. 1999  \u2013 2000 Oklahoma State University M.Sc. in Elec Engr. 1999  \u2013 2000 Oklahoma State University M.Sc. in Elec Engr. 1999  \u2013 2000 ", "Summary Garment Manufacturing:  \n2014 We achieved ~20% export growth from $21M-$25M by enhanced facility, work environment improvement and capacity building. Committed to the growth path. New Global brand included in the matrix. Come and grow with us. 42% growth since 2013. Projected \n \nTechnology Innovation: \nContributed to the innovation of Intel Microprocessor over 15 years from Merced to Nehalem. My custom designed circuit blocks still processing your instruction as you are reading this summary. \n \nToying with ideas of high tech manufacturing; come collaborate. \nDeveloping sourcing destination for CPU design validation and Physical design outsourcing solutions.  Summary Garment Manufacturing:  \n2014 We achieved ~20% export growth from $21M-$25M by enhanced facility, work environment improvement and capacity building. Committed to the growth path. New Global brand included in the matrix. Come and grow with us. 42% growth since 2013. Projected \n \nTechnology Innovation: \nContributed to the innovation of Intel Microprocessor over 15 years from Merced to Nehalem. My custom designed circuit blocks still processing your instruction as you are reading this summary. \n \nToying with ideas of high tech manufacturing; come collaborate. \nDeveloping sourcing destination for CPU design validation and Physical design outsourcing solutions.  Garment Manufacturing:  \n2014 We achieved ~20% export growth from $21M-$25M by enhanced facility, work environment improvement and capacity building. Committed to the growth path. New Global brand included in the matrix. Come and grow with us. 42% growth since 2013. Projected \n \nTechnology Innovation: \nContributed to the innovation of Intel Microprocessor over 15 years from Merced to Nehalem. My custom designed circuit blocks still processing your instruction as you are reading this summary. \n \nToying with ideas of high tech manufacturing; come collaborate. \nDeveloping sourcing destination for CPU design validation and Physical design outsourcing solutions.  Garment Manufacturing:  \n2014 We achieved ~20% export growth from $21M-$25M by enhanced facility, work environment improvement and capacity building. Committed to the growth path. New Global brand included in the matrix. Come and grow with us. 42% growth since 2013. Projected \n \nTechnology Innovation: \nContributed to the innovation of Intel Microprocessor over 15 years from Merced to Nehalem. My custom designed circuit blocks still processing your instruction as you are reading this summary. \n \nToying with ideas of high tech manufacturing; come collaborate. \nDeveloping sourcing destination for CPU design validation and Physical design outsourcing solutions.  Experience Director & CEO Ehsan Garments Limited April 2012  \u2013 Present (3 years 5 months) Gazipur, Bangladesh VISION: Lead Bangladesh to be the\u00a0preferred\u00a0choice of Ready Made Garments; Be a role model of \"Brand Bangladesh\". \nMISSION: \n1. Double digit growth by capitalizing China Phenomenon;\u00a0 \n2. Climb up the value chain wowing the customer on delivery; \n3. Earn a better place to work. Director of Technology Khaled Group of Companies April 2012  \u2013 Present (3 years 5 months) Dhaka, Bangladesh Adopt and integrate cutting edge technology solutions to shape a lean production line. Streamline R&D and quality control process. \nLeading Agro Brand in Bangladesh: http://www.nourish-poultry.com/ \nGroup of companies with the same mission: http://www.khaled-group.com/ On Chip Fuse Array Design Engineer Intel Corporation April 2011  \u2013  July 2012  (1 year 4 months) Portland, Oregon Area Delivered complete implementation of 12Kbits latch-based digital array to store fuse bits of entirely new Intel classified architecture MCM. As it started from scratch, area estimation, gate delay calculation and other design collateral were estimated. Implementation hits the plan successfully including schedule, area, timing, power estimation and convergence. MCM level Shifter automated Design Engineer Intel Corporation February 2011  \u2013  March 2011  (2 months) Portland, Oregon Area Rescued an agile time critical project that need extra resources to perform physical design implementation of six synthesized Level shifter FUB for a CPU. Additional responsibility to help ramp up the cross-site design team with the methodology and tools of Converge Core Development Organization. i7 Core Component Design Engineer Intel Corporation May 2009  \u2013  January 2011  (1 year 9 months) Portland, Oregon Area Technology Innovator: Custom circuit designer of a complex multiplexor for memory load and store address in Memory-control-unit ( intel x86 micro archtitecture : Haswell: 22nm) Extremely challenging fully custom VLSI design in a highly complex, power & performance critical unit in the CPU.  \n \nContributor to Bottom-line: New topological optimized design to save valuable silicon real-estate, while still meeting power & performance envelope, and within safe design marginalities limit, in the vastly increased design complexity required in the 22nm process generation. As circuit expert, audited other engineer designed circuit block quality, timing to minimize post-silicon issues. Component Design Engineer Intel Corporation September 2007  \u2013  May 2008  (9 months) Portland, Oregon Area Team lead (Section owner) for two large circuit units (SQUID) for microprocessor Design project stepping (x-86 core micro architecture: Nehalem: 45nm). The circuit unit consists of multiple circuit blocks (~40 fubs), each owned by individual design engineers and Mask Designers.  \n \nResponsibilities included driving the solution for the silicon findings, ensure the golden database is populated with all the converged PV, quality, RV and layout.  \n \nSupervise Engs & MDs for circuit, layout execution goal, timeline and planning. Maintained various project indicators and schedules. \n \nFunctional Unit Block Designer of Project (x86 micro architecture: Core i3, i5, i7: Westmere: 32nm). This was a new state of the art process lead vehicle CPU. The design block has to meet Power targets (huge improvement on leakage reduction) and area constraints. Other responsibilities are physical design including place and route, PV improvements. Component Design Engineer Intel Corporation September 2004  \u2013  July 2007  (2 years 11 months) Portland, Oregon Area Physical design and circuit design done for the CPU functionality of \u201cInstruction Queue Steering\u201d in two fub for a brand new architecture, manufactured in state of the art 45nm process technology.  \n \nThe circuits were drawn from the scratch, placedand routed in a very high density area. Responsibilities included circuit drawing form RTL codes, optimized the circuitry based on PV spec and area constrains, feedback to RTL, meet Process Quality goals. \n \nLibrary Cell designer for 45nm process technology project lead vehicle. Responsibility includes schematics design and verification, generated PV collateral; verify the robustness of the library cell by strictly adhering to the design methodology and quality checks. Designed mostly complex mux gates, nor-nand mux latches, and other basic cell. Validation Pattern Generation Engineer Intel Corporation October 2003  \u2013  September 2004  (1 year) Portland, Oregon Area \uf02d\tWorked on Xeon server processor design team where responsibility includes test pattern generation for silicon debug.  \n\uf02d\tUsed various setting of the chip, such as bus clock ratio, cache size to generate test patterns using same architectural functional tests that were used to validate the RTL functionality. \n\uf02d\tRun regression runs and debug various functional failures as well as tool issues. AVPS Engineer/ Product Engineer Intel Corporation February 1999  \u2013  September 2003  (4 years 8 months) Santa Clara, California Worked with the System validation team to develop validation IP for the VMX (Mirtual Mode Execution), SMX (Secure Mode Execution). This was a temp assignment to help SV team. \n \nTeam player of a small group of engineers with a challenge of \u201cIA-32 functional test-suite\u201d migration to IA-64 design environment to quickly develop verification content of that project. \n \n\uf02d\tChallenges included finding a solution to initialize the processor abstraction layer (PAL).  \n\uf02d\tPre-setting test conditions such as cache pre-load. \n \nWorked as a Architecture Validation Engineer for IA-64 microprocessor design team \n \n\uf02d\tWrite template based test cases utilizing IA-64 instruction set architecture to verify correctness, such as bus snoop, write back cache function etc. \n\uf02d\tRoot cause functional test failure and pin pointing RTL code causing that failure. Quality Reliability Engineer Intel Corporation September 1997  \u2013  January 1999  (1 year 5 months) Folsom, California \uf02d\tPublished, integrated the flow and certification testing plan for ATPG technology for ISCAN and Data Path Direct Access Test (DPDAT).  \n \n\uf02d\tConducted benchmarking experiments of CPU timing against fault coverage for methodology development. Teaching Assistant Purdue University January 1997  \u2013  July 1997  (7 months) West Lafayette, Indiana Area Phy 101 \nElectronics Lab Director & CEO Ehsan Garments Limited April 2012  \u2013 Present (3 years 5 months) Gazipur, Bangladesh VISION: Lead Bangladesh to be the\u00a0preferred\u00a0choice of Ready Made Garments; Be a role model of \"Brand Bangladesh\". \nMISSION: \n1. Double digit growth by capitalizing China Phenomenon;\u00a0 \n2. Climb up the value chain wowing the customer on delivery; \n3. Earn a better place to work. Director & CEO Ehsan Garments Limited April 2012  \u2013 Present (3 years 5 months) Gazipur, Bangladesh VISION: Lead Bangladesh to be the\u00a0preferred\u00a0choice of Ready Made Garments; Be a role model of \"Brand Bangladesh\". \nMISSION: \n1. Double digit growth by capitalizing China Phenomenon;\u00a0 \n2. Climb up the value chain wowing the customer on delivery; \n3. Earn a better place to work. Director of Technology Khaled Group of Companies April 2012  \u2013 Present (3 years 5 months) Dhaka, Bangladesh Adopt and integrate cutting edge technology solutions to shape a lean production line. Streamline R&D and quality control process. \nLeading Agro Brand in Bangladesh: http://www.nourish-poultry.com/ \nGroup of companies with the same mission: http://www.khaled-group.com/ Director of Technology Khaled Group of Companies April 2012  \u2013 Present (3 years 5 months) Dhaka, Bangladesh Adopt and integrate cutting edge technology solutions to shape a lean production line. Streamline R&D and quality control process. \nLeading Agro Brand in Bangladesh: http://www.nourish-poultry.com/ \nGroup of companies with the same mission: http://www.khaled-group.com/ On Chip Fuse Array Design Engineer Intel Corporation April 2011  \u2013  July 2012  (1 year 4 months) Portland, Oregon Area Delivered complete implementation of 12Kbits latch-based digital array to store fuse bits of entirely new Intel classified architecture MCM. As it started from scratch, area estimation, gate delay calculation and other design collateral were estimated. Implementation hits the plan successfully including schedule, area, timing, power estimation and convergence. On Chip Fuse Array Design Engineer Intel Corporation April 2011  \u2013  July 2012  (1 year 4 months) Portland, Oregon Area Delivered complete implementation of 12Kbits latch-based digital array to store fuse bits of entirely new Intel classified architecture MCM. As it started from scratch, area estimation, gate delay calculation and other design collateral were estimated. Implementation hits the plan successfully including schedule, area, timing, power estimation and convergence. MCM level Shifter automated Design Engineer Intel Corporation February 2011  \u2013  March 2011  (2 months) Portland, Oregon Area Rescued an agile time critical project that need extra resources to perform physical design implementation of six synthesized Level shifter FUB for a CPU. Additional responsibility to help ramp up the cross-site design team with the methodology and tools of Converge Core Development Organization. MCM level Shifter automated Design Engineer Intel Corporation February 2011  \u2013  March 2011  (2 months) Portland, Oregon Area Rescued an agile time critical project that need extra resources to perform physical design implementation of six synthesized Level shifter FUB for a CPU. Additional responsibility to help ramp up the cross-site design team with the methodology and tools of Converge Core Development Organization. i7 Core Component Design Engineer Intel Corporation May 2009  \u2013  January 2011  (1 year 9 months) Portland, Oregon Area Technology Innovator: Custom circuit designer of a complex multiplexor for memory load and store address in Memory-control-unit ( intel x86 micro archtitecture : Haswell: 22nm) Extremely challenging fully custom VLSI design in a highly complex, power & performance critical unit in the CPU.  \n \nContributor to Bottom-line: New topological optimized design to save valuable silicon real-estate, while still meeting power & performance envelope, and within safe design marginalities limit, in the vastly increased design complexity required in the 22nm process generation. As circuit expert, audited other engineer designed circuit block quality, timing to minimize post-silicon issues. i7 Core Component Design Engineer Intel Corporation May 2009  \u2013  January 2011  (1 year 9 months) Portland, Oregon Area Technology Innovator: Custom circuit designer of a complex multiplexor for memory load and store address in Memory-control-unit ( intel x86 micro archtitecture : Haswell: 22nm) Extremely challenging fully custom VLSI design in a highly complex, power & performance critical unit in the CPU.  \n \nContributor to Bottom-line: New topological optimized design to save valuable silicon real-estate, while still meeting power & performance envelope, and within safe design marginalities limit, in the vastly increased design complexity required in the 22nm process generation. As circuit expert, audited other engineer designed circuit block quality, timing to minimize post-silicon issues. Component Design Engineer Intel Corporation September 2007  \u2013  May 2008  (9 months) Portland, Oregon Area Team lead (Section owner) for two large circuit units (SQUID) for microprocessor Design project stepping (x-86 core micro architecture: Nehalem: 45nm). The circuit unit consists of multiple circuit blocks (~40 fubs), each owned by individual design engineers and Mask Designers.  \n \nResponsibilities included driving the solution for the silicon findings, ensure the golden database is populated with all the converged PV, quality, RV and layout.  \n \nSupervise Engs & MDs for circuit, layout execution goal, timeline and planning. Maintained various project indicators and schedules. \n \nFunctional Unit Block Designer of Project (x86 micro architecture: Core i3, i5, i7: Westmere: 32nm). This was a new state of the art process lead vehicle CPU. The design block has to meet Power targets (huge improvement on leakage reduction) and area constraints. Other responsibilities are physical design including place and route, PV improvements. Component Design Engineer Intel Corporation September 2007  \u2013  May 2008  (9 months) Portland, Oregon Area Team lead (Section owner) for two large circuit units (SQUID) for microprocessor Design project stepping (x-86 core micro architecture: Nehalem: 45nm). The circuit unit consists of multiple circuit blocks (~40 fubs), each owned by individual design engineers and Mask Designers.  \n \nResponsibilities included driving the solution for the silicon findings, ensure the golden database is populated with all the converged PV, quality, RV and layout.  \n \nSupervise Engs & MDs for circuit, layout execution goal, timeline and planning. Maintained various project indicators and schedules. \n \nFunctional Unit Block Designer of Project (x86 micro architecture: Core i3, i5, i7: Westmere: 32nm). This was a new state of the art process lead vehicle CPU. The design block has to meet Power targets (huge improvement on leakage reduction) and area constraints. Other responsibilities are physical design including place and route, PV improvements. Component Design Engineer Intel Corporation September 2004  \u2013  July 2007  (2 years 11 months) Portland, Oregon Area Physical design and circuit design done for the CPU functionality of \u201cInstruction Queue Steering\u201d in two fub for a brand new architecture, manufactured in state of the art 45nm process technology.  \n \nThe circuits were drawn from the scratch, placedand routed in a very high density area. Responsibilities included circuit drawing form RTL codes, optimized the circuitry based on PV spec and area constrains, feedback to RTL, meet Process Quality goals. \n \nLibrary Cell designer for 45nm process technology project lead vehicle. Responsibility includes schematics design and verification, generated PV collateral; verify the robustness of the library cell by strictly adhering to the design methodology and quality checks. Designed mostly complex mux gates, nor-nand mux latches, and other basic cell. Component Design Engineer Intel Corporation September 2004  \u2013  July 2007  (2 years 11 months) Portland, Oregon Area Physical design and circuit design done for the CPU functionality of \u201cInstruction Queue Steering\u201d in two fub for a brand new architecture, manufactured in state of the art 45nm process technology.  \n \nThe circuits were drawn from the scratch, placedand routed in a very high density area. Responsibilities included circuit drawing form RTL codes, optimized the circuitry based on PV spec and area constrains, feedback to RTL, meet Process Quality goals. \n \nLibrary Cell designer for 45nm process technology project lead vehicle. Responsibility includes schematics design and verification, generated PV collateral; verify the robustness of the library cell by strictly adhering to the design methodology and quality checks. Designed mostly complex mux gates, nor-nand mux latches, and other basic cell. Validation Pattern Generation Engineer Intel Corporation October 2003  \u2013  September 2004  (1 year) Portland, Oregon Area \uf02d\tWorked on Xeon server processor design team where responsibility includes test pattern generation for silicon debug.  \n\uf02d\tUsed various setting of the chip, such as bus clock ratio, cache size to generate test patterns using same architectural functional tests that were used to validate the RTL functionality. \n\uf02d\tRun regression runs and debug various functional failures as well as tool issues. Validation Pattern Generation Engineer Intel Corporation October 2003  \u2013  September 2004  (1 year) Portland, Oregon Area \uf02d\tWorked on Xeon server processor design team where responsibility includes test pattern generation for silicon debug.  \n\uf02d\tUsed various setting of the chip, such as bus clock ratio, cache size to generate test patterns using same architectural functional tests that were used to validate the RTL functionality. \n\uf02d\tRun regression runs and debug various functional failures as well as tool issues. AVPS Engineer/ Product Engineer Intel Corporation February 1999  \u2013  September 2003  (4 years 8 months) Santa Clara, California Worked with the System validation team to develop validation IP for the VMX (Mirtual Mode Execution), SMX (Secure Mode Execution). This was a temp assignment to help SV team. \n \nTeam player of a small group of engineers with a challenge of \u201cIA-32 functional test-suite\u201d migration to IA-64 design environment to quickly develop verification content of that project. \n \n\uf02d\tChallenges included finding a solution to initialize the processor abstraction layer (PAL).  \n\uf02d\tPre-setting test conditions such as cache pre-load. \n \nWorked as a Architecture Validation Engineer for IA-64 microprocessor design team \n \n\uf02d\tWrite template based test cases utilizing IA-64 instruction set architecture to verify correctness, such as bus snoop, write back cache function etc. \n\uf02d\tRoot cause functional test failure and pin pointing RTL code causing that failure. AVPS Engineer/ Product Engineer Intel Corporation February 1999  \u2013  September 2003  (4 years 8 months) Santa Clara, California Worked with the System validation team to develop validation IP for the VMX (Mirtual Mode Execution), SMX (Secure Mode Execution). This was a temp assignment to help SV team. \n \nTeam player of a small group of engineers with a challenge of \u201cIA-32 functional test-suite\u201d migration to IA-64 design environment to quickly develop verification content of that project. \n \n\uf02d\tChallenges included finding a solution to initialize the processor abstraction layer (PAL).  \n\uf02d\tPre-setting test conditions such as cache pre-load. \n \nWorked as a Architecture Validation Engineer for IA-64 microprocessor design team \n \n\uf02d\tWrite template based test cases utilizing IA-64 instruction set architecture to verify correctness, such as bus snoop, write back cache function etc. \n\uf02d\tRoot cause functional test failure and pin pointing RTL code causing that failure. Quality Reliability Engineer Intel Corporation September 1997  \u2013  January 1999  (1 year 5 months) Folsom, California \uf02d\tPublished, integrated the flow and certification testing plan for ATPG technology for ISCAN and Data Path Direct Access Test (DPDAT).  \n \n\uf02d\tConducted benchmarking experiments of CPU timing against fault coverage for methodology development. Quality Reliability Engineer Intel Corporation September 1997  \u2013  January 1999  (1 year 5 months) Folsom, California \uf02d\tPublished, integrated the flow and certification testing plan for ATPG technology for ISCAN and Data Path Direct Access Test (DPDAT).  \n \n\uf02d\tConducted benchmarking experiments of CPU timing against fault coverage for methodology development. Teaching Assistant Purdue University January 1997  \u2013  July 1997  (7 months) West Lafayette, Indiana Area Phy 101 \nElectronics Lab Teaching Assistant Purdue University January 1997  \u2013  July 1997  (7 months) West Lafayette, Indiana Area Phy 101 \nElectronics Lab Languages English Bangla Hindi or Urdu Understand some Thai Understand some Arabic English Bangla Hindi or Urdu Understand some Thai Understand some Arabic English Bangla Hindi or Urdu Understand some Thai Understand some Arabic Skills Garment Manufacturing Entrepreneurship Start-ups Tilapia Breeding Microprocessors Poultry Feed Physical Design Circuit Design Apparel ASIC VLSI Debugging Integrated Circuit... Static Timing Analysis EDA Testing Clock Tree Synthesis Processors SoC Electronics IC Verilog Silicon CPU design SystemVerilog FPGA Designs Trunking Intel Mixed Signal Digital Design datapath design Chip Design Place and Route Clock Shielding Backend Design Hatchery Fashion Design Fast Food Fisheries Science Aquaculture See 26+ \u00a0 \u00a0 See less Skills  Garment Manufacturing Entrepreneurship Start-ups Tilapia Breeding Microprocessors Poultry Feed Physical Design Circuit Design Apparel ASIC VLSI Debugging Integrated Circuit... Static Timing Analysis EDA Testing Clock Tree Synthesis Processors SoC Electronics IC Verilog Silicon CPU design SystemVerilog FPGA Designs Trunking Intel Mixed Signal Digital Design datapath design Chip Design Place and Route Clock Shielding Backend Design Hatchery Fashion Design Fast Food Fisheries Science Aquaculture See 26+ \u00a0 \u00a0 See less Garment Manufacturing Entrepreneurship Start-ups Tilapia Breeding Microprocessors Poultry Feed Physical Design Circuit Design Apparel ASIC VLSI Debugging Integrated Circuit... Static Timing Analysis EDA Testing Clock Tree Synthesis Processors SoC Electronics IC Verilog Silicon CPU design SystemVerilog FPGA Designs Trunking Intel Mixed Signal Digital Design datapath design Chip Design Place and Route Clock Shielding Backend Design Hatchery Fashion Design Fast Food Fisheries Science Aquaculture See 26+ \u00a0 \u00a0 See less Garment Manufacturing Entrepreneurship Start-ups Tilapia Breeding Microprocessors Poultry Feed Physical Design Circuit Design Apparel ASIC VLSI Debugging Integrated Circuit... Static Timing Analysis EDA Testing Clock Tree Synthesis Processors SoC Electronics IC Verilog Silicon CPU design SystemVerilog FPGA Designs Trunking Intel Mixed Signal Digital Design datapath design Chip Design Place and Route Clock Shielding Backend Design Hatchery Fashion Design Fast Food Fisheries Science Aquaculture See 26+ \u00a0 \u00a0 See less Education Purdue University MS Engg,  VLSI , Computer Architecture 1995  \u2013 1997 Hosted International music at the Purdue campus radio. \nTeaching Assistant of Phy 101, conduct class, grade homework, quiz. \nTeaching Assistant of Algebra for freshman. \nLab Assistant of Microelectronics lab. Bangladesh University of Engineering and Technology Engineer's Degree,  Electrical and Electronics Engineering 1988  \u2013 1993 www.facebook.com/Buet87Foundation Activities and Societies:\u00a0 buet87.org/ Purdue University MS Engg,  VLSI , Computer Architecture 1995  \u2013 1997 Hosted International music at the Purdue campus radio. \nTeaching Assistant of Phy 101, conduct class, grade homework, quiz. \nTeaching Assistant of Algebra for freshman. \nLab Assistant of Microelectronics lab. Purdue University MS Engg,  VLSI , Computer Architecture 1995  \u2013 1997 Hosted International music at the Purdue campus radio. \nTeaching Assistant of Phy 101, conduct class, grade homework, quiz. \nTeaching Assistant of Algebra for freshman. \nLab Assistant of Microelectronics lab. Purdue University MS Engg,  VLSI , Computer Architecture 1995  \u2013 1997 Hosted International music at the Purdue campus radio. \nTeaching Assistant of Phy 101, conduct class, grade homework, quiz. \nTeaching Assistant of Algebra for freshman. \nLab Assistant of Microelectronics lab. Bangladesh University of Engineering and Technology Engineer's Degree,  Electrical and Electronics Engineering 1988  \u2013 1993 www.facebook.com/Buet87Foundation Activities and Societies:\u00a0 buet87.org/ Bangladesh University of Engineering and Technology Engineer's Degree,  Electrical and Electronics Engineering 1988  \u2013 1993 www.facebook.com/Buet87Foundation Activities and Societies:\u00a0 buet87.org/ Bangladesh University of Engineering and Technology Engineer's Degree,  Electrical and Electronics Engineering 1988  \u2013 1993 www.facebook.com/Buet87Foundation Activities and Societies:\u00a0 buet87.org/ ", "Experience Staff Design Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Working in the clock-architecture of SOC Design. Owning and designing suspend clock logics of tablet SOC design. Staff Design Engineer Intel Corporation January 2010  \u2013  February 2013  (3 years 2 months) Worked in design and implementation of Power Control Unit and Scheduler Block of Memory Control Logic Staff Design Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Worked in designing, synthesizing and implementing Register Control Logics of Utility Box of Beckton Processor Design Project Staff Design Engineer Intel Corporation January 2005  \u2013  January 2006  (1 year 1 month) Worked in designing and synthesizing of Bus Control Logics Staff Design Engineer Intel Corporation January 2004  \u2013  January 2005  (1 year 1 month) Worked in designing clock-synchronizer and BUS control logic of Madison Processor Design Project Staff Design Engineer Intel Corporation January 1996  \u2013  January 2004  (8 years 1 month) Worked in defining micro-architecture and designing of Register Renaming Engine of Itanium Processor Senior Design Engineer Intel Corporation February 1992  \u2013  December 1995  (3 years 11 months) Technical Lead, Pentium Processor Design Project Design Engineer Intel Corporation June 1991  \u2013  February 1992  (9 months) Worked in the design of Multi-Processor Interrupt Controller Design Project Design Engineer Intel Corporation April 1990  \u2013  June 1991  (1 year 3 months) Worked as a Design Engineer in i860 Design Project Staff Design Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Working in the clock-architecture of SOC Design. Owning and designing suspend clock logics of tablet SOC design. Staff Design Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Working in the clock-architecture of SOC Design. Owning and designing suspend clock logics of tablet SOC design. Staff Design Engineer Intel Corporation January 2010  \u2013  February 2013  (3 years 2 months) Worked in design and implementation of Power Control Unit and Scheduler Block of Memory Control Logic Staff Design Engineer Intel Corporation January 2010  \u2013  February 2013  (3 years 2 months) Worked in design and implementation of Power Control Unit and Scheduler Block of Memory Control Logic Staff Design Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Worked in designing, synthesizing and implementing Register Control Logics of Utility Box of Beckton Processor Design Project Staff Design Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Worked in designing, synthesizing and implementing Register Control Logics of Utility Box of Beckton Processor Design Project Staff Design Engineer Intel Corporation January 2005  \u2013  January 2006  (1 year 1 month) Worked in designing and synthesizing of Bus Control Logics Staff Design Engineer Intel Corporation January 2005  \u2013  January 2006  (1 year 1 month) Worked in designing and synthesizing of Bus Control Logics Staff Design Engineer Intel Corporation January 2004  \u2013  January 2005  (1 year 1 month) Worked in designing clock-synchronizer and BUS control logic of Madison Processor Design Project Staff Design Engineer Intel Corporation January 2004  \u2013  January 2005  (1 year 1 month) Worked in designing clock-synchronizer and BUS control logic of Madison Processor Design Project Staff Design Engineer Intel Corporation January 1996  \u2013  January 2004  (8 years 1 month) Worked in defining micro-architecture and designing of Register Renaming Engine of Itanium Processor Staff Design Engineer Intel Corporation January 1996  \u2013  January 2004  (8 years 1 month) Worked in defining micro-architecture and designing of Register Renaming Engine of Itanium Processor Senior Design Engineer Intel Corporation February 1992  \u2013  December 1995  (3 years 11 months) Technical Lead, Pentium Processor Design Project Senior Design Engineer Intel Corporation February 1992  \u2013  December 1995  (3 years 11 months) Technical Lead, Pentium Processor Design Project Design Engineer Intel Corporation June 1991  \u2013  February 1992  (9 months) Worked in the design of Multi-Processor Interrupt Controller Design Project Design Engineer Intel Corporation June 1991  \u2013  February 1992  (9 months) Worked in the design of Multi-Processor Interrupt Controller Design Project Design Engineer Intel Corporation April 1990  \u2013  June 1991  (1 year 3 months) Worked as a Design Engineer in i860 Design Project Design Engineer Intel Corporation April 1990  \u2013  June 1991  (1 year 3 months) Worked as a Design Engineer in i860 Design Project Skills RTL design Static Timing Analysis Logic Design Timing Closure Verilog Physical Design Formal Verification Timing Physical Verification RTL coding SystemVerilog VLSI SoC Low-power Design Functional Verification PLL Mixed Signal Primetime ASIC EDA Processors IC CMOS DFT PCIe See 10+ \u00a0 \u00a0 See less Skills  RTL design Static Timing Analysis Logic Design Timing Closure Verilog Physical Design Formal Verification Timing Physical Verification RTL coding SystemVerilog VLSI SoC Low-power Design Functional Verification PLL Mixed Signal Primetime ASIC EDA Processors IC CMOS DFT PCIe See 10+ \u00a0 \u00a0 See less RTL design Static Timing Analysis Logic Design Timing Closure Verilog Physical Design Formal Verification Timing Physical Verification RTL coding SystemVerilog VLSI SoC Low-power Design Functional Verification PLL Mixed Signal Primetime ASIC EDA Processors IC CMOS DFT PCIe See 10+ \u00a0 \u00a0 See less RTL design Static Timing Analysis Logic Design Timing Closure Verilog Physical Design Formal Verification Timing Physical Verification RTL coding SystemVerilog VLSI SoC Low-power Design Functional Verification PLL Mixed Signal Primetime ASIC EDA Processors IC CMOS DFT PCIe See 10+ \u00a0 \u00a0 See less Education The University of Texas at Arlington Master of Science (MS),  Electrical and Electronics Engineering Bangladesh University of Engineering and Technology Master of Science (MS),  Computer Engineering The University of Texas at Arlington Master of Science (MS),  Electrical and Electronics Engineering The University of Texas at Arlington Master of Science (MS),  Electrical and Electronics Engineering The University of Texas at Arlington Master of Science (MS),  Electrical and Electronics Engineering Bangladesh University of Engineering and Technology Master of Science (MS),  Computer Engineering Bangladesh University of Engineering and Technology Master of Science (MS),  Computer Engineering Bangladesh University of Engineering and Technology Master of Science (MS),  Computer Engineering ", "Experience Post Silicon Debug Intel Corporation February 2015  \u2013 Present (7 months) Santa Clara Post Silicon Debug for Xeon Server, Feb 2015 - Present \nDebugged silicon speed paths and robustness issues, and worked with affected DE to proactively identify and fix silicon issues in design. \nAs a part of the post silicon debug team, drove most of backend related activities including all Focused Ion Beam (FIB) activities and mapping RTL to Schematic to Layout. \nSupported first silicon power on team. \n Sr. Circuit Design Engineer Intel Corporation February 2012  \u2013  February 2015  (3 years 1 month) Santa Clara Sr.Circuit Design Engineer for Xeon Server, Feb 2012 - Feb 2015 \nWorked for 14nm(1272) program process on the development of Xeon server. \nResponsible for participating in the efforts in establishing CAD and physical design methodologies (flow and tools development), methodologies and optimization methods, chip floor plan, timing closure, power, noise analysis and back-end verification. \nDesign BGF (Bubble Generator FIFO) blocks which is used to transfer signals/data between 2 clock domains running at different frequencies and power domains. \nSupervising group of Mask Designers to meet design requirement. \nSupervising and leading DP circuit designers to complete complicated manual circuit design. \nBlock design with logic synthesis and automated place and route tools. (Synopsys) \nResponsible for interfacing Back End Design Team and EBB team, register file design DA team, and feedbacks to increase efficiency on register file design. \n Sr. Circuit Design Engineer Intel Corporation February 2011  \u2013  February 2012  (1 year 1 month) Santa Clara Early Engagement for Xeon Server (codename :SKX PF), Feb 2011 - Feb 2012 \nWorked for 14nm process Path Finding on Xeon server. \nWorked closely with logic and architecture team to provide back-end recommendation and feedbacks to make final decision on various new features. \nWorked with Architecture/logic to come out optimal solution to minimize layout area growth. \nResponsible for designing new circuit designs and integrating with the existing network to provide reliable and safe solutions with optimum efficiency. \n Sr. Circuit Design Engineer Intel corporation September 2007  \u2013  February 2011  (3 years 6 months) Santa Clara Sr. Circuit Design Engineer for Xeon Server, Sep 2007 - Feb 2011 \nWorked for 32nm program process on the development of Xeon server, aka Sandy Bridge-EP. \nResponsible for designing uncore blocks, traditionally chipset block, from scratch.  \nLeading DP circuit designer to complete complicated manual circuit design, and responsible for the verification of CPU memory component blocks. \nDesign circuits and supervise mask designer for component blocks to meet back-end design requirements. \nDebug, fix, and validate pre silicon circuit issues and bugs. \nFully customized register file design. \n Circuit Design Engineer Intel Corporation May 2005  \u2013  September 2007  (2 years 5 months) Santa Clara Circuit Design Engineer for Mobile Microprocessor, Core 2 , May 2005 - Sep 2007 \nWorked for 45nm program process mobile microprocessors on the development of Core architecture. \nResponsible for designing memory components in MEM cluster. \nWorked with Section Timing Owner, drive timing optimization across MEM section.  \nResponsible for the manual digital circuit design and verification of CPU component blocks with register files. \nDesign circuits and supervise mask designer for IPs or sub-components to meet design requirement including timing analysis, formal equivalence verification and quality checks. \n Circuit Design Engineer Intel Corporation January 2003  \u2013  May 2005  (2 years 5 months) Santa Clara Circuit Design Engineer for Mobile Microprocessor, Core Duo, Jan 2003 - May 2005 \nWorked for Intel's first generation of 65nm process mobile microprocessors, based on Pentium M microarchitecture. \nResponsible for designing critical tristate Write Back bus design in EXE cluster. \nResponsible for section interconnect layout optimization to meet frequency target.  \nResponsible for the manual digital circuit design and verification of CPU component blocks. \nResponsible for maintaining programmable ROM Design flow using Perl script. \nDesign circuits to meet design requirement including timing analysis, formal equivalence verification and quality checks. \nDebug, fix, and validate pre silicon circuit issues and bugs. \n Jr. Circuit Design Engineer Intel Corporation October 2000  \u2013  December 2002  (2 years 3 months) Santa Clara Jr. Circuit Design Engineer for Itanium Server, Oct 2000 - Dec 2002 \nWorked for 130nm program on the development of Itanium server, a family of 64bit intel microprocessors. \nResponsible for the manual digital circuit design and verification of CPU component blocks contain register file. \nDebug, fix, and validate pre silicon circuit issues and bugs. \nRecommended solution to resolve problems of circuit designs.\u00a0 \nAssessed engineering designs and schematics for layouts.\u00a0 \n Post Silicon Debug Intel Corporation February 2015  \u2013 Present (7 months) Santa Clara Post Silicon Debug for Xeon Server, Feb 2015 - Present \nDebugged silicon speed paths and robustness issues, and worked with affected DE to proactively identify and fix silicon issues in design. \nAs a part of the post silicon debug team, drove most of backend related activities including all Focused Ion Beam (FIB) activities and mapping RTL to Schematic to Layout. \nSupported first silicon power on team. \n Post Silicon Debug Intel Corporation February 2015  \u2013 Present (7 months) Santa Clara Post Silicon Debug for Xeon Server, Feb 2015 - Present \nDebugged silicon speed paths and robustness issues, and worked with affected DE to proactively identify and fix silicon issues in design. \nAs a part of the post silicon debug team, drove most of backend related activities including all Focused Ion Beam (FIB) activities and mapping RTL to Schematic to Layout. \nSupported first silicon power on team. \n Sr. Circuit Design Engineer Intel Corporation February 2012  \u2013  February 2015  (3 years 1 month) Santa Clara Sr.Circuit Design Engineer for Xeon Server, Feb 2012 - Feb 2015 \nWorked for 14nm(1272) program process on the development of Xeon server. \nResponsible for participating in the efforts in establishing CAD and physical design methodologies (flow and tools development), methodologies and optimization methods, chip floor plan, timing closure, power, noise analysis and back-end verification. \nDesign BGF (Bubble Generator FIFO) blocks which is used to transfer signals/data between 2 clock domains running at different frequencies and power domains. \nSupervising group of Mask Designers to meet design requirement. \nSupervising and leading DP circuit designers to complete complicated manual circuit design. \nBlock design with logic synthesis and automated place and route tools. (Synopsys) \nResponsible for interfacing Back End Design Team and EBB team, register file design DA team, and feedbacks to increase efficiency on register file design. \n Sr. Circuit Design Engineer Intel Corporation February 2012  \u2013  February 2015  (3 years 1 month) Santa Clara Sr.Circuit Design Engineer for Xeon Server, Feb 2012 - Feb 2015 \nWorked for 14nm(1272) program process on the development of Xeon server. \nResponsible for participating in the efforts in establishing CAD and physical design methodologies (flow and tools development), methodologies and optimization methods, chip floor plan, timing closure, power, noise analysis and back-end verification. \nDesign BGF (Bubble Generator FIFO) blocks which is used to transfer signals/data between 2 clock domains running at different frequencies and power domains. \nSupervising group of Mask Designers to meet design requirement. \nSupervising and leading DP circuit designers to complete complicated manual circuit design. \nBlock design with logic synthesis and automated place and route tools. (Synopsys) \nResponsible for interfacing Back End Design Team and EBB team, register file design DA team, and feedbacks to increase efficiency on register file design. \n Sr. Circuit Design Engineer Intel Corporation February 2011  \u2013  February 2012  (1 year 1 month) Santa Clara Early Engagement for Xeon Server (codename :SKX PF), Feb 2011 - Feb 2012 \nWorked for 14nm process Path Finding on Xeon server. \nWorked closely with logic and architecture team to provide back-end recommendation and feedbacks to make final decision on various new features. \nWorked with Architecture/logic to come out optimal solution to minimize layout area growth. \nResponsible for designing new circuit designs and integrating with the existing network to provide reliable and safe solutions with optimum efficiency. \n Sr. Circuit Design Engineer Intel Corporation February 2011  \u2013  February 2012  (1 year 1 month) Santa Clara Early Engagement for Xeon Server (codename :SKX PF), Feb 2011 - Feb 2012 \nWorked for 14nm process Path Finding on Xeon server. \nWorked closely with logic and architecture team to provide back-end recommendation and feedbacks to make final decision on various new features. \nWorked with Architecture/logic to come out optimal solution to minimize layout area growth. \nResponsible for designing new circuit designs and integrating with the existing network to provide reliable and safe solutions with optimum efficiency. \n Sr. Circuit Design Engineer Intel corporation September 2007  \u2013  February 2011  (3 years 6 months) Santa Clara Sr. Circuit Design Engineer for Xeon Server, Sep 2007 - Feb 2011 \nWorked for 32nm program process on the development of Xeon server, aka Sandy Bridge-EP. \nResponsible for designing uncore blocks, traditionally chipset block, from scratch.  \nLeading DP circuit designer to complete complicated manual circuit design, and responsible for the verification of CPU memory component blocks. \nDesign circuits and supervise mask designer for component blocks to meet back-end design requirements. \nDebug, fix, and validate pre silicon circuit issues and bugs. \nFully customized register file design. \n Sr. Circuit Design Engineer Intel corporation September 2007  \u2013  February 2011  (3 years 6 months) Santa Clara Sr. Circuit Design Engineer for Xeon Server, Sep 2007 - Feb 2011 \nWorked for 32nm program process on the development of Xeon server, aka Sandy Bridge-EP. \nResponsible for designing uncore blocks, traditionally chipset block, from scratch.  \nLeading DP circuit designer to complete complicated manual circuit design, and responsible for the verification of CPU memory component blocks. \nDesign circuits and supervise mask designer for component blocks to meet back-end design requirements. \nDebug, fix, and validate pre silicon circuit issues and bugs. \nFully customized register file design. \n Circuit Design Engineer Intel Corporation May 2005  \u2013  September 2007  (2 years 5 months) Santa Clara Circuit Design Engineer for Mobile Microprocessor, Core 2 , May 2005 - Sep 2007 \nWorked for 45nm program process mobile microprocessors on the development of Core architecture. \nResponsible for designing memory components in MEM cluster. \nWorked with Section Timing Owner, drive timing optimization across MEM section.  \nResponsible for the manual digital circuit design and verification of CPU component blocks with register files. \nDesign circuits and supervise mask designer for IPs or sub-components to meet design requirement including timing analysis, formal equivalence verification and quality checks. \n Circuit Design Engineer Intel Corporation May 2005  \u2013  September 2007  (2 years 5 months) Santa Clara Circuit Design Engineer for Mobile Microprocessor, Core 2 , May 2005 - Sep 2007 \nWorked for 45nm program process mobile microprocessors on the development of Core architecture. \nResponsible for designing memory components in MEM cluster. \nWorked with Section Timing Owner, drive timing optimization across MEM section.  \nResponsible for the manual digital circuit design and verification of CPU component blocks with register files. \nDesign circuits and supervise mask designer for IPs or sub-components to meet design requirement including timing analysis, formal equivalence verification and quality checks. \n Circuit Design Engineer Intel Corporation January 2003  \u2013  May 2005  (2 years 5 months) Santa Clara Circuit Design Engineer for Mobile Microprocessor, Core Duo, Jan 2003 - May 2005 \nWorked for Intel's first generation of 65nm process mobile microprocessors, based on Pentium M microarchitecture. \nResponsible for designing critical tristate Write Back bus design in EXE cluster. \nResponsible for section interconnect layout optimization to meet frequency target.  \nResponsible for the manual digital circuit design and verification of CPU component blocks. \nResponsible for maintaining programmable ROM Design flow using Perl script. \nDesign circuits to meet design requirement including timing analysis, formal equivalence verification and quality checks. \nDebug, fix, and validate pre silicon circuit issues and bugs. \n Circuit Design Engineer Intel Corporation January 2003  \u2013  May 2005  (2 years 5 months) Santa Clara Circuit Design Engineer for Mobile Microprocessor, Core Duo, Jan 2003 - May 2005 \nWorked for Intel's first generation of 65nm process mobile microprocessors, based on Pentium M microarchitecture. \nResponsible for designing critical tristate Write Back bus design in EXE cluster. \nResponsible for section interconnect layout optimization to meet frequency target.  \nResponsible for the manual digital circuit design and verification of CPU component blocks. \nResponsible for maintaining programmable ROM Design flow using Perl script. \nDesign circuits to meet design requirement including timing analysis, formal equivalence verification and quality checks. \nDebug, fix, and validate pre silicon circuit issues and bugs. \n Jr. Circuit Design Engineer Intel Corporation October 2000  \u2013  December 2002  (2 years 3 months) Santa Clara Jr. Circuit Design Engineer for Itanium Server, Oct 2000 - Dec 2002 \nWorked for 130nm program on the development of Itanium server, a family of 64bit intel microprocessors. \nResponsible for the manual digital circuit design and verification of CPU component blocks contain register file. \nDebug, fix, and validate pre silicon circuit issues and bugs. \nRecommended solution to resolve problems of circuit designs.\u00a0 \nAssessed engineering designs and schematics for layouts.\u00a0 \n Jr. Circuit Design Engineer Intel Corporation October 2000  \u2013  December 2002  (2 years 3 months) Santa Clara Jr. Circuit Design Engineer for Itanium Server, Oct 2000 - Dec 2002 \nWorked for 130nm program on the development of Itanium server, a family of 64bit intel microprocessors. \nResponsible for the manual digital circuit design and verification of CPU component blocks contain register file. \nDebug, fix, and validate pre silicon circuit issues and bugs. \nRecommended solution to resolve problems of circuit designs.\u00a0 \nAssessed engineering designs and schematics for layouts.\u00a0 \n Skills Experience with VLSI... Experience in designing... Experience in spice... Experience in designing... Experience in physical... Expert on manual... Experience with logic... Familiarity with... Strong understanding of... Strong understanding of... Semiconductors Embedded Systems Skills  Experience with VLSI... Experience in designing... Experience in spice... Experience in designing... Experience in physical... Expert on manual... Experience with logic... Familiarity with... Strong understanding of... Strong understanding of... Semiconductors Embedded Systems Experience with VLSI... Experience in designing... Experience in spice... Experience in designing... Experience in physical... Expert on manual... Experience with logic... Familiarity with... Strong understanding of... Strong understanding of... Semiconductors Embedded Systems Experience with VLSI... Experience in designing... Experience in spice... Experience in designing... Experience in physical... Expert on manual... Experience with logic... Familiarity with... Strong understanding of... Strong understanding of... Semiconductors Embedded Systems Education University of Southern California Master of Science (M.S.),  Electrical and Electronics Engineering University of Southern California Master of Science (M.S.),  Electrical and Electronics Engineering University of Southern California Master of Science (M.S.),  Electrical and Electronics Engineering University of Southern California Master of Science (M.S.),  Electrical and Electronics Engineering ", "Summary Pre-silicon Verification Engineer with more than 20 years of experience working on four generations of flagship microprocessors and recent phone/tablet System on Chip project. In-depth knowledge and experience with full pre-silicon verification process, including verification and validation methodologies, test plan creation, testbench development, directed and constrained-random testing, coverage metrics, script writing, and debug. Highly motivated, quick learner with creative and results-oriented approach to solving complex validation problems. \n \nTechnical Skills: Pre-Silicon Validation, Functional Verification, RTL validation, Debugging, Logic Design, Microarchitecture, SoC, PCIe, Specman/e, SystemVerilog/SVTB, OVM/UVM, BFM, Verilog, VHDL, Verification Testbench, VLSI, Microprocessors, Computer Architecture, Bus Validation, Perl, C/SystemC, Git/BitKeeper, Firmware \n \n Summary Pre-silicon Verification Engineer with more than 20 years of experience working on four generations of flagship microprocessors and recent phone/tablet System on Chip project. In-depth knowledge and experience with full pre-silicon verification process, including verification and validation methodologies, test plan creation, testbench development, directed and constrained-random testing, coverage metrics, script writing, and debug. Highly motivated, quick learner with creative and results-oriented approach to solving complex validation problems. \n \nTechnical Skills: Pre-Silicon Validation, Functional Verification, RTL validation, Debugging, Logic Design, Microarchitecture, SoC, PCIe, Specman/e, SystemVerilog/SVTB, OVM/UVM, BFM, Verilog, VHDL, Verification Testbench, VLSI, Microprocessors, Computer Architecture, Bus Validation, Perl, C/SystemC, Git/BitKeeper, Firmware \n \n Pre-silicon Verification Engineer with more than 20 years of experience working on four generations of flagship microprocessors and recent phone/tablet System on Chip project. In-depth knowledge and experience with full pre-silicon verification process, including verification and validation methodologies, test plan creation, testbench development, directed and constrained-random testing, coverage metrics, script writing, and debug. Highly motivated, quick learner with creative and results-oriented approach to solving complex validation problems. \n \nTechnical Skills: Pre-Silicon Validation, Functional Verification, RTL validation, Debugging, Logic Design, Microarchitecture, SoC, PCIe, Specman/e, SystemVerilog/SVTB, OVM/UVM, BFM, Verilog, VHDL, Verification Testbench, VLSI, Microprocessors, Computer Architecture, Bus Validation, Perl, C/SystemC, Git/BitKeeper, Firmware \n \n Pre-silicon Verification Engineer with more than 20 years of experience working on four generations of flagship microprocessors and recent phone/tablet System on Chip project. In-depth knowledge and experience with full pre-silicon verification process, including verification and validation methodologies, test plan creation, testbench development, directed and constrained-random testing, coverage metrics, script writing, and debug. Highly motivated, quick learner with creative and results-oriented approach to solving complex validation problems. \n \nTechnical Skills: Pre-Silicon Validation, Functional Verification, RTL validation, Debugging, Logic Design, Microarchitecture, SoC, PCIe, Specman/e, SystemVerilog/SVTB, OVM/UVM, BFM, Verilog, VHDL, Verification Testbench, VLSI, Microprocessors, Computer Architecture, Bus Validation, Perl, C/SystemC, Git/BitKeeper, Firmware \n \n Experience Silicon Architecture Engineer Intel Corporation November 2012  \u2013  July 2015  (2 years 9 months) Hillsboro, Oregon Owned integration and validation of a complex audio IP for a flagship SoC phone/tablet design. \nWorked with IP design team to integrate IP, embedded FW, and associated OVM-based testbench components, define comprehensive testplan, and create regression suite for SoC model. \nCreated complex SoC-level test flows based on usage models with special emphasis on reset and low-power scenarios. \nExecuted test flows on RTL simulation, emulation, and silicon platforms. \n \n Senior Component Design Engineer Intel Corporation January 2008  \u2013  November 2012  (4 years 11 months) Hillsboro, Oregon Architected and implemented a Specman-based PCIe GEN3 RTL test bench for the Haswell microprocessor family and later enhanced it to include switchable AFE/OPIO CPU-to-PCH physical interconnect for lower-power products. \nValidated PCIe on pre-silicon RTL. Developed random-testing infrastructure, drove coverage, debugged failures, and supported post-silicon debug efforts. \n \n Senior Component Design Engineer Intel Corporation January 2004  \u2013  January 2008  (4 years 1 month) Hillsboro, Oregon Architected and implemented a Specman-based QuickPath Interconnect (QPI) RTL test bench for the Nehalem microprocessor family. \nWorked closely with SystemC-based BFM development team to develop test bench architecture and championed to rest of company via internal conference paper. \nContributed to QPI micro-architecture definition through early design verification activities. \nValidated QPI on pre-silicon RTL. Developed random-testing infrastructure, drove coverage, debugged failures, and supported post-silicon debug efforts. \n \n Senior RTL/Logic Design Automation Engineer Intel Corporation January 2000  \u2013  January 2004  (4 years 1 month) Hillsboro, Oregon Tech lead for methodology development, coding, and deployment of a high-performance switch-level, logic verification tool flow. Coded significant portions of the Perl-based flow. \nLead project-level switch-level logic verification execution team for a Pentium 4 family product. \nCreated and taught class on switch-level logic verification methodology to project group. \n Senior Component Design Engineer Intel Corporation January 1997  \u2013  January 2000  (3 years 1 month) Hillsboro, Oregon Architected and implemented a Front-Side Bus (FSB) RTL test bench (in Perl and synthesizable HDL) for the Willamette microprocessor family. Supported many FSB Bus cluster validation efforts (multiprocessor, platform, system validation, DFx, power, emulation, silicon, etc), acting as test bench and FSB protocol expert. \nLead switch-level logic verification effort for FSB Bus Cluster. \n P6 RTL Model Builder Intel Corporation January 1992  \u2013  January 1997  (5 years 1 month) Hillsboro, Oregon Owner of Pentium Pro microprocessor (P6) RTL model builds. Developed model build methodology and built full-chip models through tape-out. Co-authored DTTC paper on RTL build and configuration management technology. Presented methodology to other design groups to propagate the methodology throughout Intel. \nOwned P6 Bus cluster micro-architecture RTL validation for B-step. Wrote directed and random tests and drove coverage metrics at cluster and full-chip levels. \n Component Design Engineer Intel Corporation July 1986  \u2013  July 1990  (4 years 1 month) Hillsboro, Oregon Designed micro-architecture, coded RTL, designed circuits, validated, and directed layout of significant portions of the communications unit for the iWarp general purpose systolic-array processor. \nDebugged iWarp silicon in lab during 1991 summer internship. \n Silicon Architecture Engineer Intel Corporation November 2012  \u2013  July 2015  (2 years 9 months) Hillsboro, Oregon Owned integration and validation of a complex audio IP for a flagship SoC phone/tablet design. \nWorked with IP design team to integrate IP, embedded FW, and associated OVM-based testbench components, define comprehensive testplan, and create regression suite for SoC model. \nCreated complex SoC-level test flows based on usage models with special emphasis on reset and low-power scenarios. \nExecuted test flows on RTL simulation, emulation, and silicon platforms. \n \n Silicon Architecture Engineer Intel Corporation November 2012  \u2013  July 2015  (2 years 9 months) Hillsboro, Oregon Owned integration and validation of a complex audio IP for a flagship SoC phone/tablet design. \nWorked with IP design team to integrate IP, embedded FW, and associated OVM-based testbench components, define comprehensive testplan, and create regression suite for SoC model. \nCreated complex SoC-level test flows based on usage models with special emphasis on reset and low-power scenarios. \nExecuted test flows on RTL simulation, emulation, and silicon platforms. \n \n Senior Component Design Engineer Intel Corporation January 2008  \u2013  November 2012  (4 years 11 months) Hillsboro, Oregon Architected and implemented a Specman-based PCIe GEN3 RTL test bench for the Haswell microprocessor family and later enhanced it to include switchable AFE/OPIO CPU-to-PCH physical interconnect for lower-power products. \nValidated PCIe on pre-silicon RTL. Developed random-testing infrastructure, drove coverage, debugged failures, and supported post-silicon debug efforts. \n \n Senior Component Design Engineer Intel Corporation January 2008  \u2013  November 2012  (4 years 11 months) Hillsboro, Oregon Architected and implemented a Specman-based PCIe GEN3 RTL test bench for the Haswell microprocessor family and later enhanced it to include switchable AFE/OPIO CPU-to-PCH physical interconnect for lower-power products. \nValidated PCIe on pre-silicon RTL. Developed random-testing infrastructure, drove coverage, debugged failures, and supported post-silicon debug efforts. \n \n Senior Component Design Engineer Intel Corporation January 2004  \u2013  January 2008  (4 years 1 month) Hillsboro, Oregon Architected and implemented a Specman-based QuickPath Interconnect (QPI) RTL test bench for the Nehalem microprocessor family. \nWorked closely with SystemC-based BFM development team to develop test bench architecture and championed to rest of company via internal conference paper. \nContributed to QPI micro-architecture definition through early design verification activities. \nValidated QPI on pre-silicon RTL. Developed random-testing infrastructure, drove coverage, debugged failures, and supported post-silicon debug efforts. \n \n Senior Component Design Engineer Intel Corporation January 2004  \u2013  January 2008  (4 years 1 month) Hillsboro, Oregon Architected and implemented a Specman-based QuickPath Interconnect (QPI) RTL test bench for the Nehalem microprocessor family. \nWorked closely with SystemC-based BFM development team to develop test bench architecture and championed to rest of company via internal conference paper. \nContributed to QPI micro-architecture definition through early design verification activities. \nValidated QPI on pre-silicon RTL. Developed random-testing infrastructure, drove coverage, debugged failures, and supported post-silicon debug efforts. \n \n Senior RTL/Logic Design Automation Engineer Intel Corporation January 2000  \u2013  January 2004  (4 years 1 month) Hillsboro, Oregon Tech lead for methodology development, coding, and deployment of a high-performance switch-level, logic verification tool flow. Coded significant portions of the Perl-based flow. \nLead project-level switch-level logic verification execution team for a Pentium 4 family product. \nCreated and taught class on switch-level logic verification methodology to project group. \n Senior RTL/Logic Design Automation Engineer Intel Corporation January 2000  \u2013  January 2004  (4 years 1 month) Hillsboro, Oregon Tech lead for methodology development, coding, and deployment of a high-performance switch-level, logic verification tool flow. Coded significant portions of the Perl-based flow. \nLead project-level switch-level logic verification execution team for a Pentium 4 family product. \nCreated and taught class on switch-level logic verification methodology to project group. \n Senior Component Design Engineer Intel Corporation January 1997  \u2013  January 2000  (3 years 1 month) Hillsboro, Oregon Architected and implemented a Front-Side Bus (FSB) RTL test bench (in Perl and synthesizable HDL) for the Willamette microprocessor family. Supported many FSB Bus cluster validation efforts (multiprocessor, platform, system validation, DFx, power, emulation, silicon, etc), acting as test bench and FSB protocol expert. \nLead switch-level logic verification effort for FSB Bus Cluster. \n Senior Component Design Engineer Intel Corporation January 1997  \u2013  January 2000  (3 years 1 month) Hillsboro, Oregon Architected and implemented a Front-Side Bus (FSB) RTL test bench (in Perl and synthesizable HDL) for the Willamette microprocessor family. Supported many FSB Bus cluster validation efforts (multiprocessor, platform, system validation, DFx, power, emulation, silicon, etc), acting as test bench and FSB protocol expert. \nLead switch-level logic verification effort for FSB Bus Cluster. \n P6 RTL Model Builder Intel Corporation January 1992  \u2013  January 1997  (5 years 1 month) Hillsboro, Oregon Owner of Pentium Pro microprocessor (P6) RTL model builds. Developed model build methodology and built full-chip models through tape-out. Co-authored DTTC paper on RTL build and configuration management technology. Presented methodology to other design groups to propagate the methodology throughout Intel. \nOwned P6 Bus cluster micro-architecture RTL validation for B-step. Wrote directed and random tests and drove coverage metrics at cluster and full-chip levels. \n P6 RTL Model Builder Intel Corporation January 1992  \u2013  January 1997  (5 years 1 month) Hillsboro, Oregon Owner of Pentium Pro microprocessor (P6) RTL model builds. Developed model build methodology and built full-chip models through tape-out. Co-authored DTTC paper on RTL build and configuration management technology. Presented methodology to other design groups to propagate the methodology throughout Intel. \nOwned P6 Bus cluster micro-architecture RTL validation for B-step. Wrote directed and random tests and drove coverage metrics at cluster and full-chip levels. \n Component Design Engineer Intel Corporation July 1986  \u2013  July 1990  (4 years 1 month) Hillsboro, Oregon Designed micro-architecture, coded RTL, designed circuits, validated, and directed layout of significant portions of the communications unit for the iWarp general purpose systolic-array processor. \nDebugged iWarp silicon in lab during 1991 summer internship. \n Component Design Engineer Intel Corporation July 1986  \u2013  July 1990  (4 years 1 month) Hillsboro, Oregon Designed micro-architecture, coded RTL, designed circuits, validated, and directed layout of significant portions of the communications unit for the iWarp general purpose systolic-array processor. \nDebugged iWarp silicon in lab during 1991 summer internship. \n Languages   Skills Functional Verification Debugging Semiconductors Logic Design Microarchitecture RTL Design SoC PCIe Specman SystemVerilog Perl Software Development VLSI Microprocessors Computer Architecture Intel Cache Coherency See 2+ \u00a0 \u00a0 See less Skills  Functional Verification Debugging Semiconductors Logic Design Microarchitecture RTL Design SoC PCIe Specman SystemVerilog Perl Software Development VLSI Microprocessors Computer Architecture Intel Cache Coherency See 2+ \u00a0 \u00a0 See less Functional Verification Debugging Semiconductors Logic Design Microarchitecture RTL Design SoC PCIe Specman SystemVerilog Perl Software Development VLSI Microprocessors Computer Architecture Intel Cache Coherency See 2+ \u00a0 \u00a0 See less Functional Verification Debugging Semiconductors Logic Design Microarchitecture RTL Design SoC PCIe Specman SystemVerilog Perl Software Development VLSI Microprocessors Computer Architecture Intel Cache Coherency See 2+ \u00a0 \u00a0 See less Education University of Wisconsin-Madison Master's degree,  Computer Science 1990  \u2013 1992 University of Illinois at Urbana-Champaign Bachelor's degree,  Computer Engineering 1982  \u2013 1986 University of Wisconsin-Madison Master's degree,  Computer Science 1990  \u2013 1992 University of Wisconsin-Madison Master's degree,  Computer Science 1990  \u2013 1992 University of Wisconsin-Madison Master's degree,  Computer Science 1990  \u2013 1992 University of Illinois at Urbana-Champaign Bachelor's degree,  Computer Engineering 1982  \u2013 1986 University of Illinois at Urbana-Champaign Bachelor's degree,  Computer Engineering 1982  \u2013 1986 University of Illinois at Urbana-Champaign Bachelor's degree,  Computer Engineering 1982  \u2013 1986 Honors & Awards ", "Experience Senior Component Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) San Francisco Bay Area Senior Analog Design Engineer Intel Corporation April 2012  \u2013  July 2013  (1 year 4 months) India Analog Design Engineer Intel Corporation July 2008  \u2013  March 2012  (3 years 9 months) Bengaluru Area, India Intern Intel Corporation July 2007  \u2013  June 2008  (1 year) India Senior Component Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) San Francisco Bay Area Senior Component Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) San Francisco Bay Area Senior Analog Design Engineer Intel Corporation April 2012  \u2013  July 2013  (1 year 4 months) India Senior Analog Design Engineer Intel Corporation April 2012  \u2013  July 2013  (1 year 4 months) India Analog Design Engineer Intel Corporation July 2008  \u2013  March 2012  (3 years 9 months) Bengaluru Area, India Analog Design Engineer Intel Corporation July 2008  \u2013  March 2012  (3 years 9 months) Bengaluru Area, India Intern Intel Corporation July 2007  \u2013  June 2008  (1 year) India Intern Intel Corporation July 2007  \u2013  June 2008  (1 year) India Languages English, Telugu, Tamil, Kannada English, Telugu, Tamil, Kannada English, Telugu, Tamil, Kannada Skills SoC Verilog Analog Circuit Design Semiconductors IC ASIC Integrated Circuit... logic Design Design for testing Micro architecture EDA tools Debug skills RTL verification Post silicon Validation Quality and Reliability... Mixed Signal Embedded Systems VLSI Logic Design SystemVerilog See 5+ \u00a0 \u00a0 See less Skills  SoC Verilog Analog Circuit Design Semiconductors IC ASIC Integrated Circuit... logic Design Design for testing Micro architecture EDA tools Debug skills RTL verification Post silicon Validation Quality and Reliability... Mixed Signal Embedded Systems VLSI Logic Design SystemVerilog See 5+ \u00a0 \u00a0 See less SoC Verilog Analog Circuit Design Semiconductors IC ASIC Integrated Circuit... logic Design Design for testing Micro architecture EDA tools Debug skills RTL verification Post silicon Validation Quality and Reliability... Mixed Signal Embedded Systems VLSI Logic Design SystemVerilog See 5+ \u00a0 \u00a0 See less SoC Verilog Analog Circuit Design Semiconductors IC ASIC Integrated Circuit... logic Design Design for testing Micro architecture EDA tools Debug skills RTL verification Post silicon Validation Quality and Reliability... Mixed Signal Embedded Systems VLSI Logic Design SystemVerilog See 5+ \u00a0 \u00a0 See less Education R. V. College of Engineering, Bangalore M.tech,  VLSI , University topper : GOLD MEDALIST 2006  \u2013 2008 M.Tech in VLSI and Embedded Sytems Periyar University Master of Business Administration (MBA),  Marketing 2002  \u2013 2004 M.B.A in Marketing Mahendra Engineering college Bachelor of Engineering (BEng),  Electronics and communication Engineering 1997  \u2013 2001 BE - Electronics and Communication R. V. College of Engineering, Bangalore M.tech,  VLSI , University topper : GOLD MEDALIST 2006  \u2013 2008 M.Tech in VLSI and Embedded Sytems R. V. College of Engineering, Bangalore M.tech,  VLSI , University topper : GOLD MEDALIST 2006  \u2013 2008 M.Tech in VLSI and Embedded Sytems R. V. College of Engineering, Bangalore M.tech,  VLSI , University topper : GOLD MEDALIST 2006  \u2013 2008 M.Tech in VLSI and Embedded Sytems Periyar University Master of Business Administration (MBA),  Marketing 2002  \u2013 2004 M.B.A in Marketing Periyar University Master of Business Administration (MBA),  Marketing 2002  \u2013 2004 M.B.A in Marketing Periyar University Master of Business Administration (MBA),  Marketing 2002  \u2013 2004 M.B.A in Marketing Mahendra Engineering college Bachelor of Engineering (BEng),  Electronics and communication Engineering 1997  \u2013 2001 BE - Electronics and Communication Mahendra Engineering college Bachelor of Engineering (BEng),  Electronics and communication Engineering 1997  \u2013 2001 BE - Electronics and Communication Mahendra Engineering college Bachelor of Engineering (BEng),  Electronics and communication Engineering 1997  \u2013 2001 BE - Electronics and Communication Honors & Awards Gold medalist - University Topper VTU HIP Innovator Award 2013 Department Impact Award 2010 Department Impact Award 2011 Gold medalist - University Topper VTU Gold medalist - University Topper VTU Gold medalist - University Topper VTU HIP Innovator Award 2013 HIP Innovator Award 2013 HIP Innovator Award 2013 Department Impact Award 2010 Department Impact Award 2010 Department Impact Award 2010 Department Impact Award 2011 Department Impact Award 2011 Department Impact Award 2011 ", "Summary Digital Design Engineer at Intel Corporation since Oct'2011 \n- Working on pre-SI validation team for Intel's Xeon Servers. \n- Working on emulation models using Synopsis Zebu emulators for validation shift left.  \n \nPast: Systems Engineer at LSI from Feb'2010 to Aug'2011. \n \nCompleted Masters of Science in Electrical Engineering at State University of New York at Stony Brook in 2009. \n \nInterests/Skills: Computer Architecture, Emulation model development, System Verilog, C/C++ programming, Perl/Tcl/Shell scripting, Hardware Validation, Digital Design, DDR3 JEDEC standard, concepts & training algorithms, Designer of real time systems with FPGAs, LabVIEW system designer. Summary Digital Design Engineer at Intel Corporation since Oct'2011 \n- Working on pre-SI validation team for Intel's Xeon Servers. \n- Working on emulation models using Synopsis Zebu emulators for validation shift left.  \n \nPast: Systems Engineer at LSI from Feb'2010 to Aug'2011. \n \nCompleted Masters of Science in Electrical Engineering at State University of New York at Stony Brook in 2009. \n \nInterests/Skills: Computer Architecture, Emulation model development, System Verilog, C/C++ programming, Perl/Tcl/Shell scripting, Hardware Validation, Digital Design, DDR3 JEDEC standard, concepts & training algorithms, Designer of real time systems with FPGAs, LabVIEW system designer. Digital Design Engineer at Intel Corporation since Oct'2011 \n- Working on pre-SI validation team for Intel's Xeon Servers. \n- Working on emulation models using Synopsis Zebu emulators for validation shift left.  \n \nPast: Systems Engineer at LSI from Feb'2010 to Aug'2011. \n \nCompleted Masters of Science in Electrical Engineering at State University of New York at Stony Brook in 2009. \n \nInterests/Skills: Computer Architecture, Emulation model development, System Verilog, C/C++ programming, Perl/Tcl/Shell scripting, Hardware Validation, Digital Design, DDR3 JEDEC standard, concepts & training algorithms, Designer of real time systems with FPGAs, LabVIEW system designer. Digital Design Engineer at Intel Corporation since Oct'2011 \n- Working on pre-SI validation team for Intel's Xeon Servers. \n- Working on emulation models using Synopsis Zebu emulators for validation shift left.  \n \nPast: Systems Engineer at LSI from Feb'2010 to Aug'2011. \n \nCompleted Masters of Science in Electrical Engineering at State University of New York at Stony Brook in 2009. \n \nInterests/Skills: Computer Architecture, Emulation model development, System Verilog, C/C++ programming, Perl/Tcl/Shell scripting, Hardware Validation, Digital Design, DDR3 JEDEC standard, concepts & training algorithms, Designer of real time systems with FPGAs, LabVIEW system designer. Experience Digital Design Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) San Francisco Bay Area I'm a Digital Design Engineer at Intel Corporation working on pre-SI validation of Intel's Xeon Servers. I have worked on bring up of full chip emulation models which involves building emulation models, validating reset, bios, cache/memory/io traffic flows for various configurations and topologies with a quick turnaround time. These emulation models serve as a major validation vehicle for other cluster owners. I have also worked on implementing debug collateral such as various trackers/checkers in emulation and automating various emulation runtime flows to reduce debug overhead.  Systems Engineer LSI Corporation February 2010  \u2013  August 2011  (1 year 7 months) Colorado Springs, Colorado Area 1. Memory Controller and DDR3 training validation in LSI's SAS3108 Controller \u2013 Post-Silicon, Emulation \u2013 FPGA & Palladium \n2. SAS3108 Controller validation software development group \u2013 Team Member. \n3. Training: SAS-SATA training by KnowledgeTek, PCIe training by Mindshare, DDR3 Basic Concepts & Training by LSI Research Assistant Stony Brook University January 2009  \u2013  December 2009  (1 year) Research Assistant at Ultra High Speed Computing Laboratory Product Engineer - Defense Electronics Larsen & Toubro Limited July 2006  \u2013  June 2008  (2 years) FPGA Designer, VHDL programmer, Automation of a testing assembly using LabVIEW, Assistance design engineer for the PMDC servo motor drive Digital Design Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) San Francisco Bay Area I'm a Digital Design Engineer at Intel Corporation working on pre-SI validation of Intel's Xeon Servers. I have worked on bring up of full chip emulation models which involves building emulation models, validating reset, bios, cache/memory/io traffic flows for various configurations and topologies with a quick turnaround time. These emulation models serve as a major validation vehicle for other cluster owners. I have also worked on implementing debug collateral such as various trackers/checkers in emulation and automating various emulation runtime flows to reduce debug overhead.  Digital Design Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) San Francisco Bay Area I'm a Digital Design Engineer at Intel Corporation working on pre-SI validation of Intel's Xeon Servers. I have worked on bring up of full chip emulation models which involves building emulation models, validating reset, bios, cache/memory/io traffic flows for various configurations and topologies with a quick turnaround time. These emulation models serve as a major validation vehicle for other cluster owners. I have also worked on implementing debug collateral such as various trackers/checkers in emulation and automating various emulation runtime flows to reduce debug overhead.  Systems Engineer LSI Corporation February 2010  \u2013  August 2011  (1 year 7 months) Colorado Springs, Colorado Area 1. Memory Controller and DDR3 training validation in LSI's SAS3108 Controller \u2013 Post-Silicon, Emulation \u2013 FPGA & Palladium \n2. SAS3108 Controller validation software development group \u2013 Team Member. \n3. Training: SAS-SATA training by KnowledgeTek, PCIe training by Mindshare, DDR3 Basic Concepts & Training by LSI Systems Engineer LSI Corporation February 2010  \u2013  August 2011  (1 year 7 months) Colorado Springs, Colorado Area 1. Memory Controller and DDR3 training validation in LSI's SAS3108 Controller \u2013 Post-Silicon, Emulation \u2013 FPGA & Palladium \n2. SAS3108 Controller validation software development group \u2013 Team Member. \n3. Training: SAS-SATA training by KnowledgeTek, PCIe training by Mindshare, DDR3 Basic Concepts & Training by LSI Research Assistant Stony Brook University January 2009  \u2013  December 2009  (1 year) Research Assistant at Ultra High Speed Computing Laboratory Research Assistant Stony Brook University January 2009  \u2013  December 2009  (1 year) Research Assistant at Ultra High Speed Computing Laboratory Product Engineer - Defense Electronics Larsen & Toubro Limited July 2006  \u2013  June 2008  (2 years) FPGA Designer, VHDL programmer, Automation of a testing assembly using LabVIEW, Assistance design engineer for the PMDC servo motor drive Product Engineer - Defense Electronics Larsen & Toubro Limited July 2006  \u2013  June 2008  (2 years) FPGA Designer, VHDL programmer, Automation of a testing assembly using LabVIEW, Assistance design engineer for the PMDC servo motor drive Education State University of New York at Stony Brook Master of Science,  Electrical Engineering 2008  \u2013 2009 Maulana Azad National Institute of Technology Bachelors of Technology,  Electronics and communication engineering 2002  \u2013 2006 State University of New York at Stony Brook Master of Science,  Electrical Engineering 2008  \u2013 2009 State University of New York at Stony Brook Master of Science,  Electrical Engineering 2008  \u2013 2009 State University of New York at Stony Brook Master of Science,  Electrical Engineering 2008  \u2013 2009 Maulana Azad National Institute of Technology Bachelors of Technology,  Electronics and communication engineering 2002  \u2013 2006 Maulana Azad National Institute of Technology Bachelors of Technology,  Electronics and communication engineering 2002  \u2013 2006 Maulana Azad National Institute of Technology Bachelors of Technology,  Electronics and communication engineering 2002  \u2013 2006 ", "Experience Sr. Component Design Engineer Intel December 1992  \u2013  July 2015  (22 years 8 months) Hillsboro, OR SOC Integration Engineer Intel Corporation 2013  \u2013  2015  (2 years) Hillsboro, OR In change of USB SIP and HIP integration into Lewisberg SOC. Senior Component Design Engineer Intel Corporation 2010  \u2013  2013  (3 years) Hillsboro, OR Senior Component Design Engineer on Centerton SOC working on new CBDMA design adding RAID and DIF. Senior Component Design Engineer Intel Corporation 2007  \u2013  2009  (2 years) Hillsboro, OR Senior Component Design Engineer on Jaketown Processor adding CBDMA functionality. Senior Component Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) Hillsboro, OR Senior Component Design Engineer on Seaburg Chipset Senior Component Design Engineer Intel Corporation 2000  \u2013  2005  (5 years) Hillsboro, OR Senior Component Design Engineer on Cayuse Chipset \n\uf0a7\tUnit Lead for Cayuse H-unit (FSB interface) including Micro-Architectural Definition, RTL Design, CLV test development, validation support, structural design support, bug fixes, work-arounds, and ECOs \n\uf0a7\tDefine and implement the generic configuration ring target (cfgtrg) used in all units, configuration master, System Management Bus interface (SM-unit), and PCI-Express hot-plug controller \n\uf0a7\tAnalyze the impacts of centralized vs. distributed configuration and Architect the distribution of registers, orientation of the ring, shadowing of registers in multiple units, shadowed register testing method, and new ring encoding to support PCI-Express enhanced configuration cycles \n\uf0a7\tManage a Post-Silicon Debug (PSD) lab and provide sighting support \n\uf0a7\tKey player in bringing up the CLV environment for Cayuse \n\uf0a7\tAssist the emulation team in debugging of the environment and failures \n\uf0a7\tRepresent Cayuse Architecture in Processor Readiness meetings \n\uf0a7\tReview peers MAS and RTL, project validation plans, and test plans \n\uf0a7\tFront Side Bus (FSB) knowledge source for the Cayuse project, the chipset teams, and even the division Senior Hardware Engineer Intel Corporation 1996  \u2013  2000  (4 years) Aloha, OR Senior Hardware Engineer on 460GX Chipset  \n\uf0a7\tTechnical lead of a team of 5 engineers \n\uf0a7\tDesigned and validated the target portion of the SAC\u2019s (System Address Controller) SPI Unit (Merced\u2122 processor interface) \n\uf0a7\tCo-team lead for the SPI unit on the SAC \n\uf0a7\tBug Master for SPI FUB, assigned bug priorities, assigned bugs to engineers, and coordinated getting the fixed RTL into the model build \n\uf0a7\tKey contributor to the delivery of a bug free ASIC design prior to the Itanium\u00ae Processor enabling fast delivery of engineering sample systems \n\uf0a7\tExecuted Post-Silicon system debug and developed work-around solutions for the first Itanium\u00ae-based systems \n\uf0a7\tInstrumental in the quick planning and execution of PSD testing on systems without the Data chip to preserve schedule despite silicon slip \n\uf0a7\tDeveloped structural models for pads, found and resolved timing issue \n\uf0a7\tAssumed the Fault grading for SAC using Blast Senior Hardware Designer Intel Corporation 1992  \u2013  1996  (4 years) Hillsboro, OR Senior Hardware Designer in Video Business Area \n\uf0a7\tSetup simulation environment for CGA (Capture Gate Array) ASIC \n\uf0a7\tResponsible for \u201cImage test\u201d of CGA, using prototype hardware, LA, and RTL simulation to verify the pre-silicon operation of the ASIC on a real data stream from a Philips part and verify the image output of the CGA \n\uf0a7\tPerform CGA functional evaluation and generate the evaluation report \n\uf0a7\tMentor level and lab validation of the Borg ASIC \n\uf0a7\tDesign and board validation of the Aspen board \n\uf0a7\tDirected the four corners, strife, and reliability testing of the Aspen board \n\uf0a7\tResponsible for the front panel bracket design on the Aspen board \n\uf0a7\tAssisted with EMC testing of the Aspen board at Northwest EMC \n\uf0a7\tSetup a two day VHDL training class for the entire group \n\uf0a7\tDesign and validation of the Bobcat ASIC \n\uf0a7\tEvaluated Kosh and Kosh2 ASICs, wrote evaluation plan, setup lab, worked with Cardbus bridge vendors, assisted in the COMDEX demo of Mobile ProShare\u2122 and Cardbus, interfaced with software team  \n\uf0a7\tProvided guidance to the software team relative to the Kosh ASIC and showed an in-depth understanding of the software driver issues \n Hardware Engineer II Data General Corporation 1988  \u2013  December 1992  (4 years) Westborough, MA \uf0a7\tDesigned portion of ALU for multi-million dollar Mainframe (MV/60000) \n\uf0a7\tPlaced and routed ALU (Arithmetic Logic Unit) using ASIC vendor\u2019s tools \n\uf0a7\tDebugged the Platform and trained Manufacturing and Test Engineers Sr. Component Design Engineer Intel December 1992  \u2013  July 2015  (22 years 8 months) Hillsboro, OR Sr. Component Design Engineer Intel December 1992  \u2013  July 2015  (22 years 8 months) Hillsboro, OR SOC Integration Engineer Intel Corporation 2013  \u2013  2015  (2 years) Hillsboro, OR In change of USB SIP and HIP integration into Lewisberg SOC. SOC Integration Engineer Intel Corporation 2013  \u2013  2015  (2 years) Hillsboro, OR In change of USB SIP and HIP integration into Lewisberg SOC. Senior Component Design Engineer Intel Corporation 2010  \u2013  2013  (3 years) Hillsboro, OR Senior Component Design Engineer on Centerton SOC working on new CBDMA design adding RAID and DIF. Senior Component Design Engineer Intel Corporation 2010  \u2013  2013  (3 years) Hillsboro, OR Senior Component Design Engineer on Centerton SOC working on new CBDMA design adding RAID and DIF. Senior Component Design Engineer Intel Corporation 2007  \u2013  2009  (2 years) Hillsboro, OR Senior Component Design Engineer on Jaketown Processor adding CBDMA functionality. Senior Component Design Engineer Intel Corporation 2007  \u2013  2009  (2 years) Hillsboro, OR Senior Component Design Engineer on Jaketown Processor adding CBDMA functionality. Senior Component Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) Hillsboro, OR Senior Component Design Engineer on Seaburg Chipset Senior Component Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) Hillsboro, OR Senior Component Design Engineer on Seaburg Chipset Senior Component Design Engineer Intel Corporation 2000  \u2013  2005  (5 years) Hillsboro, OR Senior Component Design Engineer on Cayuse Chipset \n\uf0a7\tUnit Lead for Cayuse H-unit (FSB interface) including Micro-Architectural Definition, RTL Design, CLV test development, validation support, structural design support, bug fixes, work-arounds, and ECOs \n\uf0a7\tDefine and implement the generic configuration ring target (cfgtrg) used in all units, configuration master, System Management Bus interface (SM-unit), and PCI-Express hot-plug controller \n\uf0a7\tAnalyze the impacts of centralized vs. distributed configuration and Architect the distribution of registers, orientation of the ring, shadowing of registers in multiple units, shadowed register testing method, and new ring encoding to support PCI-Express enhanced configuration cycles \n\uf0a7\tManage a Post-Silicon Debug (PSD) lab and provide sighting support \n\uf0a7\tKey player in bringing up the CLV environment for Cayuse \n\uf0a7\tAssist the emulation team in debugging of the environment and failures \n\uf0a7\tRepresent Cayuse Architecture in Processor Readiness meetings \n\uf0a7\tReview peers MAS and RTL, project validation plans, and test plans \n\uf0a7\tFront Side Bus (FSB) knowledge source for the Cayuse project, the chipset teams, and even the division Senior Component Design Engineer Intel Corporation 2000  \u2013  2005  (5 years) Hillsboro, OR Senior Component Design Engineer on Cayuse Chipset \n\uf0a7\tUnit Lead for Cayuse H-unit (FSB interface) including Micro-Architectural Definition, RTL Design, CLV test development, validation support, structural design support, bug fixes, work-arounds, and ECOs \n\uf0a7\tDefine and implement the generic configuration ring target (cfgtrg) used in all units, configuration master, System Management Bus interface (SM-unit), and PCI-Express hot-plug controller \n\uf0a7\tAnalyze the impacts of centralized vs. distributed configuration and Architect the distribution of registers, orientation of the ring, shadowing of registers in multiple units, shadowed register testing method, and new ring encoding to support PCI-Express enhanced configuration cycles \n\uf0a7\tManage a Post-Silicon Debug (PSD) lab and provide sighting support \n\uf0a7\tKey player in bringing up the CLV environment for Cayuse \n\uf0a7\tAssist the emulation team in debugging of the environment and failures \n\uf0a7\tRepresent Cayuse Architecture in Processor Readiness meetings \n\uf0a7\tReview peers MAS and RTL, project validation plans, and test plans \n\uf0a7\tFront Side Bus (FSB) knowledge source for the Cayuse project, the chipset teams, and even the division Senior Hardware Engineer Intel Corporation 1996  \u2013  2000  (4 years) Aloha, OR Senior Hardware Engineer on 460GX Chipset  \n\uf0a7\tTechnical lead of a team of 5 engineers \n\uf0a7\tDesigned and validated the target portion of the SAC\u2019s (System Address Controller) SPI Unit (Merced\u2122 processor interface) \n\uf0a7\tCo-team lead for the SPI unit on the SAC \n\uf0a7\tBug Master for SPI FUB, assigned bug priorities, assigned bugs to engineers, and coordinated getting the fixed RTL into the model build \n\uf0a7\tKey contributor to the delivery of a bug free ASIC design prior to the Itanium\u00ae Processor enabling fast delivery of engineering sample systems \n\uf0a7\tExecuted Post-Silicon system debug and developed work-around solutions for the first Itanium\u00ae-based systems \n\uf0a7\tInstrumental in the quick planning and execution of PSD testing on systems without the Data chip to preserve schedule despite silicon slip \n\uf0a7\tDeveloped structural models for pads, found and resolved timing issue \n\uf0a7\tAssumed the Fault grading for SAC using Blast Senior Hardware Engineer Intel Corporation 1996  \u2013  2000  (4 years) Aloha, OR Senior Hardware Engineer on 460GX Chipset  \n\uf0a7\tTechnical lead of a team of 5 engineers \n\uf0a7\tDesigned and validated the target portion of the SAC\u2019s (System Address Controller) SPI Unit (Merced\u2122 processor interface) \n\uf0a7\tCo-team lead for the SPI unit on the SAC \n\uf0a7\tBug Master for SPI FUB, assigned bug priorities, assigned bugs to engineers, and coordinated getting the fixed RTL into the model build \n\uf0a7\tKey contributor to the delivery of a bug free ASIC design prior to the Itanium\u00ae Processor enabling fast delivery of engineering sample systems \n\uf0a7\tExecuted Post-Silicon system debug and developed work-around solutions for the first Itanium\u00ae-based systems \n\uf0a7\tInstrumental in the quick planning and execution of PSD testing on systems without the Data chip to preserve schedule despite silicon slip \n\uf0a7\tDeveloped structural models for pads, found and resolved timing issue \n\uf0a7\tAssumed the Fault grading for SAC using Blast Senior Hardware Designer Intel Corporation 1992  \u2013  1996  (4 years) Hillsboro, OR Senior Hardware Designer in Video Business Area \n\uf0a7\tSetup simulation environment for CGA (Capture Gate Array) ASIC \n\uf0a7\tResponsible for \u201cImage test\u201d of CGA, using prototype hardware, LA, and RTL simulation to verify the pre-silicon operation of the ASIC on a real data stream from a Philips part and verify the image output of the CGA \n\uf0a7\tPerform CGA functional evaluation and generate the evaluation report \n\uf0a7\tMentor level and lab validation of the Borg ASIC \n\uf0a7\tDesign and board validation of the Aspen board \n\uf0a7\tDirected the four corners, strife, and reliability testing of the Aspen board \n\uf0a7\tResponsible for the front panel bracket design on the Aspen board \n\uf0a7\tAssisted with EMC testing of the Aspen board at Northwest EMC \n\uf0a7\tSetup a two day VHDL training class for the entire group \n\uf0a7\tDesign and validation of the Bobcat ASIC \n\uf0a7\tEvaluated Kosh and Kosh2 ASICs, wrote evaluation plan, setup lab, worked with Cardbus bridge vendors, assisted in the COMDEX demo of Mobile ProShare\u2122 and Cardbus, interfaced with software team  \n\uf0a7\tProvided guidance to the software team relative to the Kosh ASIC and showed an in-depth understanding of the software driver issues \n Senior Hardware Designer Intel Corporation 1992  \u2013  1996  (4 years) Hillsboro, OR Senior Hardware Designer in Video Business Area \n\uf0a7\tSetup simulation environment for CGA (Capture Gate Array) ASIC \n\uf0a7\tResponsible for \u201cImage test\u201d of CGA, using prototype hardware, LA, and RTL simulation to verify the pre-silicon operation of the ASIC on a real data stream from a Philips part and verify the image output of the CGA \n\uf0a7\tPerform CGA functional evaluation and generate the evaluation report \n\uf0a7\tMentor level and lab validation of the Borg ASIC \n\uf0a7\tDesign and board validation of the Aspen board \n\uf0a7\tDirected the four corners, strife, and reliability testing of the Aspen board \n\uf0a7\tResponsible for the front panel bracket design on the Aspen board \n\uf0a7\tAssisted with EMC testing of the Aspen board at Northwest EMC \n\uf0a7\tSetup a two day VHDL training class for the entire group \n\uf0a7\tDesign and validation of the Bobcat ASIC \n\uf0a7\tEvaluated Kosh and Kosh2 ASICs, wrote evaluation plan, setup lab, worked with Cardbus bridge vendors, assisted in the COMDEX demo of Mobile ProShare\u2122 and Cardbus, interfaced with software team  \n\uf0a7\tProvided guidance to the software team relative to the Kosh ASIC and showed an in-depth understanding of the software driver issues \n Hardware Engineer II Data General Corporation 1988  \u2013  December 1992  (4 years) Westborough, MA \uf0a7\tDesigned portion of ALU for multi-million dollar Mainframe (MV/60000) \n\uf0a7\tPlaced and routed ALU (Arithmetic Logic Unit) using ASIC vendor\u2019s tools \n\uf0a7\tDebugged the Platform and trained Manufacturing and Test Engineers Hardware Engineer II Data General Corporation 1988  \u2013  December 1992  (4 years) Westborough, MA \uf0a7\tDesigned portion of ALU for multi-million dollar Mainframe (MV/60000) \n\uf0a7\tPlaced and routed ALU (Arithmetic Logic Unit) using ASIC vendor\u2019s tools \n\uf0a7\tDebugged the Platform and trained Manufacturing and Test Engineers Skills RTL Design Debugging RTL Coding ASIC RTL Verification Microarchitecture Verilog VHDL Static Timing Analysis Logic Synthesis RTL Development SoC Computer Architecture Simulations Validation VLSI Semiconductors Hardware Bring-up Embedded Systems SystemVerilog IC See 6+ \u00a0 \u00a0 See less Skills  RTL Design Debugging RTL Coding ASIC RTL Verification Microarchitecture Verilog VHDL Static Timing Analysis Logic Synthesis RTL Development SoC Computer Architecture Simulations Validation VLSI Semiconductors Hardware Bring-up Embedded Systems SystemVerilog IC See 6+ \u00a0 \u00a0 See less RTL Design Debugging RTL Coding ASIC RTL Verification Microarchitecture Verilog VHDL Static Timing Analysis Logic Synthesis RTL Development SoC Computer Architecture Simulations Validation VLSI Semiconductors Hardware Bring-up Embedded Systems SystemVerilog IC See 6+ \u00a0 \u00a0 See less RTL Design Debugging RTL Coding ASIC RTL Verification Microarchitecture Verilog VHDL Static Timing Analysis Logic Synthesis RTL Development SoC Computer Architecture Simulations Validation VLSI Semiconductors Hardware Bring-up Embedded Systems SystemVerilog IC See 6+ \u00a0 \u00a0 See less Education Iowa State University Master's degree,  Computer Engineering , Minor Business Administrative Science 1987  \u2013 1988 Iowa State University Bachelor's degree,  Computer Engineering 1983  \u2013 1987 Iowa State University Master's degree,  Computer Engineering , Minor Business Administrative Science 1987  \u2013 1988 Iowa State University Master's degree,  Computer Engineering , Minor Business Administrative Science 1987  \u2013 1988 Iowa State University Master's degree,  Computer Engineering , Minor Business Administrative Science 1987  \u2013 1988 Iowa State University Bachelor's degree,  Computer Engineering 1983  \u2013 1987 Iowa State University Bachelor's degree,  Computer Engineering 1983  \u2013 1987 Iowa State University Bachelor's degree,  Computer Engineering 1983  \u2013 1987 ", "Summary RTL Microarchitect and Logic Designer with several years of experience in successfully deploying new hardware IPs and technologies. Summary RTL Microarchitect and Logic Designer with several years of experience in successfully deploying new hardware IPs and technologies. RTL Microarchitect and Logic Designer with several years of experience in successfully deploying new hardware IPs and technologies. RTL Microarchitect and Logic Designer with several years of experience in successfully deploying new hardware IPs and technologies. Experience Sr. SoC Logic Design Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Sacramento, California Area Lead Logic Microarchitect on SoC System Agent and Memory fabric, next gen Cache and Memory Sub-System Design for future SOCs. Well versed in SOC IP Integration techniques and methodologies. Lead SoC Configuration Register and Cross Domain Clocking methodologies for the project. Silicon Validation Intel Corporation January 2011  \u2013  December 2011  (1 year) Sacramento, California Area Yield Debug: Analyzing/debugging silicon defects on high speed testers. \nSystem Signal Integrity Validation: Expert on PCIe 3.0 equalization. Worked on scripts and techniques for improving I/O performance as well as yield. Developed post-silicon electrical margining methodology for PCIe gen3 I/O and signal Integrity analysis and OEM motherboard debug.  \nPost-silicon Functional Validation: PCIe gen3 functionality validation. Drove several silicon sightings, interacted with all major OEMs and external graphics card vendors. Logic Design Engineer Intel Corporation January 2009  \u2013  December 2010  (2 years) Sacramento, California Area PCIe 3.0 Controller. PHY Layer expert. Played pivotal role in deploying PCIe 3.0 on Intel's Ivybridge CPU. Microarchitected several innovative solutions in the Logical and IO mixed signal domain to reduce power and area. Developed on die debug capabilities to accelerate post silicon debug effort. Component Design Engineer Intel Corporation June 2007  \u2013  December 2008  (1 year 7 months) Sacramento, California Area Custom DFT module Circuit design for PLLs \nSysthesis of control blocks for high speed logic  \nTiming convergence, power reduction techniques and integration. Sr. SoC Logic Design Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Sacramento, California Area Lead Logic Microarchitect on SoC System Agent and Memory fabric, next gen Cache and Memory Sub-System Design for future SOCs. Well versed in SOC IP Integration techniques and methodologies. Lead SoC Configuration Register and Cross Domain Clocking methodologies for the project. Sr. SoC Logic Design Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Sacramento, California Area Lead Logic Microarchitect on SoC System Agent and Memory fabric, next gen Cache and Memory Sub-System Design for future SOCs. Well versed in SOC IP Integration techniques and methodologies. Lead SoC Configuration Register and Cross Domain Clocking methodologies for the project. Silicon Validation Intel Corporation January 2011  \u2013  December 2011  (1 year) Sacramento, California Area Yield Debug: Analyzing/debugging silicon defects on high speed testers. \nSystem Signal Integrity Validation: Expert on PCIe 3.0 equalization. Worked on scripts and techniques for improving I/O performance as well as yield. Developed post-silicon electrical margining methodology for PCIe gen3 I/O and signal Integrity analysis and OEM motherboard debug.  \nPost-silicon Functional Validation: PCIe gen3 functionality validation. Drove several silicon sightings, interacted with all major OEMs and external graphics card vendors. Silicon Validation Intel Corporation January 2011  \u2013  December 2011  (1 year) Sacramento, California Area Yield Debug: Analyzing/debugging silicon defects on high speed testers. \nSystem Signal Integrity Validation: Expert on PCIe 3.0 equalization. Worked on scripts and techniques for improving I/O performance as well as yield. Developed post-silicon electrical margining methodology for PCIe gen3 I/O and signal Integrity analysis and OEM motherboard debug.  \nPost-silicon Functional Validation: PCIe gen3 functionality validation. Drove several silicon sightings, interacted with all major OEMs and external graphics card vendors. Logic Design Engineer Intel Corporation January 2009  \u2013  December 2010  (2 years) Sacramento, California Area PCIe 3.0 Controller. PHY Layer expert. Played pivotal role in deploying PCIe 3.0 on Intel's Ivybridge CPU. Microarchitected several innovative solutions in the Logical and IO mixed signal domain to reduce power and area. Developed on die debug capabilities to accelerate post silicon debug effort. Logic Design Engineer Intel Corporation January 2009  \u2013  December 2010  (2 years) Sacramento, California Area PCIe 3.0 Controller. PHY Layer expert. Played pivotal role in deploying PCIe 3.0 on Intel's Ivybridge CPU. Microarchitected several innovative solutions in the Logical and IO mixed signal domain to reduce power and area. Developed on die debug capabilities to accelerate post silicon debug effort. Component Design Engineer Intel Corporation June 2007  \u2013  December 2008  (1 year 7 months) Sacramento, California Area Custom DFT module Circuit design for PLLs \nSysthesis of control blocks for high speed logic  \nTiming convergence, power reduction techniques and integration. Component Design Engineer Intel Corporation June 2007  \u2013  December 2008  (1 year 7 months) Sacramento, California Area Custom DFT module Circuit design for PLLs \nSysthesis of control blocks for high speed logic  \nTiming convergence, power reduction techniques and integration. Skills Logic Design Circuit Design Verilog VLSI Yield Debug Electrical Validation System Verilog Python Silicon Validation Microarchitecture SoC ASIC Synopsys tools Skills  Logic Design Circuit Design Verilog VLSI Yield Debug Electrical Validation System Verilog Python Silicon Validation Microarchitecture SoC ASIC Synopsys tools Logic Design Circuit Design Verilog VLSI Yield Debug Electrical Validation System Verilog Python Silicon Validation Microarchitecture SoC ASIC Synopsys tools Logic Design Circuit Design Verilog VLSI Yield Debug Electrical Validation System Verilog Python Silicon Validation Microarchitecture SoC ASIC Synopsys tools Education University of Minnesota-Twin Cities Masters,  Electrical Engineering 2005  \u2013 2007 University of Pune Bachelor's degree,  Electrical and Electronics Engineering University of Minnesota-Twin Cities Masters,  Electrical Engineering 2005  \u2013 2007 University of Minnesota-Twin Cities Masters,  Electrical Engineering 2005  \u2013 2007 University of Minnesota-Twin Cities Masters,  Electrical Engineering 2005  \u2013 2007 University of Pune Bachelor's degree,  Electrical and Electronics Engineering University of Pune Bachelor's degree,  Electrical and Electronics Engineering University of Pune Bachelor's degree,  Electrical and Electronics Engineering Honors & Awards Additional Honors & Awards 2009 DAC/ISSCC Student Design Contest \n \nA Fully-Automated Process Characterization Macro for Gate Dielectric Breakdown \nJohn Keane, Shrinivas Venkatraman, Chris H. Kim \u2013 Univ. of Minnesota, Minneapolis, MN \nPaulo F. Butzen \u2013 Univ. Estadual do Rio Grande do Sul, Porto Alegre, Brazil Additional Honors & Awards 2009 DAC/ISSCC Student Design Contest \n \nA Fully-Automated Process Characterization Macro for Gate Dielectric Breakdown \nJohn Keane, Shrinivas Venkatraman, Chris H. Kim \u2013 Univ. of Minnesota, Minneapolis, MN \nPaulo F. Butzen \u2013 Univ. Estadual do Rio Grande do Sul, Porto Alegre, Brazil Additional Honors & Awards 2009 DAC/ISSCC Student Design Contest \n \nA Fully-Automated Process Characterization Macro for Gate Dielectric Breakdown \nJohn Keane, Shrinivas Venkatraman, Chris H. Kim \u2013 Univ. of Minnesota, Minneapolis, MN \nPaulo F. Butzen \u2013 Univ. Estadual do Rio Grande do Sul, Porto Alegre, Brazil Additional Honors & Awards 2009 DAC/ISSCC Student Design Contest \n \nA Fully-Automated Process Characterization Macro for Gate Dielectric Breakdown \nJohn Keane, Shrinivas Venkatraman, Chris H. Kim \u2013 Univ. of Minnesota, Minneapolis, MN \nPaulo F. Butzen \u2013 Univ. Estadual do Rio Grande do Sul, Porto Alegre, Brazil ", "Summary Senior Component Design Engineer. Leads SRAM design team in defining the TR and design specifications for SRAM designs that Intel teams use in CPU and SOC projects. Works with the SRAM team on creating circuit solutions for SRAMs on leading process technologies. Formal verification owner of all memory SRAM blocks on several CPU projects. Owned SRAM/standard datapath block designs for several Intel CPU projects (Westmere-6 cores, Haswell, and Broadwell) on cutting edge process technologies. Previously was involved in the design automation (parasitics, Static Timing Analysis, regression system, Amps power flow) for several projects (Cedarmill, Nehallem, Westmere). \n \n Summary Senior Component Design Engineer. Leads SRAM design team in defining the TR and design specifications for SRAM designs that Intel teams use in CPU and SOC projects. Works with the SRAM team on creating circuit solutions for SRAMs on leading process technologies. Formal verification owner of all memory SRAM blocks on several CPU projects. Owned SRAM/standard datapath block designs for several Intel CPU projects (Westmere-6 cores, Haswell, and Broadwell) on cutting edge process technologies. Previously was involved in the design automation (parasitics, Static Timing Analysis, regression system, Amps power flow) for several projects (Cedarmill, Nehallem, Westmere). \n \n Senior Component Design Engineer. Leads SRAM design team in defining the TR and design specifications for SRAM designs that Intel teams use in CPU and SOC projects. Works with the SRAM team on creating circuit solutions for SRAMs on leading process technologies. Formal verification owner of all memory SRAM blocks on several CPU projects. Owned SRAM/standard datapath block designs for several Intel CPU projects (Westmere-6 cores, Haswell, and Broadwell) on cutting edge process technologies. Previously was involved in the design automation (parasitics, Static Timing Analysis, regression system, Amps power flow) for several projects (Cedarmill, Nehallem, Westmere). \n \n Senior Component Design Engineer. Leads SRAM design team in defining the TR and design specifications for SRAM designs that Intel teams use in CPU and SOC projects. Works with the SRAM team on creating circuit solutions for SRAMs on leading process technologies. Formal verification owner of all memory SRAM blocks on several CPU projects. Owned SRAM/standard datapath block designs for several Intel CPU projects (Westmere-6 cores, Haswell, and Broadwell) on cutting edge process technologies. Previously was involved in the design automation (parasitics, Static Timing Analysis, regression system, Amps power flow) for several projects (Cedarmill, Nehallem, Westmere). \n \n Experience Senior Component Design Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro OR \u2022\tLeads the team in defining the TR definition  \n\u2022\tWorks with management on defining the scope of the speciation\u2019s for the SRAM designs.  \n\u2022\tWorks with the team on generating SRAM designs for our Intel Teams. \n Senior Component Design Engineer Intel Corporation 2013  \u2013  2014  (1 year) Hillsboro OR \u2022\tOwned Spec definition and TR for SRAM designs on several SOC projects  \n\u2022\tCreated TR tool to estimate area cost for SRAM blocks based on design features.  \n\u2022\tOwned RTL for SRAM designs, including RTL simulations and verification. \n\u2022\tCreated UPF (Unified Power File) for SRAM designs.  \n\u2022\tManaged RTL code (generation and simulation) through Perl Scripts \n Component Design Engineer Intel Corporation 2009  \u2013  2013  (4 years) Hillsboro, OR \u2022\tFormal Verification owner of all SRAM designs in several CPU projects (such as Haswell, Broadwell and Crystalwell).  \n\u2022\tWorked with the SRAM designers on converging their design against RTL  \n\u2022\tWorked with the DA team on resolving issues with the Formal Verification tool. \n Component Design Engineer Intel Corporation 2011  \u2013  2012  (1 year) Hillsboro, OR \u2022\tSRAM Designer for Haswell/Broadwell. Converging timing through standard STA and timing races through dynamic simualtions. \n\u2022\tSRAM designer for Crystalwell and converged design on very tight schedule by utilizing excessive reuse. \n\u2022\tWorked on UNIT level planning (floorplan, placement and SRAM spec definition, track allocation).  \n\u2022\tWorked with UNIT owner on timing convergence across multiple units \n Component Design Engineer Intel Corporation 2008  \u2013  2009  (1 year) Hillsboro, OR \u2022\tStandard Datapath logic designer for WSM - 6 cores with responsibilities to converge the performance, power, noise, and ERC. CAD Engineer Intel January 2004  \u2013  2008  (4 years) Hillsboro, OR v\u2022\tLarge number of Projects supported (mainly CDM, NHM, and WSM) \n\u2022\tAmps power flow for custom blocks created perl scripts that integrate Synopsys Amps power flow to Intel custom EBB methodology for CDM. \n\u2022\tFirst line support for Pathmil based flow for custom EBBs CDM. \n\u2022\tHeuristics tool for CDM post Si data mining \n\u2022\tRegressions system that tests the EBB tools contours and provide reports with summaries for CDM, NHM and WSM. Wrote numerous scripts to parse output files and compare results. \n\u2022\tIn house STA first line support in NHM and WSM \n\u2022\tParasistics handling owner for NHM and WSM projects. \n Research and Teaching Assistant University of Louisiana at Lafayette 2000  \u2013  2003  (3 years) Lafayette, Louisiana Area Center for Advanced Computer Studies \n \n- Teaching assistant for undergraduate school for classes in circuit design, electronic design and digital logic design. \n- Teaching assistant for graduate school in VLSI and advanced VLSI classes \n- Supervised graduate students on various projects ranging from architecture level down to circuit level. Some of the work resulted in technical journals/conference papers. Senior Component Design Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro OR \u2022\tLeads the team in defining the TR definition  \n\u2022\tWorks with management on defining the scope of the speciation\u2019s for the SRAM designs.  \n\u2022\tWorks with the team on generating SRAM designs for our Intel Teams. \n Senior Component Design Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro OR \u2022\tLeads the team in defining the TR definition  \n\u2022\tWorks with management on defining the scope of the speciation\u2019s for the SRAM designs.  \n\u2022\tWorks with the team on generating SRAM designs for our Intel Teams. \n Senior Component Design Engineer Intel Corporation 2013  \u2013  2014  (1 year) Hillsboro OR \u2022\tOwned Spec definition and TR for SRAM designs on several SOC projects  \n\u2022\tCreated TR tool to estimate area cost for SRAM blocks based on design features.  \n\u2022\tOwned RTL for SRAM designs, including RTL simulations and verification. \n\u2022\tCreated UPF (Unified Power File) for SRAM designs.  \n\u2022\tManaged RTL code (generation and simulation) through Perl Scripts \n Senior Component Design Engineer Intel Corporation 2013  \u2013  2014  (1 year) Hillsboro OR \u2022\tOwned Spec definition and TR for SRAM designs on several SOC projects  \n\u2022\tCreated TR tool to estimate area cost for SRAM blocks based on design features.  \n\u2022\tOwned RTL for SRAM designs, including RTL simulations and verification. \n\u2022\tCreated UPF (Unified Power File) for SRAM designs.  \n\u2022\tManaged RTL code (generation and simulation) through Perl Scripts \n Component Design Engineer Intel Corporation 2009  \u2013  2013  (4 years) Hillsboro, OR \u2022\tFormal Verification owner of all SRAM designs in several CPU projects (such as Haswell, Broadwell and Crystalwell).  \n\u2022\tWorked with the SRAM designers on converging their design against RTL  \n\u2022\tWorked with the DA team on resolving issues with the Formal Verification tool. \n Component Design Engineer Intel Corporation 2009  \u2013  2013  (4 years) Hillsboro, OR \u2022\tFormal Verification owner of all SRAM designs in several CPU projects (such as Haswell, Broadwell and Crystalwell).  \n\u2022\tWorked with the SRAM designers on converging their design against RTL  \n\u2022\tWorked with the DA team on resolving issues with the Formal Verification tool. \n Component Design Engineer Intel Corporation 2011  \u2013  2012  (1 year) Hillsboro, OR \u2022\tSRAM Designer for Haswell/Broadwell. Converging timing through standard STA and timing races through dynamic simualtions. \n\u2022\tSRAM designer for Crystalwell and converged design on very tight schedule by utilizing excessive reuse. \n\u2022\tWorked on UNIT level planning (floorplan, placement and SRAM spec definition, track allocation).  \n\u2022\tWorked with UNIT owner on timing convergence across multiple units \n Component Design Engineer Intel Corporation 2011  \u2013  2012  (1 year) Hillsboro, OR \u2022\tSRAM Designer for Haswell/Broadwell. Converging timing through standard STA and timing races through dynamic simualtions. \n\u2022\tSRAM designer for Crystalwell and converged design on very tight schedule by utilizing excessive reuse. \n\u2022\tWorked on UNIT level planning (floorplan, placement and SRAM spec definition, track allocation).  \n\u2022\tWorked with UNIT owner on timing convergence across multiple units \n Component Design Engineer Intel Corporation 2008  \u2013  2009  (1 year) Hillsboro, OR \u2022\tStandard Datapath logic designer for WSM - 6 cores with responsibilities to converge the performance, power, noise, and ERC. Component Design Engineer Intel Corporation 2008  \u2013  2009  (1 year) Hillsboro, OR \u2022\tStandard Datapath logic designer for WSM - 6 cores with responsibilities to converge the performance, power, noise, and ERC. CAD Engineer Intel January 2004  \u2013  2008  (4 years) Hillsboro, OR v\u2022\tLarge number of Projects supported (mainly CDM, NHM, and WSM) \n\u2022\tAmps power flow for custom blocks created perl scripts that integrate Synopsys Amps power flow to Intel custom EBB methodology for CDM. \n\u2022\tFirst line support for Pathmil based flow for custom EBBs CDM. \n\u2022\tHeuristics tool for CDM post Si data mining \n\u2022\tRegressions system that tests the EBB tools contours and provide reports with summaries for CDM, NHM and WSM. Wrote numerous scripts to parse output files and compare results. \n\u2022\tIn house STA first line support in NHM and WSM \n\u2022\tParasistics handling owner for NHM and WSM projects. \n CAD Engineer Intel January 2004  \u2013  2008  (4 years) Hillsboro, OR v\u2022\tLarge number of Projects supported (mainly CDM, NHM, and WSM) \n\u2022\tAmps power flow for custom blocks created perl scripts that integrate Synopsys Amps power flow to Intel custom EBB methodology for CDM. \n\u2022\tFirst line support for Pathmil based flow for custom EBBs CDM. \n\u2022\tHeuristics tool for CDM post Si data mining \n\u2022\tRegressions system that tests the EBB tools contours and provide reports with summaries for CDM, NHM and WSM. Wrote numerous scripts to parse output files and compare results. \n\u2022\tIn house STA first line support in NHM and WSM \n\u2022\tParasistics handling owner for NHM and WSM projects. \n Research and Teaching Assistant University of Louisiana at Lafayette 2000  \u2013  2003  (3 years) Lafayette, Louisiana Area Center for Advanced Computer Studies \n \n- Teaching assistant for undergraduate school for classes in circuit design, electronic design and digital logic design. \n- Teaching assistant for graduate school in VLSI and advanced VLSI classes \n- Supervised graduate students on various projects ranging from architecture level down to circuit level. Some of the work resulted in technical journals/conference papers. Research and Teaching Assistant University of Louisiana at Lafayette 2000  \u2013  2003  (3 years) Lafayette, Louisiana Area Center for Advanced Computer Studies \n \n- Teaching assistant for undergraduate school for classes in circuit design, electronic design and digital logic design. \n- Teaching assistant for graduate school in VLSI and advanced VLSI classes \n- Supervised graduate students on various projects ranging from architecture level down to circuit level. Some of the work resulted in technical journals/conference papers. Languages English Arabic English Arabic English Arabic Skills VLSI Computer Architecture Logic Design Circuit Design RTL Verification Perl TCL SRAM Back-end Verilog RTL Coding ASIC Simulations SoC Debugging RTL Design Static Timing Analysis Processors Semiconductors IC Intel Microprocessors CMOS C Integrated Circuit... See 10+ \u00a0 \u00a0 See less Skills  VLSI Computer Architecture Logic Design Circuit Design RTL Verification Perl TCL SRAM Back-end Verilog RTL Coding ASIC Simulations SoC Debugging RTL Design Static Timing Analysis Processors Semiconductors IC Intel Microprocessors CMOS C Integrated Circuit... See 10+ \u00a0 \u00a0 See less VLSI Computer Architecture Logic Design Circuit Design RTL Verification Perl TCL SRAM Back-end Verilog RTL Coding ASIC Simulations SoC Debugging RTL Design Static Timing Analysis Processors Semiconductors IC Intel Microprocessors CMOS C Integrated Circuit... See 10+ \u00a0 \u00a0 See less VLSI Computer Architecture Logic Design Circuit Design RTL Verification Perl TCL SRAM Back-end Verilog RTL Coding ASIC Simulations SoC Debugging RTL Design Static Timing Analysis Processors Semiconductors IC Intel Microprocessors CMOS C Integrated Circuit... See 10+ \u00a0 \u00a0 See less Education University of Louisiana at Lafayette PhD,  Computer Engineering , 4.00 2000  \u2013 2003 VLSI research on Video processing (specifically low power DCT architectures) and circuit designs (adder cells, latches, dynamic circuits) Activities and Societies:\u00a0 GSO (Graduate Student Organization) University of Louisiana at Lafayette PhD,  Computer Engineering , 4.00 2000  \u2013 2003 VLSI research on Video processing (specifically low power DCT architectures) and circuit designs (adder cells, latches, dynamic circuits) Activities and Societies:\u00a0 GSO (Graduate Student Organization) University of Louisiana at Lafayette PhD,  Computer Engineering , 4.00 2000  \u2013 2003 VLSI research on Video processing (specifically low power DCT architectures) and circuit designs (adder cells, latches, dynamic circuits) Activities and Societies:\u00a0 GSO (Graduate Student Organization) University of Louisiana at Lafayette PhD,  Computer Engineering , 4.00 2000  \u2013 2003 VLSI research on Video processing (specifically low power DCT architectures) and circuit designs (adder cells, latches, dynamic circuits) Activities and Societies:\u00a0 GSO (Graduate Student Organization) ", "Experience Digital Design Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Austin, Texas Area Component Design Engineer Intel Corporation July 2011  \u2013  July 2013  (2 years 1 month) Austin, Texas Area Physical Design Engineer Intel Corporation June 2008  \u2013  July 2011  (3 years 2 months) Austin, Texas Area Verification Intern MediaTek February 2008  \u2013  April 2008  (3 months) Design Intern STMicroelectronics May 2007  \u2013  August 2007  (4 months) Digital Design Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Austin, Texas Area Digital Design Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Austin, Texas Area Component Design Engineer Intel Corporation July 2011  \u2013  July 2013  (2 years 1 month) Austin, Texas Area Component Design Engineer Intel Corporation July 2011  \u2013  July 2013  (2 years 1 month) Austin, Texas Area Physical Design Engineer Intel Corporation June 2008  \u2013  July 2011  (3 years 2 months) Austin, Texas Area Physical Design Engineer Intel Corporation June 2008  \u2013  July 2011  (3 years 2 months) Austin, Texas Area Verification Intern MediaTek February 2008  \u2013  April 2008  (3 months) Verification Intern MediaTek February 2008  \u2013  April 2008  (3 months) Design Intern STMicroelectronics May 2007  \u2013  August 2007  (4 months) Design Intern STMicroelectronics May 2007  \u2013  August 2007  (4 months) Languages Hindi Native or bilingual proficiency Marathi Native or bilingual proficiency English Native or bilingual proficiency Croatian Limited working proficiency Hindi Native or bilingual proficiency Marathi Native or bilingual proficiency English Native or bilingual proficiency Croatian Limited working proficiency Hindi Native or bilingual proficiency Marathi Native or bilingual proficiency English Native or bilingual proficiency Croatian Limited working proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Limited working proficiency Skills Csh TCL Perl Python SQL Static Timing Analysis Timing Closure Physical Design Integrated Circuit... Circuit Design VLSI Processors Semiconductors DFT ASIC RTL design Logic Design Logic Synthesis Debugging Verilog SystemVerilog SoC IC EDA Low-power Design Compilers Reliability Cadence Virtuoso P Spice Functional Verification Formal Verification CPU design Place & Route MySQL See 19+ \u00a0 \u00a0 See less Skills  Csh TCL Perl Python SQL Static Timing Analysis Timing Closure Physical Design Integrated Circuit... Circuit Design VLSI Processors Semiconductors DFT ASIC RTL design Logic Design Logic Synthesis Debugging Verilog SystemVerilog SoC IC EDA Low-power Design Compilers Reliability Cadence Virtuoso P Spice Functional Verification Formal Verification CPU design Place & Route MySQL See 19+ \u00a0 \u00a0 See less Csh TCL Perl Python SQL Static Timing Analysis Timing Closure Physical Design Integrated Circuit... Circuit Design VLSI Processors Semiconductors DFT ASIC RTL design Logic Design Logic Synthesis Debugging Verilog SystemVerilog SoC IC EDA Low-power Design Compilers Reliability Cadence Virtuoso P Spice Functional Verification Formal Verification CPU design Place & Route MySQL See 19+ \u00a0 \u00a0 See less Csh TCL Perl Python SQL Static Timing Analysis Timing Closure Physical Design Integrated Circuit... Circuit Design VLSI Processors Semiconductors DFT ASIC RTL design Logic Design Logic Synthesis Debugging Verilog SystemVerilog SoC IC EDA Low-power Design Compilers Reliability Cadence Virtuoso P Spice Functional Verification Formal Verification CPU design Place & Route MySQL See 19+ \u00a0 \u00a0 See less Education The University of Texas at Austin MS 2006  \u2013 2008 College of Engineering Pune BE 2002  \u2013 2006 D.G. Ruparel junior College HSC 2000  \u2013 2002 Lilavatibai Podar High School ICSE 1997  \u2013 2000 Rajhans Vidyalaya Middle school 1995  \u2013 1996 The University of Texas at Austin MS 2006  \u2013 2008 The University of Texas at Austin MS 2006  \u2013 2008 The University of Texas at Austin MS 2006  \u2013 2008 College of Engineering Pune BE 2002  \u2013 2006 College of Engineering Pune BE 2002  \u2013 2006 College of Engineering Pune BE 2002  \u2013 2006 D.G. Ruparel junior College HSC 2000  \u2013 2002 D.G. Ruparel junior College HSC 2000  \u2013 2002 D.G. Ruparel junior College HSC 2000  \u2013 2002 Lilavatibai Podar High School ICSE 1997  \u2013 2000 Lilavatibai Podar High School ICSE 1997  \u2013 2000 Lilavatibai Podar High School ICSE 1997  \u2013 2000 Rajhans Vidyalaya Middle school 1995  \u2013 1996 Rajhans Vidyalaya Middle school 1995  \u2013 1996 Rajhans Vidyalaya Middle school 1995  \u2013 1996 ", "Summary Experienced in both validation and RTL design. Passionate about learning new things and am interested in meeting challenges. Summary Experienced in both validation and RTL design. Passionate about learning new things and am interested in meeting challenges. Experienced in both validation and RTL design. Passionate about learning new things and am interested in meeting challenges. Experienced in both validation and RTL design. Passionate about learning new things and am interested in meeting challenges. Experience Component Design Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Santa Clara, CA Worked in memory controller team. Designed patrol scrub engine, flush engine, and demand scrub. Implemented thermal management logic for memory controller. Implemented error correction code for both near and far memory. Also supported implementation of various design for testing features Validation Design Engineer Intel Corporation August 2010  \u2013  January 2012  (1 year 6 months) Santa Clara, CA Worked on validating thermal management unit. Enhanced reference model that mimics the different stimulus that triggered thermal management. Exercised test under usual and corner cases. \n \nEnhanced I2C reference model. Wrote tests for cluster testing use. Also helped fullchip, high volume testing team, and post silicon team on developing their I2C and thermal management test. \n \nMain contributor to fan speed controller reference model.  \n \nDeveloped design for testing test for cross functional unit teams. \n \nEnhanced and reviewed test plans for thermal management features. Component Design Engineer Intel Corporation March 2010  \u2013  August 2010  (6 months) Santa Clara, CA Worked in display controller team. Helped debug existing test suits. Intern Intel Corporation June 2009  \u2013  August 2009  (3 months) Santa Clara, CA Worked in display controller team. Helped debug existing test suits. Intern Intel Corporation May 2008  \u2013  August 2008  (4 months) Hillsboro, OR Helped solve critical speed paths by making schematic changes and planning implementation of layout Component Design Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Santa Clara, CA Worked in memory controller team. Designed patrol scrub engine, flush engine, and demand scrub. Implemented thermal management logic for memory controller. Implemented error correction code for both near and far memory. Also supported implementation of various design for testing features Component Design Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Santa Clara, CA Worked in memory controller team. Designed patrol scrub engine, flush engine, and demand scrub. Implemented thermal management logic for memory controller. Implemented error correction code for both near and far memory. Also supported implementation of various design for testing features Validation Design Engineer Intel Corporation August 2010  \u2013  January 2012  (1 year 6 months) Santa Clara, CA Worked on validating thermal management unit. Enhanced reference model that mimics the different stimulus that triggered thermal management. Exercised test under usual and corner cases. \n \nEnhanced I2C reference model. Wrote tests for cluster testing use. Also helped fullchip, high volume testing team, and post silicon team on developing their I2C and thermal management test. \n \nMain contributor to fan speed controller reference model.  \n \nDeveloped design for testing test for cross functional unit teams. \n \nEnhanced and reviewed test plans for thermal management features. Validation Design Engineer Intel Corporation August 2010  \u2013  January 2012  (1 year 6 months) Santa Clara, CA Worked on validating thermal management unit. Enhanced reference model that mimics the different stimulus that triggered thermal management. Exercised test under usual and corner cases. \n \nEnhanced I2C reference model. Wrote tests for cluster testing use. Also helped fullchip, high volume testing team, and post silicon team on developing their I2C and thermal management test. \n \nMain contributor to fan speed controller reference model.  \n \nDeveloped design for testing test for cross functional unit teams. \n \nEnhanced and reviewed test plans for thermal management features. Component Design Engineer Intel Corporation March 2010  \u2013  August 2010  (6 months) Santa Clara, CA Worked in display controller team. Helped debug existing test suits. Component Design Engineer Intel Corporation March 2010  \u2013  August 2010  (6 months) Santa Clara, CA Worked in display controller team. Helped debug existing test suits. Intern Intel Corporation June 2009  \u2013  August 2009  (3 months) Santa Clara, CA Worked in display controller team. Helped debug existing test suits. Intern Intel Corporation June 2009  \u2013  August 2009  (3 months) Santa Clara, CA Worked in display controller team. Helped debug existing test suits. Intern Intel Corporation May 2008  \u2013  August 2008  (4 months) Hillsboro, OR Helped solve critical speed paths by making schematic changes and planning implementation of layout Intern Intel Corporation May 2008  \u2013  August 2008  (4 months) Hillsboro, OR Helped solve critical speed paths by making schematic changes and planning implementation of layout Languages Chinese Chinese Chinese Skills Specman Computer Architecture System Verification Verilog VLSI System Verilog C Perl Java SystemVerilog Skills  Specman Computer Architecture System Verification Verilog VLSI System Verilog C Perl Java SystemVerilog Specman Computer Architecture System Verification Verilog VLSI System Verilog C Perl Java SystemVerilog Specman Computer Architecture System Verification Verilog VLSI System Verilog C Perl Java SystemVerilog Education Carnegie Mellon University Masters,  Electrical and Computer Engineering 2008  \u2013 2009 University of Michigan Bechelor,  Electrical Engineering 2004  \u2013 2008 Activities and Societies:\u00a0 Project Officer for HKN National Experimental High School Carnegie Mellon University Masters,  Electrical and Computer Engineering 2008  \u2013 2009 Carnegie Mellon University Masters,  Electrical and Computer Engineering 2008  \u2013 2009 Carnegie Mellon University Masters,  Electrical and Computer Engineering 2008  \u2013 2009 University of Michigan Bechelor,  Electrical Engineering 2004  \u2013 2008 Activities and Societies:\u00a0 Project Officer for HKN University of Michigan Bechelor,  Electrical Engineering 2004  \u2013 2008 Activities and Societies:\u00a0 Project Officer for HKN University of Michigan Bechelor,  Electrical Engineering 2004  \u2013 2008 Activities and Societies:\u00a0 Project Officer for HKN National Experimental High School National Experimental High School National Experimental High School "]}