# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab-intro_phi_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Mercedes/QuartusLite/Projetos/lab-intro/decod.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:35 on Sep 16,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Mercedes/QuartusLite/Projetos/lab-intro/decod.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity disp7
# -- Compiling architecture decod of disp7
# End time: 00:10:36 on Sep 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Mercedes/QuartusLite/Projetos/lab-intro/contador99_testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:36 on Sep 16,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Mercedes/QuartusLite/Projetos/lab-intro/contador99_testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity contador99_testbench
# -- Compiling architecture testbench of contador99_testbench
# End time: 00:10:36 on Sep 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Mercedes/QuartusLite/Projetos/lab-intro/contador99.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:36 on Sep 16,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Mercedes/QuartusLite/Projetos/lab-intro/contador99.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity contador99
# -- Compiling architecture contagem of contador99
# End time: 00:10:36 on Sep 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Mercedes/QuartusLite/Projetos/lab-intro/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:36 on Sep 16,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Mercedes/QuartusLite/Projetos/lab-intro/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity conta
# -- Compiling architecture soma of conta
# End time: 00:10:36 on Sep 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.contador99_testbench
# vsim work.contador99_testbench 
# Start time: 00:11:10 on Sep 16,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.contador99_testbench(testbench)
# Loading work.contador99(contagem)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.conta(soma)
# Loading work.disp7(decod)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/contador99_testbench/contador99_inst/uni
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/contador99_testbench/contador99_inst/ck
run
# End time: 00:13:05 on Sep 16,2022, Elapsed time: 0:01:55
# Errors: 2, Warnings: 0
