{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735537202883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735537202883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 10:40:02 2024 " "Processing started: Mon Dec 30 10:40:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735537202883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735537202883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microcontroller -c Microcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microcontroller -c Microcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735537202883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735537203403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735537203403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735537211875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735537211875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735537211890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735537211890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735537211909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735537211909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMem " "Found entity 1: DMem" {  } { { "DMem.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/DMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735537211928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735537211928 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1735537211952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735537211953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735537211953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontroller.v 2 2 " "Found 2 design units, including 2 entities, in source file microcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MicroController " "Found entity 1: MicroController" {  } { { "MicroController.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/MicroController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735537211955 ""} { "Info" "ISGN_ENTITY_NAME" "2 MicroController_tb " "Found entity 2: MicroController_tb" {  } { { "MicroController.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/MicroController.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735537211955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735537211955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmem.v 1 1 " "Found 1 design units, including 1 entities, in source file pmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 PMem " "Found entity 1: PMem" {  } { { "PMem.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/PMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735537211974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735537211974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MicroController " "Elaborating entity \"MicroController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735537212115 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_set.data_a 0 MicroController.v(5) " "Net \"instr_set.data_a\" at MicroController.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "MicroController.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/MicroController.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735537212140 "|MicroController"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_set.waddr_a 0 MicroController.v(5) " "Net \"instr_set.waddr_a\" at MicroController.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "MicroController.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/MicroController.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735537212140 "|MicroController"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_set.we_a 0 MicroController.v(5) " "Net \"instr_set.we_a\" at MicroController.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "MicroController.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/MicroController.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735537212140 "|MicroController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:Control_Unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:Control_Unit\"" {  } { { "MicroController.v" "Control_Unit" { Text "C:/Users/Zero/Documents/Microcontroller/MicroController.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735537212143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_unit\"" {  } { { "MicroController.v" "ALU_unit" { Text "C:/Users/Zero/Documents/Microcontroller/MicroController.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735537212170 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CarryOut ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): inferring latch(es) for variable \"CarryOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/ALU.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735537212194 "|MicroController|ALU:ALU_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CarryOut ALU.v(19) " "Inferred latch for \"CarryOut\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735537212194 "|MicroController|ALU:ALU_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:PC_Adder " "Elaborating entity \"Adder\" for hierarchy \"Adder:PC_Adder\"" {  } { { "MicroController.v" "PC_Adder" { Text "C:/Users/Zero/Documents/Microcontroller/MicroController.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735537212195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Adder.v(6) " "Verilog HDL assignment warning at Adder.v(6): truncated value with size 32 to match size of target (8)" {  } { { "Adder.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/Adder.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735537212213 "|MicroController|Adder:PC_Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUX1_unit " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUX1_unit\"" {  } { { "MicroController.v" "MUX1_unit" { Text "C:/Users/Zero/Documents/Microcontroller/MicroController.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735537212213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PMem PMem:PMem_unit " "Elaborating entity \"PMem\" for hierarchy \"PMem:PMem_unit\"" {  } { { "MicroController.v" "PMem_unit" { Text "C:/Users/Zero/Documents/Microcontroller/MicroController.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735537212252 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PMem.v(22) " "Verilog HDL assignment warning at PMem.v(22): truncated value with size 32 to match size of target (12)" {  } { { "PMem.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/PMem.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735537212296 "|MicroController|PMem:PMem_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMem DMem:DMem_unit " "Elaborating entity \"DMem\" for hierarchy \"DMem:DMem_unit\"" {  } { { "MicroController.v" "DMem_unit" { Text "C:/Users/Zero/Documents/Microcontroller/MicroController.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735537212297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMem.v(18) " "Verilog HDL assignment warning at DMem.v(18): truncated value with size 32 to match size of target (8)" {  } { { "DMem.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/DMem.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735537212335 "|MicroController|DMem:DMem_unit"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735537213134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735537213134 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MicroController.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/MicroController.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735537213248 "|MicroController|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "MicroController.v" "" { Text "C:/Users/Zero/Documents/Microcontroller/MicroController.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735537213248 "|MicroController|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1735537213248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735537213249 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735537213249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735537213249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735537213264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 10:40:13 2024 " "Processing ended: Mon Dec 30 10:40:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735537213264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735537213264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735537213264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735537213264 ""}
