

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT'
================================================================
* Date:           Sat Jan 14 22:16:08 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.46|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    0|  3422|    1|  3423|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+------+------+------+------+---------+
        |                             |                  |   Latency   |   Interval  | Pipeline|
        |           Instance          |      Module      |  min |  max |  min |  max |   Type  |
        +-----------------------------+------------------+------+------+------+------+---------+
        |grp_sc_FIFO_DCT_Prc2_fu_86   |sc_FIFO_DCT_Prc2  |  3421|  3421|  3421|  3421|   none  |
        |grp_sc_FIFO_DCT_Prc1_fu_118  |sc_FIFO_DCT_Prc1  |     3|     3|     3|     3|   none  |
        +-----------------------------+------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        1|      2|    229|    306|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|      8|
|Register         |        -|      -|     13|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        3|      2|    242|    314|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        3|      2|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+-------+-----+-----+
    |           Instance          |      Module      | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+------------------+---------+-------+-----+-----+
    |grp_sc_FIFO_DCT_Prc1_fu_118  |sc_FIFO_DCT_Prc1  |        0|      0|   35|  140|
    |grp_sc_FIFO_DCT_Prc2_fu_86   |sc_FIFO_DCT_Prc2  |        1|      2|  194|  166|
    +-----------------------------+------------------+---------+-------+-----+-----+
    |Total                        |                  |        1|      2|  229|  306|
    +-----------------------------+------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sc_FIFO_DCT_mA_V_U  |sc_FIFO_DCT_sc_FIeOg  |        1|  0|   0|    64|   18|     1|         1152|
    |sc_FIFO_DCT_mB_V_U  |sc_FIFO_DCT_sc_FIfYi  |        1|  0|   0|    64|   18|     1|         1152|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total               |                      |        2|  0|   0|   128|   36|     2|         2304|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |s_start                    |   1|          2|    1|          2|
    |sc_FIFO_DCT_mA_V_address0  |   6|          3|    6|         18|
    |sc_FIFO_DCT_mA_V_ce0       |   1|          3|    1|          3|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |   8|          8|    8|         23|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |data_ok    |  1|   0|    1|          0|
    |done       |  1|   0|    1|          0|
    |dout       |  8|   0|    8|          0|
    |error      |  1|   0|    1|          0|
    |s_start    |  1|   0|    1|          0|
    |s_working  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      | 13|   0|   13|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------+-----+-----+------------+--------------------------+--------------+
|clock     |  in |    1| ap_ctrl_hs | sc_FIFO_DCT::sc_FIFO_DCT | return value |
|reset     |  in |    1| ap_ctrl_hs | sc_FIFO_DCT::sc_FIFO_DCT | return value |
|sync      |  in |    1|   ap_none  |           sync           |    pointer   |
|data_ok   | out |    1|   ap_vld   |          data_ok         |    pointer   |
|done      | out |    1|   ap_vld   |           done           |    pointer   |
|error     | out |    1|   ap_vld   |           error          |    pointer   |
|din       |  in |    8|   ap_none  |            din           |    pointer   |
|dout      | out |    8|   ap_vld   |           dout           |    pointer   |
+----------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (sc_FIFO_DCT_ssdm_s) | (sc_FIFO_DCT_ssdm_1)
2 --> 
* FSM state operations: 

 <State 1>: 6.07ns
ST_1: StgValue_3 (17)  [1/1] 0.00ns
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !411

ST_1: StgValue_4 (18)  [1/1] 0.00ns
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !415

ST_1: StgValue_5 (19)  [1/1] 0.00ns
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sync), !map !419

ST_1: StgValue_6 (20)  [1/1] 0.00ns
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_ok), !map !423

ST_1: StgValue_7 (21)  [1/1] 0.00ns
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %done), !map !427

ST_1: StgValue_8 (22)  [1/1] 0.00ns
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %error), !map !431

ST_1: StgValue_9 (23)  [1/1] 0.00ns
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %din), !map !435

ST_1: StgValue_10 (24)  [1/1] 0.00ns
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout), !map !439

ST_1: StgValue_11 (25)  [1/1] 0.00ns
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_start), !map !443

ST_1: StgValue_12 (26)  [1/1] 0.00ns
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_working), !map !447

ST_1: StgValue_13 (27)  [1/1] 0.00ns
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap([64 x i18]* %sc_FIFO_DCT_mA_V), !map !451

ST_1: StgValue_14 (28)  [1/1] 0.00ns
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap([64 x i18]* %sc_FIFO_DCT_mB_V), !map !457

ST_1: StgValue_15 (29)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:28
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @p_str, [12 x i8]* @p_str) nounwind

ST_1: sc_FIFO_DCT_ssdm_s (30)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:29
arrayctor.loop1.preheader:13  %sc_FIFO_DCT_ssdm_s = load i1* @sc_FIFO_DCT_ssdm_thread_M_Prc1, align 1

ST_1: StgValue_17 (31)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:29
arrayctor.loop1.preheader:14  br i1 %sc_FIFO_DCT_ssdm_s, label %0, label %1

ST_1: StgValue_18 (33)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:29
:0  call void (...)* @_ssdm_op_SpecProcessDecl([12 x i8]* @p_str, i32 2, [5 x i8]* @p_str11) nounwind

ST_1: StgValue_19 (34)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:30
:1  call void (...)* @_ssdm_op_SpecSensitive([5 x i8]* @p_str11, [6 x i8]* @p_str2, i1* %clock, i32 1) nounwind

ST_1: StgValue_20 (35)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:31
:2  call void (...)* @_ssdm_op_SpecSensitive([5 x i8]* @p_str11, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: sc_FIFO_DCT_ssdm_1 (36)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:32
:3  %sc_FIFO_DCT_ssdm_1 = load i1* @sc_FIFO_DCT_ssdm_thread_M_Prc2, align 1

ST_1: StgValue_22 (37)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:32
:4  br i1 %sc_FIFO_DCT_ssdm_1, label %2, label %3

ST_1: StgValue_23 (39)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:32
:0  call void (...)* @_ssdm_op_SpecProcessDecl([12 x i8]* @p_str, i32 2, [5 x i8]* @p_str19) nounwind

ST_1: StgValue_24 (40)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:33
:1  call void (...)* @_ssdm_op_SpecSensitive([5 x i8]* @p_str19, [6 x i8]* @p_str2, i1* %clock, i32 1) nounwind

ST_1: StgValue_25 (41)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:34
:2  call void (...)* @_ssdm_op_SpecSensitive([5 x i8]* @p_str19, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: StgValue_26 (42)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:35
:3  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind

ST_1: StgValue_27 (43)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:36
:4  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_28 (44)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:37
:5  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [5 x i8]* @p_str4, i32 0, i32 0, i1* %sync) nounwind

ST_1: StgValue_29 (45)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:38
:6  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [8 x i8]* @p_str5, i32 0, i32 0, i1* %data_ok) nounwind

ST_1: StgValue_30 (46)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:39
:7  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [5 x i8]* @p_str6, i32 0, i32 0, i1* %done) nounwind

ST_1: StgValue_31 (47)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:40
:8  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [6 x i8]* @p_str7, i32 0, i32 0, i1* %error) nounwind

ST_1: StgValue_32 (48)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:41
:9  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [13 x i8]* @p_str8, [4 x i8]* @p_str9, i32 0, i32 0, i8* %din) nounwind

ST_1: StgValue_33 (49)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:42
:10  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 1, [13 x i8]* @p_str8, [5 x i8]* @p_str10, i32 0, i32 0, i8* %dout) nounwind

ST_1: StgValue_34 (50)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:43
:11  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [8 x i8]* @p_str15, i32 1, i32 0, i1* %s_start) nounwind

ST_1: StgValue_35 (51)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:44
:12  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [10 x i8]* @p_str16, i32 1, i32 0, i1* %s_working) nounwind

ST_1: StgValue_36 (52)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:44
:13  ret void

ST_1: StgValue_37 (54)  [2/2] 0.00ns  loc: ./sc_FIFO_DCT.h:32
:0  call void @"sc_FIFO_DCT::Prc2"(i1* %clock, i1* %reset, i1* %sync, i1* %data_ok, i1* %done, i1* %error, i8* %din, i8* %dout, i1* %s_start, i1* %s_working, [64 x i18]* %sc_FIFO_DCT_mA_V, [64 x i18]* %sc_FIFO_DCT_mB_V)

ST_1: StgValue_38 (57)  [2/2] 6.07ns  loc: ./sc_FIFO_DCT.h:29
:0  call void @"sc_FIFO_DCT::Prc1"(i1* %clock, i1* %reset, i1* %sync, i1* %data_ok, i1* %done, i1* %error, i8* %din, i8* %dout, i1* %s_start, i1* %s_working, [64 x i18]* %sc_FIFO_DCT_mA_V, [64 x i18]* %sc_FIFO_DCT_mB_V)


 <State 2>: 0.00ns
ST_2: StgValue_39 (54)  [1/2] 0.00ns  loc: ./sc_FIFO_DCT.h:32
:0  call void @"sc_FIFO_DCT::Prc2"(i1* %clock, i1* %reset, i1* %sync, i1* %data_ok, i1* %done, i1* %error, i8* %din, i8* %dout, i1* %s_start, i1* %s_working, [64 x i18]* %sc_FIFO_DCT_mA_V, [64 x i18]* %sc_FIFO_DCT_mB_V)

ST_2: StgValue_40 (55)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_41 (57)  [1/2] 0.00ns  loc: ./sc_FIFO_DCT.h:29
:0  call void @"sc_FIFO_DCT::Prc1"(i1* %clock, i1* %reset, i1* %sync, i1* %data_ok, i1* %done, i1* %error, i8* %din, i8* %dout, i1* %s_start, i1* %s_working, [64 x i18]* %sc_FIFO_DCT_mA_V, [64 x i18]* %sc_FIFO_DCT_mB_V)

ST_2: StgValue_42 (58)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_43 (60)  [1/1] 0.00ns
UnifiedUnreachableBlock:0  unreachable



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sync]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_ok]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ done]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ error]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ din]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ s_start]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s_working]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sc_FIFO_DCT_mA_V]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_mB_V]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_ssdm_thread_M_Prc1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ sc_FIFO_DCT_ssdm_thread_M_Prc2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ b_a]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3         (specbitsmap    ) [ 000]
StgValue_4         (specbitsmap    ) [ 000]
StgValue_5         (specbitsmap    ) [ 000]
StgValue_6         (specbitsmap    ) [ 000]
StgValue_7         (specbitsmap    ) [ 000]
StgValue_8         (specbitsmap    ) [ 000]
StgValue_9         (specbitsmap    ) [ 000]
StgValue_10        (specbitsmap    ) [ 000]
StgValue_11        (specbitsmap    ) [ 000]
StgValue_12        (specbitsmap    ) [ 000]
StgValue_13        (specbitsmap    ) [ 000]
StgValue_14        (specbitsmap    ) [ 000]
StgValue_15        (spectopmodule  ) [ 000]
sc_FIFO_DCT_ssdm_s (load           ) [ 011]
StgValue_17        (br             ) [ 000]
StgValue_18        (specprocessdecl) [ 000]
StgValue_19        (specsensitive  ) [ 000]
StgValue_20        (specsensitive  ) [ 000]
sc_FIFO_DCT_ssdm_1 (load           ) [ 010]
StgValue_22        (br             ) [ 000]
StgValue_23        (specprocessdecl) [ 000]
StgValue_24        (specsensitive  ) [ 000]
StgValue_25        (specsensitive  ) [ 000]
StgValue_26        (specport       ) [ 000]
StgValue_27        (specport       ) [ 000]
StgValue_28        (specport       ) [ 000]
StgValue_29        (specport       ) [ 000]
StgValue_30        (specport       ) [ 000]
StgValue_31        (specport       ) [ 000]
StgValue_32        (specport       ) [ 000]
StgValue_33        (specport       ) [ 000]
StgValue_34        (specchannel    ) [ 000]
StgValue_35        (specchannel    ) [ 000]
StgValue_36        (ret            ) [ 000]
StgValue_39        (call           ) [ 000]
StgValue_40        (br             ) [ 000]
StgValue_41        (call           ) [ 000]
StgValue_42        (br             ) [ 000]
StgValue_43        (unreachable    ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sync">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sync"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_ok">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_ok"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="done">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="done"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="error">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="error"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="din">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dout">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_start">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_start"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_working">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_working"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sc_FIFO_DCT_mA_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mA_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sc_FIFO_DCT_mB_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mB_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sc_FIFO_DCT_ssdm_thread_M_Prc1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_ssdm_thread_M_Prc1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sc_FIFO_DCT_ssdm_thread_M_Prc2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_ssdm_thread_M_Prc2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="b_a">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="b">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT::Prc2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT::Prc1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="grp_sc_FIFO_DCT_Prc2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="0" index="3" bw="1" slack="0"/>
<pin id="91" dir="0" index="4" bw="1" slack="0"/>
<pin id="92" dir="0" index="5" bw="1" slack="0"/>
<pin id="93" dir="0" index="6" bw="1" slack="0"/>
<pin id="94" dir="0" index="7" bw="8" slack="0"/>
<pin id="95" dir="0" index="8" bw="8" slack="0"/>
<pin id="96" dir="0" index="9" bw="1" slack="0"/>
<pin id="97" dir="0" index="10" bw="1" slack="0"/>
<pin id="98" dir="0" index="11" bw="18" slack="0"/>
<pin id="99" dir="0" index="12" bw="18" slack="0"/>
<pin id="100" dir="0" index="13" bw="8" slack="0"/>
<pin id="101" dir="0" index="14" bw="8" slack="0"/>
<pin id="102" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_37/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_sc_FIFO_DCT_Prc1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="0" index="3" bw="1" slack="0"/>
<pin id="123" dir="0" index="4" bw="1" slack="0"/>
<pin id="124" dir="0" index="5" bw="1" slack="0"/>
<pin id="125" dir="0" index="6" bw="1" slack="0"/>
<pin id="126" dir="0" index="7" bw="8" slack="0"/>
<pin id="127" dir="0" index="8" bw="8" slack="0"/>
<pin id="128" dir="0" index="9" bw="1" slack="0"/>
<pin id="129" dir="0" index="10" bw="1" slack="0"/>
<pin id="130" dir="0" index="11" bw="18" slack="0"/>
<pin id="131" dir="0" index="12" bw="18" slack="0"/>
<pin id="132" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sc_FIFO_DCT_ssdm_s_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sc_FIFO_DCT_ssdm_s/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sc_FIFO_DCT_ssdm_1_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sc_FIFO_DCT_ssdm_1/1 "/>
</bind>
</comp>

<comp id="154" class="1005" name="sc_FIFO_DCT_ssdm_s_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_ssdm_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="82" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="86" pin=5"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="86" pin=6"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="86" pin=7"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="86" pin=8"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="86" pin=9"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="86" pin=10"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="86" pin=11"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="86" pin=12"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="86" pin=13"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="86" pin=14"/></net>

<net id="133"><net_src comp="84" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="118" pin=6"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="118" pin=8"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="118" pin=9"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="118" pin=10"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="118" pin=11"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="118" pin=12"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="146" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_ok | {1 2 }
	Port: done | {1 2 }
	Port: error | {1 2 }
	Port: dout | {1 2 }
	Port: s_start | {1 2 }
	Port: s_working | {1 2 }
	Port: sc_FIFO_DCT_mA_V | {1 2 }
	Port: sc_FIFO_DCT_mB_V | {1 2 }
 - Input state : 
	Port: sc_FIFO_DCT::sc_FIFO_DCT : sync | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : din | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : s_start | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : s_working | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : sc_FIFO_DCT_mA_V | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : sc_FIFO_DCT_ssdm_thread_M_Prc1 | {1 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : sc_FIFO_DCT_ssdm_thread_M_Prc2 | {1 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : b_a | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : b | {1 2 }
  - Chain level:
	State 1
		StgValue_17 : 1
		StgValue_22 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   call   |  grp_sc_FIFO_DCT_Prc2_fu_86 |    1    |    2    |  14.139 |   246   |   140   |
|          | grp_sc_FIFO_DCT_Prc1_fu_118 |    0    |    0    |    0    |    96   |    43   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    1    |    2    |  14.139 |   342   |   183   |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|        b       |    0   |    8   |    8   |
|       b_a      |    0   |    8   |    8   |
|sc_FIFO_DCT_mA_V|    1   |    0   |    0   |
|sc_FIFO_DCT_mB_V|    1   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    2   |   16   |   16   |
+----------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|sc_FIFO_DCT_ssdm_s_reg_154|    1   |
+--------------------------+--------+
|           Total          |    1   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |    2   |   14   |   342  |   183  |
|   Memory  |    2   |    -   |    -   |   16   |   16   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    1   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   14   |   359  |   199  |
+-----------+--------+--------+--------+--------+--------+
