

================================================================
== Vivado HLS Report for 'yuv2rgb'
================================================================
* Date:           Sun Aug  2 12:56:54 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        yuv_filter.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.723 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40008|  2457608| 0.429 ms | 26.354 ms |  40008|  2457608|   none  |
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |    40006|  2457606|         8|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_height_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)" [yuv_filter.c:68]   --->   Operation 11 'read' 'in_height_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_width_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)" [yuv_filter.c:68]   --->   Operation 12 'read' 'in_width_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i16 %in_width_read_2 to i32" [yuv_filter.c:68]   --->   Operation 13 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i16 %in_height_read_2 to i32" [yuv_filter.c:68]   --->   Operation 14 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln68 = mul i32 %zext_ln68_1, %zext_ln68" [yuv_filter.c:68]   --->   Operation 15 'mul' 'mul_ln68' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [yuv_filter.c:85]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.34>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i32 [ 0, %0 ], [ %add_ln85, %YUV2RGB_LOOP_Y ]" [yuv_filter.c:85]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%x_0 = phi i16 [ 0, %0 ], [ %select_ln94_1, %YUV2RGB_LOOP_Y ]" [yuv_filter.c:94]   --->   Operation 18 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%y_0 = phi i16 [ 0, %0 ], [ %y, %YUV2RGB_LOOP_Y ]"   --->   Operation 19 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%icmp_ln85 = icmp eq i32 %indvar_flatten, %mul_ln68" [yuv_filter.c:85]   --->   Operation 20 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%add_ln85 = add i32 %indvar_flatten, 1" [yuv_filter.c:85]   --->   Operation 21 'add' 'add_ln85' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %2, label %YUV2RGB_LOOP_Y" [yuv_filter.c:85]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.07ns)   --->   "%x = add i16 1, %x_0" [yuv_filter.c:85]   --->   Operation 23 'add' 'x' <Predicate = (!icmp_ln85)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln88 = icmp eq i16 %y_0, %in_height_read_2" [yuv_filter.c:88]   --->   Operation 24 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln85)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.80ns)   --->   "%select_ln94 = select i1 %icmp_ln88, i16 0, i16 %y_0" [yuv_filter.c:94]   --->   Operation 25 'select' 'select_ln94' <Predicate = (!icmp_ln85)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.80ns)   --->   "%select_ln94_1 = select i1 %icmp_ln88, i16 %x, i16 %x_0" [yuv_filter.c:94]   --->   Operation 26 'select' 'select_ln94_1' <Predicate = (!icmp_ln85)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i16 %select_ln94_1 to i13" [yuv_filter.c:94]   --->   Operation 27 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln94_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %trunc_ln94, i10 0)" [yuv_filter.c:94]   --->   Operation 28 'bitconcatenate' 'zext_ln94_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i16 %select_ln94_1 to i15" [yuv_filter.c:94]   --->   Operation 29 'trunc' 'trunc_ln94_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln94_2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %trunc_ln94_1, i8 0)" [yuv_filter.c:94]   --->   Operation 30 'bitconcatenate' 'zext_ln94_2_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94 = add i23 %zext_ln94_2_cast, %zext_ln94_cast" [yuv_filter.c:94]   --->   Operation 31 'add' 'add_ln94' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i16 %select_ln94 to i23" [yuv_filter.c:94]   --->   Operation 32 'zext' 'zext_ln94' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln94_1 = add i23 %add_ln94, %zext_ln94" [yuv_filter.c:94]   --->   Operation 33 'add' 'add_ln94_1' <Predicate = (!icmp_ln85)> <Delay = 4.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (2.07ns)   --->   "%y = add i16 1, %select_ln94" [yuv_filter.c:88]   --->   Operation 34 'add' 'y' <Predicate = (!icmp_ln85)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i23 %add_ln94_1 to i64" [yuv_filter.c:94]   --->   Operation 35 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %zext_ln94_1" [yuv_filter.c:94]   --->   Operation 36 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %zext_ln94_1" [yuv_filter.c:95]   --->   Operation 37 'getelementptr' 'in_channels_ch2_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %zext_ln94_1" [yuv_filter.c:96]   --->   Operation 38 'getelementptr' 'in_channels_ch3_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 39 [4/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:94]   --->   Operation 39 'load' 'Y' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 40 [4/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:95]   --->   Operation 40 'load' 'U' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 41 [4/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:96]   --->   Operation 41 'load' 'V' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 42 [3/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:94]   --->   Operation 42 'load' 'Y' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 43 [3/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:95]   --->   Operation 43 'load' 'U' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 44 [3/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:96]   --->   Operation 44 'load' 'V' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 45 [2/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:94]   --->   Operation 45 'load' 'Y' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 46 [2/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:95]   --->   Operation 46 'load' 'U' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 47 [2/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:96]   --->   Operation 47 'load' 'V' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 6 <SV = 5> <Delay = 8.59>
ST_6 : Operation 48 [1/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:94]   --->   Operation 48 'load' 'Y' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 49 [1/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:95]   --->   Operation 49 'load' 'U' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 50 [1/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:96]   --->   Operation 50 'load' 'V' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %Y to i9" [yuv_filter.c:97]   --->   Operation 51 'zext' 'zext_ln97' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.91ns)   --->   "%C = add i9 -16, %zext_ln97" [yuv_filter.c:97]   --->   Operation 52 'add' 'C' <Predicate = (!icmp_ln85)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.99ns)   --->   "%D = xor i8 %U, -128" [yuv_filter.c:98]   --->   Operation 53 'xor' 'D' <Predicate = (!icmp_ln85)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.99ns)   --->   "%E = xor i8 %V, -128" [yuv_filter.c:99]   --->   Operation 54 'xor' 'E' <Predicate = (!icmp_ln85)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i8 %E to i17" [yuv_filter.c:101]   --->   Operation 55 'sext' 'sext_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (4.35ns)   --->   "%mul_ln101_1 = mul i17 -208, %sext_ln101" [yuv_filter.c:101]   --->   Operation 56 'mul' 'mul_ln101_1' <Predicate = (!icmp_ln85)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.7>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i9 %C to i18" [yuv_filter.c:100]   --->   Operation 57 'sext' 'sext_ln100' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (3.36ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 298, %sext_ln100" [yuv_filter.c:100]   --->   Operation 58 'mul' 'mul_ln100' <Predicate = (!icmp_ln85)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i8 %E to i18" [yuv_filter.c:100]   --->   Operation 59 'sext' 'sext_ln100_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (3.36ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 409, %sext_ln100_1" [yuv_filter.c:100]   --->   Operation 60 'mul' 'mul_ln100_1' <Predicate = (!icmp_ln85)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 61 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln100 = add i18 128, %mul_ln100" [yuv_filter.c:100]   --->   Operation 61 'add' 'add_ln100' <Predicate = (!icmp_ln85)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln100_1 = add i18 %mul_ln100_1, %add_ln100" [yuv_filter.c:100]   --->   Operation 62 'add' 'add_ln100_1' <Predicate = (!icmp_ln85)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %add_ln100_1, i32 16, i32 17)" [yuv_filter.c:100]   --->   Operation 63 'partselect' 'tmp' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.95ns)   --->   "%icmp_ln100 = icmp eq i2 %tmp, 1" [yuv_filter.c:100]   --->   Operation 64 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln85)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln101_1 = sext i8 %D to i16" [yuv_filter.c:101]   --->   Operation 65 'sext' 'sext_ln101_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (3.36ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101 = mul i16 -100, %sext_ln101_1" [yuv_filter.c:101]   --->   Operation 66 'mul' 'mul_ln101' <Predicate = (!icmp_ln85)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into DSP with root node add_ln101)   --->   "%sext_ln101_4 = sext i16 %mul_ln101 to i17" [yuv_filter.c:101]   --->   Operation 67 'sext' 'sext_ln101_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln101 = add i17 %mul_ln101_1, %sext_ln101_4" [yuv_filter.c:101]   --->   Operation 68 'add' 'add_ln101' <Predicate = (!icmp_ln85)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln101_2 = sext i17 %add_ln101 to i18" [yuv_filter.c:101]   --->   Operation 69 'sext' 'sext_ln101_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (2.13ns)   --->   "%add_ln101_1 = add i18 %add_ln100, %sext_ln101_2" [yuv_filter.c:101]   --->   Operation 70 'add' 'add_ln101_1' <Predicate = (!icmp_ln85)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %add_ln101_1, i32 16, i32 17)" [yuv_filter.c:101]   --->   Operation 71 'partselect' 'tmp_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.95ns)   --->   "%icmp_ln101 = icmp eq i2 %tmp_3, 1" [yuv_filter.c:101]   --->   Operation 72 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln101_1, i32 17)" [yuv_filter.c:101]   --->   Operation 73 'bitselect' 'tmp_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %add_ln101_1, i32 8, i32 15)" [yuv_filter.c:101]   --->   Operation 74 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%select_ln101 = select i1 %icmp_ln101, i8 -1, i8 0" [yuv_filter.c:101]   --->   Operation 75 'select' 'select_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%or_ln101 = or i1 %icmp_ln101, %tmp_4" [yuv_filter.c:101]   --->   Operation 76 'or' 'or_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.24ns) (out node of the LUT)   --->   "%G = select i1 %or_ln101, i8 %select_ln101, i8 %trunc_ln3" [yuv_filter.c:101]   --->   Operation 77 'select' 'G' <Predicate = (!icmp_ln85)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln102_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)" [yuv_filter.c:102]   --->   Operation 78 'bitconcatenate' 'shl_ln102_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i10 %shl_ln102_1 to i18" [yuv_filter.c:102]   --->   Operation 79 'sext' 'sext_ln102_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (2.13ns)   --->   "%add_ln102_1 = add i18 %add_ln100, %sext_ln102_1" [yuv_filter.c:102]   --->   Operation 80 'add' 'add_ln102_1' <Predicate = (!icmp_ln85)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.76>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %zext_ln94_1" [yuv_filter.c:103]   --->   Operation 81 'getelementptr' 'out_channels_ch1_add' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %zext_ln94_1" [yuv_filter.c:104]   --->   Operation 82 'getelementptr' 'out_channels_ch2_add' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %zext_ln94_1" [yuv_filter.c:105]   --->   Operation 83 'getelementptr' 'out_channels_ch3_add' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln100_1, i32 17)" [yuv_filter.c:100]   --->   Operation 84 'bitselect' 'tmp_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %add_ln100_1, i32 8, i32 15)" [yuv_filter.c:100]   --->   Operation 85 'partselect' 'trunc_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%select_ln100 = select i1 %icmp_ln100, i8 -1, i8 0" [yuv_filter.c:100]   --->   Operation 86 'select' 'select_ln100' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%or_ln100 = or i1 %icmp_ln100, %tmp_1" [yuv_filter.c:100]   --->   Operation 87 'or' 'or_ln100' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (1.24ns) (out node of the LUT)   --->   "%R = select i1 %or_ln100, i8 %select_ln100, i8 %trunc_ln" [yuv_filter.c:100]   --->   Operation 88 'select' 'R' <Predicate = (!icmp_ln85)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)" [yuv_filter.c:102]   --->   Operation 89 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i17 %shl_ln to i19" [yuv_filter.c:102]   --->   Operation 90 'sext' 'sext_ln102' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i18 %add_ln102_1 to i19" [yuv_filter.c:102]   --->   Operation 91 'sext' 'sext_ln102_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (2.13ns)   --->   "%add_ln102 = add i19 %sext_ln102, %sext_ln102_2" [yuv_filter.c:102]   --->   Operation 92 'add' 'add_ln102' <Predicate = (!icmp_ln85)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %add_ln102, i32 16, i32 18)" [yuv_filter.c:102]   --->   Operation 93 'partselect' 'tmp_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.13ns)   --->   "%icmp_ln102 = icmp sgt i3 %tmp_5, 0" [yuv_filter.c:102]   --->   Operation 94 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln85)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln102, i32 18)" [yuv_filter.c:102]   --->   Operation 95 'bitselect' 'tmp_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %add_ln102, i32 8, i32 15)" [yuv_filter.c:102]   --->   Operation 96 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%select_ln102 = select i1 %icmp_ln102, i8 -1, i8 0" [yuv_filter.c:102]   --->   Operation 97 'select' 'select_ln102' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%or_ln102 = or i1 %icmp_ln102, %tmp_6" [yuv_filter.c:102]   --->   Operation 98 'or' 'or_ln102' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.24ns) (out node of the LUT)   --->   "%B = select i1 %or_ln102, i8 %select_ln102, i8 %trunc_ln4" [yuv_filter.c:102]   --->   Operation 99 'select' 'B' <Predicate = (!icmp_ln85)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 100 [2/2] (3.25ns)   --->   "store i8 %R, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:103]   --->   Operation 100 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 101 [2/2] (3.25ns)   --->   "store i8 %G, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:104]   --->   Operation 101 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 102 [2/2] (3.25ns)   --->   "store i8 %B, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:105]   --->   Operation 102 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @YUV2RGB_LOOP_X_YUV2R)"   --->   Operation 103 'specloopname' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)"   --->   Operation 104 'speclooptripcount' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [yuv_filter.c:88]   --->   Operation 105 'specloopname' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)" [yuv_filter.c:88]   --->   Operation 106 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [yuv_filter.c:89]   --->   Operation 107 'specpipeline' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_9 : Operation 108 [1/2] (3.25ns)   --->   "store i8 %R, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:103]   --->   Operation 108 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 109 [1/2] (3.25ns)   --->   "store i8 %G, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:104]   --->   Operation 109 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 110 [1/2] (3.25ns)   --->   "store i8 %B, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:105]   --->   Operation 110 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_2)" [yuv_filter.c:106]   --->   Operation 111 'specregionend' 'empty' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "br label %1" [yuv_filter.c:88]   --->   Operation 112 'br' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_2, 0" [yuv_filter.c:108]   --->   Operation 113 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_2, 1" [yuv_filter.c:108]   --->   Operation 114 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "ret { i16, i16 } %mrv_1" [yuv_filter.c:108]   --->   Operation 115 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.38ns
The critical path consists of the following:
	wire read on port 'in_height_read' (yuv_filter.c:68) [9]  (0 ns)
	'mul' operation of DSP[13] ('mul_ln68', yuv_filter.c:68) [13]  (6.38 ns)

 <State 2>: 7.34ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', yuv_filter.c:88) [18]  (0 ns)
	'icmp' operation ('icmp_ln88', yuv_filter.c:88) [26]  (2.43 ns)
	'select' operation ('select_ln94', yuv_filter.c:94) [27]  (0.805 ns)
	'add' operation ('add_ln94_1', yuv_filter.c:94) [38]  (4.11 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('in_channels_ch1_addr', yuv_filter.c:94) [40]  (0 ns)
	'load' operation ('Y', yuv_filter.c:94) on array 'in_channels_ch1' [46]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('Y', yuv_filter.c:94) on array 'in_channels_ch1' [46]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('Y', yuv_filter.c:94) on array 'in_channels_ch1' [46]  (3.25 ns)

 <State 6>: 8.59ns
The critical path consists of the following:
	'load' operation ('V', yuv_filter.c:96) on array 'in_channels_ch3' [48]  (3.25 ns)
	'xor' operation ('E', yuv_filter.c:99) [52]  (0.99 ns)
	'mul' operation ('mul_ln101_1', yuv_filter.c:101) [70]  (4.35 ns)

 <State 7>: 10.7ns
The critical path consists of the following:
	'mul' operation of DSP[58] ('mul_ln100', yuv_filter.c:100) [54]  (3.36 ns)
	'add' operation of DSP[58] ('add_ln100', yuv_filter.c:100) [58]  (3.02 ns)
	'add' operation ('add_ln101_1', yuv_filter.c:101) [73]  (2.14 ns)
	'icmp' operation ('icmp_ln101', yuv_filter.c:101) [75]  (0.959 ns)
	'select' operation ('select_ln101', yuv_filter.c:101) [78]  (0 ns)
	'select' operation ('G', yuv_filter.c:101) [80]  (1.25 ns)

 <State 8>: 7.77ns
The critical path consists of the following:
	'add' operation ('add_ln102', yuv_filter.c:102) [87]  (2.14 ns)
	'icmp' operation ('icmp_ln102', yuv_filter.c:102) [89]  (1.13 ns)
	'or' operation ('or_ln102', yuv_filter.c:102) [93]  (0 ns)
	'select' operation ('B', yuv_filter.c:102) [94]  (1.25 ns)
	'store' operation ('store_ln105', yuv_filter.c:105) of variable 'B', yuv_filter.c:102 on array 'out_channels_ch3' [97]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln103', yuv_filter.c:103) of variable 'R', yuv_filter.c:100 on array 'out_channels_ch1' [95]  (3.25 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
