============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Apr 03 2024  11:31:21 pm
  Module:                 boundFlasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin counter_reg[2]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     136                  
     Required Time:=    2764                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     264                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  flick            -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g41/Y            -       A->Y  F     CLKINVX20      1 10.0    18    12    2512    (-,-) 
  g39/Y            -       B->Y  R     NOR2X8         1  8.4    61    37    2549    (-,-) 
  g12954/Y         -       B->Y  F     NOR2X6         1 10.0    50    46    2596    (-,-) 
  g12952/Y         -       B->Y  R     NAND2X8        1 18.1    56    44    2640    (-,-) 
  g23/Y            -       A->Y  F     CLKINVX20     14 70.3    71    58    2698    (-,-) 
  g12339__1881/Y   -       A1->Y R     OAI21X4        1  4.5    90    66    2764    (-,-) 
  counter_reg[2]/D -       -     R     DFFRX1         1    -     -     0    2764    (-,-) 
#-----------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin leds_reg[14]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      97                  
     Required Time:=    2803                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     303                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g27/Y           -       B->Y  R     NOR2X8         1 18.1   141    50    2550    (-,-) 
  g26/Y           -       A->Y  F     CLKINVX20     14 70.3    83    90    2640    (-,-) 
  g12471__6417/Y  -       B->Y  R     NOR2X4         1  6.9    90    68    2708    (-,-) 
  g12426__13019/Y -       B->Y  F     NOR2X4         1  7.0    55    58    2765    (-,-) 
  g12902__9945/Y  -       B->Y  R     NAND2X4        1  4.6    45    37    2803    (-,-) 
  leds_reg[14]/D  -       -     R     DFFHQX1        1    -     -     0    2803    (-,-) 
#----------------------------------------------------------------------------------------



Path 3: MET (1 ps) Setup Check with Pin leds_reg[11]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      97                  
     Required Time:=    2803                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     302                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g27/Y           -       B->Y  R     NOR2X8         1 18.1   141    50    2550    (-,-) 
  g26/Y           -       A->Y  F     CLKINVX20     14 70.3    83    90    2640    (-,-) 
  g12466__9945/Y  -       B->Y  R     NOR2X4         1  6.9    85    68    2708    (-,-) 
  g12412__13012/Y -       B->Y  F     NOR2X4         1  7.0    58    56    2764    (-,-) 
  g12892__5115/Y  -       B->Y  R     NAND2X4        1  4.6    46    38    2802    (-,-) 
  leds_reg[11]/D  -       -     R     DFFHQX1        1    -     -     0    2802    (-,-) 
#----------------------------------------------------------------------------------------



Path 4: MET (1 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     112                  
     Required Time:=    2788                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     288                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g30/Y          -       B->Y  F     NOR2X8         1 10.0    64    20    2520    (-,-) 
  g29/Y          -       B->Y  R     NOR2X8         1  6.1    67    47    2568    (-,-) 
  g12392__1881/Y -       B->Y  R     CLKAND2X6      2 11.9    49    94    2662    (-,-) 
  g12951/Y       -       B->Y  F     NAND2X4        1  7.1   110    66    2728    (-,-) 
  g12950/Y       -       A->Y  R     NAND2X4        1  4.7    52    60    2788    (-,-) 
  state_reg[1]/D -       -     R     DFFRHQX1       1    -     -     0    2788    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (1 ps) Setup Check with Pin counter_reg[29]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y    -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y    -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y    -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y          -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12335__7098/Y    -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[29]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#------------------------------------------------------------------------------------------



Path 6: MET (1 ps) Setup Check with Pin counter_reg[28]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y    -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y    -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y    -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y          -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12334__8246/Y    -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[28]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#------------------------------------------------------------------------------------------



Path 7: MET (1 ps) Setup Check with Pin counter_reg[26]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y    -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y    -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y    -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y          -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12332__1705/Y    -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[26]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#------------------------------------------------------------------------------------------



Path 8: MET (1 ps) Setup Check with Pin counter_reg[23]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y    -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y    -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y    -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y          -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12329__3680/Y    -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[23]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#------------------------------------------------------------------------------------------



Path 9: MET (1 ps) Setup Check with Pin counter_reg[21]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y    -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y    -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y    -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y          -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12327__5526/Y    -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[21]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#------------------------------------------------------------------------------------------



Path 10: MET (1 ps) Setup Check with Pin counter_reg[19]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y    -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y    -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y    -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y          -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12324__6260/Y    -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[19]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#------------------------------------------------------------------------------------------



Path 11: MET (1 ps) Setup Check with Pin counter_reg[16]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y    -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y    -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y    -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y          -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12353__5107/Y    -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[16]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#------------------------------------------------------------------------------------------



Path 12: MET (1 ps) Setup Check with Pin counter_reg[15]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y    -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y    -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y    -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y          -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12352__2398/Y    -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[15]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#------------------------------------------------------------------------------------------



Path 13: MET (1 ps) Setup Check with Pin counter_reg[14]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y    -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y    -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y    -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y          -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12351__5477/Y    -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[14]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#------------------------------------------------------------------------------------------



Path 14: MET (1 ps) Setup Check with Pin counter_reg[12]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y    -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y    -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y    -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y          -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12349__7410/Y    -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[12]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#------------------------------------------------------------------------------------------



Path 15: MET (1 ps) Setup Check with Pin counter_reg[11]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y    -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y    -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y    -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y          -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12348__1666/Y    -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[11]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#------------------------------------------------------------------------------------------



Path 16: MET (1 ps) Setup Check with Pin counter_reg[9]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y   -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y   -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y   -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y         -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12346__2883/Y   -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[9]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#-----------------------------------------------------------------------------------------



Path 17: MET (1 ps) Setup Check with Pin counter_reg[5]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y   -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y   -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y   -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y         -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12342__4733/Y   -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[5]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#-----------------------------------------------------------------------------------------



Path 18: MET (1 ps) Setup Check with Pin counter_reg[3]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y   -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y   -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y   -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y         -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12340__5115/Y   -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[3]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#-----------------------------------------------------------------------------------------



Path 19: MET (1 ps) Setup Check with Pin counter_reg[1]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y   -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y   -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y   -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y         -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12338__6131/Y   -       A1->Y R     OAI21X4        1  4.7    90    70    2775    (-,-) 
  counter_reg[1]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#-----------------------------------------------------------------------------------------



Path 20: MET (1 ps) Setup Check with Pin leds_reg[3]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      97                  
     Required Time:=    2803                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     302                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g27/Y           -       B->Y  R     NOR2X8         1 18.1   141    50    2550    (-,-) 
  g26/Y           -       A->Y  F     CLKINVX20     14 70.3    83    90    2640    (-,-) 
  g12454__2802/Y  -       B->Y  R     NOR2X4         1  6.9    85    68    2708    (-,-) 
  g12416__13011/Y -       B->Y  F     NOR2X4         1  7.0    58    56    2763    (-,-) 
  g12888__6131/Y  -       B->Y  R     NAND2X4        1  4.6    46    38    2802    (-,-) 
  leds_reg[3]/D   -       -     R     DFFHQX1        1    -     -     0    2802    (-,-) 
#----------------------------------------------------------------------------------------



Path 21: MET (1 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     121                  
     Required Time:=    2779                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     278                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g30/Y          -       B->Y  F     NOR2X8         1 10.0    64    20    2520    (-,-) 
  g29/Y          -       B->Y  R     NOR2X8         1  6.1    67    47    2568    (-,-) 
  g12392__1881/Y -       B->Y  R     CLKAND2X6      2 11.9    49    94    2662    (-,-) 
  g76/Y          -       B->Y  F     NAND2X4        1  5.4    83    59    2721    (-,-) 
  g73/Y          -       B->Y  R     NAND2X2        1  4.7    82    57    2778    (-,-) 
  state_reg[0]/D -       -     R     DFFRHQX2       1    -     -     0    2778    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (1 ps) Setup Check with Pin leds_reg[9]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      97                  
     Required Time:=    2803                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     302                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g27/Y           -       B->Y  R     NOR2X8         1 18.1   141    50    2550    (-,-) 
  g26/Y           -       A->Y  F     CLKINVX20     14 70.3    83    90    2640    (-,-) 
  g12451__6783/Y  -       B->Y  R     NOR2X4         1  6.9    84    68    2708    (-,-) 
  g12422__13014/Y -       B->Y  F     NOR2X4         1  7.0    58    56    2763    (-,-) 
  g12898__6161/Y  -       B->Y  R     NAND2X4        1  4.7    46    38    2802    (-,-) 
  leds_reg[9]/D   -       -     R     DFFHQX4        1    -     -     0    2802    (-,-) 
#----------------------------------------------------------------------------------------



Path 23: MET (1 ps) Setup Check with Pin counter_reg[20]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     123                  
     Required Time:=    2777                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y    -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y    -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y    -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y          -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12325__4319/Y    -       A1->Y R     OAI21X4        1  4.7    89    70    2775    (-,-) 
  counter_reg[20]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#------------------------------------------------------------------------------------------



Path 24: MET (1 ps) Setup Check with Pin counter_reg[7]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     123                  
     Required Time:=    2777                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     276                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)     11 75.7     0     0    2500    (-,-) 
  g12388__6131/Y   -       B->Y  R     NOR2X8         1  6.9    63    29    2529    (-,-) 
  g12376__8246/Y   -       B->Y  F     NOR2X4         1 10.0    72    54    2583    (-,-) 
  g12364__2802/Y   -       B->Y  R     NAND2X8        2 20.7    64    54    2637    (-,-) 
  g12361/Y         -       A->Y  F     CLKINVX20     17 84.9    84    68    2705    (-,-) 
  g12344__9315/Y   -       A1->Y R     OAI21X4        1  4.7    89    70    2775    (-,-) 
  counter_reg[7]/D -       -     R     DFFRHQX1       1    -     -     0    2776    (-,-) 
#-----------------------------------------------------------------------------------------



Path 25: MET (2 ps) Setup Check with Pin leds_reg[10]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      96                  
     Required Time:=    2804                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     302                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g27/Y           -       B->Y  R     NOR2X8         1 18.1   141    50    2550    (-,-) 
  g26/Y           -       A->Y  F     CLKINVX20     14 70.3    83    90    2640    (-,-) 
  g12447__4319/Y  -       B->Y  R     NOR2X4         1  6.9    85    68    2708    (-,-) 
  g12406__13010/Y -       B->Y  F     NOR2X4         1  7.0    58    56    2764    (-,-) 
  g12890__1881/Y  -       B->Y  R     NAND2X4        1  4.6    44    38    2802    (-,-) 
  leds_reg[10]/D  -       -     R     DFFHQX1        1    -     -     0    2802    (-,-) 
#----------------------------------------------------------------------------------------



Path 26: MET (2 ps) Setup Check with Pin leds_reg[1]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      97                  
     Required Time:=    2803                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     302                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g27/Y           -       B->Y  R     NOR2X8         1 18.1   141    50    2550    (-,-) 
  g26/Y           -       A->Y  F     CLKINVX20     14 70.3    83    90    2640    (-,-) 
  g12470__7410/Y  -       B->Y  R     NOR2X4         1  6.9    84    68    2708    (-,-) 
  g12405__13013/Y -       B->Y  F     NOR2X4         1  7.0    58    55    2763    (-,-) 
  g12912__2883/Y  -       B->Y  R     NAND2X4        1  4.7    44    38    2801    (-,-) 
  leds_reg[1]/D   -       -     R     DFFHQX4        1    -     -     0    2802    (-,-) 
#----------------------------------------------------------------------------------------



Path 27: MET (2 ps) Setup Check with Pin leds_reg[4]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      97                  
     Required Time:=    2803                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     301                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g27/Y           -       B->Y  R     NOR2X8         1 18.1   141    50    2550    (-,-) 
  g26/Y           -       A->Y  F     CLKINVX20     14 70.3    83    90    2640    (-,-) 
  g12448__8428/Y  -       B->Y  R     NOR2X4         1  6.9    85    68    2708    (-,-) 
  g12417__13018/Y -       B->Y  F     NOR2X4         1  7.0    55    56    2764    (-,-) 
  g12886__7098/Y  -       B->Y  R     NAND2X4        1  4.6    46    37    2801    (-,-) 
  leds_reg[4]/D   -       -     R     DFFHQX1        1    -     -     0    2801    (-,-) 
#----------------------------------------------------------------------------------------



Path 28: MET (2 ps) Setup Check with Pin leds_reg[0]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (F) leds_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      42                  
     Required Time:=    2858                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     356                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     R     (arrival)      5 34.0     0     0    2500    (-,-) 
  g13005/Y        (a)     A->Y  F     CLKINVX4      37 10.2    52    29    2529    (-,-) 
  g12557__13007/Y -       B->Y  F     CLKAND2X6      8 40.7   133   132    2661    (-,-) 
  g13006/Y        -       B->Y  R     NOR2X2         1  5.4   111    99    2760    (-,-) 
  g12942__13090/Y -       B->Y  F     NAND2X2        1  4.7   108    96    2856    (-,-) 
  leds_reg[0]/D   -       -     F     DFFHQX4        1    -     -     0    2856    (-,-) 
#----------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (2 ps) Setup Check with Pin leds_reg[13]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      97                  
     Required Time:=    2803                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     301                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g27/Y           -       B->Y  R     NOR2X8         1 18.1   141    50    2550    (-,-) 
  g26/Y           -       A->Y  F     CLKINVX20     14 70.3    83    90    2640    (-,-) 
  g12476__6260/Y  -       B->Y  R     NOR2X4         1  6.9    85    68    2708    (-,-) 
  g12425__13020/Y -       B->Y  F     NOR2X4         1  7.0    55    56    2764    (-,-) 
  g12896__4733/Y  -       B->Y  R     NAND2X4        1  4.6    45    37    2801    (-,-) 
  leds_reg[13]/D  -       -     R     DFFHQX1        1    -     -     0    2801    (-,-) 
#----------------------------------------------------------------------------------------



Path 30: MET (2 ps) Setup Check with Pin leds_reg[12]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      97                  
     Required Time:=    2803                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     301                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g27/Y           -       B->Y  R     NOR2X8         1 18.1   141    50    2550    (-,-) 
  g26/Y           -       A->Y  F     CLKINVX20     14 70.3    83    90    2640    (-,-) 
  g12477__4319/Y  -       B->Y  R     NOR2X4         1  6.9    85    68    2708    (-,-) 
  g12424__13021/Y -       B->Y  F     NOR2X4         1  7.0    55    56    2764    (-,-) 
  g12894__7482/Y  -       B->Y  R     NAND2X4        1  4.6    45    37    2801    (-,-) 
  leds_reg[12]/D  -       -     R     DFFHQX1        1    -     -     0    2801    (-,-) 
#----------------------------------------------------------------------------------------



Path 31: MET (3 ps) Setup Check with Pin leds_reg[2]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      96                  
     Required Time:=    2804                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     300                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g27/Y           -       B->Y  R     NOR2X8         1 18.1   141    50    2550    (-,-) 
  g26/Y           -       A->Y  F     CLKINVX20     14 70.3    83    90    2640    (-,-) 
  g12452__3680/Y  -       B->Y  R     NOR2X4         1  6.9    84    68    2708    (-,-) 
  g12415__13023/Y -       B->Y  F     NOR2X4         1  7.0    55    55    2763    (-,-) 
  g12900__9315/Y  -       B->Y  R     NAND2X4        1  4.6    44    37    2800    (-,-) 
  leds_reg[2]/D   -       -     R     DFFHQX1        1    -     -     0    2800    (-,-) 
#----------------------------------------------------------------------------------------



Path 32: MET (3 ps) Setup Check with Pin leds_reg[15]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     106                  
     Required Time:=    2794                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     290                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g12492__7098/Y  -       B->Y  R     NOR2X8         1 12.4    84    39    2539    (-,-) 
  g12488/Y        -       A->Y  F     CLKINVX12      5 26.1    54    57    2596    (-,-) 
  g12487/Y        -       A->Y  R     CLKINVX16     12 59.0    66    53    2649    (-,-) 
  g12427__13009/Y -       A1->Y F     AOI21X4        1  5.6    96    78    2727    (-,-) 
  g13044/Y        -       B0->Y R     OAI2BB1X2      1  4.6    76    63    2790    (-,-) 
  leds_reg[15]/D  -       -     R     DFFHQX1        1    -     -     0    2790    (-,-) 
#----------------------------------------------------------------------------------------



Path 33: MET (4 ps) Setup Check with Pin leds_reg[7]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      95                  
     Required Time:=    2805                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     302                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g27/Y           -       B->Y  R     NOR2X8         1 18.1   141    50    2550    (-,-) 
  g26/Y           -       A->Y  F     CLKINVX20     14 70.3    83    90    2640    (-,-) 
  g12460__1881/Y  -       B->Y  R     NOR2X4         1  6.9    87    68    2708    (-,-) 
  g12420__13022/Y -       B->Y  F     NOR2X4         1  7.0    55    57    2764    (-,-) 
  g12882__5122/Y  -       B->Y  R     NAND2X4        1  4.6    38    37    2802    (-,-) 
  leds_reg[7]/D   -       -     R     DFFHQX1        1    -     -     0    2802    (-,-) 
#----------------------------------------------------------------------------------------



Path 34: MET (4 ps) Setup Check with Pin leds_reg[5]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      95                  
     Required Time:=    2805                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     302                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g27/Y           -       B->Y  R     NOR2X8         1 18.1   141    50    2550    (-,-) 
  g26/Y           -       A->Y  F     CLKINVX20     14 70.3    83    90    2640    (-,-) 
  g12467__2883/Y  -       B->Y  R     NOR2X4         1  6.9    87    68    2708    (-,-) 
  g12418__13017/Y -       B->Y  F     NOR2X4         1  7.0    55    57    2764    (-,-) 
  g12878__2802/Y  -       B->Y  R     NAND2X4        1  4.6    38    37    2802    (-,-) 
  leds_reg[5]/D   -       -     R     DFFHQX1        1    -     -     0    2802    (-,-) 
#----------------------------------------------------------------------------------------



Path 35: MET (4 ps) Setup Check with Pin leds_reg[6]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      95                  
     Required Time:=    2805                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     301                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g27/Y           -       B->Y  R     NOR2X8         1 18.1   141    50    2550    (-,-) 
  g26/Y           -       A->Y  F     CLKINVX20     14 70.3    83    90    2640    (-,-) 
  g12458__7098/Y  -       B->Y  R     NOR2X4         1  6.9    85    68    2708    (-,-) 
  g12419__13016/Y -       B->Y  F     NOR2X4         1  7.0    55    56    2764    (-,-) 
  g12880__1705/Y  -       B->Y  R     NAND2X4        1  4.6    38    37    2801    (-,-) 
  leds_reg[6]/D   -       -     R     DFFHQX1        1    -     -     0    2801    (-,-) 
#----------------------------------------------------------------------------------------



Path 36: MET (4 ps) Setup Check with Pin leds_reg[8]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) leds_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      95                  
     Required Time:=    2805                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     301                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst             -       -     F     (arrival)      5 34.0     0     0    2500    (-,-) 
  g27/Y           -       B->Y  R     NOR2X8         1 18.1   141    50    2550    (-,-) 
  g26/Y           -       A->Y  F     CLKINVX20     14 70.3    83    90    2640    (-,-) 
  g12475__5107/Y  -       B->Y  R     NOR2X4         1  6.9    82    68    2708    (-,-) 
  g12421__13015/Y -       B->Y  F     NOR2X4         1  7.0    58    55    2762    (-,-) 
  g12884__8246/Y  -       B->Y  R     NAND2X4        1  4.6    38    38    2801    (-,-) 
  leds_reg[8]/D   -       -     R     DFFHQX1        1    -     -     0    2801    (-,-) 
#----------------------------------------------------------------------------------------



Path 37: MET (9 ps) Setup Check with Pin counter_reg[31]/CK->D
          Group: clk
     Startpoint: (R) counter_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) counter_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
         Data Path:-    2768                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  counter_reg[0]/CK           -       -     R     (arrival)     51    -     0     -       0    (-,-) 
  counter_reg[0]/Q            -       CK->Q R     SDFFRHQX1      4 14.4   231   354     354    (-,-) 
  inc_add_59_40_g965__3680/Y  -       A->Y  F     NAND2X2        2  8.1   172   170     523    (-,-) 
  inc_add_59_40_g943__2883/Y  -       B->Y  R     NOR2X2         2  8.8   165   137     661    (-,-) 
  g13049/Y                    -       D->Y  F     NAND4BX2       1  4.5   267   186     847    (-,-) 
  g3/Y                        -       A->Y  R     INVXL          2  7.9   231   205    1052    (-,-) 
  inc_add_59_40_g941__9315/Y  -       B->Y  R     AND2X1         2  7.9   138   229    1281    (-,-) 
  inc_add_59_40_g939__4733/Y  -       B->Y  R     AND2X2         2  8.8    98   200    1481    (-,-) 
  inc_add_59_40_g936__1881/Y  -       B->Y  F     NAND2X2        2  9.5   184   131    1612    (-,-) 
  inc_add_59_40_g2__8428/Y    -       D->Y  R     NOR4BBX4       2  7.9   219   148    1760    (-,-) 
  inc_add_59_40_g931__8246/Y  -       AN->Y R     NOR2BX1        1  5.5   270   219    1978    (-,-) 
  inc_add_59_40_g924__5526/CO -       B->CO R     ADDHX1         2  8.2   144   250    2228    (-,-) 
  inc_add_59_40_g921__6260/Y  -       C->Y  F     NAND3X1        1  5.1   305   210    2438    (-,-) 
  g13043/Y                    -       B->Y  F     CLKXOR2X2      1  7.1    96   248    2685    (-,-) 
  g12322__2398/Y              -       A0->Y R     OAI21X4        1  4.7    90    82    2767    (-,-) 
  counter_reg[31]/D           -       -     R     DFFRHQX1       1    -     -     0    2768    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 38: MET (12 ps) Setup Check with Pin counter_reg[22]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     265                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g41/Y             -       A->Y  F     CLKINVX20      1 10.0    18    12    2512    (-,-) 
  g39/Y             -       B->Y  R     NOR2X8         1  8.4    61    37    2549    (-,-) 
  g12954/Y          -       B->Y  F     NOR2X6         1 10.0    50    46    2596    (-,-) 
  g12952/Y          -       B->Y  R     NAND2X8        1 18.1    56    44    2640    (-,-) 
  g23/Y             -       A->Y  F     CLKINVX20     14 70.3    71    58    2698    (-,-) 
  g12328__6783/Y    -       A1->Y R     OAI21X4        1  4.7    90    66    2764    (-,-) 
  counter_reg[22]/D -       -     R     DFFRHQX1       1    -     -     0    2765    (-,-) 
#------------------------------------------------------------------------------------------



Path 39: MET (12 ps) Setup Check with Pin counter_reg[17]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     265                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g41/Y             -       A->Y  F     CLKINVX20      1 10.0    18    12    2512    (-,-) 
  g39/Y             -       B->Y  R     NOR2X8         1  8.4    61    37    2549    (-,-) 
  g12954/Y          -       B->Y  F     NOR2X6         1 10.0    50    46    2596    (-,-) 
  g12952/Y          -       B->Y  R     NAND2X8        1 18.1    56    44    2640    (-,-) 
  g23/Y             -       A->Y  F     CLKINVX20     14 70.3    71    58    2698    (-,-) 
  g12354__6260/Y    -       A1->Y R     OAI21X4        1  4.7    90    66    2764    (-,-) 
  counter_reg[17]/D -       -     R     DFFRHQX1       1    -     -     0    2765    (-,-) 
#------------------------------------------------------------------------------------------



Path 40: MET (12 ps) Setup Check with Pin counter_reg[18]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     265                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g41/Y             -       A->Y  F     CLKINVX20      1 10.0    18    12    2512    (-,-) 
  g39/Y             -       B->Y  R     NOR2X8         1  8.4    61    37    2549    (-,-) 
  g12954/Y          -       B->Y  F     NOR2X6         1 10.0    50    46    2596    (-,-) 
  g12952/Y          -       B->Y  R     NAND2X8        1 18.1    56    44    2640    (-,-) 
  g23/Y             -       A->Y  F     CLKINVX20     14 70.3    71    58    2698    (-,-) 
  g12326__8428/Y    -       A1->Y R     OAI21X4        1  4.7    90    66    2764    (-,-) 
  counter_reg[18]/D -       -     R     DFFRHQX1       1    -     -     0    2765    (-,-) 
#------------------------------------------------------------------------------------------



Path 41: MET (12 ps) Setup Check with Pin counter_reg[13]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     265                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g41/Y             -       A->Y  F     CLKINVX20      1 10.0    18    12    2512    (-,-) 
  g39/Y             -       B->Y  R     NOR2X8         1  8.4    61    37    2549    (-,-) 
  g12954/Y          -       B->Y  F     NOR2X6         1 10.0    50    46    2596    (-,-) 
  g12952/Y          -       B->Y  R     NAND2X8        1 18.1    56    44    2640    (-,-) 
  g23/Y             -       A->Y  F     CLKINVX20     14 70.3    71    58    2698    (-,-) 
  g12350__6417/Y    -       A1->Y R     OAI21X4        1  4.7    90    66    2764    (-,-) 
  counter_reg[13]/D -       -     R     DFFRHQX1       1    -     -     0    2765    (-,-) 
#------------------------------------------------------------------------------------------



Path 42: MET (12 ps) Setup Check with Pin counter_reg[8]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     265                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  flick            -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g41/Y            -       A->Y  F     CLKINVX20      1 10.0    18    12    2512    (-,-) 
  g39/Y            -       B->Y  R     NOR2X8         1  8.4    61    37    2549    (-,-) 
  g12954/Y         -       B->Y  F     NOR2X6         1 10.0    50    46    2596    (-,-) 
  g12952/Y         -       B->Y  R     NAND2X8        1 18.1    56    44    2640    (-,-) 
  g23/Y            -       A->Y  F     CLKINVX20     14 70.3    71    58    2698    (-,-) 
  g12345__9945/Y   -       A1->Y R     OAI21X4        1  4.7    90    66    2764    (-,-) 
  counter_reg[8]/D -       -     R     DFFRHQX1       1    -     -     0    2765    (-,-) 
#-----------------------------------------------------------------------------------------



Path 43: MET (12 ps) Setup Check with Pin counter_reg[10]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     265                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g41/Y             -       A->Y  F     CLKINVX20      1 10.0    18    12    2512    (-,-) 
  g39/Y             -       B->Y  R     NOR2X8         1  8.4    61    37    2549    (-,-) 
  g12954/Y          -       B->Y  F     NOR2X6         1 10.0    50    46    2596    (-,-) 
  g12952/Y          -       B->Y  R     NAND2X8        1 18.1    56    44    2640    (-,-) 
  g23/Y             -       A->Y  F     CLKINVX20     14 70.3    71    58    2698    (-,-) 
  g12347__2346/Y    -       A1->Y R     OAI21X4        1  4.7    90    66    2764    (-,-) 
  counter_reg[10]/D -       -     R     DFFRHQX1       1    -     -     0    2765    (-,-) 
#------------------------------------------------------------------------------------------



Path 44: MET (12 ps) Setup Check with Pin counter_reg[6]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     265                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  flick            -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g41/Y            -       A->Y  F     CLKINVX20      1 10.0    18    12    2512    (-,-) 
  g39/Y            -       B->Y  R     NOR2X8         1  8.4    61    37    2549    (-,-) 
  g12954/Y         -       B->Y  F     NOR2X6         1 10.0    50    46    2596    (-,-) 
  g12952/Y         -       B->Y  R     NAND2X8        1 18.1    56    44    2640    (-,-) 
  g23/Y            -       A->Y  F     CLKINVX20     14 70.3    71    58    2698    (-,-) 
  g12343__6161/Y   -       A1->Y R     OAI21X4        1  4.7    90    66    2764    (-,-) 
  counter_reg[6]/D -       -     R     DFFRHQX1       1    -     -     0    2765    (-,-) 
#-----------------------------------------------------------------------------------------



Path 45: MET (12 ps) Setup Check with Pin counter_reg[24]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     265                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g41/Y             -       A->Y  F     CLKINVX20      1 10.0    18    12    2512    (-,-) 
  g39/Y             -       B->Y  R     NOR2X8         1  8.4    61    37    2549    (-,-) 
  g12954/Y          -       B->Y  F     NOR2X6         1 10.0    50    46    2596    (-,-) 
  g12952/Y          -       B->Y  R     NAND2X8        1 18.1    56    44    2640    (-,-) 
  g23/Y             -       A->Y  F     CLKINVX20     14 70.3    71    58    2698    (-,-) 
  g12330__1617/Y    -       A1->Y R     OAI21X4        1  4.7    90    66    2764    (-,-) 
  counter_reg[24]/D -       -     R     DFFRHQX1       1    -     -     0    2765    (-,-) 
#------------------------------------------------------------------------------------------



Path 46: MET (12 ps) Setup Check with Pin counter_reg[27]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     265                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g41/Y             -       A->Y  F     CLKINVX20      1 10.0    18    12    2512    (-,-) 
  g39/Y             -       B->Y  R     NOR2X8         1  8.4    61    37    2549    (-,-) 
  g12954/Y          -       B->Y  F     NOR2X6         1 10.0    50    46    2596    (-,-) 
  g12952/Y          -       B->Y  R     NAND2X8        1 18.1    56    44    2640    (-,-) 
  g23/Y             -       A->Y  F     CLKINVX20     14 70.3    71    58    2698    (-,-) 
  g12333__5122/Y    -       A1->Y R     OAI21X4        1  4.7    90    66    2764    (-,-) 
  counter_reg[27]/D -       -     R     DFFRHQX1       1    -     -     0    2765    (-,-) 
#------------------------------------------------------------------------------------------



Path 47: MET (12 ps) Setup Check with Pin counter_reg[25]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     124                  
     Required Time:=    2776                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     265                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g41/Y             -       A->Y  F     CLKINVX20      1 10.0    18    12    2512    (-,-) 
  g39/Y             -       B->Y  R     NOR2X8         1  8.4    61    37    2549    (-,-) 
  g12954/Y          -       B->Y  F     NOR2X6         1 10.0    50    46    2596    (-,-) 
  g12952/Y          -       B->Y  R     NAND2X8        1 18.1    56    44    2640    (-,-) 
  g23/Y             -       A->Y  F     CLKINVX20     14 70.3    71    58    2698    (-,-) 
  g12331__2802/Y    -       A1->Y R     OAI21X4        1  4.7    90    66    2764    (-,-) 
  counter_reg[25]/D -       -     R     DFFRHQX1       1    -     -     0    2765    (-,-) 
#------------------------------------------------------------------------------------------



Path 48: MET (12 ps) Setup Check with Pin counter_reg[4]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     123                  
     Required Time:=    2777                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     265                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  flick            -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g41/Y            -       A->Y  F     CLKINVX20      1 10.0    18    12    2512    (-,-) 
  g39/Y            -       B->Y  R     NOR2X8         1  8.4    61    37    2549    (-,-) 
  g12954/Y         -       B->Y  F     NOR2X6         1 10.0    50    46    2596    (-,-) 
  g12952/Y         -       B->Y  R     NAND2X8        1 18.1    56    44    2640    (-,-) 
  g23/Y            -       A->Y  F     CLKINVX20     14 70.3    71    58    2698    (-,-) 
  g12341__7482/Y   -       A1->Y R     OAI21X4        1  4.7    89    66    2764    (-,-) 
  counter_reg[4]/D -       -     R     DFFRHQX1       1    -     -     0    2765    (-,-) 
#-----------------------------------------------------------------------------------------



Path 49: MET (12 ps) Setup Check with Pin counter_reg[30]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     123                  
     Required Time:=    2777                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     265                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     R     (arrival)     11 75.8     0     0    2500    (-,-) 
  g41/Y             -       A->Y  F     CLKINVX20      1 10.0    18    12    2512    (-,-) 
  g39/Y             -       B->Y  R     NOR2X8         1  8.4    61    37    2549    (-,-) 
  g12954/Y          -       B->Y  F     NOR2X6         1 10.0    50    46    2596    (-,-) 
  g12952/Y          -       B->Y  R     NAND2X8        1 18.1    56    44    2640    (-,-) 
  g23/Y             -       A->Y  F     CLKINVX20     14 70.3    71    58    2698    (-,-) 
  g12323__5107/Y    -       A1->Y R     OAI21X4        1  4.7    89    66    2764    (-,-) 
  counter_reg[30]/D -       -     R     DFFRHQX1       1    -     -     0    2765    (-,-) 
#------------------------------------------------------------------------------------------



Path 50: MET (52 ps) Late External Delay Assertion at pin leds[10]
          Group: clk
     Startpoint: (R) leds_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) leds[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
      Output Delay:-    2500                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=      52                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_5_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  leds_reg[10]/CK -       -     R     (arrival)     51    -     0     -       0    (-,-) 
  leds_reg[10]/Q  -       CK->Q F     DFFHQX1        4 15.0   260   348     348    (-,-) 
  leds[10]        -       -     F     (port)         -    -     -     0     348    (-,-) 
#----------------------------------------------------------------------------------------

