{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700554516516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700554516516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 02:15:16 2023 " "Processing started: Tue Nov 21 02:15:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700554516516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554516516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaHdmi -c vgaHdmi " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaHdmi -c vgaHdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554516516 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1700554516905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/TopModule.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/TopModule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Test_TopModule.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Test_TopModule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_TopModule " "Found entity 1: Test_TopModule" {  } { { "src/Test_TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Test_TopModule.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Comparators/Equal_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Comparators/Equal_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Equal_N " "Found entity 1: Equal_N" {  } { { "src/Comparators/Equal_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Comparators/Equal_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Comparators/Equal_with_enabler_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Comparators/Equal_with_enabler_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Equal_with_enabler_N " "Found entity 1: Equal_with_enabler_N" {  } { { "src/Comparators/Equal_with_enabler_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Comparators/Equal_with_enabler_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Complements/A1_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Complements/A1_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A1_N " "Found entity 1: A1_N" {  } { { "src/Complements/A1_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Complements/A1_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Decoder_3x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_3x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3x8 " "Found entity 1: Decoder_3x8" {  } { { "src/Decoders/Decoder_3x8.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_3x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Decoder_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_N " "Found entity 1: Decoder_N" {  } { { "src/Decoders/Decoder_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Decoder_with_enabler_3x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_with_enabler_3x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_with_enabler_3x8 " "Found entity 1: Decoder_with_enabler_3x8" {  } { { "src/Decoders/Decoder_with_enabler_3x8.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_with_enabler_3x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Decoder_with_enabler_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_with_enabler_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_with_enabler_N " "Found entity 1: Decoder_with_enabler_N" {  } { { "src/Decoders/Decoder_with_enabler_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_with_enabler_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Encoder_15x4.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Encoder_15x4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder_15x4 " "Found entity 1: Encoder_15x4" {  } { { "src/Decoders/Encoder_15x4.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_15x4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Encoder_5x3.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Encoder_5x3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder_5x3 " "Found entity 1: Encoder_5x3" {  } { { "src/Decoders/Encoder_5x3.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_5x3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Test_Decoder_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Test_Decoder_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Decoder_N " "Found entity 1: Test_Decoder_N" {  } { { "src/Decoders/Test_Decoder_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Test_Decoder_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Test_Decoder_with_enabler_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Test_Decoder_with_enabler_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Decoder_with_enabler_N " "Found entity 1: Test_Decoder_with_enabler_N" {  } { { "src/Decoders/Test_Decoder_with_enabler_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Test_Decoder_with_enabler_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Display/pixelPrinter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Display/pixelPrinter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixelPrinter " "Found entity 1: pixelPrinter" {  } { { "src/Display/pixelPrinter.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Display/vgaHdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file src/Display/vgaHdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaHdmi " "Found entity 1: vgaHdmi" {  } { { "src/Display/vgaHdmi.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/vgaHdmi.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Enablers/Enabler_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Enablers/Enabler_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Enabler_N " "Found entity 1: Enabler_N" {  } { { "src/Enablers/Enabler_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Enablers/Enabler_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Flip Flops/DFF_Tri_Latch_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_Tri_Latch_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_Tri_Latch_vP " "Found entity 1: DFF_Tri_Latch_vP" {  } { { "src/Flip Flops/DFF_Tri_Latch_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_Tri_Latch_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Flip Flops/DFF_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_vN " "Found entity 1: DFF_vN" {  } { { "src/Flip Flops/DFF_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Flip Flops/DFF_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_vP " "Found entity 1: DFF_vP" {  } { { "src/Flip Flops/DFF_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Flip Flops/Test_DFF_Tri_Latch_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Flip Flops/Test_DFF_Tri_Latch_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_DFF_Tri_Latch_vP " "Found entity 1: Test_DFF_Tri_Latch_vP" {  } { { "src/Flip Flops/Test_DFF_Tri_Latch_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/Test_DFF_Tri_Latch_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Handlers/Exception.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Handlers/Exception.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Exception " "Found entity 1: Exception" {  } { { "src/Handlers/Exception.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Handlers/Exception.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "src/i2c/I2C_Controller.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_Controller.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/I2C_HDMI_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c/I2C_HDMI_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_HDMI_Config " "Found entity 1: I2C_HDMI_Config" {  } { { "src/i2c/I2C_HDMI_Config.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_HDMI_Config.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/I2C_WRITE_WDATA.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c/I2C_WRITE_WDATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "src/i2c/I2C_WRITE_WDATA.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Absolute_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Absolute_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Absolute_N " "Found entity 1: Absolute_N" {  } { { "src/Integer Arithmetic/Absolute_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Absolute_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Adder_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_N " "Found entity 1: Adder_N" {  } { { "src/Integer Arithmetic/Adder_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Adder_Subtractor_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_Subtractor_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Subtractor_N " "Found entity 1: Adder_Subtractor_N" {  } { { "src/Integer Arithmetic/Adder_Subtractor_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Adder_with_carries_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_with_carries_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_with_carries_N " "Found entity 1: Adder_with_carries_N" {  } { { "src/Integer Arithmetic/Adder_with_carries_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_with_carries_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Adder_with_carry_in_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_with_carry_in_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_with_carry_in_N " "Found entity 1: Adder_with_carry_in_N" {  } { { "src/Integer Arithmetic/Adder_with_carry_in_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_with_carry_in_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/SLT_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/SLT_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLT_N " "Found entity 1: SLT_N" {  } { { "src/Integer Arithmetic/SLT_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/SLT_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/SLT_U_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/SLT_U_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLT_U_N " "Found entity 1: SLT_U_N" {  } { { "src/Integer Arithmetic/SLT_U_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/SLT_U_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Test_Adder_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Test_Adder_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Adder_N " "Found entity 1: Test_Adder_N" {  } { { "src/Integer Arithmetic/Test_Adder_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Test_Adder_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplexers/Multiplexer_MxN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Multiplexers/Multiplexer_MxN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_MxN " "Found entity 1: Multiplexer_MxN" {  } { { "src/Multiplexers/Multiplexer_MxN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Multiplexer_MxN.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplexers/Multiplexer_with_enabler_MxN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Multiplexers/Multiplexer_with_enabler_MxN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_with_enabler_MxN " "Found entity 1: Multiplexer_with_enabler_MxN" {  } { { "src/Multiplexers/Multiplexer_with_enabler_MxN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Multiplexer_with_enabler_MxN.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplexers/Test_Multiplexer_MxN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Multiplexers/Test_Multiplexer_MxN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Multiplexer_MxN " "Found entity 1: Test_Multiplexer_MxN" {  } { { "src/Multiplexers/Test_Multiplexer_MxN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Test_Multiplexer_MxN.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Multiplexer_with_enabler_MxN " "Found entity 1: Test_Multiplexer_with_enabler_MxN" {  } { { "src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll_25.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll/pll_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25 " "Found entity 1: pll_25" {  } { { "src/pll/pll_25.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll_25/pll_25_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll/pll_25/pll_25_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25_0002 " "Found entity 1: pll_25_0002" {  } { { "src/pll/pll_25/pll_25_0002.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Register_N_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Register_N_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_N_vN " "Found entity 1: Register_N_vN" {  } { { "src/Registers/Register_N_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Register_N_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Register_N_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_N_vP " "Found entity 1: Register_N_vP" {  } { { "src/Registers/Register_N_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Register_N_with_enabler_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Register_N_with_enabler_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_N_with_enabler_vP " "Found entity 1: Register_N_with_enabler_vP" {  } { { "src/Registers/Register_N_with_enabler_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_with_enabler_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Test_Register_N_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Test_Register_N_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Register_N_vP " "Found entity 1: Test_Register_N_vP" {  } { { "src/Registers/Test_Register_N_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Test_Register_N_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Test_Register_N_with_enabler_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Test_Register_N_with_enabler_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Register_N_with_enabler_vP " "Found entity 1: Test_Register_N_with_enabler_vP" {  } { { "src/Registers/Test_Register_N_with_enabler_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Test_Register_N_with_enabler_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/ALU_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/ALU_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder_RV32I " "Found entity 1: ALU_decoder_RV32I" {  } { { "src/RV32I/ALU_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/ALU_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/ALU_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_RV32I " "Found entity 1: ALU_RV32I" {  } { { "src/RV32I/ALU_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Branch_condition_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Branch_condition_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_condition_decoder_RV32I " "Found entity 1: Branch_condition_decoder_RV32I" {  } { { "src/RV32I/Branch_condition_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Branch_condition_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Comparator_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Comparator_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_RV32I " "Found entity 1: Comparator_RV32I" {  } { { "src/RV32I/Comparator_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparator_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Comparison_unit_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Comparison_unit_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparison_unit_RV32I " "Found entity 1: Comparison_unit_RV32I" {  } { { "src/RV32I/Comparison_unit_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_stage " "Found entity 1: Decode_stage" {  } { { "src/RV32I/Decode_stage.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Decoder_f7_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Decoder_f7_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_f7_RV32I " "Found entity 1: Decoder_f7_RV32I" {  } { { "src/RV32I/Decoder_f7_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decoder_f7_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Execute_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Execute_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_stage " "Found entity 1: Execute_stage" {  } { { "src/RV32I/Execute_stage.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Fetch_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Fetch_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_stage " "Found entity 1: Fetch_stage" {  } { { "src/RV32I/Fetch_stage.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Hazard_unit_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Hazard_unit_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_unit_RV32I " "Found entity 1: Hazard_unit_RV32I" {  } { { "src/RV32I/Hazard_unit_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Hazard_unit_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Input_byte_handler_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Input_byte_handler_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Input_byte_handler_RV32I " "Found entity 1: Input_byte_handler_RV32I" {  } { { "src/RV32I/Input_byte_handler_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Input_byte_handler_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Instruction_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Instruction_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_decoder_RV32I " "Found entity 1: Instruction_decoder_RV32I" {  } { { "src/RV32I/Instruction_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Instruction_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Instruction_splitter_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Instruction_splitter_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_splitter_RV32I " "Found entity 1: Instruction_splitter_RV32I" {  } { { "src/RV32I/Instruction_splitter_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Instruction_splitter_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Load_store_width_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Load_store_width_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Load_store_width_decoder_RV32I " "Found entity 1: Load_store_width_decoder_RV32I" {  } { { "src/RV32I/Load_store_width_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Load_store_width_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_decoder " "Found entity 1: Main_decoder" {  } { { "src/RV32I/Main_decoder.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/MT_FSM.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/MT_FSM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MT_FSM " "Found entity 1: MT_FSM" {  } { { "src/RV32I/MT_FSM.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/MT_FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Output_byte_handler_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Output_byte_handler_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Output_byte_handler_RV32I " "Found entity 1: Output_byte_handler_RV32I" {  } { { "src/RV32I/Output_byte_handler_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Output_byte_handler_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/PC_RV32I_N_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/PC_RV32I_N_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_RV32I_N_vP " "Found entity 1: PC_RV32I_N_vP" {  } { { "src/RV32I/PC_RV32I_N_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/PC_RV32I_N_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Pipe_decode_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_decode_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipe_decode_vP " "Found entity 1: Pipe_decode_vP" {  } { { "src/RV32I/Pipe_decode_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_decode_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Pipe_execute_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_execute_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipe_execute_vP " "Found entity 1: Pipe_execute_vP" {  } { { "src/RV32I/Pipe_execute_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_execute_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Pipe_memory_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_memory_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipe_memory_vP " "Found entity 1: Pipe_memory_vP" {  } { { "src/RV32I/Pipe_memory_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_memory_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Pipe_writeback_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_writeback_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipe_writeback_vP " "Found entity 1: Pipe_writeback_vP" {  } { { "src/RV32I/Pipe_writeback_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_writeback_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Regfile_32x32_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_32x32_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_32x32_vN " "Found entity 1: Regfile_32x32_vN" {  } { { "src/RV32I/Regfile_32x32_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_32x32_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Regfile_file_32x32_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_file_32x32_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_file_32x32_vN " "Found entity 1: Regfile_file_32x32_vN" {  } { { "src/RV32I/Regfile_file_32x32_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_file_32x32_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Regfile_vector_32x128_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_vector_32x128_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_vector_32x128_vN " "Found entity 1: Regfile_vector_32x128_vN" {  } { { "src/RV32I/Regfile_vector_32x128_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_vector_32x128_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Rerouting_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Rerouting_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rerouting_decoder_RV32I " "Found entity 1: Rerouting_decoder_RV32I" {  } { { "src/RV32I/Rerouting_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Rerouting_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Result_source_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Result_source_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Result_source_decoder_RV32I " "Found entity 1: Result_source_decoder_RV32I" {  } { { "src/RV32I/Result_source_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Result_source_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Router_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Router_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Router_RV32I " "Found entity 1: Router_RV32I" {  } { { "src/RV32I/Router_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Router_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I " "Found entity 1: RV32I" {  } { { "src/RV32I/RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/RV32I_Harvard.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/RV32I_Harvard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_Harvard " "Found entity 1: RV32I_Harvard" {  } { { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Sign_extend_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Sign_extend_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_extend_RV32I " "Found entity 1: Sign_extend_RV32I" {  } { { "src/RV32I/Sign_extend_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Sign_extend_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Test_Pipe_Decoder_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Test_Pipe_Decoder_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Pipe_Decoder_vP " "Found entity 1: Test_Pipe_Decoder_vP" {  } { { "src/RV32I/Test_Pipe_Decoder_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Test_Pipe_Decoder_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Test_RV32I_Harvard.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Test_RV32I_Harvard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_RV32I_Harvard " "Found entity 1: Test_RV32I_Harvard" {  } { { "src/RV32I/Test_RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Test_RV32I_Harvard.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/VALU_4xN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/VALU_4xN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VALU_4xN " "Found entity 1: VALU_4xN" {  } { { "src/RV32I/VALU_4xN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2rwp_15a_8b_8g_from_file " "Found entity 1: RAM_2rwp_15a_8b_8g_from_file" {  } { { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Address_offset_16_byte.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Address_offset_16_byte.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Address_offset_16_byte " "Found entity 1: Address_offset_16_byte" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Address_offset_16_byte.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Address_offset_16_byte.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_left_byte_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_left_byte_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_shifter_left_byte_N " "Found entity 1: Circular_shifter_left_byte_N" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_left_byte_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_left_byte_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_left_N_byte_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_left_N_byte_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_shifter_left_N_byte_test " "Found entity 1: Circular_shifter_left_N_byte_test" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_left_N_byte_test.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_left_N_byte_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_right_byte_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_right_byte_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_shifter_right_byte_N " "Found entity 1: Circular_shifter_right_byte_N" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_right_byte_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_right_byte_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_right_N_byte_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_right_N_byte_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_shifter_right_N_byte_test " "Found entity 1: Circular_shifter_right_N_byte_test" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_right_N_byte_test.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_right_N_byte_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1rwp_1rp_19a_128b_8g " "Found entity 1: RAM_1rwp_1rp_19a_128b_8g" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_1p_32w_8a_32b " "Found entity 1: ROM_1p_32w_8a_32b" {  } { { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32I_Harvard " "Elaborating entity \"RV32I_Harvard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700554526189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32I RV32I:RV " "Elaborating entity \"RV32I\" for hierarchy \"RV32I:RV\"" {  } { { "src/RV32I/RV32I_Harvard.sv" "RV" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_stage RV32I:RV\|Fetch_stage:FS " "Elaborating entity \"Fetch_stage\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\"" {  } { { "src/RV32I/RV32I.sv" "FS" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Fetch_stage:FS\|Multiplexer_MxN:mux_PC_source " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\|Multiplexer_MxN:mux_PC_source\"" {  } { { "src/RV32I/Fetch_stage.sv" "mux_PC_source" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_N_with_enabler_vP RV32I:RV\|Fetch_stage:FS\|Register_N_with_enabler_vP:PC " "Elaborating entity \"Register_N_with_enabler_vP\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\|Register_N_with_enabler_vP:PC\"" {  } { { "src/RV32I/Fetch_stage.sv" "PC" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Fetch_stage:FS\|Multiplexer_MxN:mux_prediction " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\|Multiplexer_MxN:mux_prediction\"" {  } { { "src/RV32I/Fetch_stage.sv" "mux_prediction" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N RV32I:RV\|Fetch_stage:FS\|Adder_N:adder_pc_plus_4 " "Elaborating entity \"Adder_N\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\|Adder_N:adder_pc_plus_4\"" {  } { { "src/RV32I/Fetch_stage.sv" "adder_pc_plus_4" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_decode_vP RV32I:RV\|Pipe_decode_vP:PD " "Elaborating entity \"Pipe_decode_vP\" for hierarchy \"RV32I:RV\|Pipe_decode_vP:PD\"" {  } { { "src/RV32I/RV32I.sv" "PD" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_stage RV32I:RV\|Decode_stage:DS " "Elaborating entity \"Decode_stage\" for hierarchy \"RV32I:RV\|Decode_stage:DS\"" {  } { { "src/RV32I/RV32I.sv" "DS" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_splitter_RV32I RV32I:RV\|Decode_stage:DS\|Instruction_splitter_RV32I:instruction_splitter " "Elaborating entity \"Instruction_splitter_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Instruction_splitter_RV32I:instruction_splitter\"" {  } { { "src/RV32I/Decode_stage.sv" "instruction_splitter" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_decoder RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec " "Elaborating entity \"Main_decoder\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\"" {  } { { "src/RV32I/Decode_stage.sv" "main_dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Instruction_decoder_RV32I:id " "Elaborating entity \"Instruction_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Instruction_decoder_RV32I:id\"" {  } { { "src/RV32I/Main_decoder.sv" "id" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_N RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Decoder_N:dec_f3 " "Elaborating entity \"Decoder_N\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Decoder_N:dec_f3\"" {  } { { "src/RV32I/Main_decoder.sv" "dec_f3" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_f7_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Decoder_f7_RV32I:dec_f7 " "Elaborating entity \"Decoder_f7_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Decoder_f7_RV32I:dec_f7\"" {  } { { "src/RV32I/Main_decoder.sv" "dec_f7" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Result_source_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Result_source_decoder_RV32I:rsd " "Elaborating entity \"Result_source_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Result_source_decoder_RV32I:rsd\"" {  } { { "src/RV32I/Main_decoder.sv" "rsd" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Load_store_width_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Load_store_width_decoder_RV32I:lsd " "Elaborating entity \"Load_store_width_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Load_store_width_decoder_RV32I:lsd\"" {  } { { "src/RV32I/Main_decoder.sv" "lsd" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder_5x3 RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Load_store_width_decoder_RV32I:lsd\|Encoder_5x3:enc " "Elaborating entity \"Encoder_5x3\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Load_store_width_decoder_RV32I:lsd\|Encoder_5x3:enc\"" {  } { { "src/RV32I/Load_store_width_decoder_RV32I.sv" "enc" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Load_store_width_decoder_RV32I.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526222 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Encoder_5x3.sv(11) " "Verilog HDL Case Statement information at Encoder_5x3.sv(11): all case item expressions in this case statement are onehot" {  } { { "src/Decoders/Encoder_5x3.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_5x3.sv" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700554526222 "|TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Load_store_width_decoder_RV32I:lsd|Encoder_5x3:enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|ALU_decoder_RV32I:ALU_dec " "Elaborating entity \"ALU_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|ALU_decoder_RV32I:ALU_dec\"" {  } { { "src/RV32I/Main_decoder.sv" "ALU_dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder_15x4 RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|ALU_decoder_RV32I:ALU_dec\|Encoder_15x4:cod " "Elaborating entity \"Encoder_15x4\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|ALU_decoder_RV32I:ALU_dec\|Encoder_15x4:cod\"" {  } { { "src/RV32I/ALU_decoder_RV32I.sv" "cod" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_decoder_RV32I.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526225 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Encoder_15x4.sv(11) " "Verilog HDL Case Statement information at Encoder_15x4.sv(11): all case item expressions in this case statement are onehot" {  } { { "src/Decoders/Encoder_15x4.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_15x4.sv" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700554526226 "|TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|ALU_decoder_RV32I:ALU_dec|Encoder_15x4:cod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_condition_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Branch_condition_decoder_RV32I:bcd " "Elaborating entity \"Branch_condition_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Branch_condition_decoder_RV32I:bcd\"" {  } { { "src/RV32I/Main_decoder.sv" "bcd" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rerouting_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Rerouting_decoder_RV32I:Rerouting_dec " "Elaborating entity \"Rerouting_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Rerouting_decoder_RV32I:Rerouting_dec\"" {  } { { "src/RV32I/Main_decoder.sv" "Rerouting_dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_extend_RV32I RV32I:RV\|Decode_stage:DS\|Sign_extend_RV32I:sign_ext " "Elaborating entity \"Sign_extend_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Sign_extend_RV32I:sign_ext\"" {  } { { "src/RV32I/Decode_stage.sv" "sign_ext" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Decode_stage:DS\|Sign_extend_RV32I:sign_ext\|Multiplexer_MxN:mux_o " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Sign_extend_RV32I:sign_ext\|Multiplexer_MxN:mux_o\"" {  } { { "src/RV32I/Sign_extend_RV32I.sv" "mux_o" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Sign_extend_RV32I.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_32x32_vN RV32I:RV\|Decode_stage:DS\|Regfile_32x32_vN:scalar_reg_file " "Elaborating entity \"Regfile_32x32_vN\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Regfile_32x32_vN:scalar_reg_file\"" {  } { { "src/RV32I/Decode_stage.sv" "scalar_reg_file" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_vector_32x128_vN RV32I:RV\|Decode_stage:DS\|Regfile_vector_32x128_vN:vector_reg_file " "Elaborating entity \"Regfile_vector_32x128_vN\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Regfile_vector_32x128_vN:vector_reg_file\"" {  } { { "src/RV32I/Decode_stage.sv" "vector_reg_file" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_execute_vP RV32I:RV\|Pipe_execute_vP:PE " "Elaborating entity \"Pipe_execute_vP\" for hierarchy \"RV32I:RV\|Pipe_execute_vP:PE\"" {  } { { "src/RV32I/RV32I.sv" "PE" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_stage RV32I:RV\|Execute_stage:ES " "Elaborating entity \"Execute_stage\" for hierarchy \"RV32I:RV\|Execute_stage:ES\"" {  } { { "src/RV32I/RV32I.sv" "ES" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Execute_stage:ES\|Multiplexer_MxN:mux_forward_0 " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Multiplexer_MxN:mux_forward_0\"" {  } { { "src/RV32I/Execute_stage.sv" "mux_forward_0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparison_unit_RV32I RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp " "Elaborating entity \"Comparison_unit_RV32I\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\"" {  } { { "src/RV32I/Execute_stage.sv" "comp" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_RV32I RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Comparator_RV32I:comp " "Elaborating entity \"Comparator_RV32I\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Comparator_RV32I:comp\"" {  } { { "src/RV32I/Comparison_unit_RV32I.sv" "comp" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_with_carries_N RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Comparator_RV32I:comp\|Adder_with_carries_N:add " "Elaborating entity \"Adder_with_carries_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Comparator_RV32I:comp\|Adder_with_carries_N:add\"" {  } { { "src/RV32I/Comparator_RV32I.sv" "add" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparator_RV32I.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Multiplexer_MxN:mux_ " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Multiplexer_MxN:mux_\"" {  } { { "src/RV32I/Comparison_unit_RV32I.sv" "mux_" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Execute_stage:ES\|Multiplexer_MxN:mux_operand_0 " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Multiplexer_MxN:mux_operand_0\"" {  } { { "src/RV32I/Execute_stage.sv" "mux_operand_0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VALU_4xN RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU " "Elaborating entity \"VALU_4xN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\"" {  } { { "src/RV32I/Execute_stage.sv" "VALU" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_RV32I RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0 " "Elaborating entity \"ALU_RV32I\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\"" {  } { { "src/RV32I/VALU_4xN.sv" "ALU_0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Subtractor_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub " "Elaborating entity \"Adder_Subtractor_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\"" {  } { { "src/RV32I/ALU_RV32I.sv" "add_sub" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A1_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\|A1_N:a1 " "Elaborating entity \"A1_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\|A1_N:a1\"" {  } { { "src/Integer Arithmetic/Adder_Subtractor_N.sv" "a1" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_with_carry_in_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\|Adder_with_carry_in_N:adder " "Elaborating entity \"Adder_with_carry_in_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\|Adder_with_carry_in_N:adder\"" {  } { { "src/Integer Arithmetic/Adder_Subtractor_N.sv" "adder" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLT_U_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|SLT_U_N:slt " "Elaborating entity \"SLT_U_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|SLT_U_N:slt\"" {  } { { "src/RV32I/ALU_RV32I.sv" "slt" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Absolute_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Absolute_N:abs " "Elaborating entity \"Absolute_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Absolute_N:abs\"" {  } { { "src/RV32I/ALU_RV32I.sv" "abs" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Multiplexer_MxN:mux " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Multiplexer_MxN:mux\"" {  } { { "src/RV32I/ALU_RV32I.sv" "mux" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router_RV32I RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|Router_RV32I:router " "Elaborating entity \"Router_RV32I\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|Router_RV32I:router\"" {  } { { "src/RV32I/VALU_4xN.sv" "router" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_N RV32I:RV\|Decoder_N:dec " "Elaborating entity \"Decoder_N\" for hierarchy \"RV32I:RV\|Decoder_N:dec\"" {  } { { "src/RV32I/RV32I.sv" "dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_memory_vP RV32I:RV\|Pipe_memory_vP:PM " "Elaborating entity \"Pipe_memory_vP\" for hierarchy \"RV32I:RV\|Pipe_memory_vP:PM\"" {  } { { "src/RV32I/RV32I.sv" "PM" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_byte_handler_RV32I RV32I:RV\|Output_byte_handler_RV32I:OBH " "Elaborating entity \"Output_byte_handler_RV32I\" for hierarchy \"RV32I:RV\|Output_byte_handler_RV32I:OBH\"" {  } { { "src/RV32I/RV32I.sv" "OBH" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_byte_handler_RV32I RV32I:RV\|Input_byte_handler_RV32I:IBH " "Elaborating entity \"Input_byte_handler_RV32I\" for hierarchy \"RV32I:RV\|Input_byte_handler_RV32I:IBH\"" {  } { { "src/RV32I/RV32I.sv" "IBH" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_writeback_vP RV32I:RV\|Pipe_writeback_vP:PW " "Elaborating entity \"Pipe_writeback_vP\" for hierarchy \"RV32I:RV\|Pipe_writeback_vP:PW\"" {  } { { "src/RV32I/RV32I.sv" "PW" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_unit_RV32I RV32I:RV\|Hazard_unit_RV32I:HU " "Elaborating entity \"Hazard_unit_RV32I\" for hierarchy \"RV32I:RV\|Hazard_unit_RV32I:HU\"" {  } { { "src/RV32I/RV32I.sv" "HU" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exception RV32I:RV\|Hazard_unit_RV32I:HU\|Exception:ex_r1 " "Elaborating entity \"Exception\" for hierarchy \"RV32I:RV\|Hazard_unit_RV32I:HU\|Exception:ex_r1\"" {  } { { "src/RV32I/Hazard_unit_RV32I.sv" "ex_r1" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Hazard_unit_RV32I.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MT_FSM MT_FSM:FSM " "Elaborating entity \"MT_FSM\" for hierarchy \"MT_FSM:FSM\"" {  } { { "src/RV32I/RV32I_Harvard.sv" "FSM" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_N_vP MT_FSM:FSM\|Register_N_vP:regn " "Elaborating entity \"Register_N_vP\" for hierarchy \"MT_FSM:FSM\|Register_N_vP:regn\"" {  } { { "src/RV32I/MT_FSM.sv" "regn" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/MT_FSM.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_1p_32w_8a_32b ROM_1p_32w_8a_32b:ROM " "Elaborating entity \"ROM_1p_32w_8a_32b\" for hierarchy \"ROM_1p_32w_8a_32b:ROM\"" {  } { { "src/RV32I/RV32I_Harvard.sv" "ROM" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\"" {  } { { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "altsyncram_component" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\"" {  } { { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/test_vector.mif " "Parameter \"init_file\" = \"/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/test_vector.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526522 ""}  } { { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700554526522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uho1 " "Found entity 1: altsyncram_uho1" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uho1 ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated " "Elaborating entity \"altsyncram_uho1\" for hierarchy \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_1rwp_1rp_19a_128b_8g RAM_1rwp_1rp_19a_128b_8g:RAM " "Elaborating entity \"RAM_1rwp_1rp_19a_128b_8g\" for hierarchy \"RAM_1rwp_1rp_19a_128b_8g:RAM\"" {  } { { "src/RV32I/RV32I_Harvard.sv" "RAM" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_offset_16_byte RAM_1rwp_1rp_19a_128b_8g:RAM\|Address_offset_16_byte:AO_a " "Elaborating entity \"Address_offset_16_byte\" for hierarchy \"RAM_1rwp_1rp_19a_128b_8g:RAM\|Address_offset_16_byte:AO_a\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "AO_a" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_N RAM_1rwp_1rp_19a_128b_8g:RAM\|Address_offset_16_byte:AO_a\|Decoder_N:dec " "Elaborating entity \"Decoder_N\" for hierarchy \"RAM_1rwp_1rp_19a_128b_8g:RAM\|Address_offset_16_byte:AO_a\|Decoder_N:dec\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Address_offset_16_byte.sv" "dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Address_offset_16_byte.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_with_carry_in_N RAM_1rwp_1rp_19a_128b_8g:RAM\|Address_offset_16_byte:AO_a\|Adder_with_carry_in_N:add0 " "Elaborating entity \"Adder_with_carry_in_N\" for hierarchy \"RAM_1rwp_1rp_19a_128b_8g:RAM\|Address_offset_16_byte:AO_a\|Adder_with_carry_in_N:add0\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Address_offset_16_byte.sv" "add0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Address_offset_16_byte.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circular_shifter_left_byte_N RAM_1rwp_1rp_19a_128b_8g:RAM\|Circular_shifter_left_byte_N:cslb " "Elaborating entity \"Circular_shifter_left_byte_N\" for hierarchy \"RAM_1rwp_1rp_19a_128b_8g:RAM\|Circular_shifter_left_byte_N:cslb\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "cslb" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2rwp_15a_8b_8g_from_file RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0 " "Elaborating entity \"RAM_2rwp_15a_8b_8g_from_file\" for hierarchy \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "sub_RAM_0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\"" {  } { { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "altsyncram_component" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\"" {  } { { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/15a_8g_empty_init_file.mif " "Parameter \"init_file\" = \"/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/15a_8g_empty_init_file.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700554526691 ""}  } { { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700554526691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hn23.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hn23.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hn23 " "Found entity 1: altsyncram_hn23" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hn23 RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated " "Elaborating entity \"altsyncram_hn23\" for hierarchy \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|decode_8la:decode2 " "Elaborating entity \"decode_8la\" for hierarchy \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|decode_8la:decode2\"" {  } { { "db/altsyncram_hn23.tdf" "decode2" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/mux_ofb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700554526875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554526875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|mux_ofb:mux4 " "Elaborating entity \"mux_ofb\" for hierarchy \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|mux_ofb:mux4\"" {  } { { "db/altsyncram_hn23.tdf" "mux4" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554526876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circular_shifter_right_byte_N RAM_1rwp_1rp_19a_128b_8g:RAM\|Circular_shifter_right_byte_N:csrb_a " "Elaborating entity \"Circular_shifter_right_byte_N\" for hierarchy \"RAM_1rwp_1rp_19a_128b_8g:RAM\|Circular_shifter_right_byte_N:csrb_a\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "csrb_a" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554527314 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 385 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 367 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 349 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 331 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 313 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 295 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 277 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 259 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 241 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 223 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 205 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 187 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 169 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 151 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 133 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 891 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 926 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1rwp_1rp_19a_128b_8g:RAM\|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_hn23:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_hn23.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_hn23.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v" 99 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv" 115 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|RAM_1rwp_1rp_19a_128b_8g:RAM|RAM_2rwp_15a_8b_8g_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_hn23:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[0\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[1\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[2\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[3\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[4\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[5\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[6\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[7\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[8\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[9\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[10\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[11\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[12\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[13\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[14\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[15\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[16\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[17\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[18\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[19\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[20\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[21\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[22\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[23\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[24\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[25\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[26\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[27\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[28\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[29\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[30\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[31\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554529732 "|RV32I_Harvard|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1700554529732 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1700554529732 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1700554530351 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6183 " "6183 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700554530412 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_25 13 " "Ignored 13 assignments for entity \"pll_25\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1700554530505 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_25_0002 318 " "Ignored 318 assignments for entity \"pll_25_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1700554530505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700554531020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700554531020 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554531193 "|RV32I_Harvard|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "async_reset " "No output dependent on input pin \"async_reset\"" {  } { { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700554531193 "|RV32I_Harvard|async_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700554531193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700554531193 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700554531193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700554531193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 553 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 553 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700554531313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 02:15:31 2023 " "Processing ended: Tue Nov 21 02:15:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700554531313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700554531313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700554531313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700554531313 ""}
