xpm_cdc.sv,systemverilog,xpm,../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_ScreenBufferMem_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ScreenBufferMem_0_0/sim/design_1_ScreenBufferMem_0_0.v,incdir="$ref_dir/../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_VGA_patterns_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_VGA_patterns_0_0/sim/design_1_VGA_patterns_0_0.v,incdir="$ref_dir/../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_VGA_timings_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_VGA_timings_0_0/sim/design_1_VGA_timings_0_0.v,incdir="$ref_dir/../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_7,../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v,incdir="$ref_dir/../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,incdir="$ref_dir/../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_xlconstant_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v,incdir="$ref_dir/../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGAcontrollerRB.srcs/sources_1/bd/design_1/ipshared/8b3d"
glbl.v,Verilog,xil_defaultlib,glbl.v
