*****************************************************************

  Operator    [gopAPM]

  Author      [liujiao]

  Revision History:

 ********************************************************************************/
gate
operator gopAPM
{
    parameter
    (
        bit CP_SCSEL = 1'b0,
        bit CP_ASYNC = 1'b0,
        bit CP_SIMD = 1'b0,
        bit CP_POSTADD = 1'b0,
        bit CP_PREADD = 1'b0,
        bit CP_XOREG[1:0] = 2'b00,
        bit CP_XREG[1:0] = 2'b00,
        bit CP_YREG[1:0] = 2'b00,
        bit CP_HREG = 1'b0,
        bit CP_ZREG = 1'b0,
        bit CP_PREREG = 1'b0,
        bit CP_MREG = 1'b0,
        bit CP_PREG = 1'b0,
        bit CP_MODEYREG = 1'b0,
        bit CP_MODEZREG = 1'b0,
        bit CP_INCTRLREG = 1'b0,
        bit CP_XSEL = 1'b0,
        bit CP_XBSEL[1:0] = 2'b00,
        bit CP_PINIT0[47:0] = 48'h000000000000,
        bit CP_PINIT1[47:0] = 48'h000000000000,
        bit CP_ROUNDMODE = 1'b0,
        bit CP_PCISEL = 1'b0,
        bit CP_POREG = 1'b0,
        bit CP_ACCLOW = 1'b0,
        bit CP_XSE[13:0] = 14'b00000000000000,
        bit CP_HSE[10:0] = 11'b00000000000,
        bit CP_YSE[7:0] = 8'b00000000,
        bit CP_ZSE[22:0] = 23'h000000,
        bit CP_YCONST[17:0] = 18'h00000,
        bit CP_MODEYCONST[2:0] = 3'b000,
        bit CP_MODEZCONST[3:0] = 4'b0000,
        bit CP_INCTRLCONST[4:0] = 5'b00000,
        bit CP_YDYNSEL = 1'b1,
        bit CP_MODEYDYNSEL[2:0] = 3'b111,
        bit CP_MODEZDYNSEL[3:0] = 4'b1111,
        bit CP_INCTRLDYNSEL[4:0] = 5'b11111,
        bit CP_GRS_DIS = 1'b0,
        bit CP_OR2CASECADE_EN = 1'b1,
        bit CP_OR2CORE_EN[1:0] = 2'b11,
        bit CP_IRX_SHFEN = 1'b1,
        bit CP_IRZ_SHFEN = 1'b1,
        bit CP_MULT_EN[1:0] = 2'b00,
        bit CP_APM_EN = 1'b0

    );

    port
    (
        input X[29:0],
        input XI[29:0],
        input XBI[24:0],
        input H[24:0],
        input Y[17:0],
        input Z[47:0] /*pragma PAP_ARC_GOP_CTRL_PIN="47=CE"*/,
        input PI[47:0],
        input MODEY[2:0],
        input MODEZ[3:0],
        input INCTRL[4:0] /*pragma PAP_ARC_GOP_CTRL_PIN="3=CE"*/,
        input PCI,
        input CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input RST_X /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CE_X1 /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input CE_X2 /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input CE_X3 /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input RST_H /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CE_H /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input RST_Y /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CE_Y1 /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input CE_Y2 /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input RST_Z /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CE_Z /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input RST_PRE /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CE_PRE /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input RST_M /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CE_M /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input RST_P /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CE_P /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input RST_MODEY /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CE_MODEY /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input RST_MODEZ /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CE_MODEZ /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input RST_INCTRL /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CE_INCTRL /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input TEST_CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input TEST_MODE_N /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input TEST_SE0_N,
        input TEST_SE1_N /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input TEST_RST0_N /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input TEST_RST1_N /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input TEST_SI0 /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input TEST_SI1 /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        output P[47:0],
        output PO[47:0],
        output XO[29:0],
        output XBO[24:0],
        output PCO,
        output TEST_SO0 /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        output TEST_SO1
    );
};

implementation impl of gopAPM
{
    device devAPM0 devapm0
    parameter map
    (
        CP_SCSEL_1                =>        CP_SCSEL                 ,
        CP_ASYNC_1                =>        CP_ASYNC                 ,
        CP_SIMD_1                 =>        CP_SIMD                  ,
        CP_POSTADD_1              =>        CP_POSTADD               ,
        CP_PREADD_1               =>        CP_PREADD                ,
        CP_XOREG_1                =>        CP_XOREG                 ,
        CP_XREG_1                 =>        CP_XREG                  ,
        CP_YREG_1                 =>        CP_YREG                  ,
        CP_HREG_1                 =>        CP_HREG                  ,
        CP_ZREG_1                 =>        CP_ZREG                  ,
        CP_PREREG_1               =>        CP_PREREG                ,
        CP_MREG_1                 =>        CP_MREG                  ,
        CP_PREG_1                 =>        CP_PREG                  ,
        CP_MODEYREG_1             =>        CP_MODEYREG              ,
        CP_MODEZREG_1             =>        CP_MODEZREG              ,
        CP_INCTRLREG_1            =>        CP_INCTRLREG             ,
        CP_XSEL_1                 =>        CP_XSEL                  ,
        CP_XBSEL_1                =>        CP_XBSEL                 ,
        CP_PINIT0_1               =>        CP_PINIT0                ,
        CP_PINIT1_1               =>        CP_PINIT1                ,
        CP_ROUNDMODE_1            =>        CP_ROUNDMODE             ,
        CP_PCISEL_1               =>        CP_PCISEL                ,
        CP_POREG_1                =>        CP_POREG                 ,
        CP_ACCLOW_1               =>        CP_ACCLOW                ,
        CP_XSE_1                  =>        CP_XSE                   ,
        CP_HSE_1                  =>        CP_HSE                   ,
        CP_YSE_1                  =>        CP_YSE                   ,
        CP_ZSE_1                  =>        CP_ZSE                   ,
        CP_YCONST_1               =>        CP_YCONST                ,
        CP_MODEYCONST_1           =>        CP_MODEYCONST            ,
        CP_MODEZCONST_1           =>        CP_MODEZCONST            ,
        CP_INCTRLCONST_1          =>        CP_INCTRLCONST           ,
        CP_YDYNSEL_1              =>        CP_YDYNSEL               ,
        CP_MODEYDYNSEL_1          =>        CP_MODEYDYNSEL           ,
        CP_MODEZDYNSEL_1          =>        CP_MODEZDYNSEL           ,
        CP_INCTRLDYNSEL_1         =>        CP_INCTRLDYNSEL          ,
        CP_GRS_DIS_1              =>        CP_GRS_DIS               ,
        CP_OR2CASECADE_EN_1       =>        CP_OR2CASECADE_EN        ,
        CP_OR2CORE_EN_1           =>        CP_OR2CORE_EN            ,
        CP_IRX_SHFEN_1            =>        CP_IRX_SHFEN             ,
        CP_IRZ_SHFEN_1            =>        CP_IRZ_SHFEN             ,
        CP_MULT_EN_1              =>        CP_MULT_EN               ,
        CP_APM_EN_1               =>        CP_APM_EN
    )
    port map
    (
        X_1                       =>        X                        ,
        XI                        =>        XI                       ,
        XBI                       =>        XBI                      ,
        H_1                       =>        H                        ,
        Y_1                       =>        Y                        ,
        Z_1                       =>        Z                        ,
        PI                        =>        PI                       ,
        MODEY_1                   =>        MODEY                    ,
        MODEZ_1                   =>        MODEZ                    ,
        INCTRL_1                  =>        INCTRL                   ,
        PCI                       =>        PCI                      ,
        CLK_1                     =>        CLK                      ,
        RST_X_1                   =>        RST_X                    ,
        CE_X1_1                   =>        CE_X1                    ,
        CE_X2_1                   =>        CE_X2                    ,
        CE_X3_1                   =>        CE_X3                    ,
        RST_H_1                   =>        RST_H                    ,
        CE_H_1                    =>        CE_H                     ,
        RST_Y_1                   =>        RST_Y                    ,
        CE_Y1_1                   =>        CE_Y1                    ,
        CE_Y2_1                   =>        CE_Y2                    ,
        RST_Z_1                   =>        RST_Z                    ,
        CE_Z_1                    =>        CE_Z                     ,
        RST_PRE_1                 =>        RST_PRE                  ,
        CE_PRE_1                  =>        CE_PRE                   ,
        RST_M_1                   =>        RST_M                    ,
        CE_M_1                    =>        CE_M                     ,
        RST_P_1                   =>        RST_P                    ,
        CE_P_1                    =>        CE_P                     ,
        RST_MODEY_1               =>        RST_MODEY                ,
        CE_MODEY_1                =>        CE_MODEY                 ,
        RST_MODEZ_1               =>        RST_MODEZ                ,
        CE_MODEZ_1                =>        CE_MODEZ                 ,
        RST_INCTRL_1              =>        RST_INCTRL               ,
        CE_INCTRL_1               =>        CE_INCTRL                ,
        TEST_CLK_1                =>        TEST_CLK                 ,
        TEST_MODE_N               =>        TEST_MODE_N              ,
        TEST_SE0_N_1              =>        TEST_SE0_N               ,
        TEST_SE1_N                =>        TEST_SE1_N               ,
        TEST_RST0_N_1             =>        TEST_RST0_N              ,
        TEST_RST1_N               =>        TEST_RST1_N              ,
        TEST_SI0_1                =>        TEST_SI0                 ,
        TEST_SI1_1                =>        TEST_SI1                 ,
        P_1                       =>        P                        ,
        PO                        =>        PO                       ,
        XO                        =>        XO                       ,
        XBO                       =>        XBO                      ,
        PCO                       =>        PCO                      ,
        TEST_SO0_1                =>        TEST_SO0                 ,
        TEST_SO1_1                =>        TEST_SO1    
    );
};

implementation impl1 of gopAPM
{
    device devAPM1 devapm1
    parameter map
    (
        CP_SCSEL_0                =>        CP_SCSEL                 ,
        CP_ASYNC_0                =>        CP_ASYNC                 ,
        CP_SIMD_0                 =>        CP_SIMD                  ,
        CP_POSTADD_0              =>        CP_POSTADD               ,
        CP_PREADD_0               =>        CP_PREADD                ,
        CP_XOREG_0                =>        CP_XOREG                 ,
        CP_XREG_0                 =>        CP_XREG                  ,
        CP_YREG_0                 =>        CP_YREG                  ,
        CP_HREG_0                 =>        CP_HREG                  ,
        CP_ZREG_0                 =>        CP_ZREG                  ,
        CP_PREREG_0               =>        CP_PREREG                ,
        CP_MREG_0                 =>        CP_MREG                  ,
        CP_PREG_0                 =>        CP_PREG                  ,
        CP_MODEYREG_0             =>        CP_MODEYREG              ,
        CP_MODEZREG_0             =>        CP_MODEZREG              ,
        CP_INCTRLREG_0            =>        CP_INCTRLREG             ,
        CP_XSEL_0                 =>        CP_XSEL                  ,
        CP_XBSEL_0                =>        CP_XBSEL                 ,
        CP_PINIT0_0               =>        CP_PINIT0                ,
        CP_PINIT1_0               =>        CP_PINIT1                ,
        CP_ROUNDMODE_0            =>        CP_ROUNDMODE             ,
        CP_PCISEL_0               =>        CP_PCISEL                ,
        CP_POREG_0                =>        CP_POREG                 ,
        CP_ACCLOW_0               =>        CP_ACCLOW                ,
        CP_XSE_0                  =>        CP_XSE                   ,
        CP_HSE_0                  =>        CP_HSE                   ,
        CP_YSE_0                  =>        CP_YSE                   ,
        CP_ZSE_0                  =>        CP_ZSE                   ,
        CP_YCONST_0               =>        CP_YCONST                ,
        CP_MODEYCONST_0           =>        CP_MODEYCONST            ,
        CP_MODEZCONST_0           =>        CP_MODEZCONST            ,
        CP_INCTRLCONST_0          =>        CP_INCTRLCONST           ,
        CP_YDYNSEL_0              =>        CP_YDYNSEL               ,
        CP_MODEYDYNSEL_0          =>        CP_MODEYDYNSEL           ,
        CP_MODEZDYNSEL_0          =>        CP_MODEZDYNSEL           ,
        CP_INCTRLDYNSEL_0         =>        CP_INCTRLDYNSEL          ,
        CP_GRS_DIS_0              =>        CP_GRS_DIS               ,
        CP_OR2CASECADE_EN_0       =>        CP_OR2CASECADE_EN        ,
        CP_OR2CORE_EN_0           =>        CP_OR2CORE_EN            ,
        CP_IRX_SHFEN_0            =>        CP_IRX_SHFEN             ,
        CP_IRZ_SHFEN_0            =>        CP_IRZ_SHFEN             ,
        CP_MULT_EN_0              =>        CP_MULT_EN               ,
        CP_APM_EN_0               =>        CP_APM_EN
    )
    port map
    (
        X_0                       =>        X                        ,
        XI                        =>        XI                       ,
        XBI                       =>        XBI                      ,
        H_0                       =>        H                        ,
        Y_0                       =>        Y                        ,
        Z_0                       =>        Z                        ,
        PI                        =>        PI                       ,
        MODEY_0                   =>        MODEY                    ,
        MODEZ_0                   =>        MODEZ                    ,
        INCTRL_0                  =>        INCTRL                   ,
        PCI                       =>        PCI                      ,
        CLK_0                     =>        CLK                      ,
        RST_X_0                   =>        RST_X                    ,
        CE_X1_0                   =>        CE_X1                    ,
        CE_X2_0                   =>        CE_X2                    ,
        CE_X3_0                   =>        CE_X3                    ,
        RST_H_0                   =>        RST_H                    ,
        CE_H_0                    =>        CE_H                     ,
        RST_Y_0                   =>        RST_Y                    ,
        CE_Y1_0                   =>        CE_Y1                    ,
        CE_Y2_0                   =>        CE_Y2                    ,
        RST_Z_0                   =>        RST_Z                    ,
        CE_Z_0                    =>        CE_Z                     ,
        RST_PRE_0                 =>        RST_PRE                  ,
        CE_PRE_0                  =>        CE_PRE                   ,
        RST_M_0                   =>        RST_M                    ,
        CE_M_0                    =>        CE_M                     ,
        RST_P_0                   =>        RST_P                    ,
        CE_P_0                    =>        CE_P                     ,
        RST_MODEY_0               =>        RST_MODEY                ,
        CE_MODEY_0                =>        CE_MODEY                 ,
        RST_MODEZ_0               =>        RST_MODEZ                ,
        CE_MODEZ_0                =>        CE_MODEZ                 ,
        RST_INCTRL_0              =>        RST_INCTRL               ,
        CE_INCTRL_0               =>        CE_INCTRL                ,
        TEST_CLK_0                =>        TEST_CLK                 ,
        TEST_MODE_N               =>        TEST_MODE_N              ,
        TEST_SE0_N_0              =>        TEST_SE0_N               ,
        TEST_SE1_N                =>        TEST_SE1_N               ,
        TEST_RST0_N_0             =>        TEST_RST0_N              ,
        TEST_RST1_N               =>        TEST_RST1_N              ,
        TEST_SI0_0                =>        TEST_SI0                 ,
        TEST_SI1_0                =>        TEST_SI1                 ,
        P_0                       =>        P                        ,
        PO                        =>        PO                       ,
        XO                        =>        XO                       ,
        XBO                       =>        XBO                      ,
        PCO                       =>        PCO                      ,
        TEST_SO0_0                =>        TEST_SO0                 ,
        TEST_SO1_0                =>        TEST_SO1    
    );
};



