# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Program_Counter_Adder.vhd" \
"../../../../instmem.vhd" \
"../../../../Project_Counter.vhd" \
"../../../../Control.vhd" \
"../../../../regfile.vhd" \
"../../../../alu_control.vhd" \
"../../../../alu.vhd" \
"../../../../data_path_tb.vhd" \

# Do not sort compile order
nosort
