Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan 22 16:47:32 2026
| Host         : MinhSang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.340        0.000                      0                  525        0.122        0.000                      0                  525        4.500        0.000                       0                   349  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.340        0.000                      0                  525        0.122        0.000                      0                  525        4.500        0.000                       0                   349  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[8][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.155ns (27.586%)  route 3.032ns (72.414%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 15.372 - 10.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=38, routed)          1.031     7.406    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X103Y57        LUT4 (Prop_lut4_I3_O)        0.152     7.558 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3/O
                         net (fo=1, routed)           0.320     7.878    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.332     8.210 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0/O
                         net (fo=16, routed)          0.689     8.899    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0_n_0
    SLICE_X102Y57        LUT5 (Prop_lut5_I2_O)        0.153     9.052 r  fifo_rx/NORMAL_FIFO.buffer[8][7]_i_1__0/O
                         net (fo=8, routed)           0.992    10.044    fifo_rx/NORMAL_FIFO.buffer[8][7]_i_1__0_n_0
    SLICE_X96Y54         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.608    15.372    fifo_rx/CLK
    SLICE_X96Y54         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[8][0]/C
                         clock pessimism              0.423    15.796    
                         clock uncertainty           -0.035    15.760    
    SLICE_X96Y54         FDRE (Setup_fdre_C_CE)      -0.376    15.384    fifo_rx/NORMAL_FIFO.buffer_reg[8][0]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.155ns (27.586%)  route 3.032ns (72.414%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 15.372 - 10.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=38, routed)          1.031     7.406    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X103Y57        LUT4 (Prop_lut4_I3_O)        0.152     7.558 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3/O
                         net (fo=1, routed)           0.320     7.878    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.332     8.210 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0/O
                         net (fo=16, routed)          0.689     8.899    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0_n_0
    SLICE_X102Y57        LUT5 (Prop_lut5_I2_O)        0.153     9.052 r  fifo_rx/NORMAL_FIFO.buffer[8][7]_i_1__0/O
                         net (fo=8, routed)           0.992    10.044    fifo_rx/NORMAL_FIFO.buffer[8][7]_i_1__0_n_0
    SLICE_X96Y54         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.608    15.372    fifo_rx/CLK
    SLICE_X96Y54         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[8][2]/C
                         clock pessimism              0.423    15.796    
                         clock uncertainty           -0.035    15.760    
    SLICE_X96Y54         FDRE (Setup_fdre_C_CE)      -0.376    15.384    fifo_rx/NORMAL_FIFO.buffer_reg[8][2]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[8][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.155ns (27.586%)  route 3.032ns (72.414%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 15.372 - 10.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=38, routed)          1.031     7.406    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X103Y57        LUT4 (Prop_lut4_I3_O)        0.152     7.558 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3/O
                         net (fo=1, routed)           0.320     7.878    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.332     8.210 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0/O
                         net (fo=16, routed)          0.689     8.899    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0_n_0
    SLICE_X102Y57        LUT5 (Prop_lut5_I2_O)        0.153     9.052 r  fifo_rx/NORMAL_FIFO.buffer[8][7]_i_1__0/O
                         net (fo=8, routed)           0.992    10.044    fifo_rx/NORMAL_FIFO.buffer[8][7]_i_1__0_n_0
    SLICE_X96Y54         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.608    15.372    fifo_rx/CLK
    SLICE_X96Y54         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[8][4]/C
                         clock pessimism              0.423    15.796    
                         clock uncertainty           -0.035    15.760    
    SLICE_X96Y54         FDRE (Setup_fdre_C_CE)      -0.376    15.384    fifo_rx/NORMAL_FIFO.buffer_reg[8][4]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.155ns (27.586%)  route 3.032ns (72.414%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 15.372 - 10.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=38, routed)          1.031     7.406    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X103Y57        LUT4 (Prop_lut4_I3_O)        0.152     7.558 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3/O
                         net (fo=1, routed)           0.320     7.878    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.332     8.210 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0/O
                         net (fo=16, routed)          0.689     8.899    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0_n_0
    SLICE_X102Y57        LUT5 (Prop_lut5_I2_O)        0.153     9.052 r  fifo_rx/NORMAL_FIFO.buffer[8][7]_i_1__0/O
                         net (fo=8, routed)           0.992    10.044    fifo_rx/NORMAL_FIFO.buffer[8][7]_i_1__0_n_0
    SLICE_X96Y54         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.608    15.372    fifo_rx/CLK
    SLICE_X96Y54         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[8][6]/C
                         clock pessimism              0.423    15.796    
                         clock uncertainty           -0.035    15.760    
    SLICE_X96Y54         FDRE (Setup_fdre_C_CE)      -0.376    15.384    fifo_rx/NORMAL_FIFO.buffer_reg[8][6]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[9][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.122ns (26.801%)  route 3.064ns (73.199%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 15.372 - 10.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=38, routed)          1.031     7.406    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X103Y57        LUT4 (Prop_lut4_I3_O)        0.152     7.558 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3/O
                         net (fo=1, routed)           0.320     7.878    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.332     8.210 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0/O
                         net (fo=16, routed)          0.813     9.024    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0_n_0
    SLICE_X103Y55        LUT5 (Prop_lut5_I2_O)        0.120     9.144 r  fifo_rx/NORMAL_FIFO.buffer[9][7]_i_1__0/O
                         net (fo=8, routed)           0.900    10.044    fifo_rx/NORMAL_FIFO.buffer[9][7]_i_1__0_n_0
    SLICE_X98Y56         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.608    15.372    fifo_rx/CLK
    SLICE_X98Y56         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[9][1]/C
                         clock pessimism              0.423    15.796    
                         clock uncertainty           -0.035    15.760    
    SLICE_X98Y56         FDRE (Setup_fdre_C_CE)      -0.372    15.388    fifo_rx/NORMAL_FIFO.buffer_reg[9][1]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[6][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.154ns (27.840%)  route 2.991ns (72.160%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 15.372 - 10.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=38, routed)          1.031     7.406    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X103Y57        LUT4 (Prop_lut4_I3_O)        0.152     7.558 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3/O
                         net (fo=1, routed)           0.320     7.878    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.332     8.210 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0/O
                         net (fo=16, routed)          0.997     9.207    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0_n_0
    SLICE_X103Y55        LUT5 (Prop_lut5_I2_O)        0.152     9.359 r  fifo_rx/NORMAL_FIFO.buffer[6][7]_i_1__0/O
                         net (fo=8, routed)           0.644    10.003    fifo_rx/NORMAL_FIFO.buffer[6][7]_i_1__0_n_0
    SLICE_X97Y55         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.608    15.372    fifo_rx/CLK
    SLICE_X97Y55         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[6][0]/C
                         clock pessimism              0.423    15.796    
                         clock uncertainty           -0.035    15.760    
    SLICE_X97Y55         FDRE (Setup_fdre_C_CE)      -0.413    15.347    fifo_rx/NORMAL_FIFO.buffer_reg[6][0]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[6][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.154ns (27.840%)  route 2.991ns (72.160%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 15.372 - 10.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=38, routed)          1.031     7.406    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X103Y57        LUT4 (Prop_lut4_I3_O)        0.152     7.558 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3/O
                         net (fo=1, routed)           0.320     7.878    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.332     8.210 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0/O
                         net (fo=16, routed)          0.997     9.207    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0_n_0
    SLICE_X103Y55        LUT5 (Prop_lut5_I2_O)        0.152     9.359 r  fifo_rx/NORMAL_FIFO.buffer[6][7]_i_1__0/O
                         net (fo=8, routed)           0.644    10.003    fifo_rx/NORMAL_FIFO.buffer[6][7]_i_1__0_n_0
    SLICE_X97Y55         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.608    15.372    fifo_rx/CLK
    SLICE_X97Y55         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[6][1]/C
                         clock pessimism              0.423    15.796    
                         clock uncertainty           -0.035    15.760    
    SLICE_X97Y55         FDRE (Setup_fdre_C_CE)      -0.413    15.347    fifo_rx/NORMAL_FIFO.buffer_reg[6][1]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.154ns (27.840%)  route 2.991ns (72.160%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 15.372 - 10.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=38, routed)          1.031     7.406    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X103Y57        LUT4 (Prop_lut4_I3_O)        0.152     7.558 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3/O
                         net (fo=1, routed)           0.320     7.878    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.332     8.210 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0/O
                         net (fo=16, routed)          0.997     9.207    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0_n_0
    SLICE_X103Y55        LUT5 (Prop_lut5_I2_O)        0.152     9.359 r  fifo_rx/NORMAL_FIFO.buffer[6][7]_i_1__0/O
                         net (fo=8, routed)           0.644    10.003    fifo_rx/NORMAL_FIFO.buffer[6][7]_i_1__0_n_0
    SLICE_X97Y55         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.608    15.372    fifo_rx/CLK
    SLICE_X97Y55         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[6][2]/C
                         clock pessimism              0.423    15.796    
                         clock uncertainty           -0.035    15.760    
    SLICE_X97Y55         FDRE (Setup_fdre_C_CE)      -0.413    15.347    fifo_rx/NORMAL_FIFO.buffer_reg[6][2]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.154ns (27.840%)  route 2.991ns (72.160%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 15.372 - 10.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=38, routed)          1.031     7.406    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X103Y57        LUT4 (Prop_lut4_I3_O)        0.152     7.558 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3/O
                         net (fo=1, routed)           0.320     7.878    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.332     8.210 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0/O
                         net (fo=16, routed)          0.997     9.207    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0_n_0
    SLICE_X103Y55        LUT5 (Prop_lut5_I2_O)        0.152     9.359 r  fifo_rx/NORMAL_FIFO.buffer[6][7]_i_1__0/O
                         net (fo=8, routed)           0.644    10.003    fifo_rx/NORMAL_FIFO.buffer[6][7]_i_1__0_n_0
    SLICE_X97Y55         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.608    15.372    fifo_rx/CLK
    SLICE_X97Y55         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[6][3]/C
                         clock pessimism              0.423    15.796    
                         clock uncertainty           -0.035    15.760    
    SLICE_X97Y55         FDRE (Setup_fdre_C_CE)      -0.413    15.347    fifo_rx/NORMAL_FIFO.buffer_reg[6][3]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[6][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.154ns (27.840%)  route 2.991ns (72.160%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 15.372 - 10.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=38, routed)          1.031     7.406    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X103Y57        LUT4 (Prop_lut4_I3_O)        0.152     7.558 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3/O
                         net (fo=1, routed)           0.320     7.878    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_3_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.332     8.210 r  fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0/O
                         net (fo=16, routed)          0.997     9.207    fifo_rx/NORMAL_FIFO.buffer[15][7]_i_2__0_n_0
    SLICE_X103Y55        LUT5 (Prop_lut5_I2_O)        0.152     9.359 r  fifo_rx/NORMAL_FIFO.buffer[6][7]_i_1__0/O
                         net (fo=8, routed)           0.644    10.003    fifo_rx/NORMAL_FIFO.buffer[6][7]_i_1__0_n_0
    SLICE_X97Y55         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.608    15.372    fifo_rx/CLK
    SLICE_X97Y55         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[6][4]/C
                         clock pessimism              0.423    15.796    
                         clock uncertainty           -0.035    15.760    
    SLICE_X97Y55         FDRE (Setup_fdre_C_CE)      -0.413    15.347    fifo_rx/NORMAL_FIFO.buffer_reg[6][4]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_sync_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_sync_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.632     1.718    uart_rx_inst/CLK
    SLICE_X107Y62        FDSE                                         r  uart_rx_inst/rx_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDSE (Prop_fdse_C_Q)         0.141     1.859 r  uart_rx_inst/rx_sync_reg[0]/Q
                         net (fo=1, routed)           0.056     1.915    uart_rx_inst/rx_sync[0]
    SLICE_X107Y62        FDSE                                         r  uart_rx_inst/rx_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.901     2.243    uart_rx_inst/CLK
    SLICE_X107Y62        FDSE                                         r  uart_rx_inst/rx_sync_reg[1]/C
                         clock pessimism             -0.525     1.718    
    SLICE_X107Y62        FDSE (Hold_fdse_C_D)         0.075     1.793    uart_rx_inst/rx_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_prev_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/transaction_start_toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.634     1.720    uart_rx_inst/CLK
    SLICE_X107Y59        FDPE                                         r  uart_rx_inst/rx_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDPE (Prop_fdpe_C_Q)         0.141     1.861 r  uart_rx_inst/rx_prev_reg/Q
                         net (fo=2, routed)           0.069     1.931    uart_rx_inst/rx_prev
    SLICE_X106Y59        LUT4 (Prop_lut4_I0_O)        0.045     1.976 r  uart_rx_inst/transaction_start_toggle_i_1/O
                         net (fo=1, routed)           0.000     1.976    uart_rx_inst/transaction_start_toggle_i_1_n_0
    SLICE_X106Y59        FDCE                                         r  uart_rx_inst/transaction_start_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.904     2.246    uart_rx_inst/CLK
    SLICE_X106Y59        FDCE                                         r  uart_rx_inst/transaction_start_toggle_reg/C
                         clock pessimism             -0.513     1.733    
    SLICE_X106Y59        FDCE (Hold_fdce_C_D)         0.092     1.825    uart_rx_inst/transaction_start_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 baud_gen_inst/tx_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen_inst/tx_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.618%)  route 0.085ns (31.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.634     1.720    baud_gen_inst/CLK
    SLICE_X110Y61        FDCE                                         r  baud_gen_inst/tx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  baud_gen_inst/tx_counter_reg[2]/Q
                         net (fo=6, routed)           0.085     1.946    baud_gen_inst/tx_counter_reg_n_0_[2]
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.045     1.991 r  baud_gen_inst/tx_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.991    baud_gen_inst/tx_counter[6]_i_1_n_0
    SLICE_X111Y61        FDCE                                         r  baud_gen_inst/tx_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.906     2.248    baud_gen_inst/CLK
    SLICE_X111Y61        FDCE                                         r  baud_gen_inst/tx_counter_reg[6]/C
                         clock pessimism             -0.515     1.733    
    SLICE_X111Y61        FDCE (Hold_fdce_C_D)         0.092     1.825    baud_gen_inst/tx_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.634     1.720    fifo_tx/CLK
    SLICE_X106Y58        FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=39, routed)          0.110     1.971    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X107Y58        LUT5 (Prop_lut5_I3_O)        0.048     2.019 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin[4]_i_2/O
                         net (fo=1, routed)           0.000     2.019    fifo_tx/p_0_in[4]
    SLICE_X107Y58        FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.904     2.246    fifo_tx/CLK
    SLICE_X107Y58        FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]/C
                         clock pessimism             -0.513     1.733    
    SLICE_X107Y58        FDCE (Hold_fdce_C_D)         0.107     1.840    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_rx_inst/oversample_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/oversample_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.339%)  route 0.138ns (42.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.633     1.719    uart_rx_inst/CLK
    SLICE_X107Y60        FDCE                                         r  uart_rx_inst/oversample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.141     1.860 r  uart_rx_inst/oversample_counter_reg[0]/Q
                         net (fo=6, routed)           0.138     1.999    uart_rx_inst/oversample_counter_reg_n_0_[0]
    SLICE_X108Y60        LUT3 (Prop_lut3_I1_O)        0.045     2.044 r  uart_rx_inst/oversample_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.044    uart_rx_inst/oversample_counter[1]
    SLICE_X108Y60        FDCE                                         r  uart_rx_inst/oversample_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.903     2.245    uart_rx_inst/CLK
    SLICE_X108Y60        FDCE                                         r  uart_rx_inst/oversample_counter_reg[1]/C
                         clock pessimism             -0.510     1.735    
    SLICE_X108Y60        FDCE (Hold_fdce_C_D)         0.121     1.856    uart_rx_inst/oversample_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 baud_gen_inst/tx_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen_inst/tx_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.634     1.720    baud_gen_inst/CLK
    SLICE_X110Y61        FDCE                                         r  baud_gen_inst/tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  baud_gen_inst/tx_counter_reg[0]/Q
                         net (fo=6, routed)           0.108     1.969    baud_gen_inst/tx_counter_reg_n_0_[0]
    SLICE_X111Y61        LUT3 (Prop_lut3_I1_O)        0.045     2.014 r  baud_gen_inst/tx_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.014    baud_gen_inst/tx_counter[1]_i_1_n_0
    SLICE_X111Y61        FDCE                                         r  baud_gen_inst/tx_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.906     2.248    baud_gen_inst/CLK
    SLICE_X111Y61        FDCE                                         r  baud_gen_inst/tx_counter_reg[1]/C
                         clock pessimism             -0.515     1.733    
    SLICE_X111Y61        FDCE (Hold_fdce_C_D)         0.091     1.824    baud_gen_inst/tx_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 baud_gen_inst/tx_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen_inst/tx_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.634     1.720    baud_gen_inst/CLK
    SLICE_X111Y61        FDCE                                         r  baud_gen_inst/tx_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  baud_gen_inst/tx_counter_reg[1]/Q
                         net (fo=5, routed)           0.120     1.981    baud_gen_inst/tx_counter_reg_n_0_[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I3_O)        0.049     2.030 r  baud_gen_inst/tx_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.030    baud_gen_inst/tx_counter[3]_i_1_n_0
    SLICE_X110Y61        FDCE                                         r  baud_gen_inst/tx_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.906     2.248    baud_gen_inst/CLK
    SLICE_X110Y61        FDCE                                         r  baud_gen_inst/tx_counter_reg[3]/C
                         clock pessimism             -0.515     1.733    
    SLICE_X110Y61        FDCE (Hold_fdce_C_D)         0.107     1.840    baud_gen_inst/tx_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.634     1.720    fifo_tx/CLK
    SLICE_X106Y58        FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=39, routed)          0.110     1.971    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X107Y58        LUT4 (Prop_lut4_I2_O)        0.045     2.016 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     2.016    fifo_tx/p_0_in[3]
    SLICE_X107Y58        FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.904     2.246    fifo_tx/CLK
    SLICE_X107Y58        FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[3]/C
                         clock pessimism             -0.513     1.733    
    SLICE_X107Y58        FDCE (Hold_fdce_C_D)         0.091     1.824    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 baud_gen_inst/tx_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen_inst/tx_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.634     1.720    baud_gen_inst/CLK
    SLICE_X111Y61        FDCE                                         r  baud_gen_inst/tx_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  baud_gen_inst/tx_counter_reg[1]/Q
                         net (fo=5, routed)           0.120     1.981    baud_gen_inst/tx_counter_reg_n_0_[1]
    SLICE_X110Y61        LUT4 (Prop_lut4_I1_O)        0.045     2.026 r  baud_gen_inst/tx_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.026    baud_gen_inst/tx_counter[2]_i_1_n_0
    SLICE_X110Y61        FDCE                                         r  baud_gen_inst/tx_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.906     2.248    baud_gen_inst/CLK
    SLICE_X110Y61        FDCE                                         r  baud_gen_inst/tx_counter_reg[2]/C
                         clock pessimism             -0.515     1.733    
    SLICE_X110Y61        FDCE (Hold_fdce_C_D)         0.092     1.825    baud_gen_inst/tx_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 fifo_tx/NORMAL_FIFO.buffer_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/tx_buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.267ns (83.449%)  route 0.053ns (16.551%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.635     1.721    fifo_tx/CLK
    SLICE_X110Y57        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  fifo_tx/NORMAL_FIFO.buffer_reg[8][2]/Q
                         net (fo=1, routed)           0.053     1.915    fifo_tx/NORMAL_FIFO.buffer_reg[8][2]
    SLICE_X111Y57        LUT6 (Prop_lut6_I5_O)        0.045     1.960 r  fifo_tx/tx_buffer[2]_i_6/O
                         net (fo=1, routed)           0.000     1.960    fifo_tx/tx_buffer[2]_i_6_n_0
    SLICE_X111Y57        MUXF7 (Prop_muxf7_I0_O)      0.062     2.022 r  fifo_tx/tx_buffer_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     2.022    fifo_tx/tx_buffer_reg[2]_i_3_n_0
    SLICE_X111Y57        MUXF8 (Prop_muxf8_I1_O)      0.019     2.041 r  fifo_tx/tx_buffer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.041    uart_tx_inst/D[2]
    SLICE_X111Y57        FDCE                                         r  uart_tx_inst/tx_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.907     2.249    uart_tx_inst/CLK
    SLICE_X111Y57        FDCE                                         r  uart_tx_inst/tx_buffer_reg[2]/C
                         clock pessimism             -0.515     1.734    
    SLICE_X111Y57        FDCE (Hold_fdce_C_D)         0.105     1.839    uart_tx_inst/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X106Y63   baud_gen_inst/baud_rx_en_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X109Y61   baud_gen_inst/baud_tx_en_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X107Y63   baud_gen_inst/rx_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X106Y63   baud_gen_inst/rx_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X107Y63   baud_gen_inst/rx_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X107Y63   baud_gen_inst/rx_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X107Y63   baud_gen_inst/rx_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X106Y63   baud_gen_inst/rx_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X106Y63   baud_gen_inst/rx_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X106Y63   baud_gen_inst/baud_rx_en_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X106Y63   baud_gen_inst/baud_rx_en_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y61   baud_gen_inst/baud_tx_en_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y61   baud_gen_inst/baud_tx_en_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y63   baud_gen_inst/rx_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y63   baud_gen_inst/rx_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X106Y63   baud_gen_inst/rx_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X106Y63   baud_gen_inst/rx_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y63   baud_gen_inst/rx_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y63   baud_gen_inst/rx_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X106Y63   baud_gen_inst/baud_rx_en_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X106Y63   baud_gen_inst/baud_rx_en_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y61   baud_gen_inst/baud_tx_en_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y61   baud_gen_inst/baud_tx_en_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y63   baud_gen_inst/rx_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y63   baud_gen_inst/rx_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X106Y63   baud_gen_inst/rx_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X106Y63   baud_gen_inst/rx_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y63   baud_gen_inst/rx_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y63   baud_gen_inst/rx_counter_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.819ns  (logic 3.814ns (48.781%)  route 4.005ns (51.219%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.862     5.936    fifo_tx/CLK
    SLICE_X107Y58        FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDCE (Prop_fdce_C_Q)         0.419     6.355 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]/Q
                         net (fo=6, routed)           1.010     7.364    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]
    SLICE_X111Y59        LUT2 (Prop_lut2_I0_O)        0.299     7.663 r  fifo_tx/tx_fifo_full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.661     8.324    fifo_tx/tx_fifo_full_OBUF_inst_i_2_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I0_O)        0.124     8.448 f  fifo_tx/tx_fifo_full_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.671     9.119    fifo_tx/tx_fifo_full_OBUF
    SLICE_X112Y59        LUT1 (Prop_lut1_I0_O)        0.148     9.267 r  fifo_tx/cpu_tx_ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664    10.931    cpu_tx_ready_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.824    13.755 r  cpu_tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000    13.755    cpu_tx_ready
    R18                                                               r  cpu_tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_rx_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 3.808ns (48.767%)  route 4.001ns (51.233%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[0]/Q
                         net (fo=39, routed)          1.639     8.014    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[0]
    SLICE_X98Y56         LUT6 (Prop_lut6_I4_O)        0.124     8.138 r  fifo_rx/cpu_rx_data_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.138    fifo_rx/cpu_rx_data_OBUF[1]_inst_i_4_n_0
    SLICE_X98Y56         MUXF7 (Prop_muxf7_I0_O)      0.241     8.379 r  fifo_rx/cpu_rx_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.379    fifo_rx/cpu_rx_data_OBUF[1]_inst_i_2_n_0
    SLICE_X98Y56         MUXF8 (Prop_muxf8_I0_O)      0.098     8.477 r  fifo_rx/cpu_rx_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.362    10.840    cpu_rx_data_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.827    13.667 r  cpu_rx_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.667    cpu_rx_data[1]
    P16                                                               r  cpu_rx_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_rx_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.652ns  (logic 3.780ns (49.394%)  route 3.872ns (50.606%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=38, routed)          1.607     7.983    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X99Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.107 r  fifo_rx/cpu_rx_data_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.107    fifo_rx/cpu_rx_data_OBUF[5]_inst_i_7_n_0
    SLICE_X99Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     8.324 r  fifo_rx/cpu_rx_data_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.324    fifo_rx/cpu_rx_data_OBUF[5]_inst_i_3_n_0
    SLICE_X99Y56         MUXF8 (Prop_muxf8_I1_O)      0.094     8.418 r  fifo_rx/cpu_rx_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.265    10.683    cpu_rx_data_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.827    13.509 r  cpu_rx_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.509    cpu_rx_data[5]
    W19                                                               r  cpu_rx_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_rx_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.530ns  (logic 3.839ns (50.975%)  route 3.692ns (49.025%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.478     6.336 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[2]/Q
                         net (fo=20, routed)          1.441     7.776    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[2]
    SLICE_X101Y54        MUXF7 (Prop_muxf7_S_O)       0.447     8.223 r  fifo_rx/cpu_rx_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.223    fifo_rx/cpu_rx_data_OBUF[2]_inst_i_3_n_0
    SLICE_X101Y54        MUXF8 (Prop_muxf8_I1_O)      0.094     8.317 r  fifo_rx/cpu_rx_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.251    10.568    cpu_rx_data_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         2.820    13.388 r  cpu_rx_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.388    cpu_rx_data[2]
    P15                                                               r  cpu_rx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_rx_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 3.800ns (50.548%)  route 3.718ns (49.452%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=38, routed)          1.471     7.847    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X98Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.971 r  fifo_rx/cpu_rx_data_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.971    fifo_rx/cpu_rx_data_OBUF[4]_inst_i_4_n_0
    SLICE_X98Y55         MUXF7 (Prop_muxf7_I0_O)      0.241     8.212 r  fifo_rx/cpu_rx_data_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.212    fifo_rx/cpu_rx_data_OBUF[4]_inst_i_2_n_0
    SLICE_X98Y55         MUXF8 (Prop_muxf8_I0_O)      0.098     8.310 r  fifo_rx/cpu_rx_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.247    10.556    cpu_rx_data_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         2.819    13.375 r  cpu_rx_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.375    cpu_rx_data[4]
    N17                                                               r  cpu_rx_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.buffer_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_rx_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 3.958ns (53.083%)  route 3.498ns (46.917%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X100Y57        FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDRE (Prop_fdre_C_Q)         0.478     6.336 r  fifo_rx/NORMAL_FIFO.buffer_reg[4][6]/Q
                         net (fo=1, routed)           1.257     7.593    fifo_rx/NORMAL_FIFO.buffer_reg_n_0_[4][6]
    SLICE_X99Y55         LUT6 (Prop_lut6_I5_O)        0.301     7.894 r  fifo_rx/cpu_rx_data_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.894    fifo_rx/cpu_rx_data_OBUF[6]_inst_i_5_n_0
    SLICE_X99Y55         MUXF7 (Prop_muxf7_I1_O)      0.245     8.139 r  fifo_rx/cpu_rx_data_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.139    fifo_rx/cpu_rx_data_OBUF[6]_inst_i_2_n_0
    SLICE_X99Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     8.243 r  fifo_rx/cpu_rx_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.241    10.484    cpu_rx_data_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         2.830    13.314 r  cpu_rx_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.314    cpu_rx_data[6]
    W18                                                               r  cpu_rx_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_rx_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 3.745ns (50.259%)  route 3.706ns (49.741%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X104Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[3]/Q
                         net (fo=19, routed)          0.848     7.223    fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[3]
    SLICE_X103Y57        LUT4 (Prop_lut4_I0_O)        0.124     7.347 r  fifo_rx/cpu_rx_valid_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.486     7.833    fifo_rx/cpu_rx_valid_OBUF_inst_i_3_n_0
    SLICE_X103Y57        LUT5 (Prop_lut5_I4_O)        0.124     7.957 r  fifo_rx/cpu_rx_valid_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.417     8.373    fifo_rx/cpu_rx_valid_OBUF_inst_i_2_n_0
    SLICE_X105Y57        LUT3 (Prop_lut3_I0_O)        0.118     8.491 r  fifo_rx/cpu_rx_valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.957    10.448    cpu_rx_valid_OBUF
    V17                  OBUF (Prop_obuf_I_O)         2.861    13.309 r  cpu_rx_valid_OBUF_inst/O
                         net (fo=0)                   0.000    13.309    cpu_rx_valid
    V17                                                               r  cpu_rx_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_rx_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.390ns  (logic 3.858ns (52.208%)  route 3.532ns (47.792%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X102Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDCE (Prop_fdce_C_Q)         0.478     6.336 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[2]/Q
                         net (fo=20, routed)          1.251     7.587    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[2]
    SLICE_X100Y54        MUXF7 (Prop_muxf7_S_O)       0.463     8.050 r  fifo_rx/cpu_rx_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.050    fifo_rx/cpu_rx_data_OBUF[0]_inst_i_3_n_0
    SLICE_X100Y54        MUXF8 (Prop_muxf8_I1_O)      0.088     8.138 r  fifo_rx/cpu_rx_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.281    10.419    cpu_rx_data_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         2.829    13.248 r  cpu_rx_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.248    cpu_rx_data[0]
    T19                                                               r  cpu_rx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_fifo_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.377ns  (logic 3.517ns (47.673%)  route 3.860ns (52.327%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.784     5.858    fifo_rx/CLK
    SLICE_X104Y57        FDCE                                         r  fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDCE (Prop_fdce_C_Q)         0.518     6.376 r  fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[3]/Q
                         net (fo=19, routed)          0.848     7.223    fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[3]
    SLICE_X103Y57        LUT4 (Prop_lut4_I0_O)        0.124     7.347 f  fifo_rx/cpu_rx_valid_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.486     7.833    fifo_rx/cpu_rx_valid_OBUF_inst_i_3_n_0
    SLICE_X103Y57        LUT5 (Prop_lut5_I4_O)        0.124     7.957 f  fifo_rx/cpu_rx_valid_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.417     8.373    fifo_rx/cpu_rx_valid_OBUF_inst_i_2_n_0
    SLICE_X105Y57        LUT3 (Prop_lut3_I2_O)        0.124     8.497 r  fifo_rx/rx_fifo_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.110    10.608    rx_fifo_empty_OBUF
    R16                  OBUF (Prop_obuf_I_O)         2.627    13.234 r  rx_fifo_empty_OBUF_inst/O
                         net (fo=0)                   0.000    13.234    rx_fifo_empty
    R16                                                               r  rx_fifo_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fifo_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.197ns  (logic 3.514ns (48.831%)  route 3.683ns (51.169%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.862     5.936    fifo_tx/CLK
    SLICE_X107Y58        FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDCE (Prop_fdce_C_Q)         0.419     6.355 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]/Q
                         net (fo=6, routed)           1.010     7.364    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]
    SLICE_X111Y59        LUT2 (Prop_lut2_I0_O)        0.299     7.663 f  fifo_tx/tx_fifo_full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.661     8.324    fifo_tx/tx_fifo_full_OBUF_inst_i_2_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  fifo_tx/tx_fifo_full_OBUF_inst_i_1/O
                         net (fo=3, routed)           2.012    10.460    tx_fifo_full_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         2.672    13.133 r  tx_fifo_full_OBUF_inst/O
                         net (fo=0)                   0.000    13.133    tx_fifo_full
    Y18                                                               r  tx_fifo_full (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_inst/frame_error_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_error
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.329ns (77.743%)  route 0.380ns (22.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.634     1.720    uart_rx_inst/CLK
    SLICE_X107Y59        FDCE                                         r  uart_rx_inst/frame_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDCE (Prop_fdce_C_Q)         0.128     1.848 r  uart_rx_inst/frame_error_reg_reg/Q
                         net (fo=1, routed)           0.380     2.229    frame_error_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.201     3.429 r  frame_error_OBUF_inst/O
                         net (fo=0)                   0.000     3.429    frame_error
    T17                                                               r  frame_error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/TX_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.357ns (75.697%)  route 0.436ns (24.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.634     1.720    uart_tx_inst/CLK
    SLICE_X108Y58        FDPE                                         r  uart_tx_inst/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y58        FDPE (Prop_fdpe_C_Q)         0.164     1.884 r  uart_tx_inst/TX_reg/Q
                         net (fo=1, routed)           0.436     2.320    txd_OBUF
    W20                  OBUF (Prop_obuf_I_O)         1.193     3.512 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.512    txd
    W20                                                               r  txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fifo_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.369ns (70.427%)  route 0.575ns (29.573%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.635     1.721    fifo_tx/CLK
    SLICE_X111Y58        FDCE                                         r  fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[0]/Q
                         net (fo=24, routed)          0.156     2.018    fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg_n_0_[0]
    SLICE_X112Y58        LUT6 (Prop_lut6_I2_O)        0.045     2.063 r  fifo_tx/tx_fifo_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.419     2.482    tx_fifo_empty_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.183     3.665 r  tx_fifo_empty_OBUF_inst/O
                         net (fo=0)                   0.000     3.665    tx_fifo_empty
    Y19                                                               r  tx_fifo_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/transaction_stop_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.364ns (69.395%)  route 0.602ns (30.605%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.634     1.720    uart_rx_inst/CLK
    SLICE_X106Y59        FDCE                                         r  uart_rx_inst/transaction_stop_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59        FDCE (Prop_fdce_C_Q)         0.128     1.848 r  uart_rx_inst/transaction_stop_toggle_reg/Q
                         net (fo=5, routed)           0.223     2.071    uart_rx_inst/transaction_stop_toggle_reg_n_0
    SLICE_X107Y59        LUT2 (Prop_lut2_I1_O)        0.098     2.169 r  uart_rx_inst/rx_busy_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.379     2.548    rx_busy_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.138     3.686 r  rx_busy_OBUF_inst/O
                         net (fo=0)                   0.000     3.686    rx_busy
    R17                                                               r  rx_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/FSM_onehot_tx_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.349ns (67.829%)  route 0.640ns (32.171%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.634     1.720    uart_tx_inst/CLK
    SLICE_X109Y58        FDPE                                         r  uart_tx_inst/FSM_onehot_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDPE (Prop_fdpe_C_Q)         0.141     1.861 f  uart_tx_inst/FSM_onehot_tx_state_reg[0]/Q
                         net (fo=7, routed)           0.231     2.092    uart_tx_inst/Q[0]
    SLICE_X110Y58        LUT1 (Prop_lut1_I0_O)        0.045     2.137 r  uart_tx_inst/tx_busy_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.408     2.546    tx_busy_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.163     3.709 r  tx_busy_OBUF_inst/O
                         net (fo=0)                   0.000     3.709    tx_busy
    V16                                                               r  tx_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fifo_full
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.375ns (65.701%)  route 0.718ns (34.299%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.634     1.720    fifo_tx/CLK
    SLICE_X106Y58        FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=39, routed)          0.235     2.097    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X112Y58        LUT6 (Prop_lut6_I5_O)        0.045     2.142 r  fifo_tx/tx_fifo_full_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.482     2.624    tx_fifo_full_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.189     3.813 r  tx_fifo_full_OBUF_inst/O
                         net (fo=0)                   0.000     3.813    tx_fifo_full
    Y18                                                               r  tx_fifo_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.buffer_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_rx_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.461ns (67.887%)  route 0.691ns (32.113%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.608     1.694    fifo_rx/CLK
    SLICE_X103Y55        FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  fifo_rx/NORMAL_FIFO.buffer_reg[10][3]/Q
                         net (fo=1, routed)           0.139     1.974    fifo_rx/NORMAL_FIFO.buffer_reg_n_0_[10][3]
    SLICE_X102Y55        LUT6 (Prop_lut6_I1_O)        0.045     2.019 r  fifo_rx/cpu_rx_data_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.019    fifo_rx/cpu_rx_data_OBUF[3]_inst_i_6_n_0
    SLICE_X102Y55        MUXF7 (Prop_muxf7_I0_O)      0.062     2.081 r  fifo_rx/cpu_rx_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.081    fifo_rx/cpu_rx_data_OBUF[3]_inst_i_3_n_0
    SLICE_X102Y55        MUXF8 (Prop_muxf8_I1_O)      0.019     2.100 r  fifo_rx/cpu_rx_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.652    cpu_rx_data_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         1.194     3.846 r  cpu_rx_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.846    cpu_rx_data[3]
    P18                                                               r  cpu_rx_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.buffer_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_rx_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.502ns (69.703%)  route 0.653ns (30.297%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.608     1.694    fifo_rx/CLK
    SLICE_X103Y56        FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y56        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  fifo_rx/NORMAL_FIFO.buffer_reg[8][7]/Q
                         net (fo=1, routed)           0.110     1.946    fifo_rx/NORMAL_FIFO.buffer_reg_n_0_[8][7]
    SLICE_X103Y56        LUT6 (Prop_lut6_I5_O)        0.045     1.991 r  fifo_rx/cpu_rx_data_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.991    fifo_rx/cpu_rx_data_OBUF[7]_inst_i_6_n_0
    SLICE_X103Y56        MUXF7 (Prop_muxf7_I0_O)      0.062     2.053 r  fifo_rx/cpu_rx_data_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.053    fifo_rx/cpu_rx_data_OBUF[7]_inst_i_3_n_0
    SLICE_X103Y56        MUXF8 (Prop_muxf8_I1_O)      0.019     2.072 r  fifo_rx/cpu_rx_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.542     2.614    cpu_rx_data_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         1.235     3.849 r  cpu_rx_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.849    cpu_rx_data[7]
    V18                                                               r  cpu_rx_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.buffer_reg[9][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_rx_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.489ns (67.417%)  route 0.720ns (32.583%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.608     1.694    fifo_rx/CLK
    SLICE_X99Y55         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[9][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y55         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  fifo_rx/NORMAL_FIFO.buffer_reg[9][6]/Q
                         net (fo=1, routed)           0.110     1.946    fifo_rx/NORMAL_FIFO.buffer_reg_n_0_[9][6]
    SLICE_X99Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.991 r  fifo_rx/cpu_rx_data_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.991    fifo_rx/cpu_rx_data_OBUF[6]_inst_i_6_n_0
    SLICE_X99Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     2.053 r  fifo_rx/cpu_rx_data_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.053    fifo_rx/cpu_rx_data_OBUF[6]_inst_i_3_n_0
    SLICE_X99Y55         MUXF8 (Prop_muxf8_I1_O)      0.019     2.072 r  fifo_rx/cpu_rx_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.609     2.681    cpu_rx_data_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         1.222     3.903 r  cpu_rx_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.903    cpu_rx_data[6]
    W18                                                               r  cpu_rx_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.buffer_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_rx_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.531ns (68.827%)  route 0.693ns (31.173%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.608     1.694    fifo_rx/CLK
    SLICE_X101Y55        FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y55        FDRE (Prop_fdre_C_Q)         0.128     1.822 r  fifo_rx/NORMAL_FIFO.buffer_reg[0][4]/Q
                         net (fo=1, routed)           0.100     1.922    fifo_rx/NORMAL_FIFO.buffer_reg_n_0_[0][4]
    SLICE_X98Y55         LUT6 (Prop_lut6_I5_O)        0.099     2.021 r  fifo_rx/cpu_rx_data_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.021    fifo_rx/cpu_rx_data_OBUF[4]_inst_i_4_n_0
    SLICE_X98Y55         MUXF7 (Prop_muxf7_I0_O)      0.073     2.094 r  fifo_rx/cpu_rx_data_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.094    fifo_rx/cpu_rx_data_OBUF[4]_inst_i_2_n_0
    SLICE_X98Y55         MUXF8 (Prop_muxf8_I0_O)      0.022     2.116 r  fifo_rx/cpu_rx_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.594     2.710    cpu_rx_data_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         1.209     3.918 r  cpu_rx_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.918    cpu_rx_data[4]
    N17                                                               r  cpu_rx_data[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           487 Endpoints
Min Delay           487 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.431ns  (logic 1.666ns (22.423%)  route 5.765ns (77.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.336     4.878    uart_rx_inst/rst_n_IBUF
    SLICE_X107Y63        LUT1 (Prop_lut1_I0_O)        0.124     5.002 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          2.429     7.431    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]_0
    SLICE_X111Y58        FDCE                                         f  fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.685     5.449    fifo_tx/CLK
    SLICE_X111Y58        FDCE                                         r  fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.431ns  (logic 1.666ns (22.423%)  route 5.765ns (77.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.336     4.878    uart_rx_inst/rst_n_IBUF
    SLICE_X107Y63        LUT1 (Prop_lut1_I0_O)        0.124     5.002 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          2.429     7.431    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]_0
    SLICE_X111Y58        FDCE                                         f  fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.685     5.449    fifo_tx/CLK
    SLICE_X111Y58        FDCE                                         r  fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.431ns  (logic 1.666ns (22.423%)  route 5.765ns (77.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.336     4.878    uart_rx_inst/rst_n_IBUF
    SLICE_X107Y63        LUT1 (Prop_lut1_I0_O)        0.124     5.002 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          2.429     7.431    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]_0
    SLICE_X111Y58        FDCE                                         f  fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.685     5.449    fifo_tx/CLK
    SLICE_X111Y58        FDCE                                         r  fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.431ns  (logic 1.666ns (22.423%)  route 5.765ns (77.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.336     4.878    uart_rx_inst/rst_n_IBUF
    SLICE_X107Y63        LUT1 (Prop_lut1_I0_O)        0.124     5.002 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          2.429     7.431    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[4]_0
    SLICE_X111Y58        FDCE                                         f  fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.685     5.449    fifo_tx/CLK
    SLICE_X111Y58        FDCE                                         r  fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uart_tx_inst/tx_buffer_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.426ns  (logic 1.666ns (22.439%)  route 5.760ns (77.561%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.336     4.878    uart_rx_inst/rst_n_IBUF
    SLICE_X107Y63        LUT1 (Prop_lut1_I0_O)        0.124     5.002 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          2.424     7.426    uart_tx_inst/TX_reg_0
    SLICE_X109Y55        FDCE                                         f  uart_tx_inst/tx_buffer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.683     5.447    uart_tx_inst/CLK
    SLICE_X109Y55        FDCE                                         r  uart_tx_inst/tx_buffer_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uart_tx_inst/tx_buffer_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.293ns  (logic 1.666ns (22.848%)  route 5.626ns (77.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.336     4.878    uart_rx_inst/rst_n_IBUF
    SLICE_X107Y63        LUT1 (Prop_lut1_I0_O)        0.124     5.002 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          2.291     7.293    uart_tx_inst/TX_reg_0
    SLICE_X111Y57        FDCE                                         f  uart_tx_inst/tx_buffer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.685     5.449    uart_tx_inst/CLK
    SLICE_X111Y57        FDCE                                         r  uart_tx_inst/tx_buffer_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uart_tx_inst/tx_buffer_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 1.666ns (23.301%)  route 5.485ns (76.699%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.336     4.878    uart_rx_inst/rst_n_IBUF
    SLICE_X107Y63        LUT1 (Prop_lut1_I0_O)        0.124     5.002 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          2.149     7.151    uart_tx_inst/TX_reg_0
    SLICE_X110Y55        FDCE                                         f  uart_tx_inst/tx_buffer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.686     5.450    uart_tx_inst/CLK
    SLICE_X110Y55        FDCE                                         r  uart_tx_inst/tx_buffer_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uart_tx_inst/tx_buffer_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.149ns  (logic 1.666ns (23.306%)  route 5.483ns (76.694%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.336     4.878    uart_rx_inst/rst_n_IBUF
    SLICE_X107Y63        LUT1 (Prop_lut1_I0_O)        0.124     5.002 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          2.147     7.149    uart_tx_inst/TX_reg_0
    SLICE_X106Y55        FDCE                                         f  uart_tx_inst/tx_buffer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.683     5.447    uart_tx_inst/CLK
    SLICE_X106Y55        FDCE                                         r  uart_tx_inst/tx_buffer_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uart_tx_inst/tx_buffer_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.147ns  (logic 1.666ns (23.315%)  route 5.480ns (76.685%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.336     4.878    uart_rx_inst/rst_n_IBUF
    SLICE_X107Y63        LUT1 (Prop_lut1_I0_O)        0.124     5.002 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          2.145     7.147    uart_tx_inst/TX_reg_0
    SLICE_X111Y55        FDCE                                         f  uart_tx_inst/tx_buffer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.686     5.450    uart_tx_inst/CLK
    SLICE_X111Y55        FDCE                                         r  uart_tx_inst/tx_buffer_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uart_tx_inst/tx_buffer_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.146ns  (logic 1.666ns (23.316%)  route 5.480ns (76.684%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.336     4.878    uart_rx_inst/rst_n_IBUF
    SLICE_X107Y63        LUT1 (Prop_lut1_I0_O)        0.124     5.002 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          2.144     7.146    uart_tx_inst/TX_reg_0
    SLICE_X109Y56        FDCE                                         f  uart_tx_inst/tx_buffer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.683     5.447    uart_tx_inst/CLK
    SLICE_X109Y56        FDCE                                         r  uart_tx_inst/tx_buffer_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_tx_data[2]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[12][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.198ns (29.387%)  route 0.477ns (70.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  cpu_tx_data[2] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[2]
    T20                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  cpu_tx_data_IBUF[2]_inst/O
                         net (fo=16, routed)          0.477     0.675    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[2]
    SLICE_X111Y59        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.907     2.249    fifo_tx/CLK
    SLICE_X111Y59        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[12][2]/C

Slack:                    inf
  Source:                 cpu_tx_data[0]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.236ns (31.986%)  route 0.502ns (68.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 r  cpu_tx_data[0] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[0]
    V20                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  cpu_tx_data_IBUF[0]_inst/O
                         net (fo=16, routed)          0.502     0.738    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[0]
    SLICE_X109Y60        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.903     2.245    fifo_tx/CLK
    SLICE_X109Y60        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[12][0]/C

Slack:                    inf
  Source:                 cpu_tx_data[2]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.198ns (26.777%)  route 0.543ns (73.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  cpu_tx_data[2] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[2]
    T20                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  cpu_tx_data_IBUF[2]_inst/O
                         net (fo=16, routed)          0.543     0.741    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[2]
    SLICE_X110Y58        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.907     2.249    fifo_tx/CLK
    SLICE_X110Y58        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[6][2]/C

Slack:                    inf
  Source:                 cpu_tx_data[3]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.177ns (23.608%)  route 0.572ns (76.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  cpu_tx_data[3] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[3]
    P20                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  cpu_tx_data_IBUF[3]_inst/O
                         net (fo=16, routed)          0.572     0.749    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[3]
    SLICE_X112Y54        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.908     2.250    fifo_tx/CLK
    SLICE_X112Y54        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[8][3]/C

Slack:                    inf
  Source:                 cpu_tx_data[1]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.199ns (26.388%)  route 0.555ns (73.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  cpu_tx_data[1] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  cpu_tx_data_IBUF[1]_inst/O
                         net (fo=16, routed)          0.555     0.754    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[1]
    SLICE_X109Y59        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.904     2.246    fifo_tx/CLK
    SLICE_X109Y59        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[2][1]/C

Slack:                    inf
  Source:                 cpu_tx_data[4]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.169ns (22.280%)  route 0.588ns (77.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  cpu_tx_data[4] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[4]
    N20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  cpu_tx_data_IBUF[4]_inst/O
                         net (fo=16, routed)          0.588     0.757    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[4]
    SLICE_X113Y55        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.908     2.250    fifo_tx/CLK
    SLICE_X113Y55        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[7][4]/C

Slack:                    inf
  Source:                 cpu_tx_data[1]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[8][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.199ns (25.977%)  route 0.567ns (74.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  cpu_tx_data[1] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  cpu_tx_data_IBUF[1]_inst/O
                         net (fo=16, routed)          0.567     0.766    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[1]
    SLICE_X110Y57        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.907     2.249    fifo_tx/CLK
    SLICE_X110Y57        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[8][1]/C

Slack:                    inf
  Source:                 cpu_tx_data[4]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.169ns (21.932%)  route 0.600ns (78.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  cpu_tx_data[4] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[4]
    N20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  cpu_tx_data_IBUF[4]_inst/O
                         net (fo=16, routed)          0.600     0.769    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[4]
    SLICE_X110Y56        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.908     2.250    fifo_tx/CLK
    SLICE_X110Y56        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[0][4]/C

Slack:                    inf
  Source:                 cpu_tx_data[1]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[14][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.199ns (25.838%)  route 0.571ns (74.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  cpu_tx_data[1] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  cpu_tx_data_IBUF[1]_inst/O
                         net (fo=16, routed)          0.571     0.770    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[1]
    SLICE_X112Y57        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.907     2.249    fifo_tx/CLK
    SLICE_X112Y57        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[14][1]/C

Slack:                    inf
  Source:                 cpu_tx_data[5]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[9][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.190ns (24.529%)  route 0.585ns (75.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  cpu_tx_data[5] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[5]
    P19                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  cpu_tx_data_IBUF[5]_inst/O
                         net (fo=16, routed)          0.585     0.775    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[5]
    SLICE_X113Y56        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.908     2.250    fifo_tx/CLK
    SLICE_X113Y56        FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[9][5]/C





