{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718216387546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718216387547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 15:19:47 2024 " "Processing started: Wed Jun 12 15:19:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718216387547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216387547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top1 -c top1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top1 -c top1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216387547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718216387781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718216387781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/bin2bcd.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorBin7Seg.v 1 1 " "Found 1 design units, including 1 entities, in source file conversorBin7Seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversorBin7Seg " "Found entity 1: conversorBin7Seg" {  } { { "conversorBin7Seg.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/conversorBin7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "placar.v 1 1 " "Found 1 design units, including 1 entities, in source file placar.v" { { "Info" "ISGN_ENTITY_NAME" "1 placar " "Found entity 1: placar" {  } { { "placar.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/placar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerenciador_de_pattenrns.v 1 1 " "Found 1 design units, including 1 entities, in source file gerenciador_de_pattenrns.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerenciador_de_patterns " "Found entity 1: gerenciador_de_patterns" {  } { { "gerenciador_de_pattenrns.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/gerenciador_de_pattenrns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawShape.v 1 1 " "Found 1 design units, including 1 entities, in source file drawShape.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawShape " "Found entity 1: drawShape" {  } { { "drawShape.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/drawShape.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorTracker.v 1 1 " "Found 1 design units, including 1 entities, in source file colorTracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 colorTracker " "Found entity 1: colorTracker" {  } { { "colorTracker.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/colorTracker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suavizador.v 1 1 " "Found 1 design units, including 1 entities, in source file suavizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 suavizador " "Found entity 1: suavizador" {  } { { "suavizador.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/suavizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392393 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "detectorVerde.v(45) " "Verilog HDL information at detectorVerde.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "detectorVerde.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/detectorVerde.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718216392394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y detectorVerde.v(4) " "Verilog HDL Declaration information at detectorVerde.v(4): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "detectorVerde.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/detectorVerde.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718216392394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectorVerde.v 1 1 " "Found 1 design units, including 1 entities, in source file detectorVerde.v" { { "Info" "ISGN_ENTITY_NAME" "1 detectorVerde " "Found entity 1: detectorVerde" {  } { { "detectorVerde.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/detectorVerde.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392396 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "top1.v(313) " "Verilog HDL Event Control warning at top1.v(313): event expression contains \"\|\" or \"\|\|\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 313 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top1.v 1 1 " "Found 1 design units, including 1 entities, in source file top1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top1 " "Found entity 1: top1" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/framebuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392399 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "camera.v(33) " "Verilog HDL information at camera.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "camera.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/camera.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718216392400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera.v 1 1 " "Found 1 design units, including 1 entities, in source file camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera " "Found entity 1: camera" {  } { { "camera.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/camera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/ram2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL/PLL_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL/PLL_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_vga " "Found entity 1: pll_vga" {  } { { "pll_vga.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/pll_vga.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vga/pll_vga_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_vga/pll_vga_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_vga_0002 " "Found entity 1: pll_vga_0002" {  } { { "pll_vga/pll_vga_0002.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/pll_vga/pll_vga_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ponto top1.v(33) " "Verilog HDL Implicit Net warning at top1.v(33): created implicit net for \"ponto\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ponto1 top1.v(128) " "Verilog HDL Implicit Net warning at top1.v(128): created implicit net for \"ponto1\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trocar1 top1.v(131) " "Verilog HDL Implicit Net warning at top1.v(131): created implicit net for \"trocar1\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ponto2 top1.v(144) " "Verilog HDL Implicit Net warning at top1.v(144): created implicit net for \"ponto2\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trocar2 top1.v(147) " "Verilog HDL Implicit Net warning at top1.v(147): created implicit net for \"trocar2\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ponto3 top1.v(160) " "Verilog HDL Implicit Net warning at top1.v(160): created implicit net for \"ponto3\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trocar3 top1.v(163) " "Verilog HDL Implicit Net warning at top1.v(163): created implicit net for \"trocar3\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ponto4 top1.v(176) " "Verilog HDL Implicit Net warning at top1.v(176): created implicit net for \"ponto4\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trocar4 top1.v(179) " "Verilog HDL Implicit Net warning at top1.v(179): created implicit net for \"trocar4\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ponto5 top1.v(192) " "Verilog HDL Implicit Net warning at top1.v(192): created implicit net for \"ponto5\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trocar5 top1.v(195) " "Verilog HDL Implicit Net warning at top1.v(195): created implicit net for \"trocar5\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ponto6 top1.v(208) " "Verilog HDL Implicit Net warning at top1.v(208): created implicit net for \"ponto6\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trocar6 top1.v(211) " "Verilog HDL Implicit Net warning at top1.v(211): created implicit net for \"trocar6\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 211 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ponto7 top1.v(224) " "Verilog HDL Implicit Net warning at top1.v(224): created implicit net for \"ponto7\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trocar7 top1.v(227) " "Verilog HDL Implicit Net warning at top1.v(227): created implicit net for \"trocar7\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ponto8 top1.v(240) " "Verilog HDL Implicit Net warning at top1.v(240): created implicit net for \"ponto8\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 240 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trocar8 top1.v(243) " "Verilog HDL Implicit Net warning at top1.v(243): created implicit net for \"trocar8\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fim_de_jogo top1.v(251) " "Verilog HDL Implicit Net warning at top1.v(251): created implicit net for \"fim_de_jogo\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D top1.v(290) " "Verilog HDL Implicit Net warning at top1.v(290): created implicit net for \"D\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RESET top1.v(291) " "Verilog HDL Implicit Net warning at top1.v(291): created implicit net for \"RESET\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 291 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PWDN top1.v(293) " "Verilog HDL Implicit Net warning at top1.v(293): created implicit net for \"PWDN\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XCLK top1.v(295) " "Verilog HDL Implicit Net warning at top1.v(295): created implicit net for \"XCLK\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 295 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable_d top1.v(297) " "Verilog HDL Implicit Net warning at top1.v(297): created implicit net for \"enable_d\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 297 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y_in top1.v(298) " "Verilog HDL Implicit Net warning at top1.v(298): created implicit net for \"Y_in\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 298 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y_2 top1.v(299) " "Verilog HDL Implicit Net warning at top1.v(299): created implicit net for \"Y_2\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cb top1.v(300) " "Verilog HDL Implicit Net warning at top1.v(300): created implicit net for \"Cb\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cr top1.v(301) " "Verilog HDL Implicit Net warning at top1.v(301): created implicit net for \"Cr\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e_pix top1.v(302) " "Verilog HDL Implicit Net warning at top1.v(302): created implicit net for \"e_pix\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 302 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VSYNC top1.v(303) " "Verilog HDL Implicit Net warning at top1.v(303): created implicit net for \"VSYNC\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 303 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HREF top1.v(304) " "Verilog HDL Implicit Net warning at top1.v(304): created implicit net for \"HREF\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 304 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392410 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "contador_C top1.v(305) " "Verilog HDL Implicit Net warning at top1.v(305): created implicit net for \"contador_C\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 305 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392410 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCLK top1.v(306) " "Verilog HDL Implicit Net warning at top1.v(306): created implicit net for \"PCLK\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 306 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top1 " "Elaborating entity \"top1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718216392461 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_score_aux top1.v(311) " "Verilog HDL or VHDL warning at top1.v(311): object \"max_score_aux\" assigned a value but never read" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718216392461 "|top1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top1.v(315) " "Verilog HDL assignment warning at top1.v(315): truncated value with size 32 to match size of target (8)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392463 "|top1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top1.v(330) " "Verilog HDL assignment warning at top1.v(330): truncated value with size 32 to match size of target (1)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392463 "|top1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "top1.v(332) " "Verilog HDL Case Statement warning at top1.v(332): case item expression never matches the case expression" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 332 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1718216392463 "|top1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "placar placar:placar " "Elaborating entity \"placar\" for hierarchy \"placar:placar\"" {  } { { "top1.v" "placar" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 placar.v(36) " "Verilog HDL assignment warning at placar.v(36): truncated value with size 5 to match size of target (4)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/placar.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392475 "|top1|placar:placar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorBin7Seg placar:placar\|conversorBin7Seg:conv0 " "Elaborating entity \"conversorBin7Seg\" for hierarchy \"placar:placar\|conversorBin7Seg:conv0\"" {  } { { "placar.v" "conv0" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/placar.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd placar:placar\|bin2bcd:acum " "Elaborating entity \"bin2bcd\" for hierarchy \"placar:placar\|bin2bcd:acum\"" {  } { { "placar.v" "acum" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/placar.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392484 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pattern.v(32) " "Verilog HDL information at pattern.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "pattern.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718216392499 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pattern.v 1 1 " "Using design file pattern.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pattern " "Found entity 1: pattern" {  } { { "pattern.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216392499 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718216392499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern pattern:ptr1 " "Elaborating entity \"pattern\" for hierarchy \"pattern:ptr1\"" {  } { { "top1.v" "ptr1" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 pattern.v(34) " "Verilog HDL assignment warning at pattern.v(34): truncated value with size 32 to match size of target (28)" {  } { { "pattern.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392500 "|top1|pattern:ptr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern.v(58) " "Verilog HDL assignment warning at pattern.v(58): truncated value with size 32 to match size of target (10)" {  } { { "pattern.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392500 "|top1|pattern:ptr1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "command_out pattern.v(11) " "Output port \"command_out\" at pattern.v(11) has no driver" {  } { { "pattern.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718216392501 "|top1|pattern:ptr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerenciador_de_patterns gerenciador_de_patterns:lista " "Elaborating entity \"gerenciador_de_patterns\" for hierarchy \"gerenciador_de_patterns:lista\"" {  } { { "top1.v" "lista" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 gerenciador_de_pattenrns.v(232) " "Verilog HDL assignment warning at gerenciador_de_pattenrns.v(232): truncated value with size 32 to match size of target (8)" {  } { { "gerenciador_de_pattenrns.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/gerenciador_de_pattenrns.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392516 "|top1|gerenciador_de_patterns:lista"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lista_de_comandos\[204..203\] 0 gerenciador_de_pattenrns.v(12) " "Net \"lista_de_comandos\[204..203\]\" at gerenciador_de_pattenrns.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "gerenciador_de_pattenrns.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/gerenciador_de_pattenrns.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718216392517 "|top1|gerenciador_de_patterns:lista"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_vga pll_vga:pll_vga_inst " "Elaborating entity \"pll_vga\" for hierarchy \"pll_vga:pll_vga_inst\"" {  } { { "top1.v" "pll_vga_inst" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_vga_0002 pll_vga:pll_vga_inst\|pll_vga_0002:pll_vga_inst " "Elaborating entity \"pll_vga_0002\" for hierarchy \"pll_vga:pll_vga_inst\|pll_vga_0002:pll_vga_inst\"" {  } { { "pll_vga.v" "pll_vga_inst" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/pll_vga.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_vga:pll_vga_inst\|pll_vga_0002:pll_vga_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_vga:pll_vga_inst\|pll_vga_0002:pll_vga_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_vga/pll_vga_0002.v" "altera_pll_i" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/pll_vga/pll_vga_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392539 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1718216392546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_vga:pll_vga_inst\|pll_vga_0002:pll_vga_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_vga:pll_vga_inst\|pll_vga_0002:pll_vga_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_vga/pll_vga_0002.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/pll_vga/pll_vga_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_vga:pll_vga_inst\|pll_vga_0002:pll_vga_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_vga:pll_vga_inst\|pll_vga_0002:pll_vga_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718216392552 ""}  } { { "pll_vga/pll_vga_0002.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/pll_vga/pll_vga_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718216392552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga " "Elaborating entity \"vga\" for hierarchy \"vga:vga\"" {  } { { "top1.v" "vga" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392553 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK_aux vga.v(24) " "Verilog HDL or VHDL warning at vga.v(24): object \"VGA_CLK_aux\" assigned a value but never read" {  } { { "vga.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718216392553 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(46) " "Verilog HDL assignment warning at vga.v(46): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392553 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(48) " "Verilog HDL assignment warning at vga.v(48): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392553 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(53) " "Verilog HDL assignment warning at vga.v(53): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392553 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(55) " "Verilog HDL assignment warning at vga.v(55): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392553 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(71) " "Verilog HDL assignment warning at vga.v(71): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392554 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(72) " "Verilog HDL assignment warning at vga.v(72): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392554 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(78) " "Verilog HDL assignment warning at vga.v(78): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392554 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(79) " "Verilog HDL assignment warning at vga.v(79): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392554 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(80) " "Verilog HDL assignment warning at vga.v(80): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392554 "|top1|vga:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera camera:camera " "Elaborating entity \"camera\" for hierarchy \"camera:camera\"" {  } { { "top1.v" "camera" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216392560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 camera.v(55) " "Verilog HDL assignment warning at camera.v(55): truncated value with size 32 to match size of target (2)" {  } { { "camera.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/camera.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392561 "|top1|camera:camera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 camera.v(60) " "Verilog HDL assignment warning at camera.v(60): truncated value with size 32 to match size of target (20)" {  } { { "camera.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/camera.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392561 "|top1|camera:camera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 camera.v(67) " "Verilog HDL assignment warning at camera.v(67): truncated value with size 32 to match size of target (20)" {  } { { "camera.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/camera.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718216392561 "|top1|camera:camera"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pb84 " "Found entity 1: altsyncram_pb84" {  } { { "db/altsyncram_pb84.tdf" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/altsyncram_pb84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216393720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216393720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216393787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216393787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216393816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216393816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_79i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_79i " "Found entity 1: cntr_79i" {  } { { "db/cntr_79i.tdf" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/cntr_79i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216393857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216393857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216393880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216393880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216393909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216393909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216393948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216393948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216393970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216393970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216394000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216394000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216394022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216394022 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216394428 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718216394549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.12.15:19:56 Progress: Loading sld1350ec5e/alt_sld_fab_wrapper_hw.tcl " "2024.06.12.15:19:56 Progress: Loading sld1350ec5e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216396237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216397300 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216397375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216397998 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216398111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216398226 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216398353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216398357 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216398358 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718216398995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1350ec5e/alt_sld_fab.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/ip/sld1350ec5e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216399201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216399201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216399284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216399284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216399285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216399285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216399358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216399358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216399446 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216399446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216399446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718216399523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216399523 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718216400768 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718216401040 "|top1|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718216401040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216401107 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718216403069 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL 16 " "Ignored 16 assignments for entity \"PLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718216403084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718216403084 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718216403084 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1718216403084 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_0002 317 " "Ignored 317 assignments for entity \"PLL_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1718216403084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/output_files/top1.map.smsg " "Generated suppressed messages file /home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/output_files/top1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216403286 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 97 105 0 0 8 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 97 of its 105 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 8 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1718216404216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 1 0 0 " "Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718216404245 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718216404245 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718216404394 "|top1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718216404394 "|top1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718216404394 "|top1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718216404394 "|top1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718216404394 "|top1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718216404394 "|top1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718216404394 "|top1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260370/Documents/MC613/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718216404394 "|top1|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718216404394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2053 " "Implemented 2053 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718216404397 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718216404397 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1925 " "Implemented 1925 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718216404397 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718216404397 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1718216404397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718216404397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1380 " "Peak virtual memory: 1380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718216404434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 15:20:04 2024 " "Processing ended: Wed Jun 12 15:20:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718216404434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718216404434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718216404434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718216404434 ""}
