Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\manjr\OneDrive\Desktop\lab6.2\lab62_soc.qsys --block-symbol-file --output-directory=C:\Users\manjr\OneDrive\Desktop\lab6.2\lab62_soc --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading lab6.2/lab62_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hex_digits_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_digits_pio
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding keycode [altera_avalon_pio 18.1]
Progress: Parameterizing module keycode
Progress: Adding leds_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.1]
Progress: Parameterizing module sdram_pll
Progress: Adding spi0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding usb_gpx [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_gpx
Progress: Adding usb_irq [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_irq
Progress: Adding usb_rst [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_rst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab62_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab62_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab62_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab62_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab62_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: lab62_soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab62_soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\manjr\OneDrive\Desktop\lab6.2\lab62_soc.qsys --synthesis=VERILOG --output-directory=C:\Users\manjr\OneDrive\Desktop\lab6.2\lab62_soc\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading lab6.2/lab62_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hex_digits_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_digits_pio
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding keycode [altera_avalon_pio 18.1]
Progress: Parameterizing module keycode
Progress: Adding leds_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.1]
Progress: Parameterizing module sdram_pll
Progress: Adding spi0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding usb_gpx [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_gpx
Progress: Adding usb_irq [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_irq
Progress: Adding usb_rst [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_rst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab62_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab62_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab62_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab62_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab62_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: lab62_soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab62_soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab62_soc: Generating lab62_soc "lab62_soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5
Error: Generation stopped, 19 or more modules remaining
Info: lab62_soc: Done "lab62_soc" with 18 modules, 1 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
