# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HCSR04.srcs/sources_1/new/HCSR04.vhd" \
"../../../../HCSR04.srcs/sim_1/new/tb_sonar.vhd" \

# Do not sort compile order
nosort
