
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -1.12

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.06

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.06

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency dpath.a_reg.out[15]$_DFFE_PP_/CK ^
  -0.07 target latency dpath.b_reg.out[8]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_val (input port clocked by core_clock)
Endpoint: ctrl.state.out[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
     1    1.21    0.00    0.00    0.09 ^ req_val (in)
                                         req_val (net)
                  0.00    0.00    0.09 ^ input33/A (BUF_X1)
     2    3.75    0.01    0.02    0.12 ^ input33/Z (BUF_X1)
                                         net33 (net)
                  0.01    0.00    0.12 ^ _521_/B2 (OAI21_X1)
     1    1.36    0.01    0.02    0.13 v _521_/ZN (OAI21_X1)
                                         _000_ (net)
                  0.01    0.00    0.13 v ctrl.state.out[0]$_DFF_P_/D (DFF_X1)
                                  0.13   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.22    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    11   15.10    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ ctrl.state.out[0]$_DFF_P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[12] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.22    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    11   15.10    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.a_reg.out[3]$_DFFE_PP_/CK (DFF_X1)
     4   11.52    0.03    0.11    0.18 ^ dpath.a_reg.out[3]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[3] (net)
                  0.03    0.00    0.19 ^ rebuffer31/A (BUF_X4)
     1    6.45    0.01    0.03    0.21 ^ rebuffer31/Z (BUF_X4)
                                         net84 (net)
                  0.01    0.00    0.21 ^ _531_/A2 (NAND2_X4)
     3   10.83    0.01    0.02    0.23 v _531_/ZN (NAND2_X4)
                                         _076_ (net)
                  0.01    0.00    0.23 v _534_/A1 (NAND2_X4)
     2   10.88    0.01    0.02    0.24 ^ _534_/ZN (NAND2_X4)
                                         _079_ (net)
                  0.01    0.00    0.24 ^ rebuffer54/A (BUF_X4)
     2    8.56    0.01    0.02    0.27 ^ rebuffer54/Z (BUF_X4)
                                         net107 (net)
                  0.01    0.00    0.27 ^ _539_/A1 (NOR2_X4)
     2    3.99    0.01    0.01    0.27 v _539_/ZN (NOR2_X4)
                                         _084_ (net)
                  0.01    0.00    0.27 v _540_/A2 (NAND2_X1)
     1    6.87    0.02    0.03    0.30 ^ _540_/ZN (NAND2_X1)
                                         _085_ (net)
                  0.02    0.00    0.30 ^ _544_/A2 (NAND2_X4)
     3   11.12    0.01    0.02    0.32 v _544_/ZN (NAND2_X4)
                                         _089_ (net)
                  0.01    0.00    0.32 v _726_/A (INV_X2)
     1    7.02    0.01    0.02    0.34 ^ _726_/ZN (INV_X2)
                                         _266_ (net)
                  0.01    0.00    0.34 ^ _727_/A2 (NOR2_X4)
     2    4.18    0.00    0.01    0.35 v _727_/ZN (NOR2_X4)
                                         _267_ (net)
                  0.00    0.00    0.35 v _728_/A2 (NOR2_X1)
     1    1.95    0.02    0.03    0.38 ^ _728_/ZN (NOR2_X1)
                                         _268_ (net)
                  0.02    0.00    0.38 ^ _729_/A1 (NAND2_X1)
     1    3.40    0.01    0.02    0.39 v _729_/ZN (NAND2_X1)
                                         _269_ (net)
                  0.01    0.00    0.39 v _732_/A1 (NAND2_X2)
     2    4.39    0.01    0.02    0.41 ^ _732_/ZN (NAND2_X2)
                                         net40 (net)
                  0.01    0.00    0.41 ^ output40/A (BUF_X1)
     1    0.25    0.00    0.02    0.43 ^ output40/Z (BUF_X1)
                                         resp_msg[12] (net)
                  0.00    0.00    0.43 ^ resp_msg[12] (out)
                                  0.43   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[12] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.22    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    11   15.10    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.a_reg.out[3]$_DFFE_PP_/CK (DFF_X1)
     4   11.52    0.03    0.11    0.18 ^ dpath.a_reg.out[3]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[3] (net)
                  0.03    0.00    0.19 ^ rebuffer31/A (BUF_X4)
     1    6.45    0.01    0.03    0.21 ^ rebuffer31/Z (BUF_X4)
                                         net84 (net)
                  0.01    0.00    0.21 ^ _531_/A2 (NAND2_X4)
     3   10.83    0.01    0.02    0.23 v _531_/ZN (NAND2_X4)
                                         _076_ (net)
                  0.01    0.00    0.23 v _534_/A1 (NAND2_X4)
     2   10.88    0.01    0.02    0.24 ^ _534_/ZN (NAND2_X4)
                                         _079_ (net)
                  0.01    0.00    0.24 ^ rebuffer54/A (BUF_X4)
     2    8.56    0.01    0.02    0.27 ^ rebuffer54/Z (BUF_X4)
                                         net107 (net)
                  0.01    0.00    0.27 ^ _539_/A1 (NOR2_X4)
     2    3.99    0.01    0.01    0.27 v _539_/ZN (NOR2_X4)
                                         _084_ (net)
                  0.01    0.00    0.27 v _540_/A2 (NAND2_X1)
     1    6.87    0.02    0.03    0.30 ^ _540_/ZN (NAND2_X1)
                                         _085_ (net)
                  0.02    0.00    0.30 ^ _544_/A2 (NAND2_X4)
     3   11.12    0.01    0.02    0.32 v _544_/ZN (NAND2_X4)
                                         _089_ (net)
                  0.01    0.00    0.32 v _726_/A (INV_X2)
     1    7.02    0.01    0.02    0.34 ^ _726_/ZN (INV_X2)
                                         _266_ (net)
                  0.01    0.00    0.34 ^ _727_/A2 (NOR2_X4)
     2    4.18    0.00    0.01    0.35 v _727_/ZN (NOR2_X4)
                                         _267_ (net)
                  0.00    0.00    0.35 v _728_/A2 (NOR2_X1)
     1    1.95    0.02    0.03    0.38 ^ _728_/ZN (NOR2_X1)
                                         _268_ (net)
                  0.02    0.00    0.38 ^ _729_/A1 (NAND2_X1)
     1    3.40    0.01    0.02    0.39 v _729_/ZN (NAND2_X1)
                                         _269_ (net)
                  0.01    0.00    0.39 v _732_/A1 (NAND2_X2)
     2    4.39    0.01    0.02    0.41 ^ _732_/ZN (NAND2_X2)
                                         net40 (net)
                  0.01    0.00    0.41 ^ output40/A (BUF_X1)
     1    0.25    0.00    0.02    0.43 ^ output40/Z (BUF_X1)
                                         resp_msg[12] (net)
                  0.00    0.00    0.43 ^ resp_msg[12] (out)
                                  0.43   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.15059447288513184

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7585

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
16.262569427490234

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
20.904499053955078

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7779

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 44

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ dpath.a_reg.out[3]$_DFFE_PP_/CK (DFF_X1)
   0.11    0.18 ^ dpath.a_reg.out[3]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.21 ^ rebuffer31/Z (BUF_X4)
   0.02    0.23 v _531_/ZN (NAND2_X4)
   0.02    0.24 ^ _534_/ZN (NAND2_X4)
   0.02    0.27 ^ rebuffer54/Z (BUF_X4)
   0.01    0.27 v _539_/ZN (NOR2_X4)
   0.03    0.30 ^ _540_/ZN (NAND2_X1)
   0.02    0.32 v _544_/ZN (NAND2_X4)
   0.02    0.34 ^ _564_/ZN (NAND2_X2)
   0.02    0.35 v _573_/ZN (NAND2_X2)
   0.03    0.38 v rebuffer49/Z (BUF_X2)
   0.02    0.41 ^ _616_/ZN (NAND2_X4)
   0.03    0.43 v _648_/ZN (NAND3_X4)
   0.03    0.47 ^ _888_/ZN (NAND2_X4)
   0.03    0.49 ^ _907_/Z (BUF_X8)
   0.01    0.51 v _944_/ZN (NAND2_X1)
   0.02    0.53 ^ _945_/ZN (OAI21_X1)
   0.00    0.53 ^ dpath.b_reg.out[7]$_DFFE_PP_/D (DFF_X1)
           0.53   data arrival time

   0.46    0.46   clock core_clock (rise edge)
   0.00    0.46   clock source latency
   0.00    0.46 ^ clk (in)
   0.03    0.49 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.53 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    0.53 ^ dpath.b_reg.out[7]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.53   clock reconvergence pessimism
  -0.03    0.50   library setup time
           0.50   data required time
---------------------------------------------------------
           0.50   data required time
          -0.53   data arrival time
---------------------------------------------------------
          -0.03   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.09    0.16 v ctrl.state.out[1]$_DFF_P_/Q (DFF_X1)
   0.02    0.18 ^ _522_/ZN (NAND2_X1)
   0.01    0.19 v _524_/ZN (OAI21_X1)
   0.00    0.19 v ctrl.state.out[1]$_DFF_P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0711

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0722

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.4301

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.0621

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-14.438503

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.81e-04   9.38e-05   2.80e-06   5.78e-04  17.9%
Combinational          1.13e-03   1.19e-03   1.98e-05   2.33e-03  72.2%
Clock                  1.40e-04   1.79e-04   2.53e-07   3.19e-04   9.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.75e-03   1.46e-03   2.29e-05   3.23e-03 100.0%
                          54.2%      45.1%       0.7%
