{
  "module_name": "mt7986-clk.h",
  "hash_id": "7a77ca2c78b236b5aec5ecdba0bf48bbdb31fefd0cddf57614892c56fceb91e2",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mt7986-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MT7986_H\n#define _DT_BINDINGS_CLK_MT7986_H\n\n \n\n#define CLK_APMIXED_ARMPLL\t\t0\n#define CLK_APMIXED_NET2PLL\t\t1\n#define CLK_APMIXED_MMPLL\t\t2\n#define CLK_APMIXED_SGMPLL\t\t3\n#define CLK_APMIXED_WEDMCUPLL\t\t4\n#define CLK_APMIXED_NET1PLL\t\t5\n#define CLK_APMIXED_MPLL\t\t6\n#define CLK_APMIXED_APLL2\t\t7\n\n \n\n#define CLK_TOP_XTAL\t\t\t0\n#define CLK_TOP_XTAL_D2\t\t\t1\n#define CLK_TOP_RTC_32K\t\t\t2\n#define CLK_TOP_RTC_32P7K\t\t3\n#define CLK_TOP_MPLL_D2\t\t\t4\n#define CLK_TOP_MPLL_D4\t\t\t5\n#define CLK_TOP_MPLL_D8\t\t\t6\n#define CLK_TOP_MPLL_D8_D2\t\t7\n#define CLK_TOP_MPLL_D3_D2\t\t8\n#define CLK_TOP_MMPLL_D2\t\t9\n#define CLK_TOP_MMPLL_D4\t\t10\n#define CLK_TOP_MMPLL_D8\t\t11\n#define CLK_TOP_MMPLL_D8_D2\t\t12\n#define CLK_TOP_MMPLL_D3_D8\t\t13\n#define CLK_TOP_MMPLL_U2PHY\t\t14\n#define CLK_TOP_APLL2_D4\t\t15\n#define CLK_TOP_NET1PLL_D4\t\t16\n#define CLK_TOP_NET1PLL_D5\t\t17\n#define CLK_TOP_NET1PLL_D5_D2\t\t18\n#define CLK_TOP_NET1PLL_D5_D4\t\t19\n#define CLK_TOP_NET1PLL_D8_D2\t\t20\n#define CLK_TOP_NET1PLL_D8_D4\t\t21\n#define CLK_TOP_NET2PLL_D4\t\t22\n#define CLK_TOP_NET2PLL_D4_D2\t\t23\n#define CLK_TOP_NET2PLL_D3_D2\t\t24\n#define CLK_TOP_WEDMCUPLL_D5_D2\t\t25\n#define CLK_TOP_NFI1X_SEL\t\t26\n#define CLK_TOP_SPINFI_SEL\t\t27\n#define CLK_TOP_SPI_SEL\t\t\t28\n#define CLK_TOP_SPIM_MST_SEL\t\t29\n#define CLK_TOP_UART_SEL\t\t30\n#define CLK_TOP_PWM_SEL\t\t\t31\n#define CLK_TOP_I2C_SEL\t\t\t32\n#define CLK_TOP_PEXTP_TL_SEL\t\t33\n#define CLK_TOP_EMMC_250M_SEL\t\t34\n#define CLK_TOP_EMMC_416M_SEL\t\t35\n#define CLK_TOP_F_26M_ADC_SEL\t\t36\n#define CLK_TOP_DRAMC_SEL\t\t37\n#define CLK_TOP_DRAMC_MD32_SEL\t\t38\n#define CLK_TOP_SYSAXI_SEL\t\t39\n#define CLK_TOP_SYSAPB_SEL\t\t40\n#define CLK_TOP_ARM_DB_MAIN_SEL\t\t41\n#define CLK_TOP_ARM_DB_JTSEL\t\t42\n#define CLK_TOP_NETSYS_SEL\t\t43\n#define CLK_TOP_NETSYS_500M_SEL\t\t44\n#define CLK_TOP_NETSYS_MCU_SEL\t\t45\n#define CLK_TOP_NETSYS_2X_SEL\t\t46\n#define CLK_TOP_SGM_325M_SEL\t\t47\n#define CLK_TOP_SGM_REG_SEL\t\t48\n#define CLK_TOP_A1SYS_SEL\t\t49\n#define CLK_TOP_CONN_MCUSYS_SEL\t\t50\n#define CLK_TOP_EIP_B_SEL\t\t51\n#define CLK_TOP_PCIE_PHY_SEL\t\t52\n#define CLK_TOP_USB3_PHY_SEL\t\t53\n#define CLK_TOP_F26M_SEL\t\t54\n#define CLK_TOP_AUD_L_SEL\t\t55\n#define CLK_TOP_A_TUNER_SEL\t\t56\n#define CLK_TOP_U2U3_SEL\t\t57\n#define CLK_TOP_U2U3_SYS_SEL\t\t58\n#define CLK_TOP_U2U3_XHCI_SEL\t\t59\n#define CLK_TOP_DA_U2_REFSEL\t\t60\n#define CLK_TOP_DA_U2_CK_1P_SEL\t\t61\n#define CLK_TOP_AP2CNN_HOST_SEL\t\t62\n#define CLK_TOP_JTAG\t\t\t63\n\n \n\n#define CLK_INFRA_SYSAXI_D2\t\t0\n#define CLK_INFRA_UART0_SEL\t\t1\n#define CLK_INFRA_UART1_SEL\t\t2\n#define CLK_INFRA_UART2_SEL\t\t3\n#define CLK_INFRA_SPI0_SEL\t\t4\n#define CLK_INFRA_SPI1_SEL\t\t5\n#define CLK_INFRA_PWM1_SEL\t\t6\n#define CLK_INFRA_PWM2_SEL\t\t7\n#define CLK_INFRA_PWM_BSEL\t\t8\n#define CLK_INFRA_PCIE_SEL\t\t9\n#define CLK_INFRA_GPT_STA\t\t10\n#define CLK_INFRA_PWM_HCK\t\t11\n#define CLK_INFRA_PWM_STA\t\t12\n#define CLK_INFRA_PWM1_CK\t\t13\n#define CLK_INFRA_PWM2_CK\t\t14\n#define CLK_INFRA_CQ_DMA_CK\t\t15\n#define CLK_INFRA_EIP97_CK\t\t16\n#define CLK_INFRA_AUD_BUS_CK\t\t17\n#define CLK_INFRA_AUD_26M_CK\t\t18\n#define CLK_INFRA_AUD_L_CK\t\t19\n#define CLK_INFRA_AUD_AUD_CK\t\t20\n#define CLK_INFRA_AUD_EG2_CK\t\t21\n#define CLK_INFRA_DRAMC_26M_CK\t\t22\n#define CLK_INFRA_DBG_CK\t\t23\n#define CLK_INFRA_AP_DMA_CK\t\t24\n#define CLK_INFRA_SEJ_CK\t\t25\n#define CLK_INFRA_SEJ_13M_CK\t\t26\n#define CLK_INFRA_THERM_CK\t\t27\n#define CLK_INFRA_I2C0_CK\t\t28\n#define CLK_INFRA_UART0_CK\t\t29\n#define CLK_INFRA_UART1_CK\t\t30\n#define CLK_INFRA_UART2_CK\t\t31\n#define CLK_INFRA_NFI1_CK\t\t32\n#define CLK_INFRA_SPINFI1_CK\t\t33\n#define CLK_INFRA_NFI_HCK_CK\t\t34\n#define CLK_INFRA_SPI0_CK\t\t35\n#define CLK_INFRA_SPI1_CK\t\t36\n#define CLK_INFRA_SPI0_HCK_CK\t\t37\n#define CLK_INFRA_SPI1_HCK_CK\t\t38\n#define CLK_INFRA_FRTC_CK\t\t39\n#define CLK_INFRA_MSDC_CK\t\t40\n#define CLK_INFRA_MSDC_HCK_CK\t\t41\n#define CLK_INFRA_MSDC_133M_CK\t\t42\n#define CLK_INFRA_MSDC_66M_CK\t\t43\n#define CLK_INFRA_ADC_26M_CK\t\t44\n#define CLK_INFRA_ADC_FRC_CK\t\t45\n#define CLK_INFRA_FBIST2FPC_CK\t\t46\n#define CLK_INFRA_IUSB_133_CK\t\t47\n#define CLK_INFRA_IUSB_66M_CK\t\t48\n#define CLK_INFRA_IUSB_SYS_CK\t\t49\n#define CLK_INFRA_IUSB_CK\t\t50\n#define CLK_INFRA_IPCIE_CK\t\t51\n#define CLK_INFRA_IPCIE_PIPE_CK\t\t52\n#define CLK_INFRA_IPCIER_CK\t\t53\n#define CLK_INFRA_IPCIEB_CK\t\t54\n#define CLK_INFRA_TRNG_CK\t\t55\n\n \n\n#define CLK_SGMII0_TX250M_EN\t\t0\n#define CLK_SGMII0_RX250M_EN\t\t1\n#define CLK_SGMII0_CDR_REF\t\t2\n#define CLK_SGMII0_CDR_FB\t\t3\n\n \n\n#define CLK_SGMII1_TX250M_EN\t\t0\n#define CLK_SGMII1_RX250M_EN\t\t1\n#define CLK_SGMII1_CDR_REF\t\t2\n#define CLK_SGMII1_CDR_FB\t\t3\n\n \n\n#define CLK_ETH_FE_EN\t\t\t0\n#define CLK_ETH_GP2_EN\t\t\t1\n#define CLK_ETH_GP1_EN\t\t\t2\n#define CLK_ETH_WOCPU1_EN\t\t3\n#define CLK_ETH_WOCPU0_EN\t\t4\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}