
*** Running vivado
    with args -log RGB_to_Gray.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RGB_to_Gray.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source RGB_to_Gray.tcl -notrace
Command: synth_design -top RGB_to_Gray -part xc7z010iclg400-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4332
WARNING: [Synth 8-2611] redeclaration of ansi port CLK is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Control.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port In_Valid is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Control.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port stage0 is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Control.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port stage1 is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Control.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port stage2 is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Control.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port stage3 is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Control.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port stage4 is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Control.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port Out_Valid is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Control.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port Gray is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:87]
WARNING: [Synth 8-2611] redeclaration of ansi port fp is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/fp_to_int.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port int is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/fp_to_int.v:29]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/fp_to_int.v:29]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/fp_to_int.v:30]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/fp_to_int.v:31]
WARNING: [Synth 8-2611] redeclaration of ansi port CLK is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/RGB_to_Gray.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port In_Valid is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/RGB_to_Gray.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port Out_Valid is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/RGB_to_Gray.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port R is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/RGB_to_Gray.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port G is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/RGB_to_Gray.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port B is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/RGB_to_Gray.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port Gray is not allowed [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/RGB_to_Gray.v:35]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2326.293 ; gain = 7.867 ; free physical = 118 ; free virtual = 3043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RGB_to_Gray' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/RGB_to_Gray.v:23]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'int_to_fp' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/int_to_fp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'int_to_fp' (1#1) [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/int_to_fp.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplication' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Multiplication.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Multiplication' (2#1) [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Multiplication.v:1]
WARNING: [Synth 8-7071] port 'Exception' of module 'Multiplication' is unconnected for instance 'getR_mul' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:61]
WARNING: [Synth 8-7071] port 'Overflow' of module 'Multiplication' is unconnected for instance 'getR_mul' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:61]
WARNING: [Synth 8-7071] port 'Underflow' of module 'Multiplication' is unconnected for instance 'getR_mul' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:61]
WARNING: [Synth 8-7023] instance 'getR_mul' of module 'Multiplication' has 6 connections declared, but only 3 given [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:61]
WARNING: [Synth 8-7071] port 'Exception' of module 'Multiplication' is unconnected for instance 'getG_mul' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:62]
WARNING: [Synth 8-7071] port 'Overflow' of module 'Multiplication' is unconnected for instance 'getG_mul' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:62]
WARNING: [Synth 8-7071] port 'Underflow' of module 'Multiplication' is unconnected for instance 'getG_mul' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:62]
WARNING: [Synth 8-7023] instance 'getG_mul' of module 'Multiplication' has 6 connections declared, but only 3 given [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:62]
WARNING: [Synth 8-7071] port 'Exception' of module 'Multiplication' is unconnected for instance 'getB_mul' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:63]
WARNING: [Synth 8-7071] port 'Overflow' of module 'Multiplication' is unconnected for instance 'getB_mul' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:63]
WARNING: [Synth 8-7071] port 'Underflow' of module 'Multiplication' is unconnected for instance 'getB_mul' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:63]
WARNING: [Synth 8-7023] instance 'getB_mul' of module 'Multiplication' has 6 connections declared, but only 3 given [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:63]
INFO: [Synth 8-6157] synthesizing module 'Addition' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Addition.v:23]
INFO: [Synth 8-6157] synthesizing module 'Addition_Subtraction' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Addition_Subtraction.v:1]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/priority_encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (3#1) [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/priority_encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Addition_Subtraction' (4#1) [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Addition_Subtraction.v:1]
WARNING: [Synth 8-7071] port 'Exception' of module 'Addition_Subtraction' is unconnected for instance 'add1' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Addition.v:31]
WARNING: [Synth 8-7023] instance 'add1' of module 'Addition_Subtraction' has 5 connections declared, but only 4 given [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Addition.v:31]
WARNING: [Synth 8-7071] port 'Exception' of module 'Addition_Subtraction' is unconnected for instance 'add2' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Addition.v:32]
WARNING: [Synth 8-7023] instance 'add2' of module 'Addition_Subtraction' has 5 connections declared, but only 4 given [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Addition.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Addition' (5#1) [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Addition.v:23]
INFO: [Synth 8-6157] synthesizing module 'fp_to_int' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/fp_to_int.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fp_to_int' (6#1) [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/fp_to_int.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (7#1) [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (8#1) [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RGB_to_Gray' (9#1) [/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.srcs/sources_1/new/RGB_to_Gray.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2326.293 ; gain = 7.867 ; free physical = 220 ; free virtual = 2524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2326.293 ; gain = 7.867 ; free physical = 213 ; free virtual = 2522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg400-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2334.297 ; gain = 15.871 ; free physical = 211 ; free virtual = 2522
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010iclg400-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2334.297 ; gain = 15.871 ; free physical = 807 ; free virtual = 3184
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 6     
	   2 Input   24 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 3     
	   4 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 9     
	   3 Input    8 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   65 Bit        Muxes := 2     
	   2 Input   47 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 2     
	  26 Input   25 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 12    
	   2 Input   23 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 1     
	  26 Input    5 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2334.297 ; gain = 15.871 ; free physical = 444 ; free virtual = 3014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Multiplication | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiplication | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiplication | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiplication | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiplication | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiplication | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2334.297 ; gain = 15.871 ; free physical = 443 ; free virtual = 3014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2334.297 ; gain = 15.871 ; free physical = 443 ; free virtual = 3014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2334.297 ; gain = 15.871 ; free physical = 442 ; free virtual = 3019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2334.297 ; gain = 15.871 ; free physical = 442 ; free virtual = 3019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2334.297 ; gain = 15.871 ; free physical = 440 ; free virtual = 3019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2334.297 ; gain = 15.871 ; free physical = 440 ; free virtual = 3019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2334.297 ; gain = 15.871 ; free physical = 439 ; free virtual = 3019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2334.297 ; gain = 15.871 ; free physical = 439 ; free virtual = 3019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    59|
|3     |DSP48E1 |     6|
|4     |LUT1    |     6|
|5     |LUT2    |    45|
|6     |LUT3    |   187|
|7     |LUT4    |   156|
|8     |LUT5    |   260|
|9     |LUT6    |   190|
|10    |MUXF7   |     2|
|11    |FDRE    |   136|
|12    |FDSE    |    44|
|13    |IBUF    |    26|
|14    |OBUF    |     9|
+------+--------+------+

Report Instance Areas: 
+------+-------------+-----------------------+------+
|      |Instance     |Module                 |Cells |
+------+-------------+-----------------------+------+
|1     |top          |                       |  1127|
|2     |  Ctl        |Controller             |    10|
|3     |  Dtp        |Datapath               |  1081|
|4     |    getB_mul |Multiplication         |    44|
|5     |    getG_mul |Multiplication_0       |    50|
|6     |    getR_mul |Multiplication_1       |    44|
|7     |    getSum   |Addition               |   532|
|8     |      add1   |Addition_Subtraction   |   457|
|9     |      add2   |Addition_Subtraction_2 |    75|
+------+-------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2334.297 ; gain = 15.871 ; free physical = 439 ; free virtual = 3019
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2334.297 ; gain = 15.871 ; free physical = 438 ; free virtual = 3019
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2334.305 ; gain = 15.871 ; free physical = 437 ; free virtual = 3019
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2334.305 ; gain = 0.000 ; free physical = 484 ; free virtual = 3100
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.309 ; gain = 0.000 ; free physical = 400 ; free virtual = 3033
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2358.309 ; gain = 63.766 ; free physical = 543 ; free virtual = 3177
INFO: [Common 17-1381] The checkpoint '/home/cheems/Assignments/Week4/RTL/RGB_to_Gray.runs/synth_1/RGB_to_Gray.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RGB_to_Gray_utilization_synth.rpt -pb RGB_to_Gray_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 29 21:40:59 2021...

