<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.8.3" />
<title>simulator.register_file API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>simulator.register_file</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">import simpy 
from copy import deepcopy


class RegReadReq:

    def __init__(self, reg_addr):
        self.reg_addr = reg_addr
        return 


class RegReadResp:

    def __init__(self, reg_addr, data):
        self.reg_addr = reg_addr
        self.data = data
        return 


class RegWriteReq:

    def __init__(self, reg_addr, data):
        self.reg_addr = reg_addr
        self.data = data
        return


class RegWriteAck:

    def __init__(self, reg_addr):
        self.reg_addr = reg_addr 
        return 


class RegisterFile:

    def __init__(self, env, log, config, clock_unit, reg_file_type):
        &#34;&#34;&#34;Multi-bank register file. Each bank has a separate read queue and 
        write queue of equal size. Each bank can serve a read request and 
        a write request at the same cycle.
        Args:
            env: simpy environment
            log: python log
            config: configuration dictionary
            clock_unit: register file clock unit
            reg_file_type: type of registrer file (near-bank or far-bank)
        &#34;&#34;&#34;

        self.env = env 
        self.log = log
        self.config = config
        self.clock_unit = clock_unit
        self.reg_file_type = reg_file_type
        
        self.reg_file_addr_map = self.config[&#34;reg_file_addr_map&#34;]
        self.data_path_unit_size = self.config[&#34;data_path_unit_size&#34;]
        self.num_threads_per_warp = self.config[&#34;num_threads_per_warp&#34;]
        self.alignment = self.data_path_unit_size * self.num_threads_per_warp

        if self.reg_file_type == &#34;far-bank&#34;:
            self.size = self.config[&#34;subcore_reg_file_size&#34;] 
            self.array = bytearray(self.size)
            self.num_bank = self.config[&#34;num_subcore_reg_file_bank&#34;]
            self.bank_queue_size = \
                self.config[&#34;subcore_reg_file_bank_queue_size&#34;]
            self.read_latency = self.config[&#34;subcore_reg_file_read_latency&#34;]
            self.write_latency = self.config[&#34;subcore_reg_file_write_latency&#34;]
        elif self.reg_file_type == &#34;near-bank&#34;:
            self.size = self.config[&#34;pg_reg_file_size&#34;]
            self.array = bytearray(self.size)
            self.num_bank = self.config[&#34;num_pg_reg_file_bank&#34;]
            self.bank_queue_size = \
                self.config[&#34;pg_reg_file_bank_queue_size&#34;]
            self.read_latency = self.config[&#34;pg_reg_file_read_latency&#34;]
            self.write_latency = self.config[&#34;pg_reg_file_write_latency&#34;]
        else:
            raise NotImplementedError(
                &#34;Unknown register file type:{}&#34;.format(self.reg_file_type)
            )

        # Initialize queues inside arbiter
        self.read_req_queue = []
        self.write_req_queue = []
        for i in range(self.num_bank):
            self.read_req_queue\
                .append(simpy.Store(env, capacity=self.bank_queue_size))
            self.write_req_queue\
                .append(simpy.Store(env, capacity=self.bank_queue_size))

        # Initialize output queues for operand collector
        # TODO consider output crossbar congestion
        self.read_resp_queue = simpy.FilterStore(env)
        self.write_resp_queue = simpy.FilterStore(env) 

        # Spawn a process for each register bank
        for bank_id in range(self.num_bank):
            self.env.process(self._serve_read_request(bank_id))
            self.env.process(self._serve_write_request(bank_id))

        return 

    def _align_down(self, reg_addr):
        aligned_reg_addr = reg_addr - (reg_addr % self.alignment)
        return aligned_reg_addr

    def _align_up(self, reg_addr):
        aligned_reg_addr = ((reg_addr - 1) // self.alignment + 1) \
            * self.alignment
        return aligned_reg_addr

    def _serve_write_request(self, bank_id):
        while True:
            req = yield self.write_req_queue[bank_id].get()
            assert isinstance(req, RegWriteReq)
            assert req.reg_addr % self.alignment == 0
            # serve write request
            assert isinstance(req.data, bytearray), &#34;The write transaction&#34;\
                &#34;to the register file should contain bytearray as the data&#34;
            # perform the actual write
            self.array[req.reg_addr: req.reg_addr + self.alignment] = \
                deepcopy(req.data)
            # compose write ack
            resp = RegWriteAck(
                reg_addr=req.reg_addr
            )
            yield self.env.timeout(self.write_latency * self.clock_unit)
            yield self.write_resp_queue.put(resp)
            
    def _serve_read_request(self, bank_id):
        while True:
            req = yield self.read_req_queue[bank_id].get()
            assert isinstance(req, RegReadReq)
            assert req.reg_addr % self.alignment == 0
            # serve read request
            reg_data = deepcopy(self.array[req.reg_addr: 
                                req.reg_addr + self.alignment])
            # compose read response
            resp = RegReadResp(
                reg_addr=req.reg_addr,
                data=reg_data
            )
            yield self.env.timeout(self.read_latency * self.clock_unit)
            yield self.read_resp_queue.put(resp)

    def calc_bank_index(self, reg_addr):
        &#34;&#34;&#34;calculate the register file bank index given the register 
        file base address
        Args:
            reg_addr: base address into the register file 
                (aligned to register bank width)
        Return:
            bank_index: register file bank index
        &#34;&#34;&#34;

        if self.reg_file_addr_map == &#34;reg_file_addr_map_1&#34;:
            bank_index = int((reg_addr / self.alignment) % self.num_bank)
            return bank_index
        else:
            raise NotImplementedError(
                &#34;Unknown type of register address mapping: {}&#34;
                .format(self.reg_file_addr_map)
            )</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="simulator.register_file.RegReadReq"><code class="flex name class">
<span>class <span class="ident">RegReadReq</span></span>
<span>(</span><span>reg_addr)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class RegReadReq:

    def __init__(self, reg_addr):
        self.reg_addr = reg_addr
        return </code></pre>
</details>
</dd>
<dt id="simulator.register_file.RegReadResp"><code class="flex name class">
<span>class <span class="ident">RegReadResp</span></span>
<span>(</span><span>reg_addr, data)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class RegReadResp:

    def __init__(self, reg_addr, data):
        self.reg_addr = reg_addr
        self.data = data
        return </code></pre>
</details>
</dd>
<dt id="simulator.register_file.RegWriteAck"><code class="flex name class">
<span>class <span class="ident">RegWriteAck</span></span>
<span>(</span><span>reg_addr)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class RegWriteAck:

    def __init__(self, reg_addr):
        self.reg_addr = reg_addr 
        return </code></pre>
</details>
</dd>
<dt id="simulator.register_file.RegWriteReq"><code class="flex name class">
<span>class <span class="ident">RegWriteReq</span></span>
<span>(</span><span>reg_addr, data)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class RegWriteReq:

    def __init__(self, reg_addr, data):
        self.reg_addr = reg_addr
        self.data = data
        return</code></pre>
</details>
</dd>
<dt id="simulator.register_file.RegisterFile"><code class="flex name class">
<span>class <span class="ident">RegisterFile</span></span>
<span>(</span><span>env, log, config, clock_unit, reg_file_type)</span>
</code></dt>
<dd>
<div class="desc"><p>Multi-bank register file. Each bank has a separate read queue and
write queue of equal size. Each bank can serve a read request and
a write request at the same cycle.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>env</code></strong></dt>
<dd>simpy environment</dd>
<dt><strong><code>log</code></strong></dt>
<dd>python log</dd>
<dt><strong><code>config</code></strong></dt>
<dd>configuration dictionary</dd>
<dt><strong><code>clock_unit</code></strong></dt>
<dd>register file clock unit</dd>
<dt><strong><code>reg_file_type</code></strong></dt>
<dd>type of registrer file (near-bank or far-bank)</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class RegisterFile:

    def __init__(self, env, log, config, clock_unit, reg_file_type):
        &#34;&#34;&#34;Multi-bank register file. Each bank has a separate read queue and 
        write queue of equal size. Each bank can serve a read request and 
        a write request at the same cycle.
        Args:
            env: simpy environment
            log: python log
            config: configuration dictionary
            clock_unit: register file clock unit
            reg_file_type: type of registrer file (near-bank or far-bank)
        &#34;&#34;&#34;

        self.env = env 
        self.log = log
        self.config = config
        self.clock_unit = clock_unit
        self.reg_file_type = reg_file_type
        
        self.reg_file_addr_map = self.config[&#34;reg_file_addr_map&#34;]
        self.data_path_unit_size = self.config[&#34;data_path_unit_size&#34;]
        self.num_threads_per_warp = self.config[&#34;num_threads_per_warp&#34;]
        self.alignment = self.data_path_unit_size * self.num_threads_per_warp

        if self.reg_file_type == &#34;far-bank&#34;:
            self.size = self.config[&#34;subcore_reg_file_size&#34;] 
            self.array = bytearray(self.size)
            self.num_bank = self.config[&#34;num_subcore_reg_file_bank&#34;]
            self.bank_queue_size = \
                self.config[&#34;subcore_reg_file_bank_queue_size&#34;]
            self.read_latency = self.config[&#34;subcore_reg_file_read_latency&#34;]
            self.write_latency = self.config[&#34;subcore_reg_file_write_latency&#34;]
        elif self.reg_file_type == &#34;near-bank&#34;:
            self.size = self.config[&#34;pg_reg_file_size&#34;]
            self.array = bytearray(self.size)
            self.num_bank = self.config[&#34;num_pg_reg_file_bank&#34;]
            self.bank_queue_size = \
                self.config[&#34;pg_reg_file_bank_queue_size&#34;]
            self.read_latency = self.config[&#34;pg_reg_file_read_latency&#34;]
            self.write_latency = self.config[&#34;pg_reg_file_write_latency&#34;]
        else:
            raise NotImplementedError(
                &#34;Unknown register file type:{}&#34;.format(self.reg_file_type)
            )

        # Initialize queues inside arbiter
        self.read_req_queue = []
        self.write_req_queue = []
        for i in range(self.num_bank):
            self.read_req_queue\
                .append(simpy.Store(env, capacity=self.bank_queue_size))
            self.write_req_queue\
                .append(simpy.Store(env, capacity=self.bank_queue_size))

        # Initialize output queues for operand collector
        # TODO consider output crossbar congestion
        self.read_resp_queue = simpy.FilterStore(env)
        self.write_resp_queue = simpy.FilterStore(env) 

        # Spawn a process for each register bank
        for bank_id in range(self.num_bank):
            self.env.process(self._serve_read_request(bank_id))
            self.env.process(self._serve_write_request(bank_id))

        return 

    def _align_down(self, reg_addr):
        aligned_reg_addr = reg_addr - (reg_addr % self.alignment)
        return aligned_reg_addr

    def _align_up(self, reg_addr):
        aligned_reg_addr = ((reg_addr - 1) // self.alignment + 1) \
            * self.alignment
        return aligned_reg_addr

    def _serve_write_request(self, bank_id):
        while True:
            req = yield self.write_req_queue[bank_id].get()
            assert isinstance(req, RegWriteReq)
            assert req.reg_addr % self.alignment == 0
            # serve write request
            assert isinstance(req.data, bytearray), &#34;The write transaction&#34;\
                &#34;to the register file should contain bytearray as the data&#34;
            # perform the actual write
            self.array[req.reg_addr: req.reg_addr + self.alignment] = \
                deepcopy(req.data)
            # compose write ack
            resp = RegWriteAck(
                reg_addr=req.reg_addr
            )
            yield self.env.timeout(self.write_latency * self.clock_unit)
            yield self.write_resp_queue.put(resp)
            
    def _serve_read_request(self, bank_id):
        while True:
            req = yield self.read_req_queue[bank_id].get()
            assert isinstance(req, RegReadReq)
            assert req.reg_addr % self.alignment == 0
            # serve read request
            reg_data = deepcopy(self.array[req.reg_addr: 
                                req.reg_addr + self.alignment])
            # compose read response
            resp = RegReadResp(
                reg_addr=req.reg_addr,
                data=reg_data
            )
            yield self.env.timeout(self.read_latency * self.clock_unit)
            yield self.read_resp_queue.put(resp)

    def calc_bank_index(self, reg_addr):
        &#34;&#34;&#34;calculate the register file bank index given the register 
        file base address
        Args:
            reg_addr: base address into the register file 
                (aligned to register bank width)
        Return:
            bank_index: register file bank index
        &#34;&#34;&#34;

        if self.reg_file_addr_map == &#34;reg_file_addr_map_1&#34;:
            bank_index = int((reg_addr / self.alignment) % self.num_bank)
            return bank_index
        else:
            raise NotImplementedError(
                &#34;Unknown type of register address mapping: {}&#34;
                .format(self.reg_file_addr_map)
            )</code></pre>
</details>
<h3>Methods</h3>
<dl>
<dt id="simulator.register_file.RegisterFile.calc_bank_index"><code class="name flex">
<span>def <span class="ident">calc_bank_index</span></span>(<span>self, reg_addr)</span>
</code></dt>
<dd>
<div class="desc"><p>calculate the register file bank index given the register
file base address</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>reg_addr</code></strong></dt>
<dd>base address into the register file
(aligned to register bank width)</dd>
</dl>
<h2 id="return">Return</h2>
<p>bank_index: register file bank index</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def calc_bank_index(self, reg_addr):
    &#34;&#34;&#34;calculate the register file bank index given the register 
    file base address
    Args:
        reg_addr: base address into the register file 
            (aligned to register bank width)
    Return:
        bank_index: register file bank index
    &#34;&#34;&#34;

    if self.reg_file_addr_map == &#34;reg_file_addr_map_1&#34;:
        bank_index = int((reg_addr / self.alignment) % self.num_bank)
        return bank_index
    else:
        raise NotImplementedError(
            &#34;Unknown type of register address mapping: {}&#34;
            .format(self.reg_file_addr_map)
        )</code></pre>
</details>
</dd>
</dl>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="simulator" href="index.html">simulator</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="simulator.register_file.RegReadReq" href="#simulator.register_file.RegReadReq">RegReadReq</a></code></h4>
</li>
<li>
<h4><code><a title="simulator.register_file.RegReadResp" href="#simulator.register_file.RegReadResp">RegReadResp</a></code></h4>
</li>
<li>
<h4><code><a title="simulator.register_file.RegWriteAck" href="#simulator.register_file.RegWriteAck">RegWriteAck</a></code></h4>
</li>
<li>
<h4><code><a title="simulator.register_file.RegWriteReq" href="#simulator.register_file.RegWriteReq">RegWriteReq</a></code></h4>
</li>
<li>
<h4><code><a title="simulator.register_file.RegisterFile" href="#simulator.register_file.RegisterFile">RegisterFile</a></code></h4>
<ul class="">
<li><code><a title="simulator.register_file.RegisterFile.calc_bank_index" href="#simulator.register_file.RegisterFile.calc_bank_index">calc_bank_index</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.8.3</a>.</p>
</footer>
</body>
</html>