{"vcs1":{"timestamp_begin":1684262077.099990620, "rt":1.24, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1684262078.430245417, "rt":1.37, "ut":0.46, "st":0.16}}
{"link":{"timestamp_begin":1684262079.885247030, "rt":0.47, "ut":0.25, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262076.467344738}
{"VCS_COMP_START_TIME": 1684262076.467344738}
{"VCS_COMP_END_TIME": 1684262082.039527820}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330368}}
{"stitch_vcselab": {"peak_mem": 211888}}
