Simulator report for datapath
Thu Nov 28 20:14:23 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 337 nodes    ;
; Simulation Coverage         ;      77.15 % ;
; Total Number of Transitions ; 2900         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                     ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                  ; Timing        ;
; Start time                                                                                 ; 0 ns                                                        ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                         ;               ;
; Vector input source                                                                        ; C:/CE118/Lab05/LAB5_mach/Lab5_02/Lab4/datapath/datapath.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                          ; On            ;
; Check outputs                                                                              ; Off                                                         ; Off           ;
; Report simulation coverage                                                                 ; On                                                          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                          ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                          ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                          ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                         ; Off           ;
; Detect glitches                                                                            ; Off                                                         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                         ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                         ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                        ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      77.15 % ;
; Total nodes checked                                 ; 337          ;
; Total output ports checked                          ; 337          ;
; Total output ports with complete 1/0-value coverage ; 260          ;
; Total output ports with no 1/0-value coverage       ; 32           ;
; Total output ports with no 1-value coverage         ; 64           ;
; Total output ports with no 0-value coverage         ; 45           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; Node Name                                                              ; Output Port Name                                                       ; Output Port Type ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; |datapath|RESULT[1]                                                    ; |datapath|RESULT[1]                                                    ; pin_out          ;
; |datapath|OE                                                           ; |datapath|OE                                                           ; out              ;
; |datapath|PASS                                                         ; |datapath|PASS                                                         ; out              ;
; |datapath|REA                                                          ; |datapath|REA                                                          ; out              ;
; |datapath|CLK                                                          ; |datapath|CLK                                                          ; out              ;
; |datapath|REB                                                          ; |datapath|REB                                                          ; out              ;
; |datapath|RAA[1]                                                       ; |datapath|RAA[1]                                                       ; out              ;
; |datapath|RBB[1]                                                       ; |datapath|RBB[1]                                                       ; out              ;
; |datapath|RBB[0]                                                       ; |datapath|RBB[0]                                                       ; out              ;
; |datapath|WA[1]                                                        ; |datapath|WA[1]                                                        ; out              ;
; |datapath|WA[0]                                                        ; |datapath|WA[0]                                                        ; out              ;
; |datapath|ALU_ope[2]                                                   ; |datapath|ALU_ope[2]                                                   ; out              ;
; |datapath|ALU_ope[1]                                                   ; |datapath|ALU_ope[1]                                                   ; out              ;
; |datapath|ALU_ope[0]                                                   ; |datapath|ALU_ope[0]                                                   ; out              ;
; |datapath|mux21_4bit:inst2|21mux:inst3|5                               ; |datapath|mux21_4bit:inst2|21mux:inst3|5                               ; out0             ;
; |datapath|mux21_4bit:inst2|21mux:inst3|7                               ; |datapath|mux21_4bit:inst2|21mux:inst3|7                               ; out0             ;
; |datapath|mux21_4bit:inst2|21mux:inst1|5                               ; |datapath|mux21_4bit:inst2|21mux:inst1|5                               ; out0             ;
; |datapath|mux21_4bit:inst2|21mux:inst1|7                               ; |datapath|mux21_4bit:inst2|21mux:inst1|7                               ; out0             ;
; |datapath|mux21_4bit:inst2|21mux:inst|5                                ; |datapath|mux21_4bit:inst2|21mux:inst|5                                ; out0             ;
; |datapath|mux21_4bit:inst2|21mux:inst|7                                ; |datapath|mux21_4bit:inst2|21mux:inst|7                                ; out0             ;
; |datapath|mux21_4bit:inst2|21mux:inst2|5                               ; |datapath|mux21_4bit:inst2|21mux:inst2|5                               ; out0             ;
; |datapath|mux21_4bit:inst2|21mux:inst2|7                               ; |datapath|mux21_4bit:inst2|21mux:inst2|7                               ; out0             ;
; |datapath|RF:inst|A[3]                                                 ; |datapath|RF:inst|A[3]                                                 ; out0             ;
; |datapath|RF:inst|A[2]                                                 ; |datapath|RF:inst|A[2]                                                 ; out0             ;
; |datapath|RF:inst|A[1]                                                 ; |datapath|RF:inst|A[1]                                                 ; out0             ;
; |datapath|RF:inst|A[0]                                                 ; |datapath|RF:inst|A[0]                                                 ; out0             ;
; |datapath|RF:inst|B[3]                                                 ; |datapath|RF:inst|B[3]                                                 ; out0             ;
; |datapath|RF:inst|B[2]                                                 ; |datapath|RF:inst|B[2]                                                 ; out0             ;
; |datapath|RF:inst|B[1]                                                 ; |datapath|RF:inst|B[1]                                                 ; out0             ;
; |datapath|RF:inst|B[0]                                                 ; |datapath|RF:inst|B[0]                                                 ; out0             ;
; |datapath|RF:inst|RFC:inst13|inst5                                     ; |datapath|RF:inst|RFC:inst13|inst5                                     ; out              ;
; |datapath|RF:inst|RFC:inst13|inst                                      ; |datapath|RF:inst|RFC:inst13|inst                                      ; regout           ;
; |datapath|RF:inst|RFC:inst13|21mux:inst1|5                             ; |datapath|RF:inst|RFC:inst13|21mux:inst1|5                             ; out0             ;
; |datapath|RF:inst|RFC:inst13|21mux:inst1|6                             ; |datapath|RF:inst|RFC:inst13|21mux:inst1|6                             ; out0             ;
; |datapath|RF:inst|RFC:inst13|21mux:inst1|7                             ; |datapath|RF:inst|RFC:inst13|21mux:inst1|7                             ; out0             ;
; |datapath|RF:inst|RFC:inst7|21mux:inst1|6                              ; |datapath|RF:inst|RFC:inst7|21mux:inst1|6                              ; out0             ;
; |datapath|RF:inst|RFC:inst15|inst6                                     ; |datapath|RF:inst|RFC:inst15|inst6                                     ; out              ;
; |datapath|RF:inst|RFC:inst15|21mux:inst1|5                             ; |datapath|RF:inst|RFC:inst15|21mux:inst1|5                             ; out0             ;
; |datapath|RF:inst|RFC:inst15|21mux:inst1|6                             ; |datapath|RF:inst|RFC:inst15|21mux:inst1|6                             ; out0             ;
; |datapath|RF:inst|RFC:inst15|21mux:inst1|7                             ; |datapath|RF:inst|RFC:inst15|21mux:inst1|7                             ; out0             ;
; |datapath|RF:inst|RFC:inst5|inst5                                      ; |datapath|RF:inst|RFC:inst5|inst5                                      ; out              ;
; |datapath|RF:inst|RFC:inst5|inst                                       ; |datapath|RF:inst|RFC:inst5|inst                                       ; regout           ;
; |datapath|RF:inst|RFC:inst5|inst6                                      ; |datapath|RF:inst|RFC:inst5|inst6                                      ; out              ;
; |datapath|RF:inst|RFC:inst5|21mux:inst1|5                              ; |datapath|RF:inst|RFC:inst5|21mux:inst1|5                              ; out0             ;
; |datapath|RF:inst|RFC:inst5|21mux:inst1|6                              ; |datapath|RF:inst|RFC:inst5|21mux:inst1|6                              ; out0             ;
; |datapath|RF:inst|RFC:inst5|21mux:inst1|7                              ; |datapath|RF:inst|RFC:inst5|21mux:inst1|7                              ; out0             ;
; |datapath|RF:inst|RFC:inst14|21mux:inst1|5                             ; |datapath|RF:inst|RFC:inst14|21mux:inst1|5                             ; out0             ;
; |datapath|RF:inst|RFC:inst14|21mux:inst1|6                             ; |datapath|RF:inst|RFC:inst14|21mux:inst1|6                             ; out0             ;
; |datapath|RF:inst|RFC:inst12|inst5                                     ; |datapath|RF:inst|RFC:inst12|inst5                                     ; out              ;
; |datapath|RF:inst|RFC:inst12|21mux:inst1|5                             ; |datapath|RF:inst|RFC:inst12|21mux:inst1|5                             ; out0             ;
; |datapath|RF:inst|RFC:inst12|21mux:inst1|6                             ; |datapath|RF:inst|RFC:inst12|21mux:inst1|6                             ; out0             ;
; |datapath|RF:inst|RFC:inst6|21mux:inst1|5                              ; |datapath|RF:inst|RFC:inst6|21mux:inst1|5                              ; out0             ;
; |datapath|RF:inst|RFC:inst6|21mux:inst1|6                              ; |datapath|RF:inst|RFC:inst6|21mux:inst1|6                              ; out0             ;
; |datapath|RF:inst|RFC:inst4|inst5                                      ; |datapath|RF:inst|RFC:inst4|inst5                                      ; out              ;
; |datapath|RF:inst|RFC:inst4|inst                                       ; |datapath|RF:inst|RFC:inst4|inst                                       ; regout           ;
; |datapath|RF:inst|RFC:inst4|inst6                                      ; |datapath|RF:inst|RFC:inst4|inst6                                      ; out              ;
; |datapath|RF:inst|RFC:inst4|21mux:inst1|5                              ; |datapath|RF:inst|RFC:inst4|21mux:inst1|5                              ; out0             ;
; |datapath|RF:inst|RFC:inst4|21mux:inst1|6                              ; |datapath|RF:inst|RFC:inst4|21mux:inst1|6                              ; out0             ;
; |datapath|RF:inst|RFC:inst4|21mux:inst1|7                              ; |datapath|RF:inst|RFC:inst4|21mux:inst1|7                              ; out0             ;
; |datapath|RF:inst|RFC:inst9|21mux:inst1|5                              ; |datapath|RF:inst|RFC:inst9|21mux:inst1|5                              ; out0             ;
; |datapath|RF:inst|RFC:inst9|21mux:inst1|6                              ; |datapath|RF:inst|RFC:inst9|21mux:inst1|6                              ; out0             ;
; |datapath|RF:inst|RFC:inst3|21mux:inst1|5                              ; |datapath|RF:inst|RFC:inst3|21mux:inst1|5                              ; out0             ;
; |datapath|RF:inst|RFC:inst3|21mux:inst1|6                              ; |datapath|RF:inst|RFC:inst3|21mux:inst1|6                              ; out0             ;
; |datapath|RF:inst|RFC:inst11|21mux:inst1|5                             ; |datapath|RF:inst|RFC:inst11|21mux:inst1|5                             ; out0             ;
; |datapath|RF:inst|RFC:inst11|21mux:inst1|6                             ; |datapath|RF:inst|RFC:inst11|21mux:inst1|6                             ; out0             ;
; |datapath|RF:inst|RFC:inst1|inst5                                      ; |datapath|RF:inst|RFC:inst1|inst5                                      ; out              ;
; |datapath|RF:inst|RFC:inst1|inst                                       ; |datapath|RF:inst|RFC:inst1|inst                                       ; regout           ;
; |datapath|RF:inst|RFC:inst1|inst6                                      ; |datapath|RF:inst|RFC:inst1|inst6                                      ; out              ;
; |datapath|RF:inst|RFC:inst1|21mux:inst1|5                              ; |datapath|RF:inst|RFC:inst1|21mux:inst1|5                              ; out0             ;
; |datapath|RF:inst|RFC:inst1|21mux:inst1|6                              ; |datapath|RF:inst|RFC:inst1|21mux:inst1|6                              ; out0             ;
; |datapath|RF:inst|RFC:inst1|21mux:inst1|7                              ; |datapath|RF:inst|RFC:inst1|21mux:inst1|7                              ; out0             ;
; |datapath|RF:inst|RFC:inst8|21mux:inst1|5                              ; |datapath|RF:inst|RFC:inst8|21mux:inst1|5                              ; out0             ;
; |datapath|RF:inst|RFC:inst8|21mux:inst1|6                              ; |datapath|RF:inst|RFC:inst8|21mux:inst1|6                              ; out0             ;
; |datapath|RF:inst|RFC:inst2|21mux:inst1|5                              ; |datapath|RF:inst|RFC:inst2|21mux:inst1|5                              ; out0             ;
; |datapath|RF:inst|RFC:inst2|21mux:inst1|6                              ; |datapath|RF:inst|RFC:inst2|21mux:inst1|6                              ; out0             ;
; |datapath|RF:inst|DECODER:inst18|inst                                  ; |datapath|RF:inst|DECODER:inst18|inst                                  ; out0             ;
; |datapath|RF:inst|DECODER:inst18|inst1                                 ; |datapath|RF:inst|DECODER:inst18|inst1                                 ; out0             ;
; |datapath|RF:inst|DECODER:inst18|inst2                                 ; |datapath|RF:inst|DECODER:inst18|inst2                                 ; out0             ;
; |datapath|RF:inst|DECODER:inst18|inst3                                 ; |datapath|RF:inst|DECODER:inst18|inst3                                 ; out0             ;
; |datapath|RF:inst|DECODER:inst19|inst                                  ; |datapath|RF:inst|DECODER:inst19|inst                                  ; out0             ;
; |datapath|RF:inst|DECODER:inst19|inst2                                 ; |datapath|RF:inst|DECODER:inst19|inst2                                 ; out0             ;
; |datapath|RF:inst|DECODER:inst17|inst                                  ; |datapath|RF:inst|DECODER:inst17|inst                                  ; out0             ;
; |datapath|RF:inst|DECODER:inst17|inst1                                 ; |datapath|RF:inst|DECODER:inst17|inst1                                 ; out0             ;
; |datapath|RF:inst|DECODER:inst17|inst2                                 ; |datapath|RF:inst|DECODER:inst17|inst2                                 ; out0             ;
; |datapath|RF:inst|DECODER:inst17|inst3                                 ; |datapath|RF:inst|DECODER:inst17|inst3                                 ; out0             ;
; |datapath|RF:inst|RFC:inst|inst5                                       ; |datapath|RF:inst|RFC:inst|inst5                                       ; out              ;
; |datapath|RF:inst|RFC:inst|inst                                        ; |datapath|RF:inst|RFC:inst|inst                                        ; regout           ;
; |datapath|RF:inst|RFC:inst|inst6                                       ; |datapath|RF:inst|RFC:inst|inst6                                       ; out              ;
; |datapath|RF:inst|RFC:inst|21mux:inst1|7                               ; |datapath|RF:inst|RFC:inst|21mux:inst1|7                               ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|HA:inst3|xor3:inst|1       ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|HA:inst3|xor3:inst|1       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|HA:inst2|xor3:inst|1       ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|HA:inst2|xor3:inst|1       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|HA:inst2|xor3:inst|3       ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|HA:inst2|xor3:inst|3       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|HA:inst1|xor3:inst|1       ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|HA:inst1|xor3:inst|1       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|HA:inst1|xor3:inst|3       ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|HA:inst1|xor3:inst|3       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|HA:inst|xor3:inst|1        ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|HA:inst|xor3:inst|1        ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|5  ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|6  ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|7  ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|5   ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|5   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|6   ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|6   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|7   ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|7   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|5  ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|6  ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|7  ; |datapath|ALU_4bits:inst1|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|inst1                     ; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|inst1                     ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|inst2                     ; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|inst2                     ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|inst3                     ; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|inst3                     ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|5 ; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|5 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|6 ; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|6 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|5  ; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|6  ; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|7  ; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|5 ; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|5 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|6 ; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|6 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|7 ; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|7 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|21mux:inst5|5                      ; |datapath|ALU_4bits:inst1|ALU:inst3|21mux:inst5|5                      ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|21mux:inst5|6                      ; |datapath|ALU_4bits:inst1|ALU:inst3|21mux:inst5|6                      ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|21mux:inst5|7                      ; |datapath|ALU_4bits:inst1|ALU:inst3|21mux:inst5|7                      ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|21mux:inst7|6                       ; |datapath|ALU_4bits:inst1|ALU:inst|21mux:inst7|6                       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|5   ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|5   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|6   ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|6   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|7   ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|7   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst|5    ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst|5    ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst|6    ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst|6    ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|5   ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|5   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|6   ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|6   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|7   ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|7   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|HA:inst2|inst8              ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|HA:inst2|inst8              ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|HA:inst2|xor3:inst|1        ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|HA:inst2|xor3:inst|1        ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|HA:inst1|inst4              ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|HA:inst1|inst4              ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|HA:inst1|xor3:inst|1        ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|HA:inst1|xor3:inst|1        ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|5   ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|5   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|6   ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|6   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst|5    ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst|5    ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst|6    ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst|6    ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst|7    ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst|7    ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|5   ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|5   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|6   ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|6   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|7   ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|7   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|inst1                      ; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|inst1                      ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|inst2                      ; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|inst2                      ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|inst3                      ; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|inst3                      ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|5  ; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|6  ; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|5   ; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|5   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|6   ; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|6   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|7   ; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|7   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|5  ; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|7  ; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|21mux:inst5|5                       ; |datapath|ALU_4bits:inst1|ALU:inst|21mux:inst5|5                       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|21mux:inst5|6                       ; |datapath|ALU_4bits:inst1|ALU:inst|21mux:inst5|6                       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|21mux:inst5|7                       ; |datapath|ALU_4bits:inst1|ALU:inst|21mux:inst5|7                       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|21mux:inst7|6                      ; |datapath|ALU_4bits:inst1|ALU:inst1|21mux:inst7|6                      ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|5  ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|6  ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|7  ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|5   ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|5   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|6   ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|6   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|7   ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|7   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|5  ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|6  ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|7  ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst3|inst2             ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst3|inst2             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst3|xor3:inst|1       ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst3|xor3:inst|1       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst2|inst8             ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst2|inst8             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst2|inst2             ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst2|inst2             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst2|inst3             ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst2|inst3             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst2|inst4             ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst2|inst4             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst2|xor3:inst|1       ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst2|xor3:inst|1       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst2|xor3:inst|3       ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst2|xor3:inst|3       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst1|inst8             ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst1|inst8             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst1|inst2             ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst1|inst2             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst1|inst4             ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst1|inst4             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst1|xor3:inst|1       ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst1|xor3:inst|1       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst1|xor3:inst|3       ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst1|xor3:inst|3       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst|inst8              ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst|inst8              ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst|inst2              ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst|inst2              ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst|xor3:inst|1        ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst|xor3:inst|1        ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|5  ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|6  ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|7  ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|5   ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|5   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|6   ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|6   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|5  ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|6  ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|7  ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|inst1                     ; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|inst1                     ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|inst2                     ; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|inst2                     ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|inst3                     ; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|inst3                     ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|5 ; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|5 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|6 ; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|6 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|5  ; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|6  ; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|7  ; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|5 ; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|5 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|7 ; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|7 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|21mux:inst5|5                      ; |datapath|ALU_4bits:inst1|ALU:inst1|21mux:inst5|5                      ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|21mux:inst5|6                      ; |datapath|ALU_4bits:inst1|ALU:inst1|21mux:inst5|6                      ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|21mux:inst5|7                      ; |datapath|ALU_4bits:inst1|ALU:inst1|21mux:inst5|7                      ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|21mux:inst7|6                      ; |datapath|ALU_4bits:inst1|ALU:inst2|21mux:inst7|6                      ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|5  ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|6  ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|7  ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|5   ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|5   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|6   ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|6   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|7   ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|7   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|5  ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|6  ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|7  ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst3|inst2             ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst3|inst2             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst3|xor3:inst|1       ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst3|xor3:inst|1       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst2|inst8             ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst2|inst8             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst2|inst2             ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst2|inst2             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst2|inst3             ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst2|inst3             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst2|inst4             ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst2|inst4             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst2|xor3:inst|1       ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst2|xor3:inst|1       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst2|xor3:inst|3       ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst2|xor3:inst|3       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst1|inst8             ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst1|inst8             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst1|inst2             ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst1|inst2             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst1|inst3             ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst1|inst3             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst1|inst4             ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst1|inst4             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst1|xor3:inst|1       ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst1|xor3:inst|1       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst1|xor3:inst|3       ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst1|xor3:inst|3       ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst|inst8              ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst|inst8              ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst|inst2              ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst|inst2              ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst|xor3:inst|1        ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|HA:inst|xor3:inst|1        ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|5  ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|6  ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|7  ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|5   ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|5   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|6   ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|6   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|7   ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|7   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|5  ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|6  ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|7  ; |datapath|ALU_4bits:inst1|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|inst1                     ; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|inst1                     ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|inst2                     ; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|inst2                     ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|inst3                     ; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|inst3                     ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|5 ; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|5 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|6 ; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|6 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|5  ; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|5  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|6  ; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|7  ; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|5 ; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|5 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|6 ; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|6 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|7 ; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|7 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|21mux:inst5|5                      ; |datapath|ALU_4bits:inst1|ALU:inst2|21mux:inst5|5                      ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|21mux:inst5|6                      ; |datapath|ALU_4bits:inst1|ALU:inst2|21mux:inst5|6                      ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|21mux:inst5|7                      ; |datapath|ALU_4bits:inst1|ALU:inst2|21mux:inst5|7                      ; out0             ;
; |datapath|shifter:inst3|21mux:inst4|5                                  ; |datapath|shifter:inst3|21mux:inst4|5                                  ; out0             ;
; |datapath|shifter:inst3|21mux:inst4|6                                  ; |datapath|shifter:inst3|21mux:inst4|6                                  ; out0             ;
; |datapath|shifter:inst3|21mux:inst4|7                                  ; |datapath|shifter:inst3|21mux:inst4|7                                  ; out0             ;
; |datapath|shifter:inst3|21mux:inst3|5                                  ; |datapath|shifter:inst3|21mux:inst3|5                                  ; out0             ;
; |datapath|shifter:inst3|21mux:inst3|6                                  ; |datapath|shifter:inst3|21mux:inst3|6                                  ; out0             ;
; |datapath|shifter:inst3|21mux:inst3|7                                  ; |datapath|shifter:inst3|21mux:inst3|7                                  ; out0             ;
; |datapath|shifter:inst3|21mux:inst2|5                                  ; |datapath|shifter:inst3|21mux:inst2|5                                  ; out0             ;
; |datapath|shifter:inst3|21mux:inst2|6                                  ; |datapath|shifter:inst3|21mux:inst2|6                                  ; out0             ;
; |datapath|shifter:inst3|21mux:inst2|7                                  ; |datapath|shifter:inst3|21mux:inst2|7                                  ; out0             ;
; |datapath|shifter:inst3|21mux:inst1|6                                  ; |datapath|shifter:inst3|21mux:inst1|6                                  ; out0             ;
; |datapath|Tri4bit:inst7|inst5                                          ; |datapath|Tri4bit:inst7|inst5                                          ; out              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                           ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; Node Name                                                              ; Output Port Name                                                       ; Output Port Type ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; |datapath|RESULT[3]                                                    ; |datapath|RESULT[3]                                                    ; pin_out          ;
; |datapath|RESULT[2]                                                    ; |datapath|RESULT[2]                                                    ; pin_out          ;
; |datapath|RESULT[0]                                                    ; |datapath|RESULT[0]                                                    ; pin_out          ;
; |datapath|WE                                                           ; |datapath|WE                                                           ; out              ;
; |datapath|IE                                                           ; |datapath|IE                                                           ; out              ;
; |datapath|DATA[3]                                                      ; |datapath|DATA[3]                                                      ; out              ;
; |datapath|DATA[2]                                                      ; |datapath|DATA[2]                                                      ; out              ;
; |datapath|DATA[1]                                                      ; |datapath|DATA[1]                                                      ; out              ;
; |datapath|DATA[0]                                                      ; |datapath|DATA[0]                                                      ; out              ;
; |datapath|RAA[0]                                                       ; |datapath|RAA[0]                                                       ; out              ;
; |datapath|mux21_4bit:inst2|21mux:inst3|6                               ; |datapath|mux21_4bit:inst2|21mux:inst3|6                               ; out0             ;
; |datapath|mux21_4bit:inst2|21mux:inst1|6                               ; |datapath|mux21_4bit:inst2|21mux:inst1|6                               ; out0             ;
; |datapath|mux21_4bit:inst2|21mux:inst|6                                ; |datapath|mux21_4bit:inst2|21mux:inst|6                                ; out0             ;
; |datapath|mux21_4bit:inst2|21mux:inst2|6                               ; |datapath|mux21_4bit:inst2|21mux:inst2|6                               ; out0             ;
; |datapath|RF:inst|RFC:inst13|inst6                                     ; |datapath|RF:inst|RFC:inst13|inst6                                     ; out              ;
; |datapath|RF:inst|RFC:inst7|inst5                                      ; |datapath|RF:inst|RFC:inst7|inst5                                      ; out              ;
; |datapath|RF:inst|RFC:inst7|21mux:inst1|7                              ; |datapath|RF:inst|RFC:inst7|21mux:inst1|7                              ; out0             ;
; |datapath|RF:inst|RFC:inst15|inst5                                     ; |datapath|RF:inst|RFC:inst15|inst5                                     ; out              ;
; |datapath|RF:inst|RFC:inst14|inst5                                     ; |datapath|RF:inst|RFC:inst14|inst5                                     ; out              ;
; |datapath|RF:inst|RFC:inst14|inst                                      ; |datapath|RF:inst|RFC:inst14|inst                                      ; regout           ;
; |datapath|RF:inst|RFC:inst14|inst6                                     ; |datapath|RF:inst|RFC:inst14|inst6                                     ; out              ;
; |datapath|RF:inst|RFC:inst14|21mux:inst1|7                             ; |datapath|RF:inst|RFC:inst14|21mux:inst1|7                             ; out0             ;
; |datapath|RF:inst|RFC:inst12|21mux:inst1|7                             ; |datapath|RF:inst|RFC:inst12|21mux:inst1|7                             ; out0             ;
; |datapath|RF:inst|RFC:inst6|inst5                                      ; |datapath|RF:inst|RFC:inst6|inst5                                      ; out              ;
; |datapath|RF:inst|RFC:inst6|inst                                       ; |datapath|RF:inst|RFC:inst6|inst                                       ; regout           ;
; |datapath|RF:inst|RFC:inst6|inst6                                      ; |datapath|RF:inst|RFC:inst6|inst6                                      ; out              ;
; |datapath|RF:inst|RFC:inst6|21mux:inst1|7                              ; |datapath|RF:inst|RFC:inst6|21mux:inst1|7                              ; out0             ;
; |datapath|RF:inst|RFC:inst9|inst5                                      ; |datapath|RF:inst|RFC:inst9|inst5                                      ; out              ;
; |datapath|RF:inst|RFC:inst9|inst                                       ; |datapath|RF:inst|RFC:inst9|inst                                       ; regout           ;
; |datapath|RF:inst|RFC:inst9|inst6                                      ; |datapath|RF:inst|RFC:inst9|inst6                                      ; out              ;
; |datapath|RF:inst|RFC:inst9|21mux:inst1|7                              ; |datapath|RF:inst|RFC:inst9|21mux:inst1|7                              ; out0             ;
; |datapath|RF:inst|RFC:inst3|inst5                                      ; |datapath|RF:inst|RFC:inst3|inst5                                      ; out              ;
; |datapath|RF:inst|RFC:inst3|inst                                       ; |datapath|RF:inst|RFC:inst3|inst                                       ; regout           ;
; |datapath|RF:inst|RFC:inst3|inst6                                      ; |datapath|RF:inst|RFC:inst3|inst6                                      ; out              ;
; |datapath|RF:inst|RFC:inst3|21mux:inst1|7                              ; |datapath|RF:inst|RFC:inst3|21mux:inst1|7                              ; out0             ;
; |datapath|RF:inst|RFC:inst11|inst5                                     ; |datapath|RF:inst|RFC:inst11|inst5                                     ; out              ;
; |datapath|RF:inst|RFC:inst11|inst                                      ; |datapath|RF:inst|RFC:inst11|inst                                      ; regout           ;
; |datapath|RF:inst|RFC:inst11|inst6                                     ; |datapath|RF:inst|RFC:inst11|inst6                                     ; out              ;
; |datapath|RF:inst|RFC:inst11|21mux:inst1|7                             ; |datapath|RF:inst|RFC:inst11|21mux:inst1|7                             ; out0             ;
; |datapath|RF:inst|RFC:inst8|inst5                                      ; |datapath|RF:inst|RFC:inst8|inst5                                      ; out              ;
; |datapath|RF:inst|RFC:inst8|inst                                       ; |datapath|RF:inst|RFC:inst8|inst                                       ; regout           ;
; |datapath|RF:inst|RFC:inst8|inst6                                      ; |datapath|RF:inst|RFC:inst8|inst6                                      ; out              ;
; |datapath|RF:inst|RFC:inst8|21mux:inst1|7                              ; |datapath|RF:inst|RFC:inst8|21mux:inst1|7                              ; out0             ;
; |datapath|RF:inst|RFC:inst2|inst5                                      ; |datapath|RF:inst|RFC:inst2|inst5                                      ; out              ;
; |datapath|RF:inst|RFC:inst2|inst                                       ; |datapath|RF:inst|RFC:inst2|inst                                       ; regout           ;
; |datapath|RF:inst|RFC:inst2|inst6                                      ; |datapath|RF:inst|RFC:inst2|inst6                                      ; out              ;
; |datapath|RF:inst|RFC:inst2|21mux:inst1|7                              ; |datapath|RF:inst|RFC:inst2|21mux:inst1|7                              ; out0             ;
; |datapath|RF:inst|RFC:inst10|inst5                                     ; |datapath|RF:inst|RFC:inst10|inst5                                     ; out              ;
; |datapath|RF:inst|RFC:inst10|inst                                      ; |datapath|RF:inst|RFC:inst10|inst                                      ; regout           ;
; |datapath|RF:inst|RFC:inst10|inst6                                     ; |datapath|RF:inst|RFC:inst10|inst6                                     ; out              ;
; |datapath|RF:inst|RFC:inst10|21mux:inst1|5                             ; |datapath|RF:inst|RFC:inst10|21mux:inst1|5                             ; out0             ;
; |datapath|RF:inst|RFC:inst10|21mux:inst1|6                             ; |datapath|RF:inst|RFC:inst10|21mux:inst1|6                             ; out0             ;
; |datapath|RF:inst|RFC:inst10|21mux:inst1|7                             ; |datapath|RF:inst|RFC:inst10|21mux:inst1|7                             ; out0             ;
; |datapath|RF:inst|DECODER:inst19|inst1                                 ; |datapath|RF:inst|DECODER:inst19|inst1                                 ; out0             ;
; |datapath|RF:inst|DECODER:inst19|inst3                                 ; |datapath|RF:inst|DECODER:inst19|inst3                                 ; out0             ;
; |datapath|RF:inst|RFC:inst|21mux:inst1|5                               ; |datapath|RF:inst|RFC:inst|21mux:inst1|5                               ; out0             ;
; |datapath|RF:inst|RFC:inst|21mux:inst1|6                               ; |datapath|RF:inst|RFC:inst|21mux:inst1|6                               ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|HA:inst2|inst4              ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|HA:inst2|inst4              ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|6  ; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|6  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst1|inst3             ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|HA:inst1|inst3             ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|6 ; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|6 ; out0             ;
; |datapath|Tri4bit:inst7|inst3                                          ; |datapath|Tri4bit:inst7|inst3                                          ; out              ;
; |datapath|Tri4bit:inst7|inst4                                          ; |datapath|Tri4bit:inst7|inst4                                          ; out              ;
; |datapath|Tri4bit:inst7|inst6                                          ; |datapath|Tri4bit:inst7|inst6                                          ; out              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                           ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; Node Name                                                              ; Output Port Name                                                       ; Output Port Type ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; |datapath|DATA[3]                                                      ; |datapath|DATA[3]                                                      ; out              ;
; |datapath|DATA[1]                                                      ; |datapath|DATA[1]                                                      ; out              ;
; |datapath|DATA[0]                                                      ; |datapath|DATA[0]                                                      ; out              ;
; |datapath|RAA[0]                                                       ; |datapath|RAA[0]                                                       ; out              ;
; |datapath|mux21_4bit:inst2|21mux:inst3|6                               ; |datapath|mux21_4bit:inst2|21mux:inst3|6                               ; out0             ;
; |datapath|mux21_4bit:inst2|21mux:inst1|6                               ; |datapath|mux21_4bit:inst2|21mux:inst1|6                               ; out0             ;
; |datapath|RF:inst|RFC:inst7|inst5                                      ; |datapath|RF:inst|RFC:inst7|inst5                                      ; out              ;
; |datapath|RF:inst|RFC:inst7|inst                                       ; |datapath|RF:inst|RFC:inst7|inst                                       ; regout           ;
; |datapath|RF:inst|RFC:inst7|inst6                                      ; |datapath|RF:inst|RFC:inst7|inst6                                      ; out              ;
; |datapath|RF:inst|RFC:inst7|21mux:inst1|5                              ; |datapath|RF:inst|RFC:inst7|21mux:inst1|5                              ; out0             ;
; |datapath|RF:inst|RFC:inst15|inst5                                     ; |datapath|RF:inst|RFC:inst15|inst5                                     ; out              ;
; |datapath|RF:inst|RFC:inst15|inst                                      ; |datapath|RF:inst|RFC:inst15|inst                                      ; regout           ;
; |datapath|RF:inst|RFC:inst14|inst5                                     ; |datapath|RF:inst|RFC:inst14|inst5                                     ; out              ;
; |datapath|RF:inst|RFC:inst14|inst                                      ; |datapath|RF:inst|RFC:inst14|inst                                      ; regout           ;
; |datapath|RF:inst|RFC:inst14|21mux:inst1|7                             ; |datapath|RF:inst|RFC:inst14|21mux:inst1|7                             ; out0             ;
; |datapath|RF:inst|RFC:inst12|inst                                      ; |datapath|RF:inst|RFC:inst12|inst                                      ; regout           ;
; |datapath|RF:inst|RFC:inst12|inst6                                     ; |datapath|RF:inst|RFC:inst12|inst6                                     ; out              ;
; |datapath|RF:inst|RFC:inst6|inst5                                      ; |datapath|RF:inst|RFC:inst6|inst5                                      ; out              ;
; |datapath|RF:inst|RFC:inst6|inst                                       ; |datapath|RF:inst|RFC:inst6|inst                                       ; regout           ;
; |datapath|RF:inst|RFC:inst6|21mux:inst1|7                              ; |datapath|RF:inst|RFC:inst6|21mux:inst1|7                              ; out0             ;
; |datapath|RF:inst|RFC:inst9|inst                                       ; |datapath|RF:inst|RFC:inst9|inst                                       ; regout           ;
; |datapath|RF:inst|RFC:inst9|21mux:inst1|7                              ; |datapath|RF:inst|RFC:inst9|21mux:inst1|7                              ; out0             ;
; |datapath|RF:inst|RFC:inst3|inst5                                      ; |datapath|RF:inst|RFC:inst3|inst5                                      ; out              ;
; |datapath|RF:inst|RFC:inst3|inst                                       ; |datapath|RF:inst|RFC:inst3|inst                                       ; regout           ;
; |datapath|RF:inst|RFC:inst3|21mux:inst1|7                              ; |datapath|RF:inst|RFC:inst3|21mux:inst1|7                              ; out0             ;
; |datapath|RF:inst|RFC:inst11|inst5                                     ; |datapath|RF:inst|RFC:inst11|inst5                                     ; out              ;
; |datapath|RF:inst|RFC:inst11|inst                                      ; |datapath|RF:inst|RFC:inst11|inst                                      ; regout           ;
; |datapath|RF:inst|RFC:inst11|21mux:inst1|7                             ; |datapath|RF:inst|RFC:inst11|21mux:inst1|7                             ; out0             ;
; |datapath|RF:inst|RFC:inst8|inst                                       ; |datapath|RF:inst|RFC:inst8|inst                                       ; regout           ;
; |datapath|RF:inst|RFC:inst8|21mux:inst1|7                              ; |datapath|RF:inst|RFC:inst8|21mux:inst1|7                              ; out0             ;
; |datapath|RF:inst|RFC:inst2|inst5                                      ; |datapath|RF:inst|RFC:inst2|inst5                                      ; out              ;
; |datapath|RF:inst|RFC:inst2|inst                                       ; |datapath|RF:inst|RFC:inst2|inst                                       ; regout           ;
; |datapath|RF:inst|RFC:inst2|21mux:inst1|7                              ; |datapath|RF:inst|RFC:inst2|21mux:inst1|7                              ; out0             ;
; |datapath|RF:inst|RFC:inst10|inst5                                     ; |datapath|RF:inst|RFC:inst10|inst5                                     ; out              ;
; |datapath|RF:inst|RFC:inst10|inst                                      ; |datapath|RF:inst|RFC:inst10|inst                                      ; regout           ;
; |datapath|RF:inst|RFC:inst10|21mux:inst1|7                             ; |datapath|RF:inst|RFC:inst10|21mux:inst1|7                             ; out0             ;
; |datapath|RF:inst|DECODER:inst19|inst1                                 ; |datapath|RF:inst|DECODER:inst19|inst1                                 ; out0             ;
; |datapath|RF:inst|DECODER:inst19|inst3                                 ; |datapath|RF:inst|DECODER:inst19|inst3                                 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|7 ; |datapath|ALU_4bits:inst1|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|7 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst|7    ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst8|21mux:inst|7    ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|7   ; |datapath|ALU_4bits:inst1|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|7   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|7  ; |datapath|ALU_4bits:inst1|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|7  ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|7   ; |datapath|ALU_4bits:inst1|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|7   ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|7 ; |datapath|ALU_4bits:inst1|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|7 ; out0             ;
; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|7 ; |datapath|ALU_4bits:inst1|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|7 ; out0             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 28 20:14:23 2024
Info: Command: quartus_sim --simulation_results_format=VWF datapath -c datapath
Info (324025): Using vector source file "C:/CE118/Lab05/LAB5_mach/Lab5_02/Lab4/datapath/datapath.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      77.15 %
Info (328052): Number of transitions in simulation is 2900
Info (324045): Vector file datapath.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4444 megabytes
    Info: Processing ended: Thu Nov 28 20:14:23 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


