
---------- Begin Simulation Statistics ----------
final_tick                                26214414375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    382                       # Simulator instruction rate (inst/s)
host_mem_usage                                9026972                       # Number of bytes of host memory used
host_op_rate                                      393                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19887.20                       # Real time elapsed on the host
host_tick_rate                                1128775                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7605375                       # Number of instructions simulated
sim_ops                                       7812905                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022448                       # Number of seconds simulated
sim_ticks                                 22448184375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.361451                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  272621                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               282915                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                472                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5418                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            287028                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4614                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5263                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              649                       # Number of indirect misses.
system.cpu.branchPred.lookups                  323383                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13504                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          804                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1958049                       # Number of instructions committed
system.cpu.committedOps                       1999673                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.172144                       # CPI: cycles per instruction
system.cpu.discardedOps                         13654                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1104312                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             97004                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           509717                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2067761                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315244                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      390                       # number of quiesce instructions executed
system.cpu.numCycles                          6211213                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       390                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1369918     68.51%     68.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1118      0.06%     68.56% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::MemRead                 100692      5.04%     73.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite                527945     26.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1999673                       # Class of committed instruction
system.cpu.quiesceCycles                     29705882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4143452                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          671                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        470338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              166635                       # Transaction distribution
system.membus.trans_dist::ReadResp             171007                       # Transaction distribution
system.membus.trans_dist::WriteReq              68594                       # Transaction distribution
system.membus.trans_dist::WriteResp             68594                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          397                       # Transaction distribution
system.membus.trans_dist::WriteClean               65                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3959                       # Transaction distribution
system.membus.trans_dist::ReadExReq               193                       # Transaction distribution
system.membus.trans_dist::ReadExResp              194                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3934                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           439                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       230703                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        230703                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       463304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       472418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       461406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       461406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 945417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       251712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       251712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        68352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9815                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        83447                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14764392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14764392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15099551                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            701299                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000987                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031397                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  700607     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     692      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              701299                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1118236882                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9166249                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            11171093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1762750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8568750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          984483404                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           20169000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2919434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       729859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3649293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       729859                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2919434                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3649293                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3649293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3649293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7298586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368273                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368273                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7276                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       872450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       909314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1059106                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9815                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13959172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14548996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16838591                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1769151375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.9                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          708                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   1466880960                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    853649000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2919434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4379151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5838869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13137454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5838869                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4379151                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10218020                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2919434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10218020                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10218020                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23355475                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2189576                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10218020                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2189576                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14597172                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4379151                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1505690                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5884841                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2189576                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14597172                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3695265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20482013                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       166191                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       166191                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        64512                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        64512                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        34872                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       417794                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       461406                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1115484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     13369348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14764392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       274480                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       274480    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       274480                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    591448875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    895443000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1966226188                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20436040                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26274909                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2012937138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43791515                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43852633                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87644148                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2010017703                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64288674                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26274909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2100581286                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22347780                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4755457                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11677737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    826200092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    154730019                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2919434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    995527283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    478787229                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    467109670                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    945896900                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11677737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1304987321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    621839689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2919434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1941424183                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       251776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       253504                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       251776                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       251776                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3934                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3961                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11215874                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        76977                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11292851                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11215874                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11215874                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11215874                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        76977                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11292851                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9895940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          38784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10674408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4158336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       154625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              166797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          462                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              64974                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29255462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    440834761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2189576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1505690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1727712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             475513201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1317167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20436040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    154730019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5838869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       729859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2189576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185241529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1317167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     49691502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    595564781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8028444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       729859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3695265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1727712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            660754730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     17419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    208564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467027250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              305239                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68679                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      166796                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      64974                       # Number of write requests accepted
system.mem_ctrls.readBursts                    166796                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    64974                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    372                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4081                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5348334675                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  832120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9716964675                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32136.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58386.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        90                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   155105                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60312                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                166793                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                64974                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  145225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    183                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    925.937097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.222899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.025476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          524      3.28%      3.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          460      2.88%      6.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          294      1.84%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          239      1.49%      9.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          273      1.71%     11.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          215      1.34%     12.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          303      1.89%     14.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          236      1.48%     15.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13449     84.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15993                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     862.590674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1552.956677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           136     70.47%     70.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.52%     70.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.52%     71.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      4.15%     75.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.52%     76.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.52%     76.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      1.04%     77.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           12      6.22%     83.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.52%     84.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           14      7.25%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      1.55%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            9      4.66%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      2.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     336.730570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    100.221232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    438.883052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             91     47.15%     47.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      6.74%     53.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15      7.77%     61.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      2.07%     63.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      1.04%     64.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.55%     66.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.55%     67.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.52%     68.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      1.04%     69.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      1.04%     70.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.52%     70.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.52%     71.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      1.04%     72.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.04%     73.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           51     26.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10651136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4159296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10674344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4158336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       474.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    475.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22448039375                       # Total gap between requests
system.mem_ctrls.avgGap                      96854.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655644                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9874628                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        38720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29206994.607999339700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 439885374.916874527931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2126853.521978879347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1505689.700127474265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1724861.100264372770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1405547.970959232654                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20436040.275528963655                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 154684403.067675709724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5838868.650151132606                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 729858.581268891576                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2189575.743806675076                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       154625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          462                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    587700775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9022451010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43185660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     35491765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28135465                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  39056765755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  36259652750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 361417250375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1479186250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22389842250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1656635125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57236.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58350.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56231.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     66965.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46504.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  84538454.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5058545.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6659368.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    722258.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  87460321.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   2157076.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18217392515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1214220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3017033860                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 780                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     47606000.320513                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    233221807.886445                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          390    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       903500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545335500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7648074250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18566340125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       946485                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           946485                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       946485                       # number of overall hits
system.cpu.icache.overall_hits::total          946485                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3934                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3934                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3934                       # number of overall misses
system.cpu.icache.overall_misses::total          3934                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    171450625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    171450625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    171450625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    171450625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       950419                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       950419                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       950419                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       950419                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004139                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004139                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004139                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004139                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43581.755211                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43581.755211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43581.755211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43581.755211                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3934                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3934                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3934                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3934                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    165353000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    165353000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    165353000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    165353000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004139                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004139                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004139                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004139                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42031.774276                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42031.774276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42031.774276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42031.774276                       # average overall mshr miss latency
system.cpu.icache.replacements                   3726                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       946485                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          946485                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3934                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3934                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    171450625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    171450625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       950419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       950419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43581.755211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43581.755211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3934                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3934                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    165353000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    165353000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42031.774276                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42031.774276                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           464.238359                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1502692                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3726                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            403.298980                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   464.238359                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.906716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.906716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1904771                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1904771                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       164585                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           164585                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       164585                       # number of overall hits
system.cpu.dcache.overall_hits::total          164585                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          806                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            806                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          806                       # number of overall misses
system.cpu.dcache.overall_misses::total           806                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     63615375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     63615375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     63615375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     63615375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       165391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       165391                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       165391                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       165391                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004873                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004873                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004873                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004873                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78927.264268                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78927.264268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78927.264268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78927.264268                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          397                       # number of writebacks
system.cpu.dcache.writebacks::total               397                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          174                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          174                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          632                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          632                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          632                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          632                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4526                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4526                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     49222125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     49222125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     49222125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     49222125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9654375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9654375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003821                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003821                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003821                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003821                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77883.109177                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77883.109177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77883.109177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77883.109177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2133.092134                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2133.092134                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    630                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       102704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          102704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37769000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37769000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       103174                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       103174                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80359.574468                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80359.574468                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          439                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          439                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          444                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          444                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     34602125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34602125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9654375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9654375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78820.330296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78820.330296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21744.087838                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21744.087838                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        61881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          61881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     25846375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25846375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        62217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        62217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76923.735119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76923.735119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4082                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4082                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14620000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14620000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75751.295337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75751.295337                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       230703                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       230703                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2407062125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2407062125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10433.596984                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10433.596984                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        47424                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        47424                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       183279                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       183279                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2328101757                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2328101757                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12702.501416                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12702.501416                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           464.489796                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               14075                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               695                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.251799                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   464.489796                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.907207                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.907207                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2507821                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2507821                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26214414375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26214691250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    382                       # Simulator instruction rate (inst/s)
host_mem_usage                                9026972                       # Number of bytes of host memory used
host_op_rate                                      393                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19887.30                       # Real time elapsed on the host
host_tick_rate                                1128784                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7605384                       # Number of instructions simulated
sim_ops                                       7812920                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022448                       # Number of seconds simulated
sim_ticks                                 22448461250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.360796                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  272623                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               282919                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                473                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5420                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            287028                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4614                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5263                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              649                       # Number of indirect misses.
system.cpu.branchPred.lookups                  323390                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13507                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          804                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1958058                       # Number of instructions committed
system.cpu.committedOps                       1999688                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.172355                       # CPI: cycles per instruction
system.cpu.discardedOps                         13661                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1104331                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             97004                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           509720                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2068142                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315223                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      390                       # number of quiesce instructions executed
system.cpu.numCycles                          6211656                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       390                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1369926     68.51%     68.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1118      0.06%     68.56% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::MemRead                 100698      5.04%     73.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite                527945     26.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1999688                       # Class of committed instruction
system.cpu.quiesceCycles                     29705882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4143514                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          672                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4447                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        470347                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              166635                       # Transaction distribution
system.membus.trans_dist::ReadResp             171012                       # Transaction distribution
system.membus.trans_dist::WriteReq              68594                       # Transaction distribution
system.membus.trans_dist::WriteResp             68594                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          398                       # Transaction distribution
system.membus.trans_dist::WriteClean               65                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3963                       # Transaction distribution
system.membus.trans_dist::ReadExReq               193                       # Transaction distribution
system.membus.trans_dist::ReadExResp              194                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3936                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           441                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       230703                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        230703                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       463310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       472424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       461406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       461406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 945431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       251904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       251904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        68544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9815                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        83639                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14764392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14764392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15099935                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            701303                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000987                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031397                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  700611     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     692      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              701303                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1118246882                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9166249                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            11178468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1762750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8580250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          984483404                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           20184000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2919398                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       729850                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3649248                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       729850                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2919398                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3649248                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3649248                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3649248                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7298496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368273                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368273                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7276                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       872450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       909314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1059106                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9815                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13959172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14548996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16838591                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1769151375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.9                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          708                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   1466880960                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    853649000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2919398                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4379097                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5838797                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13137292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5838797                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4379097                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10217894                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2919398                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10217894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10217894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23355187                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2189549                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10217894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2189549                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14596992                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4379097                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1505671                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5884769                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2189549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14596992                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3695220                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20481760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       166191                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       166191                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        64512                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        64512                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        34872                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       417794                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       461406                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1115484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     13369348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14764392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       274480                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       274480    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       274480                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    591448875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    895443000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1966201937                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20435788                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26274585                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2012912310                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43790975                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43852093                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87643067                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2009992912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64287881                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26274585                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2100555378                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22347780                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4755457                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11677593                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    826189902                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    154728111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2919398                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    995515004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    478781324                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    467103909                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    945885233                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11677593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1304971226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    621832020                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2919398                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1941400237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       251904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       253632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       251904                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       251904                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3936                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3963                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11221437                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        76976                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11298414                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11221437                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11221437                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11221437                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        76976                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11298414                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9895940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          38912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10674536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4158400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       154625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              166799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          463                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              64975                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29255101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    440829324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2189549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1505671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1733393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             475513038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1320001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20435788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    154728111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5838797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       729850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2189549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185242095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1320001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     49690889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    595557435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8028345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       729850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3695220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1733393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            660755133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     17419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    208564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467027250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              305244                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68679                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      166798                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      64975                       # Number of write requests accepted
system.mem_ctrls.readBursts                    166798                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    64975                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    372                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4081                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5348334675                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  832130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9717017175                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32136.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58386.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        90                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   155107                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60312                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                166795                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                64975                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  145225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    183                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    925.937097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.222899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.025476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          524      3.28%      3.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          460      2.88%      6.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          294      1.84%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          239      1.49%      9.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          273      1.71%     11.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          215      1.34%     12.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          303      1.89%     14.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          236      1.48%     15.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13449     84.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15993                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     862.590674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1552.956677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           136     70.47%     70.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.52%     70.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.52%     71.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      4.15%     75.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.52%     76.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.52%     76.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      1.04%     77.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           12      6.22%     83.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.52%     84.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           14      7.25%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      1.55%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            9      4.66%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      2.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     336.730570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    100.221232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    438.883052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             91     47.15%     47.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      6.74%     53.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15      7.77%     61.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      2.07%     63.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      1.04%     64.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.55%     66.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.55%     67.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.52%     68.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      1.04%     69.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      1.04%     70.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.52%     70.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.52%     71.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      1.04%     72.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.04%     73.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           51     26.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10651264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4159296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10674472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4158400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       474.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    475.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22448348125                       # Total gap between requests
system.mem_ctrls.avgGap                      96854.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655644                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9874628                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        38848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29206634.374549839646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 439879949.455332934856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2126827.289776932914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1505671.129240539856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1730541.775998121127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1405530.635201109806                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20435788.221341896802                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 154682495.220023155212                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5838796.634669113904                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 729849.579333639238                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2189548.738000917714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       154625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          607                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          463                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    587700775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9022451010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43185660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     35491765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28187965                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  39056765755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  36259652750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 361417250375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1479186250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22389842250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1656635125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57236.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58350.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56231.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     66965.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46438.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  84355865.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5058545.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6659368.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    722258.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  87460321.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   2157076.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18217392515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1214220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3017310735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 780                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     47606000.320513                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    233221807.886445                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          390    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       903500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545335500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7648351125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18566340125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       946497                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           946497                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       946497                       # number of overall hits
system.cpu.icache.overall_hits::total          946497                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3936                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3936                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3936                       # number of overall misses
system.cpu.icache.overall_misses::total          3936                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    171581875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    171581875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    171581875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    171581875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       950433                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       950433                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       950433                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       950433                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004141                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004141                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004141                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004141                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43592.956047                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43592.956047                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43592.956047                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43592.956047                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3936                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3936                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3936                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3936                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    165479125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    165479125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    165479125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    165479125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004141                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004141                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004141                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004141                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42042.460620                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42042.460620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42042.460620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42042.460620                       # average overall mshr miss latency
system.cpu.icache.replacements                   3729                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       946497                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          946497                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3936                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3936                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    171581875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    171581875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       950433                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       950433                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43592.956047                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43592.956047                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3936                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3936                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    165479125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    165479125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42042.460620                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42042.460620                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           464.238369                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2565526                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4194                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            611.713400                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   464.238369                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.906716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.906716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1904802                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1904802                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       164589                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           164589                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       164589                       # number of overall hits
system.cpu.dcache.overall_hits::total          164589                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            808                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          808                       # number of overall misses
system.cpu.dcache.overall_misses::total           808                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     63735375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     63735375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     63735375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     63735375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       165397                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       165397                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       165397                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       165397                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004885                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004885                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004885                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004885                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78880.414604                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78880.414604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78880.414604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78880.414604                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          398                       # number of writebacks
system.cpu.dcache.writebacks::total               398                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          174                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          174                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4526                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4526                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     49339375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     49339375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     49339375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     49339375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9654375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9654375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003833                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003833                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003833                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003833                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77822.358044                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77822.358044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77822.358044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77822.358044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2133.092134                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2133.092134                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    632                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       102708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          102708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          472                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           472                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37889000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37889000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       103180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       103180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80273.305085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80273.305085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          444                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          444                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     34719375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34719375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9654375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9654375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004274                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004274                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78728.741497                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78728.741497                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21744.087838                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21744.087838                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        61881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          61881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     25846375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25846375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        62217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        62217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76923.735119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76923.735119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4082                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4082                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14620000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14620000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75751.295337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75751.295337                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       230703                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       230703                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2407062125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2407062125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10433.596984                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10433.596984                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        47424                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        47424                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       183279                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       183279                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2328101757                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2328101757                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12702.501416                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12702.501416                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           464.489617                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              169432                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1147                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.717524                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   464.489617                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.907206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.907206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2507847                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2507847                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26214691250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
