
---------- Begin Simulation Statistics ----------
final_tick                               517447484500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63089                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702636                       # Number of bytes of host memory used
host_op_rate                                    63299                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9708.94                       # Real time elapsed on the host
host_tick_rate                               53295989                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612529106                       # Number of instructions simulated
sim_ops                                     614566678                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.517447                       # Number of seconds simulated
sim_ticks                                517447484500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.825545                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77994778                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89829298                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7225941                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121733526                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10790410                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11046810                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          256400                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155923880                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1060647                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018199                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5028267                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143198234                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15729195                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058462                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34591273                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580266843                       # Number of instructions committed
system.cpu0.commit.committedOps             581286323                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    944593022                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.615383                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.380638                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    665676149     70.47%     70.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    166288628     17.60%     88.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38139867      4.04%     92.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37319525      3.95%     96.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12830356      1.36%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4157346      0.44%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2346020      0.25%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2105936      0.22%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15729195      1.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    944593022                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887121                       # Number of function calls committed.
system.cpu0.commit.int_insts                561268954                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179948478                       # Number of loads committed
system.cpu0.commit.membars                    2037578                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037584      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322216479     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180966669     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70910700     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581286323                       # Class of committed instruction
system.cpu0.commit.refs                     251877397                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580266843                       # Number of Instructions Simulated
system.cpu0.committedOps                    581286323                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.766965                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.766965                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            166631425                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2204161                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77034508                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             629581240                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               349588369                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                428133960                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5032686                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7662259                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3001650                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155923880                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                101998501                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    603759656                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2512883                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          142                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     642943221                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14460728                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.152075                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         341397876                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88785188                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.627071                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         952388090                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.676156                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.929221                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               505003193     53.02%     53.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               328335634     34.47%     87.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61484327      6.46%     93.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44046058      4.62%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10395532      1.09%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1842765      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  259804      0.03%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     424      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020353      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           952388090                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       72923215                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5147328                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147499249                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.594117                       # Inst execution rate
system.cpu0.iew.exec_refs                   268281037                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74511929                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              141216438                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            193916590                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021091                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3203051                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75271960                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          615861864                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193769108                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4736485                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            609154409                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1004607                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2136542                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5032686                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4211910                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        54331                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8950914                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33040                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4637                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2421767                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13968112                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3343041                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4637                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       870135                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4277193                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                274315662                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603359426                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840698                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230616643                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.588465                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603406111                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743345296                       # number of integer regfile reads
system.cpu0.int_regfile_writes              385893540                       # number of integer regfile writes
system.cpu0.ipc                              0.565942                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.565942                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038433      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            336491578     54.81%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213081      0.69%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018049      0.17%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196346770     31.98%     87.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73782931     12.02%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             613890894                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1160050                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001890                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 170340     14.68%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                882426     76.07%     90.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               107276      9.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             613012455                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2181394946                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603359374                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        650441341                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 612803023                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                613890894                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058841                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34575538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            65126                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           379                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12123760                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    952388090                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.644581                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.856798                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          524372342     55.06%     55.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          287400432     30.18%     85.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          102443299     10.76%     95.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32463997      3.41%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4963086      0.52%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             297814      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             315495      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              75511      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              56114      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      952388090                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.598736                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9824923                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2284835                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           193916590                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75271960                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    875                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1025311305                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9583694                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              153066600                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370561808                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6605150                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               354718337                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3189367                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10775                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            765126148                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             626070071                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          402273551                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                425407052                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4118316                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5032686                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14083772                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31711739                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       765126104                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         79643                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2778                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13705971                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2769                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1544730542                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1239558082                       # The number of ROB writes
system.cpu0.timesIdled                       11134119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  842                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.416012                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4323737                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5810224                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           780756                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7461594                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            257487                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         397592                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          140105                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8417144                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3230                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           465442                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095370                       # Number of branches committed
system.cpu1.commit.bw_lim_events               619646                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054411                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3314772                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262263                       # Number of instructions committed
system.cpu1.commit.committedOps              33280355                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    181689806                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183171                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.819483                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    167155921     92.00%     92.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7429861      4.09%     96.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2625033      1.44%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2192508      1.21%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       429030      0.24%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       184315      0.10%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       946403      0.52%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       107089      0.06%     99.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       619646      0.34%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    181689806                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320774                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047056                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248489                       # Number of loads committed
system.cpu1.commit.membars                    2035964                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035964      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082088     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266415     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895750      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280355                       # Class of committed instruction
system.cpu1.commit.refs                      12162177                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262263                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280355                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.662081                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.662081                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            160393871                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               317305                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4182301                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              38738088                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6183112                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13372672                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                465611                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               570067                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1989459                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8417144                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6181483                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    175073014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               119854                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      39351716                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1561850                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046078                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6550785                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4581224                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.215423                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         182404725                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.221322                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.657736                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               157850182     86.54%     86.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14647781      8.03%     94.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5483645      3.01%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3334190      1.83%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  822549      0.45%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  136418      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  129731      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     220      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           182404725                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         266835                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              485300                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7552076                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.193020                       # Inst execution rate
system.cpu1.iew.exec_refs                    12761139                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943726                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              139330421                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9908330                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018541                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           810431                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2977405                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36588997                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9817413                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           628258                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35259231                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                787324                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1740088                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                465611                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3731758                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        10765                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          137193                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4774                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          104                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          198                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       659841                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        63717                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           104                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        86288                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        399012                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19999901                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35065035                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.872307                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17446044                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.191957                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35071079                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43428426                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23744499                       # number of integer regfile writes
system.cpu1.ipc                              0.176613                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.176613                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036060      5.67%      5.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21016164     58.56%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10901873     30.38%     94.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1933250      5.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              35887489                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1000060                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027867                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 133043     13.30%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                796464     79.64%     92.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                70549      7.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              34851473                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         255224574                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35065023                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39897705                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33534398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 35887489                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054599                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3308641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            44839                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           188                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1410451                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    182404725                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.196746                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.631343                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          159310251     87.34%     87.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15854248      8.69%     96.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4092292      2.24%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1478582      0.81%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1273340      0.70%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             144523      0.08%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             189113      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              36750      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25626      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      182404725                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.196459                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6169822                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          545224                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9908330                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2977405                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     96                       # number of misc regfile reads
system.cpu1.numCycles                       182671560                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   852205985                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              150052107                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412336                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6652667                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7361543                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1407816                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3918                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47203387                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38250518                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26303905                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13674430                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2497712                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                465611                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10824384                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3891569                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47203375                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26650                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               592                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13236837                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           592                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   217665092                       # The number of ROB reads
system.cpu1.rob.rob_writes                   73906026                       # The number of ROB writes
system.cpu1.timesIdled                           4363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2847593                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               433688                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3400630                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                207                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                145731                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3933354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7823495                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       181695                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        62138                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25011664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1951006                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     49997830                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2013144                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2706783                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1622975                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2267036                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              320                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            241                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1225962                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1225958                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2706783                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           174                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11756232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11756232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    355565824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               355565824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              510                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3933480                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3933480    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3933480                       # Request fanout histogram
system.membus.respLayer1.occupancy        20497759862                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         15401631368                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   517447484500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   517447484500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    684550071.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   933554455.280392                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        78500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2576136000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   512655634000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4791850500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88174786                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88174786                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88174786                       # number of overall hits
system.cpu0.icache.overall_hits::total       88174786                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13823715                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13823715                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13823715                       # number of overall misses
system.cpu0.icache.overall_misses::total     13823715                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 180048016993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 180048016993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 180048016993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 180048016993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    101998501                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    101998501                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    101998501                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    101998501                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.135529                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.135529                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.135529                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.135529                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13024.575304                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13024.575304                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13024.575304                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13024.575304                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2151                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.736842                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12808224                       # number of writebacks
system.cpu0.icache.writebacks::total         12808224                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1015457                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1015457                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1015457                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1015457                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12808258                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12808258                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12808258                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12808258                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157929197493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157929197493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157929197493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157929197493                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125573                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125573                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125573                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125573                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12330.263608                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12330.263608                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12330.263608                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12330.263608                       # average overall mshr miss latency
system.cpu0.icache.replacements              12808224                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88174786                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88174786                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13823715                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13823715                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 180048016993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 180048016993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    101998501                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    101998501                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.135529                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.135529                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13024.575304                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13024.575304                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1015457                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1015457                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12808258                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12808258                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157929197493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157929197493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125573                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125573                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12330.263608                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12330.263608                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999908                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          100981556                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12808225                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.884118                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999908                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        216805259                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       216805259                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237821297                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237821297                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237821297                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237821297                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15249821                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15249821                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15249821                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15249821                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 398446540695                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 398446540695                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 398446540695                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 398446540695                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253071118                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253071118                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253071118                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253071118                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060259                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060259                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060259                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060259                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26127.948695                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26127.948695                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26127.948695                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26127.948695                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2555273                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       116126                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            61798                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1336                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.348798                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.920659                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11139544                       # number of writebacks
system.cpu0.dcache.writebacks::total         11139544                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4503455                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4503455                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4503455                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4503455                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10746366                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10746366                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10746366                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10746366                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 205997474660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 205997474660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 205997474660                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 205997474660                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042464                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042464                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042464                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042464                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19169.035808                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19169.035808                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19169.035808                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19169.035808                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11139544                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    170369493                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      170369493                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11792743                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11792743                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 272107485000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 272107485000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182162236                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182162236                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064738                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064738                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23074.146956                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23074.146956                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2377268                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2377268                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9415475                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9415475                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 156516416500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 156516416500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051687                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051687                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16623.316030                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16623.316030                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67451804                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67451804                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3457078                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3457078                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 126339055695                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 126339055695                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70908882                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70908882                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048754                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048754                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36545.040550                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36545.040550                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2126187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2126187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1330891                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1330891                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  49481058160                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  49481058160                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018769                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018769                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37178.896063                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37178.896063                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1493                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1493                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          397                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          397                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      4160500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4160500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.210053                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.210053                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10479.848866                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10479.848866                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          385                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          385                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       805500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       805500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006349                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006349                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1694                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1694                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       721500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       721500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.077844                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.077844                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5045.454545                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5045.454545                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       578500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       578500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.077844                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.077844                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4045.454545                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4045.454545                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612200                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612200                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405999                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405999                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31380277000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31380277000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018199                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018199                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398742                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398742                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77291.513033                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77291.513033                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405999                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405999                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30974278000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30974278000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398742                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398742                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76291.513033                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76291.513033                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.965629                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249589160                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11152138                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.380387                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.965629                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998926                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998926                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        519338258                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       519338258                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12775186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10181966                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2819                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              286070                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23246041                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12775186                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10181966                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2819                       # number of overall hits
system.l2.overall_hits::.cpu1.data             286070                       # number of overall hits
system.l2.overall_hits::total                23246041                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             33069                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            955904                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2179                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            747524                       # number of demand (read+write) misses
system.l2.demand_misses::total                1738676                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            33069                       # number of overall misses
system.l2.overall_misses::.cpu0.data           955904                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2179                       # number of overall misses
system.l2.overall_misses::.cpu1.data           747524                       # number of overall misses
system.l2.overall_misses::total               1738676                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3018781496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  92436331900                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    202666000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  75135314481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     170793093877                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3018781496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  92436331900                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    202666000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  75135314481                       # number of overall miss cycles
system.l2.overall_miss_latency::total    170793093877                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12808255                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11137870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1033594                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24984717                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12808255                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11137870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1033594                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24984717                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.085825                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.435974                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.723228                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069590                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.085825                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.435974                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.723228                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069590                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91287.353594                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96700.434249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93008.719596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100512.243729                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98231.696922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91287.353594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96700.434249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93008.719596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100512.243729                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98231.696922                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              38366                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       829                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      46.279855                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1641426                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1622976                       # number of writebacks
system.l2.writebacks::total                   1622976                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            138                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          85891                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          33531                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              119627                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           138                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         85891                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         33531                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             119627                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        32931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       870013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       713993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1619049                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        32931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       870013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       713993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2360536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3979585                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2680352996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  77680999414                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    178439500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  65217567486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 145757359396                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2680352996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  77680999414                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    178439500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  65217567486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 197178824296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 342936183692                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.078113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.422569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.690787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064802                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.078113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.422569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.690787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159281                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81393.003431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89287.170897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84488.399621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91342.026443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90026.527545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81393.003431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89287.170897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84488.399621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91342.026443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83531.377745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86173.855739                       # average overall mshr miss latency
system.l2.replacements                        5850044                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2615591                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2615591                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2615591                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2615591                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22288765                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22288765                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22288765                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22288765                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2360536                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2360536                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 197178824296                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 197178824296                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83531.377745                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83531.377745                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 45                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       422000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       121000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       543000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.852941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14551.724138                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7562.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12066.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       584500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       307000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       891500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.852941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.615385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20155.172414                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19187.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19811.111111                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        84000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       165000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20625                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1045283                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           128189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1173472                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         677562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         606807                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1284369                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  65997323462                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  60053334993                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  126050658455                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1722845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2457841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.393281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.825592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.522560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97404.109826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98966.121012                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98142.090361                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        42398                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17424                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            59822                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       635164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       589383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1224547                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  56234329468                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  52573326996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 108807656464                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.368672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.801886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.498221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88535.133395                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89200.616570                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88855.435083                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12775186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12778005                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        33069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2179                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            35248                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3018781496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    202666000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3221447496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12808255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12813253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.435974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91287.353594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93008.719596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91393.766909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          138                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           205                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        32931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        35043                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2680352996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    178439500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2858792496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.422569                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81393.003431                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84488.399621                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81579.559284                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9136683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       157881                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9294564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       278342                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       140717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          419059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  26439008438                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15081979488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  41520987926                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9415025                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       298598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9713623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.471259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043141                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94987.491783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107179.512696                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99081.484769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        43493                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16107                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        59600                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       234849                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       124610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       359459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  21446669946                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  12644240490                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34090910436                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024944                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.417317                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91321.103969                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101470.511917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94839.496121                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          317                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               329                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          222                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             232                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4030998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       313500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4344498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          539                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           561                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.411874                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.454545                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.413547                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18157.648649                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        31350                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18726.284483                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           55                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           60                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          167                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          172                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3297496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        94500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3391996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.309833                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.227273                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.306595                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19745.485030                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18900                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19720.906977                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999839                       # Cycle average of tags in use
system.l2.tags.total_refs                    52083396                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5850431                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.902489                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.877995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.813438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.807071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.013696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.649465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.838175                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.404344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.075210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.168860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.025773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.325596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 404968151                       # Number of tag accesses
system.l2.tags.data_accesses                404968151                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2107520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55765632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        135168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      45726464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    147960640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          251695424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2107520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       135168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2242688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103870400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103870400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          32930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         871338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         714476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2311885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3932741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1622975                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1622975                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4072916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        107770612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           261221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88369285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    285943297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             486417330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4072916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       261221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4334136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      200736119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            200736119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      200736119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4072916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       107770612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          261221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88369285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    285943297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            687153450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1618669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     32930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    854138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    699996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2300935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003830943750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        98861                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        98862                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7947412                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1524503                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3932741                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1622975                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3932741                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1622975                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  42630                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4306                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            172562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            175021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            190227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            254322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            288054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            310003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            351365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            338342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            295357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            254486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           299651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           202212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           204031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           186915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           185175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           182388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            141440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            142746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            169485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            161300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            134532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           105816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            86156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70122                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 130346465927                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19450555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            203286047177                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33507.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52257.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2884131                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1032404                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3932741                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1622975                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  942982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1028169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  628540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  398761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  171006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  138597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  116392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  100638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   84599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   69063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  56191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  64063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  36437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  10033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   7212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  89904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  98591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 106940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 109236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 110064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 111618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 102023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 101787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1592209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.427252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.207715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.122280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       532625     33.45%     33.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       615657     38.67%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       168205     10.56%     82.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        89000      5.59%     88.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54290      3.41%     91.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28153      1.77%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16876      1.06%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12095      0.76%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        75308      4.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1592209                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        98862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.348900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.741499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.315309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        98857     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         98862                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        98861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.372837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.347444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.960470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83204     84.16%     84.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2377      2.40%     86.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8273      8.37%     94.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3218      3.26%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1167      1.18%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              327      0.33%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              177      0.18%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               66      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               31      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         98861                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              248967104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2728320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103593152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               251695424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103870400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       481.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       200.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    486.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  517447466500                       # Total gap between requests
system.mem_ctrls.avgGap                      93137.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2107520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     54664832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       135168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     44799744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    147259840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103593152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4072915.731799252797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 105643246.198832377791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 261220.711374431266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86578339.526163071394                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 284588957.162086665630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 200200320.038467586040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        32930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       871338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       714476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2311885                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1622975                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1312504202                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41643883541                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     89804131                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35627381406                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 124612473897                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12302727104251                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39857.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47793.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42520.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49865.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53900.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7580355.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5644034340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2999860215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12924935100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3858028920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40846515840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      86135860650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     126164372640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       278573607705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.361121                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 327097977117                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17278560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 173070947383                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5724409320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3042572940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14850457440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4591256220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40846515840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     131983598040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      87555751680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       288594561480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.727248                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 226225470790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17278560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 273943453710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5256938395.061728                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   24779726544.529812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     97.53%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 194189792000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    91635474500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 425812010000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6176016                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6176016                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6176016                       # number of overall hits
system.cpu1.icache.overall_hits::total        6176016                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5467                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5467                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5467                       # number of overall misses
system.cpu1.icache.overall_misses::total         5467                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    267264000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    267264000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    267264000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    267264000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6181483                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6181483                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6181483                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6181483                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000884                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000884                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000884                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000884                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 48886.775197                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48886.775197                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 48886.775197                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48886.775197                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4966                       # number of writebacks
system.cpu1.icache.writebacks::total             4966                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          469                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          469                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          469                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          469                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4998                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4998                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4998                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4998                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    241808500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    241808500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    241808500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    241808500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000809                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000809                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000809                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000809                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 48381.052421                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48381.052421                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 48381.052421                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48381.052421                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4966                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6176016                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6176016                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5467                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5467                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    267264000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    267264000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6181483                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6181483                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000884                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000884                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 48886.775197                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48886.775197                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          469                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          469                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4998                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4998                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    241808500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    241808500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000809                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000809                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 48381.052421                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48381.052421                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.790028                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6062036                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4966                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1220.708014                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        299749000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.790028                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.993438                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993438                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12367964                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12367964                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9425186                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9425186                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9425186                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9425186                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2112990                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2112990                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2112990                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2112990                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 142287431409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 142287431409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 142287431409                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 142287431409                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11538176                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11538176                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11538176                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11538176                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.183130                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.183130                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.183130                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.183130                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67339.377569                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67339.377569                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67339.377569                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67339.377569                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       588148                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        73218                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            12066                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            638                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.744240                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   114.761755                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1032491                       # number of writebacks
system.cpu1.dcache.writebacks::total          1032491                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1492429                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1492429                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1492429                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1492429                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       620561                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       620561                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       620561                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       620561                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  45674453439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  45674453439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  45674453439                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  45674453439                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053783                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053783                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053783                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053783                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73601.875463                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73601.875463                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73601.875463                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73601.875463                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1032491                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8456212                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8456212                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1186627                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1186627                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  74398565500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  74398565500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9642839                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9642839                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.123058                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.123058                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62697.516153                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62697.516153                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       887819                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       887819                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       298808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       298808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17393604000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17393604000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030988                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030988                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 58209.967605                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 58209.967605                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       968974                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        968974                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       926363                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       926363                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  67888865909                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  67888865909                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895337                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895337                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.488759                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.488759                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73285.381550                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73285.381550                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       604610                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       604610                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321753                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321753                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28280849439                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28280849439                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169760                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169760                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87896.148409                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87896.148409                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6020500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6020500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.323661                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.323661                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41520.689655                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41520.689655                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2642000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2642000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098214                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098214                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 60045.454545                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60045.454545                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          103                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       534000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       534000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          423                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          423                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.243499                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.243499                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5184.466019                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5184.466019                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          103                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          103                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       432000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       432000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.243499                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.243499                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4194.174757                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4194.174757                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592158                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592158                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425768                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425768                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  34964386500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  34964386500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418270                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418270                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82120.747684                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82120.747684                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425768                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425768                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34538618500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34538618500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418270                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418270                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81120.747684                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81120.747684                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.727397                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11062567                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1046223                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.573814                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        299760500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.727397                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26160196                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26160196                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 517447484500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22527590                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4238567                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22369625                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4227068                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3477252                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             333                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           245                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            578                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2483523                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2483523                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12813256                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9714335                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          561                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          561                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38424736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33430517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3112611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              74982826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1639454592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1425754624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       637696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132229184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3198076096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9354207                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105560384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         34339740                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066488                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.256295                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               32118710     93.53%     93.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2158884      6.29%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  62143      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34339740                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49984307145                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16729006766                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19233875933                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1570267399                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7534924                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               579728740000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 319147                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707488                       # Number of bytes of host memory used
host_op_rate                                   320150                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2247.16                       # Real time elapsed on the host
host_tick_rate                               27715590                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717173414                       # Number of instructions simulated
sim_ops                                     719427967                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.062281                       # Number of seconds simulated
sim_ticks                                 62281255500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.635098                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13643328                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14266026                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2602219                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         24698542                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34326                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          51851                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17525                       # Number of indirect misses.
system.cpu0.branchPred.lookups               26421982                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11598                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2200954                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11649800                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2619102                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         253116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       40449126                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53344894                       # Number of instructions committed
system.cpu0.commit.committedOps              53466965                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    106620457                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.501470                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.501814                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     86313158     80.95%     80.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11361009     10.66%     91.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2819294      2.64%     94.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1485210      1.39%     95.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       699077      0.66%     96.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       326643      0.31%     96.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       349349      0.33%     96.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       647615      0.61%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2619102      2.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    106620457                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70221                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52616808                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13299647                       # Number of loads committed
system.cpu0.commit.membars                     183963                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184647      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38206169     71.46%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7000      0.01%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13304280     24.88%     96.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1759725      3.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53466965                       # Class of committed instruction
system.cpu0.commit.refs                      15064888                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53344894                       # Number of Instructions Simulated
system.cpu0.committedOps                     53466965                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.284967                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.284967                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             43586294                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               403951                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12010615                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             104366583                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12401744                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 53651951                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2202769                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1233221                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1895862                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   26421982                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7012527                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    100748840                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               136073                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          804                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     117386022                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 235                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5208068                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.216767                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10384707                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13677654                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.963038                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         113738620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.037390                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.058908                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                42953886     37.77%     37.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                37636602     33.09%     70.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21732639     19.11%     89.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10103947      8.88%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  455654      0.40%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  560920      0.49%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  191583      0.17%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26227      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   77162      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           113738620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2820                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2043                       # number of floating regfile writes
system.cpu0.idleCycles                        8152723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2429543                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17678412                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.680461                       # Inst execution rate
system.cpu0.iew.exec_refs                    23579614                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1964515                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               13490423                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             23323158                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            118360                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1149435                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2183583                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           93849203                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21615099                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2626970                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             82942268                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                113055                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4764753                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2202769                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4953687                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       164320                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           31891                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          299                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          288                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     10023511                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       418342                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           288                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       874384                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1555159                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 58175998                       # num instructions consuming a value
system.cpu0.iew.wb_count                     79826077                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826896                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 48105473                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.654895                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      80339235                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               106732245                       # number of integer regfile reads
system.cpu0.int_regfile_writes               60630169                       # number of integer regfile writes
system.cpu0.ipc                              0.437643                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.437643                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           186272      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             60732110     70.97%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7195      0.01%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1954      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1378      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22656736     26.48%     97.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1981645      2.32%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            604      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              85569238                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3345                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6671                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3297                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3452                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     380659                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004449                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 226536     59.51%     59.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   214      0.06%     59.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     32      0.01%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     59.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                138664     36.43%     96.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15194      3.99%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              85760280                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         285372919                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     79822780                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        134228255                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  93476434                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 85569238                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             372769                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       40382240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           121835                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        119653                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16208908                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    113738620                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.752332                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.177146                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           67464648     59.32%     59.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24465094     21.51%     80.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11645575     10.24%     91.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5416772      4.76%     95.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3262878      2.87%     98.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             758238      0.67%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             422140      0.37%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             239064      0.21%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              64211      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      113738620                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.702012                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           246572                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           17066                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            23323158                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2183583                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5136                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       121891343                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2671170                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               24990528                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39971649                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                701181                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14947043                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11020568                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               368466                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            129778558                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             100024623                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           75334589                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52525958                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                402344                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2202769                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12645981                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                35362944                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2910                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       129775648                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6426341                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            111876                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4135197                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        111890                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   197899350                       # The number of ROB reads
system.cpu0.rob.rob_writes                  194963614                       # The number of ROB writes
system.cpu0.timesIdled                         110675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1591                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.311961                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13464352                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13695538                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2579451                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         24082162                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             14574                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17409                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2835                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25708980                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1480                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4397                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2197876                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11238011                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2393717                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         196511                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       41154783                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51299414                       # Number of instructions committed
system.cpu1.commit.committedOps              51394324                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    101323251                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.507231                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.490205                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     81244861     80.18%     80.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11438417     11.29%     91.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2805651      2.77%     94.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1455980      1.44%     95.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       669252      0.66%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       352237      0.35%     96.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       353216      0.35%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       609920      0.60%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2393717      2.36%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    101323251                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22645                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50598524                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12778571                       # Number of loads committed
system.cpu1.commit.membars                     143416                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143416      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37045226     72.08%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12782968     24.87%     97.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1422083      2.77%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51394324                       # Class of committed instruction
system.cpu1.commit.refs                      14205051                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51299414                       # Number of Instructions Simulated
system.cpu1.committedOps                     51394324                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.149949                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.149949                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             40491998                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               383474                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11956444                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103005066                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10552512                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53423744                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2198705                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1212852                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1846042                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25708980                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6854814                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     97643940                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               106915                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     115492790                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5160560                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.233101                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8288781                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13478926                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.047163                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         108513001                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.067830                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.041770                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                38527161     35.50%     35.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                37384522     34.45%     69.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21476613     19.79%     89.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9981441      9.20%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  420881      0.39%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  542055      0.50%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  113074      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   18918      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   48336      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           108513001                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1778122                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2432991                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17325078                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.737383                       # Inst execution rate
system.cpu1.iew.exec_refs                    22727366                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1656508                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               13776155                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22808004                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             79347                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1104790                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1960970                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           92490615                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21070858                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2649703                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             81326759                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                112464                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3922742                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2198705                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4114341                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       139506                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           22443                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10029433                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       534490                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            68                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       896655                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1536336                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 57080742                       # num instructions consuming a value
system.cpu1.iew.wb_count                     78304147                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825296                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 47108531                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.709977                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      78845921                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               104595456                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59798822                       # number of integer regfile writes
system.cpu1.ipc                              0.465127                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.465127                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144193      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             60072089     71.53%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 320      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            22096992     26.31%     98.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1662514      1.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              83976462                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     333060                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003966                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 209944     63.03%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                121280     36.41%     99.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1836      0.55%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              84165329                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         276926630                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     78304147                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        133586972                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  92228313                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 83976462                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             262302                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       41096291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           127645                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         65791                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     16537056                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    108513001                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.773884                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.181222                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           63206910     58.25%     58.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23584547     21.73%     79.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11708439     10.79%     90.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5406465      4.98%     95.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3237427      2.98%     98.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             724356      0.67%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             380058      0.35%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             214586      0.20%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              50213      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      108513001                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.761407                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           235143                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           17994                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22808004                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1960970                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    777                       # number of misc regfile reads
system.cpu1.numCycles                       110291123                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14198789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24411584                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38651725                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                611612                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13085242                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10479548                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               380173                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            128107042                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              98663533                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           74634222                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52254040                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 97534                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2198705                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11701745                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                35982497                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       128107042                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       4861685                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             73058                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3881358                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         73078                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   191473935                       # The number of ROB reads
system.cpu1.rob.rob_writes                  192300976                       # The number of ROB writes
system.cpu1.timesIdled                          21212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2380354                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               260841                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2729738                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  9                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 93343                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3194942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6227486                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       291946                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       143733                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2706610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1838677                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5415288                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1982410                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3111850                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       368560                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2664474                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23044                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9644                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49853                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49717                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3111852                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            59                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9389053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9389053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    225928128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               225928128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            28980                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3194452                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3194452    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3194452                       # Request fanout histogram
system.membus.respLayer1.occupancy        16362871443                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8330338443                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    62281255500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    62281255500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                398                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          199                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6711982.412060                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16491125.205742                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          199    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     64375500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            199                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    60945571000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1335684500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      6894392                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         6894392                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      6894392                       # number of overall hits
system.cpu0.icache.overall_hits::total        6894392                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       118131                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        118131                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       118131                       # number of overall misses
system.cpu0.icache.overall_misses::total       118131                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6742036487                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6742036487                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6742036487                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6742036487                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7012523                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7012523                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7012523                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7012523                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016846                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016846                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016846                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016846                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 57072.542237                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57072.542237                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 57072.542237                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57072.542237                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        17233                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          488                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              373                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.201072                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   162.666667                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109575                       # number of writebacks
system.cpu0.icache.writebacks::total           109575                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8524                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8524                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8524                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8524                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109607                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109607                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109607                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109607                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6199776487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6199776487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6199776487                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6199776487                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015630                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015630                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015630                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015630                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 56563.691069                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56563.691069                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 56563.691069                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56563.691069                       # average overall mshr miss latency
system.cpu0.icache.replacements                109575                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      6894392                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        6894392                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       118131                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       118131                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6742036487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6742036487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7012523                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7012523                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016846                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016846                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 57072.542237                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57072.542237                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8524                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8524                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109607                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109607                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6199776487                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6199776487                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015630                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015630                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 56563.691069                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56563.691069                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7005485                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109638                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            63.896505                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14134652                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14134652                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17435159                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17435159                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17435159                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17435159                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5035076                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5035076                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5035076                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5035076                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 272814083641                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 272814083641                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 272814083641                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 272814083641                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22470235                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22470235                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22470235                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22470235                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.224078                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.224078                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.224078                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.224078                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 54182.714152                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54182.714152                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 54182.714152                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54182.714152                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7753616                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        74726                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           181956                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1318                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.612588                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    56.696510                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1318887                       # number of writebacks
system.cpu0.dcache.writebacks::total          1318887                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3686734                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3686734                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3686734                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3686734                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1348342                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1348342                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1348342                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1348342                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  77490568405                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  77490568405                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  77490568405                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  77490568405                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060006                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060006                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060006                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060006                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 57471.003948                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 57471.003948                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 57471.003948                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 57471.003948                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1318871                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16148247                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16148247                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4623624                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4623624                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 252180346500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 252180346500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20771871                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20771871                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.222591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.222591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 54541.707219                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54541.707219                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3368076                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3368076                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1255548                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1255548                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  73241072000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  73241072000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.060445                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.060445                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 58333.948204                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58333.948204                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1286912                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1286912                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       411452                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       411452                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20633737141                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20633737141                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1698364                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1698364                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.242264                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.242264                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50148.588756                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50148.588756                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       318658                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       318658                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92794                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92794                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4249496405                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4249496405                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054637                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054637                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45794.948003                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45794.948003                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        61036                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        61036                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1460                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1460                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     43203000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     43203000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023361                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023361                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29591.095890                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29591.095890                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1020                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1020                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          440                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          440                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4498000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4498000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007040                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007040                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10222.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10222.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55935                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55935                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5606                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5606                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     39523000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     39523000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61541                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61541                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.091094                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091094                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7050.124866                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7050.124866                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5506                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5506                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     34054000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     34054000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089469                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089469                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6184.889212                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6184.889212                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       443500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       443500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       406500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       406500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2277                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2277                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2930                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2930                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     41957998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     41957998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.562704                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.562704                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 14320.135836                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 14320.135836                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2930                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2930                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     39027998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     39027998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.562704                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.562704                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 13320.135836                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 13320.135836                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.874830                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18914428                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1339735                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.118037                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.874830                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996088                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996088                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         46538661                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        46538661                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               45428                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              551478                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8432                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              527294                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1132632                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              45428                       # number of overall hits
system.l2.overall_hits::.cpu0.data             551478                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8432                       # number of overall hits
system.l2.overall_hits::.cpu1.data             527294                       # number of overall hits
system.l2.overall_hits::total                 1132632                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64145                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            765573                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13410                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            691625                       # number of demand (read+write) misses
system.l2.demand_misses::total                1534753                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64145                       # number of overall misses
system.l2.overall_misses::.cpu0.data           765573                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13410                       # number of overall misses
system.l2.overall_misses::.cpu1.data           691625                       # number of overall misses
system.l2.overall_misses::total               1534753                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5533743500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  68613905889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1212209500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  62456441395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     137816300284                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5533743500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  68613905889                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1212209500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  62456441395                       # number of overall miss cycles
system.l2.overall_miss_latency::total    137816300284                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1317051                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           21842                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1218919                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2667385                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1317051                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          21842                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1218919                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2667385                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.585409                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.581278                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.613955                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.567408                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.575377                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.585409                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.581278                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.613955                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.567408                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.575377                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86269.288331                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89624.249927                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90395.935869                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90303.909481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89797.055477                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86269.288331                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89624.249927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90395.935869                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90303.909481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89797.055477                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              38791                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1223                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.717907                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1110378                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              368559                       # number of writebacks
system.l2.writebacks::total                    368559                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1606                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         102444                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            460                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          86184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              190694                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1606                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        102444                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           460                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         86184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             190694                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       663129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       605441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1344059                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       663129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       605441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1909549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3253608                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4812055004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  56627408417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1058410005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  51908833412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 114406706838                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4812055004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  56627408417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1058410005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  51908833412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 137684997137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 252091703975                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.570752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.503495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.592894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.496703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.503886                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.570752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.503495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.592894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.496703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.219774                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76944.866467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85394.257252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81730.502317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 85737.228585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85120.301146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76944.866467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85394.257252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81730.502317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 85737.228585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72103.411401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77480.662690                       # average overall mshr miss latency
system.l2.replacements                        4909397                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       441526                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           441526                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       441526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       441526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1980540                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1980540                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1980540                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1980540                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1909549                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1909549                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 137684997137                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 137684997137                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72103.411401                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72103.411401                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             947                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1114                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2061                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1503                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1525                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3028                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4717500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3459500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8177000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2450                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2639                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5089                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.613469                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.577870                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.595009                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3138.722555                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2268.524590                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2700.462351                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1503                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1525                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3028                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     30068991                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     30415994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     60484985                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.613469                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.577870                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.595009                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20005.982036                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19944.914098                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19975.226222                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           460                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           300                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                760                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          456                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          278                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              734                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      8587500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4313000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12900500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          916                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          578                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1494                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.497817                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.480969                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.491299                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 18832.236842                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 15514.388489                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 17575.613079                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          456                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          277                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          733                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9095000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5588000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     14683000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.497817                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.479239                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.490629                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19945.175439                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20173.285199                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20031.377899                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            36140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            31204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 67344                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          43098                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          22708                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               65806                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3592291997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2142332495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5734624492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        79238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            133150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.543906                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.421205                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.494225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83351.709987                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 94342.632332                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87144.401605                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        13821                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2627                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            16448                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        29277                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          49358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2542701001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1775024996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4317725997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.369482                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.372477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.370695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86849.779725                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88393.257109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87477.734045                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         45428                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8432                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              53860                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64145                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13410                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            77555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5533743500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1212209500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6745953000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        21842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         131415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.585409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.613955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.590153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86269.288331                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90395.935869                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86982.825092                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1606                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          460                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2066                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12950                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        75489                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4812055004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1058410005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5870465009                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.570752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.592894                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.574432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76944.866467                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81730.502317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77765.833552                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       515338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       496090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1011428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       722475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       668917                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1391392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  65021613892                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60314108900                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 125335722792                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1237813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1165007                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2402820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.583671                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.574174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.579066                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89998.427478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90166.805299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90079.375756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        88623                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        83557                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       172180                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       633852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       585360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1219212                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  54084707416                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  50133808416                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 104218515832                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.512074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.502452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.507409                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85327.028101                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 85646.112505                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85480.224794                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          249                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           53                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               302                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          152                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             195                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6431000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       753500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7184500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          401                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           96                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           497                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.379052                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.447917                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.392354                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 42309.210526                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 17523.255814                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 36843.589744                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          128                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          140                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           55                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       521996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       605000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1126996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.059850                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.322917                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.110664                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21749.833333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19516.129032                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20490.836364                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999209                       # Cycle average of tags in use
system.l2.tags.total_refs                     6720292                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4909899                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.368723                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.439411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.311724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.774102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.251193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.806558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.416220                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.319366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.020496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.121470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.106352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.428378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999988                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45682691                       # Number of tag accesses
system.l2.tags.data_accesses                 45682691                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4003200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      42520192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        828864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      38801664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    116186368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          202340288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4003200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       828864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4832064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23587840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23587840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         664378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         606276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1815412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3161567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       368560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             368560                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         64276161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        682712506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13308402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        623007094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1865511012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3248815175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     64276161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13308402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         77584563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      378730965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            378730965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      378730965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        64276161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       682712506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13308402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       623007094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1865511012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3627546140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    361852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    655671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    600747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1808139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000360448000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21635                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21634                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5728528                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             341868                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3161569                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     368560                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3161569                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   368560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21514                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6708                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            115928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            136411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            128389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            137791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            216579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            206686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            184897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            149951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            157058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            148185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           214604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           268704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           444611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           394578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           119241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           116442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15598                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  80857189382                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15700275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            139733220632                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25750.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44500.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2725007                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  328232                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3161569                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               368560                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  518085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  616855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  493178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  397026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  296445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  219265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  160209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  118018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   86111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   63498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  48957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  49310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  30549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       448664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    499.528627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   340.185131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.079435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        48348     10.78%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       113834     25.37%     36.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60309     13.44%     49.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        36130      8.05%     57.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25279      5.63%     63.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17568      3.92%     67.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13079      2.92%     70.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10537      2.35%     72.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       123580     27.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       448664                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     145.138624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     89.246424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.811295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         13197     61.00%     61.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         4697     21.71%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1997      9.23%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         1013      4.68%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          431      1.99%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          147      0.68%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           61      0.28%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           41      0.19%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           23      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            6      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21634                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.725537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.669206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.455771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16102     74.43%     74.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              653      3.02%     77.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2320     10.72%     88.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1190      5.50%     93.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              685      3.17%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              333      1.54%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              179      0.83%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               95      0.44%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               41      0.19%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               21      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21635                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              200963520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1376896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23158336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               202340416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23587840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3226.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       371.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3248.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    378.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   62281227000                       # Total gap between requests
system.mem_ctrls.avgGap                      17642.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4003008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     41962944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       828864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     38447808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    115720896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23158336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 64273078.117379955947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 673765222.989122271538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13308402.236689014360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 617325512.970752477646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1858037303.053404331207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 371834764.955886304379                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62551                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       664378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       606276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1815413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       368560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2222987575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  29148688771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    520240392                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26812163349                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  81029140545                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1532012165279                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35538.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43873.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40169.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     44224.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44634.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4156751.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1970168760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1047173325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13304840220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          958830480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4916505360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27297072570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        928993440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        50423584155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        809.610913                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2155892261                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2079740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  58045623239                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1233299340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            655506555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9115152480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          930052620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4916505360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25943677680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2068694400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44862888435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        720.327297                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5092085657                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2079740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55109429843                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                830                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          416                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    17153609.375000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20096908.890905                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          416    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    211078000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            416                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    55145354000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7135901500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6831563                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6831563                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6831563                       # number of overall hits
system.cpu1.icache.overall_hits::total        6831563                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23251                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23251                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23251                       # number of overall misses
system.cpu1.icache.overall_misses::total        23251                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1435204000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1435204000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1435204000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1435204000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6854814                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6854814                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6854814                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6854814                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003392                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003392                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003392                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003392                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61726.549396                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61726.549396                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61726.549396                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61726.549396                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    15.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        21842                       # number of writebacks
system.cpu1.icache.writebacks::total            21842                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1409                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1409                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1409                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1409                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        21842                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        21842                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        21842                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        21842                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1340347500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1340347500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1340347500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1340347500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003186                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003186                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003186                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003186                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61365.602967                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61365.602967                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61365.602967                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61365.602967                       # average overall mshr miss latency
system.cpu1.icache.replacements                 21842                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6831563                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6831563                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23251                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23251                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1435204000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1435204000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6854814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6854814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003392                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003392                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61726.549396                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61726.549396                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1409                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1409                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        21842                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        21842                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1340347500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1340347500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003186                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003186                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61365.602967                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61365.602967                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6972383                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            21874                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           318.752080                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13731470                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13731470                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16986653                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16986653                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16986653                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16986653                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4727576                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4727576                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4727576                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4727576                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 256946180028                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 256946180028                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 256946180028                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 256946180028                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21714229                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21714229                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21714229                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21714229                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.217718                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.217718                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.217718                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.217718                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 54350.512827                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 54350.512827                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 54350.512827                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 54350.512827                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6378489                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        83493                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           151877                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1402                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.997728                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    59.552782                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1217682                       # number of writebacks
system.cpu1.dcache.writebacks::total          1217682                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3478902                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3478902                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3478902                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3478902                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1248674                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1248674                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1248674                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1248674                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70838270742                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70838270742                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70838270742                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70838270742                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.057505                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.057505                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.057505                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.057505                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 56730.796623                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 56730.796623                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 56730.796623                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 56730.796623                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1217667                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15861950                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15861950                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4478117                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4478117                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 244391156500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 244391156500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20340067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20340067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.220162                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.220162                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 54574.535793                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54574.535793                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3296234                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3296234                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1181883                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1181883                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  68162856000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  68162856000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.058106                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.058106                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 57673.099622                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57673.099622                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1124703                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1124703                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       249459                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       249459                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12555023528                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12555023528                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1374162                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1374162                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.181535                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.181535                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 50329.006081                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 50329.006081                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       182668                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       182668                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66791                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66791                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2675414742                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2675414742                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048605                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048605                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 40056.515728                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40056.515728                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47345                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47345                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          872                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          872                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40021500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40021500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.018085                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018085                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45896.215596                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45896.215596                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          199                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          199                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          673                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          673                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     24033000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24033000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013958                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013958                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35710.252600                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35710.252600                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42739                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42739                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5050                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5050                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     30746500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     30746500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        47789                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        47789                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.105673                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.105673                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6088.415842                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6088.415842                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4970                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4970                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     25811500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     25811500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.103999                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.103999                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5193.460765                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5193.460765                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       496500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       496500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       461500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       461500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1530                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1530                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2867                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2867                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     50499000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     50499000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4397                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4397                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.652035                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.652035                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 17613.882107                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 17613.882107                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2867                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2867                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     47632000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     47632000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.652035                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.652035                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 16613.882107                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 16613.882107                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.390247                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18339771                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1240238                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.787300                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.390247                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.980945                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.980945                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44869475                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44869475                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  62281255500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2569882                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       810085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2226433                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4540838                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2821553                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           25023                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10404                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35427                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           72                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           72                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           140942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          140942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        131448                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2438434                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          497                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3997387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        65526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3697579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8089246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14025472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    168699264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2795776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    155941632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              341462144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7803307                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26372608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10478080                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.234286                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.454801                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8166993     77.94%     77.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2167323     20.68%     98.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 143747      1.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     17      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10478080                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5376981737                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2022128561                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164932950                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1872772835                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33014496                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
