# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/DigEng.vhd" \
"../../../../DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/ACC_reg.vhd" \
"../../../../DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Param_Counter.vhd" \
"../../../../DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Control_Logic.vhd" \
"../../../../DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/ROM_A.vhd" \
"../../../../DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/ROM_B.vhd" \
"../../../../DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/MACC.vhd" \
"../../../../DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/RAM.vhd" \
"../../../../DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Datapath.vhd" \
"../../../../DDHDL_FinalProject.srcs/sources_1/imports/sources_1/imports/Lab3b-VHDL/Debouncer.vhd" \
"../../../../DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Matrix_Multiplier.vhd" \
"../../../../DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd" \
"../../../../DDHDL_FinalProject.srcs/sim_1/imports/new/MACC_tb.vhd" \

# Do not sort compile order
nosort
