Classic Timing Analyzer report for pmw1
Mon Sep 14 08:57:43 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                 ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                    ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+----------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 10.338 ns                                      ; counter_PWM[2]          ; PWMOut         ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.703 ns                                      ; rapport_Cyclique_SWs[0] ; PWMOut         ; --         ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[0]          ; counter_PWM[4] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                         ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C50F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[0] ; counter_PWM[6] ; clk        ; clk      ; None                        ; None                      ; 2.037 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[0] ; counter_PWM[3] ; clk        ; clk      ; None                        ; None                      ; 2.037 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[0] ; counter_PWM[7] ; clk        ; clk      ; None                        ; None                      ; 2.037 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[0] ; counter_PWM[5] ; clk        ; clk      ; None                        ; None                      ; 2.037 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[0] ; counter_PWM[0] ; clk        ; clk      ; None                        ; None                      ; 2.037 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[0] ; counter_PWM[1] ; clk        ; clk      ; None                        ; None                      ; 2.037 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[0] ; counter_PWM[2] ; clk        ; clk      ; None                        ; None                      ; 2.037 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[0] ; counter_PWM[4] ; clk        ; clk      ; None                        ; None                      ; 2.037 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[1] ; counter_PWM[6] ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[1] ; counter_PWM[3] ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[1] ; counter_PWM[7] ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[1] ; counter_PWM[5] ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[1] ; counter_PWM[0] ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[1] ; counter_PWM[1] ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[1] ; counter_PWM[2] ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[1] ; counter_PWM[4] ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[4] ; counter_PWM[6] ; clk        ; clk      ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[4] ; counter_PWM[3] ; clk        ; clk      ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[4] ; counter_PWM[7] ; clk        ; clk      ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[4] ; counter_PWM[5] ; clk        ; clk      ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[4] ; counter_PWM[0] ; clk        ; clk      ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[4] ; counter_PWM[1] ; clk        ; clk      ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[4] ; counter_PWM[2] ; clk        ; clk      ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[4] ; counter_PWM[4] ; clk        ; clk      ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[2] ; counter_PWM[6] ; clk        ; clk      ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[2] ; counter_PWM[3] ; clk        ; clk      ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[2] ; counter_PWM[7] ; clk        ; clk      ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[2] ; counter_PWM[5] ; clk        ; clk      ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[2] ; counter_PWM[0] ; clk        ; clk      ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[2] ; counter_PWM[1] ; clk        ; clk      ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[2] ; counter_PWM[2] ; clk        ; clk      ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[2] ; counter_PWM[4] ; clk        ; clk      ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[6] ; counter_PWM[6] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[6] ; counter_PWM[3] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[6] ; counter_PWM[7] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[6] ; counter_PWM[5] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[6] ; counter_PWM[0] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[6] ; counter_PWM[1] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[6] ; counter_PWM[2] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[6] ; counter_PWM[4] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[3] ; counter_PWM[6] ; clk        ; clk      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[3] ; counter_PWM[3] ; clk        ; clk      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[3] ; counter_PWM[7] ; clk        ; clk      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[3] ; counter_PWM[5] ; clk        ; clk      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[3] ; counter_PWM[0] ; clk        ; clk      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[3] ; counter_PWM[1] ; clk        ; clk      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[3] ; counter_PWM[2] ; clk        ; clk      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[3] ; counter_PWM[4] ; clk        ; clk      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[5] ; counter_PWM[6] ; clk        ; clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[5] ; counter_PWM[3] ; clk        ; clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[5] ; counter_PWM[7] ; clk        ; clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[5] ; counter_PWM[5] ; clk        ; clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[5] ; counter_PWM[0] ; clk        ; clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[5] ; counter_PWM[1] ; clk        ; clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[5] ; counter_PWM[2] ; clk        ; clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[5] ; counter_PWM[4] ; clk        ; clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[7] ; counter_PWM[6] ; clk        ; clk      ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[7] ; counter_PWM[3] ; clk        ; clk      ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[7] ; counter_PWM[7] ; clk        ; clk      ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[7] ; counter_PWM[5] ; clk        ; clk      ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[7] ; counter_PWM[0] ; clk        ; clk      ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[7] ; counter_PWM[1] ; clk        ; clk      ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[7] ; counter_PWM[2] ; clk        ; clk      ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter_PWM[7] ; counter_PWM[4] ; clk        ; clk      ; None                        ; None                      ; 1.483 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+----------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To     ; From Clock ;
+-------+--------------+------------+----------------+--------+------------+
; N/A   ; None         ; 10.338 ns  ; counter_PWM[2] ; PWMOut ; clk        ;
; N/A   ; None         ; 10.170 ns  ; counter_PWM[1] ; PWMOut ; clk        ;
; N/A   ; None         ; 10.089 ns  ; counter_PWM[3] ; PWMOut ; clk        ;
; N/A   ; None         ; 10.034 ns  ; counter_PWM[5] ; PWMOut ; clk        ;
; N/A   ; None         ; 10.010 ns  ; counter_PWM[4] ; PWMOut ; clk        ;
; N/A   ; None         ; 9.435 ns   ; counter_PWM[6] ; PWMOut ; clk        ;
; N/A   ; None         ; 8.271 ns   ; counter_PWM[7] ; PWMOut ; clk        ;
+-------+--------------+------------+----------------+--------+------------+


+--------------------------------------------------------------------------------+
; tpd                                                                            ;
+-------+-------------------+-----------------+-------------------------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                    ; To     ;
+-------+-------------------+-----------------+-------------------------+--------+
; N/A   ; None              ; 10.703 ns       ; rapport_Cyclique_SWs[0] ; PWMOut ;
; N/A   ; None              ; 8.747 ns        ; rapport_Cyclique_SWs[2] ; PWMOut ;
; N/A   ; None              ; 8.574 ns        ; rapport_Cyclique_SWs[3] ; PWMOut ;
; N/A   ; None              ; 8.437 ns        ; rapport_Cyclique_SWs[1] ; PWMOut ;
+-------+-------------------+-----------------+-------------------------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Sep 14 08:57:43 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pmw1 -c pmw1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "counter_PWM[0]" and destination register "counter_PWM[6]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.037 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X78_Y23_N13; Fanout = 3; REG Node = 'counter_PWM[0]'
            Info: 2: + IC(0.330 ns) + CELL(0.438 ns) = 0.768 ns; Loc. = LCCOMB_X78_Y23_N4; Fanout = 1; COMB Node = 'LessThan0~1'
            Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 1.294 ns; Loc. = LCCOMB_X78_Y23_N6; Fanout = 8; COMB Node = 'LessThan0~2'
            Info: 4: + IC(0.233 ns) + CELL(0.510 ns) = 2.037 ns; Loc. = LCFF_X78_Y23_N25; Fanout = 4; REG Node = 'counter_PWM[6]'
            Info: Total cell delay = 1.219 ns ( 59.84 % )
            Info: Total interconnect delay = 0.818 ns ( 40.16 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.785 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.142 ns) + CELL(0.537 ns) = 2.785 ns; Loc. = LCFF_X78_Y23_N25; Fanout = 4; REG Node = 'counter_PWM[6]'
                Info: Total cell delay = 1.526 ns ( 54.79 % )
                Info: Total interconnect delay = 1.259 ns ( 45.21 % )
            Info: - Longest clock path from clock "clk" to source register is 2.785 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.142 ns) + CELL(0.537 ns) = 2.785 ns; Loc. = LCFF_X78_Y23_N13; Fanout = 3; REG Node = 'counter_PWM[0]'
                Info: Total cell delay = 1.526 ns ( 54.79 % )
                Info: Total interconnect delay = 1.259 ns ( 45.21 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clk" to destination pin "PWMOut" through register "counter_PWM[2]" is 10.338 ns
    Info: + Longest clock path from clock "clk" to source register is 2.785 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.142 ns) + CELL(0.537 ns) = 2.785 ns; Loc. = LCFF_X78_Y23_N17; Fanout = 4; REG Node = 'counter_PWM[2]'
        Info: Total cell delay = 1.526 ns ( 54.79 % )
        Info: Total interconnect delay = 1.259 ns ( 45.21 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.303 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X78_Y23_N17; Fanout = 4; REG Node = 'counter_PWM[2]'
        Info: 2: + IC(0.703 ns) + CELL(0.414 ns) = 1.117 ns; Loc. = LCCOMB_X79_Y23_N10; Fanout = 1; COMB Node = 'LessThan1~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.188 ns; Loc. = LCCOMB_X79_Y23_N12; Fanout = 1; COMB Node = 'LessThan1~5'
        Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.347 ns; Loc. = LCCOMB_X79_Y23_N14; Fanout = 1; COMB Node = 'LessThan1~7'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.418 ns; Loc. = LCCOMB_X79_Y23_N16; Fanout = 1; COMB Node = 'LessThan1~9'
        Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.828 ns; Loc. = LCCOMB_X79_Y23_N18; Fanout = 1; COMB Node = 'LessThan1~10'
        Info: 7: + IC(0.662 ns) + CELL(0.275 ns) = 2.765 ns; Loc. = LCCOMB_X78_Y23_N0; Fanout = 1; COMB Node = 'LessThan1~12'
        Info: 8: + IC(1.876 ns) + CELL(2.662 ns) = 7.303 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'PWMOut'
        Info: Total cell delay = 4.062 ns ( 55.62 % )
        Info: Total interconnect delay = 3.241 ns ( 44.38 % )
Info: Longest tpd from source pin "rapport_Cyclique_SWs[0]" to destination pin "PWMOut" is 10.703 ns
    Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AE14; Fanout = 6; PIN Node = 'rapport_Cyclique_SWs[0]'
    Info: 2: + IC(2.395 ns) + CELL(0.420 ns) = 3.804 ns; Loc. = LCCOMB_X79_Y23_N30; Fanout = 1; COMB Node = 'rapport_Cyclique[1]~53'
    Info: 3: + IC(0.249 ns) + CELL(0.393 ns) = 4.446 ns; Loc. = LCCOMB_X79_Y23_N8; Fanout = 1; COMB Node = 'LessThan1~1'
    Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.517 ns; Loc. = LCCOMB_X79_Y23_N10; Fanout = 1; COMB Node = 'LessThan1~3'
    Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.588 ns; Loc. = LCCOMB_X79_Y23_N12; Fanout = 1; COMB Node = 'LessThan1~5'
    Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 4.747 ns; Loc. = LCCOMB_X79_Y23_N14; Fanout = 1; COMB Node = 'LessThan1~7'
    Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.818 ns; Loc. = LCCOMB_X79_Y23_N16; Fanout = 1; COMB Node = 'LessThan1~9'
    Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 5.228 ns; Loc. = LCCOMB_X79_Y23_N18; Fanout = 1; COMB Node = 'LessThan1~10'
    Info: 9: + IC(0.662 ns) + CELL(0.275 ns) = 6.165 ns; Loc. = LCCOMB_X78_Y23_N0; Fanout = 1; COMB Node = 'LessThan1~12'
    Info: 10: + IC(1.876 ns) + CELL(2.662 ns) = 10.703 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'PWMOut'
    Info: Total cell delay = 5.521 ns ( 51.58 % )
    Info: Total interconnect delay = 5.182 ns ( 48.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Mon Sep 14 08:57:43 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


