-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mlp is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_r_ap_vld : OUT STD_LOGIC;
    feedback : IN STD_LOGIC_VECTOR (15 downto 0);
    zero_grad : IN STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of mlp is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "mlp_mlp,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu13p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.599063,HLS_SYN_LAT=842,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=16367,HLS_SYN_LUT=65719,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal P_L1_b_102 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110101";
    signal P_L1_W_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal P_L1_W_0_ce0 : STD_LOGIC;
    signal P_L1_W_0_we0 : STD_LOGIC;
    signal P_L1_W_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal P_L1_W_0_ce1 : STD_LOGIC;
    signal P_L1_W_0_we1 : STD_LOGIC;
    signal P_L1_W_0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal C_C1_x_copy_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal C_C1_x_copy_ce0 : STD_LOGIC;
    signal C_C1_x_copy_we0 : STD_LOGIC;
    signal C_C1_x_copy_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal C_C1_x_copy_ce1 : STD_LOGIC;
    signal C_C1_x_copy_we1 : STD_LOGIC;
    signal mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal C_C0_z_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal C_C0_z_ce0 : STD_LOGIC;
    signal C_C0_z_we0 : STD_LOGIC;
    signal C_C0_z_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal P_L0_b_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal P_L0_b_ce0 : STD_LOGIC;
    signal P_L0_b_we0 : STD_LOGIC;
    signal P_L0_b_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal P_L0_b_ce1 : STD_LOGIC;
    signal P_L0_b_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal P_L0_W_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal P_L0_W_0_ce0 : STD_LOGIC;
    signal P_L0_W_0_we0 : STD_LOGIC;
    signal P_L0_W_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal P_L0_W_0_ce1 : STD_LOGIC;
    signal P_L0_W_0_we1 : STD_LOGIC;
    signal P_L0_W_0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln22_fu_141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_reg_153 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal layer1_out_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer1_out_ce0 : STD_LOGIC;
    signal layer1_out_we0 : STD_LOGIC;
    signal layer1_out_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dL_dx_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal dL_dx_0_ce0 : STD_LOGIC;
    signal dL_dx_0_we0 : STD_LOGIC;
    signal dL_dx_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mlp_Pipeline_FWD_O_fu_89_ap_start : STD_LOGIC;
    signal grp_mlp_Pipeline_FWD_O_fu_89_ap_done : STD_LOGIC;
    signal grp_mlp_Pipeline_FWD_O_fu_89_ap_idle : STD_LOGIC;
    signal grp_mlp_Pipeline_FWD_O_fu_89_ap_ready : STD_LOGIC;
    signal grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_ce0 : STD_LOGIC;
    signal grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_we0 : STD_LOGIC;
    signal grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_mlp_Pipeline_FWD_O_fu_89_P_L0_b_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_mlp_Pipeline_FWD_O_fu_89_P_L0_b_ce0 : STD_LOGIC;
    signal grp_mlp_Pipeline_FWD_O_fu_89_P_L0_W_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_mlp_Pipeline_FWD_O_fu_89_P_L0_W_0_ce0 : STD_LOGIC;
    signal grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_ce0 : STD_LOGIC;
    signal grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_we0 : STD_LOGIC;
    signal grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_forward_output_layer_128_1_s_fu_103_ap_start : STD_LOGIC;
    signal grp_forward_output_layer_128_1_s_fu_103_ap_done : STD_LOGIC;
    signal grp_forward_output_layer_128_1_s_fu_103_ap_idle : STD_LOGIC;
    signal grp_forward_output_layer_128_1_s_fu_103_ap_ready : STD_LOGIC;
    signal grp_forward_output_layer_128_1_s_fu_103_x_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_forward_output_layer_128_1_s_fu_103_x_ce0 : STD_LOGIC;
    signal grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_ce0 : STD_LOGIC;
    signal grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_we0 : STD_LOGIC;
    signal grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_ce1 : STD_LOGIC;
    signal grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_we1 : STD_LOGIC;
    signal grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_d1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_forward_output_layer_128_1_s_fu_103_P_L1_W_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_forward_output_layer_128_1_s_fu_103_P_L1_W_0_ce0 : STD_LOGIC;
    signal grp_forward_output_layer_128_1_s_fu_103_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_start : STD_LOGIC;
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_done : STD_LOGIC;
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_idle : STD_LOGIC;
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_ready : STD_LOGIC;
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_ce0 : STD_LOGIC;
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_we0 : STD_LOGIC;
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_b_102_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_b_102_o_ap_vld : STD_LOGIC;
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_ce0 : STD_LOGIC;
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_we0 : STD_LOGIC;
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_ce1 : STD_LOGIC;
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_we1 : STD_LOGIC;
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_C_C1_x_copy_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_C_C1_x_copy_ce0 : STD_LOGIC;
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_start : STD_LOGIC;
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_done : STD_LOGIC;
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_idle : STD_LOGIC;
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_ready : STD_LOGIC;
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_dL_dy_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_dL_dy_ce0 : STD_LOGIC;
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_C_C0_z_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_C_C0_z_ce0 : STD_LOGIC;
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_ce0 : STD_LOGIC;
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_we0 : STD_LOGIC;
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_ce1 : STD_LOGIC;
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_ce0 : STD_LOGIC;
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_we0 : STD_LOGIC;
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_ce1 : STD_LOGIC;
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_we1 : STD_LOGIC;
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mlp_Pipeline_FWD_O_fu_89_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_forward_output_layer_128_1_s_fu_103_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component mlp_mlp_Pipeline_FWD_O IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv7_i_i : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_out_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer1_out_ce0 : OUT STD_LOGIC;
        layer1_out_we0 : OUT STD_LOGIC;
        layer1_out_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        P_L0_b_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        P_L0_b_ce0 : OUT STD_LOGIC;
        P_L0_b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        P_L0_W_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        P_L0_W_0_ce0 : OUT STD_LOGIC;
        P_L0_W_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        C_C0_z_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        C_C0_z_ce0 : OUT STD_LOGIC;
        C_C0_z_we0 : OUT STD_LOGIC;
        C_C0_z_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mlp_forward_output_layer_128_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        P_L1_b_102 : IN STD_LOGIC_VECTOR (15 downto 0);
        C_C1_x_copy_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        C_C1_x_copy_ce0 : OUT STD_LOGIC;
        C_C1_x_copy_we0 : OUT STD_LOGIC;
        C_C1_x_copy_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        C_C1_x_copy_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        C_C1_x_copy_ce1 : OUT STD_LOGIC;
        C_C1_x_copy_we1 : OUT STD_LOGIC;
        C_C1_x_copy_d1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        P_L1_W_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        P_L1_W_0_ce0 : OUT STD_LOGIC;
        P_L1_W_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mlp_backward_output_128_1_ap_fixed_16_6_4_0_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dL_dx_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        dL_dx_ce0 : OUT STD_LOGIC;
        dL_dx_we0 : OUT STD_LOGIC;
        dL_dx_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dL_dy_val : IN STD_LOGIC_VECTOR (15 downto 0);
        P_L1_b_102_i : IN STD_LOGIC_VECTOR (15 downto 0);
        P_L1_b_102_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        P_L1_b_102_o_ap_vld : OUT STD_LOGIC;
        P_L1_W_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        P_L1_W_0_ce0 : OUT STD_LOGIC;
        P_L1_W_0_we0 : OUT STD_LOGIC;
        P_L1_W_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        P_L1_W_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        P_L1_W_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        P_L1_W_0_ce1 : OUT STD_LOGIC;
        P_L1_W_0_we1 : OUT STD_LOGIC;
        P_L1_W_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        P_L1_W_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        C_C1_x_copy_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        C_C1_x_copy_ce0 : OUT STD_LOGIC;
        C_C1_x_copy_q0 : IN STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component mlp_backward_input_1_128_ap_fixed_16_6_4_0_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dL_dy_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        dL_dy_ce0 : OUT STD_LOGIC;
        dL_dy_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy : IN STD_LOGIC_VECTOR (15 downto 0);
        C_C0_z_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        C_C0_z_ce0 : OUT STD_LOGIC;
        C_C0_z_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        P_L0_b_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        P_L0_b_ce0 : OUT STD_LOGIC;
        P_L0_b_we0 : OUT STD_LOGIC;
        P_L0_b_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        P_L0_b_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        P_L0_b_ce1 : OUT STD_LOGIC;
        P_L0_b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        P_L0_W_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        P_L0_W_0_ce0 : OUT STD_LOGIC;
        P_L0_W_0_we0 : OUT STD_LOGIC;
        P_L0_W_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        P_L0_W_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        P_L0_W_0_ce1 : OUT STD_LOGIC;
        P_L0_W_0_we1 : OUT STD_LOGIC;
        P_L0_W_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        P_L0_W_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mlp_P_L1_W_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mlp_C_C1_x_copy_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (14 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component mlp_C_C0_z_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mlp_P_L0_b_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mlp_P_L0_W_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mlp_layer1_out_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (14 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component mlp_dL_dx_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    P_L1_W_0_U : component mlp_P_L1_W_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => P_L1_W_0_address0,
        ce0 => P_L1_W_0_ce0,
        we0 => P_L1_W_0_we0,
        d0 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_d0,
        q0 => P_L1_W_0_q0,
        address1 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_address1,
        ce1 => P_L1_W_0_ce1,
        we1 => P_L1_W_0_we1,
        d1 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_d1,
        q1 => P_L1_W_0_q1);

    C_C1_x_copy_U : component mlp_C_C1_x_copy_RAM_AUTO_1R1W
    generic map (
        DataWidth => 15,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => C_C1_x_copy_address0,
        ce0 => C_C1_x_copy_ce0,
        we0 => C_C1_x_copy_we0,
        d0 => grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_d0,
        q0 => C_C1_x_copy_q0,
        address1 => grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_address1,
        ce1 => C_C1_x_copy_ce1,
        we1 => C_C1_x_copy_we1,
        d1 => grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_d1);

    C_C0_z_U : component mlp_C_C0_z_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => C_C0_z_address0,
        ce0 => C_C0_z_ce0,
        we0 => C_C0_z_we0,
        d0 => grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_d0,
        q0 => C_C0_z_q0);

    P_L0_b_U : component mlp_P_L0_b_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => P_L0_b_address0,
        ce0 => P_L0_b_ce0,
        we0 => P_L0_b_we0,
        d0 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_d0,
        q0 => P_L0_b_q0,
        address1 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_address1,
        ce1 => P_L0_b_ce1,
        q1 => P_L0_b_q1);

    P_L0_W_0_U : component mlp_P_L0_W_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => P_L0_W_0_address0,
        ce0 => P_L0_W_0_ce0,
        we0 => P_L0_W_0_we0,
        d0 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_d0,
        q0 => P_L0_W_0_q0,
        address1 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_address1,
        ce1 => P_L0_W_0_ce1,
        we1 => P_L0_W_0_we1,
        d1 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_d1,
        q1 => P_L0_W_0_q1);

    layer1_out_U : component mlp_layer1_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 15,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_out_address0,
        ce0 => layer1_out_ce0,
        we0 => layer1_out_we0,
        d0 => grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_d0,
        q0 => layer1_out_q0);

    dL_dx_0_U : component mlp_dL_dx_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dL_dx_0_address0,
        ce0 => dL_dx_0_ce0,
        we0 => dL_dx_0_we0,
        d0 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_d0,
        q0 => dL_dx_0_q0);

    grp_mlp_Pipeline_FWD_O_fu_89 : component mlp_mlp_Pipeline_FWD_O
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mlp_Pipeline_FWD_O_fu_89_ap_start,
        ap_done => grp_mlp_Pipeline_FWD_O_fu_89_ap_done,
        ap_idle => grp_mlp_Pipeline_FWD_O_fu_89_ap_idle,
        ap_ready => grp_mlp_Pipeline_FWD_O_fu_89_ap_ready,
        conv7_i_i => input_r,
        layer1_out_address0 => grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_address0,
        layer1_out_ce0 => grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_ce0,
        layer1_out_we0 => grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_we0,
        layer1_out_d0 => grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_d0,
        P_L0_b_address0 => grp_mlp_Pipeline_FWD_O_fu_89_P_L0_b_address0,
        P_L0_b_ce0 => grp_mlp_Pipeline_FWD_O_fu_89_P_L0_b_ce0,
        P_L0_b_q0 => P_L0_b_q0,
        P_L0_W_0_address0 => grp_mlp_Pipeline_FWD_O_fu_89_P_L0_W_0_address0,
        P_L0_W_0_ce0 => grp_mlp_Pipeline_FWD_O_fu_89_P_L0_W_0_ce0,
        P_L0_W_0_q0 => P_L0_W_0_q0,
        C_C0_z_address0 => grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_address0,
        C_C0_z_ce0 => grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_ce0,
        C_C0_z_we0 => grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_we0,
        C_C0_z_d0 => grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_d0);

    grp_forward_output_layer_128_1_s_fu_103 : component mlp_forward_output_layer_128_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_forward_output_layer_128_1_s_fu_103_ap_start,
        ap_done => grp_forward_output_layer_128_1_s_fu_103_ap_done,
        ap_idle => grp_forward_output_layer_128_1_s_fu_103_ap_idle,
        ap_ready => grp_forward_output_layer_128_1_s_fu_103_ap_ready,
        x_address0 => grp_forward_output_layer_128_1_s_fu_103_x_address0,
        x_ce0 => grp_forward_output_layer_128_1_s_fu_103_x_ce0,
        x_q0 => layer1_out_q0,
        P_L1_b_102 => P_L1_b_102,
        C_C1_x_copy_address0 => grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_address0,
        C_C1_x_copy_ce0 => grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_ce0,
        C_C1_x_copy_we0 => grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_we0,
        C_C1_x_copy_d0 => grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_d0,
        C_C1_x_copy_address1 => grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_address1,
        C_C1_x_copy_ce1 => grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_ce1,
        C_C1_x_copy_we1 => grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_we1,
        C_C1_x_copy_d1 => grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_d1,
        P_L1_W_0_address0 => grp_forward_output_layer_128_1_s_fu_103_P_L1_W_0_address0,
        P_L1_W_0_ce0 => grp_forward_output_layer_128_1_s_fu_103_P_L1_W_0_ce0,
        P_L1_W_0_q0 => P_L1_W_0_q0,
        ap_return => grp_forward_output_layer_128_1_s_fu_103_ap_return);

    grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115 : component mlp_backward_output_128_1_ap_fixed_16_6_4_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_start,
        ap_done => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_done,
        ap_idle => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_idle,
        ap_ready => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_ready,
        dL_dx_address0 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_address0,
        dL_dx_ce0 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_ce0,
        dL_dx_we0 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_we0,
        dL_dx_d0 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_d0,
        dL_dy_val => feedback,
        P_L1_b_102_i => P_L1_b_102,
        P_L1_b_102_o => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_b_102_o,
        P_L1_b_102_o_ap_vld => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_b_102_o_ap_vld,
        P_L1_W_0_address0 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_address0,
        P_L1_W_0_ce0 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_ce0,
        P_L1_W_0_we0 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_we0,
        P_L1_W_0_d0 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_d0,
        P_L1_W_0_q0 => P_L1_W_0_q0,
        P_L1_W_0_address1 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_address1,
        P_L1_W_0_ce1 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_ce1,
        P_L1_W_0_we1 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_we1,
        P_L1_W_0_d1 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_d1,
        P_L1_W_0_q1 => P_L1_W_0_q1,
        C_C1_x_copy_address0 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_C_C1_x_copy_address0,
        C_C1_x_copy_ce0 => grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_C_C1_x_copy_ce0,
        C_C1_x_copy_q0 => C_C1_x_copy_q0);

    grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128 : component mlp_backward_input_1_128_ap_fixed_16_6_4_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_start,
        ap_done => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_done,
        ap_idle => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_idle,
        ap_ready => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_ready,
        dL_dy_address0 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_dL_dy_address0,
        dL_dy_ce0 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_dL_dy_ce0,
        dL_dy_q0 => dL_dx_0_q0,
        mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy => mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy,
        C_C0_z_address0 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_C_C0_z_address0,
        C_C0_z_ce0 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_C_C0_z_ce0,
        C_C0_z_q0 => C_C0_z_q0,
        P_L0_b_address0 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_address0,
        P_L0_b_ce0 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_ce0,
        P_L0_b_we0 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_we0,
        P_L0_b_d0 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_d0,
        P_L0_b_address1 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_address1,
        P_L0_b_ce1 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_ce1,
        P_L0_b_q1 => P_L0_b_q1,
        P_L0_W_0_address0 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_address0,
        P_L0_W_0_ce0 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_ce0,
        P_L0_W_0_we0 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_we0,
        P_L0_W_0_d0 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_d0,
        P_L0_W_0_address1 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_address1,
        P_L0_W_0_ce1 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_ce1,
        P_L0_W_0_we1 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_we1,
        P_L0_W_0_d1 => grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_d1,
        P_L0_W_0_q1 => P_L0_W_0_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_ready = ap_const_logic_1)) then 
                    grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_ready = ap_const_logic_1)) then 
                    grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_forward_output_layer_128_1_s_fu_103_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_forward_output_layer_128_1_s_fu_103_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_forward_output_layer_128_1_s_fu_103_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_forward_output_layer_128_1_s_fu_103_ap_ready = ap_const_logic_1)) then 
                    grp_forward_output_layer_128_1_s_fu_103_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mlp_Pipeline_FWD_O_fu_89_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mlp_Pipeline_FWD_O_fu_89_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (icmp_ln22_fu_141_p2 = ap_const_lv1_0))) then 
                    grp_mlp_Pipeline_FWD_O_fu_89_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mlp_Pipeline_FWD_O_fu_89_ap_ready = ap_const_logic_1)) then 
                    grp_mlp_Pipeline_FWD_O_fu_89_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_b_102_o_ap_vld = ap_const_logic_1))) then
                P_L1_b_102 <= grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_b_102_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln22_reg_153 <= icmp_ln22_fu_141_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (icmp_ln22_fu_141_p2 = ap_const_lv1_0))) then
                mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy <= input_r;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln22_fu_141_p2, grp_mlp_Pipeline_FWD_O_fu_89_ap_done, grp_forward_output_layer_128_1_s_fu_103_ap_done, grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_block_state8_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (icmp_ln22_fu_141_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (icmp_ln22_fu_141_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_mlp_Pipeline_FWD_O_fu_89_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_forward_output_layer_128_1_s_fu_103_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;

    C_C0_z_address0_assign_proc : process(icmp_ln22_reg_153, grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_address0, grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_C_C0_z_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_reg_153 = ap_const_lv1_1))) then 
            C_C0_z_address0 <= grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_C_C0_z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_C0_z_address0 <= grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_address0;
        else 
            C_C0_z_address0 <= "XXXXXXX";
        end if; 
    end process;


    C_C0_z_ce0_assign_proc : process(icmp_ln22_reg_153, grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_ce0, grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_C_C0_z_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_reg_153 = ap_const_lv1_1))) then 
            C_C0_z_ce0 <= grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_C_C0_z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_C0_z_ce0 <= grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_ce0;
        else 
            C_C0_z_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_C0_z_we0_assign_proc : process(grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_C0_z_we0 <= grp_mlp_Pipeline_FWD_O_fu_89_C_C0_z_we0;
        else 
            C_C0_z_we0 <= ap_const_logic_0;
        end if; 
    end process;


    C_C1_x_copy_address0_assign_proc : process(grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_address0, grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_C_C1_x_copy_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_C1_x_copy_address0 <= grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_C_C1_x_copy_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_C1_x_copy_address0 <= grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_address0;
        else 
            C_C1_x_copy_address0 <= "XXXXXXX";
        end if; 
    end process;


    C_C1_x_copy_ce0_assign_proc : process(grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_ce0, grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_C_C1_x_copy_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_C1_x_copy_ce0 <= grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_C_C1_x_copy_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_C1_x_copy_ce0 <= grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_ce0;
        else 
            C_C1_x_copy_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_C1_x_copy_ce1_assign_proc : process(grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_C1_x_copy_ce1 <= grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_ce1;
        else 
            C_C1_x_copy_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_C1_x_copy_we0_assign_proc : process(grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_C1_x_copy_we0 <= grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_we0;
        else 
            C_C1_x_copy_we0 <= ap_const_logic_0;
        end if; 
    end process;


    C_C1_x_copy_we1_assign_proc : process(grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_C1_x_copy_we1 <= grp_forward_output_layer_128_1_s_fu_103_C_C1_x_copy_we1;
        else 
            C_C1_x_copy_we1 <= ap_const_logic_0;
        end if; 
    end process;


    P_L0_W_0_address0_assign_proc : process(icmp_ln22_reg_153, grp_mlp_Pipeline_FWD_O_fu_89_P_L0_W_0_address0, grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_reg_153 = ap_const_lv1_1))) then 
            P_L0_W_0_address0 <= grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            P_L0_W_0_address0 <= grp_mlp_Pipeline_FWD_O_fu_89_P_L0_W_0_address0;
        else 
            P_L0_W_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    P_L0_W_0_ce0_assign_proc : process(icmp_ln22_reg_153, grp_mlp_Pipeline_FWD_O_fu_89_P_L0_W_0_ce0, grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_reg_153 = ap_const_lv1_1))) then 
            P_L0_W_0_ce0 <= grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            P_L0_W_0_ce0 <= grp_mlp_Pipeline_FWD_O_fu_89_P_L0_W_0_ce0;
        else 
            P_L0_W_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    P_L0_W_0_ce1_assign_proc : process(icmp_ln22_reg_153, grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_ce1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_reg_153 = ap_const_lv1_1))) then 
            P_L0_W_0_ce1 <= grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_ce1;
        else 
            P_L0_W_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    P_L0_W_0_we0_assign_proc : process(icmp_ln22_reg_153, grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_we0, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_reg_153 = ap_const_lv1_1))) then 
            P_L0_W_0_we0 <= grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_we0;
        else 
            P_L0_W_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    P_L0_W_0_we1_assign_proc : process(icmp_ln22_reg_153, grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_we1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_reg_153 = ap_const_lv1_1))) then 
            P_L0_W_0_we1 <= grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_W_0_we1;
        else 
            P_L0_W_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    P_L0_b_address0_assign_proc : process(icmp_ln22_reg_153, grp_mlp_Pipeline_FWD_O_fu_89_P_L0_b_address0, grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_reg_153 = ap_const_lv1_1))) then 
            P_L0_b_address0 <= grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            P_L0_b_address0 <= grp_mlp_Pipeline_FWD_O_fu_89_P_L0_b_address0;
        else 
            P_L0_b_address0 <= "XXXXXXX";
        end if; 
    end process;


    P_L0_b_ce0_assign_proc : process(icmp_ln22_reg_153, grp_mlp_Pipeline_FWD_O_fu_89_P_L0_b_ce0, grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_reg_153 = ap_const_lv1_1))) then 
            P_L0_b_ce0 <= grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            P_L0_b_ce0 <= grp_mlp_Pipeline_FWD_O_fu_89_P_L0_b_ce0;
        else 
            P_L0_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    P_L0_b_ce1_assign_proc : process(icmp_ln22_reg_153, grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_ce1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_reg_153 = ap_const_lv1_1))) then 
            P_L0_b_ce1 <= grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_ce1;
        else 
            P_L0_b_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    P_L0_b_we0_assign_proc : process(icmp_ln22_reg_153, grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_we0, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_reg_153 = ap_const_lv1_1))) then 
            P_L0_b_we0 <= grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_P_L0_b_we0;
        else 
            P_L0_b_we0 <= ap_const_logic_0;
        end if; 
    end process;


    P_L1_W_0_address0_assign_proc : process(grp_forward_output_layer_128_1_s_fu_103_P_L1_W_0_address0, grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            P_L1_W_0_address0 <= grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            P_L1_W_0_address0 <= grp_forward_output_layer_128_1_s_fu_103_P_L1_W_0_address0;
        else 
            P_L1_W_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    P_L1_W_0_ce0_assign_proc : process(grp_forward_output_layer_128_1_s_fu_103_P_L1_W_0_ce0, grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            P_L1_W_0_ce0 <= grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            P_L1_W_0_ce0 <= grp_forward_output_layer_128_1_s_fu_103_P_L1_W_0_ce0;
        else 
            P_L1_W_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    P_L1_W_0_ce1_assign_proc : process(grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            P_L1_W_0_ce1 <= grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_ce1;
        else 
            P_L1_W_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    P_L1_W_0_we0_assign_proc : process(grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            P_L1_W_0_we0 <= grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_we0;
        else 
            P_L1_W_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    P_L1_W_0_we1_assign_proc : process(grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            P_L1_W_0_we1 <= grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_P_L1_W_0_we1;
        else 
            P_L1_W_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_mlp_Pipeline_FWD_O_fu_89_ap_done)
    begin
        if ((grp_mlp_Pipeline_FWD_O_fu_89_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_forward_output_layer_128_1_s_fu_103_ap_done)
    begin
        if ((grp_forward_output_layer_128_1_s_fu_103_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_done)
    begin
        if ((grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(icmp_ln22_reg_153, grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_done = ap_const_logic_0) and (icmp_ln22_reg_153 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state8, ap_block_state8_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8, ap_block_state8_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    dL_dx_0_address0_assign_proc : process(icmp_ln22_reg_153, grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_address0, grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_dL_dy_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_reg_153 = ap_const_lv1_1))) then 
            dL_dx_0_address0 <= grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_dL_dy_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dL_dx_0_address0 <= grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_address0;
        else 
            dL_dx_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    dL_dx_0_ce0_assign_proc : process(icmp_ln22_reg_153, grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_ce0, grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_dL_dy_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_reg_153 = ap_const_lv1_1))) then 
            dL_dx_0_ce0 <= grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_dL_dy_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dL_dx_0_ce0 <= grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_ce0;
        else 
            dL_dx_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dL_dx_0_we0_assign_proc : process(grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dL_dx_0_we0 <= grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_dL_dx_we0;
        else 
            dL_dx_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_start <= grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_start_reg;
    grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_start <= grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_start_reg;
    grp_forward_output_layer_128_1_s_fu_103_ap_start <= grp_forward_output_layer_128_1_s_fu_103_ap_start_reg;
    grp_mlp_Pipeline_FWD_O_fu_89_ap_start <= grp_mlp_Pipeline_FWD_O_fu_89_ap_start_reg;
    icmp_ln22_fu_141_p2 <= "1" when (zero_grad = ap_const_lv2_0) else "0";

    layer1_out_address0_assign_proc : process(grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_address0, grp_forward_output_layer_128_1_s_fu_103_x_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            layer1_out_address0 <= grp_forward_output_layer_128_1_s_fu_103_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            layer1_out_address0 <= grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_address0;
        else 
            layer1_out_address0 <= "XXXXXXX";
        end if; 
    end process;


    layer1_out_ce0_assign_proc : process(grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_ce0, grp_forward_output_layer_128_1_s_fu_103_x_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            layer1_out_ce0 <= grp_forward_output_layer_128_1_s_fu_103_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            layer1_out_ce0 <= grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_ce0;
        else 
            layer1_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_out_we0_assign_proc : process(grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            layer1_out_we0 <= grp_mlp_Pipeline_FWD_O_fu_89_layer1_out_we0;
        else 
            layer1_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r <= grp_forward_output_layer_128_1_s_fu_103_ap_return;

    output_r_ap_vld_assign_proc : process(grp_forward_output_layer_128_1_s_fu_103_ap_done, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_forward_output_layer_128_1_s_fu_103_ap_done = ap_const_logic_1))) then 
            output_r_ap_vld <= ap_const_logic_1;
        else 
            output_r_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
