
*** Running vivado
    with args -log Jupyter_dac_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Jupyter_dac_top_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Jupyter_dac_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Jupyter_dac_top_0_0
Command: synth_design -top Jupyter_dac_top_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27184
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1374.840 ; gain = 438.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Jupyter_dac_top_0_0' [d:/Thesis/DAS_v2/DAS/DAS.gen/sources_1/bd/Jupyter/ip/Jupyter_dac_top_0_0/synth/Jupyter_dac_top_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'dac_top' [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/vivado/top_hdl.vhd:17]
INFO: [Synth 8-3491] module 'controller' declared at 'D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/vivado/controller_hdl.vhd:5' bound to instance 'ctrl_instance' of component 'controller' [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/vivado/top_hdl.vhd:73]
INFO: [Synth 8-638] synthesizing module 'controller' [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/vivado/controller_hdl.vhd:16]
INFO: [Synth 8-226] default block is never used [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/vivado/controller_hdl.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'controller' (0#1) [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/vivado/controller_hdl.vhd:16]
INFO: [Synth 8-3491] module 'pmod_dac_ad5541a' declared at 'D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/new/pmod_dac_ad5541a.vhd:26' bound to instance 'dac_module_instance' of component 'pmod_dac_ad5541a' [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/vivado/top_hdl.vhd:84]
INFO: [Synth 8-638] synthesizing module 'pmod_dac_ad5541a' [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/new/pmod_dac_ad5541a.vhd:43]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at 'D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/new/spi_master.vhd:30' bound to instance 'spi_master_0' of component 'spi_master' [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/new/pmod_dac_ad5541a.vhd:77]
INFO: [Synth 8-638] synthesizing module 'spi_master' [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/new/spi_master.vhd:52]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (0#1) [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/new/spi_master.vhd:52]
INFO: [Synth 8-226] default block is never used [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/new/pmod_dac_ad5541a.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'pmod_dac_ad5541a' (0#1) [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/new/pmod_dac_ad5541a.vhd:43]
INFO: [Synth 8-3491] module 'dac_data_entity' declared at 'D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/new/DAC_DATA.vhd:38' bound to instance 'dac_data_instance' of component 'dac_data_entity' [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/vivado/top_hdl.vhd:99]
INFO: [Synth 8-638] synthesizing module 'dac_data_entity' [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/new/DAC_DATA.vhd:47]
WARNING: [Synth 8-614] signal 'address_counter' is read in the process but is not in the sensitivity list [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/new/DAC_DATA.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'dac_data_entity' (0#1) [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/new/DAC_DATA.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'dac_top' (0#1) [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/vivado/top_hdl.vhd:17]
INFO: [Synth 8-6155] done synthesizing module 'Jupyter_dac_top_0_0' (0#1) [d:/Thesis/DAS_v2/DAS/DAS.gen/sources_1/bd/Jupyter/ip/Jupyter_dac_top_0_0/synth/Jupyter_dac_top_0_0.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dac_data_instance'. This will prevent further optimization [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/vivado/top_hdl.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.941 ; gain = 605.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.941 ; gain = 605.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.941 ; gain = 605.020
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1540.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1638.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1639.039 ; gain = 0.055
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pmod_dac_ad5541a'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'controller', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           gen_read_init |                               00 |                               00
               gen_2_dac |                               01 |                               01
                gen_read |                               10 |                               10
                wait_dac |                               11 |                               11
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                               00 |                               00
                   pause |                               01 |                               01
                   ready |                               10 |                               10
               send_data |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pmod_dac_ad5541a'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 2     
	   4 Input   13 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 32    
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|dac_data_entity | dac_mem[0] | 16384x13      | LUT            | 
|dac_data_entity | dac_mem[0] | 16384x13      | LUT            | 
+----------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    18|
|2     |LUT1   |     3|
|3     |LUT2   |    48|
|4     |LUT3   |    58|
|5     |LUT4   |    32|
|6     |LUT5   |    43|
|7     |LUT6   |   215|
|8     |MUXF7  |    68|
|9     |MUXF8  |    15|
|10    |FDCE   |    54|
|11    |FDCP   |    13|
|12    |FDPE   |    16|
|13    |FDRE   |    78|
|14    |LDC    |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1639.039 ; gain = 703.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1639.039 ; gain = 605.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1639.039 ; gain = 703.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1639.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1639.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  FDCP => FDCP (FDCE, FDPE, LDCE, LUT3, VCC): 13 instances
  LDC => LDCE: 13 instances

The system cannot find the path specified.
Synth Design complete | Checksum: f3961166
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1639.039 ; gain = 1121.805
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1639.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Thesis/DAS_v2/DAS/DAS.runs/Jupyter_dac_top_0_0_synth_1/Jupyter_dac_top_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1639.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Thesis/DAS_v2/DAS/DAS.runs/Jupyter_dac_top_0_0_synth_1/Jupyter_dac_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Jupyter_dac_top_0_0_utilization_synth.rpt -pb Jupyter_dac_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 13 16:01:46 2024...
