

================================================================
== Synthesis Summary Report of 'setMem'
================================================================
+ General Information: 
    * Date:           Mon Apr  8 13:29:52 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        AXI_M
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------+------+------+---------+---------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |  Modules | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |    |           |           |     |
    |  & Loops | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +----------+------+------+---------+---------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ setMem  |     -|  0.00|       16|  160.000|         -|       17|     -|        no|  12 (4%)|   -|  3035 (2%)|  2929 (5%)|    -|
    +----------+------+------+---------+---------+----------+---------+------+----------+---------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+------------------+
| Interface     | Register | Offset | Width | Access | Description      |
+---------------+----------+--------+-------+--------+------------------+
| s_axi_control | a_1      | 0x10   | 32    | W      | Data signal of a |
| s_axi_control | a_2      | 0x14   | 32    | W      | Data signal of a |
| s_axi_control | b_1      | 0x1c   | 32    | W      | Data signal of b |
| s_axi_control | b_2      | 0x20   | 32    | W      | Data signal of b |
| s_axi_control | c_1      | 0x28   | 32    | W      | Data signal of c |
| s_axi_control | c_2      | 0x2c   | 32    | W      | Data signal of c |
+---------------+----------+--------+-------+--------+------------------+

* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| op   | ap_none | in        | 32       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | pointer  |
| b        | in        | pointer  |
| c        | out       | pointer  |
| op       | in        | pointer  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| a        | m_axi_gmem0   | interface |          |                               |
| a        | s_axi_control | register  | offset   | name=a_1 offset=0x10 range=32 |
| a        | s_axi_control | register  | offset   | name=a_2 offset=0x14 range=32 |
| b        | m_axi_gmem1   | interface |          |                               |
| b        | s_axi_control | register  | offset   | name=b_1 offset=0x1c range=32 |
| b        | s_axi_control | register  | offset   | name=b_2 offset=0x20 range=32 |
| c        | m_axi_gmem2   | interface |          |                               |
| c        | s_axi_control | register  | offset   | name=c_1 offset=0x28 range=32 |
| c        | s_axi_control | register  | offset   | name=c_2 offset=0x2c range=32 |
| op       | op            | port      |          |                               |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== Bind Op Report
================================================================
+---------------------+-----+--------+----------+-----+--------+---------+
| Name                | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------+-----+--------+----------+-----+--------+---------+
| + setMem            | 0   |        |          |     |        |         |
|   buff3_fu_208_p2   |     |        | buff3    | add | fabric | 0       |
|   buff3_1_fu_212_p2 |     |        | buff3_1  | sub | fabric | 0       |
+---------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + setMem          |           |           | 12   | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem0_m_axi_U   | interface | m_axi     | 4    |      |        |          |      |         |                  |
|   gmem1_m_axi_U   | interface | m_axi     | 4    |      |        |          |      |         |                  |
|   gmem2_m_axi_U   | interface | m_axi     | 4    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+--------------------------------------------------+-----------------------------+-------------------------------------+
| Type      | Options                                          | Location                    | Messages                            |
+-----------+--------------------------------------------------+-----------------------------+-------------------------------------+
| interface | s_axilite port = op bundle = operation depth = 1 | AXI_M/core.cpp:37 in setmem | unexpected pragma parameter 'depth' |
+-----------+--------------------------------------------------+-----------------------------+-------------------------------------+

* Valid Pragma Syntax
+-----------+-----------------------------------------+-----------------------------+
| Type      | Options                                 | Location                    |
+-----------+-----------------------------------------+-----------------------------+
| interface | m_axi port = a bundle = gmem0 depth = 1 | AXI_M/core.cpp:33 in setmem |
| interface | m_axi port = b bundle = gmem1 depth = 1 | AXI_M/core.cpp:34 in setmem |
| interface | m_axi port = c bundle = gmem2 depth = 1 | AXI_M/core.cpp:35 in setmem |
+-----------+-----------------------------------------+-----------------------------+


