

================================================================
== Vivado HLS Report for 'latcherfloat'
================================================================
* Date:           Wed Apr 24 19:07:40 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        latcherfloat
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffv900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 1, States = { 1 }

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_2 (6)  [1/1] 0.00ns  loc: latcherfloat.cpp:32
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_3 (7)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_V), !map !45

ST_1: StgValue_4 (8)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %out_V), !map !49

ST_1: StgValue_5 (9)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 %latch_V), !map !53

ST_1: StgValue_6 (10)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @latcherfloat_str) nounwind

ST_1: StgValue_7 (11)  [1/1] 0.00ns  loc: latcherfloat.cpp:29
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(float* %out_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_8 (12)  [1/1] 0.00ns  loc: latcherfloat.cpp:30
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(float* %in_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_9 (13)  [1/1] 0.00ns  loc: latcherfloat.cpp:31
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: latch_V_read (14)  [1/1] 0.00ns
codeRepl:8  %latch_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %latch_V)

ST_1: StgValue_11 (15)  [1/1] 0.00ns
codeRepl:9  call fastcc void @Block__proc(i1 %latch_V_read, float* %in_V, float* %out_V)

ST_1: StgValue_12 (16)  [1/1] 0.00ns  loc: latcherfloat.cpp:61
codeRepl:10  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
