

================================================================
== Vitis HLS Report for 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6'
================================================================
* Date:           Fri Nov 10 02:19:38 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_EMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1179|     1179|  58.950 us|  58.950 us|  1179|  1179|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_178_6  |     1177|     1177|         3|          1|          1|  1176|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       63|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       45|     -|
|Register             |        -|      -|       72|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       72|      108|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln178_fu_115_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln181_fu_149_p2               |         +|   0|  0|  17|          10|           9|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln178_fu_109_p2              |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln180_fu_132_p2              |      icmp|   0|  0|  11|          11|          10|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  63|          46|          35|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   11|         22|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_7_fu_56                |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_read_reg_187            |  32|   0|   32|          0|
    |i_7_fu_56                         |  11|   0|   11|          0|
    |i_reg_172                         |  11|   0|   11|          0|
    |i_reg_172_pp0_iter1_reg           |  11|   0|   11|          0|
    |icmp_ln178_reg_179                |   1|   0|    1|          0|
    |icmp_ln180_reg_183                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  72|   0|   72|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  kernel_stage4.1_Pipeline_VITIS_LOOP_178_6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  kernel_stage4.1_Pipeline_VITIS_LOOP_178_6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  kernel_stage4.1_Pipeline_VITIS_LOOP_178_6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  kernel_stage4.1_Pipeline_VITIS_LOOP_178_6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  kernel_stage4.1_Pipeline_VITIS_LOOP_178_6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  kernel_stage4.1_Pipeline_VITIS_LOOP_178_6|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                       gmem|       pointer|
|sext_ln178           |   in|   62|     ap_none|                                 sext_ln178|        scalar|
|bias2_l1_address0    |  out|   10|   ap_memory|                                   bias2_l1|         array|
|bias2_l1_ce0         |  out|    1|   ap_memory|                                   bias2_l1|         array|
|bias2_l1_we0         |  out|    1|   ap_memory|                                   bias2_l1|         array|
|bias2_l1_d0          |  out|   32|   ap_memory|                                   bias2_l1|         array|
|bias2_l2_address0    |  out|   10|   ap_memory|                                   bias2_l2|         array|
|bias2_l2_ce0         |  out|    1|   ap_memory|                                   bias2_l2|         array|
|bias2_l2_we0         |  out|    1|   ap_memory|                                   bias2_l2|         array|
|bias2_l2_d0          |  out|   32|   ap_memory|                                   bias2_l2|         array|
+---------------------+-----+-----+------------+-------------------------------------------+--------------+

