<!DOCTYPE html>
        <html>
        <head>
            <meta charset="UTF-8">
            <title>Trends</title>
            <style>
/* From extension vscode.github */
/*---------------------------------------------------------------------------------------------
 *  Copyright (c) Microsoft Corporation. All rights reserved.
 *  Licensed under the MIT License. See License.txt in the project root for license information.
 *--------------------------------------------------------------------------------------------*/

.vscode-dark img[src$=\#gh-light-mode-only],
.vscode-light img[src$=\#gh-dark-mode-only],
.vscode-high-contrast:not(.vscode-high-contrast-light) img[src$=\#gh-light-mode-only],
.vscode-high-contrast-light img[src$=\#gh-dark-mode-only] {
	display: none;
}

</style>
            <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.css">
<link href="https://cdn.jsdelivr.net/npm/katex-copytex@latest/dist/katex-copytex.min.css" rel="stylesheet" type="text/css">
        <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/Microsoft/vscode/extensions/markdown-language-features/media/markdown.css">
<link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/Microsoft/vscode/extensions/markdown-language-features/media/highlight.css">
<style>
            body {
                font-family: -apple-system, BlinkMacSystemFont, 'Segoe WPC', 'Segoe UI', system-ui, 'Ubuntu', 'Droid Sans', sans-serif;
                font-size: 14px;
                line-height: 1.6;
            }
        </style>
        <style>
.task-list-item {
    list-style-type: none;
}

.task-list-item-checkbox {
    margin-left: -20px;
    vertical-align: middle;
    pointer-events: none;
}
</style>
<style>
:root {
  --color-note: #0969da;
  --color-tip: #1a7f37;
  --color-warning: #9a6700;
  --color-severe: #bc4c00;
  --color-caution: #d1242f;
  --color-important: #8250df;
}

</style>
<style>
@media (prefers-color-scheme: dark) {
  :root {
    --color-note: #2f81f7;
    --color-tip: #3fb950;
    --color-warning: #d29922;
    --color-severe: #db6d28;
    --color-caution: #f85149;
    --color-important: #a371f7;
  }
}

</style>
<style>
.markdown-alert {
  padding: 0.5rem 1rem;
  margin-bottom: 16px;
  color: inherit;
  border-left: .25em solid #888;
}

.markdown-alert>:first-child {
  margin-top: 0
}

.markdown-alert>:last-child {
  margin-bottom: 0
}

.markdown-alert .markdown-alert-title {
  display: flex;
  font-weight: 500;
  align-items: center;
  line-height: 1
}

.markdown-alert .markdown-alert-title .octicon {
  margin-right: 0.5rem;
  display: inline-block;
  overflow: visible !important;
  vertical-align: text-bottom;
  fill: currentColor;
}

.markdown-alert.markdown-alert-note {
  border-left-color: var(--color-note);
}

.markdown-alert.markdown-alert-note .markdown-alert-title {
  color: var(--color-note);
}

.markdown-alert.markdown-alert-important {
  border-left-color: var(--color-important);
}

.markdown-alert.markdown-alert-important .markdown-alert-title {
  color: var(--color-important);
}

.markdown-alert.markdown-alert-warning {
  border-left-color: var(--color-warning);
}

.markdown-alert.markdown-alert-warning .markdown-alert-title {
  color: var(--color-warning);
}

.markdown-alert.markdown-alert-tip {
  border-left-color: var(--color-tip);
}

.markdown-alert.markdown-alert-tip .markdown-alert-title {
  color: var(--color-tip);
}

.markdown-alert.markdown-alert-caution {
  border-left-color: var(--color-caution);
}

.markdown-alert.markdown-alert-caution .markdown-alert-title {
  color: var(--color-caution);
}

</style>
        
        </head>
        <body class="vscode-body vscode-light">
            <p><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/t-AdvancedComputerArchitecture.html">Advanced Computer Architecture</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/t-ComparativeArchitectures.html">Comparative Architectures</a> Past Paper</p>
<p>Textbook: Hennessy, J. and Patterson, D. (2012). Computer architecture: a quantitative approach. Elsevier (3rd/4th/5th ed.)</p>
<h2 id="trends">Trends</h2>
<p>Early computers exploit <em>Bit</em>-Level Parallelism.</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2020p9q4.pdf">y2020p9q4 (a)</a></li>
</ul>
<h2 id="scalar-pipeline">Scalar pipeline</h2>
<p>Two-level branch predictor</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2019p8q3.pdf">y2019p8q3 (a)</a></li>
</ul>
<p>Branch Target Buffer (BTB)</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2023p8q1.pdf">y2023p8q1 (a,b)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2020p8q3.pdf">y2020p8q3 (b,c)</a></li>
</ul>
<p>Multiple / Diversified pipelines</p>
<p>Improvements</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p27q5.pdf">y2018p27q5 (a)</a>
<ul>
<li>I/D caches</li>
</ul>
</li>
</ul>
<h2 id="superscalar-pipeline">Superscalar pipeline</h2>
<p>Exploits <em>Instruction</em>-Level Parallelism.</p>
<p>Instruction Fetch, DEcode, [Rename], [Dispatch: static/dynamic scheduling], [Issue], EXecute, Memory, Write Back. <br/>
In-order dispatch: stall for data hazards; In-order issue: stall for structural hazards.</p>
<p>In-order vs out-of-order dispatch &amp; execution</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2023p8q1.pdf">y2023p8q1 (c,d)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2020p8q3.pdf">y2020p8q3 (a)</a>
<ul>
<li>pipeline diagrams</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p27q5.pdf">y2018p27q5 (b)</a>
<ul>
<li>power consumption</li>
</ul>
</li>
</ul>
<p>Rename: arch (or logical) register <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mo>→</mo></mrow><annotation encoding="application/x-tex">\rightarrow</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.3669em;"></span><span class="mrel">→</span></span></span></span> <strong>physical</strong> of the last destination targeted.</p>
<ul>
<li>to remove false (or name) dependencies (anti-:WaR, output:WaW).
<ul>
<li>Register Map Table (RMT), Free <strong>Physical Register</strong> List (FPRL);</li>
<li>VLIW: Rotating Register File (RRF).</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2024p8q1.pdf">y2024p8q1 (a)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2019p8q3.pdf">y2019p8q3 (b)</a></li>
</ul>
<p>Hardware-based speculation</p>
<p>Load bypassing</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p27q5.pdf">y2018p27q5 (c)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2021p9q4.pdf">y2021p9q4 (a.b)</a>
<ul>
<li>memory-carried dependencies</li>
</ul>
</li>
</ul>
<p>Store queue / buffer</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2024p8q1.pdf">y2024p8q1 (b)</a></li>
</ul>
<p>ReOrder Buffer (ROB) [precise exceptions]</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2024p8q1.pdf">y2024p8q1 (c)</a>
<ul>
<li>ROB vs Unified <strong>Physical</strong> RF</li>
</ul>
</li>
</ul>
<h2 id="software-ilp-vliw">Software ILP (VLIW)</h2>
<p>Exploits <em>Instruction</em>-Level Parallelism via <em>static scheduling</em> (<strong>out-of-order</strong>).</p>
<p>Memory reference speculation</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p27q5.pdf">y2018p27q5 (d)</a></li>
</ul>
<p>Variable-length bundles of independent instructions</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2021p8q3.pdf">y2021p8q3 (b)</a></li>
</ul>
<h2 id="multi-threaded-processors">Multi-threaded processors</h2>
<p>Exploits <em>Thread</em>-Level Parallelism.</p>
<p>Coarse-grained MT</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2024p9q1.pdf">y2024p9q1 (a)</a></li>
</ul>
<p>Fine-grained MT</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2024p9q1.pdf">y2024p9q1 (b)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2021p8q3.pdf">y2021p8q3 (a)</a>
<ul>
<li>VLIW vs fine-grained multi-threaded</li>
<li>round-robin thread schedule, functional units</li>
</ul>
</li>
</ul>
<p>SMT</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2024p9q1.pdf">y2024p9q1 (c)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2020p9q4.pdf">y2020p9q4 (b,c)</a>
<ul>
<li>threads characteristics</li>
<li>SMT vs Multi-core</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p8q2.pdf">y2018p8q2 (d)</a>
<ul>
<li>(store) multi-copy atomic</li>
</ul>
</li>
</ul>
<h2 id="memory-hierarchy">Memory hierarchy</h2>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p9q1.pdf">y2022p9q1 (b)</a></li>
</ul>
<p>cache</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p8q1.pdf">y2022p8q1 (b)</a>
<ul>
<li>non-inclusive</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p8q2.pdf">y2018p8q2 (c)</a>
<ul>
<li>merging or coalescing write-buffer</li>
</ul>
</li>
</ul>
<h2 id="vector-processors--simd">Vector processors / SIMD</h2>
<p>Exploits <em>Data</em>-Level Parallelism.</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2021p8q3.pdf">y2021p8q3 (a.iv)</a>
<ul>
<li>VLIW vs SIMD</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p9q1.pdf">y2022p9q1 (a)</a></li>
</ul>
<h2 id="multi-core-processors">Multi-core processors</h2>
<p>Exploits <em>Chip</em> Multiprocessing.</p>
<p>Cache coherence: snoopy protocol</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p8q1.pdf">y2022p8q1 (a)</a>
<ul>
<li>Ring interconnect</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2019p9q4.pdf">y2019p9q4 (e)</a>
<ul>
<li>MESI</li>
</ul>
</li>
</ul>
<p>Cache coherence: directory protocol</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p8q1.pdf">y2022p8q1 (c,d)</a>
<ul>
<li>hierarchy of on-chip caches</li>
</ul>
</li>
</ul>
<p>Memory consistency: SC vs TSO, store atomicity</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p8q2.pdf">y2018p8q2 (a-d)</a>
<ul>
<li>SMT, (store) multi-copy atomic</li>
</ul>
</li>
</ul>
<p>On-chip interconnection network</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2019p9q4.pdf">y2019p9q4 (a)</a>
<ul>
<li>virtual channels</li>
</ul>
</li>
</ul>
<h2 id="specialised-processors">Specialised processors</h2>
<p>Exploits <em>Accelerator</em>-Level Parallelism.</p>
<p>Domain-Specific Accelerators (DSA)</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2023p9q1.pdf">y2023p9q1</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p8q1.pdf">y2022p8q1 (e)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2021p9q4.pdf">y2021p9q4 (c)</a>
<ul>
<li>Multicore; DSA(s)</li>
</ul>
</li>
</ul>

            <script async src="https://cdn.jsdelivr.net/npm/katex-copytex@latest/dist/katex-copytex.min.js"></script>
            
        </body>
        </html>