// Seed: 3101544246
module module_0;
  wire id_1;
  module_3 modCall_1 ();
  assign modCall_1.id_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    output tri id_7,
    input uwire id_8,
    input tri id_9
);
  wire id_11, id_12, id_13;
  parameter id_14 = -1 < 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_3 ();
  assign id_1 = -1;
  wire id_2;
  assign id_1 = id_1;
  assign id_1 = (1 - 1) ? -1 : id_1;
  wor id_3;
  bit id_4 = id_1;
  reg id_5, id_6 = -1 - -1;
  timeprecision 1ps;
  logic [7:0] id_7;
  assign id_3 = 1'b0;
  always id_5 <= -1 ? id_4 : -1;
  id_8(
      id_4, id_5, id_7[-1 :-1]
  );
endmodule
