#include "cpu/include/Dialect/TritonCPU/IR/Dialect.h"
#include "cpu/include/Dialect/TritonCPU/Transforms/Passes.h"
#include "cpu/include/TritonCPUToLLVM/Passes.h"
#include "npu/include/Dialect/TritonTenstorrent/Transforms/Passes.h"
#include "npu/include/TritonNPUToTenstorrent/Passes.h"

#include "mlir/Pass/PassManager.h"
#include "llvm/IR/Module.h"
#include "llvm/TargetParser/Host.h"

// TODO: conditionally include based on if we're building with tenstorrent
// support
#include "ttmlir/Dialect/TTKernel/IR/TTKernel.h"

#include <pybind11/pybind11.h>

#include <iostream>

namespace py = pybind11;

std::string getDefaultTargerOrProcessTriple() {
  // Return process triple iff the default target triple is empty.
  std::string triple = llvm::sys::getDefaultTargetTriple();
  if (triple.empty()) {
    // host
    triple = llvm::sys::getProcessTriple();
  }
  return triple;
}

void init_triton_cpu_passes(py::module &&m) {
  m.def("add_to_llvmir", [](mlir::PassManager &pm) {
    pm.addPass(mlir::triton::cpu::createConvertTritonCPUToLLVMPass());
  });
  m.def("add_allocate_shared_memory", [](mlir::PassManager &pm) {
    pm.addPass(mlir::triton::cpu::createAllocateSharedMemoryPass());
  });
  m.def("add_shared_memory_global_conversion", [](mlir::PassManager &pm) {
    pm.addPass(mlir::triton::cpu::createSharedMemoryGlobalConversionPass());
  });
  m.def("add_masked_ops_to_llvm", [](mlir::PassManager &pm) {
    pm.addPass(mlir::triton::cpu::createConvertMaskedOpsToLLVM());
  });
}

void init_triton_npu_passes_tenstorrent(py::module &&m) {
  m.def("add_to_kernel_dialect", [](mlir::PassManager &pm) {
    pm.addPass(mlir::triton::npu::createConvertTritonNPUToTenstorrentPass());
  });
  m.def("add_core_specialize", [](mlir::PassManager &pm) {
    pm.addPass(mlir::triton::cpu::createCoreSpecialize());
  });
  m.def("convert_triton_func_to_func", [](mlir::PassManager &pm) {
    pm.addPass(mlir::triton::npu::createConvertTritonFuncToFunc());
  });
  m.def("add_propagate_register_indices", [](mlir::PassManager &pm) {
    pm.addPass(
        mlir::triton::npu::createTritonTenstorrentPropagateRegisterIndices());
  });
  m.def("add_ptr_rotate", [](mlir::PassManager &pm) {
    pm.addPass(mlir::triton::npu::createTritonTenstorrentPtrRotate());
  });
  m.def("add_convert_compute_ops", [](mlir::PassManager &pm) {
    pm.addPass(mlir::triton::npu::createTritonTenstorrentConvertComputeOps());
  });
  m.def("add_to_ttkernel_dialect", [](mlir::PassManager &pm) {
    pm.addPass(mlir::triton::npu::createConvertTritonNPUToTTKernel());
  });
}

void init_triton_cpu_passes_ttgpuir(py::module &&m) {
  m.def("add_coalesce", [](mlir::PassManager &pm) {
    pm.addPass(mlir::triton::cpu::createTritonCPUCoalesce());
  });
}

void init_triton_cpu(py::module &&m) {
  auto passes = m.def_submodule("passes");
  // Triton to TritonGPU passes specific to the Triton CPU plugin
  init_triton_cpu_passes_ttgpuir(passes.def_submodule("ttgpuir"));
  // TritonGPU to LLVM passes specific to the Triton CPU plugin
  init_triton_cpu_passes(passes.def_submodule("ttcpuir"));

  init_triton_npu_passes_tenstorrent(passes.def_submodule("tenstorrent"));

  m.def("load_dialects",
        [](mlir::MLIRContext &context, const std::string &device) {
          mlir::DialectRegistry registry;
          registry.insert<mlir::triton::cpu::TritonCPUDialect>();

          if (device == "Tenstorrent") {
            // register tenstorrent dialects
            registry.insert<mlir::tt::ttkernel::TTKernelDialect>();
          }

          context.appendDialectRegistry(registry);
          context.loadAllAvailableDialects();
        });

  m.def("get_default_target_triple",
        []() { return getDefaultTargerOrProcessTriple(); });

  m.def("get_processor_name",
        []() { return llvm::sys::getHostCPUName().str(); });

  m.def("attach_target_triple",
        [](llvm::Module *module, const std::string &triple) {
          module->setTargetTriple(llvm::Triple(triple));
        });
}
