0.7
2020.2
Oct 19 2021
03:16:22
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/AESL_automem_d_in.v,1699350727,systemVerilog,,,,AESL_automem_d_in,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/AESL_automem_d_out.v,1699350727,systemVerilog,,,,AESL_automem_d_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/csv_file_dump.svh,1699350727,verilog,,,,,,,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/dataflow_monitor.sv,1699350727,systemVerilog,C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/nodf_module_interface.svh;C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/upc_loop_interface.svh,,C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/dump_file_agent.svh;C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/csv_file_dump.svh;C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/sample_agent.svh;C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/loop_sample_agent.svh;C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/sample_manager.svh;C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/nodf_module_interface.svh;C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/nodf_module_monitor.svh;C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/upc_loop_interface.svh;C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/dump_file_agent.svh,1699350727,verilog,,,,,,,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/fifo_para.vh,1699350727,verilog,,,,,,,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/lab5_z1.autotb.v,1699350727,systemVerilog,,,C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/fifo_para.vh,apatb_lab5_z1_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/lab5_z1.v,1699350721,systemVerilog,,,,lab5_z1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/lab5_z1_flow_control_loop_pipe.v,1699350722,systemVerilog,,,,lab5_z1_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/loop_sample_agent.svh,1699350727,verilog,,,,,,,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/nodf_module_interface.svh,1699350727,verilog,,,,nodf_module_intf,,,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/nodf_module_monitor.svh,1699350727,verilog,,,,,,,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/sample_agent.svh,1699350727,verilog,,,,,,,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/sample_manager.svh,1699350727,verilog,,,,,,,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/upc_loop_interface.svh,1699350727,verilog,,,,upc_loop_intf,,,,,,,,
C:/Xilinx_trn/HLS2023/lab5_z1/lab5_z1/sol4_1/sim/verilog/upc_loop_monitor.svh,1699350727,verilog,,,,,,,,,,,,
