ISim log file
Running: C:\Users\86181\Desktop\P7\mips\mips_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/86181/Desktop/P7/mips/mips_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/86181/Desktop/P7/mips/CPU.v" Line 196.  For instance CPU/stageE/, width 1 of formal port CalType is not equal to width 2 of actual signal CalType.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: File code.txt referenced on C:/Users/86181/Desktop/P7/mips/IM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.Finished circuit initialization process.
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: File code.txt referenced on C:/Users/86181/Desktop/P7/mips/IM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.Finished circuit initialization process.
