

================================================================
== Vitis HLS Report for 'bit_reverse'
================================================================
* Date:           Fri Jun 30 11:19:40 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |     2048|     2048|         3|          2|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       47|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      124|    -|
|Register             |        -|     -|      103|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      103|      171|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_154_p2         |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_158           |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_fu_148_p2        |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln22_fu_186_p2        |      icmp|   0|  0|  11|          11|          11|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  47|          36|          28|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |OUT_I_address0               |  14|          3|   10|         30|
    |OUT_I_d0                     |  14|          3|   32|         96|
    |OUT_R_address0               |  14|          3|   10|         30|
    |OUT_R_d0                     |  14|          3|   32|         96|
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|   11|         22|
    |i_fu_44                      |   9|          2|   11|         22|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 124|         27|  111|        307|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |X_I_load_reg_267             |  32|   0|   32|          0|
    |X_R_load_reg_262             |  32|   0|   32|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_cast42_reg_226             |  11|   0|   64|         53|
    |i_fu_44                      |  11|   0|   11|          0|
    |icmp_ln20_reg_222            |   1|   0|    1|          0|
    |icmp_ln22_reg_238            |   1|   0|    1|          0|
    |zext_ln22_reg_232            |  10|   0|   64|         54|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 103|   0|  210|        107|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|X_R_address0    |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce0         |  out|    1|   ap_memory|           X_R|         array|
|X_R_q0          |   in|   32|   ap_memory|           X_R|         array|
|X_R_address1    |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce1         |  out|    1|   ap_memory|           X_R|         array|
|X_R_q1          |   in|   32|   ap_memory|           X_R|         array|
|X_I_address0    |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce0         |  out|    1|   ap_memory|           X_I|         array|
|X_I_q0          |   in|   32|   ap_memory|           X_I|         array|
|X_I_address1    |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce1         |  out|    1|   ap_memory|           X_I|         array|
|X_I_q1          |   in|   32|   ap_memory|           X_I|         array|
|OUT_R_address0  |  out|   10|   ap_memory|         OUT_R|         array|
|OUT_R_ce0       |  out|    1|   ap_memory|         OUT_R|         array|
|OUT_R_we0       |  out|    1|   ap_memory|         OUT_R|         array|
|OUT_R_d0        |  out|   32|   ap_memory|         OUT_R|         array|
|OUT_I_address0  |  out|   10|   ap_memory|         OUT_I|         array|
|OUT_I_ce0       |  out|    1|   ap_memory|         OUT_I|         array|
|OUT_I_we0       |  out|    1|   ap_memory|         OUT_I|         array|
|OUT_I_d0        |  out|   32|   ap_memory|         OUT_I|         array|
+----------------+-----+-----+------------+--------------+--------------+

