
---------- Begin Simulation Statistics ----------
final_tick                                17365612500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137532                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678104                       # Number of bytes of host memory used
host_op_rate                                   138449                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   243.11                       # Real time elapsed on the host
host_tick_rate                               71430423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    33435635                       # Number of instructions simulated
sim_ops                                      33658747                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017366                       # Number of seconds simulated
sim_ticks                                 17365612500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.190245                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2008300                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2109775                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                162                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32602                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1009140                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             100093                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          100484                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              391                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3219757                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1104747                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27160                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 126906486                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3325919                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             32185                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    3208599                       # Number of branches committed
system.cpu.commit.bw_lim_events                285042                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          270955                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             33435635                       # Number of instructions committed
system.cpu.commit.committedOps               33658747                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     27675402                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.216197                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.571488                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11840244     42.78%     42.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8714964     31.49%     74.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1510929      5.46%     79.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2775549     10.03%     89.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1575161      5.69%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       899961      3.25%     98.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          371      0.00%     98.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        73181      0.26%     98.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       285042      1.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     27675402                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1100703                       # Number of function calls committed.
system.cpu.commit.int_insts                  32651744                       # Number of committed integer instructions.
system.cpu.commit.loads                       8426837                       # Number of loads committed
system.cpu.commit.membars                          52                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         21388845     63.55%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             155      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            4      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8426837     25.04%     88.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3842906     11.42%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          33658747                       # Class of committed instruction
system.cpu.commit.refs                       12269743                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    33435635                       # Number of Instructions Simulated
system.cpu.committedOps                      33658747                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.830999                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.830999                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 69108                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   468                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2006237                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               34129025                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 10893660                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  16728669                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  32228                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                100722                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  2227                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3219757                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  10864684                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      16790718                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  9935                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       33998574                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           590                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   65368                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.115881                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           10901845                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3213140                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.223631                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           27725892                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.235375                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.237944                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10971088     39.57%     39.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7036742     25.38%     64.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1939059      6.99%     71.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7779003     28.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             27725892                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           59089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                32270                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3209396                       # Number of branches executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.219174                       # Inst execution rate
system.cpu.iew.exec_refs                     12315149                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    3870159                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   18466                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8493681                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 68                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              3900284                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            34004935                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8444990                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             58662                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              33874735                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9551                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  32228                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9553                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            36884                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        66844                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        57378                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             32                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1519                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          30751                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22116319                       # num instructions consuming a value
system.cpu.iew.wb_count                      33857225                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.980696                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21689390                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.218544                       # insts written-back per cycle
system.cpu.iew.wb_sent                       33857324                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 33144509                       # number of integer regfile reads
system.cpu.int_regfile_writes                26772542                       # number of integer regfile writes
system.cpu.ipc                               1.203371                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.203371                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                44      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              21596357     63.64%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  164      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8466363     24.95%     88.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3870465     11.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               33933397                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      581405                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017134                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    9652      1.66%      1.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     61      0.01%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 161541     27.78%     29.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                410151     70.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               34514758                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           96174481                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     33857225                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          34351148                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   34004812                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  33933397                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 120                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          346184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               390                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       599828                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      27725892                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.223888                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.845238                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5480428     19.77%     19.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12489886     45.05%     64.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7905647     28.51%     93.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1767507      6.37%     99.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               82424      0.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        27725892                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.221286                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3565                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               15                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8493681                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3900284                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12298577                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    206                       # number of misc regfile writes
system.cpu.numCycles                         27784981                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   30716                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              29927366                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               35                       # Number of times there has been no free registers
system.cpu.rename.IdleCycles                 10946394                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    94                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             147927859                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               34028305                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            30237585                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  16678022                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  34435                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  32228                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                 71913                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles                 35468                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   310218                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         33447803                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3064                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 73                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3786                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             66                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               32                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     61319905                       # The number of ROB reads
system.cpu.rob.rob_writes                    67909895                       # The number of ROB writes
system.cpu.timesIdled                             635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2008                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        34546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        70066                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  17365612500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                873                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1134                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1134                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           874                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       128448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  128448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2008                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2008    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2008                       # Request fanout histogram
system.membus.respLayer1.occupancy           10585125                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             2768250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17365612500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             26297                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          298                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              92                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9237                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           791                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25508                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       103721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                105600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        69632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4408576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4478208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            35536                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001520                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038953                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  35482     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     54      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              35536                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           86838750                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65149368                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1483122                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  17365612500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   57                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                33461                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33518                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  57                       # number of overall hits
system.l2.overall_hits::.cpu.data               33461                       # number of overall hits
system.l2.overall_hits::total                   33518                       # number of overall hits
system.l2.demand_misses::.cpu.inst                734                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1284                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2018                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               734                       # number of overall misses
system.l2.overall_misses::.cpu.data              1284                       # number of overall misses
system.l2.overall_misses::total                  2018                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    104793125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        165568125                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60775000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    104793125                       # number of overall miss cycles
system.l2.overall_miss_latency::total       165568125                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              791                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                35536                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             791                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               35536                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.927939                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.036955                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056787                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.927939                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.036955                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056787                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82799.727520                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81614.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82045.651635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82799.727520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81614.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82045.651635                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2008                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2008                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51221875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     87774125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    138996000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51221875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     87774125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    138996000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.924147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.036753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056506                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.924147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.036753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056506                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70070.964432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68734.631950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69221.115538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70070.964432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68734.631950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69221.115538                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        34140                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34140                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        34140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          283                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              283                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          283                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          283                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              8103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8103                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1134                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     91687500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      91687500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.122767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.122767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80853.174603                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80853.174603                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     77222500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     77222500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.122767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.122767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68097.442681                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68097.442681                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          734                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              734                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60775000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60775000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          791                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            791                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.927939                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.927939                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82799.727520                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82799.727520                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          731                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          731                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51221875                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51221875                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.924147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.924147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70070.964432                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70070.964432                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13105625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13105625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        25508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005881                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005881                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87370.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87370.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10551625                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10551625                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73787.587413                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73787.587413                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17365612500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1685.280076                       # Cycle average of tags in use
system.l2.tags.total_refs                       70017                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2007                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.886398                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       466.525407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1218.754670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.028474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.074387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.102861                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1690                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.122498                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    562231                       # Number of tag accesses
system.l2.tags.data_accesses                   562231                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17365612500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          46784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          81728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             128512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        46784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46784                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2008                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2694060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4706313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7400372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2694060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2694060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2694060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4706313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              7400372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000638750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8449                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2008                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     13402125                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                51052125                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6674.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25424.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1694                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2008                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    413.298701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   236.096282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   385.741135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          103     33.44%     33.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           50     16.23%     49.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21      6.82%     56.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      8.44%     64.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      3.90%     68.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      5.84%     74.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.30%     75.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.30%     77.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           70     22.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          308                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 128512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  128512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         7.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      7.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17365533125                       # Total gap between requests
system.mem_ctrls.avgGap                    8648173.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        46784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        81728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2694059.884153237101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4706312.547282740474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19105625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     31946500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26136.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25016.84                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    84.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               506940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               261855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2191980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1370647200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        287085630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6426638880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8087332485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.709602                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16705138750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    579800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     80673750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1735020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               907005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            12145140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1370647200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        314750580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6403342080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8103527025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.642166                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16644390625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    579800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    141421875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     17365612500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17365612500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10863731                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10863731                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10863731                       # number of overall hits
system.cpu.icache.overall_hits::total        10863731                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          953                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            953                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          953                       # number of overall misses
system.cpu.icache.overall_misses::total           953                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     74314374                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74314374                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     74314374                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74314374                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10864684                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10864684                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10864684                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10864684                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77979.406086                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77979.406086                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77979.406086                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77979.406086                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          148                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           74                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          298                       # number of writebacks
system.cpu.icache.writebacks::total               298                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          162                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          162                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          791                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          791                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          791                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          791                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63027500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63027500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63027500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63027500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79680.783818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79680.783818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79680.783818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79680.783818                       # average overall mshr miss latency
system.cpu.icache.replacements                    298                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10863731                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10863731                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          953                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           953                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     74314374                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74314374                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10864684                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10864684                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77979.406086                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77979.406086                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          162                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          791                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          791                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63027500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63027500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79680.783818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79680.783818                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17365612500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           413.475925                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10864521                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               790                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13752.558228                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   413.475925                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.807570                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.807570                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          43459526                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         43459526                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17365612500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17365612500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17365612500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17365612500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17365612500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     12110188                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12110188                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12110188                       # number of overall hits
system.cpu.dcache.overall_hits::total        12110188                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        44771                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          44771                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        44771                       # number of overall misses
system.cpu.dcache.overall_misses::total         44771                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    878941874                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    878941874                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    878941874                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    878941874                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12154959                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12154959                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12154959                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12154959                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003683                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003683                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003683                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19631.946439                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19631.946439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19631.946439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19631.946439                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          288                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34140                       # number of writebacks
system.cpu.dcache.writebacks::total             34140                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10026                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10026                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34745                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34745                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34745                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34745                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    609383125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    609383125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    609383125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    609383125                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002859                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002859                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002859                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002859                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17538.728594                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17538.728594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17538.728594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17538.728594                       # average overall mshr miss latency
system.cpu.dcache.replacements                  34232                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      8377581                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8377581                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        30283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    508649375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    508649375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8407864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8407864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16796.531883                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16796.531883                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4775                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4775                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        25508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    393793750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    393793750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003034                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003034                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15438.048847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15438.048847                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3732607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3732607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        14488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    370292499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    370292499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      3747095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3747095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003866                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003866                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 25558.565641                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25558.565641                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9237                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9237                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    215589375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    215589375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002465                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002465                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23339.761286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23339.761286                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       133125                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       133125                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 66562.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66562.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17365612500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.549506                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12145033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34744                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            349.557708                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            173750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.549506                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997167                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997167                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48654992                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48654992                       # Number of data accesses

---------- End Simulation Statistics   ----------
