#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_1KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v"
Verilog syntax check successful!
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v changed - recompiling
Selecting top level module full_system
@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":2810:7:2810:9|Synthesizing module PLL

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":260:7:260:12|Synthesizing module PLLINT

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":1229:7:1229:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":2051:7:2051:9|Synthesizing module VCC

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v":5:7:5:15|Synthesizing module CLK_26MHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_1KHZ.v":13:7:13:25|Synthesizing module clock_div_1MHZ_1KHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v":13:7:13:25|Synthesizing module clock_div_1MHZ_10HZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v":13:7:13:27|Synthesizing module clock_div_1MHZ_100KHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v":13:7:13:26|Synthesizing module clock_div_26MHZ_1MHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":13:7:13:24|Synthesizing module geig_data_handling

@W: CL265 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":47:0:47:5|Pruning bit 1 of shift_reg[1:0] -- not in use ...

@W: CL113 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Feedback mux created for signal ID_GEIG[7:0].
@W: CL250 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[7] assign 0, register removed by optimization
@W: CL251 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[6] assign 1, register removed by optimization
@W: CL250 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[5:3] assign 0, register removed by optimization
@W: CL251 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[2:0] assign 1, register removed by optimization
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[3] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[4] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[5] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[7] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[48] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[50] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[52] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[54] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[56] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[58] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[60] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[62] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[64] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[66] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[68] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[70] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[72] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[74] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[76] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[78] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 78 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 76 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 74 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 72 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 70 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 68 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 66 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 64 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 62 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 60 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 58 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 56 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 54 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 52 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 50 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 48 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 7 of G_DATA_STACK[79:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bits 5 to 3 of G_DATA_STACK[79:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":21:7:21:19|Synthesizing module mag_test_data

@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Feedback mux created for signal mag_dat[79:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":22:7:22:23|Synthesizing module memory_controller

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":87:0:87:5|Optimizing register bit num_cycles[1] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":87:0:87:5|Pruning register bit 1 of num_cycles[2:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":21:7:21:19|Synthesizing module orbit_control

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":56:0:56:5|Pruning register full_read_address[18:0] 

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":56:0:56:5|Pruning register full_write_address[18:0] 

@W: CL265 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":56:0:56:5|Pruning bit 1 of enable_buffer[1:0] -- not in use ...

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v":27:7:27:28|Synthesizing module read_address_traversal

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v":21:7:21:17|Synthesizing module read_buffer

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v":21:7:21:17|Synthesizing module reset_pulse

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v":21:7:21:18|Synthesizing module spi_data_out

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":1:7:1:16|Synthesizing module spi_master

@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal mosi_d; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal state_d[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal new_data_d; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal ctr_d[2:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal sck_d[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal data_out_d[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal data_d[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal busy_enable; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal chip_rdy_a; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":22:7:22:22|Synthesizing module spi_mode_config2

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Pruning register tx_init_next_hold 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":21:7:21:20|Synthesizing module sram_interface

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit ce to a constant 0
@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Pruning register ce 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v":13:7:13:15|Synthesizing module timestamp

@W: CS142 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v":13:33:13:41|Range of port TIMESTAMP in port declaration and body are different.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v":22:7:22:29|Synthesizing module write_address_traversal

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v":9:7:9:17|Synthesizing module full_system

@W: CL168 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v":407:20:407:40|Pruning instance clock_div_1MHZ_1KHZ_0 -- not in use ...

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit read_counter[2] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit read_counter[3] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit write_counter[1] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit write_counter[2] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit write_counter[3] to a constant 0
@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Pruning register bits 3 to 1 of write_counter[3:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Pruning register bits 3 to 2 of read_counter[3:0] 

@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Trying to extract state machine for register tx_state
Extracted state machine for register tx_state
State machine has 5 reachable states with original encodings of:
   000
   001
   011
   100
   111
@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Trying to extract state machine for register chip_state
Extracted state machine for register chip_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v":66:0:66:5|Trying to extract state machine for register init_stage
Extracted state machine for register init_stage
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":40:0:40:5|Optimizing register bit cntr[13] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":40:0:40:5|Pruning register bit 13 of cntr[13:0] 

@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[0] is always 1, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[1] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[2] is always 1, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[3] is always 1, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[4] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[5] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[6] is always 1, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[7] is always 0, optimizing ...
@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Pruning register bits 7 to 0 of mag_dat[79:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bits 2 to 1 of G_DATA_STACK[2:0] 


At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 85MB peak: 175MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Apr 08 14:53:21 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 08 14:53:22 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:05s realtime, 0h:00m:03s cputime
# Fri Apr 08 14:53:22 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\full_system_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 08 14:53:24 2016

###########################################################]
Pre-mapping Report

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system_scck.rpt 
Printing clock  summary report in "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)

@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v":206:4:206:9|Removing sequential instance new_data_q of view:PrimLib.dffre(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v":99:4:99:5|Removing sequential instance new_data_d of view:PrimLib.latr(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



@S |Clock Summary
*****************

Start                                            Requested     Requested     Clock        Clock              
Clock                                            Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                     100.0 MHz     10.000        inferred     Inferred_clkgroup_9
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_5
clock_div_26MHZ_1MHZ|clk_out_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_6
memory_controller|next_read_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_4
memory_controller|next_write_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     10.000        inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                   100.0 MHz     10.000        inferred     Inferred_clkgroup_8
spi_mode_config2|next_b_inferred_clock           100.0 MHz     10.000        inferred     Inferred_clkgroup_3
spi_mode_config2|ss_b_inferred_clock             100.0 MHz     10.000        inferred     Inferred_clkgroup_2
=============================================================================================================

@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v":36:0:36:5|Found inferred clock memory_controller|next_write_inferred_clock which controls 19 sequential elements including write_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 225 sequential elements including geig_data_handling_0.min_counter[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v":206:4:206:9|Found inferred clock spi_mode_config2|ss_b_inferred_clock which controls 50 sequential elements including spi_master_0.state_q[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Found inferred clock spi_mode_config2|next_b_inferred_clock which controls 11 sequential elements including read_buffer_0.byte_out[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v":41:0:41:5|Found inferred clock memory_controller|next_read_inferred_clock which controls 19 sequential elements including read_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":47:0:47:5|Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock which controls 17 sequential elements including geig_data_handling_0.geig_counts[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v":22:0:22:5|Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock which controls 36 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 564 sequential elements including memory_controller_0.write_count[2:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Found inferred clock spi_master|busy_inferred_clock which controls 71 sequential elements including spi_mode_config2_0.byte_out_a[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v":23:0:23:5|Found inferred clock CLK_26MHZ|GLA_inferred_clock which controls 91 sequential elements including clock_div_26MHZ_1MHZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 113MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 08 14:53:26 2016

###########################################################]
Map & Optimize Report

Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[79],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[77]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[77],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[75]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[75],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[73]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[73],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[71]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[71],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[69]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[69],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[67]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[67],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[65]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[65],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[63]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[63],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[61]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[61],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[59]
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Removing sequential instance num_cycles[2] of view:PrimLib.dffre(prim) in hierarchy view:work.memory_controller(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Boundary register num_cycles[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":927:4:927:9|Removing sequential instance mem_enable_b of view:PrimLib.dffre(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":927:4:927:9|Boundary register mem_enable_b packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance mem_enable_a of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Boundary register mem_enable_a packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v":31:19:31:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_100khz.v":30:19:30:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v":32:19:32:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":47:0:47:5|Found counter in view:work.geig_data_handling(verilog) inst geig_counts[15:0]
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":33:20:33:33|Found 10-bit incrementor, 'un2_min_counter[9:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\mag_test_data.v":42:11:42:19|Found 16-bit incrementor, 'un3_x_data[15:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\mag_test_data.v":43:11:43:19|Found 16-bit incrementor, 'un3_y_data[15:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\mag_test_data.v":44:11:44:19|Found 16-bit incrementor, 'un3_z_data[15:0]'
@N: MF179 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":176:8:176:30|Found 3 bit by 3 bit '<' comparator, 'cmd_out12'
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[50] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[52] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[54] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[56] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[58] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[60] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[62] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[64] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[66] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[68] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[70] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[72] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[74] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[76] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[78] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[7] reduced to a combinational gate by constant propagation
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[1] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[48] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[3] is always 0, optimizing ...
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v":40:0:40:5|Found counter in view:work.orbit_control(verilog) inst cntr[12:0]
@N: MF176 |Default generator successful 
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v":41:0:41:5|Found counter in view:work.read_address_traversal(verilog) inst address[17:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":927:4:927:9|Found counter in view:work.spi_mode_config2(verilog) inst rst_cntr[10:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Found counter in view:work.spi_mode_config2(verilog) inst tx_exit_counter[2:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Found counter in view:work.spi_mode_config2(verilog) inst poll_interupt_counter[3:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":927:4:927:9|Found counter in view:work.spi_mode_config2(verilog) inst rx_ss_counter[3:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":927:4:927:9|Found counter in view:work.spi_mode_config2(verilog) inst poll_ss_counter[3:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":927:4:927:9|Found counter in view:work.spi_mode_config2(verilog) inst tx_ss_counter[2:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":927:4:927:9|Found counter in view:work.spi_mode_config2(verilog) inst idle_ss_counter[2:0]
Encoding state machine tx_state[4:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   011 -> 00100
   100 -> 01000
   111 -> 10000
Encoding state machine chip_state[7:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance tx_free_bytes[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Boundary register tx_free_bytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance chip_state[7] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance chip_state[6] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance chip_state[5] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance chip_state[4] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance chip_state[3] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance chip_state[2] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance chip_state[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\timestamp.v":19:0:19:5|Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v":36:0:36:5|Found counter in view:work.write_address_traversal(verilog) inst address[17:0]

Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 142MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 131MB peak: 143MB)

@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[6] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[5] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[4] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[3] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[2] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[1] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[0] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":111:4:111:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:05s; Memory used current: 131MB peak: 148MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:05s; Memory used current: 132MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:08s; Memory used current: 134MB peak: 148MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:08s; Memory used current: 132MB peak: 148MB)


Finished preparing to map (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 134MB peak: 148MB)


Finished technology mapping (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 165MB peak: 168MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                        Fanout, notes                   
----------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                           972 : 896 asynchronous set/reset
geig_data_handling_0.G_DATA_STACK_1[0] / Q        43                              
spi_master_0.chip_rdy / Q                         27                              
sram_interface_0.weVAL / Q                        32                              
spi_mode_config2_0.config_cntr_b[1] / Q           25                              
spi_mode_config2_0.config_cntr_b[2] / Q           26                              
spi_mode_config2_0.byte_tracker_b / Q             28                              
memory_controller_0.write_m5 / Y                  83                              
spi_mode_config2_0.N_57_i_0_o2 / Y                28                              
memory_controller_0.un1_schedule_20 / Y           102                             
memory_controller_0.data_buffer_4_sn_m1_0 / Y     79                              
memory_controller_0.num_cycles11_0 / Y            72                              
memory_controller_0.un1_MAG_DATA_NE / Y           157                             
memory_controller_0.un1_GEIG_DATA_NE / Y          122                             
geig_data_handling_0.m8 / Y                       41                              
==================================================================================

@N: FP130 |Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock 
@N: FP130 |Promoting Net spi_master_0_busy on CLKINT  spi_master_0.busy_inferred_clock 
@N: FP130 |Promoting Net SS_c on CLKINT  spi_mode_config2_0.ss_b_inferred_clock 
@N: FP130 |Promoting Net clock_div_26MHZ_1MHZ_0_CLK_1MHZ_OUT on CLKINT  clock_div_26MHZ_1MHZ_0.clk_out_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 166MB peak: 168MB)

Replicating Combinational Instance geig_data_handling_0.m8, fanout 41 segments 2
Replicating Combinational Instance memory_controller_0.un1_GEIG_DATA_NE, fanout 122 segments 6
Replicating Combinational Instance memory_controller_0.un1_MAG_DATA_NE, fanout 157 segments 7
Replicating Combinational Instance memory_controller_0.num_cycles11_0, fanout 72 segments 3
Replicating Combinational Instance memory_controller_0.data_buffer_4_sn_m1_0, fanout 79 segments 4
Replicating Combinational Instance memory_controller_0.un1_schedule_20, fanout 102 segments 5
Replicating Combinational Instance spi_mode_config2_0.N_57_i_0_o2, fanout 28 segments 2
Replicating Combinational Instance memory_controller_0.write_m5, fanout 83 segments 4
Replicating Sequential Instance spi_mode_config2_0.byte_tracker_b, fanout 28 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[2], fanout 26 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[1], fanout 25 segments 2
Replicating Sequential Instance sram_interface_0.weVAL, fanout 32 segments 2
Replicating Sequential Instance spi_master_0.chip_rdy, fanout 27 segments 2
Replicating Sequential Instance geig_data_handling_0.G_DATA_STACK_1[0], fanout 43 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 977 segments 41
Replicating Combinational Instance memory_controller_0.un1_MAG_DATA_NE_3, fanout 25 segments 2
Buffering RESET_IN_L8_c, fanout 42 segments 2
Buffering CLK_48MHZ_c, fanout 42 segments 2

Added 2 Buffers
Added 72 Cells via replication
	Added 6 Sequential Cells via replication
	Added 66 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 166MB peak: 168MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
11 gated/generated clock tree(s) driving 975 clock pin(s) of sequential element(s)
0 instances converted, 975 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element                      Drive Element Type     Fanout     Sample Instance                             Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       spi_master_0.ctr_q_RNIBTOP2[1]       AO1C                   2          spi_master_0.chip_rdy_0                     Clock conversion disabled                                                                                                     
@K:CKID0002       clock_div_1MHZ_10HZ_0.clk_out        DFN1P0                 209        timestamp_0.TIMESTAMP[23]                   No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0003       CLK_26MHZ_0.Core                     PLL                    93         spi_mode_config2_0.state_b[2]               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0004       clock_div_26MHZ_1MHZ_0.clk_out       DFN1P0                 36         clock_div_1MHZ_100KHZ_0.counter[16]         No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0005       spi_mode_config2_0.ss_b              DFN1E0C0               24         spi_master_0.data_out_d[7]                  No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0006       memory_controller_0.next_read        DFN1E1C0               19         read_address_traversal_0.chip_select        No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0007       memory_controller_0.next_write       DFN1E1C0               19         write_address_traversal_0.chip_select       No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0008       clock_div_1MHZ_100KHZ_0.clk_out      DFN1P0                 17         geig_data_handling_0.geig_counts[15]        No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0009       spi_mode_config2_0.next_b            DFN1E1C0               10         read_buffer_0.position[1]                   No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0010       reset_pulse_0.CLK_OUT_48MHZ          NOR2B                  491        sram_interface_0.read_counter[1]            No clocks found on inputs                                                                                                     
@K:CKID0011       spi_master_0.busy_enable_RNIL01R     NOR3A                  55         spi_mode_config2_0.tx_packet_counter[5]     No clocks found on inputs                                                                                                     
===================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 161MB peak: 168MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\full_system_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:11s; Memory used current: 163MB peak: 168MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:11s; Memory used current: 165MB peak: 168MB)


Start final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:11s; Memory used current: 163MB peak: 168MB)

@W: MT420 |Found inferred clock spi_mode_config2|ss_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config2_0.ss_b"

@W: MT420 |Found inferred clock spi_mode_config2|next_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config2_0.next_b"

@W: MT420 |Found inferred clock spi_master|busy_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.busy"

@W: MT420 |Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"

@W: MT420 |Found inferred clock memory_controller|next_read_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_read"

@W: MT420 |Found inferred clock memory_controller|next_write_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_write"

@W: MT420 |Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_26MHZ_1MHZ_0.clk_out"

@W: MT420 |Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_100KHZ_0.clk_out"

@W: MT420 |Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"

@W: MT420 |Found inferred clock CLK_26MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_26MHZ_0.GLA"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Apr 08 14:53:41 2016
#


Top view:               full_system
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -8.591

                                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                     100.0 MHz     105.2 MHz     10.000        9.505         0.496      inferred     Inferred_clkgroup_9
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     82.0 MHz      10.000        12.190        -2.190     inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     86.2 MHz      10.000        11.607        -1.607     inferred     Inferred_clkgroup_5
clock_div_26MHZ_1MHZ|clk_out_inferred_clock      100.0 MHz     128.8 MHz     10.000        7.763         2.237      inferred     Inferred_clkgroup_6
memory_controller|next_read_inferred_clock       100.0 MHz     93.2 MHz      10.000        10.729        -0.729     inferred     Inferred_clkgroup_4
memory_controller|next_write_inferred_clock      100.0 MHz     90.9 MHz      10.000        11.002        -1.002     inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     51.7 MHz      10.000        19.331        -8.591     inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                   100.0 MHz     75.6 MHz      10.000        13.221        -3.221     inferred     Inferred_clkgroup_8
spi_mode_config2|next_b_inferred_clock           100.0 MHz     204.4 MHz     10.000        4.892         5.108      inferred     Inferred_clkgroup_3
spi_mode_config2|ss_b_inferred_clock             100.0 MHz     145.4 MHz     10.000        6.878         3.122      inferred     Inferred_clkgroup_2
====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller|next_write_inferred_clock   memory_controller|next_write_inferred_clock   |  10.000      -1.002  |  No paths    -       |  No paths    -       |  No paths    -     
memory_controller|next_write_inferred_clock   reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  10.000      -2.190  |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          spi_mode_config2|ss_b_inferred_clock          |  No paths    -       |  10.000      3.122   |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          spi_master|busy_inferred_clock                |  No paths    -       |  Diff grp    -       |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          CLK_26MHZ|GLA_inferred_clock                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
spi_mode_config2|next_b_inferred_clock        spi_mode_config2|next_b_inferred_clock        |  10.000      5.108   |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
memory_controller|next_read_inferred_clock    memory_controller|next_read_inferred_clock    |  10.000      -0.729  |  No paths    -       |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  10.000      -1.607  |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_26MHZ_1MHZ|clk_out_inferred_clock   clock_div_26MHZ_1MHZ|clk_out_inferred_clock   |  10.000      2.237   |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      spi_mode_config2|next_b_inferred_clock        |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  10.000      -8.591  |  10.000      -0.086  |  5.000       -4.619  |  5.000       -4.666
reset_pulse|CLK_OUT_48MHZ_inferred_clock      spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
spi_master|busy_inferred_clock                spi_master|busy_inferred_clock                |  No paths    -       |  10.000      -3.221  |  No paths    -       |  No paths    -     
spi_master|busy_inferred_clock                CLK_26MHZ|GLA_inferred_clock                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
CLK_26MHZ|GLA_inferred_clock                  spi_mode_config2|ss_b_inferred_clock          |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  CLK_26MHZ|GLA_inferred_clock                  |  10.000      0.496   |  No paths    -       |  No paths    -       |  No paths    -     
======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_26MHZ|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                              Arrival          
Instance                           Reference                        Type         Pin     Net             Time        Slack
                                   Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.rst_cntr[5]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[5]     0.797       0.496
spi_mode_config2_0.state_b[1]      CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       state_b[1]      0.797       0.557
spi_mode_config2_0.state_b[0]      CLK_26MHZ|GLA_inferred_clock     DFN1P0       Q       state_b[0]      0.628       0.681
spi_mode_config2_0.rst_cntr[4]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[4]     0.797       0.730
spi_mode_config2_0.rst_cntr[3]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[3]     0.797       0.740
spi_mode_config2_0.state_b[2]      CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       state_b[2]      0.628       1.268
spi_mode_config2_0.rst_cntr[0]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       rst_cntr[0]     0.628       1.803
spi_mode_config2_0.rst_cntr[1]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[1]     0.797       1.823
spi_mode_config2_0.rst_cntr[2]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[2]     0.628       1.980
spi_mode_config2_0.rst_cntr[6]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[6]     0.797       2.024
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                    Required          
Instance                           Reference                        Type         Pin     Net                   Time         Slack
                                   Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[2]      CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       N_74                  9.380        0.496
spi_mode_config2_0.ss_b            CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     D       N_59                  9.380        0.980
spi_mode_config2_0.rst_cntr[0]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       N_10                  9.417        1.076
spi_mode_config2_0.rst_cntr[1]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.530        1.241
spi_mode_config2_0.rst_cntr[2]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.530        1.241
spi_mode_config2_0.rst_cntr[3]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.530        1.241
spi_mode_config2_0.rst_cntr[4]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.530        1.241
spi_mode_config2_0.rst_cntr[5]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.530        1.241
spi_mode_config2_0.rst_cntr[6]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.530        1.241
spi_mode_config2_0.rst_cntr[7]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.530        1.241
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      8.884
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.495

    Number of logic level(s):                6
    Starting point:                          spi_mode_config2_0.rst_cntr[5] / Q
    Ending point:                            spi_mode_config2_0.state_b[2] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
spi_mode_config2_0.rst_cntr[5]               DFN1E1C0     Q        Out     0.797     0.797       -         
rst_cntr[5]                                  Net          -        -       0.858     -           4         
spi_mode_config2_0.rst_cntr_RNIDFTR[4]       OR3          B        In      -         1.655       -         
spi_mode_config2_0.rst_cntr_RNIDFTR[4]       OR3          Y        Out     0.773     2.428       -         
N_336                                        Net          -        -       0.585     -           3         
spi_mode_config2_0.rst_cntr_RNI4TGE1[1]      NOR3         C        In      -         3.012       -         
spi_mode_config2_0.rst_cntr_RNI4TGE1[1]      NOR3         Y        Out     0.812     3.824       -         
N_684                                        Net          -        -       0.233     -           1         
spi_mode_config2_0.rst_cntr_RNI8TVO3[1]      OA1B         B        In      -         4.058       -         
spi_mode_config2_0.rst_cntr_RNI8TVO3[1]      OA1B         Y        Out     1.064     5.122       -         
N_693                                        Net          -        -       0.280     -           2         
spi_mode_config2_0.rst_cntr_RNIPVSU3[10]     OR3A         B        In      -         5.401       -         
spi_mode_config2_0.rst_cntr_RNIPVSU3[10]     OR3A         Y        Out     0.694     6.095       -         
N_328                                        Net          -        -       0.233     -           1         
spi_mode_config2_0.rst_cntr_RNIM9355[10]     NOR2A        A        In      -         6.328       -         
spi_mode_config2_0.rst_cntr_RNIM9355[10]     NOR2A        Y        Out     0.558     6.886       -         
N_520                                        Net          -        -       1.239     -           10        
spi_mode_config2_0.state_b_RNO[2]            OA1C         C        In      -         8.125       -         
spi_mode_config2_0.state_b_RNO[2]            OA1C         Y        Out     0.526     8.651       -         
N_74                                         Net          -        -       0.233     -           1         
spi_mode_config2_0.state_b[2]                DFN1C0       D        In      -         8.884       -         
===========================================================================================================
Total path delay (propagation time + setup) of 9.505 is 5.844(61.5%) logic and 3.660(38.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                                        Arrival           
Instance                      Reference                                      Type       Pin     Net                           Time        Slack 
                              Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[0]                       0.797       -2.190
orbit_control_0.cntr[1]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[1]                       0.797       -1.763
orbit_control_0.cntr[2]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[2]                       0.797       -0.805
timestamp_0.TIMESTAMP[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[0]      0.797       -0.555
timestamp_0.TIMESTAMP[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[2]      0.797       -0.419
timestamp_0.TIMESTAMP[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[1]      0.797       -0.297
orbit_control_0.cntr[3]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[3]                       0.797       0.154 
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[12]     0.797       0.633 
orbit_control_0.cntr[7]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[7]                       0.797       0.639 
orbit_control_0.cntr[6]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[6]                       0.797       0.662 
================================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                            Required           
Instance                      Reference                                      Type       Pin     Net               Time         Slack 
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
orbit_control_0.cntr[12]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n12          9.417        -2.190
orbit_control_0.cntr[11]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n11          9.417        -1.690
orbit_control_0.cntr[10]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n10          9.417        -0.854
timestamp_0.TIMESTAMP[21]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n21     9.417        -0.555
timestamp_0.TIMESTAMP[22]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n22     9.417        -0.555
timestamp_0.TIMESTAMP[15]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n15     9.417        -0.158
timestamp_0.TIMESTAMP[20]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n20     9.417        -0.035
orbit_control_0.cntr[9]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n9           9.417        -0.018
timestamp_0.TIMESTAMP[23]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n23     9.417        0.340 
timestamp_0.TIMESTAMP[14]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n14     9.417        0.362 
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.607
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.190

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[0] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[0]                               Net        -        -       0.585     -           3         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      B        In      -         1.382       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.679     2.060       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         2.340       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     3.019       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         3.298       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.977       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         4.257       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.935       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         5.215       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.893       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         6.173       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.729       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         7.009       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.566       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.845       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     8.402       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.681       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     9.238       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.518       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     10.074      -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         10.354      -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     11.374      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         11.607      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.190 is 8.575(70.3%) logic and 3.615(29.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.763

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[1] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[1]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[1]                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      A        In      -         1.077       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.556     1.633       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         1.913       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     2.591       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.871       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.550       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.829       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.508       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.788       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.466       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.746       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.302       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.582       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.138       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.418       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.975       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.254       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.811       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.090       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.647       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         9.927       -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     10.947      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         11.180      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.763 is 8.453(71.9%) logic and 3.310(28.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.107
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.690

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[0] / Q
    Ending point:                            orbit_control_0.cntr[11] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[0]                               Net        -        -       0.585     -           3         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      B        In      -         1.382       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.679     2.060       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         2.340       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     3.019       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         3.298       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.977       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         4.257       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.935       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         5.215       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.893       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         6.173       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.729       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         7.009       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.566       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.845       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     8.402       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.681       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     9.238       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.518       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     10.074      -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[11]          XA1        A        In      -         10.354      -         
orbit_control_0.cntr_RNO[11]          XA1        Y        Out     0.521     10.874      -         
cntr_n11                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[11]              DFN1C0     D        In      -         11.107      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.690 is 8.075(69.1%) logic and 3.615(30.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.680
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.263

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[1] / Q
    Ending point:                            orbit_control_0.cntr[11] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[1]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[1]                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      A        In      -         1.077       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.556     1.633       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         1.913       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     2.591       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.871       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.550       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.829       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.508       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.788       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.466       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.746       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.302       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.582       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.138       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.418       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.975       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.254       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.811       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.090       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.647       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[11]          XA1        A        In      -         9.927       -         
orbit_control_0.cntr_RNO[11]          XA1        Y        Out     0.521     10.447      -         
cntr_n11                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[11]              DFN1C0     D        In      -         10.680      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.263 is 7.953(70.6%) logic and 3.310(29.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.271
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.854

    Number of logic level(s):                10
    Starting point:                          orbit_control_0.cntr[0] / Q
    Ending point:                            orbit_control_0.cntr[10] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]              DFN1C0     Q        Out     0.797     0.797       -         
cntr[0]                              Net        -        -       0.585     -           3         
orbit_control_0.cntr_RNIP0MA[1]      NOR2B      B        In      -         1.382       -         
orbit_control_0.cntr_RNIP0MA[1]      NOR2B      Y        Out     0.679     2.060       -         
cntr_c1                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]      NOR2B      B        In      -         2.340       -         
orbit_control_0.cntr_RNIN21G[2]      NOR2B      Y        Out     0.679     3.019       -         
cntr_c2                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]      NOR2B      B        In      -         3.298       -         
orbit_control_0.cntr_RNIM5CL[3]      NOR2B      Y        Out     0.679     3.977       -         
cntr_c3                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]      NOR2B      B        In      -         4.257       -         
orbit_control_0.cntr_RNIM9NQ[4]      NOR2B      Y        Out     0.679     4.935       -         
cntr_c4                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]     NOR2B      B        In      -         5.215       -         
orbit_control_0.cntr_RNINE201[5]     NOR2B      Y        Out     0.679     5.893       -         
cntr_c5                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]     NOR2B      A        In      -         6.173       -         
orbit_control_0.cntr_RNIPKD51[6]     NOR2B      Y        Out     0.556     6.729       -         
cntr_c6                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]     NOR2B      A        In      -         7.009       -         
orbit_control_0.cntr_RNISROA1[7]     NOR2B      Y        Out     0.556     7.566       -         
cntr_c7                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]     NOR2B      A        In      -         7.845       -         
orbit_control_0.cntr_RNI044G1[8]     NOR2B      Y        Out     0.556     8.402       -         
cntr_c8                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]     NOR2B      A        In      -         8.681       -         
orbit_control_0.cntr_RNI5DFL1[9]     NOR2B      Y        Out     0.556     9.238       -         
cntr_c9                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[10]         XA1        A        In      -         9.518       -         
orbit_control_0.cntr_RNO[10]         XA1        Y        Out     0.521     10.038      -         
cntr_n10                             Net        -        -       0.233     -           1         
orbit_control_0.cntr[10]             DFN1C0     D        In      -         10.271      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.854 is 7.519(69.3%) logic and 3.335(30.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_100KHZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                                 Arrival           
Instance                                Reference                                        Type         Pin     Net                Time        Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[0]     0.797       -1.607
geig_data_handling_0.geig_counts[1]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[1]     0.797       -1.384
geig_data_handling_0.geig_counts[2]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[2]     0.797       -1.302
geig_data_handling_0.geig_counts[3]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[3]     0.797       -0.143
geig_data_handling_0.geig_counts[4]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[4]     0.797       -0.061
geig_data_handling_0.geig_counts[5]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[5]     0.797       0.790 
geig_data_handling_0.geig_counts[6]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[6]     0.797       1.626 
geig_data_handling_0.geig_counts[7]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[7]     0.797       2.053 
geig_data_handling_0.geig_counts[8]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[8]     0.797       2.276 
geig_data_handling_0.geig_counts[9]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[9]     0.797       2.358 
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                  Required           
Instance                                 Reference                                        Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[13]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n13     9.417        -1.607
geig_data_handling_0.geig_counts[14]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n14     9.455        -1.511
geig_data_handling_0.geig_counts[15]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n15     9.417        -1.184
geig_data_handling_0.geig_counts[12]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n12     9.455        -0.585
geig_data_handling_0.geig_counts[11]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n11     9.455        0.163 
geig_data_handling_0.geig_counts[10]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n10     9.455        0.952 
geig_data_handling_0.geig_counts[9]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n9      9.455        1.289 
geig_data_handling_0.geig_counts[8]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n8      9.455        1.426 
geig_data_handling_0.geig_counts[7]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n7      9.455        2.215 
geig_data_handling_0.geig_counts[6]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n6      9.417        3.805 
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.607

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[13] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.380       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.965       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.621       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.901       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.457       -         
geig_counts_c5                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        A        In      -         4.737       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.556     5.293       -         
geig_counts_c6                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         6.151       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.830       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        B        In      -         7.415       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.679     8.093       -         
geig_counts_c11                                   Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNO_0[13]        AX1C         B        In      -         8.951       -         
geig_data_handling_0.geig_counts_RNO_0[13]        AX1C         Y        Out     1.049     10.000      -         
geig_counts_n13_tz                                Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[13]          NOR2A        A        In      -         10.233      -         
geig_data_handling_0.geig_counts_RNO[13]          NOR2A        Y        Out     0.558     10.791      -         
geig_counts_n13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[13]              DFN1E1C0     D        In      -         11.025      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.607 is 6.769(58.3%) logic and 4.838(41.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      10.966
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.511

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.380       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.965       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.621       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.901       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.457       -         
geig_counts_c5                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        A        In      -         4.737       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.556     5.293       -         
geig_counts_c6                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         6.151       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.830       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        B        In      -         7.415       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.679     8.093       -         
geig_counts_c11                                   Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNO_0[14]        NOR3C        C        In      -         8.951       -         
geig_data_handling_0.geig_counts_RNO_0[14]        NOR3C        Y        Out     0.694     9.645       -         
geig_counts_c13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         A        In      -         9.878       -         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         Y        Out     0.855     10.733      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         10.966      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.511 is 6.673(58.0%) logic and 4.838(42.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.801
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.384

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[1] / Q
    Ending point:                            geig_data_handling_0.geig_counts[13] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[1]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        A        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.502     2.157       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.742       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.398       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.677       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.234       -         
geig_counts_c5                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        A        In      -         4.513       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.556     5.070       -         
geig_counts_c6                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.928       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.606       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        B        In      -         7.191       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.679     7.870       -         
geig_counts_c11                                   Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNO_0[13]        AX1C         B        In      -         8.728       -         
geig_data_handling_0.geig_counts_RNO_0[13]        AX1C         Y        Out     1.049     9.777       -         
geig_counts_n13_tz                                Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[13]          NOR2A        A        In      -         10.010      -         
geig_data_handling_0.geig_counts_RNO[13]          NOR2A        Y        Out     0.558     10.568      -         
geig_counts_n13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[13]              DFN1E1C0     D        In      -         10.801      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.384 is 6.615(58.1%) logic and 4.769(41.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.719
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.302

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[2] / Q
    Ending point:                            geig_data_handling_0.geig_counts[13] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[2]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[2]                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        C        In      -         1.382       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.694     2.075       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.660       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.316       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.595       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.152       -         
geig_counts_c5                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        A        In      -         4.432       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.556     4.988       -         
geig_counts_c6                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.846       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.525       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        B        In      -         7.109       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.679     7.788       -         
geig_counts_c11                                   Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNO_0[13]        AX1C         B        In      -         8.646       -         
geig_data_handling_0.geig_counts_RNO_0[13]        AX1C         Y        Out     1.049     9.695       -         
geig_counts_n13_tz                                Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[13]          NOR2A        A        In      -         9.928       -         
geig_data_handling_0.geig_counts_RNO[13]          NOR2A        Y        Out     0.558     10.486      -         
geig_counts_n13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[13]              DFN1E1C0     D        In      -         10.719      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.302 is 6.807(60.2%) logic and 4.496(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      10.743
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.288

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[1] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[1]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        A        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.502     2.157       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.742       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.398       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.677       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.234       -         
geig_counts_c5                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        A        In      -         4.513       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.556     5.070       -         
geig_counts_c6                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.928       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.606       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        B        In      -         7.191       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.679     7.870       -         
geig_counts_c11                                   Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNO_0[14]        NOR3C        C        In      -         8.728       -         
geig_data_handling_0.geig_counts_RNO_0[14]        NOR3C        Y        Out     0.694     9.421       -         
geig_counts_c13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         A        In      -         9.655       -         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         Y        Out     0.855     10.510      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         10.743      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.288 is 6.519(57.8%) logic and 4.769(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_26MHZ_1MHZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                          Arrival          
Instance                               Reference                                       Type       Pin     Net            Time        Slack
                                       Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[4]     0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[5]     0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]     0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.381
clock_div_1MHZ_100KHZ_0.counter[1]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.724
clock_div_1MHZ_100KHZ_0.counter[2]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.756
clock_div_1MHZ_100KHZ_0.counter[0]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]     0.797       2.773
clock_div_1MHZ_100KHZ_0.counter[3]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.775
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                             Required          
Instance                                Reference                                       Type       Pin     Net               Time         Slack
                                        Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out           clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_100KHZ_0.counter[12]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35_0            9.417        2.724
clock_div_1MHZ_100KHZ_0.clk_out         clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO_0     9.417        2.775
clock_div_1MHZ_10HZ_0.counter[9]        clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_100KHZ_0.counter[11]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32_0            9.417        2.901
clock_div_1MHZ_10HZ_0.counter[11]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_37              9.417        2.901
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_read_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                                                           Arrival           
Instance                                 Reference                                      Type         Pin     Net                                            Time        Slack 
                                         Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[0]      0.628       -0.729
read_address_traversal_0.address[1]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[1]      0.628       -0.685
read_address_traversal_0.address[2]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[2]      0.628       0.502 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[8]      0.628       0.633 
read_address_traversal_0.address[3]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[3]      0.628       0.636 
read_address_traversal_0.address[4]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[4]      0.628       0.679 
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[9]      0.628       0.688 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[5]      0.628       0.786 
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[10]     0.628       0.838 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[6]      0.628       1.632 
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                Required           
Instance                                 Reference                                      Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_29                9.342        -0.729
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_28                9.342        0.203 
read_address_traversal_0.address[16]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_35                9.342        0.559 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_27                9.342        1.183 
read_address_traversal_0.address[15]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_34                9.342        1.491 
read_address_traversal_0.address[7]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_26                9.342        2.162 
read_address_traversal_0.address[14]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_33                9.342        2.470 
read_address_traversal_0.chip_select     memory_controller|next_read_inferred_clock     DFN1C0       D       chip_select_RNO     9.417        3.106 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_25                9.342        3.140 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       D       N_41_i              9.417        3.406 
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.071
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.729

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.734       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.262       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.847       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.546       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.131       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.943       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.223       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.922       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.202       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.901       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.181       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.880       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.160       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.859       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         9.139       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.838       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         10.071      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.729 is 6.822(63.6%) logic and 3.907(36.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.685

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.218       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.803       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.502       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.087       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.899       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.178       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.878       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.157       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.857       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.136       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.836       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.115       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.815       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         9.094       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.794       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         10.027      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.685 is 6.852(64.1%) logic and 3.833(35.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.204

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.734       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.262       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.847       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.546       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.131       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.943       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.223       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.922       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.202       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.901       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.181       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.880       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.160       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.859       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         9.139       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.797 is 6.123(62.5%) logic and 3.674(37.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.094
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.248

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.218       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.803       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.502       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.087       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.899       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.178       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.878       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.157       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.857       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.136       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.836       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.115       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.815       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         9.094       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.752 is 6.153(63.1%) logic and 3.600(36.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.502

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[2] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[2]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[2]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n3_0_o2       OR2A         A        In      -         1.734       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.581     2.315       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         2.900       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     3.712       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         3.991       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     4.691       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         4.970       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     5.670       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         5.949       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     6.649       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         6.928       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     7.628       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         7.907       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     8.607       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         8.840       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.498 is 6.175(65.0%) logic and 3.323(35.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_write_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                             Arrival           
Instance                                  Reference                                       Type         Pin     Net                                             Time        Slack 
                                          Clock                                                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[1]      0.628       -1.002
write_address_traversal_0.address[0]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[0]      0.628       -0.993
write_address_traversal_0.address[2]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[2]      0.628       0.512 
write_address_traversal_0.address[3]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[3]      0.628       1.491 
write_address_traversal_0.address[8]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[8]      0.797       1.851 
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[6]      0.797       1.904 
write_address_traversal_0.address[12]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[12]     0.797       1.918 
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[10]     0.797       2.055 
write_address_traversal_0.address[9]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[9]      0.628       2.056 
write_address_traversal_0.address[4]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[4]      0.628       2.746 
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                   Required           
Instance                                  Reference                                       Type         Pin     Net                   Time         Slack 
                                          Clock                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[9]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_28                  9.342        -1.002
write_address_traversal_0.address[8]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_27                  9.342        -0.069
write_address_traversal_0.chip_select     memory_controller|next_write_inferred_clock     DFN1C0       D       chip_select_RNO_0     9.380        0.344 
write_address_traversal_0.address[17]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n17           9.417        0.442 
write_address_traversal_0.address[15]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_34                  9.342        0.720 
write_address_traversal_0.address[7]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_26                  9.342        0.910 
write_address_traversal_0.address[16]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n16           9.417        1.282 
write_address_traversal_0.address[13]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n13           9.417        1.289 
write_address_traversal_0.address[14]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_33                  9.342        1.653 
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_25                  9.342        1.889 
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.002

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.address[1] / Q
    Ending point:                            write_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[1]      Net          -        -       1.188     -           8         
read_buffer_0.init_stage_tr3_2_o3               OR2B         B        In      -         1.816       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.558     2.374       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.232       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.932       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.211       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.911       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.495       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.195       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.474       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.174       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.453       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.153       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.432       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.132       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         9.411       -         
write_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     10.111      -         
N_28                                            Net          -        -       0.233     -           1         
write_address_traversal_0.address[9]            DFN1E0C0     E        In      -         10.344      -         
==============================================================================================================
Total path delay (propagation time + setup) of 11.002 is 6.739(61.3%) logic and 4.263(38.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.335
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.993

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.address[0] / Q
    Ending point:                            write_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[0]      Net          -        -       1.210     -           9         
read_buffer_0.init_stage_tr3_2_o3               OR2B         A        In      -         1.837       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.528     2.366       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.224       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.923       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.203       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.902       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.487       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.186       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.466       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.165       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.445       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.144       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.424       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.123       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         9.403       -         
write_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     10.102      -         
N_28                                            Net          -        -       0.233     -           1         
write_address_traversal_0.address[9]            DFN1E0C0     E        In      -         10.335      -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.993 is 6.709(61.0%) logic and 4.284(39.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.411
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.069

    Number of logic level(s):                7
    Starting point:                          write_address_traversal_0.address[1] / Q
    Ending point:                            write_address_traversal_0.address[8] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[1]      Net          -        -       1.188     -           8         
read_buffer_0.init_stage_tr3_2_o3               OR2B         B        In      -         1.816       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.558     2.374       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.232       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.932       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.211       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.911       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.495       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.195       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.474       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.174       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.453       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.153       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.432       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.132       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address[8]            DFN1E0C0     E        In      -         9.411       -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.069 is 6.040(60.0%) logic and 4.029(40.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.403
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.060

    Number of logic level(s):                7
    Starting point:                          write_address_traversal_0.address[0] / Q
    Ending point:                            write_address_traversal_0.address[8] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[0]      Net          -        -       1.210     -           9         
read_buffer_0.init_stage_tr3_2_o3               OR2B         A        In      -         1.837       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.528     2.366       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.224       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.923       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.203       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.902       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.487       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.186       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.466       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.165       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.445       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.144       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.424       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.123       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address[8]            DFN1E0C0     E        In      -         9.403       -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.060 is 6.010(59.7%) logic and 4.051(40.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      9.036
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.344

    Number of logic level(s):                6
    Starting point:                          write_address_traversal_0.address[1] / Q
    Ending point:                            write_address_traversal_0.chip_select / D
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]           DFN1C0     Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[1]     Net        -        -       1.188     -           8         
read_buffer_0.init_stage_tr3_2_o3              OR2B       B        In      -         1.816       -         
read_buffer_0.init_stage_tr3_2_o3              OR2B       Y        Out     0.558     2.374       -         
N_8                                            Net        -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2      OR2A       B        In      -         3.232       -         
write_address_traversal_0.address_n3_0_o2      OR2A       Y        Out     0.699     3.932       -         
N_22                                           Net        -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2      OR2A       B        In      -         4.211       -         
write_address_traversal_0.address_n4_0_o2      OR2A       Y        Out     0.699     4.911       -         
N_23                                           Net        -        -       0.585     -           3         
write_address_traversal_0.address_m6_0_a2      NOR3B      C        In      -         5.495       -         
write_address_traversal_0.address_m6_0_a2      NOR3B      Y        Out     0.528     6.024       -         
address_N_13_mux                               Net        -        -       0.858     -           4         
write_address_traversal_0.address_n17_0_o2     OR3C       A        In      -         6.882       -         
write_address_traversal_0.address_n17_0_o2     OR3C       Y        Out     0.568     7.449       -         
N_36                                           Net        -        -       0.280     -           2         
write_address_traversal_0.chip_select_RNO      AX1        A        In      -         7.729       -         
write_address_traversal_0.chip_select_RNO      AX1        Y        Out     1.073     8.802       -         
chip_select_RNO_0                              Net        -        -       0.233     -           1         
write_address_traversal_0.chip_select          DFN1C0     D        In      -         9.036       -         
===========================================================================================================
Total path delay (propagation time + setup) of 9.656 is 5.374(55.7%) logic and 4.282(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                            Arrival           
Instance                              Reference                                    Type       Pin     Net                 Time        Slack 
                                      Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[23]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[23]       0.797       -8.591
memory_controller_0.geig_prev[15]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[15]       0.797       -8.346
memory_controller_0.geig_prev[24]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[24]       0.797       -8.277
memory_controller_0.mag_prev[15]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[15]        0.797       -8.214
memory_controller_0.geig_prev[34]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[34]       0.797       -8.125
memory_controller_0.geig_prev[41]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[41]       0.797       -8.085
memory_controller_0.geig_prev[21]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[21]       0.797       -8.032
memory_controller_0.mag_prev[0]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1P0     Q       mag_prev_i_0[6]     0.797       -7.853
memory_controller_0.geig_prev[31]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[31]       0.797       -7.841
memory_controller_0.geig_prev[44]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[44]       0.797       -7.841
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                             Required           
Instance                               Reference                                    Type       Pin     Net                  Time         Slack 
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.schedule_2[4]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     D       schedule_29[4]       9.417        -8.591
memory_controller_0.schedule_1[2]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     D       schedule_29[2]       9.417        -8.572
memory_controller_0.schedule[5]        reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     D       schedule_29[5]       9.380        -8.280
memory_controller_0.schedule_0[6]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     D       schedule_29[6]       9.380        -8.210
memory_controller_0.schedule_0[7]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     D       schedule_29[7]       9.380        -8.210
memory_controller_0.schedule_1[3]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     D       schedule_29[3]       9.417        -7.918
memory_controller_0.write_count[2]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     D       write_count_6[2]     9.417        -7.469
memory_controller_0.schedule_2[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     D       schedule_29[0]       9.417        -7.310
memory_controller_0.schedule_2[1]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     D       schedule_29[1]       9.417        -7.310
memory_controller_0.write_count[1]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     D       I_12_6               9.417        -6.016
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      18.008
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.591

    Number of logic level(s):                15
    Starting point:                          memory_controller_0.geig_prev[23] / Q
    Ending point:                            memory_controller_0.schedule_2[4] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[23]                 DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[23]                                     Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI6JU1[23]         XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNI6JU1[23]         XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_23                                  Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIE8T3[24]         XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIE8T3[24]         XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_7                             Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI4PQ7[24]         OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNI4PQ7[24]         OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_11                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM2OF[29]         OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNIM2OF[29]         OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_13                            Net        -        -       1.239     -           10        
memory_controller_0.schedule_1_RNIR3AE1[2]        NOR3       B        In      -         5.564       -         
memory_controller_0.schedule_1_RNIR3AE1[2]        NOR3       Y        Out     0.773     6.337       -         
next_m5_i_a4_0_0                                  Net        -        -       0.858     -           4         
memory_controller_0.schedule_1_RNIRTF93_0[2]      NOR2A      A        In      -         7.195       -         
memory_controller_0.schedule_1_RNIRTF93_0[2]      NOR2A      Y        Out     0.558     7.753       -         
schedule_N_8                                      Net        -        -       0.585     -           3         
memory_controller_0.schedule_1_RNIQMV74[2]        NOR2       B        In      -         8.338       -         
memory_controller_0.schedule_1_RNIQMV74[2]        NOR2       Y        Out     0.556     8.894       -         
schedule_9[0]                                     Net        -        -       1.210     -           9         
memory_controller_0.schedule_1_RNIQJ7N4_0[3]      NOR2       B        In      -         10.104      -         
memory_controller_0.schedule_1_RNIQJ7N4_0[3]      NOR2       Y        Out     0.699     10.803      -         
schedule34                                        Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNISTBC82_0[3]     NOR2A      B        In      -         11.036      -         
memory_controller_0.schedule_1_RNISTBC82_0[3]     NOR2A      Y        Out     0.417     11.453      -         
schedule_15_sn_m1_0                               Net        -        -       0.280     -           2         
memory_controller_0.schedule_RNIVJ8OD2_0[5]       AO1A       B        In      -         11.733      -         
memory_controller_0.schedule_RNIVJ8OD2_0[5]       AO1A       Y        Out     0.647     12.380      -         
schedule_15[3]                                    Net        -        -       0.280     -           2         
memory_controller_0.schedule_RNIFM8II2[5]         NOR2       A        In      -         12.659      -         
memory_controller_0.schedule_RNIFM8II2[5]         NOR2       Y        Out     0.549     13.208      -         
un1_schedule_13                                   Net        -        -       0.233     -           1         
memory_controller_0.read_prev_RNIGQ9LV4           AO1C       B        In      -         13.441      -         
memory_controller_0.read_prev_RNIGQ9LV4           AO1C       Y        Out     0.491     13.932      -         
schedule_0_sn_N_4                                 Net        -        -       1.106     -           7         
memory_controller_0.schedule_2_RNIIVFJH7[4]       OA1A       B        In      -         15.038      -         
memory_controller_0.schedule_2_RNIIVFJH7[4]       OA1A       Y        Out     0.976     16.014      -         
schedule_210[4]                                   Net        -        -       0.233     -           1         
memory_controller_0.schedule_RNIP72GHH[5]         MX2        A        In      -         16.247      -         
memory_controller_0.schedule_RNIP72GHH[5]         MX2        Y        Out     0.615     16.862      -         
schedule_21[4]                                    Net        -        -       0.280     -           2         
memory_controller_0.schedule_2_RNO[4]             MX2        B        In      -         17.141      -         
memory_controller_0.schedule_2_RNO[4]             MX2        Y        Out     0.633     17.775      -         
schedule_29[4]                                    Net        -        -       0.233     -           1         
memory_controller_0.schedule_2[4]                 DFN1C0     D        In      -         18.008      -         
==============================================================================================================
Total path delay (propagation time + setup) of 18.591 is 10.890(58.6%) logic and 7.701(41.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      17.989
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.572

    Number of logic level(s):                15
    Starting point:                          memory_controller_0.geig_prev[23] / Q
    Ending point:                            memory_controller_0.schedule_1[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[23]                 DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[23]                                     Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI6JU1[23]         XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNI6JU1[23]         XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_23                                  Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIE8T3[24]         XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIE8T3[24]         XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_7                             Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI4PQ7[24]         OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNI4PQ7[24]         OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_11                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM2OF[29]         OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNIM2OF[29]         OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_13                            Net        -        -       1.239     -           10        
memory_controller_0.schedule_1_RNIR3AE1[2]        NOR3       B        In      -         5.564       -         
memory_controller_0.schedule_1_RNIR3AE1[2]        NOR3       Y        Out     0.773     6.337       -         
next_m5_i_a4_0_0                                  Net        -        -       0.858     -           4         
memory_controller_0.schedule_1_RNIRTF93_0[2]      NOR2A      A        In      -         7.195       -         
memory_controller_0.schedule_1_RNIRTF93_0[2]      NOR2A      Y        Out     0.558     7.753       -         
schedule_N_8                                      Net        -        -       0.585     -           3         
memory_controller_0.schedule_1_RNIQMV74[2]        NOR2       B        In      -         8.338       -         
memory_controller_0.schedule_1_RNIQMV74[2]        NOR2       Y        Out     0.556     8.894       -         
schedule_9[0]                                     Net        -        -       1.210     -           9         
memory_controller_0.schedule_1_RNIQJ7N4_0[3]      NOR2       B        In      -         10.104      -         
memory_controller_0.schedule_1_RNIQJ7N4_0[3]      NOR2       Y        Out     0.699     10.803      -         
schedule34                                        Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNISTBC82_0[3]     NOR2A      B        In      -         11.036      -         
memory_controller_0.schedule_1_RNISTBC82_0[3]     NOR2A      Y        Out     0.417     11.453      -         
schedule_15_sn_m1_0                               Net        -        -       0.280     -           2         
memory_controller_0.schedule_RNIVJ8OD2_0[5]       AO1A       B        In      -         11.733      -         
memory_controller_0.schedule_RNIVJ8OD2_0[5]       AO1A       Y        Out     0.647     12.380      -         
schedule_15[3]                                    Net        -        -       0.280     -           2         
memory_controller_0.schedule_RNIFM8II2[5]         NOR2       A        In      -         12.659      -         
memory_controller_0.schedule_RNIFM8II2[5]         NOR2       Y        Out     0.549     13.208      -         
un1_schedule_13                                   Net        -        -       0.233     -           1         
memory_controller_0.read_prev_RNIGQ9LV4           AO1C       B        In      -         13.441      -         
memory_controller_0.read_prev_RNIGQ9LV4           AO1C       Y        Out     0.491     13.932      -         
schedule_0_sn_N_4                                 Net        -        -       1.106     -           7         
memory_controller_0.schedule_2_RNIIVFJH7[4]       OA1A       B        In      -         15.038      -         
memory_controller_0.schedule_2_RNIIVFJH7[4]       OA1A       Y        Out     0.976     16.014      -         
schedule_210[4]                                   Net        -        -       0.233     -           1         
memory_controller_0.schedule_RNIP72GHH[5]         MX2        A        In      -         16.247      -         
memory_controller_0.schedule_RNIP72GHH[5]         MX2        Y        Out     0.615     16.862      -         
schedule_21[4]                                    Net        -        -       0.280     -           2         
memory_controller_0.schedule_1_RNO[2]             MX2        A        In      -         17.141      -         
memory_controller_0.schedule_1_RNO[2]             MX2        Y        Out     0.615     17.756      -         
schedule_29[2]                                    Net        -        -       0.233     -           1         
memory_controller_0.schedule_1[2]                 DFN1C0     D        In      -         17.989      -         
==============================================================================================================
Total path delay (propagation time + setup) of 18.572 is 10.871(58.5%) logic and 7.701(41.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      17.764
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.346

    Number of logic level(s):                15
    Starting point:                          memory_controller_0.geig_prev[15] / Q
    Ending point:                            memory_controller_0.schedule_2[4] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[15]                 DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[15]                                     Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI8JS1[15]         XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNI8JS1[15]         XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_15                                  Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIA2R3[21]         XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIA2R3[21]         XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_1                             Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIE0O7[20]         OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIE0O7[20]         OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_8                             Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI65AF[12]         OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNI65AF[12]         OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_12                            Net        -        -       1.239     -           10        
memory_controller_0.schedule_1_RNIR3AE1[2]        NOR3       A        In      -         5.564       -         
memory_controller_0.schedule_1_RNIR3AE1[2]        NOR3       Y        Out     0.528     6.092       -         
next_m5_i_a4_0_0                                  Net        -        -       0.858     -           4         
memory_controller_0.schedule_1_RNIRTF93_0[2]      NOR2A      A        In      -         6.950       -         
memory_controller_0.schedule_1_RNIRTF93_0[2]      NOR2A      Y        Out     0.558     7.509       -         
schedule_N_8                                      Net        -        -       0.585     -           3         
memory_controller_0.schedule_1_RNIQMV74[2]        NOR2       B        In      -         8.093       -         
memory_controller_0.schedule_1_RNIQMV74[2]        NOR2       Y        Out     0.556     8.650       -         
schedule_9[0]                                     Net        -        -       1.210     -           9         
memory_controller_0.schedule_1_RNIQJ7N4_0[3]      NOR2       B        In      -         9.859       -         
memory_controller_0.schedule_1_RNIQJ7N4_0[3]      NOR2       Y        Out     0.699     10.559      -         
schedule34                                        Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNISTBC82_0[3]     NOR2A      B        In      -         10.792      -         
memory_controller_0.schedule_1_RNISTBC82_0[3]     NOR2A      Y        Out     0.417     11.209      -         
schedule_15_sn_m1_0                               Net        -        -       0.280     -           2         
memory_controller_0.schedule_RNIVJ8OD2_0[5]       AO1A       B        In      -         11.489      -         
memory_controller_0.schedule_RNIVJ8OD2_0[5]       AO1A       Y        Out     0.647     12.135      -         
schedule_15[3]                                    Net        -        -       0.280     -           2         
memory_controller_0.schedule_RNIFM8II2[5]         NOR2       A        In      -         12.415      -         
memory_controller_0.schedule_RNIFM8II2[5]         NOR2       Y        Out     0.549     12.964      -         
un1_schedule_13                                   Net        -        -       0.233     -           1         
memory_controller_0.read_prev_RNIGQ9LV4           AO1C       B        In      -         13.197      -         
memory_controller_0.read_prev_RNIGQ9LV4           AO1C       Y        Out     0.491     13.688      -         
schedule_0_sn_N_4                                 Net        -        -       1.106     -           7         
memory_controller_0.schedule_2_RNIIVFJH7[4]       OA1A       B        In      -         14.794      -         
memory_controller_0.schedule_2_RNIIVFJH7[4]       OA1A       Y        Out     0.976     15.769      -         
schedule_210[4]                                   Net        -        -       0.233     -           1         
memory_controller_0.schedule_RNIP72GHH[5]         MX2        A        In      -         16.003      -         
memory_controller_0.schedule_RNIP72GHH[5]         MX2        Y        Out     0.615     16.617      -         
schedule_21[4]                                    Net        -        -       0.280     -           2         
memory_controller_0.schedule_2_RNO[4]             MX2        B        In      -         16.897      -         
memory_controller_0.schedule_2_RNO[4]             MX2        Y        Out     0.633     17.530      -         
schedule_29[4]                                    Net        -        -       0.233     -           1         
memory_controller_0.schedule_2[4]                 DFN1C0     D        In      -         17.764      -         
==============================================================================================================
Total path delay (propagation time + setup) of 18.346 is 10.645(58.0%) logic and 7.701(42.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      17.745
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.327

    Number of logic level(s):                15
    Starting point:                          memory_controller_0.geig_prev[15] / Q
    Ending point:                            memory_controller_0.schedule_1[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[15]                 DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[15]                                     Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI8JS1[15]         XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNI8JS1[15]         XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_15                                  Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIA2R3[21]         XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIA2R3[21]         XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_1                             Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIE0O7[20]         OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIE0O7[20]         OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_8                             Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI65AF[12]         OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNI65AF[12]         OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_12                            Net        -        -       1.239     -           10        
memory_controller_0.schedule_1_RNIR3AE1[2]        NOR3       A        In      -         5.564       -         
memory_controller_0.schedule_1_RNIR3AE1[2]        NOR3       Y        Out     0.528     6.092       -         
next_m5_i_a4_0_0                                  Net        -        -       0.858     -           4         
memory_controller_0.schedule_1_RNIRTF93_0[2]      NOR2A      A        In      -         6.950       -         
memory_controller_0.schedule_1_RNIRTF93_0[2]      NOR2A      Y        Out     0.558     7.509       -         
schedule_N_8                                      Net        -        -       0.585     -           3         
memory_controller_0.schedule_1_RNIQMV74[2]        NOR2       B        In      -         8.093       -         
memory_controller_0.schedule_1_RNIQMV74[2]        NOR2       Y        Out     0.556     8.650       -         
schedule_9[0]                                     Net        -        -       1.210     -           9         
memory_controller_0.schedule_1_RNIQJ7N4_0[3]      NOR2       B        In      -         9.859       -         
memory_controller_0.schedule_1_RNIQJ7N4_0[3]      NOR2       Y        Out     0.699     10.559      -         
schedule34                                        Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNISTBC82_0[3]     NOR2A      B        In      -         10.792      -         
memory_controller_0.schedule_1_RNISTBC82_0[3]     NOR2A      Y        Out     0.417     11.209      -         
schedule_15_sn_m1_0                               Net        -        -       0.280     -           2         
memory_controller_0.schedule_RNIVJ8OD2_0[5]       AO1A       B        In      -         11.489      -         
memory_controller_0.schedule_RNIVJ8OD2_0[5]       AO1A       Y        Out     0.647     12.135      -         
schedule_15[3]                                    Net        -        -       0.280     -           2         
memory_controller_0.schedule_RNIFM8II2[5]         NOR2       A        In      -         12.415      -         
memory_controller_0.schedule_RNIFM8II2[5]         NOR2       Y        Out     0.549     12.964      -         
un1_schedule_13                                   Net        -        -       0.233     -           1         
memory_controller_0.read_prev_RNIGQ9LV4           AO1C       B        In      -         13.197      -         
memory_controller_0.read_prev_RNIGQ9LV4           AO1C       Y        Out     0.491     13.688      -         
schedule_0_sn_N_4                                 Net        -        -       1.106     -           7         
memory_controller_0.schedule_2_RNIIVFJH7[4]       OA1A       B        In      -         14.794      -         
memory_controller_0.schedule_2_RNIIVFJH7[4]       OA1A       Y        Out     0.976     15.769      -         
schedule_210[4]                                   Net        -        -       0.233     -           1         
memory_controller_0.schedule_RNIP72GHH[5]         MX2        A        In      -         16.003      -         
memory_controller_0.schedule_RNIP72GHH[5]         MX2        Y        Out     0.615     16.617      -         
schedule_21[4]                                    Net        -        -       0.280     -           2         
memory_controller_0.schedule_1_RNO[2]             MX2        A        In      -         16.897      -         
memory_controller_0.schedule_1_RNO[2]             MX2        Y        Out     0.615     17.512      -         
schedule_29[2]                                    Net        -        -       0.233     -           1         
memory_controller_0.schedule_1[2]                 DFN1C0     D        In      -         17.745      -         
==============================================================================================================
Total path delay (propagation time + setup) of 18.327 is 10.626(58.0%) logic and 7.701(42.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      17.660
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.280

    Number of logic level(s):                15
    Starting point:                          memory_controller_0.geig_prev[23] / Q
    Ending point:                            memory_controller_0.schedule_2[4] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[23]                 DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[23]                                     Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI6JU1[23]         XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNI6JU1[23]         XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_23                                  Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIE8T3[24]         XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIE8T3[24]         XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_7                             Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI4PQ7[24]         OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNI4PQ7[24]         OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_11                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM2OF[29]         OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNIM2OF[29]         OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_13                            Net        -        -       1.239     -           10        
memory_controller_0.schedule_1_RNIR3AE1[2]        NOR3       B        In      -         5.564       -         
memory_controller_0.schedule_1_RNIR3AE1[2]        NOR3       Y        Out     0.773     6.337       -         
next_m5_i_a4_0_0                                  Net        -        -       0.858     -           4         
memory_controller_0.schedule_1_RNIRTF93_0[2]      NOR2A      A        In      -         7.195       -         
memory_controller_0.schedule_1_RNIRTF93_0[2]      NOR2A      Y        Out     0.558     7.753       -         
schedule_N_8                                      Net        -        -       0.585     -           3         
memory_controller_0.schedule_1_RNIQMV74[2]        NOR2       B        In      -         8.338       -         
memory_controller_0.schedule_1_RNIQMV74[2]        NOR2       Y        Out     0.556     8.894       -         
schedule_9[0]                                     Net        -        -       1.210     -           9         
memory_controller_0.schedule_1_RNIQJ7N4_0[3]      NOR2       B        In      -         10.104      -         
memory_controller_0.schedule_1_RNIQJ7N4_0[3]      NOR2       Y        Out     0.699     10.803      -         
schedule34                                        Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNISTBC82_0[3]     NOR2A      B        In      -         11.036      -         
memory_controller_0.schedule_1_RNISTBC82_0[3]     NOR2A      Y        Out     0.417     11.453      -         
schedule_15_sn_m1_0                               Net        -        -       0.280     -           2         
memory_controller_0.schedule_RNIVJ8OD2_0[5]       AO1A       B        In      -         11.733      -         
memory_controller_0.schedule_RNIVJ8OD2_0[5]       AO1A       Y        Out     0.647     12.380      -         
schedule_15[3]                                    Net        -        -       0.280     -           2         
memory_controller_0.schedule_RNIFM8II2[5]         NOR2       A        In      -         12.659      -         
memory_controller_0.schedule_RNIFM8II2[5]         NOR2       Y        Out     0.549     13.208      -         
un1_schedule_13                                   Net        -        -       0.233     -           1         
memory_controller_0.read_prev_RNIGQ9LV4           AO1C       B        In      -         13.441      -         
memory_controller_0.read_prev_RNIGQ9LV4           AO1C       Y        Out     0.491     13.932      -         
schedule_0_sn_N_4                                 Net        -        -       1.106     -           7         
memory_controller_0.schedule_RNIGFENJ7_0[5]       NOR2       B        In      -         15.038      -         
memory_controller_0.schedule_RNIGFENJ7_0[5]       NOR2       Y        Out     0.556     15.595      -         
N_957                                             Net        -        -       0.280     -           2         
memory_controller_0.schedule_0_RNILTM5QC[6]       AO1A       B        In      -         15.874      -         
memory_controller_0.schedule_0_RNILTM5QC[6]       AO1A       Y        Out     0.647     16.521      -         
N_957_mux                                         Net        -        -       0.280     -           2         
memory_controller_0.schedule_2_RNO[4]             MX2        A        In      -         16.801      -         
memory_controller_0.schedule_2_RNO[4]             MX2        Y        Out     0.626     17.427      -         
schedule_29[4]                                    Net        -        -       0.233     -           1         
memory_controller_0.schedule_2[4]                 DFN1C0     D        In      -         17.660      -         
==============================================================================================================
Total path delay (propagation time + setup) of 18.280 is 10.532(57.6%) logic and 7.748(42.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_master|busy_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                         Arrival           
Instance                                    Reference                          Type         Pin     Net                      Time        Slack 
                                            Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[1]     spi_master|busy_inferred_clock     DFN0C0       Q       tx_packet_counter[1]     0.707       -3.221
spi_mode_config2_0.tx_packet_counter[3]     spi_master|busy_inferred_clock     DFN0C0       Q       tx_packet_counter[3]     0.707       -2.990
spi_mode_config2_0.tx_packet_counter[2]     spi_master|busy_inferred_clock     DFN0C0       Q       tx_packet_counter[2]     0.707       -2.979
spi_mode_config2_0.tx_packet_counter[0]     spi_master|busy_inferred_clock     DFN0C0       Q       tx_packet_counter[0]     0.707       -2.950
spi_mode_config2_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0       Q       tx_packet_counter[4]     0.707       -2.937
spi_mode_config2_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0       Q       tx_packet_counter[5]     0.707       -2.908
spi_mode_config2_0.read_tracker             spi_master|busy_inferred_clock     DFN0E1C0     Q       read_tracker             0.707       -2.682
spi_mode_config2_0.tx_state[2]              spi_master|busy_inferred_clock     DFN0C0       Q       tx_state[2]              0.707       -1.937
spi_mode_config2_0.read_data[7]             spi_master|busy_inferred_clock     DFN0E1C0     Q       read_data[7]             0.707       -1.636
spi_mode_config2_0.tx_state[4]              spi_master|busy_inferred_clock     DFN0C0       Q       tx_state[4]              0.707       -1.555
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                         Required           
Instance                                    Reference                          Type       Pin     Net                        Time         Slack 
                                            Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.byte_out_a[3]            spi_master|busy_inferred_clock     DFN0C0     D       byte_out_a_19[3]           9.229        -3.221
spi_mode_config2_0.tx_state[0]              spi_master|busy_inferred_clock     DFN0P0     D       tx_state_RNO[0]            9.229        -2.682
spi_mode_config2_0.tx_state[1]              spi_master|busy_inferred_clock     DFN0C0     D       N_162                      9.229        -2.328
spi_mode_config2_0.tx_state[2]              spi_master|busy_inferred_clock     DFN0C0     D       N_35                       9.229        -2.328
spi_mode_config2_0.byte_out_a[1]            spi_master|busy_inferred_clock     DFN0C0     D       N_144                      9.229        -2.301
spi_mode_config2_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0     D       tx_packet_counter_8[5]     9.229        -2.157
spi_mode_config2_0.byte_out_a[0]            spi_master|busy_inferred_clock     DFN0C0     D       byte_out_a_19[0]           9.229        -1.795
spi_mode_config2_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0     D       tx_packet_counter_8[4]     9.229        -1.368
spi_mode_config2_0.byte_out_a[4]            spi_master|busy_inferred_clock     DFN0P0     D       byte_out_a_19[4]           9.229        -1.195
spi_mode_config2_0.byte_out_a[5]            spi_master|busy_inferred_clock     DFN0P0     D       byte_out_a_19[5]           9.229        -1.195
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.450
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.221

    Number of logic level(s):                9
    Starting point:                          spi_mode_config2_0.tx_packet_counter[1] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[3] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[1]             DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[1]                                Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]     OR3        C        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]     OR3        Y        Out     0.812     2.377       -         
byte_out_a_19_1_o2_1_1[2]                           Net        -        -       1.106     -           7         
spi_mode_config2_0.tx_state_RNIEDD62[3]             OR3A       C        In      -         3.483       -         
spi_mode_config2_0.tx_state_RNIEDD62[3]             OR3A       Y        Out     0.812     4.295       -         
N_247                                               Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_state_RNIQ09M2[3]             OR2        A        In      -         5.223       -         
spi_mode_config2_0.tx_state_RNIQ09M2[3]             OR2        Y        Out     0.549     5.772       -         
N_343                                               Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_exit_counter_RNIIL1S2[2]      AO1A       A        In      -         6.051       -         
spi_mode_config2_0.tx_exit_counter_RNIIL1S2[2]      AO1A       Y        Out     0.519     6.570       -         
N_303                                               Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_state_RNIL2B44[3]             AO1A       C        In      -         7.155       -         
spi_mode_config2_0.tx_state_RNIL2B44[3]             AO1A       Y        Out     0.709     7.864       -         
N_857                                               Net        -        -       0.585     -           3         
spi_mode_config2_0.byte_out_a_RNO_7[3]              AO1A       C        In      -         8.448       -         
spi_mode_config2_0.byte_out_a_RNO_7[3]              AO1A       Y        Out     0.709     9.157       -         
N_432                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_4[3]              MX2C       A        In      -         9.390       -         
spi_mode_config2_0.byte_out_a_RNO_4[3]              MX2C       Y        Out     0.615     10.005      -         
N_438                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_2[3]              OA1C       A        In      -         10.238      -         
spi_mode_config2_0.byte_out_a_RNO_2[3]              OA1C       Y        Out     1.008     11.245      -         
N_588                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[3]                OR3        C        In      -         11.478      -         
spi_mode_config2_0.byte_out_a_RNO[3]                OR3        Y        Out     0.739     12.217      -         
byte_out_a_19[3]                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[3]                    DFN0C0     D        In      -         12.450      -         
================================================================================================================
Total path delay (propagation time + setup) of 13.221 is 7.948(60.1%) logic and 5.273(39.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.219
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.990

    Number of logic level(s):                9
    Starting point:                          spi_mode_config2_0.tx_packet_counter[3] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[3] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[3]             DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[3]                                Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]     OR3        C        In      -         1.291       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]     OR3        Y        Out     0.812     2.103       -         
N_195                                               Net        -        -       1.188     -           8         
spi_mode_config2_0.tx_state_RNIEDD62[3]             OR3A       B        In      -         3.292       -         
spi_mode_config2_0.tx_state_RNIEDD62[3]             OR3A       Y        Out     0.773     4.064       -         
N_247                                               Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_state_RNIQ09M2[3]             OR2        A        In      -         4.992       -         
spi_mode_config2_0.tx_state_RNIQ09M2[3]             OR2        Y        Out     0.549     5.541       -         
N_343                                               Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_exit_counter_RNIIL1S2[2]      AO1A       A        In      -         5.820       -         
spi_mode_config2_0.tx_exit_counter_RNIIL1S2[2]      AO1A       Y        Out     0.519     6.339       -         
N_303                                               Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_state_RNIL2B44[3]             AO1A       C        In      -         6.924       -         
spi_mode_config2_0.tx_state_RNIL2B44[3]             AO1A       Y        Out     0.709     7.632       -         
N_857                                               Net        -        -       0.585     -           3         
spi_mode_config2_0.byte_out_a_RNO_7[3]              AO1A       C        In      -         8.217       -         
spi_mode_config2_0.byte_out_a_RNO_7[3]              AO1A       Y        Out     0.709     8.926       -         
N_432                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_4[3]              MX2C       A        In      -         9.159       -         
spi_mode_config2_0.byte_out_a_RNO_4[3]              MX2C       Y        Out     0.615     9.774       -         
N_438                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_2[3]              OA1C       A        In      -         10.007      -         
spi_mode_config2_0.byte_out_a_RNO_2[3]              OA1C       Y        Out     1.008     11.014      -         
N_588                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[3]                OR3        C        In      -         11.247      -         
spi_mode_config2_0.byte_out_a_RNO[3]                OR3        Y        Out     0.739     11.986      -         
byte_out_a_19[3]                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[3]                    DFN0C0     D        In      -         12.219      -         
================================================================================================================
Total path delay (propagation time + setup) of 12.990 is 7.908(60.9%) logic and 5.082(39.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.209
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.979

    Number of logic level(s):                9
    Starting point:                          spi_mode_config2_0.tx_packet_counter[2] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[3] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[2]             DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[2]                                Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]     OR3        A        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]     OR3        Y        Out     0.528     2.093       -         
N_195                                               Net        -        -       1.188     -           8         
spi_mode_config2_0.tx_state_RNIEDD62[3]             OR3A       B        In      -         3.281       -         
spi_mode_config2_0.tx_state_RNIEDD62[3]             OR3A       Y        Out     0.773     4.054       -         
N_247                                               Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_state_RNIQ09M2[3]             OR2        A        In      -         4.981       -         
spi_mode_config2_0.tx_state_RNIQ09M2[3]             OR2        Y        Out     0.549     5.530       -         
N_343                                               Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_exit_counter_RNIIL1S2[2]      AO1A       A        In      -         5.810       -         
spi_mode_config2_0.tx_exit_counter_RNIIL1S2[2]      AO1A       Y        Out     0.519     6.329       -         
N_303                                               Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_state_RNIL2B44[3]             AO1A       C        In      -         6.913       -         
spi_mode_config2_0.tx_state_RNIL2B44[3]             AO1A       Y        Out     0.709     7.622       -         
N_857                                               Net        -        -       0.585     -           3         
spi_mode_config2_0.byte_out_a_RNO_7[3]              AO1A       C        In      -         8.207       -         
spi_mode_config2_0.byte_out_a_RNO_7[3]              AO1A       Y        Out     0.709     8.915       -         
N_432                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_4[3]              MX2C       A        In      -         9.148       -         
spi_mode_config2_0.byte_out_a_RNO_4[3]              MX2C       Y        Out     0.615     9.763       -         
N_438                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_2[3]              OA1C       A        In      -         9.996       -         
spi_mode_config2_0.byte_out_a_RNO_2[3]              OA1C       Y        Out     1.008     11.004      -         
N_588                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[3]                OR3        C        In      -         11.237      -         
spi_mode_config2_0.byte_out_a_RNO[3]                OR3        Y        Out     0.739     11.976      -         
byte_out_a_19[3]                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[3]                    DFN0C0     D        In      -         12.209      -         
================================================================================================================
Total path delay (propagation time + setup) of 12.980 is 7.625(58.7%) logic and 5.355(41.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.950

    Number of logic level(s):                9
    Starting point:                          spi_mode_config2_0.tx_packet_counter[0] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[3] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[0]             DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[0]                                Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]     OR3        B        In      -         1.291       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]     OR3        Y        Out     0.773     2.064       -         
N_195                                               Net        -        -       1.188     -           8         
spi_mode_config2_0.tx_state_RNIEDD62[3]             OR3A       B        In      -         3.252       -         
spi_mode_config2_0.tx_state_RNIEDD62[3]             OR3A       Y        Out     0.773     4.025       -         
N_247                                               Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_state_RNIQ09M2[3]             OR2        A        In      -         4.952       -         
spi_mode_config2_0.tx_state_RNIQ09M2[3]             OR2        Y        Out     0.549     5.501       -         
N_343                                               Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_exit_counter_RNIIL1S2[2]      AO1A       A        In      -         5.781       -         
spi_mode_config2_0.tx_exit_counter_RNIIL1S2[2]      AO1A       Y        Out     0.519     6.300       -         
N_303                                               Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_state_RNIL2B44[3]             AO1A       C        In      -         6.884       -         
spi_mode_config2_0.tx_state_RNIL2B44[3]             AO1A       Y        Out     0.709     7.593       -         
N_857                                               Net        -        -       0.585     -           3         
spi_mode_config2_0.byte_out_a_RNO_7[3]              AO1A       C        In      -         8.178       -         
spi_mode_config2_0.byte_out_a_RNO_7[3]              AO1A       Y        Out     0.709     8.886       -         
N_432                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_4[3]              MX2C       A        In      -         9.119       -         
spi_mode_config2_0.byte_out_a_RNO_4[3]              MX2C       Y        Out     0.615     9.734       -         
N_438                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_2[3]              OA1C       A        In      -         9.967       -         
spi_mode_config2_0.byte_out_a_RNO_2[3]              OA1C       Y        Out     1.008     10.975      -         
N_588                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[3]                OR3        C        In      -         11.208      -         
spi_mode_config2_0.byte_out_a_RNO[3]                OR3        Y        Out     0.739     11.947      -         
byte_out_a_19[3]                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[3]                    DFN0C0     D        In      -         12.180      -         
================================================================================================================
Total path delay (propagation time + setup) of 12.950 is 7.869(60.8%) logic and 5.082(39.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.166
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.937

    Number of logic level(s):                9
    Starting point:                          spi_mode_config2_0.tx_packet_counter[4] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[3] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[4]             DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[4]                                Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]     OR3        A        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]     OR3        Y        Out     0.528     2.093       -         
byte_out_a_19_1_o2_1_1[2]                           Net        -        -       1.106     -           7         
spi_mode_config2_0.tx_state_RNIEDD62[3]             OR3A       C        In      -         3.199       -         
spi_mode_config2_0.tx_state_RNIEDD62[3]             OR3A       Y        Out     0.812     4.011       -         
N_247                                               Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_state_RNIQ09M2[3]             OR2        A        In      -         4.939       -         
spi_mode_config2_0.tx_state_RNIQ09M2[3]             OR2        Y        Out     0.549     5.488       -         
N_343                                               Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_exit_counter_RNIIL1S2[2]      AO1A       A        In      -         5.768       -         
spi_mode_config2_0.tx_exit_counter_RNIIL1S2[2]      AO1A       Y        Out     0.519     6.286       -         
N_303                                               Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_state_RNIL2B44[3]             AO1A       C        In      -         6.871       -         
spi_mode_config2_0.tx_state_RNIL2B44[3]             AO1A       Y        Out     0.709     7.580       -         
N_857                                               Net        -        -       0.585     -           3         
spi_mode_config2_0.byte_out_a_RNO_7[3]              AO1A       C        In      -         8.164       -         
spi_mode_config2_0.byte_out_a_RNO_7[3]              AO1A       Y        Out     0.709     8.873       -         
N_432                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_4[3]              MX2C       A        In      -         9.106       -         
spi_mode_config2_0.byte_out_a_RNO_4[3]              MX2C       Y        Out     0.615     9.721       -         
N_438                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_2[3]              OA1C       A        In      -         9.954       -         
spi_mode_config2_0.byte_out_a_RNO_2[3]              OA1C       Y        Out     1.008     10.961      -         
N_588                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[3]                OR3        C        In      -         11.195      -         
spi_mode_config2_0.byte_out_a_RNO[3]                OR3        Y        Out     0.739     11.933      -         
byte_out_a_19[3]                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[3]                    DFN0C0     D        In      -         12.166      -         
================================================================================================================
Total path delay (propagation time + setup) of 12.937 is 7.664(59.2%) logic and 5.273(40.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_mode_config2|next_b_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                      Arrival          
Instance                      Reference                                  Type       Pin     Net             Time        Slack
                              Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[0]     0.797       5.108
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[1]     0.797       5.329
=============================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                                          Required          
Instance                      Reference                                  Type         Pin     Net                               Time         Slack
                              Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       I_10                              9.417        5.108
read_buffer_0.byte_out[0]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[0]                     9.417        5.329
read_buffer_0.byte_out[1]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[1]                     9.417        5.329
read_buffer_0.byte_out[2]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[2]                     9.417        5.329
read_buffer_0.byte_out[3]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[3]                     9.417        5.329
read_buffer_0.byte_out[4]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[4]                     9.417        5.329
read_buffer_0.byte_out[5]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[5]                     9.417        5.329
read_buffer_0.byte_out[6]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[6]                     9.417        5.329
read_buffer_0.byte_out[7]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[7]                     9.417        5.329
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       DWACT_ADD_CI_0_partial_sum[0]     9.417        6.382
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      4.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.108

    Number of logic level(s):                2
    Starting point:                          read_buffer_0.position[0] / Q
    Ending point:                            read_buffer_0.position[1] / D
    The start point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
read_buffer_0.position[0]             DFN1C0     Q        Out     0.797     0.797       -         
position[0]                           Net        -        -       1.477     -           13        
read_buffer_0.un1_position_2.I_1      AND2       A        In      -         2.274       -         
read_buffer_0.un1_position_2.I_1      AND2       Y        Out     0.556     2.830       -         
DWACT_ADD_CI_0_TMP[0]                 Net        -        -       0.233     -           1         
read_buffer_0.un1_position_2.I_10     XOR2       B        In      -         3.063       -         
read_buffer_0.un1_position_2.I_10     XOR2       Y        Out     1.013     4.076       -         
I_10                                  Net        -        -       0.233     -           1         
read_buffer_0.position[1]             DFN1C0     D        In      -         4.309       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.892 is 2.949(60.3%) logic and 1.943(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_mode_config2|ss_b_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                              Arrival          
Instance                    Reference                                Type     Pin     Net                         Time        Slack
                            Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------
spi_master_0.chip_rdy_0     spi_mode_config2|ss_b_inferred_clock     DLN1     Q       spi_master_0_chip_rdy_0     0.588       3.122
===================================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                             Required          
Instance                    Reference                                Type       Pin     Net      Time         Slack
                            Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------
spi_master_0.mosi_d         spi_mode_config2|ss_b_inferred_clock     DLN0C0     D       N_28     9.186        3.122
spi_master_0.state_d[1]     spi_mode_config2|ss_b_inferred_clock     DLN0C0     D       N_26     9.186        3.305
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -4.186
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.186

    - Propagation time:                      6.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.122

    Number of logic level(s):                4
    Starting point:                          spi_master_0.chip_rdy_0 / Q
    Ending point:                            spi_master_0.mosi_d / D
    The start point is clocked by            spi_mode_config2|ss_b_inferred_clock [falling] on pin G
    The end   point is clocked by            spi_mode_config2|ss_b_inferred_clock [rising] on pin G

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi_master_0.chip_rdy_0              DLN1       Q        Out     0.588     0.588       -         
spi_master_0_chip_rdy_0              Net        -        -       1.510     -           14        
spi_master_0.sck_q_RNIGKR3[1]        NOR3A      A        In      -         2.098       -         
spi_master_0.sck_q_RNIGKR3[1]        NOR3A      Y        Out     0.718     2.816       -         
N_131                                Net        -        -       0.233     -           1         
spi_master_0.state_q_RNIB6A31[1]     OA1C       B        In      -         3.049       -         
spi_master_0.state_q_RNIB6A31[1]     OA1C       Y        Out     0.974     4.023       -         
N_140                                Net        -        -       0.233     -           1         
spi_master_0.state_q_RNILKEI2[1]     OR2A       B        In      -         4.256       -         
spi_master_0.state_q_RNILKEI2[1]     OR2A       Y        Out     0.556     4.812       -         
N_71                                 Net        -        -       0.280     -           2         
spi_master_0.mosi_d_RNO              NOR3       C        In      -         5.092       -         
spi_master_0.mosi_d_RNO              NOR3       Y        Out     0.739     5.831       -         
N_28                                 Net        -        -       0.233     -           1         
spi_master_0.mosi_d                  DLN0C0     D        In      -         6.064       -         
=================================================================================================
Total path delay (propagation time + setup) of 1.878 is -0.611(-32.5%) logic and 2.489(132.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:11s; Memory used current: 163MB peak: 168MB)


Finished timing report (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:11s; Memory used current: 163MB peak: 168MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
Report for cell full_system.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    37      1.0       37.0
             AND2A     1      1.0        1.0
              AND3   113      1.0      113.0
               AO1    38      1.0       38.0
              AO13    16      1.0       16.0
              AO18     2      1.0        2.0
              AO1A    42      1.0       42.0
              AO1B     5      1.0        5.0
              AO1C    12      1.0       12.0
              AO1D    12      1.0       12.0
              AOI1     6      1.0        6.0
             AOI1A     1      1.0        1.0
             AOI1B    15      1.0       15.0
               AX1     7      1.0        7.0
              AX1C    26      1.0       26.0
              AXO5     1      1.0        1.0
             AXOI4     2      1.0        2.0
             AXOI5     1      1.0        1.0
             AXOI7     1      1.0        1.0
              BUFF     2      1.0        2.0
            CLKINT     5      0.0        0.0
               GND    17      0.0        0.0
               INV    31      1.0       31.0
               MX2   425      1.0      425.0
              MX2A     3      1.0        3.0
              MX2B     2      1.0        2.0
              MX2C     3      1.0        3.0
              NOR2    77      1.0       77.0
             NOR2A   161      1.0      161.0
             NOR2B   162      1.0      162.0
              NOR3    38      1.0       38.0
             NOR3A    35      1.0       35.0
             NOR3B    57      1.0       57.0
             NOR3C    70      1.0       70.0
               OA1    19      1.0       19.0
              OA1A    16      1.0       16.0
              OA1B    13      1.0       13.0
              OA1C    12      1.0       12.0
              OAI1     3      1.0        3.0
               OR2   133      1.0      133.0
              OR2A    78      1.0       78.0
              OR2B    22      1.0       22.0
               OR3   118      1.0      118.0
              OR3A    16      1.0       16.0
              OR3B    11      1.0       11.0
              OR3C     6      1.0        6.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    17      0.0        0.0
               XA1    18      1.0       18.0
              XA1B    10      1.0       10.0
              XAI1     5      1.0        5.0
             XAI1A     1      1.0        1.0
             XNOR2    20      1.0       20.0
             XNOR3    12      1.0       12.0
               XO1    54      1.0       54.0
              XOR2   230      1.0      230.0
              XOR3     2      1.0        2.0


            DFN0C0    33      1.0       33.0
          DFN0E0C0    41      1.0       41.0
          DFN0E0P0     7      1.0        7.0
          DFN0E1C0    27      1.0       27.0
            DFN0P0     9      1.0        9.0
            DFN1C0   299      1.0      299.0
          DFN1E0C0    70      1.0       70.0
          DFN1E0P0     1      1.0        1.0
            DFN1E1    72      1.0       72.0
          DFN1E1C0   363      1.0      363.0
          DFN1E1P0     1      1.0        1.0
            DFN1P0    26      1.0       26.0
            DLN0C0    23      1.0       23.0
            DLN0P0     1      1.0        1.0
              DLN1     2      1.0        2.0
          DLN1P1C1     1      2.0        2.0
                   -----          ----------
             TOTAL  3220              3180.0


  IO Cell usage:
              cell count
             BIBUF    32
             INBUF     4
            OUTBUF    36
                   -----
             TOTAL    72


Core Cells         : 3180 of 24576 (13%)
IO Cells           : 72

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 56MB peak: 168MB)

Process took 0h:00m:14s realtime, 0h:00m:12s cputime
# Fri Apr 08 14:53:41 2016

###########################################################]
