#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Feb 21 04:29:22 2026
# Process ID: 28072
# Current directory: D:/FPGA/final/RISCV-with-FPGA/vivado-p/Test/Test.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/FPGA/final/RISCV-with-FPGA/vivado-p/Test/Test.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/FPGA/final/RISCV-with-FPGA/vivado-p/Test/Test.runs/synth_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34193 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1253.059 ; gain = 10.918
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/final/RISCV-with-FPGA/vivado-p/Test/Test.srcs'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/FPGA/final/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rv_pl:1.0'. The one found in IP location 'd:/FPGA/final/RISCV-with-FPGA/vivado-p/Test/Test.srcs' will take precedence over the same IP in location d:/FPGA/final/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single
Command: read_checkpoint -auto_incremental -incremental C:/u/halle/dwe/home_at/Test/Test.srcs/utils_1/imports/synth_1/rv_pl.dcp
ERROR: [Common 17-69] Command failed: File 'C:/u/halle/dwe/home_at/Test/Test.srcs/utils_1/imports/synth_1/rv_pl.dcp' does not exist
INFO: [Common 17-206] Exiting Vivado at Sat Feb 21 04:29:37 2026...
