{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493213194914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493213194922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 21:26:34 2017 " "Processing started: Wed Apr 26 21:26:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493213194922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493213194922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493213194922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1493213195323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_01_interface/interface_bsp.v 1 1 " "Found 1 design units, including 1 entities, in source file _01_interface/interface_bsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interface_bsp " "Found entity 1: Interface_bsp" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_01_Interface/Interface_bsp.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213205893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213205893 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Clock.v(36) " "Verilog HDL information at Drive_Clock.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493213205895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Clock " "Found entity 1: Drive_Clock" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213205895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213205895 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "App_Led.v(29) " "Verilog HDL information at App_Led.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_03_App/App_Led.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493213205896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_03_app/app_led.v 1 1 " "Found 1 design units, including 1 entities, in source file _03_app/app_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 App_Led " "Found entity 1: App_Led" {  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_03_App/App_Led.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213205897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213205897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/drive_uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/drive_uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Uart_Top " "Found entity 1: Drive_Uart_Top" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Top.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213205899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213205899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/uart_rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213205901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213205901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "_02_Drive/Drive_Uart/uart_tx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/uart_tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213205903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213205903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "_02_Drive/Drive_Uart/clkdiv.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/clkdiv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213205905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213205905 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Uart_Buff.v(207) " "Verilog HDL information at Drive_Uart_Buff.v(207): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 207 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493213205907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/drive_uart_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/drive_uart_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Uart_Buff " "Found entity 1: Drive_Uart_Buff" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213205907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213205907 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "dataout packed uart_rx.v(14) " "Verilog HDL Port Declaration warning at uart_rx.v(14): data type declaration for \"dataout\" declares packed dimensions but the port declaration declaration does not" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/uart_rx.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1493213205908 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dataout uart_rx.v(10) " "HDL info at uart_rx.v(10): see declaration for object \"dataout\"" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/uart_rx.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213205908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface_bsp " "Elaborating entity \"Interface_bsp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493213205963 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_led_bus\[4\] Interface_bsp.v(22) " "Output port \"out_led_bus\[4\]\" at Interface_bsp.v(22) has no driver" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_01_Interface/Interface_bsp.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493213205964 "|Interface_bsp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Clock Drive_Clock:Drive_Clock0 " "Elaborating entity \"Drive_Clock\" for hierarchy \"Drive_Clock:Drive_Clock0\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_Clock0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_01_Interface/Interface_bsp.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213205965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "App_Led App_Led:App_Led0 " "Elaborating entity \"App_Led\" for hierarchy \"App_Led:App_Led0\"" {  } { { "_01_Interface/Interface_bsp.v" "App_Led0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_01_Interface/Interface_bsp.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213205966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 App_Led.v(39) " "Verilog HDL assignment warning at App_Led.v(39): truncated value with size 32 to match size of target (16)" {  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_03_App/App_Led.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493213205967 "|Interface_bsp|App_Led:App_Led0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Uart_Top Drive_Uart_Top:Drive_Uart_Top0 " "Elaborating entity \"Drive_Uart_Top\" for hierarchy \"Drive_Uart_Top:Drive_Uart_Top0\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_Uart_Top0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_01_Interface/Interface_bsp.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213205967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv " "Elaborating entity \"clkdiv\" for hierarchy \"Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Top.v" "clkdiv" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213205968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Top.v" "uart_rx" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213205970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx Drive_Uart_Top:Drive_Uart_Top0\|uart_tx:uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"Drive_Uart_Top:Drive_Uart_Top0\|uart_tx:uart_tx\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Top.v" "uart_tx" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213205971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Uart_Buff Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff " "Elaborating entity \"Drive_Uart_Buff\" for hierarchy \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Top.v" "Drive_Uart_Buff" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213205973 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "set_shifty Drive_Uart_Buff.v(44) " "Verilog HDL warning at Drive_Uart_Buff.v(44): object set_shifty used but never assigned" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 44 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1493213205974 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(88) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(88): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493213205976 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Drive_Uart_Buff.v(90) " "Verilog HDL Case Statement warning at Drive_Uart_Buff.v(90): incomplete case statement has no default case item" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 90 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1493213205976 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(100) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(100): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493213205977 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "receive_cnt Drive_Uart_Buff.v(59) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(59): inferring latch(es) for variable \"receive_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493213205977 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "receive_time_over Drive_Uart_Buff.v(59) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(59): inferring latch(es) for variable \"receive_time_over\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493213205977 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "receive_crc Drive_Uart_Buff.v(59) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(59): inferring latch(es) for variable \"receive_crc\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493213205977 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led Drive_Uart_Buff.v(59) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(59): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493213205977 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "receive_buff_flag Drive_Uart_Buff.v(59) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(59): inferring latch(es) for variable \"receive_buff_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493213205978 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Drive_Uart_Buff.v(119) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(119): truncated value with size 32 to match size of target (16)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493213205978 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_ms Drive_Uart_Buff.v(109) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(109): inferring latch(es) for variable \"cnt_ms\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493213205978 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Drive_Uart_Buff.v(143) " "Verilog HDL Case Statement warning at Drive_Uart_Buff.v(143): incomplete case statement has no default case item" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 143 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1493213205982 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_start_flag Drive_Uart_Buff.v(129) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(129): inferring latch(es) for variable \"send_start_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493213205993 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_phase Drive_Uart_Buff.v(129) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(129): inferring latch(es) for variable \"set_phase\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493213205993 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_vpp Drive_Uart_Buff.v(129) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(129): inferring latch(es) for variable \"set_vpp\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493213205994 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_freq Drive_Uart_Buff.v(129) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(129): inferring latch(es) for variable \"set_freq\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493213205994 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(212) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(212): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493213205994 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(221) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(221): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493213205995 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(226) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(226): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493213205995 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(231) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(231): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493213205995 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(236) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(236): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493213205996 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(241) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(241): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493213205996 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(246) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(246): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493213205997 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(251) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(251): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493213205997 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(256) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(256): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493213205998 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "set_shifty 0 Drive_Uart_Buff.v(44) " "Net \"set_shifty\" at Drive_Uart_Buff.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1493213206010 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[0\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[0\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206017 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[1\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[1\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206018 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[2\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[2\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206018 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[3\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[3\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206018 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[4\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[4\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206018 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[5\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[5\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206018 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[6\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[6\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206018 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[7\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[7\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206018 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[8\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[8\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206018 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[9\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[9\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206019 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[10\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[10\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206019 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[11\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[11\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206019 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[12\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[12\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206019 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[13\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[13\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206019 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[14\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[14\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206019 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[15\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[15\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206019 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[16\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[16\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206019 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[17\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[17\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206019 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[18\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[18\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206019 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[19\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[19\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206020 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[20\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[20\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206020 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[21\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[21\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206020 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[22\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[22\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206020 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[23\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[23\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206020 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[24\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[24\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206020 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[25\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[25\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206020 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[26\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[26\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206020 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[27\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[27\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206020 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[28\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[28\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206021 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[29\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[29\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206021 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[30\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[30\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206021 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[31\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_freq\[31\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206021 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[0\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[0\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206021 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[1\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[1\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206021 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[2\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[2\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206021 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[3\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[3\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206021 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[4\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[4\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206021 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[5\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[5\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206021 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[6\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[6\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206022 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[7\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[7\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206022 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[8\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[8\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206022 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[9\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[9\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206022 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[10\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[10\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206022 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[11\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[11\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206022 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[12\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[12\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206022 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[13\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[13\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206022 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[14\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[14\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206022 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[15\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_vpp\[15\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206023 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[0\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[0\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206023 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[1\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[1\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206023 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[2\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[2\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206023 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[3\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[3\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206023 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[4\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[4\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206023 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[5\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[5\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206023 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[6\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[6\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206023 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[7\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[7\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206023 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[8\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[8\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206024 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[9\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[9\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206024 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[10\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[10\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206024 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[11\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[11\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206024 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[12\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[12\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206024 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[13\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[13\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206024 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[14\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[14\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206024 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[15\] Drive_Uart_Buff.v(137) " "Inferred latch for \"set_phase\[15\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206024 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[0\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[8\]\[0\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206025 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[1\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[8\]\[1\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206025 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[2\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[8\]\[2\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206025 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[3\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[8\]\[3\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206025 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[4\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[8\]\[4\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206025 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[5\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[8\]\[5\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206025 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[6\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[8\]\[6\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206025 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[7\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[8\]\[7\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206026 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[0\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[7\]\[0\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206026 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[1\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[7\]\[1\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206026 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[2\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[7\]\[2\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206026 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[3\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[7\]\[3\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206026 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[4\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[7\]\[4\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206026 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[5\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[7\]\[5\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206027 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[6\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[7\]\[6\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206027 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[7\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[7\]\[7\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206027 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[0\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[6\]\[0\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206027 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[1\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[6\]\[1\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206027 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[2\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[6\]\[2\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206027 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[3\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[6\]\[3\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206027 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[4\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[6\]\[4\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206028 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[5\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[6\]\[5\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206028 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[6\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[6\]\[6\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206028 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[7\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[6\]\[7\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206028 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[0\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[5\]\[0\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206028 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[1\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[5\]\[1\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206028 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[2\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[5\]\[2\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206028 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[3\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[5\]\[3\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206029 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[4\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[5\]\[4\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206029 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[5\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[5\]\[5\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206029 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[6\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[5\]\[6\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206029 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[7\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[5\]\[7\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206029 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[0\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[4\]\[0\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206029 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[1\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[4\]\[1\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206029 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[2\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[4\]\[2\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206030 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[3\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[4\]\[3\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206030 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[4\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[4\]\[4\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206030 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[5\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[4\]\[5\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206030 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[6\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[4\]\[6\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206030 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[7\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[4\]\[7\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206030 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[0\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[3\]\[0\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206031 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[1\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[3\]\[1\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206031 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[2\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[3\]\[2\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206031 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[3\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[3\]\[3\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206031 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[4\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[3\]\[4\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206031 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[5\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[3\]\[5\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206031 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[6\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[3\]\[6\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206031 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[7\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[3\]\[7\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206032 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[0\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[2\]\[0\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206032 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[1\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[2\]\[1\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206032 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[2\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[2\]\[2\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206032 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[3\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[2\]\[3\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206032 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[4\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[2\]\[4\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206032 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[5\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[2\]\[5\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206032 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[6\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[2\]\[6\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206033 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[7\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[2\]\[7\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206033 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[0\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[1\]\[0\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206033 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[1\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[1\]\[1\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206033 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[2\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[1\]\[2\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206033 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[3\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[1\]\[3\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206033 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[4\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[1\]\[4\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206034 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[5\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[1\]\[5\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206034 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[6\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[1\]\[6\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206034 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[7\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[1\]\[7\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206034 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[0\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[0\]\[0\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206034 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[1\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[0\]\[1\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206034 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[2\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[0\]\[2\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206035 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[3\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[0\]\[3\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206035 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[4\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[0\]\[4\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206035 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[5\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[0\]\[5\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206035 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[6\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[0\]\[6\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206035 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[7\] Drive_Uart_Buff.v(137) " "Inferred latch for \"send_buff\[0\]\[7\]\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206035 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_start_flag Drive_Uart_Buff.v(137) " "Inferred latch for \"send_start_flag\" at Drive_Uart_Buff.v(137)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206035 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[0\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[0\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206036 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[1\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[1\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206036 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[2\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[2\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206036 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[3\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[3\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206036 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[4\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[4\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206036 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[5\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[5\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206036 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[6\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[6\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206036 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[7\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[7\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206037 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[8\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[8\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206037 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[9\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[9\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206037 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[10\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[10\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206037 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[11\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[11\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206037 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[12\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[12\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206037 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[13\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[13\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206037 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[14\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[14\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206037 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[15\] Drive_Uart_Buff.v(109) " "Inferred latch for \"cnt_ms\[15\]\" at Drive_Uart_Buff.v(109)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206038 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[9\]\[0\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[9\]\[0\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206038 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[9\]\[1\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[9\]\[1\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206038 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[9\]\[2\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[9\]\[2\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206038 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[9\]\[3\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[9\]\[3\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206038 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[9\]\[4\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[9\]\[4\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206038 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[9\]\[5\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[9\]\[5\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206038 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[9\]\[6\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[9\]\[6\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206038 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[9\]\[7\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[9\]\[7\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206038 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[0\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[5\]\[0\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206038 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[1\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[5\]\[1\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206039 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[2\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[5\]\[2\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206039 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[3\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[5\]\[3\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206039 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[4\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[5\]\[4\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206039 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[5\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[5\]\[5\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206039 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[6\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[5\]\[6\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206039 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[7\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[5\]\[7\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206039 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[0\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[4\]\[0\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206039 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[1\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[4\]\[1\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206039 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[2\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[4\]\[2\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206040 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[3\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[4\]\[3\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206040 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[4\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[4\]\[4\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206040 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[5\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[4\]\[5\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206040 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[6\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[4\]\[6\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206040 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[7\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[4\]\[7\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206040 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[0\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[3\]\[0\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206040 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[1\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[3\]\[1\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206040 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[2\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[3\]\[2\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206040 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[3\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[3\]\[3\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206040 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[4\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[3\]\[4\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206041 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[5\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[3\]\[5\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206041 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[6\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[3\]\[6\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206041 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[7\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[3\]\[7\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206041 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[0\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[2\]\[0\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206041 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[1\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[2\]\[1\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206041 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[2\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[2\]\[2\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206041 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[3\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[2\]\[3\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206041 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[4\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[2\]\[4\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206041 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[5\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[2\]\[5\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206041 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[6\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[2\]\[6\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206042 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[7\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[2\]\[7\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206042 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[0\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[1\]\[0\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206042 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[1\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[1\]\[1\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206042 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[2\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[1\]\[2\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206042 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[3\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[1\]\[3\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206042 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[4\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[1\]\[4\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206042 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[5\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[1\]\[5\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206042 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[6\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[1\]\[6\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206042 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[7\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[1\]\[7\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206042 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[0\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[0\]\[0\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206042 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[1\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[0\]\[1\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206043 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[2\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[0\]\[2\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206043 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[3\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[0\]\[3\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206043 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[4\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[0\]\[4\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206043 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[5\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[0\]\[5\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206043 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[6\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[0\]\[6\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206043 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[7\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff\[0\]\[7\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206043 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff_flag Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_buff_flag\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206043 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] Drive_Uart_Buff.v(59) " "Inferred latch for \"led\[0\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206043 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_time_over Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_time_over\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206044 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[0\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_cnt\[0\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206044 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[1\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_cnt\[1\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206044 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[2\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_cnt\[2\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206044 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[3\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_cnt\[3\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206044 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[4\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_cnt\[4\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206044 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[5\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_cnt\[5\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206044 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[6\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_cnt\[6\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206044 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[7\] Drive_Uart_Buff.v(59) " "Inferred latch for \"receive_cnt\[7\]\" at Drive_Uart_Buff.v(59)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493213206044 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Clock:Drive_Clock0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Clock:Drive_Clock0\|Mod2\"" {  } { { "_02_Drive/Drive_Clock.v" "Mod2" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213207628 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "App_Led:App_Led0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"App_Led:App_Led0\|Mod0\"" {  } { { "_03_App/App_Led.v" "Mod0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_03_App/App_Led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213207628 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Clock:Drive_Clock0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Clock:Drive_Clock0\|Mod0\"" {  } { { "_02_Drive/Drive_Clock.v" "Mod0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213207628 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|Mod0\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "Mod0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213207628 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1493213207628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\"" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213207678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2 " "Instantiated megafunction \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213207680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213207680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213207680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213207680 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493213207680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213207733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213207733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213207745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213207745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9af " "Found entity 1: alt_u_div_9af" {  } { { "db/alt_u_div_9af.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_9af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213207817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213207817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213207887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213207887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213207941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213207941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "App_Led:App_Led0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"App_Led:App_Led0\|lpm_divide:Mod0\"" {  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_03_App/App_Led.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213207950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "App_Led:App_Led0\|lpm_divide:Mod0 " "Instantiated megafunction \"App_Led:App_Led0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213207951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213207951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213207951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213207951 ""}  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_03_App/App_Led.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493213207951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/lpm_divide_bbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213208004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213208004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/sign_div_unsign_0mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213208016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213208016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_k7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213208046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213208046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\"" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213208061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0 " "Instantiated megafunction \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213208063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 29 " "Parameter \"LPM_WIDTHD\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213208063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213208063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213208063 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493213208063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qcm " "Found entity 1: lpm_divide_qcm" {  } { { "db/lpm_divide_qcm.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/lpm_divide_qcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213208116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213208116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/sign_div_unsign_fnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213208129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213208129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_iaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_iaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_iaf " "Found entity 1: alt_u_div_iaf" {  } { { "db/alt_u_div_iaf.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_iaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213208226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213208226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|lpm_divide:Mod0\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213208262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|lpm_divide:Mod0 " "Instantiated megafunction \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213208264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213208264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213208264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213208264 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493213208264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n9m " "Found entity 1: lpm_divide_n9m" {  } { { "db/lpm_divide_n9m.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/lpm_divide_n9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213208316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213208316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213208328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213208328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_c4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493213208344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493213208344 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1493213209109 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[1\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[1\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[2\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[2\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[1\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[1\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[3\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[3\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[3\]\[5\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[3\]\[5\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[4\]\[2\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[4\]\[2\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[4\]\[3\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[4\]\[3\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[4\]\[5\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[4\]\[5\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[1\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[1\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[2\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[2\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[5\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[5\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[6\]\[1\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[6\]\[1\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[6\]\[6\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[6\]\[6\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[7\]\[0\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[7\]\[0\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[7\]\[2\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[7\]\[2\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[7\]\[3\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[7\]\[3\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[7\]\[6\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[7\]\[6\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[8\]\[3\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[8\]\[3\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[8\]\[4\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[8\]\[4\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[8\]\[6\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[8\]\[6\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[3\]\[0\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[3\]\[0\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[0\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[0\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213209171 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1493213209171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[4\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209176 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209176 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_start_flag " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_start_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff_flag " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff_flag" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209176 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 128 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[0\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209177 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[2\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209177 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff_flag " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[9\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[9\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209178 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/uart_rx.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209178 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[1\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/uart_rx.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209178 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[2\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/uart_rx.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209179 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[3\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/uart_rx.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209179 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_time_over " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_time_over has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/uart_rx.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209180 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[0\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209180 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[1\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209180 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[2\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209181 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[3\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209181 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[4\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209181 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[5\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209182 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[6\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209182 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[7\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209183 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[8\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209183 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[9\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209183 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[10\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209184 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[11\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209184 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[12\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209184 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[13\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209185 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[14\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209185 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[15\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493213209186 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493213209186 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 137 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493213212178 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1493213212178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_led_bus\[4\] GND " "Pin \"out_led_bus\[4\]\" is stuck at GND" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_01_Interface/Interface_bsp.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493213212230 "|Interface_bsp|out_led_bus[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493213212230 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1493213212408 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_15_result_int\[1\]~18 " "Logic cell \"App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_15_result_int\[1\]~18\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_15_result_int\[1\]~18" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_k7f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213214639 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\|lpm_divide_lcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_9af:divider\|add_sub_17_result_int\[1\]~28 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\|lpm_divide_lcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_9af:divider\|add_sub_17_result_int\[1\]~28\"" {  } { { "db/alt_u_div_9af.tdf" "add_sub_17_result_int\[1\]~28" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_9af.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213214639 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[7\]~46 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[7\]~46\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[7\]~46" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213214639 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[6\]~48 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[6\]~48\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[6\]~48" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213214639 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[5\]~50 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[5\]~50\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[5\]~50" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213214639 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[4\]~52 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[4\]~52\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[4\]~52" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213214639 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[3\]~54 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[3\]~54\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[3\]~54" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213214639 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[2\]~56 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[2\]~56\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[2\]~56" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213214639 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[1\]~58 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[1\]~58\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[1\]~58" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213214639 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_31_result_int\[0\]~60 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_31_result_int\[0\]~60\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_31_result_int\[0\]~60" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_iaf.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213214639 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|Add13~0 " "Logic cell \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|Add13~0\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "Add13~0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 251 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213214639 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|Add13~2 " "Logic cell \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|Add13~2\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "Add13~2" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 251 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213214639 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|lpm_divide:Mod0\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_8_result_int\[0\]~0 " "Logic cell \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|lpm_divide:Mod0\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_8_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_8_result_int\[0\]~0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/db/alt_u_div_c4f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213214639 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1493213214639 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/output_files/Project.map.smsg " "Generated suppressed messages file E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1493213214775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493213214974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213214974 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[1\] " "No output dependent on input pin \"in_key_bus\[1\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_01_Interface/Interface_bsp.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213215096 "|Interface_bsp|in_key_bus[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[2\] " "No output dependent on input pin \"in_key_bus\[2\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_01_Interface/Interface_bsp.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213215096 "|Interface_bsp|in_key_bus[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[3\] " "No output dependent on input pin \"in_key_bus\[3\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_01_Interface/Interface_bsp.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213215096 "|Interface_bsp|in_key_bus[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[4\] " "No output dependent on input pin \"in_key_bus\[4\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_03(CRC8)/_01_Interface/Interface_bsp.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493213215096 "|Interface_bsp|in_key_bus[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493213215096 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1410 " "Implemented 1410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493213215097 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493213215097 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1398 " "Implemented 1398 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493213215097 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493213215097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "766 " "Peak virtual memory: 766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493213215181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 21:26:55 2017 " "Processing ended: Wed Apr 26 21:26:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493213215181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493213215181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493213215181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493213215181 ""}
