`timescale 1ns / 1ps
`include "xdefs.vh"

module xdisplay (
	     input clk,
	     input rst,
	     input sel,
	     input [3:0] display_sel, //data_wr[x:0]
             input [7:0] segments, //data_wr[x:0]
	     output reg [11:0] out
	    );

  reg [7:0] out_aux;

always@(posedge clk, posedge rst)
  if(rst == 1) begin
    out <= 12'b0;
    out_aux <= 8'b0;
    display_sel <= 4'b0;
  end
  else if (sel == 1) begin   
    case (segments)
      8'd0  : out_aux <= 8'b00000000;
      8'd1  : out_aux <= 8'b00000000;
      8'd2  : out_aux <= 8'b00000000;
      8'd3  : out_aux <= 8'b00000000;
      8'd4  : out_aux <= 8'b00000000;
      8'd5  : out_aux <= 8'b00000000;
      8'd6  : out_aux <= 8'b00000000;
      8'd7  : out_aux <= 8'b00000000;
      8'd8  : out_aux <= 8'b00000000;
      8'd9  : out_aux <= 8'b00000000;
      default : out_aux <= 8'b00000000; 
    endcase
  end
  out <= {display_sel,out_aux};

endmodule
