INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250508_gates/250508_gates.srcs/sources_1/new/gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gates
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250508_gates/250508_gates.srcs/sim_1/new/tb_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gates
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250508_gates/250508_gates.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
