Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Feb  3 10:35:30 2017
| Host         : bkhusain-HP-Z420-Workstation running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_utilization -hierarchical -file pr_resources.txt
| Design       : design_1_wrapper
| Device       : xc7z020
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|                                  Instance                                  |                               Module                               | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| design_1_wrapper                                                           |                                                              (top) |       2958 |       2792 |     104 |   62 | 3295 |      0 |      0 |            2 |
|   design_1_i                                                               |                                                           design_1 |       2958 |       2792 |     104 |   62 | 3295 |      0 |      0 |            2 |
|     (design_1_i)                                                           |                                                           design_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     axi_mem_intercon                                                       |                                        design_1_axi_mem_intercon_0 |        300 |        292 |       8 |    0 |  424 |      0 |      0 |            0 |
|       s00_couplers                                                         |                                            s00_couplers_imp_7HNO1D |        300 |        292 |       8 |    0 |  424 |      0 |      0 |            0 |
|         auto_pc                                                            |                                                 design_1_auto_pc_1 |        300 |        292 |       8 |    0 |  424 |      0 |      0 |            0 |
|           inst                                                             |                 axi_protocol_converter_v2_1_axi_protocol_converter |        300 |        292 |       8 |    0 |  424 |      0 |      0 |            0 |
|             gen_axi4_axi3.axi3_conv_inst                                   |                              axi_protocol_converter_v2_1_axi3_conv |        300 |        292 |       8 |    0 |  424 |      0 |      0 |            0 |
|               (gen_axi4_axi3.axi3_conv_inst)                               |                              axi_protocol_converter_v2_1_axi3_conv |          1 |          1 |       0 |    0 |    0 |      0 |      0 |            0 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                          |            axi_protocol_converter_v2_1_a_axi3_conv__parameterized0 |        114 |        114 |       0 |    0 |  170 |      0 |      0 |            0 |
|                 (USE_READ.USE_SPLIT_R.read_addr_inst)                      |            axi_protocol_converter_v2_1_a_axi3_conv__parameterized0 |         92 |         92 |       0 |    0 |  130 |      0 |      0 |            0 |
|                 USE_R_CHANNEL.cmd_queue                                    |                       axi_data_fifo_v2_1_axic_fifo__parameterized0 |         22 |         22 |       0 |    0 |   40 |      0 |      0 |            0 |
|                   inst                                                     |                        axi_data_fifo_v2_1_fifo_gen__parameterized0 |         22 |         22 |       0 |    0 |   40 |      0 |      0 |            0 |
|                     fifo_gen_inst                                          |                               fifo_generator_v12_0__parameterized0 |         22 |         22 |       0 |    0 |   40 |      0 |      0 |            0 |
|                       inst_fifo_gen                                        |                         fifo_generator_v12_0_synth__parameterized0 |         22 |         22 |       0 |    0 |   40 |      0 |      0 |            0 |
|                         gconvfifo.rf                                       |                                 fifo_generator_top__parameterized0 |         22 |         22 |       0 |    0 |   40 |      0 |      0 |            0 |
|                           grf.rf                                           |                             fifo_generator_ramfifo__parameterized0 |         22 |         22 |       0 |    0 |   40 |      0 |      0 |            0 |
|                             gntv_or_sync_fifo.gl0.rd                       |                                                           rd_logic |         11 |         11 |       0 |    0 |   15 |      0 |      0 |            0 |
|                               gr1.rfwft                                    |                                                            rd_fwft |          3 |          3 |       0 |    0 |    4 |      0 |      0 |            0 |
|                               grss.rsts                                    |                                                 rd_status_flags_ss |          5 |          5 |       0 |    0 |    1 |      0 |      0 |            0 |
|                                 (grss.rsts)                                |                                                 rd_status_flags_ss |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                                 c1                                         |                                    fifo_generator_v12_0_compare__1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|                                 c2                                         |                                    fifo_generator_v12_0_compare__2 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|                               rpntr                                        |                                                        rd_bin_cntr |          3 |          3 |       0 |    0 |   10 |      0 |      0 |            0 |
|                             gntv_or_sync_fifo.gl0.wr                       |                                                           wr_logic |          9 |          9 |       0 |    0 |   12 |      0 |      0 |            0 |
|                               (gntv_or_sync_fifo.gl0.wr)                   |                                                           wr_logic |          1 |          1 |       0 |    0 |    0 |      0 |      0 |            0 |
|                               gwss.wsts                                    |                                                 wr_status_flags_ss |          5 |          5 |       0 |    0 |    2 |      0 |      0 |            0 |
|                                 (gwss.wsts)                                |                                                 wr_status_flags_ss |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|                                 c0                                         |                                    fifo_generator_v12_0_compare__3 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|                                 c1                                         |                                       fifo_generator_v12_0_compare |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|                               wpntr                                        |                                                        wr_bin_cntr |          3 |          3 |       0 |    0 |   10 |      0 |      0 |            0 |
|                             inblk                                          |                                          input_blk__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             outblk                                         |                                         output_blk__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             rstblk                                         |                                                  reset_blk_ramfifo |          2 |          2 |       0 |    0 |   13 |      0 |      0 |            0 |
|               USE_READ.USE_SPLIT_R.read_data_inst                          |                            axi_protocol_converter_v2_1_r_axi3_conv |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                        |                            axi_protocol_converter_v2_1_b_downsizer |         11 |         11 |       0 |    0 |    5 |      0 |      0 |            0 |
|               USE_WRITE.write_addr_inst                                    |                            axi_protocol_converter_v2_1_a_axi3_conv |        158 |        150 |       8 |    0 |  240 |      0 |      0 |            0 |
|                 (USE_WRITE.write_addr_inst)                                |                            axi_protocol_converter_v2_1_a_axi3_conv |        102 |        102 |       0 |    0 |  138 |      0 |      0 |            0 |
|                 USE_BURSTS.cmd_queue                                       |                                    axi_data_fifo_v2_1_axic_fifo__1 |         28 |         24 |       4 |    0 |   51 |      0 |      0 |            0 |
|                   inst                                                     |                                     axi_data_fifo_v2_1_fifo_gen__1 |         28 |         24 |       4 |    0 |   51 |      0 |      0 |            0 |
|                     fifo_gen_inst                                          |                                            fifo_generator_v12_0__1 |         28 |         24 |       4 |    0 |   51 |      0 |      0 |            0 |
|                       inst_fifo_gen                                        |                                      fifo_generator_v12_0_synth__1 |         28 |         24 |       4 |    0 |   51 |      0 |      0 |            0 |
|                         gconvfifo.rf                                       |                                              fifo_generator_top__1 |         28 |         24 |       4 |    0 |   51 |      0 |      0 |            0 |
|                           grf.rf                                           |                                          fifo_generator_ramfifo__1 |         28 |         24 |       4 |    0 |   51 |      0 |      0 |            0 |
|                             gntv_or_sync_fifo.gl0.rd                       |                                                        rd_logic__2 |         11 |         11 |       0 |    0 |   15 |      0 |      0 |            0 |
|                               gr1.rfwft                                    |                                                         rd_fwft__2 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |            0 |
|                               grss.rsts                                    |                                              rd_status_flags_ss__2 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |            0 |
|                                 (grss.rsts)                                |                                              rd_status_flags_ss__2 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                                 c1                                         |                                   fifo_generator_v12_0_compare__11 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|                                 c2                                         |                                   fifo_generator_v12_0_compare__10 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|                               rpntr                                        |                                                     rd_bin_cntr__2 |          3 |          3 |       0 |    0 |   10 |      0 |      0 |            0 |
|                             gntv_or_sync_fifo.gl0.wr                       |                                                        wr_logic__2 |          9 |          9 |       0 |    0 |   12 |      0 |      0 |            0 |
|                               (gntv_or_sync_fifo.gl0.wr)                   |                                                        wr_logic__2 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |            0 |
|                               gwss.wsts                                    |                                              wr_status_flags_ss__2 |          5 |          5 |       0 |    0 |    2 |      0 |      0 |            0 |
|                                 (gwss.wsts)                                |                                              wr_status_flags_ss__2 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|                                 c0                                         |                                    fifo_generator_v12_0_compare__9 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|                                 c1                                         |                                    fifo_generator_v12_0_compare__8 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|                               wpntr                                        |                                                     wr_bin_cntr__2 |          3 |          3 |       0 |    0 |   10 |      0 |      0 |            0 |
|                             gntv_or_sync_fifo.mem                          |                                                          memory__1 |          6 |          2 |       4 |    0 |   10 |      0 |      0 |            0 |
|                               (gntv_or_sync_fifo.mem)                      |                                                          memory__1 |          2 |          2 |       0 |    0 |    5 |      0 |      0 |            0 |
|                               gdm.dm                                       |                                                            dmem__1 |          4 |          0 |       4 |    0 |    5 |      0 |      0 |            0 |
|                             inblk                                          |                                                       input_blk__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             outblk                                         |                                                      output_blk__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             rstblk                                         |                                               reset_blk_ramfifo__2 |          2 |          2 |       0 |    0 |   14 |      0 |      0 |            0 |
|                 USE_B_CHANNEL.cmd_b_queue                                  |                                       axi_data_fifo_v2_1_axic_fifo |         28 |         24 |       4 |    0 |   51 |      0 |      0 |            0 |
|                   inst                                                     |                                        axi_data_fifo_v2_1_fifo_gen |         28 |         24 |       4 |    0 |   51 |      0 |      0 |            0 |
|                     fifo_gen_inst                                          |                                               fifo_generator_v12_0 |         28 |         24 |       4 |    0 |   51 |      0 |      0 |            0 |
|                       inst_fifo_gen                                        |                                         fifo_generator_v12_0_synth |         28 |         24 |       4 |    0 |   51 |      0 |      0 |            0 |
|                         gconvfifo.rf                                       |                                                 fifo_generator_top |         28 |         24 |       4 |    0 |   51 |      0 |      0 |            0 |
|                           grf.rf                                           |                                             fifo_generator_ramfifo |         28 |         24 |       4 |    0 |   51 |      0 |      0 |            0 |
|                             gntv_or_sync_fifo.gl0.rd                       |                                                        rd_logic__1 |         11 |         11 |       0 |    0 |   15 |      0 |      0 |            0 |
|                               gr1.rfwft                                    |                                                         rd_fwft__1 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |            0 |
|                               grss.rsts                                    |                                              rd_status_flags_ss__1 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |            0 |
|                                 (grss.rsts)                                |                                              rd_status_flags_ss__1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                                 c1                                         |                                    fifo_generator_v12_0_compare__7 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|                                 c2                                         |                                    fifo_generator_v12_0_compare__6 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|                               rpntr                                        |                                                     rd_bin_cntr__1 |          3 |          3 |       0 |    0 |   10 |      0 |      0 |            0 |
|                             gntv_or_sync_fifo.gl0.wr                       |                                                        wr_logic__1 |          9 |          9 |       0 |    0 |   12 |      0 |      0 |            0 |
|                               (gntv_or_sync_fifo.gl0.wr)                   |                                                        wr_logic__1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |            0 |
|                               gwss.wsts                                    |                                              wr_status_flags_ss__1 |          5 |          5 |       0 |    0 |    2 |      0 |      0 |            0 |
|                                 (gwss.wsts)                                |                                              wr_status_flags_ss__1 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|                                 c0                                         |                                    fifo_generator_v12_0_compare__5 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|                                 c1                                         |                                    fifo_generator_v12_0_compare__4 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|                               wpntr                                        |                                                     wr_bin_cntr__1 |          3 |          3 |       0 |    0 |   10 |      0 |      0 |            0 |
|                             gntv_or_sync_fifo.mem                          |                                                             memory |          6 |          2 |       4 |    0 |   10 |      0 |      0 |            0 |
|                               (gntv_or_sync_fifo.mem)                      |                                                             memory |          2 |          2 |       0 |    0 |    5 |      0 |      0 |            0 |
|                               gdm.dm                                       |                                                               dmem |          4 |          0 |       4 |    0 |    5 |      0 |      0 |            0 |
|                             inblk                                          |                                                          input_blk |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             outblk                                         |                                                         output_blk |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             rstblk                                         |                                               reset_blk_ramfifo__1 |          2 |          2 |       0 |    0 |   14 |      0 |      0 |            0 |
|               USE_WRITE.write_data_inst                                    |                            axi_protocol_converter_v2_1_w_axi3_conv |         14 |         14 |       0 |    0 |    9 |      0 |      0 |            0 |
|     foo_0                                                                  |                                                   design_1_foo_0_0 |       2244 |       2148 |      96 |    0 | 2362 |      0 |      0 |            2 |
|       inst                                                                 |                                                                foo |       2244 |       2148 |      96 |    0 | 2362 |      0 |      0 |            2 |
|         (inst)                                                             |                                                                foo |        115 |        115 |       0 |    0 |  308 |      0 |      0 |            0 |
|         block_in_int_U                                                     |                                                foo_block_in_int__1 |         49 |         17 |      32 |    0 |   32 |      0 |      0 |            0 |
|           foo_block_in_int_ram_U                                           |                                            foo_block_in_int_ram__1 |         49 |         17 |      32 |    0 |   32 |      0 |      0 |            0 |
|         foo_BUS_A_s_axi_U                                                  |                                                    foo_BUS_A_s_axi |        156 |        156 |       0 |    0 |  145 |      0 |      0 |            0 |
|         foo_memory_inout_m_axi_U                                           |                                             foo_memory_inout_m_axi |       1446 |       1446 |       0 |    0 | 1441 |      0 |      0 |            0 |
|           bus_read                                                         |                                        foo_memory_inout_m_axi_read |        570 |        570 |       0 |    0 |  604 |      0 |      0 |            0 |
|             (bus_read)                                                     |                                        foo_memory_inout_m_axi_read |        177 |        177 |       0 |    0 |  270 |      0 |      0 |            0 |
|             fifo_rdata                                                     |                        foo_memory_inout_m_axi_fifo__parameterized4 |        183 |        183 |       0 |    0 |  166 |      0 |      0 |            0 |
|             fifo_rreq                                                      |                                        foo_memory_inout_m_axi_fifo |        210 |        210 |       0 |    0 |  168 |      0 |      0 |            0 |
|           bus_write                                                        |                                       foo_memory_inout_m_axi_write |        876 |        876 |       0 |    0 |  837 |      0 |      0 |            0 |
|             (bus_write)                                                    |                                       foo_memory_inout_m_axi_write |        244 |        244 |       0 |    0 |  325 |      0 |      0 |            0 |
|             bus_equal_gen.fifo_burst                                       |                        foo_memory_inout_m_axi_fifo__parameterized1 |         60 |         60 |       0 |    0 |   46 |      0 |      0 |            0 |
|             fifo_resp                                                      |                        foo_memory_inout_m_axi_fifo__parameterized2 |         96 |         96 |       0 |    0 |  106 |      0 |      0 |            0 |
|             fifo_resp_to_user                                              |                        foo_memory_inout_m_axi_fifo__parameterized3 |          8 |          8 |       0 |    0 |    6 |      0 |      0 |            0 |
|             fifo_wdata                                                     |                        foo_memory_inout_m_axi_fifo__parameterized0 |        207 |        207 |       0 |    0 |  186 |      0 |      0 |            0 |
|             fifo_wreq                                                      |                                     foo_memory_inout_m_axi_fifo__1 |        261 |        261 |       0 |    0 |  168 |      0 |      0 |            0 |
|         grp_foo_foo_user_fu_203                                            |                                                       foo_foo_user |        380 |        380 |       0 |    0 |  372 |      0 |      0 |            2 |
|           (grp_foo_foo_user_fu_203)                                        |                                                       foo_foo_user |        127 |        127 |       0 |    0 |  198 |      0 |      0 |            0 |
|           foo_fadd_32ns_32ns_32_5_full_dsp_U1                              |                                   foo_fadd_32ns_32ns_32_5_full_dsp |        253 |        253 |       0 |    0 |  174 |      0 |      0 |            2 |
|             (foo_fadd_32ns_32ns_32_5_full_dsp_U1)                          |                                   foo_fadd_32ns_32ns_32_5_full_dsp |          0 |          0 |       0 |    0 |   64 |      0 |      0 |            0 |
|             foo_ap_fadd_3_full_dsp_32_u                                    |                                          foo_ap_fadd_3_full_dsp_32 |        253 |        253 |       0 |    0 |  110 |      0 |      0 |            2 |
|               U0                                                           |                                                floating_point_v7_0 |        253 |        253 |       0 |    0 |  110 |      0 |      0 |            2 |
|                 i_synth                                                    |                                            floating_point_v7_0_viv |        253 |        253 |       0 |    0 |  110 |      0 |      0 |            2 |
|                   ADDSUB_OP.ADDSUB                                         |                                                            flt_add |        253 |        253 |       0 |    0 |  110 |      0 |      0 |            2 |
|                     SPEED_OP.DSP.OP                                        |                                                        flt_add_dsp |        253 |        253 |       0 |    0 |  110 |      0 |      0 |            2 |
|                       A_IP_DELAY                                           |                                       floating_point_v7_0_delay__1 |          0 |          0 |       0 |    0 |   23 |      0 |      0 |            0 |
|                         i_pipe                                             |                              xbip_pipe_v3_0_viv__parameterized1__1 |          0 |          0 |       0 |    0 |   23 |      0 |      0 |            0 |
|                       B_IP_DELAY                                           |                                          floating_point_v7_0_delay |          0 |          0 |       0 |    0 |   23 |      0 |      0 |            0 |
|                         i_pipe                                             |                                 xbip_pipe_v3_0_viv__parameterized1 |          0 |          0 |       0 |    0 |   23 |      0 |      0 |            0 |
|                       DSP48E1_BODY.ALIGN_ADD                               |                                              align_add_dsp48e1_sgl |         85 |         85 |       0 |    0 |    1 |      0 |      0 |            1 |
|                         (DSP48E1_BODY.ALIGN_ADD)                           |                                              align_add_dsp48e1_sgl |         77 |         77 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         B_LARGEST_DELAY                                    |                          floating_point_v7_0_delay__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                 xbip_pipe_v3_0_viv__parameterized3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         CIN_DELAY                                          |                         floating_point_v7_0_delay__parameterized10 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized23 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         DSP2                                               |                                                    dsp48e1_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            1 |
|                           (DSP2)                                           |                                                    dsp48e1_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            1 |
|                           A_IN_DELAY                                       |                         floating_point_v7_0_delay__parameterized15 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized33 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           B_IN_DELAY                                       |                         floating_point_v7_0_delay__parameterized16 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized35 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           CARRY_IN_DELAY                                   |                         floating_point_v7_0_delay__parameterized13 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized29 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           C_IN_DELAY                                       |                         floating_point_v7_0_delay__parameterized14 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized31 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           D_IN_DELAY                                       |                         floating_point_v7_0_delay__parameterized17 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized37 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           OP_MODE_DELAY                                    |                         floating_point_v7_0_delay__parameterized11 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized25 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         LEAD16_DELAY                                       |                         floating_point_v7_0_delay__parameterized18 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized39 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         LRG_DELAY                                          |                          floating_point_v7_0_delay__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                 xbip_pipe_v3_0_viv__parameterized5 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         SHIFT_DELAY                                        |                          floating_point_v7_0_delay__parameterized4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized11 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         SML_DELAY                                          |                          floating_point_v7_0_delay__parameterized6 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized15 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         SUB_ADD_IP_DELAY                                   |                          floating_point_v7_0_delay__parameterized7 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized17 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         SUB_DELAY                                          |                          floating_point_v7_0_delay__parameterized5 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized13 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         SUM_DELAY                                          |                         floating_point_v7_0_delay__parameterized21 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized45 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         SUM_LSBS_DELAY                                     |                         floating_point_v7_0_delay__parameterized20 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized43 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         VALID_DELAY                                        |                          floating_point_v7_0_delay__parameterized8 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized19 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         VALID_LRG_DELAY                                    |                          floating_point_v7_0_delay__parameterized9 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized21 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         ZERO_14_DET.CARRY_MUX                              |                                        carry_chain__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         ZERO_14_DET.ZERO_DET                               |                                                      compare_eq_im |          7 |          7 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           (ZERO_14_DET.ZERO_DET)                           |                                                      compare_eq_im |          7 |          7 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           CARRY_ZERO_DET                                   |                                                        carry_chain |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         Z_14_LZD_DELAY                                     |                         floating_point_v7_0_delay__parameterized19 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized41 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         Z_LZD_DELAY                                        |                         floating_point_v7_0_delay__parameterized22 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized47 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                       DSP48E1_BODY.NORM_RND                                |                                         norm_and_round_dsp48e1_sgl |         66 |         66 |       0 |    0 |    3 |      0 |      0 |            1 |
|                         (DSP48E1_BODY.NORM_RND)                            |                                         norm_and_round_dsp48e1_sgl |          6 |          6 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         LOD                                                |                                             lead_zero_encode_shift |         59 |         59 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           (LOD)                                            |                                             lead_zero_encode_shift |         59 |         59 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           DIST_DELAY                                       |                         floating_point_v7_0_delay__parameterized26 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized55 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           LEAD16_DELAY                                     |                         floating_point_v7_0_delay__parameterized25 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized53 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           NORM_DELAY                                       |                         floating_point_v7_0_delay__parameterized23 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized49 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           SHIFT_DELAY                                      |                         floating_point_v7_0_delay__parameterized24 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized51 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         LSB_DELAY                                          |                         floating_point_v7_0_delay__parameterized30 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized63 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         MSBS_DELAY                                         |                         floating_point_v7_0_delay__parameterized32 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized67 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|                         ROUND_BIT_DELAY                                    |                         floating_point_v7_0_delay__parameterized31 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized65 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         ROUND_DELAY                                        |                         floating_point_v7_0_delay__parameterized29 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized61 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         SHIFT_RND                                          |                                    dsp48e1_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            1 |
|                           (SHIFT_RND)                                      |                                    dsp48e1_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            1 |
|                           A_IN_DELAY                                       |                         floating_point_v7_0_delay__parameterized37 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized77 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           B_IN_DELAY                                       |                         floating_point_v7_0_delay__parameterized38 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized79 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           C_IN_DELAY                                       |                         floating_point_v7_0_delay__parameterized36 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized75 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           D_IN_DELAY                                       |                         floating_point_v7_0_delay__parameterized39 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized81 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           OP_MODE_DELAY                                    |                         floating_point_v7_0_delay__parameterized33 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized69 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         ZERO_DELAY                                         |                         floating_point_v7_0_delay__parameterized27 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized57 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         ZERO_UP_DELAY                                      |                         floating_point_v7_0_delay__parameterized28 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized59 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                       EXP                                                  |                                                        flt_add_exp |         88 |         88 |       0 |    0 |   60 |      0 |      0 |            0 |
|                         (EXP)                                              |                                                        flt_add_exp |         46 |         46 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         A_AND_B_INF_DEL                                    |                         floating_point_v7_0_delay__parameterized54 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized111 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         A_AND_B_INF_SIGN_DEL                               |                         floating_point_v7_0_delay__parameterized55 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized113 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         A_AND_B_ZERO_DEL                                   |                         floating_point_v7_0_delay__parameterized52 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized107 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         A_EXP_DELAY                                        |                         floating_point_v7_0_delay__parameterized46 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized95 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         A_OR_B_INF_DEL                                     |                         floating_point_v7_0_delay__parameterized56 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized115 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         A_OR_B_INF_SIGN_DEL                                |                         floating_point_v7_0_delay__parameterized58 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized119 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         A_OR_B_NAN_DEL                                     |                         floating_point_v7_0_delay__parameterized53 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized109 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         A_OR_B_ZERO_SIGN_DEL                               |                         floating_point_v7_0_delay__parameterized59 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized121 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         A_SIGN_DELAY                                       |                         floating_point_v7_0_delay__parameterized48 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized99 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         A_SIGN_XOR_B_SIGN_DEL                              |                         floating_point_v7_0_delay__parameterized57 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized117 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         BMA_EXP_DELAY                                      |                         floating_point_v7_0_delay__parameterized51 |          0 |          0 |       0 |    0 |    9 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized105 |          0 |          0 |       0 |    0 |    9 |      0 |      0 |            0 |
|                         B_EXP_DELAY                                        |                         floating_point_v7_0_delay__parameterized47 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           i_pipe                                           |                                xbip_pipe_v3_0_viv__parameterized97 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         B_SIGN_DELAY                                       |                         floating_point_v7_0_delay__parameterized49 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized101 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         CANCELLATION_DELAY                                 |                         floating_point_v7_0_delay__parameterized69 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized141 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         COND_DET_A                                         |                                                  special_detect__1 |         11 |         11 |       0 |    0 |    3 |      0 |      0 |            0 |
|                           (COND_DET_A)                                     |                                                  special_detect__1 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                      |                      floating_point_v7_0_delay__parameterized43__1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                                         |                             xbip_pipe_v3_0_viv__parameterized89__1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                     |                      floating_point_v7_0_delay__parameterized42__1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                                         |                             xbip_pipe_v3_0_viv__parameterized87__1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                     |                                   compare_eq_im__parameterized0__1 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             (MANT_CARRY.MANT_ALL_ZERO_DET)                 |                                   compare_eq_im__parameterized0__1 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             CARRY_ZERO_DET                                 |                                     carry_chain__parameterized1__1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                               (CARRY_ZERO_DET)                             |                                     carry_chain__parameterized1__1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                               CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL  |                      floating_point_v7_0_delay__parameterized40__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                                 i_pipe                                     |                             xbip_pipe_v3_0_viv__parameterized83__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         COND_DET_B                                         |                                                     special_detect |         11 |         11 |       0 |    0 |    3 |      0 |      0 |            0 |
|                           (COND_DET_B)                                     |                                                     special_detect |          5 |          5 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                      |                         floating_point_v7_0_delay__parameterized43 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized89 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                     |                         floating_point_v7_0_delay__parameterized42 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                                         |                                xbip_pipe_v3_0_viv__parameterized87 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                     |                                      compare_eq_im__parameterized0 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             (MANT_CARRY.MANT_ALL_ZERO_DET)                 |                                      compare_eq_im__parameterized0 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             CARRY_ZERO_DET                                 |                                        carry_chain__parameterized1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                               (CARRY_ZERO_DET)                             |                                        carry_chain__parameterized1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                               CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL  |                         floating_point_v7_0_delay__parameterized40 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                                 i_pipe                                     |                                xbip_pipe_v3_0_viv__parameterized83 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         DEC_STATE_PRE_OP_DELAY                             |                         floating_point_v7_0_delay__parameterized73 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized149 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         DET_SIGN_DELAY                                     |                         floating_point_v7_0_delay__parameterized63 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized129 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|                         DSP_EXP_DELAY.EXP_DELAY                            |                         floating_point_v7_0_delay__parameterized74 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized151 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         EXP_OFF.LRG_EXP_ALIGN_DELAY                        |                         floating_point_v7_0_delay__parameterized65 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized133 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         EXP_OFF.LRG_EXP_DELAY                              |                         floating_point_v7_0_delay__parameterized66 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized135 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         EXP_OFF.STRUCT_ADD                                 |                                        carry_chain__parameterized3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           (EXP_OFF.STRUCT_ADD)                             |                                        carry_chain__parameterized3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           Q_DEL                                            |                         floating_point_v7_0_delay__parameterized64 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             i_pipe                                         |                               xbip_pipe_v3_0_viv__parameterized131 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         NORM_SIGN_DEL                                      |                         floating_point_v7_0_delay__parameterized60 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized123 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY           |                         floating_point_v7_0_delay__parameterized67 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized137 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |            0 |
|                         NOT_LOW_LATENCY_NORM_DIST.SIGDELAY                 |                         floating_point_v7_0_delay__parameterized68 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized139 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         NUMB_CMP                                           |                                        floating_point_v7_0_compare |         16 |         16 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           NOT_FAST.CMP                                     |                                                         compare_gt |         16 |         16 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             (NOT_FAST.CMP)                                 |                                                         compare_gt |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            0 |
|                             C_CHAIN                                        |                                        carry_chain__parameterized2 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                               (C_CHAIN)                                    |                                        carry_chain__parameterized2 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                               CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_DEL |                         floating_point_v7_0_delay__parameterized44 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                                 i_pipe                                     |                                xbip_pipe_v3_0_viv__parameterized91 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         SIGN_SIG_UP_DELAY                                  |                         floating_point_v7_0_delay__parameterized71 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized145 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         STATE_DELAY                                        |                         floating_point_v7_0_delay__parameterized61 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized125 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                         STATE_SIG_UP_DELAY                                 |                         floating_point_v7_0_delay__parameterized72 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized147 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         SUB_DELAY                                          |                         floating_point_v7_0_delay__parameterized50 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                                           |                               xbip_pipe_v3_0_viv__parameterized103 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                       OP                                                   |                                                         flt_dec_op |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            0 |
|                   DELAY_RESULT                                             |                         floating_point_v7_0_delay__parameterized75 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                     i_pipe                                                 |                               xbip_pipe_v3_0_viv__parameterized153 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         x_in_in_int_U                                                      |                                                   foo_block_in_int |         49 |         17 |      32 |    0 |   32 |      0 |      0 |            0 |
|           foo_block_in_int_ram_U                                           |                                               foo_block_in_int_ram |         49 |         17 |      32 |    0 |   32 |      0 |      0 |            0 |
|         y_out_out_int_U                                                    |                                                  foo_y_out_out_int |         49 |         17 |      32 |    0 |   32 |      0 |      0 |            0 |
|           foo_y_out_out_int_ram_U                                          |                                              foo_y_out_out_int_ram |         49 |         17 |      32 |    0 |   32 |      0 |      0 |            0 |
|     processing_system7_0                                                   |                                    design_1_processing_system7_0_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|       (processing_system7_0)                                               |                                    design_1_processing_system7_0_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|       inst                                                                 |                         processing_system7_v5_5_processing_system7 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     processing_system7_0_axi_periph                                        |                         design_1_processing_system7_0_axi_periph_0 |        395 |        334 |       0 |   61 |  483 |      0 |      0 |            0 |
|       s00_couplers                                                         |                                           s00_couplers_imp_1CFO1MB |        395 |        334 |       0 |   61 |  483 |      0 |      0 |            0 |
|         auto_pc                                                            |                                                 design_1_auto_pc_0 |        395 |        334 |       0 |   61 |  483 |      0 |      0 |            0 |
|           inst                                                             | axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0 |        395 |        334 |       0 |   61 |  483 |      0 |      0 |            0 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                           |                                    axi_protocol_converter_v2_1_b2s |        395 |        334 |       0 |   61 |  483 |      0 |      0 |            0 |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                       |                                    axi_protocol_converter_v2_1_b2s |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|               MI_REG                                                       |         axi_register_slice_v2_1_axi_register_slice__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                 ar_pipe                                                    |        axi_register_slice_v2_1_axic_register_slice__parameterized6 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                 aw_pipe                                                    |        axi_register_slice_v2_1_axic_register_slice__parameterized3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                 axi_infrastructure_v1_1_axi2vector_0                       |                 axi_infrastructure_v1_1_axi2vector__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                 axi_infrastructure_v1_1_vector2axi_0                       |                 axi_infrastructure_v1_1_vector2axi__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                 b_pipe                                                     |        axi_register_slice_v2_1_axic_register_slice__parameterized5 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                 r_pipe                                                     |        axi_register_slice_v2_1_axic_register_slice__parameterized7 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                 w_pipe                                                     |        axi_register_slice_v2_1_axic_register_slice__parameterized4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|               RD.ar_channel_0                                              |                         axi_protocol_converter_v2_1_b2s_ar_channel |         96 |         96 |       0 |    0 |   69 |      0 |      0 |            0 |
|                 (RD.ar_channel_0)                                          |                         axi_protocol_converter_v2_1_b2s_ar_channel |          1 |          1 |       0 |    0 |   12 |      0 |      0 |            0 |
|                 ar_cmd_fsm_0                                               |                         axi_protocol_converter_v2_1_b2s_rd_cmd_fsm |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |
|                 cmd_translator_0                                           |                     axi_protocol_converter_v2_1_b2s_cmd_translator |         91 |         91 |       0 |    0 |   55 |      0 |      0 |            0 |
|                   (cmd_translator_0)                                       |                     axi_protocol_converter_v2_1_b2s_cmd_translator |          9 |          9 |       0 |    0 |    3 |      0 |      0 |            0 |
|                   incr_cmd_0                                               |                           axi_protocol_converter_v2_1_b2s_incr_cmd |         34 |         34 |       0 |    0 |   18 |      0 |      0 |            0 |
|                   wrap_cmd_0                                               |                           axi_protocol_converter_v2_1_b2s_wrap_cmd |         49 |         49 |       0 |    0 |   34 |      0 |      0 |            0 |
|               RD.r_channel_0                                               |                          axi_protocol_converter_v2_1_b2s_r_channel |         91 |         44 |       0 |   47 |   67 |      0 |      0 |            0 |
|                 (RD.r_channel_0)                                           |                          axi_protocol_converter_v2_1_b2s_r_channel |          3 |          3 |       0 |    0 |   14 |      0 |      0 |            0 |
|                 rd_data_fifo_0                                             |        axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 |         60 |         26 |       0 |   34 |   35 |      0 |      0 |            0 |
|                 transaction_fifo_0                                         |        axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 |         28 |         15 |       0 |   13 |   18 |      0 |      0 |            0 |
|               SI_REG                                                       |                         axi_register_slice_v2_1_axi_register_slice |         74 |         74 |       0 |    0 |  250 |      0 |      0 |            0 |
|                 (SI_REG)                                                   |                         axi_register_slice_v2_1_axi_register_slice |          1 |          1 |       0 |    0 |    0 |      0 |      0 |            0 |
|                 ar_pipe                                                    |                        axi_register_slice_v2_1_axic_register_slice |         18 |         18 |       0 |    0 |   60 |      0 |      0 |            0 |
|                 aw_pipe                                                    |                     axi_register_slice_v2_1_axic_register_slice__1 |         18 |         18 |       0 |    0 |   60 |      0 |      0 |            0 |
|                 axi_infrastructure_v1_1_axi2vector_0                       |                                 axi_infrastructure_v1_1_axi2vector |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                 axi_infrastructure_v1_1_vector2axi_0                       |                                 axi_infrastructure_v1_1_vector2axi |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                 b_pipe                                                     |        axi_register_slice_v2_1_axic_register_slice__parameterized1 |         10 |         10 |       0 |    0 |   32 |      0 |      0 |            0 |
|                 r_pipe                                                     |        axi_register_slice_v2_1_axic_register_slice__parameterized2 |         27 |         27 |       0 |    0 |   98 |      0 |      0 |            0 |
|                 w_pipe                                                     |        axi_register_slice_v2_1_axic_register_slice__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|               WR.aw_channel_0                                              |                         axi_protocol_converter_v2_1_b2s_aw_channel |         96 |         96 |       0 |    0 |   73 |      0 |      0 |            0 |
|                 (WR.aw_channel_0)                                          |                         axi_protocol_converter_v2_1_b2s_aw_channel |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|                 aw_cmd_fsm_0                                               |                         axi_protocol_converter_v2_1_b2s_wr_cmd_fsm |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |
|                 cmd_translator_0                                           |                  axi_protocol_converter_v2_1_b2s_cmd_translator__1 |         91 |         91 |       0 |    0 |   55 |      0 |      0 |            0 |
|                   (cmd_translator_0)                                       |                  axi_protocol_converter_v2_1_b2s_cmd_translator__1 |          9 |          9 |       0 |    0 |    3 |      0 |      0 |            0 |
|                   incr_cmd_0                                               |                        axi_protocol_converter_v2_1_b2s_incr_cmd__1 |         34 |         34 |       0 |    0 |   18 |      0 |      0 |            0 |
|                   wrap_cmd_0                                               |                        axi_protocol_converter_v2_1_b2s_wrap_cmd__1 |         48 |         48 |       0 |    0 |   34 |      0 |      0 |            0 |
|               WR.b_channel_0                                               |                          axi_protocol_converter_v2_1_b2s_b_channel |         37 |         23 |       0 |   14 |   23 |      0 |      0 |            0 |
|                 (WR.b_channel_0)                                           |                          axi_protocol_converter_v2_1_b2s_b_channel |         16 |         16 |       0 |    0 |   13 |      0 |      0 |            0 |
|                 bid_fifo_0                                                 |                        axi_protocol_converter_v2_1_b2s_simple_fifo |         17 |          5 |       0 |   12 |    8 |      0 |      0 |            0 |
|                 bresp_fifo_0                                               |        axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 |          4 |          2 |       0 |    2 |    2 |      0 |      0 |            0 |
|     rst_processing_system7_0_100M                                          |                           design_1_rst_processing_system7_0_100M_0 |         19 |         18 |       0 |    1 |   26 |      0 |      0 |            0 |
|       U0                                                                   |                                                     proc_sys_reset |         19 |         18 |       0 |    1 |   26 |      0 |      0 |            0 |
|         (U0)                                                               |                                                     proc_sys_reset |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         EXT_LPF                                                            |                                                                lpf |          4 |          3 |       0 |    1 |    9 |      0 |      0 |            0 |
|           (EXT_LPF)                                                        |                                                                lpf |          4 |          3 |       0 |    1 |    5 |      0 |      0 |            0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                        |                                                        cdc_sync__2 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|         SEQ                                                                |                                                           sequence |         14 |         14 |       0 |    0 |   16 |      0 |      0 |            0 |
|           (SEQ)                                                            |                                                           sequence |          7 |          7 |       0 |    0 |   10 |      0 |      0 |            0 |
|           SEQ_COUNTER                                                      |                                                            upcnt_n |          7 |          7 |       0 |    0 |    6 |      0 |      0 |            0 |
+----------------------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


