#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Aug 18 14:35:09 2023
# Process ID: 21684
# Current directory: E:/PYNQ/Smart_ZYNQ_SP/NET_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6644 E:\PYNQ\Smart_ZYNQ_SP\NET_TEST\NET_TEST.xpr
# Log file: E:/PYNQ/Smart_ZYNQ_SP/NET_TEST/vivado.log
# Journal file: E:/PYNQ/Smart_ZYNQ_SP/NET_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/PYNQ/Smart_ZYNQ_SP/NET_TEST/NET_TEST.xpr
INFO: [Project 1-313] Project file moved from 'E:/Smart_ZYNQ_SP_SL/Petalinux/Petalinux_NET_USB_TEST/NET_TEST' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {E:/PYNQ/Smart_ZYNQ_SP/NET_TEST/NET_TEST.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
Adding cell -- xilinx.com:ip:gmii_to_rgmii:4.0 - gmii_to_rgmii_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Successfully read diagram <ZYNQ> from BD file <E:/PYNQ/Smart_ZYNQ_SP/NET_TEST/NET_TEST.srcs/sources_1/bd/ZYNQ/ZYNQ.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
