Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/18.0/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo --vector_source="C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/Waveform1.vwf" --testbench_file="C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/simulation/qsim/Waveform1.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Dec 04 14:59:11 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo --vector_source=C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/Waveform1.vwf --testbench_file=C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/simulation/qsim/Waveform1.vwf.vht
Info (119006): Selected device 5CGXFC7C7F23C8 for design "Processador_v1_uniciclo"
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "memram:G17|altsyncram:RAM_rtl_0|altsyncram_v1v1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

 test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/simulation/qsim/" Processador_v1_uniciclo -c Processador_v1_uniciclo

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Dec 04 14:59:13 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/simulation/qsim/ Processador_v1_uniciclo -c Processador_v1_uniciclo
Info (119006): Selected device 5CGXFC7C7F23C8 for design "Processador_v1_uniciclo"
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "memram:G17|altsyncram:RAM_rtl_0|altsyncram_v1v1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Processador_v1_uniciclo.vho in folder "C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4741 megabytes
    Info: Processing ended: Tue Dec 04 14:59:15 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/simulation/qsim/Processador_v1_uniciclo.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/18.0/modelsim_ase/win32aloem//vsim -c -do Processador_v1_uniciclo.do

Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do Processador_v1_uniciclo.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:16 on Dec 04,2018
# vcom -work work Processador_v1_uniciclo.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components

# -- Compiling entity DataPath
# -- Compiling architecture structure of DataPath

# End time: 14:59:16 on Dec 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:16 on Dec 04,2018
# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DataPath_vhd_vec_tst
# -- Compiling architecture DataPath_arch of DataPath_vhd_vec_tst

# End time: 14:59:16 on Dec 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.DataPath_vhd_vec_tst 
# Start time: 14:59:16 on Dec 04,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.datapath_vhd_vec_tst(datapath_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.datapath(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading altera.dffeas(vital_dffeas)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# Loading cyclonev.cyclonev_ram_block(block_arch)
# Loading sv_std.std
# Loading altera_lnsim.generic_m10k
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.common_28nm_ram_block
# Loading altera_lnsim.common_28nm_ram_register
# Loading altera_lnsim.common_28nm_ram_pulse_generator
# ** Warning: Design size of 115686 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#34

# Simulation time: 120000 ps

# Simulation time: 120000 ps

# End time: 14:59:24 on Dec 04,2018, Elapsed time: 0:00:08
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/Waveform1.vwf...

Reading C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/simulation/qsim/Processador_v1_uniciclo.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Projeto_final_AOC_2018.2/Processador_v1_uniciclo/simulation/qsim/Processador_v1_uniciclo_20181204145924.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.