============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:47:26 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic      Total    
         Instance          Cells Power(nW)  Power(nW)   Power(nW)  
-------------------------------------------------------------------
dsc_serial_mul_synth         682 20167.353 1117068.843 1137236.196 
  TOP                        682 20167.353 1078576.171 1098743.525 
    stoch2bin                229  9002.896  434724.916  443727.812 
      inc_add_23_27_1         45  2138.005   24973.857   27111.861 
    genblk1[4].genblk1.sng    91  2242.363  115330.656  117573.019 
      ctr                     51  1928.590   98248.133  100176.723 
    genblk1[1].genblk1.sng    90  2222.609  127976.727  130199.336 
      ctr                     50  1908.837  111497.687  113406.523 
    genblk1[2].genblk1.sng    90  2222.609  129220.057  131442.666 
      ctr                     50  1908.837  112270.384  114179.220 
    genblk1[3].genblk1.sng    90  2222.609  130071.912  132294.521 
      ctr                     50  1908.837  112669.300  114578.137 
    genblk1[0].genblk1.sng    87  2187.722  127852.016  130039.738 
      ctr                     47  1873.950  110293.783  112167.733 

