// Seed: 1550348373
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_14;
  assign id_5 = id_12;
  wire id_15;
  id_16(
      .id_0(id_12), .id_1(id_10 ^ 1), .id_2(id_3 & 1 & (1)), .id_3(id_8)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    inout tri id_5,
    input supply0 id_6
);
  wire id_8, id_9, id_10;
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_11, id_10, id_8, id_10, id_10, id_10, id_8, id_9
  );
endmodule
