

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_1_x0'
================================================================
* Date:           Sun Sep 18 12:35:16 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.360 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4645|     4645|  15.482 us|  15.482 us|  4645|  4645|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                    Loop Name                                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_boundary_1_x0_loop_1_C_drain_IO_L1_out_boundary_1_x0_loop_2  |     3074|     3074|         6|          3|          1|  1024|       yes|
        |- C_drain_IO_L1_out_boundary_1_x0_loop_5                                         |     1568|     1568|        98|          -|          -|    16|        no|
        | + C_drain_IO_L1_out_boundary_1_x0_loop_6                                        |       96|       96|         3|          -|          -|    32|        no|
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 10 
10 --> 11 9 
11 --> 12 
12 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_12_1_x0108, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.64ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:5240]   --->   Operation 15 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 16 [1/1] (0.69ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:5245]   --->   Operation 16 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln5240 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:5240]   --->   Operation 17 'specmemcore' 'specmemcore_ln5240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 18 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_5 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 19 'getelementptr' 'buf_data_split_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln5251 = br void" [./dut.cpp:5251]   --->   Operation 20 'br' 'br_ln5251' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.01>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %add_ln890, void %.split9"   --->   Operation 21 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%c6_V = phi i7 0, void, i7 %select_ln890_344, void %.split9"   --->   Operation 22 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%c7_V = phi i5 0, void, i5 %add_ln691_399, void %.split9"   --->   Operation 23 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 24 'add' 'add_ln890' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.61ns)   --->   "%icmp_ln890 = icmp_eq  i11 %indvar_flatten, i11 1024"   --->   Operation 25 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split9, void %.preheader.preheader"   --->   Operation 26 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 27 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.63ns)   --->   "%icmp_ln890_293 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 28 'icmp' 'icmp_ln890_293' <Predicate = (!icmp_ln890)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_293, i5 0, i5 %c7_V"   --->   Operation 29 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.30ns)   --->   "%select_ln890_344 = select i1 %icmp_ln890_293, i7 %add_ln691, i7 %c6_V"   --->   Operation 30 'select' 'select_ln890_344' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%conv_i106_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln890_344, i32 1, i32 5"   --->   Operation 31 'partselect' 'conv_i106_mid2_v' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i7 %select_ln890_344"   --->   Operation 32 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln890, i5 %conv_i106_mid2_v" [./dut.cpp:5257]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln5257 = zext i10 %tmp_s" [./dut.cpp:5257]   --->   Operation 34 'zext' 'zext_ln5257' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln5257" [./dut.cpp:5257]   --->   Operation 35 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (1.64ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:5257]   --->   Operation 36 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 37 [1/2] (1.64ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:5257]   --->   Operation 37 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %buf_data_V"   --->   Operation 38 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.69ns)   --->   "%store_ln5259 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_5" [./dut.cpp:5259]   --->   Operation 39 'store' 'store_ln5259' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %buf_data_V, i32 32, i32 63"   --->   Operation 40 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.69ns)   --->   "%store_ln5259 = store i32 %p_Result_1, i1 %buf_data_split_V_addr" [./dut.cpp:5259]   --->   Operation 41 'store' 'store_ln5259' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln691_399 = add i5 %select_ln890, i5 1"   --->   Operation 42 'add' 'add_ln691_399' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i1 %trunc_ln890"   --->   Operation 43 'zext' 'zext_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.21ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_12_1_x0108" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'tmp' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_6 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 45 'getelementptr' 'buf_data_split_V_addr_6' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.69ns)   --->   "%store_ln5269 = store i32 %tmp, i1 %buf_data_split_V_addr_6" [./dut.cpp:5269]   --->   Operation 46 'store' 'store_ln5269' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 47 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_5"   --->   Operation 47 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 48 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 48 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_boundary_1_x0_loop_1_C_drain_IO_L1_out_boundary_1_x0_loop_2_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln5253 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_822" [./dut.cpp:5253]   --->   Operation 51 'specpipeline' 'specpipeline_ln5253' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln5253 = specloopname void @_ssdm_op_SpecLoopName, void @empty_312" [./dut.cpp:5253]   --->   Operation 52 'specloopname' 'specloopname_ln5253' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_7 : Operation 53 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_5"   --->   Operation 53 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 54 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 54 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 55 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.64ns)   --->   "%store_ln5271 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:5271]   --->   Operation 56 'store' 'store_ln5271' <Predicate = (!icmp_ln890)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.38>
ST_8 : Operation 58 [1/1] (0.38ns)   --->   "%br_ln5283 = br void %.preheader" [./dut.cpp:5283]   --->   Operation 58 'br' 'br_ln5283' <Predicate = true> <Delay = 0.38>

State 9 <SV = 3> <Delay = 0.70>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_400, void, i5 0, void %.preheader.preheader"   --->   Operation 59 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln691_400 = add i5 %c5_V, i5 1"   --->   Operation 60 'add' 'add_ln691_400' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln5283 = trunc i5 %c5_V" [./dut.cpp:5283]   --->   Operation 61 'trunc' 'trunc_ln5283' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln5283, i5 0"   --->   Operation 62 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.63ns)   --->   "%icmp_ln890_294 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 63 'icmp' 'icmp_ln890_294' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln5279 = br i1 %icmp_ln890_294, void %.split3, void" [./dut.cpp:5279]   --->   Operation 65 'br' 'br_ln5279' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln5279 = specloopname void @_ssdm_op_SpecLoopName, void @empty_302" [./dut.cpp:5279]   --->   Operation 66 'specloopname' 'specloopname_ln5279' <Predicate = (!icmp_ln890_294)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln5281 = br void" [./dut.cpp:5281]   --->   Operation 67 'br' 'br_ln5281' <Predicate = (!icmp_ln890_294)> <Delay = 0.38>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln5288 = ret" [./dut.cpp:5288]   --->   Operation 68 'ret' 'ret_ln5288' <Predicate = (icmp_ln890_294)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 2.36>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%c6_V_81 = phi i6 %add_ln691_401, void %.split, i6 0, void %.split3"   --->   Operation 69 'phi' 'c6_V_81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.70ns)   --->   "%add_ln691_401 = add i6 %c6_V_81, i6 1"   --->   Operation 70 'add' 'add_ln691_401' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln5283 = zext i6 %c6_V_81" [./dut.cpp:5283]   --->   Operation 71 'zext' 'zext_ln5283' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.71ns)   --->   "%add_ln5283 = add i9 %tmp_cast, i9 %zext_ln5283" [./dut.cpp:5283]   --->   Operation 72 'add' 'add_ln5283' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln5283_1 = zext i9 %add_ln5283" [./dut.cpp:5283]   --->   Operation 73 'zext' 'zext_ln5283_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%local_C_V_addr_3 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln5283_1" [./dut.cpp:5283]   --->   Operation 74 'getelementptr' 'local_C_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.61ns)   --->   "%icmp_ln890_295 = icmp_eq  i6 %c6_V_81, i6 32"   --->   Operation 75 'icmp' 'icmp_ln890_295' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln5281 = br i1 %icmp_ln890_295, void %.split, void" [./dut.cpp:5281]   --->   Operation 77 'br' 'br_ln5281' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [2/2] (1.64ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_3" [./dut.cpp:5283]   --->   Operation 78 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_295)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 79 'br' 'br_ln0' <Predicate = (icmp_ln890_295)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.64>
ST_11 : Operation 80 [1/2] (1.64ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_3" [./dut.cpp:5283]   --->   Operation 80 'load' 'local_C_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 12 <SV = 6> <Delay = 1.21>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln5281 = specloopname void @_ssdm_op_SpecLoopName, void @empty_412" [./dut.cpp:5281]   --->   Operation 81 'specloopname' 'specloopname_ln5281' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 83 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_12_x0134]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_12_1_x0108]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
local_C_V               (alloca           ) [ 0011111111111]
buf_data_split_V        (alloca           ) [ 0011111100000]
specmemcore_ln5240      (specmemcore      ) [ 0000000000000]
buf_data_split_V_addr   (getelementptr    ) [ 0011111100000]
buf_data_split_V_addr_5 (getelementptr    ) [ 0011111100000]
br_ln5251               (br               ) [ 0111111100000]
indvar_flatten          (phi              ) [ 0010000000000]
c6_V                    (phi              ) [ 0010000000000]
c7_V                    (phi              ) [ 0010000000000]
add_ln890               (add              ) [ 0111111100000]
icmp_ln890              (icmp             ) [ 0011111100000]
br_ln890                (br               ) [ 0000000000000]
add_ln691               (add              ) [ 0000000000000]
icmp_ln890_293          (icmp             ) [ 0000000000000]
select_ln890            (select           ) [ 0001100000000]
select_ln890_344        (select           ) [ 0111111100000]
conv_i106_mid2_v        (partselect       ) [ 0001000000000]
trunc_ln890             (trunc            ) [ 0011110000000]
tmp_s                   (bitconcatenate   ) [ 0000000000000]
zext_ln5257             (zext             ) [ 0000000000000]
local_C_V_addr          (getelementptr    ) [ 0011111100000]
buf_data_V              (load             ) [ 0000000000000]
trunc_ln674             (trunc            ) [ 0000000000000]
store_ln5259            (store            ) [ 0000000000000]
p_Result_1              (partselect       ) [ 0000000000000]
store_ln5259            (store            ) [ 0000000000000]
add_ln691_399           (add              ) [ 0111111100000]
zext_ln890              (zext             ) [ 0000000000000]
tmp                     (read             ) [ 0000000000000]
buf_data_split_V_addr_6 (getelementptr    ) [ 0000000000000]
store_ln5269            (store            ) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000]
specpipeline_ln5253     (specpipeline     ) [ 0000000000000]
specloopname_ln5253     (specloopname     ) [ 0000000000000]
v2_V                    (load             ) [ 0000000000000]
v1_V                    (load             ) [ 0000000000000]
p_Result_s              (bitconcatenate   ) [ 0000000000000]
store_ln5271            (store            ) [ 0000000000000]
br_ln0                  (br               ) [ 0111111100000]
br_ln5283               (br               ) [ 0000000011111]
c5_V                    (phi              ) [ 0000000001000]
add_ln691_400           (add              ) [ 0000000011111]
trunc_ln5283            (trunc            ) [ 0000000000000]
tmp_cast                (bitconcatenate   ) [ 0000000000111]
icmp_ln890_294          (icmp             ) [ 0000000001111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000]
br_ln5279               (br               ) [ 0000000000000]
specloopname_ln5279     (specloopname     ) [ 0000000000000]
br_ln5281               (br               ) [ 0000000001111]
ret_ln5288              (ret              ) [ 0000000000000]
c6_V_81                 (phi              ) [ 0000000000100]
add_ln691_401           (add              ) [ 0000000001111]
zext_ln5283             (zext             ) [ 0000000000000]
add_ln5283              (add              ) [ 0000000000000]
zext_ln5283_1           (zext             ) [ 0000000000000]
local_C_V_addr_3        (getelementptr    ) [ 0000000000010]
icmp_ln890_295          (icmp             ) [ 0000000001111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000]
br_ln5281               (br               ) [ 0000000000000]
br_ln0                  (br               ) [ 0000000011111]
local_C_V_load          (load             ) [ 0000000000001]
specloopname_ln5281     (specloopname     ) [ 0000000000000]
write_ln174             (write            ) [ 0000000000000]
br_ln0                  (br               ) [ 0000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_12_x0134">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_12_x0134"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_PE_12_1_x0108">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_12_1_x0108"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_272"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_822"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_boundary_1_x0_loop_1_C_drain_IO_L1_out_boundary_1_x0_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_312"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_302"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_412"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="local_C_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_data_split_V_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_data_split_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln174_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="0" index="2" bw="64" slack="1"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/12 "/>
</bind>
</comp>

<comp id="109" class="1004" name="buf_data_split_V_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="buf_data_split_V_addr_5_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_5/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="local_C_V_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="10" slack="0"/>
<pin id="129" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="4"/>
<pin id="154" dir="0" index="4" bw="9" slack="0"/>
<pin id="155" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="64" slack="0"/>
<pin id="157" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buf_data_V/3 store_ln5271/7 local_C_V_load/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="3"/>
<pin id="142" dir="0" index="4" bw="1" slack="0"/>
<pin id="143" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="0"/>
<pin id="145" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln5259/4 store_ln5259/4 store_ln5269/5 v2_V/6 v1_V/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buf_data_split_V_addr_6_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_6/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="local_C_V_addr_3_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="9" slack="0"/>
<pin id="162" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr_3/10 "/>
</bind>
</comp>

<comp id="165" class="1005" name="indvar_flatten_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="1"/>
<pin id="167" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvar_flatten_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="11" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="c6_V_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="1"/>
<pin id="178" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="c6_V_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="7" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="c7_V_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="c7_V_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="5" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="c5_V_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="1"/>
<pin id="200" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="c5_V_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/9 "/>
</bind>
</comp>

<comp id="209" class="1005" name="c6_V_81_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="1"/>
<pin id="211" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_81 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="c6_V_81_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_81/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln890_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln890_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="0" index="1" bw="11" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln691_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln890_293_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_293/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln890_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln890_344_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="7" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_344/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="conv_i106_mid2_v_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="0" index="3" bw="4" slack="0"/>
<pin id="265" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="conv_i106_mid2_v/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln890_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="1"/>
<pin id="277" dir="0" index="2" bw="5" slack="1"/>
<pin id="278" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln5257_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5257/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln674_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_Result_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="0" index="2" bw="7" slack="0"/>
<pin id="294" dir="0" index="3" bw="7" slack="0"/>
<pin id="295" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln691_399_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="2"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_399/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln890_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="3"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Result_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="32" slack="0"/>
<pin id="314" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln691_400_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_400/9 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln5283_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5283/9 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln890_294_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="5" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_294/9 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln691_401_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_401/10 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln5283_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5283/10 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln5283_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="1"/>
<pin id="355" dir="0" index="1" bw="6" slack="0"/>
<pin id="356" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5283/10 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln5283_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5283_1/10 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln890_295_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="0" index="1" bw="6" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_295/10 "/>
</bind>
</comp>

<comp id="369" class="1005" name="buf_data_split_V_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="3"/>
<pin id="371" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="buf_data_split_V_addr_5_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="3"/>
<pin id="377" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_5 "/>
</bind>
</comp>

<comp id="381" class="1005" name="add_ln890_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="0"/>
<pin id="383" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="386" class="1005" name="icmp_ln890_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="390" class="1005" name="select_ln890_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="1"/>
<pin id="392" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="396" class="1005" name="select_ln890_344_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_344 "/>
</bind>
</comp>

<comp id="401" class="1005" name="conv_i106_mid2_v_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="1"/>
<pin id="403" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_i106_mid2_v "/>
</bind>
</comp>

<comp id="406" class="1005" name="trunc_ln890_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="3"/>
<pin id="408" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="411" class="1005" name="local_C_V_addr_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="1"/>
<pin id="413" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="add_ln691_399_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="1"/>
<pin id="419" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_399 "/>
</bind>
</comp>

<comp id="422" class="1005" name="add_ln691_400_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_400 "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_cast_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="1"/>
<pin id="429" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="435" class="1005" name="add_ln691_401_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="0"/>
<pin id="437" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_401 "/>
</bind>
</comp>

<comp id="440" class="1005" name="local_C_V_addr_3_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="1"/>
<pin id="442" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr_3 "/>
</bind>
</comp>

<comp id="448" class="1005" name="local_C_V_load_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="1"/>
<pin id="450" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="54" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="86" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="92" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="122"><net_src comp="92" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="96" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="76" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="169" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="169" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="180" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="191" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="28" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="191" pin="4"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="238" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="232" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="180" pin="4"/><net_sink comp="252" pin=2"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="252" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="252" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="274" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="288"><net_src comp="131" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="131" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="300"><net_src comp="290" pin="4"/><net_sink comp="137" pin=4"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="315"><net_src comp="68" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="137" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="137" pin="7"/><net_sink comp="310" pin=2"/></net>

<net id="318"><net_src comp="310" pin="3"/><net_sink comp="131" pin=4"/></net>

<net id="323"><net_src comp="202" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="202" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="202" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="213" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="78" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="213" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="367"><net_src comp="213" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="80" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="109" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="378"><net_src comp="117" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="384"><net_src comp="220" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="389"><net_src comp="226" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="244" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="399"><net_src comp="252" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="404"><net_src comp="260" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="409"><net_src comp="270" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="414"><net_src comp="125" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="420"><net_src comp="301" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="425"><net_src comp="319" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="430"><net_src comp="329" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="438"><net_src comp="343" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="443"><net_src comp="158" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="451"><net_src comp="131" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="102" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_1_12_x0134 | {12 }
 - Input state : 
	Port: C_drain_IO_L1_out_boundary_1_x0 : fifo_C_drain_PE_12_1_x0108 | {5 }
  - Chain level:
	State 1
		specmemcore_ln5240 : 1
		buf_data_split_V_addr : 1
		buf_data_split_V_addr_5 : 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_293 : 1
		select_ln890 : 2
		select_ln890_344 : 2
		conv_i106_mid2_v : 3
		trunc_ln890 : 3
	State 3
		zext_ln5257 : 1
		local_C_V_addr : 2
		buf_data_V : 3
	State 4
		trunc_ln674 : 1
		store_ln5259 : 2
		p_Result_1 : 1
		store_ln5259 : 2
	State 5
		buf_data_split_V_addr_6 : 1
		store_ln5269 : 2
	State 6
	State 7
		p_Result_s : 1
		store_ln5271 : 2
	State 8
	State 9
		add_ln691_400 : 1
		trunc_ln5283 : 1
		tmp_cast : 2
		icmp_ln890_294 : 1
		br_ln5279 : 2
	State 10
		add_ln691_401 : 1
		zext_ln5283 : 1
		add_ln5283 : 2
		zext_ln5283_1 : 3
		local_C_V_addr_3 : 4
		icmp_ln890_295 : 1
		br_ln5281 : 2
		local_C_V_load : 5
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln890_fu_220     |    0    |    18   |
|          |     add_ln691_fu_232     |    0    |    14   |
|    add   |   add_ln691_399_fu_301   |    0    |    12   |
|          |   add_ln691_400_fu_319   |    0    |    12   |
|          |   add_ln691_401_fu_343   |    0    |    13   |
|          |     add_ln5283_fu_353    |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_226    |    0    |    11   |
|   icmp   |   icmp_ln890_293_fu_238  |    0    |    9    |
|          |   icmp_ln890_294_fu_337  |    0    |    9    |
|          |   icmp_ln890_295_fu_363  |    0    |    10   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln890_fu_244   |    0    |    5    |
|          |  select_ln890_344_fu_252 |    0    |    7    |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_96      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_102 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|  conv_i106_mid2_v_fu_260 |    0    |    0    |
|          |     p_Result_1_fu_290    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln890_fu_270    |    0    |    0    |
|   trunc  |    trunc_ln674_fu_285    |    0    |    0    |
|          |    trunc_ln5283_fu_325   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_s_fu_274       |    0    |    0    |
|bitconcatenate|     p_Result_s_fu_310    |    0    |    0    |
|          |      tmp_cast_fu_329     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln5257_fu_280    |    0    |    0    |
|   zext   |     zext_ln890_fu_306    |    0    |    0    |
|          |    zext_ln5283_fu_349    |    0    |    0    |
|          |   zext_ln5283_1_fu_358   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   136   |
|----------|--------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|buf_data_split_V|    0   |   32   |   33   |    -   |
|    local_C_V   |    -   |    0   |    0   |    1   |
+----------------+--------+--------+--------+--------+
|      Total     |    0   |   32   |   33   |    1   |
+----------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     add_ln691_399_reg_417     |    5   |
|     add_ln691_400_reg_422     |    5   |
|     add_ln691_401_reg_435     |    6   |
|       add_ln890_reg_381       |   11   |
|buf_data_split_V_addr_5_reg_375|    1   |
| buf_data_split_V_addr_reg_369 |    1   |
|          c5_V_reg_198         |    5   |
|        c6_V_81_reg_209        |    6   |
|          c6_V_reg_176         |    7   |
|          c7_V_reg_187         |    5   |
|    conv_i106_mid2_v_reg_401   |    5   |
|       icmp_ln890_reg_386      |    1   |
|     indvar_flatten_reg_165    |   11   |
|    local_C_V_addr_3_reg_440   |    9   |
|     local_C_V_addr_reg_411    |    9   |
|     local_C_V_load_reg_448    |   64   |
|    select_ln890_344_reg_396   |    7   |
|      select_ln890_reg_390     |    5   |
|        tmp_cast_reg_427       |    9   |
|      trunc_ln890_reg_406      |    1   |
+-------------------------------+--------+
|             Total             |   173  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_137 |  p0  |   3  |   1  |    3   ||    14   |
| grp_access_fu_137 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_137 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   103  || 1.64657 ||    52   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   136  |    -   |
|   Memory  |    0   |    -   |   32   |   33   |    1   |
|Multiplexer|    -   |    1   |    -   |   52   |    -   |
|  Register |    -   |    -   |   173  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   205  |   221  |    1   |
+-----------+--------+--------+--------+--------+--------+
