// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "top_hdr")
  (DATE "05/27/2024 18:14:16")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (1982:1982:1982))
        (PORT clk (2490:2490:2490) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2530:2530:2530))
        (PORT d[1] (2741:2741:2741) (2884:2884:2884))
        (PORT d[2] (2504:2504:2504) (2465:2465:2465))
        (PORT d[3] (2446:2446:2446) (2404:2404:2404))
        (PORT d[4] (2545:2545:2545) (2495:2495:2495))
        (PORT d[5] (2182:2182:2182) (2249:2249:2249))
        (PORT d[6] (2492:2492:2492) (2669:2669:2669))
        (PORT d[7] (2825:2825:2825) (2758:2758:2758))
        (PORT d[8] (2742:2742:2742) (2919:2919:2919))
        (PORT d[9] (2654:2654:2654) (2810:2810:2810))
        (PORT d[10] (2805:2805:2805) (2753:2753:2753))
        (PORT d[11] (2758:2758:2758) (2789:2789:2789))
        (PORT d[12] (2548:2548:2548) (2506:2506:2506))
        (PORT clk (2486:2486:2486) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2392:2392:2392))
        (PORT clk (2486:2486:2486) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2222:2222:2222))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2450:2450:2450))
        (PORT d[1] (2365:2365:2365) (2378:2378:2378))
        (PORT d[2] (2190:2190:2190) (2230:2230:2230))
        (PORT d[3] (2184:2184:2184) (2216:2216:2216))
        (PORT d[4] (2228:2228:2228) (2183:2183:2183))
        (PORT d[5] (1823:1823:1823) (1896:1896:1896))
        (PORT d[6] (2253:2253:2253) (2289:2289:2289))
        (PORT d[7] (2255:2255:2255) (2313:2313:2313))
        (PORT d[8] (2187:2187:2187) (2213:2213:2213))
        (PORT d[9] (1992:1992:1992) (2080:2080:2080))
        (PORT d[10] (1964:1964:1964) (2055:2055:2055))
        (PORT d[11] (2125:2125:2125) (2167:2167:2167))
        (PORT d[12] (1959:1959:1959) (2025:2025:2025))
        (PORT clk (2488:2488:2488) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2464:2464:2464))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2391:2391:2391))
        (PORT clk (2502:2502:2502) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2573:2573:2573))
        (PORT d[1] (2802:2802:2802) (2809:2809:2809))
        (PORT d[2] (2450:2450:2450) (2460:2460:2460))
        (PORT d[3] (2497:2497:2497) (2572:2572:2572))
        (PORT d[4] (2129:2129:2129) (2122:2122:2122))
        (PORT d[5] (2628:2628:2628) (2702:2702:2702))
        (PORT d[6] (2529:2529:2529) (2678:2678:2678))
        (PORT d[7] (2230:2230:2230) (2323:2323:2323))
        (PORT d[8] (2403:2403:2403) (2580:2580:2580))
        (PORT d[9] (2602:2602:2602) (2738:2738:2738))
        (PORT d[10] (2667:2667:2667) (2716:2716:2716))
        (PORT d[11] (2830:2830:2830) (2824:2824:2824))
        (PORT d[12] (1744:1744:1744) (1856:1856:1856))
        (PORT clk (2498:2498:2498) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2288:2288:2288))
        (PORT clk (2498:2498:2498) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (3087:3087:3087))
        (PORT clk (2504:2504:2504) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1700:1700:1700))
        (PORT d[1] (1947:1947:1947) (2001:2001:2001))
        (PORT d[2] (2111:2111:2111) (2147:2147:2147))
        (PORT d[3] (2113:2113:2113) (2166:2166:2166))
        (PORT d[4] (1866:1866:1866) (1921:1921:1921))
        (PORT d[5] (1987:1987:1987) (2079:2079:2079))
        (PORT d[6] (2061:2061:2061) (2099:2099:2099))
        (PORT d[7] (1801:1801:1801) (1822:1822:1822))
        (PORT d[8] (1940:1940:1940) (1996:1996:1996))
        (PORT d[9] (1776:1776:1776) (1798:1798:1798))
        (PORT d[10] (1880:1880:1880) (1930:1930:1930))
        (PORT d[11] (1893:1893:1893) (1936:1936:1936))
        (PORT d[12] (1592:1592:1592) (1646:1646:1646))
        (PORT clk (2500:2500:2500) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2472:2472:2472))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2255:2255:2255))
        (PORT clk (2508:2508:2508) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (1864:1864:1864))
        (PORT d[1] (2162:2162:2162) (2199:2199:2199))
        (PORT d[2] (1832:1832:1832) (1870:1870:1870))
        (PORT d[3] (1779:1779:1779) (1818:1818:1818))
        (PORT d[4] (1892:1892:1892) (1933:1933:1933))
        (PORT d[5] (1842:1842:1842) (1871:1871:1871))
        (PORT d[6] (1721:1721:1721) (1743:1743:1743))
        (PORT d[7] (1771:1771:1771) (1812:1812:1812))
        (PORT d[8] (1863:1863:1863) (1912:1912:1912))
        (PORT d[9] (1702:1702:1702) (1736:1736:1736))
        (PORT d[10] (1831:1831:1831) (1871:1871:1871))
        (PORT d[11] (1677:1677:1677) (1714:1714:1714))
        (PORT d[12] (1808:1808:1808) (1846:1846:1846))
        (PORT clk (2504:2504:2504) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2254:2254:2254))
        (PORT clk (2504:2504:2504) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4622:4622:4622) (4659:4659:4659))
        (PORT clk (2510:2510:2510) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1873:1873:1873))
        (PORT d[1] (2029:2029:2029) (1999:1999:1999))
        (PORT d[2] (1843:1843:1843) (1843:1843:1843))
        (PORT d[3] (1830:1830:1830) (1821:1821:1821))
        (PORT d[4] (1749:1749:1749) (1742:1742:1742))
        (PORT d[5] (1656:1656:1656) (1641:1641:1641))
        (PORT d[6] (1793:1793:1793) (1774:1774:1774))
        (PORT d[7] (1715:1715:1715) (1727:1727:1727))
        (PORT d[8] (1834:1834:1834) (1835:1835:1835))
        (PORT d[9] (1814:1814:1814) (1865:1865:1865))
        (PORT d[10] (1686:1686:1686) (1673:1673:1673))
        (PORT d[11] (1731:1731:1731) (1713:1713:1713))
        (PORT d[12] (1748:1748:1748) (1743:1743:1743))
        (PORT clk (2506:2506:2506) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2042:2042:2042))
        (PORT clk (2501:2501:2501) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2122:2122:2122))
        (PORT d[1] (2580:2580:2580) (2527:2527:2527))
        (PORT d[2] (2510:2510:2510) (2471:2471:2471))
        (PORT d[3] (2487:2487:2487) (2441:2441:2441))
        (PORT d[4] (2615:2615:2615) (2614:2614:2614))
        (PORT d[5] (2813:2813:2813) (2748:2748:2748))
        (PORT d[6] (2022:2022:2022) (2161:2161:2161))
        (PORT d[7] (2463:2463:2463) (2551:2551:2551))
        (PORT d[8] (2545:2545:2545) (2521:2521:2521))
        (PORT d[9] (2248:2248:2248) (2358:2358:2358))
        (PORT d[10] (2858:2858:2858) (2886:2886:2886))
        (PORT d[11] (2432:2432:2432) (2477:2477:2477))
        (PORT d[12] (2553:2553:2553) (2532:2532:2532))
        (PORT clk (2497:2497:2497) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2150:2150:2150))
        (PORT clk (2497:2497:2497) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1162:1162:1162))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2190:2190:2190))
        (PORT d[1] (2177:2177:2177) (2209:2209:2209))
        (PORT d[2] (1904:1904:1904) (1921:1921:1921))
        (PORT d[3] (2099:2099:2099) (2108:2108:2108))
        (PORT d[4] (2255:2255:2255) (2181:2181:2181))
        (PORT d[5] (2144:2144:2144) (2161:2161:2161))
        (PORT d[6] (1892:1892:1892) (1929:1929:1929))
        (PORT d[7] (2231:2231:2231) (2261:2261:2261))
        (PORT d[8] (2175:2175:2175) (2184:2184:2184))
        (PORT d[9] (1917:1917:1917) (1969:1969:1969))
        (PORT d[10] (1884:1884:1884) (1941:1941:1941))
        (PORT d[11] (1840:1840:1840) (1872:1872:1872))
        (PORT d[12] (1631:1631:1631) (1691:1691:1691))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2228:2228:2228))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1911:1911:1911))
        (PORT d[1] (2486:2486:2486) (2523:2523:2523))
        (PORT d[2] (1876:1876:1876) (1918:1918:1918))
        (PORT d[3] (1870:1870:1870) (1922:1922:1922))
        (PORT d[4] (1852:1852:1852) (1890:1890:1890))
        (PORT d[5] (1833:1833:1833) (1863:1863:1863))
        (PORT d[6] (1792:1792:1792) (1833:1833:1833))
        (PORT d[7] (1697:1697:1697) (1736:1736:1736))
        (PORT d[8] (1720:1720:1720) (1757:1757:1757))
        (PORT d[9] (2048:2048:2048) (2074:2074:2074))
        (PORT d[10] (1741:1741:1741) (1770:1770:1770))
        (PORT d[11] (1691:1691:1691) (1728:1728:1728))
        (PORT d[12] (1750:1750:1750) (1779:1779:1779))
        (PORT clk (2505:2505:2505) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2260:2260:2260))
        (PORT clk (2505:2505:2505) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3727:3727:3727) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4613:4613:4613) (4650:4650:4650))
        (PORT clk (2511:2511:2511) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1532:1532:1532))
        (PORT d[1] (1486:1486:1486) (1501:1501:1501))
        (PORT d[2] (1499:1499:1499) (1501:1501:1501))
        (PORT d[3] (1536:1536:1536) (1531:1531:1531))
        (PORT d[4] (1758:1758:1758) (1757:1757:1757))
        (PORT d[5] (1398:1398:1398) (1394:1394:1394))
        (PORT d[6] (1437:1437:1437) (1427:1427:1427))
        (PORT d[7] (1423:1423:1423) (1428:1428:1428))
        (PORT d[8] (1371:1371:1371) (1352:1352:1352))
        (PORT d[9] (1631:1631:1631) (1595:1595:1595))
        (PORT d[10] (1360:1360:1360) (1349:1349:1349))
        (PORT d[11] (1598:1598:1598) (1571:1571:1571))
        (PORT d[12] (1466:1466:1466) (1484:1484:1484))
        (PORT clk (2507:2507:2507) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2483:2483:2483))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1110:1110:1110))
        (PORT clk (2529:2529:2529) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1499:1499:1499))
        (PORT d[1] (1076:1076:1076) (1115:1115:1115))
        (PORT d[2] (1421:1421:1421) (1434:1434:1434))
        (PORT d[3] (1501:1501:1501) (1517:1517:1517))
        (PORT d[4] (1743:1743:1743) (1755:1755:1755))
        (PORT d[5] (1396:1396:1396) (1411:1411:1411))
        (PORT d[6] (1443:1443:1443) (1454:1454:1454))
        (PORT d[7] (1398:1398:1398) (1412:1412:1412))
        (PORT d[8] (1484:1484:1484) (1507:1507:1507))
        (PORT d[9] (1491:1491:1491) (1513:1513:1513))
        (PORT d[10] (1469:1469:1469) (1503:1503:1503))
        (PORT d[11] (1438:1438:1438) (1465:1465:1465))
        (PORT d[12] (1478:1478:1478) (1495:1495:1495))
        (PORT clk (2525:2525:2525) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1306:1306:1306))
        (PORT clk (2525:2525:2525) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3747:3747:3747) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2127:2127:2127))
        (PORT clk (2531:2531:2531) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (999:999:999) (974:974:974))
        (PORT d[1] (1409:1409:1409) (1372:1372:1372))
        (PORT d[2] (1384:1384:1384) (1353:1353:1353))
        (PORT d[3] (1408:1408:1408) (1359:1359:1359))
        (PORT d[4] (1475:1475:1475) (1441:1441:1441))
        (PORT d[5] (1377:1377:1377) (1356:1356:1356))
        (PORT d[6] (1412:1412:1412) (1390:1390:1390))
        (PORT d[7] (1435:1435:1435) (1406:1406:1406))
        (PORT d[8] (1446:1446:1446) (1421:1421:1421))
        (PORT d[9] (1677:1677:1677) (1635:1635:1635))
        (PORT d[10] (1400:1400:1400) (1382:1382:1382))
        (PORT d[11] (1127:1127:1127) (1132:1132:1132))
        (PORT d[12] (1376:1376:1376) (1378:1378:1378))
        (PORT clk (2527:2527:2527) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3749:3749:3749) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2502:2502:2502))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (2027:2027:2027))
        (PORT clk (2495:2495:2495) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2530:2530:2530))
        (PORT d[1] (2789:2789:2789) (2932:2932:2932))
        (PORT d[2] (2213:2213:2213) (2217:2217:2217))
        (PORT d[3] (2503:2503:2503) (2454:2454:2454))
        (PORT d[4] (2487:2487:2487) (2448:2448:2448))
        (PORT d[5] (2778:2778:2778) (2816:2816:2816))
        (PORT d[6] (2717:2717:2717) (2885:2885:2885))
        (PORT d[7] (2842:2842:2842) (2777:2777:2777))
        (PORT d[8] (2732:2732:2732) (2908:2908:2908))
        (PORT d[9] (2646:2646:2646) (2807:2807:2807))
        (PORT d[10] (2515:2515:2515) (2480:2480:2480))
        (PORT d[11] (2195:2195:2195) (2261:2261:2261))
        (PORT d[12] (2868:2868:2868) (2915:2915:2915))
        (PORT clk (2491:2491:2491) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2406:2406:2406))
        (PORT clk (2491:2491:2491) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2695:2695:2695))
        (PORT clk (2497:2497:2497) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2418:2418:2418))
        (PORT d[1] (2457:2457:2457) (2469:2469:2469))
        (PORT d[2] (2218:2218:2218) (2228:2228:2228))
        (PORT d[3] (2184:2184:2184) (2215:2215:2215))
        (PORT d[4] (2177:2177:2177) (2204:2204:2204))
        (PORT d[5] (2210:2210:2210) (2245:2245:2245))
        (PORT d[6] (2221:2221:2221) (2253:2253:2253))
        (PORT d[7] (2234:2234:2234) (2318:2318:2318))
        (PORT d[8] (2282:2282:2282) (2336:2336:2336))
        (PORT d[9] (2031:2031:2031) (2122:2122:2122))
        (PORT d[10] (1899:1899:1899) (1952:1952:1952))
        (PORT d[11] (2159:2159:2159) (2180:2180:2180))
        (PORT d[12] (1933:1933:1933) (1997:1997:1997))
        (PORT clk (2493:2493:2493) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2467:2467:2467))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2703:2703:2703))
        (PORT clk (2491:2491:2491) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2552:2552:2552))
        (PORT d[1] (2810:2810:2810) (2955:2955:2955))
        (PORT d[2] (2795:2795:2795) (2785:2785:2785))
        (PORT d[3] (2827:2827:2827) (2891:2891:2891))
        (PORT d[4] (2817:2817:2817) (2827:2827:2827))
        (PORT d[5] (2899:2899:2899) (2877:2877:2877))
        (PORT d[6] (2895:2895:2895) (2895:2895:2895))
        (PORT d[7] (2531:2531:2531) (2622:2622:2622))
        (PORT d[8] (2722:2722:2722) (2891:2891:2891))
        (PORT d[9] (2486:2486:2486) (2631:2631:2631))
        (PORT d[10] (2793:2793:2793) (2791:2791:2791))
        (PORT d[11] (2816:2816:2816) (2808:2808:2808))
        (PORT d[12] (2851:2851:2851) (2850:2850:2850))
        (PORT clk (2487:2487:2487) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2074:2074:2074))
        (PORT clk (2487:2487:2487) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2673:2673:2673))
        (PORT clk (2493:2493:2493) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (2064:2064:2064))
        (PORT d[1] (1930:1930:1930) (1981:1981:1981))
        (PORT d[2] (2455:2455:2455) (2524:2524:2524))
        (PORT d[3] (2096:2096:2096) (2146:2146:2146))
        (PORT d[4] (1861:1861:1861) (1909:1909:1909))
        (PORT d[5] (1853:1853:1853) (1939:1939:1939))
        (PORT d[6] (2044:2044:2044) (2139:2139:2139))
        (PORT d[7] (2159:2159:2159) (2199:2199:2199))
        (PORT d[8] (2184:2184:2184) (2206:2206:2206))
        (PORT d[9] (2001:2001:2001) (2092:2092:2092))
        (PORT d[10] (1923:1923:1923) (1969:1969:1969))
        (PORT d[11] (1912:1912:1912) (1948:1948:1948))
        (PORT d[12] (1839:1839:1839) (1877:1877:1877))
        (PORT clk (2489:2489:2489) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (1730:1730:1730))
        (PORT clk (2506:2506:2506) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2578:2578:2578))
        (PORT d[1] (2714:2714:2714) (2629:2629:2629))
        (PORT d[2] (2199:2199:2199) (2169:2169:2169))
        (PORT d[3] (2379:2379:2379) (2332:2332:2332))
        (PORT d[4] (2307:2307:2307) (2273:2273:2273))
        (PORT d[5] (2198:2198:2198) (2270:2270:2270))
        (PORT d[6] (2744:2744:2744) (2914:2914:2914))
        (PORT d[7] (2383:2383:2383) (2424:2424:2424))
        (PORT d[8] (2045:2045:2045) (2075:2075:2075))
        (PORT d[9] (2342:2342:2342) (2512:2512:2512))
        (PORT d[10] (2156:2156:2156) (2201:2201:2201))
        (PORT d[11] (2053:2053:2053) (2109:2109:2109))
        (PORT d[12] (2211:2211:2211) (2163:2163:2163))
        (PORT clk (2502:2502:2502) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2200:2200:2200))
        (PORT clk (2502:2502:2502) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (1889:1889:1889))
        (PORT clk (2508:2508:2508) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2147:2147:2147) (2068:2068:2068))
        (PORT d[1] (2145:2145:2145) (2149:2149:2149))
        (PORT d[2] (1849:1849:1849) (1867:1867:1867))
        (PORT d[3] (2042:2042:2042) (2036:2036:2036))
        (PORT d[4] (2199:2199:2199) (2238:2238:2238))
        (PORT d[5] (1903:1903:1903) (1959:1959:1959))
        (PORT d[6] (1898:1898:1898) (1940:1940:1940))
        (PORT d[7] (2200:2200:2200) (2220:2220:2220))
        (PORT d[8] (2043:2043:2043) (2049:2049:2049))
        (PORT d[9] (2007:2007:2007) (2021:2021:2021))
        (PORT d[10] (1915:1915:1915) (1968:1968:1968))
        (PORT d[11] (1947:1947:1947) (1993:1993:1993))
        (PORT d[12] (1629:1629:1629) (1700:1700:1700))
        (PORT clk (2504:2504:2504) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2477:2477:2477))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (1941:1941:1941))
        (PORT clk (2523:2523:2523) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1529:1529:1529))
        (PORT d[1] (2498:2498:2498) (2536:2536:2536))
        (PORT d[2] (1461:1461:1461) (1504:1504:1504))
        (PORT d[3] (1859:1859:1859) (1909:1909:1909))
        (PORT d[4] (1589:1589:1589) (1632:1632:1632))
        (PORT d[5] (1475:1475:1475) (1508:1508:1508))
        (PORT d[6] (1433:1433:1433) (1475:1475:1475))
        (PORT d[7] (2054:2054:2054) (2083:2083:2083))
        (PORT d[8] (1498:1498:1498) (1552:1552:1552))
        (PORT d[9] (2089:2089:2089) (2119:2119:2119))
        (PORT d[10] (1482:1482:1482) (1526:1526:1526))
        (PORT d[11] (1762:1762:1762) (1802:1802:1802))
        (PORT d[12] (1404:1404:1404) (1449:1449:1449))
        (PORT clk (2519:2519:2519) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1816:1816:1816))
        (PORT clk (2519:2519:2519) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4218:4218:4218) (4256:4256:4256))
        (PORT clk (2525:2525:2525) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1547:1547:1547))
        (PORT d[1] (1434:1434:1434) (1435:1435:1435))
        (PORT d[2] (1456:1456:1456) (1458:1458:1458))
        (PORT d[3] (1689:1689:1689) (1663:1663:1663))
        (PORT d[4] (1728:1728:1728) (1712:1712:1712))
        (PORT d[5] (1767:1767:1767) (1756:1756:1756))
        (PORT d[6] (1393:1393:1393) (1376:1376:1376))
        (PORT d[7] (1398:1398:1398) (1410:1410:1410))
        (PORT d[8] (1393:1393:1393) (1375:1375:1375))
        (PORT d[9] (1363:1363:1363) (1354:1354:1354))
        (PORT d[10] (1342:1342:1342) (1335:1335:1335))
        (PORT d[11] (1324:1324:1324) (1319:1319:1319))
        (PORT d[12] (1413:1413:1413) (1413:1413:1413))
        (PORT clk (2521:2521:2521) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3743:3743:3743) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2543:2543:2543))
        (PORT clk (2483:2483:2483) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2492:2492:2492))
        (PORT d[1] (2270:2270:2270) (2370:2370:2370))
        (PORT d[2] (2238:2238:2238) (2280:2280:2280))
        (PORT d[3] (2375:2375:2375) (2390:2390:2390))
        (PORT d[4] (2176:2176:2176) (2222:2222:2222))
        (PORT d[5] (2204:2204:2204) (2233:2233:2233))
        (PORT d[6] (2145:2145:2145) (2213:2213:2213))
        (PORT d[7] (2060:2060:2060) (2094:2094:2094))
        (PORT d[8] (2080:2080:2080) (2123:2123:2123))
        (PORT d[9] (2094:2094:2094) (2102:2102:2102))
        (PORT d[10] (2062:2062:2062) (2095:2095:2095))
        (PORT d[11] (2201:2201:2201) (2250:2250:2250))
        (PORT d[12] (2006:2006:2006) (2106:2106:2106))
        (PORT clk (2479:2479:2479) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2213:2213:2213))
        (PORT clk (2479:2479:2479) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3701:3701:3701) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2716:2716:2716))
        (PORT clk (2485:2485:2485) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2105:2105:2105))
        (PORT d[1] (2073:2073:2073) (2098:2098:2098))
        (PORT d[2] (2127:2127:2127) (2154:2154:2154))
        (PORT d[3] (2182:2182:2182) (2166:2166:2166))
        (PORT d[4] (2033:2033:2033) (2028:2028:2028))
        (PORT d[5] (1763:1763:1763) (1796:1796:1796))
        (PORT d[6] (1961:1961:1961) (2050:2050:2050))
        (PORT d[7] (2043:2043:2043) (2039:2039:2039))
        (PORT d[8] (2113:2113:2113) (2103:2103:2103))
        (PORT d[9] (2043:2043:2043) (2031:2031:2031))
        (PORT d[10] (2021:2021:2021) (2003:2003:2003))
        (PORT d[11] (1687:1687:1687) (1698:1698:1698))
        (PORT d[12] (1970:1970:1970) (1975:1975:1975))
        (PORT clk (2481:2481:2481) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2455:2455:2455))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1810:1810:1810))
        (PORT clk (2508:2508:2508) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2506:2506:2506))
        (PORT d[1] (2492:2492:2492) (2432:2432:2432))
        (PORT d[2] (2484:2484:2484) (2411:2411:2411))
        (PORT d[3] (2406:2406:2406) (2362:2362:2362))
        (PORT d[4] (2582:2582:2582) (2534:2534:2534))
        (PORT d[5] (2236:2236:2236) (2312:2312:2312))
        (PORT d[6] (2400:2400:2400) (2533:2533:2533))
        (PORT d[7] (2364:2364:2364) (2404:2404:2404))
        (PORT d[8] (2800:2800:2800) (2980:2980:2980))
        (PORT d[9] (2673:2673:2673) (2832:2832:2832))
        (PORT d[10] (2185:2185:2185) (2153:2153:2153))
        (PORT d[11] (1800:1800:1800) (1873:1873:1873))
        (PORT d[12] (2585:2585:2585) (2532:2532:2532))
        (PORT clk (2504:2504:2504) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2288:2288:2288))
        (PORT clk (2504:2504:2504) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1902:1902:1902))
        (PORT clk (2510:2510:2510) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2197:2197:2197))
        (PORT d[1] (2118:2118:2118) (2133:2133:2133))
        (PORT d[2] (1848:1848:1848) (1866:1866:1866))
        (PORT d[3] (2140:2140:2140) (2168:2168:2168))
        (PORT d[4] (2152:2152:2152) (2175:2175:2175))
        (PORT d[5] (1879:1879:1879) (1920:1920:1920))
        (PORT d[6] (1866:1866:1866) (1904:1904:1904))
        (PORT d[7] (2186:2186:2186) (2208:2208:2208))
        (PORT d[8] (1940:1940:1940) (2004:2004:2004))
        (PORT d[9] (2210:2210:2210) (2225:2225:2225))
        (PORT d[10] (1919:1919:1919) (1969:1969:1969))
        (PORT d[11] (1941:1941:1941) (1986:1986:1986))
        (PORT d[12] (1629:1629:1629) (1699:1699:1699))
        (PORT clk (2506:2506:2506) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (1844:1844:1844))
        (PORT clk (2503:2503:2503) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2521:2521:2521))
        (PORT d[1] (2192:2192:2192) (2139:2139:2139))
        (PORT d[2] (2416:2416:2416) (2351:2351:2351))
        (PORT d[3] (2145:2145:2145) (2097:2097:2097))
        (PORT d[4] (2280:2280:2280) (2245:2245:2245))
        (PORT d[5] (2786:2786:2786) (2824:2824:2824))
        (PORT d[6] (2413:2413:2413) (2589:2589:2589))
        (PORT d[7] (2417:2417:2417) (2463:2463:2463))
        (PORT d[8] (2476:2476:2476) (2666:2666:2666))
        (PORT d[9] (2691:2691:2691) (2847:2847:2847))
        (PORT d[10] (2476:2476:2476) (2419:2419:2419))
        (PORT d[11] (2190:2190:2190) (2167:2167:2167))
        (PORT d[12] (2274:2274:2274) (2245:2245:2245))
        (PORT clk (2499:2499:2499) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2286:2286:2286))
        (PORT clk (2499:2499:2499) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (1924:1924:1924))
        (PORT clk (2505:2505:2505) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2368:2368:2368))
        (PORT d[1] (2170:2170:2170) (2191:2191:2191))
        (PORT d[2] (2211:2211:2211) (2221:2221:2221))
        (PORT d[3] (2189:2189:2189) (2220:2220:2220))
        (PORT d[4] (2139:2139:2139) (2165:2165:2165))
        (PORT d[5] (1822:1822:1822) (1860:1860:1860))
        (PORT d[6] (2200:2200:2200) (2230:2230:2230))
        (PORT d[7] (2196:2196:2196) (2244:2244:2244))
        (PORT d[8] (1931:1931:1931) (1994:1994:1994))
        (PORT d[9] (2103:2103:2103) (2114:2114:2114))
        (PORT d[10] (1924:1924:1924) (1979:1979:1979))
        (PORT d[11] (1948:1948:1948) (1994:1994:1994))
        (PORT d[12] (1849:1849:1849) (1886:1886:1886))
        (PORT clk (2501:2501:2501) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2324:2324:2324))
        (PORT clk (2503:2503:2503) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2581:2581:2581))
        (PORT d[1] (2849:2849:2849) (2858:2858:2858))
        (PORT d[2] (2130:2130:2130) (2148:2148:2148))
        (PORT d[3] (2244:2244:2244) (2255:2255:2255))
        (PORT d[4] (2648:2648:2648) (2740:2740:2740))
        (PORT d[5] (2147:2147:2147) (2145:2145:2145))
        (PORT d[6] (2554:2554:2554) (2704:2704:2704))
        (PORT d[7] (2207:2207:2207) (2300:2300:2300))
        (PORT d[8] (2797:2797:2797) (2966:2966:2966))
        (PORT d[9] (2647:2647:2647) (2771:2771:2771))
        (PORT d[10] (2238:2238:2238) (2259:2259:2259))
        (PORT d[11] (2153:2153:2153) (2156:2156:2156))
        (PORT d[12] (2022:2022:2022) (2117:2117:2117))
        (PORT clk (2499:2499:2499) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2290:2290:2290))
        (PORT clk (2499:2499:2499) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (3088:3088:3088))
        (PORT clk (2505:2505:2505) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1680:1680:1680))
        (PORT d[1] (1955:1955:1955) (2010:2010:2010))
        (PORT d[2] (2084:2084:2084) (2105:2105:2105))
        (PORT d[3] (2148:2148:2148) (2203:2203:2203))
        (PORT d[4] (2113:2113:2113) (2155:2155:2155))
        (PORT d[5] (2077:2077:2077) (2081:2081:2081))
        (PORT d[6] (2064:2064:2064) (2090:2090:2090))
        (PORT d[7] (1594:1594:1594) (1637:1637:1637))
        (PORT d[8] (1908:1908:1908) (1961:1961:1961))
        (PORT d[9] (1764:1764:1764) (1784:1784:1784))
        (PORT d[10] (1745:1745:1745) (1787:1787:1787))
        (PORT d[11] (1892:1892:1892) (1935:1935:1935))
        (PORT d[12] (1577:1577:1577) (1630:1630:1630))
        (PORT clk (2501:2501:2501) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2439:2439:2439))
        (PORT clk (2506:2506:2506) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2933:2933:2933))
        (PORT d[1] (1846:1846:1846) (1922:1922:1922))
        (PORT d[2] (2501:2501:2501) (2513:2513:2513))
        (PORT d[3] (2530:2530:2530) (2537:2537:2537))
        (PORT d[4] (2300:2300:2300) (2394:2394:2394))
        (PORT d[5] (2659:2659:2659) (2658:2658:2658))
        (PORT d[6] (2135:2135:2135) (2291:2291:2291))
        (PORT d[7] (2844:2844:2844) (2834:2834:2834))
        (PORT d[8] (2414:2414:2414) (2597:2597:2597))
        (PORT d[9] (2316:2316:2316) (2453:2453:2453))
        (PORT d[10] (2529:2529:2529) (2524:2524:2524))
        (PORT d[11] (2514:2514:2514) (2511:2511:2511))
        (PORT d[12] (2877:2877:2877) (2953:2953:2953))
        (PORT clk (2502:2502:2502) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2253:2253:2253))
        (PORT clk (2502:2502:2502) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3447:3447:3447))
        (PORT clk (2508:2508:2508) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1665:1665:1665))
        (PORT d[1] (1964:1964:1964) (2017:2017:2017))
        (PORT d[2] (2152:2152:2152) (2195:2195:2195))
        (PORT d[3] (1857:1857:1857) (1907:1907:1907))
        (PORT d[4] (2234:2234:2234) (2289:2289:2289))
        (PORT d[5] (2147:2147:2147) (2174:2174:2174))
        (PORT d[6] (2195:2195:2195) (2222:2222:2222))
        (PORT d[7] (1553:1553:1553) (1594:1594:1594))
        (PORT d[8] (1918:1918:1918) (1972:1972:1972))
        (PORT d[9] (1741:1741:1741) (1769:1769:1769))
        (PORT d[10] (1875:1875:1875) (1913:1913:1913))
        (PORT d[11] (1893:1893:1893) (1936:1936:1936))
        (PORT d[12] (1558:1558:1558) (1609:1609:1609))
        (PORT clk (2504:2504:2504) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2477:2477:2477))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (1985:1985:1985))
        (PORT clk (2510:2510:2510) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2126:2126:2126))
        (PORT d[1] (1960:1960:1960) (1981:1981:1981))
        (PORT d[2] (1500:1500:1500) (1547:1547:1547))
        (PORT d[3] (2110:2110:2110) (2141:2141:2141))
        (PORT d[4] (1784:1784:1784) (1823:1823:1823))
        (PORT d[5] (1854:1854:1854) (1893:1893:1893))
        (PORT d[6] (1445:1445:1445) (1492:1492:1492))
        (PORT d[7] (1735:1735:1735) (1775:1775:1775))
        (PORT d[8] (1458:1458:1458) (1487:1487:1487))
        (PORT d[9] (1746:1746:1746) (1761:1761:1761))
        (PORT d[10] (1750:1750:1750) (1792:1792:1792))
        (PORT d[11] (1497:1497:1497) (1558:1558:1558))
        (PORT d[12] (1629:1629:1629) (1743:1743:1743))
        (PORT clk (2506:2506:2506) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (1809:1809:1809))
        (PORT clk (2506:2506:2506) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3535:3535:3535) (3560:3560:3560))
        (PORT clk (2512:2512:2512) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1784:1784:1784))
        (PORT d[1] (1807:1807:1807) (1816:1816:1816))
        (PORT d[2] (1800:1800:1800) (1805:1805:1805))
        (PORT d[3] (2134:2134:2134) (2109:2109:2109))
        (PORT d[4] (1825:1825:1825) (1837:1837:1837))
        (PORT d[5] (1672:1672:1672) (1662:1662:1662))
        (PORT d[6] (1807:1807:1807) (1801:1801:1801))
        (PORT d[7] (1674:1674:1674) (1675:1675:1675))
        (PORT d[8] (1797:1797:1797) (1792:1792:1792))
        (PORT d[9] (1656:1656:1656) (1644:1644:1644))
        (PORT d[10] (1751:1751:1751) (1744:1744:1744))
        (PORT d[11] (1673:1673:1673) (1663:1663:1663))
        (PORT d[12] (1679:1679:1679) (1666:1666:1666))
        (PORT clk (2508:2508:2508) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (1679:1679:1679))
        (PORT clk (2512:2512:2512) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2505:2505:2505))
        (PORT d[1] (2579:2579:2579) (2539:2539:2539))
        (PORT d[2] (2189:2189:2189) (2156:2156:2156))
        (PORT d[3] (2600:2600:2600) (2555:2555:2555))
        (PORT d[4] (2211:2211:2211) (2163:2163:2163))
        (PORT d[5] (2574:2574:2574) (2641:2641:2641))
        (PORT d[6] (2378:2378:2378) (2419:2419:2419))
        (PORT d[7] (2112:2112:2112) (2169:2169:2169))
        (PORT d[8] (2749:2749:2749) (2927:2927:2927))
        (PORT d[9] (2374:2374:2374) (2502:2502:2502))
        (PORT d[10] (2435:2435:2435) (2387:2387:2387))
        (PORT d[11] (2145:2145:2145) (2210:2210:2210))
        (PORT d[12] (2558:2558:2558) (2534:2534:2534))
        (PORT clk (2508:2508:2508) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2215:2215:2215))
        (PORT clk (2508:2508:2508) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1554:1554:1554))
        (PORT clk (2514:2514:2514) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2102:2102:2102))
        (PORT d[1] (2119:2119:2119) (2133:2133:2133))
        (PORT d[2] (2115:2115:2115) (2125:2125:2125))
        (PORT d[3] (2240:2240:2240) (2271:2271:2271))
        (PORT d[4] (2200:2200:2200) (2119:2119:2119))
        (PORT d[5] (1863:1863:1863) (1902:1902:1902))
        (PORT d[6] (1837:1837:1837) (1870:1870:1870))
        (PORT d[7] (2198:2198:2198) (2103:2103:2103))
        (PORT d[8] (1964:1964:1964) (2030:2030:2030))
        (PORT d[9] (1950:1950:1950) (2022:2022:2022))
        (PORT d[10] (1881:1881:1881) (1929:1929:1929))
        (PORT d[11] (1845:1845:1845) (1875:1875:1875))
        (PORT d[12] (1616:1616:1616) (1684:1684:1684))
        (PORT clk (2510:2510:2510) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2192:2192:2192))
        (PORT d[1] (2144:2144:2144) (2192:2192:2192))
        (PORT d[2] (2144:2144:2144) (2192:2192:2192))
        (PORT d[3] (2144:2144:2144) (2192:2192:2192))
        (PORT clk (2526:2526:2526) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (763:763:763) (743:743:743))
        (PORT d[1] (775:775:775) (772:772:772))
        (PORT d[2] (456:456:456) (464:464:464))
        (PORT d[3] (797:797:797) (796:796:796))
        (PORT d[4] (760:760:760) (752:752:752))
        (PORT d[5] (766:766:766) (759:759:759))
        (PORT d[6] (777:777:777) (768:768:768))
        (PORT d[7] (765:765:765) (760:760:760))
        (PORT d[8] (805:805:805) (794:794:794))
        (PORT d[9] (1383:1383:1383) (1412:1412:1412))
        (PORT d[10] (1134:1134:1134) (1178:1178:1178))
        (PORT clk (2522:2522:2522) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2197:2197:2197))
        (PORT d[1] (2149:2149:2149) (2197:2197:2197))
        (PORT d[2] (2149:2149:2149) (2197:2197:2197))
        (PORT d[3] (2149:2149:2149) (2197:2197:2197))
        (PORT clk (2528:2528:2528) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (788:788:788) (786:786:786))
        (PORT d[1] (808:808:808) (811:811:811))
        (PORT d[2] (1122:1122:1122) (1103:1103:1103))
        (PORT d[3] (1110:1110:1110) (1097:1097:1097))
        (PORT d[4] (1062:1062:1062) (1048:1048:1048))
        (PORT d[5] (1095:1095:1095) (1079:1079:1079))
        (PORT d[6] (1131:1131:1131) (1119:1119:1119))
        (PORT d[7] (1123:1123:1123) (1104:1104:1104))
        (PORT d[8] (1091:1091:1091) (1074:1074:1074))
        (PORT d[9] (1104:1104:1104) (1092:1092:1092))
        (PORT d[10] (1102:1102:1102) (1084:1084:1084))
        (PORT clk (2524:2524:2524) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (462:462:462) (530:530:530))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (573:573:573))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (359:359:359))
        (PORT datab (697:697:697) (675:675:675))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (571:571:571))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1316:1316:1316) (1382:1382:1382))
        (PORT ena (1172:1172:1172) (1149:1149:1149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1377:1377:1377) (1404:1404:1404))
        (PORT ena (1148:1148:1148) (1112:1112:1112))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1316:1316:1316) (1382:1382:1382))
        (PORT ena (1172:1172:1172) (1149:1149:1149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1377:1377:1377) (1404:1404:1404))
        (PORT ena (1148:1148:1148) (1112:1112:1112))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1417:1417:1417))
        (PORT datab (1790:1790:1790) (1828:1828:1828))
        (PORT datac (1714:1714:1714) (1755:1755:1755))
        (PORT datad (1248:1248:1248) (1188:1188:1188))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1160:1160:1160))
        (PORT datab (1420:1420:1420) (1401:1401:1401))
        (PORT datac (1003:1003:1003) (1039:1039:1039))
        (PORT datad (2609:2609:2609) (2532:2532:2532))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1813:1813:1813) (1724:1724:1724))
        (PORT datab (1445:1445:1445) (1496:1496:1496))
        (PORT datac (2197:2197:2197) (2197:2197:2197))
        (PORT datad (1383:1383:1383) (1439:1439:1439))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1385:1385:1385))
        (PORT datab (1024:1024:1024) (997:997:997))
        (PORT datac (1619:1619:1619) (1639:1639:1639))
        (PORT datad (1657:1657:1657) (1687:1687:1687))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1127:1127:1127))
        (PORT datab (1718:1718:1718) (1746:1746:1746))
        (PORT datac (1060:1060:1060) (1097:1097:1097))
        (PORT datad (2033:2033:2033) (1980:1980:1980))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1130:1130:1130))
        (PORT datab (1093:1093:1093) (1133:1133:1133))
        (PORT datac (1502:1502:1502) (1542:1542:1542))
        (PORT datad (1238:1238:1238) (1190:1190:1190))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode894w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (465:465:465))
        (PORT datab (343:343:343) (451:451:451))
        (PORT datac (304:304:304) (413:413:413))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode884w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (452:452:452))
        (PORT datac (303:303:303) (412:412:412))
        (PORT datad (306:306:306) (412:412:412))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode874w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (471:471:471))
        (PORT datac (309:309:309) (420:420:420))
        (PORT datad (308:308:308) (406:406:406))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode904w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (471:471:471))
        (PORT datab (346:346:346) (460:460:460))
        (PORT datad (308:308:308) (407:407:407))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode844w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (473:473:473))
        (PORT datac (311:311:311) (421:421:421))
        (PORT datad (307:307:307) (406:406:406))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode854w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (449:449:449))
        (PORT datac (307:307:307) (417:417:417))
        (PORT datad (310:310:310) (417:417:417))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode827w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (475:475:475))
        (PORT datab (350:350:350) (464:464:464))
        (PORT datad (306:306:306) (405:405:405))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode864w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (474:474:474))
        (PORT datac (312:312:312) (422:422:422))
        (PORT datad (307:307:307) (405:405:405))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (587:587:587))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datac (332:332:332) (429:429:429))
        (PORT datad (216:216:216) (243:243:243))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1474:1474:1474) (1440:1440:1440))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4666:4666:4666) (5104:5104:5104))
        (PORT datac (658:658:658) (682:682:682))
        (PORT datad (4051:4051:4051) (4375:4375:4375))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1474:1474:1474) (1440:1440:1440))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4085:4085:4085) (4417:4417:4417))
        (PORT datac (4630:4630:4630) (5060:5060:5060))
        (PORT datad (755:755:755) (804:804:804))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1474:1474:1474) (1440:1440:1440))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4083:4083:4083) (4415:4415:4415))
        (PORT datac (4627:4627:4627) (5058:5058:5058))
        (PORT datad (742:742:742) (790:790:790))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2581:2581:2581))
        (PORT asdata (4996:4996:4996) (5419:5419:5419))
        (PORT ena (1975:1975:1975) (1886:1886:1886))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2581:2581:2581))
        (PORT asdata (4968:4968:4968) (5391:5391:5391))
        (PORT ena (1975:1975:1975) (1886:1886:1886))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G0\|lut_offset_normal\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2199:2199:2199))
        (PORT asdata (4967:4967:4967) (5323:5323:5323))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1474:1474:1474) (1440:1440:1440))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1474:1474:1474) (1440:1440:1440))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4868:4868:4868) (4595:4595:4595))
        (PORT ena (963:963:963) (962:962:962))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (769:769:769) (811:811:811))
        (PORT datad (740:740:740) (777:777:777))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (850:850:850))
        (PORT datac (710:710:710) (755:755:755))
        (PORT datad (739:739:739) (787:787:787))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (PORT datab (784:784:784) (829:829:829))
        (PORT datac (4071:4071:4071) (4416:4416:4416))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (827:827:827))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT asdata (1192:1192:1192) (1234:1234:1234))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (963:963:963) (963:963:963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT asdata (1164:1164:1164) (1209:1209:1209))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (554:554:554))
        (PORT datab (582:582:582) (642:642:642))
        (PORT datad (524:524:524) (599:599:599))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT asdata (1177:1177:1177) (1221:1221:1221))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (730:730:730))
        (PORT datab (574:574:574) (644:644:644))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT asdata (1051:1051:1051) (1073:1073:1073))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT asdata (1651:1651:1651) (1657:1657:1657))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT asdata (1176:1176:1176) (1221:1221:1221))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (824:824:824))
        (PORT datab (584:584:584) (644:644:644))
        (PORT datad (635:635:635) (661:661:661))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|DIR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (827:827:827))
        (PORT datab (806:806:806) (842:842:842))
        (PORT datac (731:731:731) (767:767:767))
        (PORT datad (781:781:781) (817:817:817))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|DIR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (869:869:869))
        (PORT datab (756:756:756) (816:816:816))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2533:2533:2533))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1001:1001:1001) (997:997:997))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2533:2533:2533))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1001:1001:1001) (997:997:997))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2533:2533:2533))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1001:1001:1001) (997:997:997))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2533:2533:2533))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1001:1001:1001) (997:997:997))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2533:2533:2533))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1001:1001:1001) (997:997:997))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2533:2533:2533))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1001:1001:1001) (997:997:997))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (855:855:855))
        (PORT datab (823:823:823) (876:876:876))
        (PORT datac (725:725:725) (754:754:754))
        (PORT datad (515:515:515) (572:572:572))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (760:760:760) (809:809:809))
        (PORT datad (396:396:396) (398:398:398))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[12\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3686:3686:3686) (3978:3978:3978))
        (PORT datad (808:808:808) (851:851:851))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (853:853:853))
        (PORT datab (821:821:821) (873:873:873))
        (PORT datac (530:530:530) (601:601:601))
        (PORT datad (514:514:514) (571:571:571))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (759:759:759) (798:798:798))
        (PORT datad (367:367:367) (370:370:370))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (854:854:854))
        (PORT datab (822:822:822) (875:875:875))
        (PORT datac (531:531:531) (602:602:602))
        (PORT datad (515:515:515) (572:572:572))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (646:646:646))
        (PORT datab (822:822:822) (875:875:875))
        (PORT datac (764:764:764) (810:810:810))
        (PORT datad (514:514:514) (571:571:571))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (800:800:800) (834:834:834))
        (PORT datac (753:753:753) (801:801:801))
        (PORT datad (393:393:393) (395:395:395))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (835:835:835))
        (PORT datab (764:764:764) (819:819:819))
        (PORT datac (761:761:761) (797:797:797))
        (PORT datad (753:753:753) (797:797:797))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (856:856:856))
        (PORT datab (823:823:823) (876:876:876))
        (PORT datac (532:532:532) (604:604:604))
        (PORT datad (516:516:516) (573:573:573))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (840:840:840))
        (PORT datab (769:769:769) (825:825:825))
        (PORT datac (764:764:764) (801:801:801))
        (PORT datad (755:755:755) (798:798:798))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (650:650:650))
        (PORT datab (825:825:825) (879:879:879))
        (PORT datac (769:769:769) (815:815:815))
        (PORT datad (517:517:517) (574:574:574))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (759:759:759) (798:798:798))
        (PORT datad (364:364:364) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (650:650:650))
        (PORT datab (825:825:825) (878:878:878))
        (PORT datac (724:724:724) (753:753:753))
        (PORT datad (517:517:517) (574:574:574))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (781:781:781))
        (PORT datab (768:768:768) (796:796:796))
        (PORT datac (732:732:732) (759:759:759))
        (PORT datad (392:392:392) (392:392:392))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (623:623:623) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (759:759:759) (799:799:799))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (785:785:785) (826:826:826))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (996:996:996) (1026:1026:1026))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1276:1276:1276) (1272:1272:1272))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (794:794:794) (839:839:839))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_HS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3128:3128:3128) (3204:3204:3204))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_VS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5583:5583:5583) (5655:5655:5655))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\CMOS_SDAT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2170:2170:2170) (2089:2089:2089))
        (PORT oe (2133:2133:2133) (2109:2109:2109))
        (IOPATH i o (2706:2706:2706) (2811:2811:2811))
        (IOPATH oe o (2883:2883:2883) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_CLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1183:1183:1183) (1169:1169:1169))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_BLANK_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (761:761:761) (704:704:704))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3565:3565:3565) (3717:3717:3717))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5501:5501:5501) (5371:5371:5371))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4294:4294:4294) (4343:4343:4343))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5200:5200:5200) (5113:5113:5113))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5543:5543:5543) (5517:5517:5517))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5264:5264:5264) (5271:5271:5271))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5736:5736:5736) (5630:5630:5630))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6197:6197:6197) (6279:6279:6279))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2978:2978:2978) (3124:3124:3124))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5612:5612:5612) (5535:5535:5535))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4496:4496:4496) (4600:4600:4600))
        (IOPATH i o (2791:2791:2791) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5200:5200:5200) (5114:5114:5114))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5508:5508:5508) (5480:5480:5480))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5668:5668:5668) (5709:5709:5709))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5701:5701:5701) (5594:5594:5594))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6651:6651:6651) (6676:6676:6676))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3875:3875:3875) (4015:4015:4015))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4900:4900:4900) (4780:4780:4780))
        (IOPATH i o (2831:2831:2831) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5103:5103:5103) (5171:5171:5171))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4529:4529:4529) (4414:4414:4414))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5115:5115:5115) (5054:5054:5054))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3891:3891:3891) (3810:3810:3810))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5731:5731:5731) (5624:5624:5624))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4274:4274:4274) (4176:4176:4176))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\CMOS_MCLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (7176:7176:7176) (7141:7141:7141))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\CMOS_SCLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2415:2415:2415) (2443:2443:2443))
        (IOPATH i o (2851:2851:2851) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\clock_25\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1350:1350:1350) (1385:1385:1385))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\clock_25\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1256:1256:1256) (1195:1195:1195))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE clock_25)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clock_25\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (859:859:859) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[7\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (830:830:830))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[8\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (779:779:779) (813:813:813))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2159:2159:2159))
        (PORT asdata (1291:1291:1291) (1255:1255:1255))
        (PORT sclr (1001:1001:1001) (1055:1055:1055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (568:568:568))
        (PORT datab (1021:1021:1021) (1046:1046:1046))
        (PORT datac (1319:1319:1319) (1346:1346:1346))
        (PORT datad (494:494:494) (549:549:549))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (819:819:819))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1281:1281:1281) (1309:1309:1309))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (402:402:402))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1281:1281:1281) (1309:1309:1309))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (411:411:411))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (402:402:402))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1281:1281:1281) (1309:1309:1309))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (777:777:777) (819:819:819))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2159:2159:2159))
        (PORT asdata (1010:1010:1010) (992:992:992))
        (PORT sclr (1001:1001:1001) (1055:1055:1055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (864:864:864))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2159:2159:2159))
        (PORT asdata (1061:1061:1061) (1042:1042:1042))
        (PORT sclr (1001:1001:1001) (1055:1055:1055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1053:1053:1053))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2159:2159:2159))
        (PORT asdata (1013:1013:1013) (1000:1000:1000))
        (PORT sclr (1001:1001:1001) (1055:1055:1055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[9\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (818:818:818) (853:853:853))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2159:2159:2159))
        (PORT asdata (1042:1042:1042) (1017:1017:1017))
        (PORT sclr (1001:1001:1001) (1055:1055:1055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (570:570:570))
        (PORT datab (1020:1020:1020) (1045:1045:1045))
        (PORT datac (745:745:745) (776:776:776))
        (PORT datad (1890:1890:1890) (1887:1887:1887))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (595:595:595))
        (PORT datad (883:883:883) (850:850:850))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vga_hsync\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (567:567:567))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (544:544:544))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (403:403:403))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (588:588:588))
        (PORT datab (862:862:862) (895:895:895))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (733:733:733) (768:768:768))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1053:1053:1053))
        (PORT datab (776:776:776) (819:819:819))
        (PORT datac (751:751:751) (792:792:792))
        (PORT datad (786:786:786) (825:825:825))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (416:416:416))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (819:819:819) (885:885:885))
        (PORT ena (1400:1400:1400) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (819:819:819) (885:885:885))
        (PORT ena (1400:1400:1400) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[7\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (403:403:403))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (819:819:819) (885:885:885))
        (PORT ena (1400:1400:1400) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[8\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (434:434:434))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[9\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (819:819:819) (885:885:885))
        (PORT ena (1400:1400:1400) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (587:587:587))
        (PORT datab (497:497:497) (558:558:558))
        (PORT datac (1091:1091:1091) (1123:1123:1123))
        (PORT datad (468:468:468) (524:524:524))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (217:217:217) (247:247:247))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2158:2158:2158))
        (PORT asdata (1035:1035:1035) (1007:1007:1007))
        (PORT sclr (1019:1019:1019) (1070:1070:1070))
        (PORT ena (1364:1364:1364) (1325:1325:1325))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (584:584:584))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2158:2158:2158))
        (PORT asdata (818:818:818) (823:823:823))
        (PORT sclr (1019:1019:1019) (1070:1070:1070))
        (PORT ena (1364:1364:1364) (1325:1325:1325))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (556:556:556))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2158:2158:2158))
        (PORT asdata (785:785:785) (798:798:798))
        (PORT sclr (1019:1019:1019) (1070:1070:1070))
        (PORT ena (1364:1364:1364) (1325:1325:1325))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (588:588:588))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2158:2158:2158))
        (PORT asdata (816:816:816) (820:820:820))
        (PORT sclr (1019:1019:1019) (1070:1070:1070))
        (PORT ena (1364:1364:1364) (1325:1325:1325))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (819:819:819) (885:885:885))
        (PORT ena (1400:1400:1400) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (305:305:305))
        (PORT datab (486:486:486) (546:546:546))
        (PORT datac (309:309:309) (394:394:394))
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (587:587:587))
        (PORT datab (535:535:535) (587:587:587))
        (PORT datac (465:465:465) (519:519:519))
        (PORT datad (467:467:467) (520:520:520))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_vsync\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (689:689:689))
        (PORT datab (248:248:248) (287:287:287))
        (PORT datad (209:209:209) (233:233:233))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vga_vsync\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (694:694:694) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (436:436:436))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (465:465:465))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\KEY\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\KEY\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4061:4061:4061) (4330:4330:4330))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (566:566:566))
        (PORT datab (334:334:334) (428:428:428))
        (PORT datac (332:332:332) (428:428:428))
        (PORT datad (294:294:294) (376:376:376))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (406:406:406))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (427:427:427))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (832:832:832) (851:851:851))
        (PORT sload (917:917:917) (999:999:999))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (439:439:439))
        (PORT datac (292:292:292) (382:382:382))
        (PORT datad (789:789:789) (830:830:830))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (539:539:539))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (434:434:434))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (554:554:554))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (516:516:516))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (796:796:796) (863:863:863))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4100:4100:4100) (4356:4356:4356))
        (PORT datad (467:467:467) (520:520:520))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (796:796:796) (863:863:863))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (381:381:381))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (796:796:796) (863:863:863))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (796:796:796) (863:863:863))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (796:796:796) (863:863:863))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (293:293:293) (381:381:381))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (307:307:307) (392:392:392))
        (PORT datad (253:253:253) (276:276:276))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4108:4108:4108) (4373:4373:4373))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (205:205:205) (238:238:238))
        (PORT datad (643:643:643) (629:629:629))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (828:828:828) (846:846:846))
        (PORT sload (917:917:917) (999:999:999))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[12\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (563:563:563))
        (PORT datab (324:324:324) (415:415:415))
        (PORT datac (331:331:331) (428:428:428))
        (PORT datad (301:301:301) (386:386:386))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (820:820:820))
        (PORT datab (801:801:801) (837:837:837))
        (PORT datad (639:639:639) (626:626:626))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|FIN\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4996:4996:4996) (4707:4707:4707))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (817:817:817) (866:866:866))
        (PORT datad (693:693:693) (727:727:727))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (435:435:435))
        (PORT datab (3690:3690:3690) (3983:3983:3983))
        (PORT datac (756:756:756) (761:761:761))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2586:2586:2586))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4841:4841:4841) (4629:4629:4629))
        (PORT ena (928:928:928) (916:916:916))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2586:2586:2586))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4841:4841:4841) (4629:4629:4629))
        (PORT ena (928:928:928) (916:916:916))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (551:551:551))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (513:513:513))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4841:4841:4841) (4629:4629:4629))
        (PORT ena (962:962:962) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4841:4841:4841) (4629:4629:4629))
        (PORT ena (962:962:962) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (907:907:907))
        (PORT datab (762:762:762) (807:807:807))
        (PORT datac (640:640:640) (622:622:622))
        (PORT datad (738:738:738) (740:740:740))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (851:851:851))
        (PORT datab (785:785:785) (829:829:829))
        (PORT datad (741:741:741) (777:777:777))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4114:4114:4114) (4455:4455:4455))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datac (712:712:712) (757:757:757))
        (PORT datad (724:724:724) (769:769:769))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (826:826:826))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (825:825:825))
        (PORT datad (757:757:757) (798:798:798))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (717:717:717))
        (PORT datab (774:774:774) (808:808:808))
        (PORT datac (636:636:636) (630:630:630))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2587:2587:2587))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4868:4868:4868) (4595:4595:4595))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_SDAT\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (653:653:653) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (389:389:389))
        (PORT datab (4033:4033:4033) (4380:4380:4380))
        (PORT datac (636:636:636) (631:631:631))
        (PORT datad (673:673:673) (652:652:652))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (826:826:826))
        (PORT datab (1076:1076:1076) (1084:1084:1084))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2587:2587:2587))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4868:4868:4868) (4595:4595:4595))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (391:391:391))
        (PORT datac (259:259:259) (344:344:344))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (427:427:427))
        (PORT datac (218:218:218) (259:259:259))
        (PORT datad (922:922:922) (894:894:894))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (325:325:325))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\.st20_next_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4539:4539:4539) (4316:4316:4316))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (785:785:785))
        (PORT datab (524:524:524) (573:573:573))
        (PORT datac (755:755:755) (809:809:809))
        (PORT datad (947:947:947) (920:920:920))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (848:848:848))
        (PORT datab (1119:1119:1119) (1140:1140:1140))
        (PORT datac (733:733:733) (760:760:760))
        (PORT datad (736:736:736) (738:738:738))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3697:3697:3697) (3986:3986:3986))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datad (671:671:671) (650:650:650))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\.st0_send_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (301:301:301))
        (PORT datab (736:736:736) (773:773:773))
        (PORT datad (246:246:246) (280:280:280))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\.st10_wait_ack\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4539:4539:4539) (4316:4316:4316))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_GO\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (428:428:428))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (220:220:220) (262:262:262))
        (PORT datad (923:923:923) (894:894:894))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_GO\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (327:327:327))
        (PORT datab (312:312:312) (397:397:397))
        (PORT datac (292:292:292) (385:385:385))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_GO\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4539:4539:4539) (4316:4316:4316))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4059:4059:4059) (4328:4328:4328))
        (PORT datad (790:790:790) (831:831:831))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (828:828:828) (847:847:847))
        (PORT sload (917:917:917) (999:999:999))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (417:417:417))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (830:830:830) (849:849:849))
        (PORT sload (917:917:917) (999:999:999))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (830:830:830) (849:849:849))
        (PORT sload (917:917:917) (999:999:999))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (831:831:831) (850:850:850))
        (PORT sload (917:917:917) (999:999:999))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (554:554:554) (600:600:600))
        (PORT datad (729:729:729) (767:767:767))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (708:708:708) (743:743:743))
        (PORT datad (752:752:752) (791:791:791))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (867:867:867))
        (PORT datab (733:733:733) (791:791:791))
        (PORT datac (699:699:699) (741:741:741))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (467:467:467))
        (PORT datab (734:734:734) (791:791:791))
        (PORT datac (409:409:409) (419:419:419))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2586:2586:2586))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4841:4841:4841) (4629:4629:4629))
        (PORT ena (928:928:928) (916:916:916))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (841:841:841))
        (PORT datab (770:770:770) (825:825:825))
        (PORT datac (764:764:764) (801:801:801))
        (PORT datad (755:755:755) (798:798:798))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[12\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (735:735:735) (771:771:771))
        (PORT datac (640:640:640) (622:622:622))
        (PORT datad (738:738:738) (740:740:740))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1377:1377:1377) (1404:1404:1404))
        (PORT ena (1148:1148:1148) (1112:1112:1112))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[12\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4013:4013:4013) (4285:4285:4285))
        (PORT datab (584:584:584) (644:644:644))
        (PORT datad (732:732:732) (764:764:764))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[12\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (774:774:774))
        (PORT datab (490:490:490) (499:499:499))
        (PORT datac (692:692:692) (669:669:669))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT asdata (1142:1142:1142) (1195:1195:1195))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (572:572:572) (641:641:641))
        (PORT datad (732:732:732) (770:770:770))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (867:867:867))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (699:699:699) (741:741:741))
        (PORT datad (376:376:376) (382:382:382))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (842:842:842))
        (PORT datab (770:770:770) (827:827:827))
        (PORT datac (765:765:765) (802:802:802))
        (PORT datad (755:755:755) (798:798:798))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1377:1377:1377) (1404:1404:1404))
        (PORT ena (1148:1148:1148) (1112:1112:1112))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT asdata (1173:1173:1173) (1220:1220:1220))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (524:524:524))
        (PORT datab (583:583:583) (642:642:642))
        (PORT datad (523:523:523) (599:599:599))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (838:838:838))
        (PORT datab (766:766:766) (822:822:822))
        (PORT datac (762:762:762) (799:799:799))
        (PORT datad (754:754:754) (797:797:797))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1377:1377:1377) (1404:1404:1404))
        (PORT ena (1148:1148:1148) (1112:1112:1112))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT asdata (1350:1350:1350) (1373:1373:1373))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (861:861:861))
        (PORT datab (826:826:826) (880:880:880))
        (PORT datac (723:723:723) (752:752:752))
        (PORT datad (518:518:518) (575:575:575))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (755:755:755) (803:803:803))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2533:2533:2533))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1001:1001:1001) (997:997:997))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (PORT asdata (1138:1138:1138) (1179:1179:1179))
        (PORT ena (932:932:932) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (572:572:572) (642:642:642))
        (PORT datad (730:730:730) (768:768:768))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (573:573:573) (643:643:643))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (822:822:822))
        (PORT datab (494:494:494) (563:563:563))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (435:435:435))
        (PORT datab (742:742:742) (779:779:779))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (402:402:402) (408:408:408))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (820:820:820))
        (PORT datab (766:766:766) (806:806:806))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SDO\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4996:4996:4996) (4707:4707:4707))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|DIR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (825:825:825))
        (PORT datab (829:829:829) (857:857:857))
        (PORT datac (737:737:737) (774:774:774))
        (PORT datad (722:722:722) (775:775:775))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|DIR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (870:870:870))
        (PORT datab (805:805:805) (841:841:841))
        (PORT datac (726:726:726) (782:782:782))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|DIR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (811:811:811))
        (PORT datac (688:688:688) (675:675:675))
        (PORT datad (732:732:732) (777:777:777))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|DIR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (363:363:363) (364:364:364))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|DIR\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4771:4771:4771) (4453:4453:4453))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_nblank\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3177:3177:3177) (3288:3288:3288))
        (PORT datad (5241:5241:5241) (5288:5288:5288))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2158:2158:2158))
        (PORT asdata (819:819:819) (824:824:824))
        (PORT sclr (1019:1019:1019) (1070:1070:1070))
        (PORT ena (1364:1364:1364) (1325:1325:1325))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (407:407:407))
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (402:402:402))
        (PORT datad (284:284:284) (360:360:360))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (569:569:569))
        (PORT datab (397:397:397) (412:412:412))
        (PORT datad (423:423:423) (426:426:426))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_rgb\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (459:459:459))
        (PORT datab (746:746:746) (755:755:755))
        (PORT datad (824:824:824) (887:887:887))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (613:613:613) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_LVAL\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_FVAL\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (643:643:643) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|p1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4628:4628:4628) (5059:5059:5059))
        (PORT datad (4050:4050:4050) (4374:4374:4374))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2581:2581:2581))
        (PORT asdata (5066:5066:5066) (5486:5486:5486))
        (PORT ena (1975:1975:1975) (1886:1886:1886))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (894:894:894))
        (PORT datab (464:464:464) (518:518:518))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (623:623:623) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2581:2581:2581))
        (PORT asdata (5082:5082:5082) (5504:5504:5504))
        (PORT ena (1975:1975:1975) (1886:1886:1886))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (367:367:367))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2581:2581:2581))
        (PORT asdata (4985:4985:4985) (5396:5396:5396))
        (PORT ena (1975:1975:1975) (1886:1886:1886))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (643:643:643) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2581:2581:2581))
        (PORT asdata (4423:4423:4423) (4739:4739:4739))
        (PORT ena (1975:1975:1975) (1886:1886:1886))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (613:613:613) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2581:2581:2581))
        (PORT asdata (4427:4427:4427) (4747:4747:4747))
        (PORT ena (1975:1975:1975) (1886:1886:1886))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2581:2581:2581))
        (PORT asdata (4517:4517:4517) (4880:4880:4880))
        (PORT ena (1975:1975:1975) (1886:1886:1886))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G0\|lut_offset_inverse\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT asdata (4961:4961:4961) (5311:5311:5311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G0\|lut_offset_inverse\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT asdata (4972:4972:4972) (5323:5323:5323))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (586:586:586))
        (PORT datab (790:790:790) (783:783:783))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (784:784:784) (777:777:777))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (802:802:802))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G0\|lut_offset_inverse\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (751:751:751) (758:758:758))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (652:652:652) (635:635:635))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (475:475:475))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (654:654:654) (638:638:638))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (473:473:473))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G0\|lut_offset_normal\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2620:2620:2620) (2630:2630:2630))
        (PORT asdata (4998:4998:4998) (5349:5349:5349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2275:2275:2275))
        (PORT d[1] (2213:2213:2213) (2275:2275:2275))
        (PORT d[2] (2213:2213:2213) (2275:2275:2275))
        (PORT d[3] (2213:2213:2213) (2275:2275:2275))
        (PORT clk (2528:2528:2528) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (798:798:798))
        (PORT d[1] (1107:1107:1107) (1092:1092:1092))
        (PORT d[2] (1093:1093:1093) (1077:1077:1077))
        (PORT d[3] (1125:1125:1125) (1115:1115:1115))
        (PORT d[4] (1100:1100:1100) (1085:1085:1085))
        (PORT d[5] (1133:1133:1133) (1123:1123:1123))
        (PORT d[6] (1111:1111:1111) (1095:1095:1095))
        (PORT d[7] (1069:1069:1069) (1054:1054:1054))
        (PORT d[8] (1104:1104:1104) (1090:1090:1090))
        (PORT d[9] (823:823:823) (870:870:870))
        (PORT d[10] (1406:1406:1406) (1440:1440:1440))
        (PORT clk (2524:2524:2524) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2280:2280:2280))
        (PORT d[1] (2218:2218:2218) (2280:2280:2280))
        (PORT d[2] (2218:2218:2218) (2280:2280:2280))
        (PORT d[3] (2218:2218:2218) (2280:2280:2280))
        (PORT clk (2530:2530:2530) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (802:802:802) (793:793:793))
        (PORT d[1] (773:773:773) (758:758:758))
        (PORT d[2] (505:505:505) (511:511:511))
        (PORT d[3] (1039:1039:1039) (1003:1003:1003))
        (PORT d[4] (788:788:788) (785:785:785))
        (PORT d[5] (751:751:751) (742:742:742))
        (PORT d[6] (809:809:809) (800:800:800))
        (PORT d[7] (797:797:797) (795:795:795))
        (PORT d[8] (761:761:761) (754:754:754))
        (PORT d[9] (799:799:799) (790:790:790))
        (PORT d[10] (808:808:808) (798:798:798))
        (PORT clk (2526:2526:2526) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2499:2499:2499))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2598:2598:2598))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1439:1439:1439) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4155:4155:4155) (4524:4524:4524))
        (PORT datac (475:475:475) (525:525:525))
        (PORT datad (4719:4719:4719) (5180:5180:5180))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (566:566:566))
        (PORT datac (4111:4111:4111) (4470:4470:4470))
        (PORT datad (4717:4717:4717) (5178:5178:5178))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2598:2598:2598))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1439:1439:1439) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2598:2598:2598))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1439:1439:1439) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4156:4156:4156) (4525:4525:4525))
        (PORT datac (438:438:438) (493:493:493))
        (PORT datad (4720:4720:4720) (5181:5181:5181))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2598:2598:2598))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1439:1439:1439) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4157:4157:4157) (4526:4526:4526))
        (PORT datac (446:446:446) (493:493:493))
        (PORT datad (4720:4720:4720) (5182:5182:5182))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (541:541:541))
        (PORT datac (4107:4107:4107) (4464:4464:4464))
        (PORT datad (4712:4712:4712) (5172:5172:5172))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (570:570:570))
        (PORT datac (4109:4109:4109) (4467:4467:4467))
        (PORT datad (4714:4714:4714) (5175:5175:5175))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (570:570:570))
        (PORT datac (4107:4107:4107) (4465:4465:4465))
        (PORT datad (4713:4713:4713) (5173:5173:5173))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (541:541:541))
        (PORT datac (4110:4110:4110) (4468:4468:4468))
        (PORT datad (4715:4715:4715) (5176:5176:5176))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1474:1474:1474) (1440:1440:1440))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1474:1474:1474) (1440:1440:1440))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1474:1474:1474) (1440:1440:1440))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4151:4151:4151) (4519:4519:4519))
        (PORT datac (451:451:451) (496:496:496))
        (PORT datad (4714:4714:4714) (5175:5175:5175))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1474:1474:1474) (1440:1440:1440))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (530:530:530))
        (PORT datac (4107:4107:4107) (4465:4465:4465))
        (PORT datad (4713:4713:4713) (5173:5173:5173))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1474:1474:1474) (1440:1440:1440))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (559:559:559))
        (PORT datac (4111:4111:4111) (4469:4469:4469))
        (PORT datad (4717:4717:4717) (5178:5178:5178))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1474:1474:1474) (1440:1440:1440))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (541:541:541))
        (PORT datac (4112:4112:4112) (4471:4471:4471))
        (PORT datad (4718:4718:4718) (5180:5180:5180))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1474:1474:1474) (1440:1440:1440))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (566:566:566))
        (PORT datac (4112:4112:4112) (4470:4470:4470))
        (PORT datad (4718:4718:4718) (5179:5179:5179))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2159:2159:2159))
        (PORT asdata (1006:1006:1006) (991:991:991))
        (PORT sclr (1001:1001:1001) (1055:1055:1055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (822:822:822))
        (PORT datab (730:730:730) (782:782:782))
        (PORT datac (722:722:722) (766:766:766))
        (PORT datad (725:725:725) (765:765:765))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_rgb\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (788:788:788))
        (PORT datab (754:754:754) (795:795:795))
        (PORT datac (472:472:472) (534:534:534))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (942:942:942))
        (PORT datab (715:715:715) (755:755:755))
        (PORT datac (716:716:716) (736:736:736))
        (PORT datad (324:324:324) (395:395:395))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (944:944:944))
        (PORT datab (981:981:981) (999:999:999))
        (PORT datac (712:712:712) (732:732:732))
        (PORT datad (332:332:332) (405:405:405))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1281:1281:1281) (1309:1309:1309))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (944:944:944))
        (PORT datab (979:979:979) (996:996:996))
        (PORT datac (713:713:713) (732:732:732))
        (PORT datad (332:332:332) (405:405:405))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (945:945:945))
        (PORT datab (697:697:697) (741:741:741))
        (PORT datac (711:711:711) (730:730:730))
        (PORT datad (335:335:335) (408:408:408))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (943:943:943))
        (PORT datab (453:453:453) (458:458:458))
        (PORT datac (713:713:713) (733:733:733))
        (PORT datad (330:330:330) (403:403:403))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (457:457:457))
        (PORT datab (748:748:748) (757:757:757))
        (PORT datac (371:371:371) (385:385:385))
        (PORT datad (825:825:825) (888:888:888))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (942:942:942))
        (PORT datab (448:448:448) (452:452:452))
        (PORT datac (715:715:715) (735:735:735))
        (PORT datad (326:326:326) (398:398:398))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (941:941:941))
        (PORT datab (724:724:724) (707:707:707))
        (PORT datac (716:716:716) (736:736:736))
        (PORT datad (323:323:323) (394:394:394))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (764:764:764) (793:793:793))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (456:456:456))
        (PORT datab (748:748:748) (758:758:758))
        (PORT datac (409:409:409) (419:419:419))
        (PORT datad (824:824:824) (887:887:887))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (685:685:685))
        (PORT datab (237:237:237) (272:272:272))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (453:453:453))
        (PORT datab (802:802:802) (824:824:824))
        (PORT datac (716:716:716) (736:736:736))
        (PORT datad (378:378:378) (387:387:387))
        (IOPATH dataa combout (357:357:357) (353:353:353))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (361:361:361))
        (PORT datab (408:408:408) (428:428:428))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (466:466:466))
        (PORT datab (798:798:798) (820:820:820))
        (PORT datac (711:711:711) (730:730:730))
        (PORT datad (405:405:405) (411:411:411))
        (IOPATH dataa combout (357:357:357) (353:353:353))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (400:400:400))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (360:360:360))
        (PORT datab (447:447:447) (452:452:452))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (807:807:807))
        (PORT datab (461:461:461) (469:469:469))
        (PORT datac (405:405:405) (411:411:411))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (350:350:350) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (360:360:360))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (463:463:463))
        (PORT datab (747:747:747) (756:756:756))
        (PORT datac (409:409:409) (418:418:418))
        (PORT datad (826:826:826) (889:889:889))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2180:2180:2180))
        (PORT clk (2495:2495:2495) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2514:2514:2514))
        (PORT d[1] (2189:2189:2189) (2288:2288:2288))
        (PORT d[2] (1817:1817:1817) (1865:1865:1865))
        (PORT d[3] (2326:2326:2326) (2340:2340:2340))
        (PORT d[4] (1867:1867:1867) (1915:1915:1915))
        (PORT d[5] (1863:1863:1863) (1900:1900:1900))
        (PORT d[6] (1896:1896:1896) (1990:1990:1990))
        (PORT d[7] (1784:1784:1784) (1826:1826:1826))
        (PORT d[8] (1802:1802:1802) (1850:1850:1850))
        (PORT d[9] (2042:2042:2042) (2055:2055:2055))
        (PORT d[10] (1817:1817:1817) (1853:1853:1853))
        (PORT d[11] (1805:1805:1805) (1859:1859:1859))
        (PORT d[12] (1681:1681:1681) (1789:1789:1789))
        (PORT clk (2491:2491:2491) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2241:2241:2241))
        (PORT clk (2491:2491:2491) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3147:3147:3147))
        (PORT clk (2497:2497:2497) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (2083:2083:2083))
        (PORT d[1] (2136:2136:2136) (2135:2135:2135))
        (PORT d[2] (2192:2192:2192) (2195:2195:2195))
        (PORT d[3] (2199:2199:2199) (2185:2185:2185))
        (PORT d[4] (2044:2044:2044) (2037:2037:2037))
        (PORT d[5] (1925:1925:1925) (2005:2005:2005))
        (PORT d[6] (2163:2163:2163) (2188:2188:2188))
        (PORT d[7] (1794:1794:1794) (1844:1844:1844))
        (PORT d[8] (2102:2102:2102) (2123:2123:2123))
        (PORT d[9] (1999:1999:1999) (1985:1985:1985))
        (PORT d[10] (1971:1971:1971) (1939:1939:1939))
        (PORT d[11] (2008:2008:2008) (1993:1993:1993))
        (PORT d[12] (1824:1824:1824) (1882:1882:1882))
        (PORT clk (2493:2493:2493) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2465:2465:2465))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (450:450:450))
        (PORT datab (558:558:558) (607:607:607))
        (PORT datac (630:630:630) (618:618:618))
        (PORT datad (392:392:392) (403:403:403))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (647:647:647) (680:680:680))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1165:1165:1165))
        (PORT clk (2522:2522:2522) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1130:1130:1130))
        (PORT d[1] (2073:2073:2073) (2083:2083:2083))
        (PORT d[2] (1469:1469:1469) (1468:1468:1468))
        (PORT d[3] (1414:1414:1414) (1437:1437:1437))
        (PORT d[4] (1464:1464:1464) (1472:1472:1472))
        (PORT d[5] (1660:1660:1660) (1661:1661:1661))
        (PORT d[6] (1519:1519:1519) (1548:1548:1548))
        (PORT d[7] (1494:1494:1494) (1521:1521:1521))
        (PORT d[8] (2102:2102:2102) (2131:2131:2131))
        (PORT d[9] (2134:2134:2134) (2145:2145:2145))
        (PORT d[10] (1464:1464:1464) (1487:1487:1487))
        (PORT d[11] (1803:1803:1803) (1823:1823:1823))
        (PORT d[12] (1431:1431:1431) (1451:1451:1451))
        (PORT clk (2518:2518:2518) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1554:1554:1554))
        (PORT clk (2518:2518:2518) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2158:2158:2158))
        (PORT clk (2524:2524:2524) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1407:1407:1407))
        (PORT d[1] (1370:1370:1370) (1337:1337:1337))
        (PORT d[2] (1437:1437:1437) (1408:1408:1408))
        (PORT d[3] (1357:1357:1357) (1325:1325:1325))
        (PORT d[4] (1424:1424:1424) (1393:1393:1393))
        (PORT d[5] (1729:1729:1729) (1704:1704:1704))
        (PORT d[6] (1417:1417:1417) (1397:1397:1397))
        (PORT d[7] (1484:1484:1484) (1469:1469:1469))
        (PORT d[8] (1367:1367:1367) (1337:1337:1337))
        (PORT d[9] (1416:1416:1416) (1400:1400:1400))
        (PORT d[10] (1501:1501:1501) (1505:1505:1505))
        (PORT d[11] (1509:1509:1509) (1491:1491:1491))
        (PORT d[12] (1448:1448:1448) (1418:1418:1418))
        (PORT clk (2520:2520:2520) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (1882:1882:1882))
        (PORT clk (2499:2499:2499) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2576:2576:2576))
        (PORT d[1] (2752:2752:2752) (2898:2898:2898))
        (PORT d[2] (2505:2505:2505) (2462:2462:2462))
        (PORT d[3] (2501:2501:2501) (2444:2444:2444))
        (PORT d[4] (2631:2631:2631) (2573:2573:2573))
        (PORT d[5] (2182:2182:2182) (2247:2247:2247))
        (PORT d[6] (2578:2578:2578) (2552:2552:2552))
        (PORT d[7] (2186:2186:2186) (2282:2282:2282))
        (PORT d[8] (2721:2721:2721) (2898:2898:2898))
        (PORT d[9] (2374:2374:2374) (2545:2545:2545))
        (PORT d[10] (2778:2778:2778) (2713:2713:2713))
        (PORT d[11] (2194:2194:2194) (2261:2261:2261))
        (PORT d[12] (2906:2906:2906) (2962:2962:2962))
        (PORT clk (2495:2495:2495) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2547:2547:2547))
        (PORT clk (2495:2495:2495) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2666:2666:2666))
        (PORT clk (2501:2501:2501) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2413:2413:2413))
        (PORT d[1] (2171:2171:2171) (2192:2192:2192))
        (PORT d[2] (2217:2217:2217) (2228:2228:2228))
        (PORT d[3] (2176:2176:2176) (2206:2206:2206))
        (PORT d[4] (2220:2220:2220) (2188:2188:2188))
        (PORT d[5] (2216:2216:2216) (2250:2250:2250))
        (PORT d[6] (2245:2245:2245) (2281:2281:2281))
        (PORT d[7] (2246:2246:2246) (2333:2333:2333))
        (PORT d[8] (2202:2202:2202) (2228:2228:2228))
        (PORT d[9] (2031:2031:2031) (2123:2123:2123))
        (PORT d[10] (1899:1899:1899) (1951:1951:1951))
        (PORT d[11] (2112:2112:2112) (2154:2154:2154))
        (PORT d[12] (1817:1817:1817) (1854:1854:1854))
        (PORT clk (2497:2497:2497) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2471:2471:2471))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1132:1132:1132))
        (PORT datab (1090:1090:1090) (1130:1130:1130))
        (PORT datac (1070:1070:1070) (1065:1065:1065))
        (PORT datad (1746:1746:1746) (1774:1774:1774))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2447:2447:2447) (2391:2391:2391))
        (PORT datab (1658:1658:1658) (1600:1600:1600))
        (PORT datac (1053:1053:1053) (1090:1090:1090))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (737:737:737))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (358:358:358))
        (PORT datab (446:446:446) (450:450:450))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (429:429:429))
        (PORT datad (1078:1078:1078) (1080:1080:1080))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (465:465:465))
        (PORT datab (748:748:748) (757:757:757))
        (PORT datac (408:408:408) (417:417:417))
        (PORT datad (828:828:828) (891:891:891))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2160:2160:2160))
        (PORT asdata (660:660:660) (735:735:735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1479:1479:1479))
        (PORT clk (2507:2507:2507) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1472:1472:1472))
        (PORT d[1] (1781:1781:1781) (1784:1784:1784))
        (PORT d[2] (1785:1785:1785) (1792:1792:1792))
        (PORT d[3] (1747:1747:1747) (1770:1770:1770))
        (PORT d[4] (1792:1792:1792) (1811:1811:1811))
        (PORT d[5] (2133:2133:2133) (2151:2151:2151))
        (PORT d[6] (1822:1822:1822) (1859:1859:1859))
        (PORT d[7] (1772:1772:1772) (1794:1794:1794))
        (PORT d[8] (2149:2149:2149) (2173:2173:2173))
        (PORT d[9] (2127:2127:2127) (2134:2134:2134))
        (PORT d[10] (1753:1753:1753) (1779:1779:1779))
        (PORT d[11] (1792:1792:1792) (1816:1816:1816))
        (PORT d[12] (1854:1854:1854) (1880:1880:1880))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1702:1702:1702))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3725:3725:3725) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2170:2170:2170))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1752:1752:1752))
        (PORT d[1] (1754:1754:1754) (1722:1722:1722))
        (PORT d[2] (1754:1754:1754) (1723:1723:1723))
        (PORT d[3] (1691:1691:1691) (1652:1652:1652))
        (PORT d[4] (1783:1783:1783) (1751:1751:1751))
        (PORT d[5] (1715:1715:1715) (1726:1726:1726))
        (PORT d[6] (1753:1753:1753) (1708:1708:1708))
        (PORT d[7] (1947:1947:1947) (1899:1899:1899))
        (PORT d[8] (1779:1779:1779) (1740:1740:1740))
        (PORT d[9] (1768:1768:1768) (1733:1733:1733))
        (PORT d[10] (1728:1728:1728) (1730:1730:1730))
        (PORT d[11] (1766:1766:1766) (1735:1735:1735))
        (PORT d[12] (1752:1752:1752) (1713:1713:1713))
        (PORT clk (2505:2505:2505) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3727:3727:3727) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2481:2481:2481))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1543:1543:1543))
        (PORT clk (2504:2504:2504) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1461:1461:1461))
        (PORT d[1] (1770:1770:1770) (1785:1785:1785))
        (PORT d[2] (1736:1736:1736) (1730:1730:1730))
        (PORT d[3] (2082:2082:2082) (2088:2088:2088))
        (PORT d[4] (2113:2113:2113) (2124:2124:2124))
        (PORT d[5] (2088:2088:2088) (2096:2096:2096))
        (PORT d[6] (2141:2141:2141) (2167:2167:2167))
        (PORT d[7] (2118:2118:2118) (2132:2132:2132))
        (PORT d[8] (2117:2117:2117) (2139:2139:2139))
        (PORT d[9] (2120:2120:2120) (2127:2127:2127))
        (PORT d[10] (1776:1776:1776) (1798:1798:1798))
        (PORT d[11] (1773:1773:1773) (1793:1793:1793))
        (PORT d[12] (1887:1887:1887) (1916:1916:1916))
        (PORT clk (2500:2500:2500) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1715:1715:1715))
        (PORT clk (2500:2500:2500) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2159:2159:2159))
        (PORT clk (2506:2506:2506) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2078:2078:2078))
        (PORT d[1] (2089:2089:2089) (2050:2050:2050))
        (PORT d[2] (2094:2094:2094) (2057:2057:2057))
        (PORT d[3] (2111:2111:2111) (2117:2117:2117))
        (PORT d[4] (2115:2115:2115) (2077:2077:2077))
        (PORT d[5] (2158:2158:2158) (2176:2176:2176))
        (PORT d[6] (2158:2158:2158) (2174:2174:2174))
        (PORT d[7] (2094:2094:2094) (2109:2109:2109))
        (PORT d[8] (2093:2093:2093) (2045:2045:2045))
        (PORT d[9] (2126:2126:2126) (2088:2088:2088))
        (PORT d[10] (1764:1764:1764) (1757:1757:1757))
        (PORT d[11] (1894:1894:1894) (1930:1930:1930))
        (PORT d[12] (1848:1848:1848) (1893:1893:1893))
        (PORT clk (2502:2502:2502) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1516:1516:1516))
        (PORT clk (2499:2499:2499) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1818:1818:1818) (1839:1839:1839))
        (PORT d[1] (2110:2110:2110) (2121:2121:2121))
        (PORT d[2] (2115:2115:2115) (2130:2130:2130))
        (PORT d[3] (2120:2120:2120) (2126:2126:2126))
        (PORT d[4] (2114:2114:2114) (2125:2125:2125))
        (PORT d[5] (2172:2172:2172) (2194:2194:2194))
        (PORT d[6] (2138:2138:2138) (2144:2144:2144))
        (PORT d[7] (2162:2162:2162) (2178:2178:2178))
        (PORT d[8] (2161:2161:2161) (2197:2197:2197))
        (PORT d[9] (2079:2079:2079) (2091:2091:2091))
        (PORT d[10] (2098:2098:2098) (2115:2115:2115))
        (PORT d[11] (2118:2118:2118) (2130:2130:2130))
        (PORT d[12] (2160:2160:2160) (2173:2173:2173))
        (PORT clk (2495:2495:2495) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2159:2159:2159))
        (PORT clk (2495:2495:2495) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2117:2117:2117))
        (PORT clk (2501:2501:2501) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1815:1815:1815))
        (PORT d[1] (2115:2115:2115) (2064:2064:2064))
        (PORT d[2] (2083:2083:2083) (2046:2046:2046))
        (PORT d[3] (2044:2044:2044) (2039:2039:2039))
        (PORT d[4] (2155:2155:2155) (2119:2119:2119))
        (PORT d[5] (1851:1851:1851) (1874:1874:1874))
        (PORT d[6] (1838:1838:1838) (1863:1863:1863))
        (PORT d[7] (2181:2181:2181) (2190:2190:2190))
        (PORT d[8] (2216:2216:2216) (2180:2180:2180))
        (PORT d[9] (1812:1812:1812) (1834:1834:1834))
        (PORT d[10] (1995:1995:1995) (1956:1956:1956))
        (PORT d[11] (1881:1881:1881) (1870:1870:1870))
        (PORT d[12] (1831:1831:1831) (1876:1876:1876))
        (PORT clk (2497:2497:2497) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1130:1130:1130))
        (PORT datab (1093:1093:1093) (1132:1132:1132))
        (PORT datac (1335:1335:1335) (1333:1333:1333))
        (PORT datad (1639:1639:1639) (1608:1608:1608))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1176:1176:1176))
        (PORT clk (2516:2516:2516) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1509:1509:1509))
        (PORT d[1] (1745:1745:1745) (1757:1757:1757))
        (PORT d[2] (1803:1803:1803) (1810:1810:1810))
        (PORT d[3] (1754:1754:1754) (1764:1764:1764))
        (PORT d[4] (1794:1794:1794) (1812:1812:1812))
        (PORT d[5] (1764:1764:1764) (1786:1786:1786))
        (PORT d[6] (1782:1782:1782) (1814:1814:1814))
        (PORT d[7] (1826:1826:1826) (1844:1844:1844))
        (PORT d[8] (1774:1774:1774) (1811:1811:1811))
        (PORT d[9] (1749:1749:1749) (1767:1767:1767))
        (PORT d[10] (1831:1831:1831) (1852:1852:1852))
        (PORT d[11] (1764:1764:1764) (1783:1783:1783))
        (PORT d[12] (1860:1860:1860) (1884:1884:1884))
        (PORT clk (2512:2512:2512) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1656:1656:1656))
        (PORT clk (2512:2512:2512) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2134:2134:2134))
        (PORT clk (2518:2518:2518) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1802:1802:1802))
        (PORT d[1] (1758:1758:1758) (1712:1712:1712))
        (PORT d[2] (1763:1763:1763) (1724:1724:1724))
        (PORT d[3] (1711:1711:1711) (1672:1672:1672))
        (PORT d[4] (1802:1802:1802) (1772:1772:1772))
        (PORT d[5] (1746:1746:1746) (1713:1713:1713))
        (PORT d[6] (1704:1704:1704) (1680:1680:1680))
        (PORT d[7] (1777:1777:1777) (1740:1740:1740))
        (PORT d[8] (1804:1804:1804) (1767:1767:1767))
        (PORT d[9] (1726:1726:1726) (1705:1705:1705))
        (PORT d[10] (1678:1678:1678) (1649:1649:1649))
        (PORT d[11] (1515:1515:1515) (1517:1517:1517))
        (PORT d[12] (1677:1677:1677) (1638:1638:1638))
        (PORT clk (2514:2514:2514) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1130:1130:1130))
        (PORT datab (1612:1612:1612) (1584:1584:1584))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1268:1268:1268) (1242:1242:1242))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (785:785:785))
        (PORT datab (235:235:235) (271:271:271))
        (PORT datac (1368:1368:1368) (1403:1403:1403))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2308:2308:2308))
        (PORT clk (2502:2502:2502) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2124:2124:2124))
        (PORT d[1] (2444:2444:2444) (2604:2604:2604))
        (PORT d[2] (1858:1858:1858) (1902:1902:1902))
        (PORT d[3] (2064:2064:2064) (2085:2085:2085))
        (PORT d[4] (1800:1800:1800) (1837:1837:1837))
        (PORT d[5] (1824:1824:1824) (1855:1855:1855))
        (PORT d[6] (1751:1751:1751) (1788:1788:1788))
        (PORT d[7] (1706:1706:1706) (1748:1748:1748))
        (PORT d[8] (1821:1821:1821) (1870:1870:1870))
        (PORT d[9] (1785:1785:1785) (1806:1806:1806))
        (PORT d[10] (2072:2072:2072) (2096:2096:2096))
        (PORT d[11] (1796:1796:1796) (1849:1849:1849))
        (PORT d[12] (1673:1673:1673) (1780:1780:1780))
        (PORT clk (2498:2498:2498) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2186:2186:2186))
        (PORT clk (2498:2498:2498) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3552:3552:3552))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1804:1804:1804))
        (PORT d[1] (1849:1849:1849) (1857:1857:1857))
        (PORT d[2] (2151:2151:2151) (2153:2153:2153))
        (PORT d[3] (1854:1854:1854) (1845:1845:1845))
        (PORT d[4] (1702:1702:1702) (1703:1703:1703))
        (PORT d[5] (1690:1690:1690) (1673:1673:1673))
        (PORT d[6] (1750:1750:1750) (1746:1746:1746))
        (PORT d[7] (1722:1722:1722) (1720:1720:1720))
        (PORT d[8] (1780:1780:1780) (1775:1775:1775))
        (PORT d[9] (1740:1740:1740) (1736:1736:1736))
        (PORT d[10] (1757:1757:1757) (1751:1751:1751))
        (PORT d[11] (1955:1955:1955) (1918:1918:1918))
        (PORT d[12] (1816:1816:1816) (1812:1812:1812))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2689:2689:2689))
        (PORT clk (2497:2497:2497) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2519:2519:2519))
        (PORT d[1] (2821:2821:2821) (2982:2982:2982))
        (PORT d[2] (2447:2447:2447) (2445:2445:2445))
        (PORT d[3] (2532:2532:2532) (2608:2608:2608))
        (PORT d[4] (2498:2498:2498) (2512:2512:2512))
        (PORT d[5] (2911:2911:2911) (2971:2971:2971))
        (PORT d[6] (2442:2442:2442) (2619:2619:2619))
        (PORT d[7] (2539:2539:2539) (2543:2543:2543))
        (PORT d[8] (2816:2816:2816) (2985:2985:2985))
        (PORT d[9] (2580:2580:2580) (2717:2717:2717))
        (PORT d[10] (2716:2716:2716) (2769:2769:2769))
        (PORT d[11] (2813:2813:2813) (2806:2806:2806))
        (PORT d[12] (2073:2073:2073) (2178:2178:2178))
        (PORT clk (2493:2493:2493) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (1766:1766:1766))
        (PORT clk (2493:2493:2493) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2713:2713:2713))
        (PORT clk (2499:2499:2499) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1709:1709:1709))
        (PORT d[1] (1882:1882:1882) (1938:1938:1938))
        (PORT d[2] (2181:2181:2181) (2229:2229:2229))
        (PORT d[3] (2114:2114:2114) (2163:2163:2163))
        (PORT d[4] (1868:1868:1868) (1918:1918:1918))
        (PORT d[5] (1948:1948:1948) (2034:2034:2034))
        (PORT d[6] (2222:2222:2222) (2266:2266:2266))
        (PORT d[7] (1588:1588:1588) (1632:1632:1632))
        (PORT d[8] (2084:2084:2084) (2072:2072:2072))
        (PORT d[9] (1818:1818:1818) (1841:1841:1841))
        (PORT d[10] (1865:1865:1865) (1908:1908:1908))
        (PORT d[11] (1957:1957:1957) (1998:1998:1998))
        (PORT d[12] (1600:1600:1600) (1655:1655:1655))
        (PORT clk (2495:2495:2495) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1490:1490:1490))
        (PORT datab (1119:1119:1119) (1099:1099:1099))
        (PORT datac (1761:1761:1761) (1667:1667:1667))
        (PORT datad (1396:1396:1396) (1451:1451:1451))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2696:2696:2696) (2636:2636:2636))
        (PORT clk (2500:2500:2500) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2556:2556:2556))
        (PORT d[1] (2821:2821:2821) (2980:2980:2980))
        (PORT d[2] (2462:2462:2462) (2472:2472:2472))
        (PORT d[3] (2504:2504:2504) (2575:2575:2575))
        (PORT d[4] (2860:2860:2860) (2864:2864:2864))
        (PORT d[5] (2621:2621:2621) (2695:2695:2695))
        (PORT d[6] (2484:2484:2484) (2665:2665:2665))
        (PORT d[7] (2215:2215:2215) (2318:2318:2318))
        (PORT d[8] (2442:2442:2442) (2612:2612:2612))
        (PORT d[9] (2311:2311:2311) (2456:2456:2456))
        (PORT d[10] (2482:2482:2482) (2491:2491:2491))
        (PORT d[11] (2775:2775:2775) (2764:2764:2764))
        (PORT d[12] (2062:2062:2062) (2166:2166:2166))
        (PORT clk (2496:2496:2496) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2281:2281:2281))
        (PORT clk (2496:2496:2496) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (3047:3047:3047))
        (PORT clk (2502:2502:2502) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1679:1679:1679))
        (PORT d[1] (1907:1907:1907) (1958:1958:1958))
        (PORT d[2] (2090:2090:2090) (2125:2125:2125))
        (PORT d[3] (2141:2141:2141) (2153:2153:2153))
        (PORT d[4] (1850:1850:1850) (1906:1906:1906))
        (PORT d[5] (1956:1956:1956) (2042:2042:2042))
        (PORT d[6] (2181:2181:2181) (2208:2208:2208))
        (PORT d[7] (1556:1556:1556) (1596:1596:1596))
        (PORT d[8] (1788:1788:1788) (1809:1809:1809))
        (PORT d[9] (1781:1781:1781) (1803:1803:1803))
        (PORT d[10] (1828:1828:1828) (1866:1866:1866))
        (PORT d[11] (1929:1929:1929) (1967:1967:1967))
        (PORT d[12] (1625:1625:1625) (1681:1681:1681))
        (PORT clk (2498:2498:2498) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2471:2471:2471))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1360:1360:1360))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1731:1731:1731) (1633:1633:1633))
        (PORT datad (1395:1395:1395) (1450:1450:1450))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (1985:1985:1985))
        (PORT clk (2507:2507:2507) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2045:2045:2045))
        (PORT d[1] (2002:2002:2002) (2033:2033:2033))
        (PORT d[2] (2167:2167:2167) (2203:2203:2203))
        (PORT d[3] (2018:2018:2018) (2038:2038:2038))
        (PORT d[4] (1784:1784:1784) (1819:1819:1819))
        (PORT d[5] (1820:1820:1820) (1845:1845:1845))
        (PORT d[6] (1743:1743:1743) (1782:1782:1782))
        (PORT d[7] (1733:1733:1733) (1773:1773:1773))
        (PORT d[8] (1781:1781:1781) (1805:1805:1805))
        (PORT d[9] (1753:1753:1753) (1769:1769:1769))
        (PORT d[10] (2148:2148:2148) (2187:2187:2187))
        (PORT d[11] (1682:1682:1682) (1714:1714:1714))
        (PORT d[12] (1684:1684:1684) (1790:1790:1790))
        (PORT clk (2503:2503:2503) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (1857:1857:1857))
        (PORT clk (2503:2503:2503) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3725:3725:3725) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3533:3533:3533))
        (PORT clk (2509:2509:2509) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (1829:1829:1829))
        (PORT d[1] (1875:1875:1875) (1884:1884:1884))
        (PORT d[2] (1860:1860:1860) (1870:1870:1870))
        (PORT d[3] (1809:1809:1809) (1797:1797:1797))
        (PORT d[4] (1750:1750:1750) (1750:1750:1750))
        (PORT d[5] (1689:1689:1689) (1666:1666:1666))
        (PORT d[6] (1805:1805:1805) (1796:1796:1796))
        (PORT d[7] (1722:1722:1722) (1723:1723:1723))
        (PORT d[8] (1810:1810:1810) (1809:1809:1809))
        (PORT d[9] (1701:1701:1701) (1696:1696:1696))
        (PORT d[10] (1696:1696:1696) (1672:1672:1672))
        (PORT d[11] (1647:1647:1647) (1628:1628:1628))
        (PORT d[12] (1803:1803:1803) (1796:1796:1796))
        (PORT clk (2505:2505:2505) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3727:3727:3727) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (1861:1861:1861))
        (PORT clk (2519:2519:2519) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2179:2179:2179))
        (PORT d[1] (2039:2039:2039) (2065:2065:2065))
        (PORT d[2] (1420:1420:1420) (1460:1460:1460))
        (PORT d[3] (1724:1724:1724) (1753:1753:1753))
        (PORT d[4] (1849:1849:1849) (1893:1893:1893))
        (PORT d[5] (1476:1476:1476) (1507:1507:1507))
        (PORT d[6] (1789:1789:1789) (1828:1828:1828))
        (PORT d[7] (1769:1769:1769) (1802:1802:1802))
        (PORT d[8] (1444:1444:1444) (1493:1493:1493))
        (PORT d[9] (1703:1703:1703) (1731:1731:1731))
        (PORT d[10] (1460:1460:1460) (1501:1501:1501))
        (PORT d[11] (1409:1409:1409) (1458:1458:1458))
        (PORT d[12] (2031:2031:2031) (2128:2128:2128))
        (PORT clk (2515:2515:2515) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (1849:1849:1849))
        (PORT clk (2515:2515:2515) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (3866:3866:3866))
        (PORT clk (2521:2521:2521) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1171:1171:1171))
        (PORT d[1] (1119:1119:1119) (1132:1132:1132))
        (PORT d[2] (1079:1079:1079) (1086:1086:1086))
        (PORT d[3] (1094:1094:1094) (1088:1088:1088))
        (PORT d[4] (1070:1070:1070) (1078:1078:1078))
        (PORT d[5] (1005:1005:1005) (1005:1005:1005))
        (PORT d[6] (1078:1078:1078) (1086:1086:1086))
        (PORT d[7] (1090:1090:1090) (1111:1111:1111))
        (PORT d[8] (984:984:984) (977:977:977))
        (PORT d[9] (981:981:981) (974:974:974))
        (PORT d[10] (1081:1081:1081) (1089:1089:1089))
        (PORT d[11] (1379:1379:1379) (1364:1364:1364))
        (PORT d[12] (1081:1081:1081) (1082:1082:1082))
        (PORT clk (2517:2517:2517) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2492:2492:2492))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1489:1489:1489))
        (PORT datab (1002:1002:1002) (973:973:973))
        (PORT datac (718:718:718) (708:708:708))
        (PORT datad (1399:1399:1399) (1454:1454:1454))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (2685:2685:2685))
        (PORT clk (2503:2503:2503) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2581:2581:2581))
        (PORT d[1] (2815:2815:2815) (3003:3003:3003))
        (PORT d[2] (2471:2471:2471) (2465:2465:2465))
        (PORT d[3] (2589:2589:2589) (2588:2588:2588))
        (PORT d[4] (2620:2620:2620) (2710:2710:2710))
        (PORT d[5] (2980:2980:2980) (3045:3045:3045))
        (PORT d[6] (2440:2440:2440) (2615:2615:2615))
        (PORT d[7] (2234:2234:2234) (2321:2321:2321))
        (PORT d[8] (2421:2421:2421) (2605:2605:2605))
        (PORT d[9] (2266:2266:2266) (2416:2416:2416))
        (PORT d[10] (2438:2438:2438) (2443:2443:2443))
        (PORT d[11] (2475:2475:2475) (2476:2476:2476))
        (PORT d[12] (2090:2090:2090) (2197:2197:2197))
        (PORT clk (2499:2499:2499) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2414:2414:2414))
        (PORT clk (2499:2499:2499) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3391:3391:3391))
        (PORT clk (2505:2505:2505) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1645:1645:1645))
        (PORT d[1] (1982:1982:1982) (2038:2038:2038))
        (PORT d[2] (2023:2023:2023) (2048:2048:2048))
        (PORT d[3] (2147:2147:2147) (2202:2202:2202))
        (PORT d[4] (1890:1890:1890) (1949:1949:1949))
        (PORT d[5] (2044:2044:2044) (1994:1994:1994))
        (PORT d[6] (2097:2097:2097) (2129:2129:2129))
        (PORT d[7] (1535:1535:1535) (1590:1590:1590))
        (PORT d[8] (1933:1933:1933) (1989:1989:1989))
        (PORT d[9] (1475:1475:1475) (1509:1509:1509))
        (PORT d[10] (1805:1805:1805) (1838:1838:1838))
        (PORT d[11] (1917:1917:1917) (1963:1963:1963))
        (PORT d[12] (1525:1525:1525) (1573:1573:1573))
        (PORT clk (2501:2501:2501) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1444:1444:1444))
        (PORT clk (2510:2510:2510) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2506:2506:2506))
        (PORT d[1] (2756:2756:2756) (2670:2670:2670))
        (PORT d[2] (2180:2180:2180) (2144:2144:2144))
        (PORT d[3] (2592:2592:2592) (2548:2548:2548))
        (PORT d[4] (1787:1787:1787) (1741:1741:1741))
        (PORT d[5] (2554:2554:2554) (2621:2621:2621))
        (PORT d[6] (2394:2394:2394) (2527:2527:2527))
        (PORT d[7] (2715:2715:2715) (2759:2759:2759))
        (PORT d[8] (2807:2807:2807) (2987:2987:2987))
        (PORT d[9] (2638:2638:2638) (2794:2794:2794))
        (PORT d[10] (2507:2507:2507) (2546:2546:2546))
        (PORT d[11] (2087:2087:2087) (2157:2157:2157))
        (PORT d[12] (2487:2487:2487) (2429:2429:2429))
        (PORT clk (2506:2506:2506) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1838:1838:1838))
        (PORT clk (2506:2506:2506) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1595:1595:1595))
        (PORT clk (2512:2512:2512) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2134:2134:2134))
        (PORT d[1] (2064:2064:2064) (2074:2074:2074))
        (PORT d[2] (1840:1840:1840) (1858:1858:1858))
        (PORT d[3] (2034:2034:2034) (2027:2027:2027))
        (PORT d[4] (2104:2104:2104) (2124:2124:2124))
        (PORT d[5] (1886:1886:1886) (1941:1941:1941))
        (PORT d[6] (1890:1890:1890) (1930:1930:1930))
        (PORT d[7] (2189:2189:2189) (2208:2208:2208))
        (PORT d[8] (1949:1949:1949) (2011:2011:2011))
        (PORT d[9] (1859:1859:1859) (1907:1907:1907))
        (PORT d[10] (1754:1754:1754) (1777:1777:1777))
        (PORT d[11] (1831:1831:1831) (1860:1860:1860))
        (PORT d[12] (1595:1595:1595) (1663:1663:1663))
        (PORT clk (2508:2508:2508) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2481:2481:2481))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1490:1490:1490))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1821:1821:1821) (1725:1725:1725))
        (PORT datad (1638:1638:1638) (1662:1662:1662))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1359:1359:1359) (1404:1404:1404))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1212:1212:1212) (1198:1198:1198))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1709:1709:1709))
        (PORT clk (2511:2511:2511) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2511:2511:2511))
        (PORT d[1] (2588:2588:2588) (2548:2548:2548))
        (PORT d[2] (2117:2117:2117) (2071:2071:2071))
        (PORT d[3] (2559:2559:2559) (2514:2514:2514))
        (PORT d[4] (2469:2469:2469) (2390:2390:2390))
        (PORT d[5] (2605:2605:2605) (2675:2675:2675))
        (PORT d[6] (2036:2036:2036) (2176:2176:2176))
        (PORT d[7] (2366:2366:2366) (2400:2400:2400))
        (PORT d[8] (2016:2016:2016) (2045:2045:2045))
        (PORT d[9] (2375:2375:2375) (2502:2502:2502))
        (PORT d[10] (2488:2488:2488) (2526:2526:2526))
        (PORT d[11] (2114:2114:2114) (2182:2182:2182))
        (PORT d[12] (2413:2413:2413) (2356:2356:2356))
        (PORT clk (2507:2507:2507) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2263:2263:2263))
        (PORT clk (2507:2507:2507) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1529:1529:1529))
        (PORT clk (2513:2513:2513) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (1864:1864:1864))
        (PORT d[1] (1837:1837:1837) (1743:1743:1743))
        (PORT d[2] (1833:1833:1833) (1854:1854:1854))
        (PORT d[3] (1843:1843:1843) (1754:1754:1754))
        (PORT d[4] (1910:1910:1910) (1835:1835:1835))
        (PORT d[5] (1844:1844:1844) (1773:1773:1773))
        (PORT d[6] (1469:1469:1469) (1503:1503:1503))
        (PORT d[7] (1842:1842:1842) (1861:1861:1861))
        (PORT d[8] (1866:1866:1866) (1785:1785:1785))
        (PORT d[9] (1842:1842:1842) (1773:1773:1773))
        (PORT d[10] (1530:1530:1530) (1586:1586:1586))
        (PORT d[11] (1853:1853:1853) (1778:1778:1778))
        (PORT d[12] (1580:1580:1580) (1657:1657:1657))
        (PORT clk (2509:2509:2509) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2484:2484:2484))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (829:829:829))
        (PORT datab (426:426:426) (446:446:446))
        (PORT datac (627:627:627) (614:614:614))
        (PORT datad (393:393:393) (393:393:393))
        (IOPATH dataa combout (350:350:350) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (667:667:667) (701:701:701))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1723:1723:1723))
        (PORT clk (2514:2514:2514) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2156:2156:2156))
        (PORT d[1] (2401:2401:2401) (2359:2359:2359))
        (PORT d[2] (2160:2160:2160) (2109:2109:2109))
        (PORT d[3] (2178:2178:2178) (2131:2131:2131))
        (PORT d[4] (2681:2681:2681) (2672:2672:2672))
        (PORT d[5] (2159:2159:2159) (2122:2122:2122))
        (PORT d[6] (2370:2370:2370) (2507:2507:2507))
        (PORT d[7] (2119:2119:2119) (2177:2177:2177))
        (PORT d[8] (2715:2715:2715) (2890:2890:2890))
        (PORT d[9] (2525:2525:2525) (2624:2624:2624))
        (PORT d[10] (2514:2514:2514) (2443:2443:2443))
        (PORT d[11] (2627:2627:2627) (2649:2649:2649))
        (PORT d[12] (2514:2514:2514) (2488:2488:2488))
        (PORT clk (2510:2510:2510) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2243:2243:2243))
        (PORT clk (2510:2510:2510) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1209:1209:1209))
        (PORT clk (2516:2516:2516) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2236:2236:2236))
        (PORT d[1] (2144:2144:2144) (2157:2157:2157))
        (PORT d[2] (1878:1878:1878) (1905:1905:1905))
        (PORT d[3] (2134:2134:2134) (2047:2047:2047))
        (PORT d[4] (2217:2217:2217) (2139:2139:2139))
        (PORT d[5] (1869:1869:1869) (1908:1908:1908))
        (PORT d[6] (1739:1739:1739) (1768:1768:1768))
        (PORT d[7] (2260:2260:2260) (2285:2285:2285))
        (PORT d[8] (1965:1965:1965) (2031:2031:2031))
        (PORT d[9] (1863:1863:1863) (1903:1903:1903))
        (PORT d[10] (1896:1896:1896) (1944:1944:1944))
        (PORT d[11] (1797:1797:1797) (1820:1820:1820))
        (PORT d[12] (1601:1601:1601) (1666:1666:1666))
        (PORT clk (2512:2512:2512) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1759:1759:1759) (1774:1774:1774))
        (PORT datac (1710:1710:1710) (1750:1750:1750))
        (PORT datad (1884:1884:1884) (1886:1886:1886))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2003:2003:2003))
        (PORT clk (2521:2521:2521) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1832:1832:1832))
        (PORT d[1] (2499:2499:2499) (2536:2536:2536))
        (PORT d[2] (1485:1485:1485) (1534:1534:1534))
        (PORT d[3] (1471:1471:1471) (1517:1517:1517))
        (PORT d[4] (1486:1486:1486) (1526:1526:1526))
        (PORT d[5] (1738:1738:1738) (1760:1760:1760))
        (PORT d[6] (1771:1771:1771) (1801:1801:1801))
        (PORT d[7] (1409:1409:1409) (1450:1450:1450))
        (PORT d[8] (1465:1465:1465) (1517:1517:1517))
        (PORT d[9] (1361:1361:1361) (1400:1400:1400))
        (PORT d[10] (1481:1481:1481) (1525:1525:1525))
        (PORT d[11] (1345:1345:1345) (1387:1387:1387))
        (PORT d[12] (1745:1745:1745) (1779:1779:1779))
        (PORT clk (2517:2517:2517) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1823:1823:1823))
        (PORT clk (2517:2517:2517) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4217:4217:4217) (4255:4255:4255))
        (PORT clk (2523:2523:2523) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1551:1551:1551))
        (PORT d[1] (1697:1697:1697) (1672:1672:1672))
        (PORT d[2] (1798:1798:1798) (1783:1783:1783))
        (PORT d[3] (1505:1505:1505) (1500:1500:1500))
        (PORT d[4] (1712:1712:1712) (1714:1714:1714))
        (PORT d[5] (1336:1336:1336) (1331:1331:1331))
        (PORT d[6] (1356:1356:1356) (1335:1335:1335))
        (PORT d[7] (1397:1397:1397) (1406:1406:1406))
        (PORT d[8] (1361:1361:1361) (1340:1340:1340))
        (PORT d[9] (1451:1451:1451) (1453:1453:1453))
        (PORT d[10] (1376:1376:1376) (1366:1366:1366))
        (PORT d[11] (1536:1536:1536) (1504:1504:1504))
        (PORT d[12] (1376:1376:1376) (1380:1380:1380))
        (PORT clk (2519:2519:2519) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2047:2047:2047))
        (PORT clk (2500:2500:2500) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2362:2362:2362))
        (PORT d[1] (2590:2590:2590) (2563:2563:2563))
        (PORT d[2] (2505:2505:2505) (2454:2454:2454))
        (PORT d[3] (2515:2515:2515) (2475:2475:2475))
        (PORT d[4] (2458:2458:2458) (2521:2521:2521))
        (PORT d[5] (2493:2493:2493) (2454:2454:2454))
        (PORT d[6] (2647:2647:2647) (2592:2592:2592))
        (PORT d[7] (2508:2508:2508) (2476:2476:2476))
        (PORT d[8] (2604:2604:2604) (2577:2577:2577))
        (PORT d[9] (1997:1997:1997) (2128:2128:2128))
        (PORT d[10] (2785:2785:2785) (2802:2802:2802))
        (PORT d[11] (2425:2425:2425) (2470:2470:2470))
        (PORT d[12] (2877:2877:2877) (2821:2821:2821))
        (PORT clk (2496:2496:2496) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2188:2188:2188))
        (PORT clk (2496:2496:2496) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (795:795:795) (784:784:784))
        (PORT clk (2502:2502:2502) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2297:2297:2297))
        (PORT d[1] (2184:2184:2184) (2217:2217:2217))
        (PORT d[2] (2230:2230:2230) (2251:2251:2251))
        (PORT d[3] (2236:2236:2236) (2188:2188:2188))
        (PORT d[4] (2196:2196:2196) (2237:2237:2237))
        (PORT d[5] (2157:2157:2157) (2214:2214:2214))
        (PORT d[6] (2122:2122:2122) (2149:2149:2149))
        (PORT d[7] (2250:2250:2250) (2317:2317:2317))
        (PORT d[8] (2182:2182:2182) (2192:2192:2192))
        (PORT d[9] (1923:1923:1923) (1976:1976:1976))
        (PORT d[10] (1960:1960:1960) (2047:2047:2047))
        (PORT d[11] (1847:1847:1847) (1879:1879:1879))
        (PORT d[12] (1670:1670:1670) (1735:1735:1735))
        (PORT clk (2498:2498:2498) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1413:1413:1413))
        (PORT datab (960:960:960) (919:919:919))
        (PORT datac (1718:1718:1718) (1760:1760:1760))
        (PORT datad (2077:2077:2077) (2035:2035:2035))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2250:2250:2250))
        (PORT clk (2498:2498:2498) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2125:2125:2125))
        (PORT d[1] (2445:2445:2445) (2605:2605:2605))
        (PORT d[2] (1807:1807:1807) (1849:1849:1849))
        (PORT d[3] (2030:2030:2030) (2051:2051:2051))
        (PORT d[4] (1859:1859:1859) (1904:1904:1904))
        (PORT d[5] (1831:1831:1831) (1863:1863:1863))
        (PORT d[6] (2091:2091:2091) (2127:2127:2127))
        (PORT d[7] (2049:2049:2049) (2078:2078:2078))
        (PORT d[8] (1831:1831:1831) (1860:1860:1860))
        (PORT d[9] (2093:2093:2093) (2105:2105:2105))
        (PORT d[10] (1761:1761:1761) (1795:1795:1795))
        (PORT d[11] (1700:1700:1700) (1734:1734:1734))
        (PORT d[12] (1712:1712:1712) (1824:1824:1824))
        (PORT clk (2494:2494:2494) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2219:2219:2219))
        (PORT clk (2494:2494:2494) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3148:3148:3148))
        (PORT clk (2500:2500:2500) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (1837:1837:1837))
        (PORT d[1] (1840:1840:1840) (1848:1848:1848))
        (PORT d[2] (2164:2164:2164) (2166:2166:2166))
        (PORT d[3] (2157:2157:2157) (2140:2140:2140))
        (PORT d[4] (1818:1818:1818) (1829:1829:1829))
        (PORT d[5] (1751:1751:1751) (1773:1773:1773))
        (PORT d[6] (2086:2086:2086) (2076:2076:2076))
        (PORT d[7] (1919:1919:1919) (1991:1991:1991))
        (PORT d[8] (1924:1924:1924) (1889:1889:1889))
        (PORT d[9] (1709:1709:1709) (1704:1704:1704))
        (PORT d[10] (1703:1703:1703) (1696:1696:1696))
        (PORT d[11] (1973:1973:1973) (1935:1935:1935))
        (PORT d[12] (1785:1785:1785) (1778:1778:1778))
        (PORT clk (2496:2496:2496) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2472:2472:2472))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1224:1224:1224))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1898:1898:1898) (1830:1830:1830))
        (PORT datad (1330:1330:1330) (1369:1369:1369))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1345:1345:1345))
        (PORT datab (1428:1428:1428) (1453:1453:1453))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2430:2430:2430))
        (PORT clk (2518:2518:2518) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2158:2158:2158))
        (PORT d[1] (2059:2059:2059) (2087:2087:2087))
        (PORT d[2] (1843:1843:1843) (1880:1880:1880))
        (PORT d[3] (1694:1694:1694) (1721:1721:1721))
        (PORT d[4] (1444:1444:1444) (1488:1488:1488))
        (PORT d[5] (1445:1445:1445) (1474:1474:1474))
        (PORT d[6] (1798:1798:1798) (1841:1841:1841))
        (PORT d[7] (1350:1350:1350) (1390:1390:1390))
        (PORT d[8] (1438:1438:1438) (1467:1467:1467))
        (PORT d[9] (1362:1362:1362) (1392:1392:1392))
        (PORT d[10] (1733:1733:1733) (1761:1761:1761))
        (PORT d[11] (1430:1430:1430) (1481:1481:1481))
        (PORT d[12] (1695:1695:1695) (1802:1802:1802))
        (PORT clk (2514:2514:2514) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (1780:1780:1780))
        (PORT clk (2514:2514:2514) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3854:3854:3854) (3894:3894:3894))
        (PORT clk (2520:2520:2520) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1476:1476:1476))
        (PORT d[1] (1465:1465:1465) (1467:1467:1467))
        (PORT d[2] (1445:1445:1445) (1435:1435:1435))
        (PORT d[3] (1499:1499:1499) (1496:1496:1496))
        (PORT d[4] (1383:1383:1383) (1387:1387:1387))
        (PORT d[5] (1416:1416:1416) (1415:1415:1415))
        (PORT d[6] (1782:1782:1782) (1786:1786:1786))
        (PORT d[7] (1694:1694:1694) (1685:1685:1685))
        (PORT d[8] (1385:1385:1385) (1381:1381:1381))
        (PORT d[9] (1423:1423:1423) (1420:1420:1420))
        (PORT d[10] (1377:1377:1377) (1362:1362:1362))
        (PORT d[11] (1657:1657:1657) (1621:1621:1621))
        (PORT d[12] (1421:1421:1421) (1417:1417:1417))
        (PORT clk (2516:2516:2516) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2781:2781:2781))
        (PORT clk (2471:2471:2471) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2341:2341:2341))
        (PORT d[1] (2615:2615:2615) (2709:2709:2709))
        (PORT d[2] (2206:2206:2206) (2249:2249:2249))
        (PORT d[3] (2712:2712:2712) (2722:2722:2722))
        (PORT d[4] (2216:2216:2216) (2261:2261:2261))
        (PORT d[5] (2552:2552:2552) (2573:2573:2573))
        (PORT d[6] (2182:2182:2182) (2266:2266:2266))
        (PORT d[7] (2083:2083:2083) (2111:2111:2111))
        (PORT d[8] (2119:2119:2119) (2140:2140:2140))
        (PORT d[9] (2133:2133:2133) (2144:2144:2144))
        (PORT d[10] (2394:2394:2394) (2411:2411:2411))
        (PORT d[11] (2139:2139:2139) (2190:2190:2190))
        (PORT d[12] (2494:2494:2494) (2530:2530:2530))
        (PORT clk (2467:2467:2467) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2299:2299:2299))
        (PORT clk (2467:2467:2467) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2760:2760:2760))
        (PORT clk (2473:2473:2473) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2052:2052:2052))
        (PORT d[1] (2079:2079:2079) (2094:2094:2094))
        (PORT d[2] (2112:2112:2112) (2136:2136:2136))
        (PORT d[3] (2523:2523:2523) (2501:2501:2501))
        (PORT d[4] (2231:2231:2231) (2276:2276:2276))
        (PORT d[5] (1931:1931:1931) (2008:2008:2008))
        (PORT d[6] (2011:2011:2011) (2102:2102:2102))
        (PORT d[7] (2143:2143:2143) (2169:2169:2169))
        (PORT d[8] (2044:2044:2044) (2069:2069:2069))
        (PORT d[9] (1751:1751:1751) (1789:1789:1789))
        (PORT d[10] (2047:2047:2047) (2036:2036:2036))
        (PORT d[11] (1655:1655:1655) (1673:1673:1673))
        (PORT d[12] (1924:1924:1924) (1935:1935:1935))
        (PORT clk (2469:2469:2469) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3708:3708:3708))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2443:2443:2443))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (669:669:669))
        (PORT datab (426:426:426) (437:437:437))
        (PORT datac (1366:1366:1366) (1346:1346:1346))
        (PORT datad (1383:1383:1383) (1439:1439:1439))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1162:1162:1162))
        (PORT clk (2531:2531:2531) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1488:1488:1488))
        (PORT d[1] (1736:1736:1736) (1750:1750:1750))
        (PORT d[2] (1420:1420:1420) (1437:1437:1437))
        (PORT d[3] (1415:1415:1415) (1434:1434:1434))
        (PORT d[4] (1411:1411:1411) (1419:1419:1419))
        (PORT d[5] (1378:1378:1378) (1393:1393:1393))
        (PORT d[6] (1452:1452:1452) (1474:1474:1474))
        (PORT d[7] (1500:1500:1500) (1520:1520:1520))
        (PORT d[8] (1460:1460:1460) (1479:1479:1479))
        (PORT d[9] (1453:1453:1453) (1471:1471:1471))
        (PORT d[10] (1457:1457:1457) (1474:1474:1474))
        (PORT d[11] (1730:1730:1730) (1749:1749:1749))
        (PORT d[12] (1458:1458:1458) (1474:1474:1474))
        (PORT clk (2527:2527:2527) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1550:1550:1550))
        (PORT clk (2527:2527:2527) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3749:3749:3749) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2147:2147:2147))
        (PORT clk (2533:2533:2533) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (1697:1697:1697))
        (PORT d[1] (1402:1402:1402) (1376:1376:1376))
        (PORT d[2] (1437:1437:1437) (1411:1411:1411))
        (PORT d[3] (1052:1052:1052) (1044:1044:1044))
        (PORT d[4] (1361:1361:1361) (1339:1339:1339))
        (PORT d[5] (1393:1393:1393) (1374:1374:1374))
        (PORT d[6] (1443:1443:1443) (1420:1420:1420))
        (PORT d[7] (1474:1474:1474) (1456:1456:1456))
        (PORT d[8] (1463:1463:1463) (1439:1439:1439))
        (PORT d[9] (1642:1642:1642) (1603:1603:1603))
        (PORT d[10] (1477:1477:1477) (1464:1464:1464))
        (PORT d[11] (1191:1191:1191) (1203:1203:1203))
        (PORT d[12] (1399:1399:1399) (1406:1406:1406))
        (PORT clk (2529:2529:2529) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3751:3751:3751) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2502:2502:2502))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1636:1636:1636))
        (PORT clk (2512:2512:2512) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1511:1511:1511))
        (PORT d[1] (1760:1760:1760) (1775:1775:1775))
        (PORT d[2] (1812:1812:1812) (1820:1820:1820))
        (PORT d[3] (1797:1797:1797) (1813:1813:1813))
        (PORT d[4] (1780:1780:1780) (1804:1804:1804))
        (PORT d[5] (2119:2119:2119) (2135:2135:2135))
        (PORT d[6] (1821:1821:1821) (1858:1858:1858))
        (PORT d[7] (1747:1747:1747) (1764:1764:1764))
        (PORT d[8] (2138:2138:2138) (2170:2170:2170))
        (PORT d[9] (1829:1829:1829) (1850:1850:1850))
        (PORT d[10] (1746:1746:1746) (1772:1772:1772))
        (PORT d[11] (1784:1784:1784) (1810:1810:1810))
        (PORT d[12] (1805:1805:1805) (1832:1832:1832))
        (PORT clk (2508:2508:2508) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (1645:1645:1645))
        (PORT clk (2508:2508:2508) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2178:2178:2178))
        (PORT clk (2514:2514:2514) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1693:1693:1693))
        (PORT d[1] (1754:1754:1754) (1722:1722:1722))
        (PORT d[2] (1726:1726:1726) (1693:1693:1693))
        (PORT d[3] (1721:1721:1721) (1686:1686:1686))
        (PORT d[4] (1782:1782:1782) (1751:1751:1751))
        (PORT d[5] (1780:1780:1780) (1748:1748:1748))
        (PORT d[6] (1736:1736:1736) (1716:1716:1716))
        (PORT d[7] (1853:1853:1853) (1875:1875:1875))
        (PORT d[8] (1845:1845:1845) (1816:1816:1816))
        (PORT d[9] (1734:1734:1734) (1714:1714:1714))
        (PORT d[10] (1726:1726:1726) (1691:1691:1691))
        (PORT d[11] (1566:1566:1566) (1572:1572:1572))
        (PORT d[12] (1782:1782:1782) (1744:1744:1744))
        (PORT clk (2510:2510:2510) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2484:2484:2484))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1444:1444:1444) (1494:1494:1494))
        (PORT datac (1590:1590:1590) (1564:1564:1564))
        (PORT datad (1849:1849:1849) (1819:1819:1819))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (1359:1359:1359) (1403:1403:1403))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1212:1212:1212) (1199:1199:1199))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1922:1922:1922))
        (PORT clk (2514:2514:2514) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1757:1757:1757))
        (PORT d[1] (1707:1707:1707) (1730:1730:1730))
        (PORT d[2] (2047:2047:2047) (2056:2056:2056))
        (PORT d[3] (1712:1712:1712) (1741:1741:1741))
        (PORT d[4] (1529:1529:1529) (1581:1581:1581))
        (PORT d[5] (1468:1468:1468) (1500:1500:1500))
        (PORT d[6] (1451:1451:1451) (1492:1492:1492))
        (PORT d[7] (1388:1388:1388) (1434:1434:1434))
        (PORT d[8] (1466:1466:1466) (1519:1519:1519))
        (PORT d[9] (1762:1762:1762) (1780:1780:1780))
        (PORT d[10] (1419:1419:1419) (1463:1463:1463))
        (PORT d[11] (1480:1480:1480) (1534:1534:1534))
        (PORT d[12] (1443:1443:1443) (1486:1486:1486))
        (PORT clk (2510:2510:2510) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (1940:1940:1940))
        (PORT clk (2510:2510:2510) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3513:3513:3513))
        (PORT clk (2516:2516:2516) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1485:1485:1485))
        (PORT d[1] (1487:1487:1487) (1495:1495:1495))
        (PORT d[2] (1811:1811:1811) (1815:1815:1815))
        (PORT d[3] (1500:1500:1500) (1493:1493:1493))
        (PORT d[4] (1478:1478:1478) (1497:1497:1497))
        (PORT d[5] (1424:1424:1424) (1423:1423:1423))
        (PORT d[6] (1462:1462:1462) (1467:1467:1467))
        (PORT d[7] (1720:1720:1720) (1720:1720:1720))
        (PORT d[8] (1395:1395:1395) (1392:1392:1392))
        (PORT d[9] (1349:1349:1349) (1348:1348:1348))
        (PORT d[10] (1375:1375:1375) (1379:1379:1379))
        (PORT d[11] (1703:1703:1703) (1697:1697:1697))
        (PORT d[12] (1486:1486:1486) (1488:1488:1488))
        (PORT clk (2512:2512:2512) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1505:1505:1505))
        (PORT clk (2512:2512:2512) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2497:2497:2497))
        (PORT d[1] (2614:2614:2614) (2576:2576:2576))
        (PORT d[2] (1863:1863:1863) (1833:1833:1833))
        (PORT d[3] (2619:2619:2619) (2577:2577:2577))
        (PORT d[4] (1952:1952:1952) (1916:1916:1916))
        (PORT d[5] (2599:2599:2599) (2668:2668:2668))
        (PORT d[6] (2414:2414:2414) (2547:2547:2547))
        (PORT d[7] (2067:2067:2067) (2120:2120:2120))
        (PORT d[8] (2782:2782:2782) (2961:2961:2961))
        (PORT d[9] (2344:2344:2344) (2515:2515:2515))
        (PORT d[10] (2114:2114:2114) (2153:2153:2153))
        (PORT d[11] (2077:2077:2077) (2144:2144:2144))
        (PORT d[12] (1987:1987:1987) (1960:1960:1960))
        (PORT clk (2508:2508:2508) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2014:2014:2014))
        (PORT clk (2508:2508:2508) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1565:1565:1565))
        (PORT clk (2514:2514:2514) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2181:2181:2181))
        (PORT d[1] (2122:2122:2122) (2133:2133:2133))
        (PORT d[2] (1853:1853:1853) (1870:1870:1870))
        (PORT d[3] (2130:2130:2130) (2158:2158:2158))
        (PORT d[4] (2033:2033:2033) (1945:1945:1945))
        (PORT d[5] (1831:1831:1831) (1861:1861:1861))
        (PORT d[6] (1793:1793:1793) (1826:1826:1826))
        (PORT d[7] (2151:2151:2151) (2167:2167:2167))
        (PORT d[8] (1976:1976:1976) (2042:2042:2042))
        (PORT d[9] (1942:1942:1942) (2014:2014:2014))
        (PORT d[10] (1829:1829:1829) (1852:1852:1852))
        (PORT d[11] (1826:1826:1826) (1866:1866:1866))
        (PORT d[12] (1580:1580:1580) (1646:1646:1646))
        (PORT clk (2510:2510:2510) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (863:863:863))
        (PORT datab (1292:1292:1292) (1247:1247:1247))
        (PORT datac (789:789:789) (837:837:837))
        (PORT datad (1395:1395:1395) (1426:1426:1426))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2728:2728:2728))
        (PORT clk (2494:2494:2494) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2542:2542:2542))
        (PORT d[1] (2787:2787:2787) (2945:2945:2945))
        (PORT d[2] (2840:2840:2840) (2828:2828:2828))
        (PORT d[3] (2518:2518:2518) (2594:2594:2594))
        (PORT d[4] (2822:2822:2822) (2825:2825:2825))
        (PORT d[5] (2512:2512:2512) (2574:2574:2574))
        (PORT d[6] (2427:2427:2427) (2603:2603:2603))
        (PORT d[7] (2499:2499:2499) (2496:2496:2496))
        (PORT d[8] (2454:2454:2454) (2628:2628:2628))
        (PORT d[9] (2522:2522:2522) (2664:2664:2664))
        (PORT d[10] (2792:2792:2792) (2790:2790:2790))
        (PORT d[11] (2766:2766:2766) (2756:2756:2756))
        (PORT d[12] (1612:1612:1612) (1718:1718:1718))
        (PORT clk (2490:2490:2490) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2279:2279:2279))
        (PORT clk (2490:2490:2490) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2712:2712:2712))
        (PORT clk (2496:2496:2496) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2037:2037:2037))
        (PORT d[1] (1948:1948:1948) (1997:1997:1997))
        (PORT d[2] (2169:2169:2169) (2211:2211:2211))
        (PORT d[3] (2110:2110:2110) (2162:2162:2162))
        (PORT d[4] (2191:2191:2191) (2224:2224:2224))
        (PORT d[5] (1934:1934:1934) (2018:2018:2018))
        (PORT d[6] (2255:2255:2255) (2296:2296:2296))
        (PORT d[7] (2202:2202:2202) (2244:2244:2244))
        (PORT d[8] (2210:2210:2210) (2234:2234:2234))
        (PORT d[9] (2007:2007:2007) (2098:2098:2098))
        (PORT d[10] (1885:1885:1885) (1930:1930:1930))
        (PORT d[11] (1933:1933:1933) (1970:1970:1970))
        (PORT d[12] (1838:1838:1838) (1877:1877:1877))
        (PORT clk (2492:2492:2492) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2466:2466:2466))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1434:1434:1434))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1928:1928:1928))
        (PORT d[1] (2095:2095:2095) (2113:2113:2113))
        (PORT d[2] (1770:1770:1770) (1786:1786:1786))
        (PORT d[3] (1471:1471:1471) (1492:1492:1492))
        (PORT d[4] (1767:1767:1767) (1771:1771:1771))
        (PORT d[5] (1774:1774:1774) (1784:1784:1784))
        (PORT d[6] (1788:1788:1788) (1800:1800:1800))
        (PORT d[7] (1817:1817:1817) (1834:1834:1834))
        (PORT d[8] (1741:1741:1741) (1769:1769:1769))
        (PORT d[9] (1499:1499:1499) (1578:1578:1578))
        (PORT d[10] (1778:1778:1778) (1803:1803:1803))
        (PORT d[11] (2142:2142:2142) (2162:2162:2162))
        (PORT d[12] (1771:1771:1771) (1799:1799:1799))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2270:2270:2270))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2477:2477:2477))
        (PORT clk (2519:2519:2519) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1718:1718:1718))
        (PORT d[1] (1746:1746:1746) (1700:1700:1700))
        (PORT d[2] (1793:1793:1793) (1766:1766:1766))
        (PORT d[3] (1714:1714:1714) (1680:1680:1680))
        (PORT d[4] (1729:1729:1729) (1704:1704:1704))
        (PORT d[5] (1732:1732:1732) (1708:1708:1708))
        (PORT d[6] (1767:1767:1767) (1732:1732:1732))
        (PORT d[7] (1492:1492:1492) (1478:1478:1478))
        (PORT d[8] (1746:1746:1746) (1709:1709:1709))
        (PORT d[9] (1710:1710:1710) (1682:1682:1682))
        (PORT d[10] (1842:1842:1842) (1819:1819:1819))
        (PORT d[11] (1533:1533:1533) (1538:1538:1538))
        (PORT d[12] (1717:1717:1717) (1714:1714:1714))
        (PORT clk (2515:2515:2515) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1096:1096:1096) (1135:1135:1135))
        (PORT datac (2088:2088:2088) (2032:2032:2032))
        (PORT datad (1414:1414:1414) (1404:1404:1404))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (786:786:786))
        (PORT datab (727:727:727) (735:735:735))
        (PORT datac (1368:1368:1368) (1403:1403:1403))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (1931:1931:1931))
        (PORT clk (2520:2520:2520) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1860:1860:1860))
        (PORT d[1] (1711:1711:1711) (1745:1745:1745))
        (PORT d[2] (1482:1482:1482) (1526:1526:1526))
        (PORT d[3] (1512:1512:1512) (1565:1565:1565))
        (PORT d[4] (1487:1487:1487) (1527:1527:1527))
        (PORT d[5] (1757:1757:1757) (1791:1791:1791))
        (PORT d[6] (1442:1442:1442) (1492:1492:1492))
        (PORT d[7] (1762:1762:1762) (1795:1795:1795))
        (PORT d[8] (1408:1408:1408) (1451:1451:1451))
        (PORT d[9] (1722:1722:1722) (1752:1752:1752))
        (PORT d[10] (1352:1352:1352) (1388:1388:1388))
        (PORT d[11] (1403:1403:1403) (1448:1448:1448))
        (PORT d[12] (2037:2037:2037) (2135:2135:2135))
        (PORT clk (2516:2516:2516) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (1819:1819:1819))
        (PORT clk (2516:2516:2516) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4234:4234:4234) (4272:4272:4272))
        (PORT clk (2522:2522:2522) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1503:1503:1503))
        (PORT d[1] (1484:1484:1484) (1497:1497:1497))
        (PORT d[2] (1445:1445:1445) (1441:1441:1441))
        (PORT d[3] (1805:1805:1805) (1794:1794:1794))
        (PORT d[4] (1343:1343:1343) (1341:1341:1341))
        (PORT d[5] (1785:1785:1785) (1776:1776:1776))
        (PORT d[6] (1371:1371:1371) (1353:1353:1353))
        (PORT d[7] (989:989:989) (962:962:962))
        (PORT d[8] (1344:1344:1344) (1322:1322:1322))
        (PORT d[9] (1404:1404:1404) (1404:1404:1404))
        (PORT d[10] (1360:1360:1360) (1348:1348:1348))
        (PORT d[11] (1351:1351:1351) (1336:1336:1336))
        (PORT d[12] (1368:1368:1368) (1371:1371:1371))
        (PORT clk (2518:2518:2518) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2561:2561:2561))
        (PORT clk (2478:2478:2478) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2455:2455:2455))
        (PORT d[1] (2439:2439:2439) (2593:2593:2593))
        (PORT d[2] (2156:2156:2156) (2198:2198:2198))
        (PORT d[3] (2684:2684:2684) (2679:2679:2679))
        (PORT d[4] (2211:2211:2211) (2255:2255:2255))
        (PORT d[5] (2582:2582:2582) (2612:2612:2612))
        (PORT d[6] (2102:2102:2102) (2129:2129:2129))
        (PORT d[7] (2322:2322:2322) (2351:2351:2351))
        (PORT d[8] (2423:2423:2423) (2454:2454:2454))
        (PORT d[9] (2100:2100:2100) (2109:2109:2109))
        (PORT d[10] (2094:2094:2094) (2129:2129:2129))
        (PORT d[11] (2164:2164:2164) (2216:2216:2216))
        (PORT d[12] (2115:2115:2115) (2139:2139:2139))
        (PORT clk (2474:2474:2474) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2164:2164:2164))
        (PORT clk (2474:2474:2474) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2804:2804:2804))
        (PORT clk (2480:2480:2480) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (2052:2052:2052))
        (PORT d[1] (2235:2235:2235) (2238:2238:2238))
        (PORT d[2] (2146:2146:2146) (2169:2169:2169))
        (PORT d[3] (2554:2554:2554) (2534:2534:2534))
        (PORT d[4] (2071:2071:2071) (2067:2067:2067))
        (PORT d[5] (1911:1911:1911) (1987:1987:1987))
        (PORT d[6] (1811:1811:1811) (1853:1853:1853))
        (PORT d[7] (2206:2206:2206) (2268:2268:2268))
        (PORT d[8] (2095:2095:2095) (2114:2114:2114))
        (PORT d[9] (1967:1967:1967) (1947:1947:1947))
        (PORT d[10] (2010:2010:2010) (1993:1993:1993))
        (PORT d[11] (2118:2118:2118) (2141:2141:2141))
        (PORT d[12] (1833:1833:1833) (1891:1891:1891))
        (PORT clk (2476:2476:2476) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2450:2450:2450))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1154:1154:1154))
        (PORT clk (2528:2528:2528) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1754:1754:1754))
        (PORT d[1] (1730:1730:1730) (1746:1746:1746))
        (PORT d[2] (1411:1411:1411) (1430:1430:1430))
        (PORT d[3] (1737:1737:1737) (1756:1756:1756))
        (PORT d[4] (1420:1420:1420) (1426:1426:1426))
        (PORT d[5] (1412:1412:1412) (1425:1425:1425))
        (PORT d[6] (1791:1791:1791) (1819:1819:1819))
        (PORT d[7] (1449:1449:1449) (1466:1466:1466))
        (PORT d[8] (1439:1439:1439) (1456:1456:1456))
        (PORT d[9] (1775:1775:1775) (1784:1784:1784))
        (PORT d[10] (1410:1410:1410) (1431:1431:1431))
        (PORT d[11] (1727:1727:1727) (1743:1743:1743))
        (PORT d[12] (1814:1814:1814) (1842:1842:1842))
        (PORT clk (2524:2524:2524) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1554:1554:1554))
        (PORT clk (2524:2524:2524) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2122:2122:2122))
        (PORT clk (2530:2530:2530) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1690:1690:1690))
        (PORT d[1] (1111:1111:1111) (1083:1083:1083))
        (PORT d[2] (1394:1394:1394) (1356:1356:1356))
        (PORT d[3] (1104:1104:1104) (1078:1078:1078))
        (PORT d[4] (1031:1031:1031) (1014:1014:1014))
        (PORT d[5] (1046:1046:1046) (1030:1030:1030))
        (PORT d[6] (1110:1110:1110) (1098:1098:1098))
        (PORT d[7] (1145:1145:1145) (1134:1134:1134))
        (PORT d[8] (1082:1082:1082) (1064:1064:1064))
        (PORT d[9] (1080:1080:1080) (1055:1055:1055))
        (PORT d[10] (1336:1336:1336) (1298:1298:1298))
        (PORT d[11] (871:871:871) (879:879:879))
        (PORT d[12] (1360:1360:1360) (1341:1341:1341))
        (PORT clk (2526:2526:2526) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3748:3748:3748) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2501:2501:2501))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1516:1516:1516))
        (PORT clk (2516:2516:2516) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1611:1611:1611))
        (PORT d[1] (1792:1792:1792) (1826:1826:1826))
        (PORT d[2] (2028:2028:2028) (2034:2034:2034))
        (PORT d[3] (1730:1730:1730) (1749:1749:1749))
        (PORT d[4] (1467:1467:1467) (1492:1492:1492))
        (PORT d[5] (1781:1781:1781) (1791:1791:1791))
        (PORT d[6] (2140:2140:2140) (2145:2145:2145))
        (PORT d[7] (2115:2115:2115) (2124:2124:2124))
        (PORT d[8] (2175:2175:2175) (2197:2197:2197))
        (PORT d[9] (1473:1473:1473) (1549:1549:1549))
        (PORT d[10] (1754:1754:1754) (1774:1774:1774))
        (PORT d[11] (1778:1778:1778) (1807:1807:1807))
        (PORT d[12] (1805:1805:1805) (1834:1834:1834))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1647:1647:1647))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2522:2522:2522))
        (PORT clk (2518:2518:2518) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1707:1707:1707))
        (PORT d[1] (1414:1414:1414) (1402:1402:1402))
        (PORT d[2] (1761:1761:1761) (1728:1728:1728))
        (PORT d[3] (1735:1735:1735) (1709:1709:1709))
        (PORT d[4] (1747:1747:1747) (1724:1724:1724))
        (PORT d[5] (1865:1865:1865) (1848:1848:1848))
        (PORT d[6] (1749:1749:1749) (1715:1715:1715))
        (PORT d[7] (1738:1738:1738) (1715:1715:1715))
        (PORT d[8] (1733:1733:1733) (1696:1696:1696))
        (PORT d[9] (1753:1753:1753) (1726:1726:1726))
        (PORT d[10] (1852:1852:1852) (1829:1829:1829))
        (PORT d[11] (1733:1733:1733) (1705:1705:1705))
        (PORT d[12] (1807:1807:1807) (1804:1804:1804))
        (PORT clk (2514:2514:2514) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1422:1422:1422))
        (PORT datab (1258:1258:1258) (1247:1247:1247))
        (PORT datac (1708:1708:1708) (1748:1748:1748))
        (PORT datad (1629:1629:1629) (1591:1591:1591))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1492:1492:1492))
        (PORT datab (1094:1094:1094) (1091:1091:1091))
        (PORT datac (1638:1638:1638) (1586:1586:1586))
        (PORT datad (1222:1222:1222) (1196:1196:1196))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (1995:1995:1995))
        (PORT clk (2516:2516:2516) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (2037:2037:2037))
        (PORT d[1] (1702:1702:1702) (1741:1741:1741))
        (PORT d[2] (1527:1527:1527) (1572:1572:1572))
        (PORT d[3] (1737:1737:1737) (1760:1760:1760))
        (PORT d[4] (1475:1475:1475) (1523:1523:1523))
        (PORT d[5] (1454:1454:1454) (1489:1489:1489))
        (PORT d[6] (1768:1768:1768) (1807:1807:1807))
        (PORT d[7] (1433:1433:1433) (1469:1469:1469))
        (PORT d[8] (1485:1485:1485) (1539:1539:1539))
        (PORT d[9] (1702:1702:1702) (1720:1720:1720))
        (PORT d[10] (1745:1745:1745) (1773:1773:1773))
        (PORT d[11] (1443:1443:1443) (1494:1494:1494))
        (PORT d[12] (1688:1688:1688) (1794:1794:1794))
        (PORT clk (2512:2512:2512) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (1801:1801:1801))
        (PORT clk (2512:2512:2512) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3872:3872:3872) (3913:3913:3913))
        (PORT clk (2518:2518:2518) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1444:1444:1444))
        (PORT d[1] (1387:1387:1387) (1383:1383:1383))
        (PORT d[2] (1494:1494:1494) (1502:1502:1502))
        (PORT d[3] (1482:1482:1482) (1473:1473:1473))
        (PORT d[4] (1382:1382:1382) (1386:1386:1386))
        (PORT d[5] (1423:1423:1423) (1422:1422:1422))
        (PORT d[6] (1671:1671:1671) (1655:1655:1655))
        (PORT d[7] (1403:1403:1403) (1407:1407:1407))
        (PORT d[8] (1424:1424:1424) (1428:1428:1428))
        (PORT d[9] (1420:1420:1420) (1420:1420:1420))
        (PORT d[10] (1454:1454:1454) (1455:1455:1455))
        (PORT d[11] (1629:1629:1629) (1603:1603:1603))
        (PORT d[12] (1364:1364:1364) (1359:1359:1359))
        (PORT clk (2514:2514:2514) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1515:1515:1515))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1814:1814:1814))
        (PORT d[1] (1803:1803:1803) (1834:1834:1834))
        (PORT d[2] (1766:1766:1766) (1782:1782:1782))
        (PORT d[3] (1748:1748:1748) (1767:1767:1767))
        (PORT d[4] (1773:1773:1773) (1778:1778:1778))
        (PORT d[5] (1752:1752:1752) (1763:1763:1763))
        (PORT d[6] (1820:1820:1820) (1829:1829:1829))
        (PORT d[7] (1816:1816:1816) (1837:1837:1837))
        (PORT d[8] (2137:2137:2137) (2158:2158:2158))
        (PORT d[9] (1816:1816:1816) (1883:1883:1883))
        (PORT d[10] (1847:1847:1847) (1857:1857:1857))
        (PORT d[11] (1746:1746:1746) (1771:1771:1771))
        (PORT d[12] (1810:1810:1810) (1842:1842:1842))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1704:1704:1704))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2488:2488:2488))
        (PORT clk (2519:2519:2519) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1755:1755:1755))
        (PORT d[1] (1785:1785:1785) (1757:1757:1757))
        (PORT d[2] (1780:1780:1780) (1745:1745:1745))
        (PORT d[3] (1393:1393:1393) (1380:1380:1380))
        (PORT d[4] (1740:1740:1740) (1716:1716:1716))
        (PORT d[5] (1708:1708:1708) (1671:1671:1671))
        (PORT d[6] (1738:1738:1738) (1711:1711:1711))
        (PORT d[7] (1713:1713:1713) (1687:1687:1687))
        (PORT d[8] (1759:1759:1759) (1724:1724:1724))
        (PORT d[9] (1795:1795:1795) (1767:1767:1767))
        (PORT d[10] (1847:1847:1847) (1831:1831:1831))
        (PORT d[11] (1579:1579:1579) (1578:1578:1578))
        (PORT d[12] (1656:1656:1656) (1632:1632:1632))
        (PORT clk (2515:2515:2515) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1491:1491:1491))
        (PORT datab (1443:1443:1443) (1493:1493:1493))
        (PORT datac (977:977:977) (939:939:939))
        (PORT datad (1873:1873:1873) (1833:1833:1833))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2867:2867:2867))
        (PORT clk (2492:2492:2492) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2811:2811:2811))
        (PORT d[1] (2798:2798:2798) (2807:2807:2807))
        (PORT d[2] (2847:2847:2847) (2856:2856:2856))
        (PORT d[3] (2851:2851:2851) (2837:2837:2837))
        (PORT d[4] (2580:2580:2580) (2648:2648:2648))
        (PORT d[5] (2895:2895:2895) (2958:2958:2958))
        (PORT d[6] (2081:2081:2081) (2225:2225:2225))
        (PORT d[7] (2792:2792:2792) (2856:2856:2856))
        (PORT d[8] (2797:2797:2797) (2966:2966:2966))
        (PORT d[9] (2609:2609:2609) (2735:2735:2735))
        (PORT d[10] (2831:2831:2831) (2834:2834:2834))
        (PORT d[11] (2812:2812:2812) (2803:2803:2803))
        (PORT d[12] (2894:2894:2894) (2964:2964:2964))
        (PORT clk (2488:2488:2488) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2220:2220:2220))
        (PORT clk (2488:2488:2488) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3775:3775:3775))
        (PORT clk (2494:2494:2494) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1930:1930:1930))
        (PORT d[1] (1896:1896:1896) (1951:1951:1951))
        (PORT d[2] (2184:2184:2184) (2228:2228:2228))
        (PORT d[3] (2148:2148:2148) (2188:2188:2188))
        (PORT d[4] (2242:2242:2242) (2298:2298:2298))
        (PORT d[5] (2101:2101:2101) (2106:2106:2106))
        (PORT d[6] (2100:2100:2100) (2110:2110:2110))
        (PORT d[7] (1822:1822:1822) (1844:1844:1844))
        (PORT d[8] (1904:1904:1904) (1957:1957:1957))
        (PORT d[9] (1819:1819:1819) (1853:1853:1853))
        (PORT d[10] (1883:1883:1883) (1922:1922:1922))
        (PORT d[11] (1879:1879:1879) (1921:1921:1921))
        (PORT d[12] (1593:1593:1593) (1649:1649:1649))
        (PORT clk (2490:2490:2490) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2467:2467:2467))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1669:1669:1669))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2111:2111:2111) (2028:2028:2028))
        (PORT datad (1396:1396:1396) (1451:1451:1451))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1360:1360:1360) (1404:1404:1404))
        (PORT datac (369:369:369) (382:382:382))
        (PORT datad (1209:1209:1209) (1194:1194:1194))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1149:1149:1149))
        (PORT clk (2531:2531:2531) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1939:1939:1939))
        (PORT d[1] (1124:1124:1124) (1162:1162:1162))
        (PORT d[2] (1428:1428:1428) (1443:1443:1443))
        (PORT d[3] (1402:1402:1402) (1426:1426:1426))
        (PORT d[4] (1125:1125:1125) (1154:1154:1154))
        (PORT d[5] (1398:1398:1398) (1418:1418:1418))
        (PORT d[6] (1777:1777:1777) (1787:1787:1787))
        (PORT d[7] (1787:1787:1787) (1798:1798:1798))
        (PORT d[8] (1808:1808:1808) (1824:1824:1824))
        (PORT d[9] (2191:2191:2191) (2255:2255:2255))
        (PORT d[10] (1801:1801:1801) (1828:1828:1828))
        (PORT d[11] (1419:1419:1419) (1449:1449:1449))
        (PORT d[12] (1418:1418:1418) (1450:1450:1450))
        (PORT clk (2527:2527:2527) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1379:1379:1379))
        (PORT clk (2527:2527:2527) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3749:3749:3749) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2182:2182:2182))
        (PORT clk (2533:2533:2533) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1447:1447:1447))
        (PORT d[1] (1084:1084:1084) (1079:1079:1079))
        (PORT d[2] (1420:1420:1420) (1396:1396:1396))
        (PORT d[3] (1441:1441:1441) (1408:1408:1408))
        (PORT d[4] (1396:1396:1396) (1377:1377:1377))
        (PORT d[5] (1413:1413:1413) (1391:1391:1391))
        (PORT d[6] (1434:1434:1434) (1414:1414:1414))
        (PORT d[7] (1359:1359:1359) (1347:1347:1347))
        (PORT d[8] (1468:1468:1468) (1446:1446:1446))
        (PORT d[9] (1413:1413:1413) (1387:1387:1387))
        (PORT d[10] (1422:1422:1422) (1409:1409:1409))
        (PORT d[11] (1423:1423:1423) (1413:1413:1413))
        (PORT d[12] (1437:1437:1437) (1425:1425:1425))
        (PORT clk (2529:2529:2529) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3751:3751:3751) (3768:3768:3768))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1533:1533:1533))
        (PORT clk (2518:2518:2518) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1965:1965:1965))
        (PORT d[1] (1750:1750:1750) (1782:1782:1782))
        (PORT d[2] (1779:1779:1779) (1794:1794:1794))
        (PORT d[3] (1792:1792:1792) (1799:1799:1799))
        (PORT d[4] (1783:1783:1783) (1788:1788:1788))
        (PORT d[5] (1763:1763:1763) (1771:1771:1771))
        (PORT d[6] (1847:1847:1847) (1865:1865:1865))
        (PORT d[7] (2111:2111:2111) (2129:2129:2129))
        (PORT d[8] (1815:1815:1815) (1846:1846:1846))
        (PORT d[9] (1846:1846:1846) (1912:1912:1912))
        (PORT d[10] (1777:1777:1777) (1791:1791:1791))
        (PORT d[11] (1728:1728:1728) (1750:1750:1750))
        (PORT d[12] (1707:1707:1707) (1728:1728:1728))
        (PORT clk (2514:2514:2514) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (1738:1738:1738))
        (PORT clk (2514:2514:2514) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2187:2187:2187))
        (PORT clk (2520:2520:2520) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1442:1442:1442))
        (PORT d[1] (1373:1373:1373) (1339:1339:1339))
        (PORT d[2] (1386:1386:1386) (1357:1357:1357))
        (PORT d[3] (1430:1430:1430) (1402:1402:1402))
        (PORT d[4] (1401:1401:1401) (1383:1383:1383))
        (PORT d[5] (1435:1435:1435) (1422:1422:1422))
        (PORT d[6] (1438:1438:1438) (1418:1418:1418))
        (PORT d[7] (1459:1459:1459) (1442:1442:1442))
        (PORT d[8] (1353:1353:1353) (1326:1326:1326))
        (PORT d[9] (1384:1384:1384) (1373:1373:1373))
        (PORT d[10] (1402:1402:1402) (1386:1386:1386))
        (PORT d[11] (1483:1483:1483) (1490:1490:1490))
        (PORT d[12] (1459:1459:1459) (1469:1469:1469))
        (PORT clk (2516:2516:2516) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2492:2492:2492))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1422:1422:1422))
        (PORT datab (1265:1265:1265) (1250:1250:1250))
        (PORT datac (1709:1709:1709) (1749:1749:1749))
        (PORT datad (1290:1290:1290) (1268:1268:1268))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2432:2432:2432))
        (PORT clk (2505:2505:2505) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2894:2894:2894))
        (PORT d[1] (2791:2791:2791) (2975:2975:2975))
        (PORT d[2] (2479:2479:2479) (2487:2487:2487))
        (PORT d[3] (2566:2566:2566) (2572:2572:2572))
        (PORT d[4] (2653:2653:2653) (2744:2744:2744))
        (PORT d[5] (2752:2752:2752) (2737:2737:2737))
        (PORT d[6] (2113:2113:2113) (2261:2261:2261))
        (PORT d[7] (2450:2450:2450) (2443:2443:2443))
        (PORT d[8] (2750:2750:2750) (2921:2921:2921))
        (PORT d[9] (2294:2294:2294) (2424:2424:2424))
        (PORT d[10] (2499:2499:2499) (2503:2503:2503))
        (PORT d[11] (2441:2441:2441) (2436:2436:2436))
        (PORT d[12] (2130:2130:2130) (2241:2241:2241))
        (PORT clk (2501:2501:2501) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2272:2272:2272))
        (PORT clk (2501:2501:2501) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3428:3428:3428))
        (PORT clk (2507:2507:2507) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1686:1686:1686))
        (PORT d[1] (1947:1947:1947) (1999:1999:1999))
        (PORT d[2] (2120:2120:2120) (2160:2160:2160))
        (PORT d[3] (1887:1887:1887) (1926:1926:1926))
        (PORT d[4] (2190:2190:2190) (2220:2220:2220))
        (PORT d[5] (2077:2077:2077) (2082:2082:2082))
        (PORT d[6] (2157:2157:2157) (2194:2194:2194))
        (PORT d[7] (1548:1548:1548) (1588:1588:1588))
        (PORT d[8] (1850:1850:1850) (1898:1898:1898))
        (PORT d[9] (1762:1762:1762) (1791:1791:1791))
        (PORT d[10] (1892:1892:1892) (1931:1931:1931))
        (PORT d[11] (1840:1840:1840) (1876:1876:1876))
        (PORT d[12] (1552:1552:1552) (1602:1602:1602))
        (PORT clk (2503:2503:2503) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3725:3725:3725) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2477:2477:2477))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2270:2270:2270) (2139:2139:2139))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2040:2040:2040) (1900:1900:1900))
        (PORT datad (1325:1325:1325) (1362:1362:1362))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (1986:1986:1986))
        (PORT clk (2501:2501:2501) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (1952:1952:1952))
        (PORT d[1] (2547:2547:2547) (2508:2508:2508))
        (PORT d[2] (2455:2455:2455) (2408:2408:2408))
        (PORT d[3] (2523:2523:2523) (2478:2478:2478))
        (PORT d[4] (2261:2261:2261) (2253:2253:2253))
        (PORT d[5] (2829:2829:2829) (2763:2763:2763))
        (PORT d[6] (2351:2351:2351) (2490:2490:2490))
        (PORT d[7] (2557:2557:2557) (2524:2524:2524))
        (PORT d[8] (2625:2625:2625) (2737:2737:2737))
        (PORT d[9] (2305:2305:2305) (2415:2415:2415))
        (PORT d[10] (2428:2428:2428) (2494:2494:2494))
        (PORT d[11] (2419:2419:2419) (2464:2464:2464))
        (PORT d[12] (2563:2563:2563) (2541:2541:2541))
        (PORT clk (2497:2497:2497) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2122:2122:2122))
        (PORT clk (2497:2497:2497) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1169:1169:1169))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2384:2384:2384))
        (PORT d[1] (2211:2211:2211) (2245:2245:2245))
        (PORT d[2] (2263:2263:2263) (2287:2287:2287))
        (PORT d[3] (2151:2151:2151) (2173:2173:2173))
        (PORT d[4] (2243:2243:2243) (2293:2293:2293))
        (PORT d[5] (1845:1845:1845) (1881:1881:1881))
        (PORT d[6] (2090:2090:2090) (2114:2114:2114))
        (PORT d[7] (2149:2149:2149) (2171:2171:2171))
        (PORT d[8] (2138:2138:2138) (2171:2171:2171))
        (PORT d[9] (2036:2036:2036) (2141:2141:2141))
        (PORT d[10] (1905:1905:1905) (1951:1951:1951))
        (PORT d[11] (1937:1937:1937) (1986:1986:1986))
        (PORT d[12] (1669:1669:1669) (1735:1735:1735))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2277:2277:2277))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (1905:1905:1905))
        (PORT d[1] (2497:2497:2497) (2533:2533:2533))
        (PORT d[2] (1886:1886:1886) (1926:1926:1926))
        (PORT d[3] (1899:1899:1899) (1952:1952:1952))
        (PORT d[4] (1864:1864:1864) (1902:1902:1902))
        (PORT d[5] (1817:1817:1817) (1847:1847:1847))
        (PORT d[6] (2039:2039:2039) (2173:2173:2173))
        (PORT d[7] (1770:1770:1770) (1811:1811:1811))
        (PORT d[8] (1756:1756:1756) (1796:1796:1796))
        (PORT d[9] (1748:1748:1748) (1771:1771:1771))
        (PORT d[10] (1793:1793:1793) (1829:1829:1829))
        (PORT d[11] (1739:1739:1739) (1779:1779:1779))
        (PORT d[12] (2062:2062:2062) (2090:2090:2090))
        (PORT clk (2504:2504:2504) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2232:2232:2232))
        (PORT clk (2504:2504:2504) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4621:4621:4621) (4659:4659:4659))
        (PORT clk (2510:2510:2510) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1867:1867:1867))
        (PORT d[1] (1834:1834:1834) (1845:1845:1845))
        (PORT d[2] (1809:1809:1809) (1807:1807:1807))
        (PORT d[3] (1811:1811:1811) (1798:1798:1798))
        (PORT d[4] (1740:1740:1740) (1743:1743:1743))
        (PORT d[5] (1714:1714:1714) (1697:1697:1697))
        (PORT d[6] (1781:1781:1781) (1761:1761:1761))
        (PORT d[7] (1782:1782:1782) (1792:1792:1792))
        (PORT d[8] (1723:1723:1723) (1706:1706:1706))
        (PORT d[9] (1727:1727:1727) (1727:1727:1727))
        (PORT d[10] (1712:1712:1712) (1702:1702:1702))
        (PORT d[11] (1688:1688:1688) (1669:1669:1669))
        (PORT d[12] (1682:1682:1682) (1680:1680:1680))
        (PORT clk (2506:2506:2506) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2483:2483:2483))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1415:1415:1415))
        (PORT datab (2085:2085:2085) (2119:2119:2119))
        (PORT datac (1715:1715:1715) (1757:1757:1757))
        (PORT datad (1276:1276:1276) (1226:1226:1226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2389:2389:2389))
        (PORT clk (2503:2503:2503) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2437:2437:2437))
        (PORT d[1] (2452:2452:2452) (2465:2465:2465))
        (PORT d[2] (2435:2435:2435) (2444:2444:2444))
        (PORT d[3] (2581:2581:2581) (2586:2586:2586))
        (PORT d[4] (2632:2632:2632) (2716:2716:2716))
        (PORT d[5] (2908:2908:2908) (2888:2888:2888))
        (PORT d[6] (2114:2114:2114) (2262:2262:2262))
        (PORT d[7] (1912:1912:1912) (2011:2011:2011))
        (PORT d[8] (2744:2744:2744) (2917:2917:2917))
        (PORT d[9] (2295:2295:2295) (2425:2425:2425))
        (PORT d[10] (2835:2835:2835) (2832:2832:2832))
        (PORT d[11] (2448:2448:2448) (2447:2447:2447))
        (PORT d[12] (2123:2123:2123) (2232:2232:2232))
        (PORT clk (2499:2499:2499) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2227:2227:2227))
        (PORT clk (2499:2499:2499) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3409:3409:3409))
        (PORT clk (2505:2505:2505) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1894:1894:1894))
        (PORT d[1] (2232:2232:2232) (2277:2277:2277))
        (PORT d[2] (2129:2129:2129) (2170:2170:2170))
        (PORT d[3] (1895:1895:1895) (1937:1937:1937))
        (PORT d[4] (1917:1917:1917) (1977:1977:1977))
        (PORT d[5] (2094:2094:2094) (2109:2109:2109))
        (PORT d[6] (2043:2043:2043) (2045:2045:2045))
        (PORT d[7] (1859:1859:1859) (1892:1892:1892))
        (PORT d[8] (1889:1889:1889) (1941:1941:1941))
        (PORT d[9] (1748:1748:1748) (1775:1775:1775))
        (PORT d[10] (1871:1871:1871) (1923:1923:1923))
        (PORT d[11] (1904:1904:1904) (1948:1948:1948))
        (PORT d[12] (1536:1536:1536) (1584:1584:1584))
        (PORT clk (2501:2501:2501) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1791:1791:1791))
        (PORT clk (2515:2515:2515) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2144:2144:2144))
        (PORT d[1] (2236:2236:2236) (2201:2201:2201))
        (PORT d[2] (2160:2160:2160) (2128:2128:2128))
        (PORT d[3] (2481:2481:2481) (2433:2433:2433))
        (PORT d[4] (2662:2662:2662) (2665:2665:2665))
        (PORT d[5] (2502:2502:2502) (2459:2459:2459))
        (PORT d[6] (2021:2021:2021) (2152:2152:2152))
        (PORT d[7] (2151:2151:2151) (2213:2213:2213))
        (PORT d[8] (2818:2818:2818) (2993:2993:2993))
        (PORT d[9] (2355:2355:2355) (2480:2480:2480))
        (PORT d[10] (2868:2868:2868) (2896:2896:2896))
        (PORT d[11] (2326:2326:2326) (2367:2367:2367))
        (PORT d[12] (2295:2295:2295) (2273:2273:2273))
        (PORT clk (2511:2511:2511) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2221:2221:2221))
        (PORT clk (2511:2511:2511) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1205:1205:1205))
        (PORT clk (2517:2517:2517) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (2085:2085:2085))
        (PORT d[1] (2090:2090:2090) (2005:2005:2005))
        (PORT d[2] (1899:1899:1899) (1915:1915:1915))
        (PORT d[3] (2061:2061:2061) (2044:2044:2044))
        (PORT d[4] (2224:2224:2224) (2146:2146:2146))
        (PORT d[5] (1805:1805:1805) (1832:1832:1832))
        (PORT d[6] (2040:2040:2040) (2065:2065:2065))
        (PORT d[7] (2235:2235:2235) (2266:2266:2266))
        (PORT d[8] (2097:2097:2097) (2127:2127:2127))
        (PORT d[9] (1867:1867:1867) (1915:1915:1915))
        (PORT d[10] (1896:1896:1896) (1941:1941:1941))
        (PORT d[11] (1822:1822:1822) (1852:1852:1852))
        (PORT d[12] (1607:1607:1607) (1673:1673:1673))
        (PORT clk (2513:2513:2513) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2486:2486:2486))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1765:1765:1765) (1800:1800:1800))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1921:1921:1921) (1903:1903:1903))
        (PORT datad (1729:1729:1729) (1749:1749:1749))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1342:1342:1342))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (1359:1359:1359) (1396:1396:1396))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (1863:1863:1863))
        (PORT clk (2480:2480:2480) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2363:2363:2363))
        (PORT d[1] (2132:2132:2132) (2146:2146:2146))
        (PORT d[2] (2124:2124:2124) (2145:2145:2145))
        (PORT d[3] (2039:2039:2039) (2047:2047:2047))
        (PORT d[4] (2453:2453:2453) (2462:2462:2462))
        (PORT d[5] (2448:2448:2448) (2442:2442:2442))
        (PORT d[6] (2522:2522:2522) (2521:2521:2521))
        (PORT d[7] (2422:2422:2422) (2425:2425:2425))
        (PORT d[8] (2543:2543:2543) (2576:2576:2576))
        (PORT d[9] (2441:2441:2441) (2441:2441:2441))
        (PORT d[10] (2117:2117:2117) (2137:2137:2137))
        (PORT d[11] (2168:2168:2168) (2184:2184:2184))
        (PORT d[12] (2213:2213:2213) (2231:2231:2231))
        (PORT clk (2476:2476:2476) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2320:2320:2320))
        (PORT clk (2476:2476:2476) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2184:2184:2184))
        (PORT clk (2482:2482:2482) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1813:1813:1813))
        (PORT d[1] (2160:2160:2160) (2162:2162:2162))
        (PORT d[2] (2141:2141:2141) (2136:2136:2136))
        (PORT d[3] (2104:2104:2104) (2109:2109:2109))
        (PORT d[4] (2097:2097:2097) (2065:2065:2065))
        (PORT d[5] (2031:2031:2031) (2043:2043:2043))
        (PORT d[6] (2141:2141:2141) (2153:2153:2153))
        (PORT d[7] (1807:1807:1807) (1830:1830:1830))
        (PORT d[8] (2049:2049:2049) (2033:2033:2033))
        (PORT d[9] (1769:1769:1769) (1796:1796:1796))
        (PORT d[10] (1762:1762:1762) (1761:1761:1761))
        (PORT d[11] (2079:2079:2079) (2069:2069:2069))
        (PORT d[12] (1835:1835:1835) (1860:1860:1860))
        (PORT clk (2478:2478:2478) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1835:1835:1835))
        (PORT clk (2487:2487:2487) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1800:1800:1800))
        (PORT d[1] (2144:2144:2144) (2144:2144:2144))
        (PORT d[2] (2187:2187:2187) (2210:2210:2210))
        (PORT d[3] (2070:2070:2070) (2083:2083:2083))
        (PORT d[4] (2143:2143:2143) (2162:2162:2162))
        (PORT d[5] (2468:2468:2468) (2480:2480:2480))
        (PORT d[6] (2159:2159:2159) (2187:2187:2187))
        (PORT d[7] (2085:2085:2085) (2097:2097:2097))
        (PORT d[8] (2517:2517:2517) (2548:2548:2548))
        (PORT d[9] (2450:2450:2450) (2451:2451:2451))
        (PORT d[10] (2085:2085:2085) (2102:2102:2102))
        (PORT d[11] (2198:2198:2198) (2219:2219:2219))
        (PORT d[12] (2145:2145:2145) (2164:2164:2164))
        (PORT clk (2483:2483:2483) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (1946:1946:1946))
        (PORT clk (2483:2483:2483) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2146:2146:2146))
        (PORT clk (2489:2489:2489) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2144:2144:2144))
        (PORT d[1] (2110:2110:2110) (2073:2073:2073))
        (PORT d[2] (2118:2118:2118) (2084:2084:2084))
        (PORT d[3] (1788:1788:1788) (1807:1807:1807))
        (PORT d[4] (2134:2134:2134) (2097:2097:2097))
        (PORT d[5] (2031:2031:2031) (2044:2044:2044))
        (PORT d[6] (1813:1813:1813) (1834:1834:1834))
        (PORT d[7] (1866:1866:1866) (1894:1894:1894))
        (PORT d[8] (2110:2110:2110) (2063:2063:2063))
        (PORT d[9] (2084:2084:2084) (2058:2058:2058))
        (PORT d[10] (2130:2130:2130) (2111:2111:2111))
        (PORT d[11] (1872:1872:1872) (1894:1894:1894))
        (PORT d[12] (1870:1870:1870) (1916:1916:1916))
        (PORT clk (2485:2485:2485) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2458:2458:2458))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1477:1477:1477))
        (PORT clk (2525:2525:2525) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1170:1170:1170))
        (PORT d[1] (2073:2073:2073) (2082:2082:2082))
        (PORT d[2] (1096:1096:1096) (1120:1120:1120))
        (PORT d[3] (1735:1735:1735) (1749:1749:1749))
        (PORT d[4] (1453:1453:1453) (1459:1459:1459))
        (PORT d[5] (1396:1396:1396) (1419:1419:1419))
        (PORT d[6] (1422:1422:1422) (1455:1455:1455))
        (PORT d[7] (1410:1410:1410) (1428:1428:1428))
        (PORT d[8] (2107:2107:2107) (2137:2137:2137))
        (PORT d[9] (1433:1433:1433) (1453:1453:1453))
        (PORT d[10] (1447:1447:1447) (1468:1468:1468))
        (PORT d[11] (1777:1777:1777) (1797:1797:1797))
        (PORT d[12] (1866:1866:1866) (1889:1889:1889))
        (PORT clk (2521:2521:2521) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1373:1373:1373))
        (PORT clk (2521:2521:2521) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3743:3743:3743) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2144:2144:2144))
        (PORT clk (2527:2527:2527) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1451:1451:1451))
        (PORT d[1] (1395:1395:1395) (1363:1363:1363))
        (PORT d[2] (1364:1364:1364) (1332:1332:1332))
        (PORT d[3] (1427:1427:1427) (1404:1404:1404))
        (PORT d[4] (1423:1423:1423) (1392:1392:1392))
        (PORT d[5] (1413:1413:1413) (1398:1398:1398))
        (PORT d[6] (1416:1416:1416) (1396:1396:1396))
        (PORT d[7] (1745:1745:1745) (1714:1714:1714))
        (PORT d[8] (1436:1436:1436) (1412:1412:1412))
        (PORT d[9] (1516:1516:1516) (1501:1501:1501))
        (PORT d[10] (1366:1366:1366) (1342:1342:1342))
        (PORT d[11] (1225:1225:1225) (1234:1234:1234))
        (PORT d[12] (1394:1394:1394) (1366:1366:1366))
        (PORT clk (2523:2523:2523) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3745:3745:3745) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1131:1131:1131))
        (PORT datab (1091:1091:1091) (1131:1131:1131))
        (PORT datac (1721:1721:1721) (1708:1708:1708))
        (PORT datad (1344:1344:1344) (1337:1337:1337))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1854:1854:1854))
        (PORT clk (2492:2492:2492) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1849:1849:1849))
        (PORT d[1] (2099:2099:2099) (2110:2110:2110))
        (PORT d[2] (2156:2156:2156) (2178:2178:2178))
        (PORT d[3] (2163:2163:2163) (2170:2170:2170))
        (PORT d[4] (2125:2125:2125) (2146:2146:2146))
        (PORT d[5] (2457:2457:2457) (2467:2467:2467))
        (PORT d[6] (2114:2114:2114) (2130:2130:2130))
        (PORT d[7] (2059:2059:2059) (2068:2068:2068))
        (PORT d[8] (2478:2478:2478) (2505:2505:2505))
        (PORT d[9] (2143:2143:2143) (2155:2155:2155))
        (PORT d[10] (2128:2128:2128) (2143:2143:2143))
        (PORT d[11] (2164:2164:2164) (2183:2183:2183))
        (PORT d[12] (2139:2139:2139) (2158:2158:2158))
        (PORT clk (2488:2488:2488) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2002:2002:2002))
        (PORT clk (2488:2488:2488) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2132:2132:2132))
        (PORT clk (2494:2494:2494) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2147:2147:2147) (2135:2135:2135))
        (PORT d[1] (2109:2109:2109) (2072:2072:2072))
        (PORT d[2] (2090:2090:2090) (2054:2054:2054))
        (PORT d[3] (2049:2049:2049) (2008:2008:2008))
        (PORT d[4] (2134:2134:2134) (2097:2097:2097))
        (PORT d[5] (1688:1688:1688) (1704:1704:1704))
        (PORT d[6] (2069:2069:2069) (2041:2041:2041))
        (PORT d[7] (2104:2104:2104) (2118:2118:2118))
        (PORT d[8] (2036:2036:2036) (1996:1996:1996))
        (PORT d[9] (1727:1727:1727) (1720:1720:1720))
        (PORT d[10] (1729:1729:1729) (1728:1728:1728))
        (PORT d[11] (1875:1875:1875) (1870:1870:1870))
        (PORT d[12] (1887:1887:1887) (1916:1916:1916))
        (PORT clk (2490:2490:2490) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2464:2464:2464))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1128:1128:1128))
        (PORT datab (1747:1747:1747) (1726:1726:1726))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1699:1699:1699) (1685:1685:1685))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1652:1652:1652))
        (PORT clk (2520:2520:2520) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2083:2083:2083))
        (PORT d[1] (2078:2078:2078) (2107:2107:2107))
        (PORT d[2] (1118:1118:1118) (1171:1171:1171))
        (PORT d[3] (1386:1386:1386) (1429:1429:1429))
        (PORT d[4] (1163:1163:1163) (1201:1201:1201))
        (PORT d[5] (1408:1408:1408) (1442:1442:1442))
        (PORT d[6] (1766:1766:1766) (1807:1807:1807))
        (PORT d[7] (1776:1776:1776) (1809:1809:1809))
        (PORT d[8] (1092:1092:1092) (1134:1134:1134))
        (PORT d[9] (1740:1740:1740) (1772:1772:1772))
        (PORT d[10] (1133:1133:1133) (1174:1174:1174))
        (PORT d[11] (1156:1156:1156) (1219:1219:1219))
        (PORT d[12] (1737:1737:1737) (1772:1772:1772))
        (PORT clk (2516:2516:2516) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1566:1566:1566))
        (PORT clk (2516:2516:2516) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (3921:3921:3921))
        (PORT clk (2522:2522:2522) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1434:1434:1434))
        (PORT d[1] (1390:1390:1390) (1389:1389:1389))
        (PORT d[2] (1419:1419:1419) (1421:1421:1421))
        (PORT d[3] (1791:1791:1791) (1782:1782:1782))
        (PORT d[4] (1474:1474:1474) (1489:1489:1489))
        (PORT d[5] (1378:1378:1378) (1370:1370:1370))
        (PORT d[6] (1384:1384:1384) (1356:1356:1356))
        (PORT d[7] (1344:1344:1344) (1349:1349:1349))
        (PORT d[8] (1366:1366:1366) (1358:1358:1358))
        (PORT d[9] (1315:1315:1315) (1304:1304:1304))
        (PORT d[10] (983:983:983) (981:981:981))
        (PORT d[11] (1332:1332:1332) (1318:1318:1318))
        (PORT d[12] (1433:1433:1433) (1428:1428:1428))
        (PORT clk (2518:2518:2518) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1178:1178:1178))
        (PORT clk (2519:2519:2519) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1137:1137:1137))
        (PORT d[1] (1431:1431:1431) (1448:1448:1448))
        (PORT d[2] (1425:1425:1425) (1428:1428:1428))
        (PORT d[3] (1939:1939:1939) (1937:1937:1937))
        (PORT d[4] (1444:1444:1444) (1451:1451:1451))
        (PORT d[5] (1691:1691:1691) (1694:1694:1694))
        (PORT d[6] (1799:1799:1799) (1833:1833:1833))
        (PORT d[7] (1756:1756:1756) (1771:1771:1771))
        (PORT d[8] (1810:1810:1810) (1840:1840:1840))
        (PORT d[9] (1777:1777:1777) (1790:1790:1790))
        (PORT d[10] (1485:1485:1485) (1507:1507:1507))
        (PORT d[11] (1515:1515:1515) (1547:1547:1547))
        (PORT d[12] (1800:1800:1800) (1824:1824:1824))
        (PORT clk (2515:2515:2515) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (1656:1656:1656))
        (PORT clk (2515:2515:2515) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2126:2126:2126))
        (PORT clk (2521:2521:2521) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1710:1710:1710))
        (PORT d[1] (1727:1727:1727) (1698:1698:1698))
        (PORT d[2] (1729:1729:1729) (1695:1695:1695))
        (PORT d[3] (1740:1740:1740) (1705:1705:1705))
        (PORT d[4] (1762:1762:1762) (1728:1728:1728))
        (PORT d[5] (1766:1766:1766) (1743:1743:1743))
        (PORT d[6] (1696:1696:1696) (1671:1671:1671))
        (PORT d[7] (1719:1719:1719) (1688:1688:1688))
        (PORT d[8] (1811:1811:1811) (1779:1779:1779))
        (PORT d[9] (1796:1796:1796) (1763:1763:1763))
        (PORT d[10] (1492:1492:1492) (1472:1472:1472))
        (PORT d[11] (1551:1551:1551) (1549:1549:1549))
        (PORT d[12] (1769:1769:1769) (1731:1731:1731))
        (PORT clk (2517:2517:2517) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (1250:1250:1250) (1211:1211:1211))
        (PORT datac (1062:1062:1062) (1100:1100:1100))
        (PORT datad (1016:1016:1016) (1012:1012:1012))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1446:1446:1446))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (726:726:726) (734:734:734))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SCLK_out\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (557:557:557))
        (PORT datab (498:498:498) (561:561:561))
        (PORT datad (733:733:733) (770:770:770))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SCLK_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (827:827:827))
        (PORT datab (755:755:755) (815:815:815))
        (PORT datac (730:730:730) (766:766:766))
        (PORT datad (779:779:779) (814:814:814))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SCLK_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (814:814:814))
        (PORT datab (752:752:752) (812:812:812))
        (PORT datac (724:724:724) (780:780:780))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (479:479:479) (543:543:543))
        (PORT datad (301:301:301) (387:387:387))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (589:589:589))
        (PORT datab (321:321:321) (410:410:410))
        (PORT datac (333:333:333) (429:429:429))
        (PORT datad (217:217:217) (244:244:244))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (817:817:817))
        (PORT datab (488:488:488) (497:497:497))
        (PORT datad (696:696:696) (726:726:726))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datac (293:293:293) (384:384:384))
        (PORT datad (393:393:393) (395:395:395))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SCLK\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4934:4934:4934) (4660:4660:4660))
        (PORT ena (1389:1389:1389) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|I2C_SCLK\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (456:456:456))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (692:692:692) (714:714:714))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
