
update_firmware_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d70  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .run_in_ram   0000024c  08000e7c  08000e7c  00010e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 run_in_ram    0000017c  080010c8  080010c8  000110c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000020  08001244  08001244  00011244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08001264  08001264  00020414  2**0
                  CONTENTS
  6 .ARM          00000000  08001264  08001264  00020414  2**0
                  CONTENTS
  7 .preinit_array 00000000  08001264  08001264  00020414  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  08001264  08001264  00011264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  08001268  08001268  00011268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         00000014  20000000  0800126c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .vector_table 00000400  20000014  08001280  00020014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          00001020  20000414  08001680  00020414  2**2
                  ALLOC
 13 ._user_heap_stack 00000604  20001434  08001680  00021434  2**0
                  ALLOC
 14 .ARM.attributes 00000029  00000000  00000000  00020414  2**0
                  CONTENTS, READONLY
 15 .debug_info   00003a96  00000000  00000000  0002043d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000106c  00000000  00000000  00023ed3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000450  00000000  00000000  00024f40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 000003c8  00000000  00000000  00025390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00016058  00000000  00000000  00025758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000048e2  00000000  00000000  0003b7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0007ec8a  00000000  00000000  00040092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000053  00000000  00000000  000bed1c  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00000f94  00000000  00000000  000bed70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000414 	.word	0x20000414
 8000128:	00000000 	.word	0x00000000
 800012c:	08000e64 	.word	0x08000e64

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000418 	.word	0x20000418
 8000148:	08000e64 	.word	0x08000e64

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 f8f9 	bl	8000348 <HAL_Init>

  /* USER CODE BEGIN Init */
  move_vector_table_to_RAM();
 8000156:	f000 ffb7 	bl	80010c8 <move_vector_table_to_RAM>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800015a:	f000 f817 	bl	800018c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015e:	f000 f851 	bl	8000204 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  MX_USART_Init();
 8000162:	f000 ffcd 	bl	8001100 <MX_USART_Init>
  setup_GPIOA();
 8000166:	f000 ffe1 	bl	800112c <setup_GPIOA>
  setup_USART1();
 800016a:	f000 fff7 	bl	800115c <setup_USART1>
  setup_DMA1();
 800016e:	f001 f833 	bl	80011d8 <setup_DMA1>
  uint32_t *system_tick = (uint32_t*)0xe000e010;
 8000172:	4b05      	ldr	r3, [pc, #20]	; (8000188 <main+0x3c>)
 8000174:	607b      	str	r3, [r7, #4]
  *system_tick &= ~(1 << 1);
 8000176:	687b      	ldr	r3, [r7, #4]
 8000178:	681b      	ldr	r3, [r3, #0]
 800017a:	f023 0202 	bic.w	r2, r3, #2
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	update_firmware();
 8000182:	f000 ff5b 	bl	800103c <update_firmware>
 8000186:	e7fc      	b.n	8000182 <main+0x36>
 8000188:	e000e010 	.word	0xe000e010

0800018c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800018c:	b580      	push	{r7, lr}
 800018e:	b090      	sub	sp, #64	; 0x40
 8000190:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000192:	f107 0318 	add.w	r3, r7, #24
 8000196:	2228      	movs	r2, #40	; 0x28
 8000198:	2100      	movs	r1, #0
 800019a:	4618      	mov	r0, r3
 800019c:	f000 fe5a 	bl	8000e54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001a0:	1d3b      	adds	r3, r7, #4
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
 80001a6:	605a      	str	r2, [r3, #4]
 80001a8:	609a      	str	r2, [r3, #8]
 80001aa:	60da      	str	r2, [r3, #12]
 80001ac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001ae:	2302      	movs	r3, #2
 80001b0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001b2:	2301      	movs	r3, #1
 80001b4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001b6:	2310      	movs	r3, #16
 80001b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001ba:	2300      	movs	r3, #0
 80001bc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001be:	f107 0318 	add.w	r3, r7, #24
 80001c2:	4618      	mov	r0, r3
 80001c4:	f000 fa2c 	bl	8000620 <HAL_RCC_OscConfig>
 80001c8:	4603      	mov	r3, r0
 80001ca:	2b00      	cmp	r3, #0
 80001cc:	d001      	beq.n	80001d2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001ce:	f000 f82f 	bl	8000230 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001d2:	230f      	movs	r3, #15
 80001d4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001d6:	2300      	movs	r3, #0
 80001d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001da:	2300      	movs	r3, #0
 80001dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001de:	2300      	movs	r3, #0
 80001e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001e2:	2300      	movs	r3, #0
 80001e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2100      	movs	r1, #0
 80001ea:	4618      	mov	r0, r3
 80001ec:	f000 fc98 	bl	8000b20 <HAL_RCC_ClockConfig>
 80001f0:	4603      	mov	r3, r0
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	d001      	beq.n	80001fa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80001f6:	f000 f81b 	bl	8000230 <Error_Handler>
  }
}
 80001fa:	bf00      	nop
 80001fc:	3740      	adds	r7, #64	; 0x40
 80001fe:	46bd      	mov	sp, r7
 8000200:	bd80      	pop	{r7, pc}
	...

08000204 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800020a:	4b08      	ldr	r3, [pc, #32]	; (800022c <MX_GPIO_Init+0x28>)
 800020c:	699b      	ldr	r3, [r3, #24]
 800020e:	4a07      	ldr	r2, [pc, #28]	; (800022c <MX_GPIO_Init+0x28>)
 8000210:	f043 0304 	orr.w	r3, r3, #4
 8000214:	6193      	str	r3, [r2, #24]
 8000216:	4b05      	ldr	r3, [pc, #20]	; (800022c <MX_GPIO_Init+0x28>)
 8000218:	699b      	ldr	r3, [r3, #24]
 800021a:	f003 0304 	and.w	r3, r3, #4
 800021e:	607b      	str	r3, [r7, #4]
 8000220:	687b      	ldr	r3, [r7, #4]

}
 8000222:	bf00      	nop
 8000224:	370c      	adds	r7, #12
 8000226:	46bd      	mov	sp, r7
 8000228:	bc80      	pop	{r7}
 800022a:	4770      	bx	lr
 800022c:	40021000 	.word	0x40021000

08000230 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000230:	b480      	push	{r7}
 8000232:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000234:	b672      	cpsid	i
}
 8000236:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000238:	e7fe      	b.n	8000238 <Error_Handler+0x8>
	...

0800023c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800023c:	b480      	push	{r7}
 800023e:	b085      	sub	sp, #20
 8000240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000242:	4b15      	ldr	r3, [pc, #84]	; (8000298 <HAL_MspInit+0x5c>)
 8000244:	699b      	ldr	r3, [r3, #24]
 8000246:	4a14      	ldr	r2, [pc, #80]	; (8000298 <HAL_MspInit+0x5c>)
 8000248:	f043 0301 	orr.w	r3, r3, #1
 800024c:	6193      	str	r3, [r2, #24]
 800024e:	4b12      	ldr	r3, [pc, #72]	; (8000298 <HAL_MspInit+0x5c>)
 8000250:	699b      	ldr	r3, [r3, #24]
 8000252:	f003 0301 	and.w	r3, r3, #1
 8000256:	60bb      	str	r3, [r7, #8]
 8000258:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800025a:	4b0f      	ldr	r3, [pc, #60]	; (8000298 <HAL_MspInit+0x5c>)
 800025c:	69db      	ldr	r3, [r3, #28]
 800025e:	4a0e      	ldr	r2, [pc, #56]	; (8000298 <HAL_MspInit+0x5c>)
 8000260:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000264:	61d3      	str	r3, [r2, #28]
 8000266:	4b0c      	ldr	r3, [pc, #48]	; (8000298 <HAL_MspInit+0x5c>)
 8000268:	69db      	ldr	r3, [r3, #28]
 800026a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800026e:	607b      	str	r3, [r7, #4]
 8000270:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000272:	4b0a      	ldr	r3, [pc, #40]	; (800029c <HAL_MspInit+0x60>)
 8000274:	685b      	ldr	r3, [r3, #4]
 8000276:	60fb      	str	r3, [r7, #12]
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800027e:	60fb      	str	r3, [r7, #12]
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000286:	60fb      	str	r3, [r7, #12]
 8000288:	4a04      	ldr	r2, [pc, #16]	; (800029c <HAL_MspInit+0x60>)
 800028a:	68fb      	ldr	r3, [r7, #12]
 800028c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800028e:	bf00      	nop
 8000290:	3714      	adds	r7, #20
 8000292:	46bd      	mov	sp, r7
 8000294:	bc80      	pop	{r7}
 8000296:	4770      	bx	lr
 8000298:	40021000 	.word	0x40021000
 800029c:	40010000 	.word	0x40010000

080002a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80002a4:	e7fe      	b.n	80002a4 <NMI_Handler+0x4>

080002a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002a6:	b480      	push	{r7}
 80002a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002aa:	e7fe      	b.n	80002aa <HardFault_Handler+0x4>

080002ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002b0:	e7fe      	b.n	80002b0 <MemManage_Handler+0x4>

080002b2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002b2:	b480      	push	{r7}
 80002b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002b6:	e7fe      	b.n	80002b6 <BusFault_Handler+0x4>

080002b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002b8:	b480      	push	{r7}
 80002ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002bc:	e7fe      	b.n	80002bc <UsageFault_Handler+0x4>

080002be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002be:	b480      	push	{r7}
 80002c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002c2:	bf00      	nop
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bc80      	pop	{r7}
 80002c8:	4770      	bx	lr

080002ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002ca:	b480      	push	{r7}
 80002cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80002ce:	bf00      	nop
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bc80      	pop	{r7}
 80002d4:	4770      	bx	lr

080002d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80002d6:	b480      	push	{r7}
 80002d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80002da:	bf00      	nop
 80002dc:	46bd      	mov	sp, r7
 80002de:	bc80      	pop	{r7}
 80002e0:	4770      	bx	lr

080002e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80002e2:	b580      	push	{r7, lr}
 80002e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80002e6:	f000 f875 	bl	80003d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80002ea:	bf00      	nop
 80002ec:	bd80      	pop	{r7, pc}

080002ee <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002ee:	b480      	push	{r7}
 80002f0:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80002f2:	bf00      	nop
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bc80      	pop	{r7}
 80002f8:	4770      	bx	lr
	...

080002fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002fc:	480c      	ldr	r0, [pc, #48]	; (8000330 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80002fe:	490d      	ldr	r1, [pc, #52]	; (8000334 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000300:	4a0d      	ldr	r2, [pc, #52]	; (8000338 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000304:	e002      	b.n	800030c <LoopCopyDataInit>

08000306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800030a:	3304      	adds	r3, #4

0800030c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800030c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800030e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000310:	d3f9      	bcc.n	8000306 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000312:	4a0a      	ldr	r2, [pc, #40]	; (800033c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000314:	4c0a      	ldr	r4, [pc, #40]	; (8000340 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000318:	e001      	b.n	800031e <LoopFillZerobss>

0800031a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800031a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800031c:	3204      	adds	r2, #4

0800031e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800031e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000320:	d3fb      	bcc.n	800031a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000322:	f7ff ffe4 	bl	80002ee <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000326:	f000 fd63 	bl	8000df0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800032a:	f7ff ff0f 	bl	800014c <main>
  bx lr
 800032e:	4770      	bx	lr
  ldr r0, =_sdata
 8000330:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000334:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000338:	0800126c 	.word	0x0800126c
  ldr r2, =_sbss
 800033c:	20000414 	.word	0x20000414
  ldr r4, =_ebss
 8000340:	20001434 	.word	0x20001434

08000344 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000344:	e7fe      	b.n	8000344 <ADC1_2_IRQHandler>
	...

08000348 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800034c:	4b08      	ldr	r3, [pc, #32]	; (8000370 <HAL_Init+0x28>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	4a07      	ldr	r2, [pc, #28]	; (8000370 <HAL_Init+0x28>)
 8000352:	f043 0310 	orr.w	r3, r3, #16
 8000356:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000358:	2003      	movs	r0, #3
 800035a:	f000 f907 	bl	800056c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800035e:	2000      	movs	r0, #0
 8000360:	f000 f808 	bl	8000374 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000364:	f7ff ff6a 	bl	800023c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000368:	2300      	movs	r3, #0
}
 800036a:	4618      	mov	r0, r3
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	40022000 	.word	0x40022000

08000374 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800037c:	4b12      	ldr	r3, [pc, #72]	; (80003c8 <HAL_InitTick+0x54>)
 800037e:	681a      	ldr	r2, [r3, #0]
 8000380:	4b12      	ldr	r3, [pc, #72]	; (80003cc <HAL_InitTick+0x58>)
 8000382:	781b      	ldrb	r3, [r3, #0]
 8000384:	4619      	mov	r1, r3
 8000386:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800038a:	fbb3 f3f1 	udiv	r3, r3, r1
 800038e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000392:	4618      	mov	r0, r3
 8000394:	f000 f911 	bl	80005ba <HAL_SYSTICK_Config>
 8000398:	4603      	mov	r3, r0
 800039a:	2b00      	cmp	r3, #0
 800039c:	d001      	beq.n	80003a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800039e:	2301      	movs	r3, #1
 80003a0:	e00e      	b.n	80003c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	2b0f      	cmp	r3, #15
 80003a6:	d80a      	bhi.n	80003be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80003a8:	2200      	movs	r2, #0
 80003aa:	6879      	ldr	r1, [r7, #4]
 80003ac:	f04f 30ff 	mov.w	r0, #4294967295
 80003b0:	f000 f8e7 	bl	8000582 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80003b4:	4a06      	ldr	r2, [pc, #24]	; (80003d0 <HAL_InitTick+0x5c>)
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80003ba:	2300      	movs	r3, #0
 80003bc:	e000      	b.n	80003c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80003be:	2301      	movs	r3, #1
}
 80003c0:	4618      	mov	r0, r3
 80003c2:	3708      	adds	r7, #8
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	20000008 	.word	0x20000008
 80003cc:	20000010 	.word	0x20000010
 80003d0:	2000000c 	.word	0x2000000c

080003d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80003d8:	4b05      	ldr	r3, [pc, #20]	; (80003f0 <HAL_IncTick+0x1c>)
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	461a      	mov	r2, r3
 80003de:	4b05      	ldr	r3, [pc, #20]	; (80003f4 <HAL_IncTick+0x20>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	4413      	add	r3, r2
 80003e4:	4a03      	ldr	r2, [pc, #12]	; (80003f4 <HAL_IncTick+0x20>)
 80003e6:	6013      	str	r3, [r2, #0]
}
 80003e8:	bf00      	nop
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bc80      	pop	{r7}
 80003ee:	4770      	bx	lr
 80003f0:	20000010 	.word	0x20000010
 80003f4:	20001430 	.word	0x20001430

080003f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  return uwTick;
 80003fc:	4b02      	ldr	r3, [pc, #8]	; (8000408 <HAL_GetTick+0x10>)
 80003fe:	681b      	ldr	r3, [r3, #0]
}
 8000400:	4618      	mov	r0, r3
 8000402:	46bd      	mov	sp, r7
 8000404:	bc80      	pop	{r7}
 8000406:	4770      	bx	lr
 8000408:	20001430 	.word	0x20001430

0800040c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800040c:	b480      	push	{r7}
 800040e:	b085      	sub	sp, #20
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	f003 0307 	and.w	r3, r3, #7
 800041a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800041c:	4b0c      	ldr	r3, [pc, #48]	; (8000450 <__NVIC_SetPriorityGrouping+0x44>)
 800041e:	68db      	ldr	r3, [r3, #12]
 8000420:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000422:	68ba      	ldr	r2, [r7, #8]
 8000424:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000428:	4013      	ands	r3, r2
 800042a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000430:	68bb      	ldr	r3, [r7, #8]
 8000432:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000434:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000438:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800043c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800043e:	4a04      	ldr	r2, [pc, #16]	; (8000450 <__NVIC_SetPriorityGrouping+0x44>)
 8000440:	68bb      	ldr	r3, [r7, #8]
 8000442:	60d3      	str	r3, [r2, #12]
}
 8000444:	bf00      	nop
 8000446:	3714      	adds	r7, #20
 8000448:	46bd      	mov	sp, r7
 800044a:	bc80      	pop	{r7}
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop
 8000450:	e000ed00 	.word	0xe000ed00

08000454 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000458:	4b04      	ldr	r3, [pc, #16]	; (800046c <__NVIC_GetPriorityGrouping+0x18>)
 800045a:	68db      	ldr	r3, [r3, #12]
 800045c:	0a1b      	lsrs	r3, r3, #8
 800045e:	f003 0307 	and.w	r3, r3, #7
}
 8000462:	4618      	mov	r0, r3
 8000464:	46bd      	mov	sp, r7
 8000466:	bc80      	pop	{r7}
 8000468:	4770      	bx	lr
 800046a:	bf00      	nop
 800046c:	e000ed00 	.word	0xe000ed00

08000470 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000470:	b480      	push	{r7}
 8000472:	b083      	sub	sp, #12
 8000474:	af00      	add	r7, sp, #0
 8000476:	4603      	mov	r3, r0
 8000478:	6039      	str	r1, [r7, #0]
 800047a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800047c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000480:	2b00      	cmp	r3, #0
 8000482:	db0a      	blt.n	800049a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000484:	683b      	ldr	r3, [r7, #0]
 8000486:	b2da      	uxtb	r2, r3
 8000488:	490c      	ldr	r1, [pc, #48]	; (80004bc <__NVIC_SetPriority+0x4c>)
 800048a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800048e:	0112      	lsls	r2, r2, #4
 8000490:	b2d2      	uxtb	r2, r2
 8000492:	440b      	add	r3, r1
 8000494:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000498:	e00a      	b.n	80004b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800049a:	683b      	ldr	r3, [r7, #0]
 800049c:	b2da      	uxtb	r2, r3
 800049e:	4908      	ldr	r1, [pc, #32]	; (80004c0 <__NVIC_SetPriority+0x50>)
 80004a0:	79fb      	ldrb	r3, [r7, #7]
 80004a2:	f003 030f 	and.w	r3, r3, #15
 80004a6:	3b04      	subs	r3, #4
 80004a8:	0112      	lsls	r2, r2, #4
 80004aa:	b2d2      	uxtb	r2, r2
 80004ac:	440b      	add	r3, r1
 80004ae:	761a      	strb	r2, [r3, #24]
}
 80004b0:	bf00      	nop
 80004b2:	370c      	adds	r7, #12
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bc80      	pop	{r7}
 80004b8:	4770      	bx	lr
 80004ba:	bf00      	nop
 80004bc:	e000e100 	.word	0xe000e100
 80004c0:	e000ed00 	.word	0xe000ed00

080004c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80004c4:	b480      	push	{r7}
 80004c6:	b089      	sub	sp, #36	; 0x24
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	60f8      	str	r0, [r7, #12]
 80004cc:	60b9      	str	r1, [r7, #8]
 80004ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	f003 0307 	and.w	r3, r3, #7
 80004d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80004d8:	69fb      	ldr	r3, [r7, #28]
 80004da:	f1c3 0307 	rsb	r3, r3, #7
 80004de:	2b04      	cmp	r3, #4
 80004e0:	bf28      	it	cs
 80004e2:	2304      	movcs	r3, #4
 80004e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80004e6:	69fb      	ldr	r3, [r7, #28]
 80004e8:	3304      	adds	r3, #4
 80004ea:	2b06      	cmp	r3, #6
 80004ec:	d902      	bls.n	80004f4 <NVIC_EncodePriority+0x30>
 80004ee:	69fb      	ldr	r3, [r7, #28]
 80004f0:	3b03      	subs	r3, #3
 80004f2:	e000      	b.n	80004f6 <NVIC_EncodePriority+0x32>
 80004f4:	2300      	movs	r3, #0
 80004f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004f8:	f04f 32ff 	mov.w	r2, #4294967295
 80004fc:	69bb      	ldr	r3, [r7, #24]
 80004fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000502:	43da      	mvns	r2, r3
 8000504:	68bb      	ldr	r3, [r7, #8]
 8000506:	401a      	ands	r2, r3
 8000508:	697b      	ldr	r3, [r7, #20]
 800050a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800050c:	f04f 31ff 	mov.w	r1, #4294967295
 8000510:	697b      	ldr	r3, [r7, #20]
 8000512:	fa01 f303 	lsl.w	r3, r1, r3
 8000516:	43d9      	mvns	r1, r3
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800051c:	4313      	orrs	r3, r2
         );
}
 800051e:	4618      	mov	r0, r3
 8000520:	3724      	adds	r7, #36	; 0x24
 8000522:	46bd      	mov	sp, r7
 8000524:	bc80      	pop	{r7}
 8000526:	4770      	bx	lr

08000528 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	3b01      	subs	r3, #1
 8000534:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000538:	d301      	bcc.n	800053e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800053a:	2301      	movs	r3, #1
 800053c:	e00f      	b.n	800055e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800053e:	4a0a      	ldr	r2, [pc, #40]	; (8000568 <SysTick_Config+0x40>)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	3b01      	subs	r3, #1
 8000544:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000546:	210f      	movs	r1, #15
 8000548:	f04f 30ff 	mov.w	r0, #4294967295
 800054c:	f7ff ff90 	bl	8000470 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000550:	4b05      	ldr	r3, [pc, #20]	; (8000568 <SysTick_Config+0x40>)
 8000552:	2200      	movs	r2, #0
 8000554:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000556:	4b04      	ldr	r3, [pc, #16]	; (8000568 <SysTick_Config+0x40>)
 8000558:	2207      	movs	r2, #7
 800055a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800055c:	2300      	movs	r3, #0
}
 800055e:	4618      	mov	r0, r3
 8000560:	3708      	adds	r7, #8
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	e000e010 	.word	0xe000e010

0800056c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000574:	6878      	ldr	r0, [r7, #4]
 8000576:	f7ff ff49 	bl	800040c <__NVIC_SetPriorityGrouping>
}
 800057a:	bf00      	nop
 800057c:	3708      	adds	r7, #8
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}

08000582 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000582:	b580      	push	{r7, lr}
 8000584:	b086      	sub	sp, #24
 8000586:	af00      	add	r7, sp, #0
 8000588:	4603      	mov	r3, r0
 800058a:	60b9      	str	r1, [r7, #8]
 800058c:	607a      	str	r2, [r7, #4]
 800058e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000590:	2300      	movs	r3, #0
 8000592:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000594:	f7ff ff5e 	bl	8000454 <__NVIC_GetPriorityGrouping>
 8000598:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800059a:	687a      	ldr	r2, [r7, #4]
 800059c:	68b9      	ldr	r1, [r7, #8]
 800059e:	6978      	ldr	r0, [r7, #20]
 80005a0:	f7ff ff90 	bl	80004c4 <NVIC_EncodePriority>
 80005a4:	4602      	mov	r2, r0
 80005a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80005aa:	4611      	mov	r1, r2
 80005ac:	4618      	mov	r0, r3
 80005ae:	f7ff ff5f 	bl	8000470 <__NVIC_SetPriority>
}
 80005b2:	bf00      	nop
 80005b4:	3718      	adds	r7, #24
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}

080005ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80005ba:	b580      	push	{r7, lr}
 80005bc:	b082      	sub	sp, #8
 80005be:	af00      	add	r7, sp, #0
 80005c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80005c2:	6878      	ldr	r0, [r7, #4]
 80005c4:	f7ff ffb0 	bl	8000528 <SysTick_Config>
 80005c8:	4603      	mov	r3, r0
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	3708      	adds	r7, #8
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
	...

080005d4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80005da:	2300      	movs	r3, #0
 80005dc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80005de:	4b0d      	ldr	r3, [pc, #52]	; (8000614 <HAL_FLASH_Unlock+0x40>)
 80005e0:	691b      	ldr	r3, [r3, #16]
 80005e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d00d      	beq.n	8000606 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80005ea:	4b0a      	ldr	r3, [pc, #40]	; (8000614 <HAL_FLASH_Unlock+0x40>)
 80005ec:	4a0a      	ldr	r2, [pc, #40]	; (8000618 <HAL_FLASH_Unlock+0x44>)
 80005ee:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80005f0:	4b08      	ldr	r3, [pc, #32]	; (8000614 <HAL_FLASH_Unlock+0x40>)
 80005f2:	4a0a      	ldr	r2, [pc, #40]	; (800061c <HAL_FLASH_Unlock+0x48>)
 80005f4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80005f6:	4b07      	ldr	r3, [pc, #28]	; (8000614 <HAL_FLASH_Unlock+0x40>)
 80005f8:	691b      	ldr	r3, [r3, #16]
 80005fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8000602:	2301      	movs	r3, #1
 8000604:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8000606:	79fb      	ldrb	r3, [r7, #7]
}
 8000608:	4618      	mov	r0, r3
 800060a:	370c      	adds	r7, #12
 800060c:	46bd      	mov	sp, r7
 800060e:	bc80      	pop	{r7}
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	40022000 	.word	0x40022000
 8000618:	45670123 	.word	0x45670123
 800061c:	cdef89ab 	.word	0xcdef89ab

08000620 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b086      	sub	sp, #24
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d101      	bne.n	8000632 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800062e:	2301      	movs	r3, #1
 8000630:	e26c      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	f003 0301 	and.w	r3, r3, #1
 800063a:	2b00      	cmp	r3, #0
 800063c:	f000 8087 	beq.w	800074e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000640:	4b92      	ldr	r3, [pc, #584]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 8000642:	685b      	ldr	r3, [r3, #4]
 8000644:	f003 030c 	and.w	r3, r3, #12
 8000648:	2b04      	cmp	r3, #4
 800064a:	d00c      	beq.n	8000666 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800064c:	4b8f      	ldr	r3, [pc, #572]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 800064e:	685b      	ldr	r3, [r3, #4]
 8000650:	f003 030c 	and.w	r3, r3, #12
 8000654:	2b08      	cmp	r3, #8
 8000656:	d112      	bne.n	800067e <HAL_RCC_OscConfig+0x5e>
 8000658:	4b8c      	ldr	r3, [pc, #560]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 800065a:	685b      	ldr	r3, [r3, #4]
 800065c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000660:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000664:	d10b      	bne.n	800067e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000666:	4b89      	ldr	r3, [pc, #548]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800066e:	2b00      	cmp	r3, #0
 8000670:	d06c      	beq.n	800074c <HAL_RCC_OscConfig+0x12c>
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	685b      	ldr	r3, [r3, #4]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d168      	bne.n	800074c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800067a:	2301      	movs	r3, #1
 800067c:	e246      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	685b      	ldr	r3, [r3, #4]
 8000682:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000686:	d106      	bne.n	8000696 <HAL_RCC_OscConfig+0x76>
 8000688:	4b80      	ldr	r3, [pc, #512]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a7f      	ldr	r2, [pc, #508]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 800068e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000692:	6013      	str	r3, [r2, #0]
 8000694:	e02e      	b.n	80006f4 <HAL_RCC_OscConfig+0xd4>
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	685b      	ldr	r3, [r3, #4]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d10c      	bne.n	80006b8 <HAL_RCC_OscConfig+0x98>
 800069e:	4b7b      	ldr	r3, [pc, #492]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a7a      	ldr	r2, [pc, #488]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80006a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006a8:	6013      	str	r3, [r2, #0]
 80006aa:	4b78      	ldr	r3, [pc, #480]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	4a77      	ldr	r2, [pc, #476]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80006b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006b4:	6013      	str	r3, [r2, #0]
 80006b6:	e01d      	b.n	80006f4 <HAL_RCC_OscConfig+0xd4>
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	685b      	ldr	r3, [r3, #4]
 80006bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80006c0:	d10c      	bne.n	80006dc <HAL_RCC_OscConfig+0xbc>
 80006c2:	4b72      	ldr	r3, [pc, #456]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a71      	ldr	r2, [pc, #452]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80006c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80006cc:	6013      	str	r3, [r2, #0]
 80006ce:	4b6f      	ldr	r3, [pc, #444]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	4a6e      	ldr	r2, [pc, #440]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80006d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006d8:	6013      	str	r3, [r2, #0]
 80006da:	e00b      	b.n	80006f4 <HAL_RCC_OscConfig+0xd4>
 80006dc:	4b6b      	ldr	r3, [pc, #428]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4a6a      	ldr	r2, [pc, #424]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80006e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006e6:	6013      	str	r3, [r2, #0]
 80006e8:	4b68      	ldr	r3, [pc, #416]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a67      	ldr	r2, [pc, #412]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80006ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006f2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d013      	beq.n	8000724 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80006fc:	f7ff fe7c 	bl	80003f8 <HAL_GetTick>
 8000700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000702:	e008      	b.n	8000716 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000704:	f7ff fe78 	bl	80003f8 <HAL_GetTick>
 8000708:	4602      	mov	r2, r0
 800070a:	693b      	ldr	r3, [r7, #16]
 800070c:	1ad3      	subs	r3, r2, r3
 800070e:	2b64      	cmp	r3, #100	; 0x64
 8000710:	d901      	bls.n	8000716 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000712:	2303      	movs	r3, #3
 8000714:	e1fa      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000716:	4b5d      	ldr	r3, [pc, #372]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800071e:	2b00      	cmp	r3, #0
 8000720:	d0f0      	beq.n	8000704 <HAL_RCC_OscConfig+0xe4>
 8000722:	e014      	b.n	800074e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000724:	f7ff fe68 	bl	80003f8 <HAL_GetTick>
 8000728:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800072a:	e008      	b.n	800073e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800072c:	f7ff fe64 	bl	80003f8 <HAL_GetTick>
 8000730:	4602      	mov	r2, r0
 8000732:	693b      	ldr	r3, [r7, #16]
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	2b64      	cmp	r3, #100	; 0x64
 8000738:	d901      	bls.n	800073e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800073a:	2303      	movs	r3, #3
 800073c:	e1e6      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800073e:	4b53      	ldr	r3, [pc, #332]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000746:	2b00      	cmp	r3, #0
 8000748:	d1f0      	bne.n	800072c <HAL_RCC_OscConfig+0x10c>
 800074a:	e000      	b.n	800074e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800074c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	f003 0302 	and.w	r3, r3, #2
 8000756:	2b00      	cmp	r3, #0
 8000758:	d063      	beq.n	8000822 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800075a:	4b4c      	ldr	r3, [pc, #304]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	f003 030c 	and.w	r3, r3, #12
 8000762:	2b00      	cmp	r3, #0
 8000764:	d00b      	beq.n	800077e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000766:	4b49      	ldr	r3, [pc, #292]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 8000768:	685b      	ldr	r3, [r3, #4]
 800076a:	f003 030c 	and.w	r3, r3, #12
 800076e:	2b08      	cmp	r3, #8
 8000770:	d11c      	bne.n	80007ac <HAL_RCC_OscConfig+0x18c>
 8000772:	4b46      	ldr	r3, [pc, #280]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d116      	bne.n	80007ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800077e:	4b43      	ldr	r3, [pc, #268]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	f003 0302 	and.w	r3, r3, #2
 8000786:	2b00      	cmp	r3, #0
 8000788:	d005      	beq.n	8000796 <HAL_RCC_OscConfig+0x176>
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	691b      	ldr	r3, [r3, #16]
 800078e:	2b01      	cmp	r3, #1
 8000790:	d001      	beq.n	8000796 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000792:	2301      	movs	r3, #1
 8000794:	e1ba      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000796:	4b3d      	ldr	r3, [pc, #244]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	695b      	ldr	r3, [r3, #20]
 80007a2:	00db      	lsls	r3, r3, #3
 80007a4:	4939      	ldr	r1, [pc, #228]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80007a6:	4313      	orrs	r3, r2
 80007a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80007aa:	e03a      	b.n	8000822 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	691b      	ldr	r3, [r3, #16]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d020      	beq.n	80007f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80007b4:	4b36      	ldr	r3, [pc, #216]	; (8000890 <HAL_RCC_OscConfig+0x270>)
 80007b6:	2201      	movs	r2, #1
 80007b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007ba:	f7ff fe1d 	bl	80003f8 <HAL_GetTick>
 80007be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80007c0:	e008      	b.n	80007d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80007c2:	f7ff fe19 	bl	80003f8 <HAL_GetTick>
 80007c6:	4602      	mov	r2, r0
 80007c8:	693b      	ldr	r3, [r7, #16]
 80007ca:	1ad3      	subs	r3, r2, r3
 80007cc:	2b02      	cmp	r3, #2
 80007ce:	d901      	bls.n	80007d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80007d0:	2303      	movs	r3, #3
 80007d2:	e19b      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80007d4:	4b2d      	ldr	r3, [pc, #180]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f003 0302 	and.w	r3, r3, #2
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d0f0      	beq.n	80007c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80007e0:	4b2a      	ldr	r3, [pc, #168]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	695b      	ldr	r3, [r3, #20]
 80007ec:	00db      	lsls	r3, r3, #3
 80007ee:	4927      	ldr	r1, [pc, #156]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 80007f0:	4313      	orrs	r3, r2
 80007f2:	600b      	str	r3, [r1, #0]
 80007f4:	e015      	b.n	8000822 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80007f6:	4b26      	ldr	r3, [pc, #152]	; (8000890 <HAL_RCC_OscConfig+0x270>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007fc:	f7ff fdfc 	bl	80003f8 <HAL_GetTick>
 8000800:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000802:	e008      	b.n	8000816 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000804:	f7ff fdf8 	bl	80003f8 <HAL_GetTick>
 8000808:	4602      	mov	r2, r0
 800080a:	693b      	ldr	r3, [r7, #16]
 800080c:	1ad3      	subs	r3, r2, r3
 800080e:	2b02      	cmp	r3, #2
 8000810:	d901      	bls.n	8000816 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000812:	2303      	movs	r3, #3
 8000814:	e17a      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000816:	4b1d      	ldr	r3, [pc, #116]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	f003 0302 	and.w	r3, r3, #2
 800081e:	2b00      	cmp	r3, #0
 8000820:	d1f0      	bne.n	8000804 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	f003 0308 	and.w	r3, r3, #8
 800082a:	2b00      	cmp	r3, #0
 800082c:	d03a      	beq.n	80008a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	699b      	ldr	r3, [r3, #24]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d019      	beq.n	800086a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000836:	4b17      	ldr	r3, [pc, #92]	; (8000894 <HAL_RCC_OscConfig+0x274>)
 8000838:	2201      	movs	r2, #1
 800083a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800083c:	f7ff fddc 	bl	80003f8 <HAL_GetTick>
 8000840:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000842:	e008      	b.n	8000856 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000844:	f7ff fdd8 	bl	80003f8 <HAL_GetTick>
 8000848:	4602      	mov	r2, r0
 800084a:	693b      	ldr	r3, [r7, #16]
 800084c:	1ad3      	subs	r3, r2, r3
 800084e:	2b02      	cmp	r3, #2
 8000850:	d901      	bls.n	8000856 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000852:	2303      	movs	r3, #3
 8000854:	e15a      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000856:	4b0d      	ldr	r3, [pc, #52]	; (800088c <HAL_RCC_OscConfig+0x26c>)
 8000858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800085a:	f003 0302 	and.w	r3, r3, #2
 800085e:	2b00      	cmp	r3, #0
 8000860:	d0f0      	beq.n	8000844 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000862:	2001      	movs	r0, #1
 8000864:	f000 faa6 	bl	8000db4 <RCC_Delay>
 8000868:	e01c      	b.n	80008a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800086a:	4b0a      	ldr	r3, [pc, #40]	; (8000894 <HAL_RCC_OscConfig+0x274>)
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000870:	f7ff fdc2 	bl	80003f8 <HAL_GetTick>
 8000874:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000876:	e00f      	b.n	8000898 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000878:	f7ff fdbe 	bl	80003f8 <HAL_GetTick>
 800087c:	4602      	mov	r2, r0
 800087e:	693b      	ldr	r3, [r7, #16]
 8000880:	1ad3      	subs	r3, r2, r3
 8000882:	2b02      	cmp	r3, #2
 8000884:	d908      	bls.n	8000898 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000886:	2303      	movs	r3, #3
 8000888:	e140      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
 800088a:	bf00      	nop
 800088c:	40021000 	.word	0x40021000
 8000890:	42420000 	.word	0x42420000
 8000894:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000898:	4b9e      	ldr	r3, [pc, #632]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 800089a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800089c:	f003 0302 	and.w	r3, r3, #2
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d1e9      	bne.n	8000878 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	f003 0304 	and.w	r3, r3, #4
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	f000 80a6 	beq.w	80009fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80008b2:	2300      	movs	r3, #0
 80008b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80008b6:	4b97      	ldr	r3, [pc, #604]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 80008b8:	69db      	ldr	r3, [r3, #28]
 80008ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d10d      	bne.n	80008de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80008c2:	4b94      	ldr	r3, [pc, #592]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 80008c4:	69db      	ldr	r3, [r3, #28]
 80008c6:	4a93      	ldr	r2, [pc, #588]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 80008c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008cc:	61d3      	str	r3, [r2, #28]
 80008ce:	4b91      	ldr	r3, [pc, #580]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 80008d0:	69db      	ldr	r3, [r3, #28]
 80008d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80008da:	2301      	movs	r3, #1
 80008dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80008de:	4b8e      	ldr	r3, [pc, #568]	; (8000b18 <HAL_RCC_OscConfig+0x4f8>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d118      	bne.n	800091c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80008ea:	4b8b      	ldr	r3, [pc, #556]	; (8000b18 <HAL_RCC_OscConfig+0x4f8>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4a8a      	ldr	r2, [pc, #552]	; (8000b18 <HAL_RCC_OscConfig+0x4f8>)
 80008f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80008f6:	f7ff fd7f 	bl	80003f8 <HAL_GetTick>
 80008fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80008fc:	e008      	b.n	8000910 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80008fe:	f7ff fd7b 	bl	80003f8 <HAL_GetTick>
 8000902:	4602      	mov	r2, r0
 8000904:	693b      	ldr	r3, [r7, #16]
 8000906:	1ad3      	subs	r3, r2, r3
 8000908:	2b64      	cmp	r3, #100	; 0x64
 800090a:	d901      	bls.n	8000910 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800090c:	2303      	movs	r3, #3
 800090e:	e0fd      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000910:	4b81      	ldr	r3, [pc, #516]	; (8000b18 <HAL_RCC_OscConfig+0x4f8>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000918:	2b00      	cmp	r3, #0
 800091a:	d0f0      	beq.n	80008fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	68db      	ldr	r3, [r3, #12]
 8000920:	2b01      	cmp	r3, #1
 8000922:	d106      	bne.n	8000932 <HAL_RCC_OscConfig+0x312>
 8000924:	4b7b      	ldr	r3, [pc, #492]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000926:	6a1b      	ldr	r3, [r3, #32]
 8000928:	4a7a      	ldr	r2, [pc, #488]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 800092a:	f043 0301 	orr.w	r3, r3, #1
 800092e:	6213      	str	r3, [r2, #32]
 8000930:	e02d      	b.n	800098e <HAL_RCC_OscConfig+0x36e>
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	68db      	ldr	r3, [r3, #12]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d10c      	bne.n	8000954 <HAL_RCC_OscConfig+0x334>
 800093a:	4b76      	ldr	r3, [pc, #472]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 800093c:	6a1b      	ldr	r3, [r3, #32]
 800093e:	4a75      	ldr	r2, [pc, #468]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000940:	f023 0301 	bic.w	r3, r3, #1
 8000944:	6213      	str	r3, [r2, #32]
 8000946:	4b73      	ldr	r3, [pc, #460]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000948:	6a1b      	ldr	r3, [r3, #32]
 800094a:	4a72      	ldr	r2, [pc, #456]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 800094c:	f023 0304 	bic.w	r3, r3, #4
 8000950:	6213      	str	r3, [r2, #32]
 8000952:	e01c      	b.n	800098e <HAL_RCC_OscConfig+0x36e>
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	68db      	ldr	r3, [r3, #12]
 8000958:	2b05      	cmp	r3, #5
 800095a:	d10c      	bne.n	8000976 <HAL_RCC_OscConfig+0x356>
 800095c:	4b6d      	ldr	r3, [pc, #436]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 800095e:	6a1b      	ldr	r3, [r3, #32]
 8000960:	4a6c      	ldr	r2, [pc, #432]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000962:	f043 0304 	orr.w	r3, r3, #4
 8000966:	6213      	str	r3, [r2, #32]
 8000968:	4b6a      	ldr	r3, [pc, #424]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 800096a:	6a1b      	ldr	r3, [r3, #32]
 800096c:	4a69      	ldr	r2, [pc, #420]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 800096e:	f043 0301 	orr.w	r3, r3, #1
 8000972:	6213      	str	r3, [r2, #32]
 8000974:	e00b      	b.n	800098e <HAL_RCC_OscConfig+0x36e>
 8000976:	4b67      	ldr	r3, [pc, #412]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000978:	6a1b      	ldr	r3, [r3, #32]
 800097a:	4a66      	ldr	r2, [pc, #408]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 800097c:	f023 0301 	bic.w	r3, r3, #1
 8000980:	6213      	str	r3, [r2, #32]
 8000982:	4b64      	ldr	r3, [pc, #400]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000984:	6a1b      	ldr	r3, [r3, #32]
 8000986:	4a63      	ldr	r2, [pc, #396]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000988:	f023 0304 	bic.w	r3, r3, #4
 800098c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	68db      	ldr	r3, [r3, #12]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d015      	beq.n	80009c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000996:	f7ff fd2f 	bl	80003f8 <HAL_GetTick>
 800099a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800099c:	e00a      	b.n	80009b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800099e:	f7ff fd2b 	bl	80003f8 <HAL_GetTick>
 80009a2:	4602      	mov	r2, r0
 80009a4:	693b      	ldr	r3, [r7, #16]
 80009a6:	1ad3      	subs	r3, r2, r3
 80009a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80009ac:	4293      	cmp	r3, r2
 80009ae:	d901      	bls.n	80009b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80009b0:	2303      	movs	r3, #3
 80009b2:	e0ab      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80009b4:	4b57      	ldr	r3, [pc, #348]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 80009b6:	6a1b      	ldr	r3, [r3, #32]
 80009b8:	f003 0302 	and.w	r3, r3, #2
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d0ee      	beq.n	800099e <HAL_RCC_OscConfig+0x37e>
 80009c0:	e014      	b.n	80009ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009c2:	f7ff fd19 	bl	80003f8 <HAL_GetTick>
 80009c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80009c8:	e00a      	b.n	80009e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80009ca:	f7ff fd15 	bl	80003f8 <HAL_GetTick>
 80009ce:	4602      	mov	r2, r0
 80009d0:	693b      	ldr	r3, [r7, #16]
 80009d2:	1ad3      	subs	r3, r2, r3
 80009d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80009d8:	4293      	cmp	r3, r2
 80009da:	d901      	bls.n	80009e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80009dc:	2303      	movs	r3, #3
 80009de:	e095      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80009e0:	4b4c      	ldr	r3, [pc, #304]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 80009e2:	6a1b      	ldr	r3, [r3, #32]
 80009e4:	f003 0302 	and.w	r3, r3, #2
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d1ee      	bne.n	80009ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80009ec:	7dfb      	ldrb	r3, [r7, #23]
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d105      	bne.n	80009fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80009f2:	4b48      	ldr	r3, [pc, #288]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 80009f4:	69db      	ldr	r3, [r3, #28]
 80009f6:	4a47      	ldr	r2, [pc, #284]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 80009f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80009fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	69db      	ldr	r3, [r3, #28]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	f000 8081 	beq.w	8000b0a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a08:	4b42      	ldr	r3, [pc, #264]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	f003 030c 	and.w	r3, r3, #12
 8000a10:	2b08      	cmp	r3, #8
 8000a12:	d061      	beq.n	8000ad8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	69db      	ldr	r3, [r3, #28]
 8000a18:	2b02      	cmp	r3, #2
 8000a1a:	d146      	bne.n	8000aaa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000a1c:	4b3f      	ldr	r3, [pc, #252]	; (8000b1c <HAL_RCC_OscConfig+0x4fc>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a22:	f7ff fce9 	bl	80003f8 <HAL_GetTick>
 8000a26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a28:	e008      	b.n	8000a3c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000a2a:	f7ff fce5 	bl	80003f8 <HAL_GetTick>
 8000a2e:	4602      	mov	r2, r0
 8000a30:	693b      	ldr	r3, [r7, #16]
 8000a32:	1ad3      	subs	r3, r2, r3
 8000a34:	2b02      	cmp	r3, #2
 8000a36:	d901      	bls.n	8000a3c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000a38:	2303      	movs	r3, #3
 8000a3a:	e067      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a3c:	4b35      	ldr	r3, [pc, #212]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d1f0      	bne.n	8000a2a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	6a1b      	ldr	r3, [r3, #32]
 8000a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a50:	d108      	bne.n	8000a64 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000a52:	4b30      	ldr	r3, [pc, #192]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	689b      	ldr	r3, [r3, #8]
 8000a5e:	492d      	ldr	r1, [pc, #180]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000a60:	4313      	orrs	r3, r2
 8000a62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a64:	4b2b      	ldr	r3, [pc, #172]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	6a19      	ldr	r1, [r3, #32]
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a74:	430b      	orrs	r3, r1
 8000a76:	4927      	ldr	r1, [pc, #156]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000a7c:	4b27      	ldr	r3, [pc, #156]	; (8000b1c <HAL_RCC_OscConfig+0x4fc>)
 8000a7e:	2201      	movs	r2, #1
 8000a80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a82:	f7ff fcb9 	bl	80003f8 <HAL_GetTick>
 8000a86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a88:	e008      	b.n	8000a9c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000a8a:	f7ff fcb5 	bl	80003f8 <HAL_GetTick>
 8000a8e:	4602      	mov	r2, r0
 8000a90:	693b      	ldr	r3, [r7, #16]
 8000a92:	1ad3      	subs	r3, r2, r3
 8000a94:	2b02      	cmp	r3, #2
 8000a96:	d901      	bls.n	8000a9c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000a98:	2303      	movs	r3, #3
 8000a9a:	e037      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a9c:	4b1d      	ldr	r3, [pc, #116]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d0f0      	beq.n	8000a8a <HAL_RCC_OscConfig+0x46a>
 8000aa8:	e02f      	b.n	8000b0a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000aaa:	4b1c      	ldr	r3, [pc, #112]	; (8000b1c <HAL_RCC_OscConfig+0x4fc>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ab0:	f7ff fca2 	bl	80003f8 <HAL_GetTick>
 8000ab4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ab6:	e008      	b.n	8000aca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ab8:	f7ff fc9e 	bl	80003f8 <HAL_GetTick>
 8000abc:	4602      	mov	r2, r0
 8000abe:	693b      	ldr	r3, [r7, #16]
 8000ac0:	1ad3      	subs	r3, r2, r3
 8000ac2:	2b02      	cmp	r3, #2
 8000ac4:	d901      	bls.n	8000aca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000ac6:	2303      	movs	r3, #3
 8000ac8:	e020      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000aca:	4b12      	ldr	r3, [pc, #72]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d1f0      	bne.n	8000ab8 <HAL_RCC_OscConfig+0x498>
 8000ad6:	e018      	b.n	8000b0a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	69db      	ldr	r3, [r3, #28]
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d101      	bne.n	8000ae4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	e013      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000ae4:	4b0b      	ldr	r3, [pc, #44]	; (8000b14 <HAL_RCC_OscConfig+0x4f4>)
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6a1b      	ldr	r3, [r3, #32]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	d106      	bne.n	8000b06 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000b02:	429a      	cmp	r2, r3
 8000b04:	d001      	beq.n	8000b0a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000b06:	2301      	movs	r3, #1
 8000b08:	e000      	b.n	8000b0c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000b0a:	2300      	movs	r3, #0
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3718      	adds	r7, #24
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	40021000 	.word	0x40021000
 8000b18:	40007000 	.word	0x40007000
 8000b1c:	42420060 	.word	0x42420060

08000b20 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d101      	bne.n	8000b34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000b30:	2301      	movs	r3, #1
 8000b32:	e0d0      	b.n	8000cd6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000b34:	4b6a      	ldr	r3, [pc, #424]	; (8000ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	f003 0307 	and.w	r3, r3, #7
 8000b3c:	683a      	ldr	r2, [r7, #0]
 8000b3e:	429a      	cmp	r2, r3
 8000b40:	d910      	bls.n	8000b64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b42:	4b67      	ldr	r3, [pc, #412]	; (8000ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f023 0207 	bic.w	r2, r3, #7
 8000b4a:	4965      	ldr	r1, [pc, #404]	; (8000ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b52:	4b63      	ldr	r3, [pc, #396]	; (8000ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f003 0307 	and.w	r3, r3, #7
 8000b5a:	683a      	ldr	r2, [r7, #0]
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d001      	beq.n	8000b64 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000b60:	2301      	movs	r3, #1
 8000b62:	e0b8      	b.n	8000cd6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	f003 0302 	and.w	r3, r3, #2
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d020      	beq.n	8000bb2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f003 0304 	and.w	r3, r3, #4
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d005      	beq.n	8000b88 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000b7c:	4b59      	ldr	r3, [pc, #356]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	4a58      	ldr	r2, [pc, #352]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000b82:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000b86:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f003 0308 	and.w	r3, r3, #8
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d005      	beq.n	8000ba0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000b94:	4b53      	ldr	r3, [pc, #332]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	4a52      	ldr	r2, [pc, #328]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000b9a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000b9e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ba0:	4b50      	ldr	r3, [pc, #320]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	689b      	ldr	r3, [r3, #8]
 8000bac:	494d      	ldr	r1, [pc, #308]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f003 0301 	and.w	r3, r3, #1
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d040      	beq.n	8000c40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d107      	bne.n	8000bd6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bc6:	4b47      	ldr	r3, [pc, #284]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d115      	bne.n	8000bfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	e07f      	b.n	8000cd6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	2b02      	cmp	r3, #2
 8000bdc:	d107      	bne.n	8000bee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000bde:	4b41      	ldr	r3, [pc, #260]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d109      	bne.n	8000bfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000bea:	2301      	movs	r3, #1
 8000bec:	e073      	b.n	8000cd6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bee:	4b3d      	ldr	r3, [pc, #244]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f003 0302 	and.w	r3, r3, #2
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d101      	bne.n	8000bfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	e06b      	b.n	8000cd6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000bfe:	4b39      	ldr	r3, [pc, #228]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	f023 0203 	bic.w	r2, r3, #3
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	4936      	ldr	r1, [pc, #216]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000c10:	f7ff fbf2 	bl	80003f8 <HAL_GetTick>
 8000c14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c16:	e00a      	b.n	8000c2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c18:	f7ff fbee 	bl	80003f8 <HAL_GetTick>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d901      	bls.n	8000c2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	e053      	b.n	8000cd6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c2e:	4b2d      	ldr	r3, [pc, #180]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	f003 020c 	and.w	r2, r3, #12
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	009b      	lsls	r3, r3, #2
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d1eb      	bne.n	8000c18 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000c40:	4b27      	ldr	r3, [pc, #156]	; (8000ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f003 0307 	and.w	r3, r3, #7
 8000c48:	683a      	ldr	r2, [r7, #0]
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	d210      	bcs.n	8000c70 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c4e:	4b24      	ldr	r3, [pc, #144]	; (8000ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f023 0207 	bic.w	r2, r3, #7
 8000c56:	4922      	ldr	r1, [pc, #136]	; (8000ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c5e:	4b20      	ldr	r3, [pc, #128]	; (8000ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f003 0307 	and.w	r3, r3, #7
 8000c66:	683a      	ldr	r2, [r7, #0]
 8000c68:	429a      	cmp	r2, r3
 8000c6a:	d001      	beq.n	8000c70 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	e032      	b.n	8000cd6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f003 0304 	and.w	r3, r3, #4
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d008      	beq.n	8000c8e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000c7c:	4b19      	ldr	r3, [pc, #100]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	68db      	ldr	r3, [r3, #12]
 8000c88:	4916      	ldr	r1, [pc, #88]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f003 0308 	and.w	r3, r3, #8
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d009      	beq.n	8000cae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000c9a:	4b12      	ldr	r3, [pc, #72]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	691b      	ldr	r3, [r3, #16]
 8000ca6:	00db      	lsls	r3, r3, #3
 8000ca8:	490e      	ldr	r1, [pc, #56]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000caa:	4313      	orrs	r3, r2
 8000cac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000cae:	f000 f821 	bl	8000cf4 <HAL_RCC_GetSysClockFreq>
 8000cb2:	4602      	mov	r2, r0
 8000cb4:	4b0b      	ldr	r3, [pc, #44]	; (8000ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	091b      	lsrs	r3, r3, #4
 8000cba:	f003 030f 	and.w	r3, r3, #15
 8000cbe:	490a      	ldr	r1, [pc, #40]	; (8000ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8000cc0:	5ccb      	ldrb	r3, [r1, r3]
 8000cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8000cc6:	4a09      	ldr	r2, [pc, #36]	; (8000cec <HAL_RCC_ClockConfig+0x1cc>)
 8000cc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000cca:	4b09      	ldr	r3, [pc, #36]	; (8000cf0 <HAL_RCC_ClockConfig+0x1d0>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff fb50 	bl	8000374 <HAL_InitTick>

  return HAL_OK;
 8000cd4:	2300      	movs	r3, #0
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3710      	adds	r7, #16
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40022000 	.word	0x40022000
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	08001254 	.word	0x08001254
 8000cec:	20000008 	.word	0x20000008
 8000cf0:	2000000c 	.word	0x2000000c

08000cf4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000cf4:	b490      	push	{r4, r7}
 8000cf6:	b08a      	sub	sp, #40	; 0x28
 8000cf8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000cfa:	4b2a      	ldr	r3, [pc, #168]	; (8000da4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000cfc:	1d3c      	adds	r4, r7, #4
 8000cfe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000d04:	f240 2301 	movw	r3, #513	; 0x201
 8000d08:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	61fb      	str	r3, [r7, #28]
 8000d0e:	2300      	movs	r3, #0
 8000d10:	61bb      	str	r3, [r7, #24]
 8000d12:	2300      	movs	r3, #0
 8000d14:	627b      	str	r3, [r7, #36]	; 0x24
 8000d16:	2300      	movs	r3, #0
 8000d18:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000d1e:	4b22      	ldr	r3, [pc, #136]	; (8000da8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000d24:	69fb      	ldr	r3, [r7, #28]
 8000d26:	f003 030c 	and.w	r3, r3, #12
 8000d2a:	2b04      	cmp	r3, #4
 8000d2c:	d002      	beq.n	8000d34 <HAL_RCC_GetSysClockFreq+0x40>
 8000d2e:	2b08      	cmp	r3, #8
 8000d30:	d003      	beq.n	8000d3a <HAL_RCC_GetSysClockFreq+0x46>
 8000d32:	e02d      	b.n	8000d90 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000d34:	4b1d      	ldr	r3, [pc, #116]	; (8000dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8000d36:	623b      	str	r3, [r7, #32]
      break;
 8000d38:	e02d      	b.n	8000d96 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000d3a:	69fb      	ldr	r3, [r7, #28]
 8000d3c:	0c9b      	lsrs	r3, r3, #18
 8000d3e:	f003 030f 	and.w	r3, r3, #15
 8000d42:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000d46:	4413      	add	r3, r2
 8000d48:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000d4c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000d4e:	69fb      	ldr	r3, [r7, #28]
 8000d50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d013      	beq.n	8000d80 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000d58:	4b13      	ldr	r3, [pc, #76]	; (8000da8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	0c5b      	lsrs	r3, r3, #17
 8000d5e:	f003 0301 	and.w	r3, r3, #1
 8000d62:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000d66:	4413      	add	r3, r2
 8000d68:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000d6c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	4a0e      	ldr	r2, [pc, #56]	; (8000dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8000d72:	fb02 f203 	mul.w	r2, r2, r3
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d7c:	627b      	str	r3, [r7, #36]	; 0x24
 8000d7e:	e004      	b.n	8000d8a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	4a0b      	ldr	r2, [pc, #44]	; (8000db0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000d84:	fb02 f303 	mul.w	r3, r2, r3
 8000d88:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d8c:	623b      	str	r3, [r7, #32]
      break;
 8000d8e:	e002      	b.n	8000d96 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000d90:	4b06      	ldr	r3, [pc, #24]	; (8000dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8000d92:	623b      	str	r3, [r7, #32]
      break;
 8000d94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000d96:	6a3b      	ldr	r3, [r7, #32]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3728      	adds	r7, #40	; 0x28
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bc90      	pop	{r4, r7}
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	08001244 	.word	0x08001244
 8000da8:	40021000 	.word	0x40021000
 8000dac:	007a1200 	.word	0x007a1200
 8000db0:	003d0900 	.word	0x003d0900

08000db4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b085      	sub	sp, #20
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000dbc:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <RCC_Delay+0x34>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a0a      	ldr	r2, [pc, #40]	; (8000dec <RCC_Delay+0x38>)
 8000dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8000dc6:	0a5b      	lsrs	r3, r3, #9
 8000dc8:	687a      	ldr	r2, [r7, #4]
 8000dca:	fb02 f303 	mul.w	r3, r2, r3
 8000dce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000dd0:	bf00      	nop
  }
  while (Delay --);
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	1e5a      	subs	r2, r3, #1
 8000dd6:	60fa      	str	r2, [r7, #12]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d1f9      	bne.n	8000dd0 <RCC_Delay+0x1c>
}
 8000ddc:	bf00      	nop
 8000dde:	bf00      	nop
 8000de0:	3714      	adds	r7, #20
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bc80      	pop	{r7}
 8000de6:	4770      	bx	lr
 8000de8:	20000008 	.word	0x20000008
 8000dec:	10624dd3 	.word	0x10624dd3

08000df0 <__libc_init_array>:
 8000df0:	b570      	push	{r4, r5, r6, lr}
 8000df2:	2600      	movs	r6, #0
 8000df4:	4d0c      	ldr	r5, [pc, #48]	; (8000e28 <__libc_init_array+0x38>)
 8000df6:	4c0d      	ldr	r4, [pc, #52]	; (8000e2c <__libc_init_array+0x3c>)
 8000df8:	1b64      	subs	r4, r4, r5
 8000dfa:	10a4      	asrs	r4, r4, #2
 8000dfc:	42a6      	cmp	r6, r4
 8000dfe:	d109      	bne.n	8000e14 <__libc_init_array+0x24>
 8000e00:	f000 f830 	bl	8000e64 <_init>
 8000e04:	2600      	movs	r6, #0
 8000e06:	4d0a      	ldr	r5, [pc, #40]	; (8000e30 <__libc_init_array+0x40>)
 8000e08:	4c0a      	ldr	r4, [pc, #40]	; (8000e34 <__libc_init_array+0x44>)
 8000e0a:	1b64      	subs	r4, r4, r5
 8000e0c:	10a4      	asrs	r4, r4, #2
 8000e0e:	42a6      	cmp	r6, r4
 8000e10:	d105      	bne.n	8000e1e <__libc_init_array+0x2e>
 8000e12:	bd70      	pop	{r4, r5, r6, pc}
 8000e14:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e18:	4798      	blx	r3
 8000e1a:	3601      	adds	r6, #1
 8000e1c:	e7ee      	b.n	8000dfc <__libc_init_array+0xc>
 8000e1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e22:	4798      	blx	r3
 8000e24:	3601      	adds	r6, #1
 8000e26:	e7f2      	b.n	8000e0e <__libc_init_array+0x1e>
 8000e28:	08001264 	.word	0x08001264
 8000e2c:	08001264 	.word	0x08001264
 8000e30:	08001264 	.word	0x08001264
 8000e34:	08001268 	.word	0x08001268

08000e38 <memcpy>:
 8000e38:	440a      	add	r2, r1
 8000e3a:	4291      	cmp	r1, r2
 8000e3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e40:	d100      	bne.n	8000e44 <memcpy+0xc>
 8000e42:	4770      	bx	lr
 8000e44:	b510      	push	{r4, lr}
 8000e46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000e4a:	4291      	cmp	r1, r2
 8000e4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8000e50:	d1f9      	bne.n	8000e46 <memcpy+0xe>
 8000e52:	bd10      	pop	{r4, pc}

08000e54 <memset>:
 8000e54:	4603      	mov	r3, r0
 8000e56:	4402      	add	r2, r0
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d100      	bne.n	8000e5e <memset+0xa>
 8000e5c:	4770      	bx	lr
 8000e5e:	f803 1b01 	strb.w	r1, [r3], #1
 8000e62:	e7f9      	b.n	8000e58 <memset+0x4>

08000e64 <_init>:
 8000e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e66:	bf00      	nop
 8000e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e6a:	bc08      	pop	{r3}
 8000e6c:	469e      	mov	lr, r3
 8000e6e:	4770      	bx	lr

08000e70 <_fini>:
 8000e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e72:	bf00      	nop
 8000e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e76:	bc08      	pop	{r3}
 8000e78:	469e      	mov	lr, r3
 8000e7a:	4770      	bx	lr

Disassembly of section .run_in_ram:

08000e7c <erase_FLASH>:
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b087      	sub	sp, #28
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	460b      	mov	r3, r1
 8000e86:	70fb      	strb	r3, [r7, #3]
	uint32_t* FLASH_SR = (uint32_t*)0x4002200C;
 8000e88:	4b2d      	ldr	r3, [pc, #180]	; (8000f40 <erase_FLASH+0xc4>)
 8000e8a:	613b      	str	r3, [r7, #16]
	uint32_t* FLASH_CR = (uint32_t*)0x40022010;
 8000e8c:	4b2d      	ldr	r3, [pc, #180]	; (8000f44 <erase_FLASH+0xc8>)
 8000e8e:	60fb      	str	r3, [r7, #12]
	uint32_t* FLASH_AR = (uint32_t*)0x40022014;
 8000e90:	4b2d      	ldr	r3, [pc, #180]	; (8000f48 <erase_FLASH+0xcc>)
 8000e92:	60bb      	str	r3, [r7, #8]
	if(((*FLASH_CR >> 1) & 1 )!= 1)
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	085b      	lsrs	r3, r3, #1
 8000e9a:	f003 0301 	and.w	r3, r3, #1
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d105      	bne.n	8000eae <erase_FLASH+0x32>
		*FLASH_CR |= (1 << 1);		//Page Erase chosen
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f043 0202 	orr.w	r2, r3, #2
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	601a      	str	r2, [r3, #0]
	if((*FLASH_CR & 1) == 1)
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f003 0301 	and.w	r3, r3, #1
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d005      	beq.n	8000ec6 <erase_FLASH+0x4a>
		*FLASH_CR &= ~(1UL);
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f023 0201 	bic.w	r2, r3, #1
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < numSector; i++)
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	617b      	str	r3, [r7, #20]
 8000eca:	e02a      	b.n	8000f22 <erase_FLASH+0xa6>
		*FLASH_CR &= ~1UL;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f023 0201 	bic.w	r2, r3, #1
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	601a      	str	r2, [r3, #0]
		while(((*FLASH_SR) & 1) == 1);
 8000ed8:	bf00      	nop
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d1f9      	bne.n	8000eda <erase_FLASH+0x5e>
		*FLASH_AR = address + 0x400 * i;
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	029b      	lsls	r3, r3, #10
 8000eea:	461a      	mov	r2, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	441a      	add	r2, r3
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	601a      	str	r2, [r3, #0]
		*FLASH_CR |=  (1 << 6);		//Start
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	601a      	str	r2, [r3, #0]
		while(((*FLASH_SR >> 5) & 1) != 1);
 8000f00:	bf00      	nop
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	095b      	lsrs	r3, r3, #5
 8000f08:	f003 0301 	and.w	r3, r3, #1
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d0f8      	beq.n	8000f02 <erase_FLASH+0x86>
		*FLASH_SR |= (1 << 5);
 8000f10:	693b      	ldr	r3, [r7, #16]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f043 0220 	orr.w	r2, r3, #32
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < numSector; i++)
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	617b      	str	r3, [r7, #20]
 8000f22:	78fb      	ldrb	r3, [r7, #3]
 8000f24:	697a      	ldr	r2, [r7, #20]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	dbd0      	blt.n	8000ecc <erase_FLASH+0x50>
    *FLASH_CR &= ~(1u << 1);
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f023 0202 	bic.w	r2, r3, #2
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	601a      	str	r2, [r3, #0]
}
 8000f36:	bf00      	nop
 8000f38:	371c      	adds	r7, #28
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr
 8000f40:	4002200c 	.word	0x4002200c
 8000f44:	40022010 	.word	0x40022010
 8000f48:	40022014 	.word	0x40022014

08000f4c <write_FLASH>:
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	460b      	mov	r3, r1
 8000f56:	807b      	strh	r3, [r7, #2]
	uint32_t* FLASH_CR = (uint32_t*)0x40022010;
 8000f58:	4b0d      	ldr	r3, [pc, #52]	; (8000f90 <write_FLASH+0x44>)
 8000f5a:	60fb      	str	r3, [r7, #12]
	*FLASH_CR |= 1;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f043 0201 	orr.w	r2, r3, #1
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	601a      	str	r2, [r3, #0]
	pData = address;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	60bb      	str	r3, [r7, #8]
	wait_operation();
 8000f6c:	f000 f812 	bl	8000f94 <wait_operation>
	*pData = data2Write;
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	887a      	ldrh	r2, [r7, #2]
 8000f74:	801a      	strh	r2, [r3, #0]
	wait_operation();
 8000f76:	f000 f80d 	bl	8000f94 <wait_operation>
	*FLASH_CR &= ~1u;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f023 0201 	bic.w	r2, r3, #1
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	601a      	str	r2, [r3, #0]
}
 8000f86:	bf00      	nop
 8000f88:	3710      	adds	r7, #16
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40022010 	.word	0x40022010

08000f94 <wait_operation>:
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
	uint32_t* FLASH_SR = (uint32_t*)0x4002200C;
 8000f9a:	4b13      	ldr	r3, [pc, #76]	; (8000fe8 <wait_operation+0x54>)
 8000f9c:	607b      	str	r3, [r7, #4]
	uint32_t* FLASH_WRPR = (uint32_t*)0x4002201C;
 8000f9e:	4b13      	ldr	r3, [pc, #76]	; (8000fec <wait_operation+0x58>)
 8000fa0:	603b      	str	r3, [r7, #0]
	while(*FLASH_SR & 1);
 8000fa2:	bf00      	nop
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f003 0301 	and.w	r3, r3, #1
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d1f9      	bne.n	8000fa4 <wait_operation+0x10>
	if(((*FLASH_WRPR >> 1) &1 )  || ((*FLASH_WRPR) & 1) || ((*FLASH_SR >> 2) & 1))
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	085b      	lsrs	r3, r3, #1
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d10c      	bne.n	8000fd8 <wait_operation+0x44>
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f003 0301 	and.w	r3, r3, #1
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d106      	bne.n	8000fd8 <wait_operation+0x44>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	089b      	lsrs	r3, r3, #2
 8000fd0:	f003 0301 	and.w	r3, r3, #1
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d000      	beq.n	8000fda <wait_operation+0x46>
		while(1);
 8000fd8:	e7fe      	b.n	8000fd8 <wait_operation+0x44>
	return HAL_OK;
 8000fda:	2300      	movs	r3, #0
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bc80      	pop	{r7}
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	4002200c 	.word	0x4002200c
 8000fec:	4002201c 	.word	0x4002201c

08000ff0 <find_ok>:
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
	int size = sizeof(receive_firmware) - 1;
 8000ff6:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000ffa:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < size; i++)
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	e010      	b.n	8001024 <find_ok+0x34>
		if ((receive_firmware[i] == 'O') && (receive_firmware[i+1] == 'K'))
 8001002:	4a0d      	ldr	r2, [pc, #52]	; (8001038 <find_ok+0x48>)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4413      	add	r3, r2
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	2b4f      	cmp	r3, #79	; 0x4f
 800100c:	d107      	bne.n	800101e <find_ok+0x2e>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	3301      	adds	r3, #1
 8001012:	4a09      	ldr	r2, [pc, #36]	; (8001038 <find_ok+0x48>)
 8001014:	5cd3      	ldrb	r3, [r2, r3]
 8001016:	2b4b      	cmp	r3, #75	; 0x4b
 8001018:	d101      	bne.n	800101e <find_ok+0x2e>
			return 1;
 800101a:	2301      	movs	r3, #1
 800101c:	e007      	b.n	800102e <find_ok+0x3e>
	for(int i = 0; i < size; i++)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	3301      	adds	r3, #1
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	429a      	cmp	r2, r3
 800102a:	dbea      	blt.n	8001002 <find_ok+0x12>
	return 0;
 800102c:	2300      	movs	r3, #0
}
 800102e:	4618      	mov	r0, r3
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr
 8001038:	20000430 	.word	0x20000430

0800103c <update_firmware>:
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
	while(find_ok() == 0);
 8001042:	bf00      	nop
 8001044:	f7ff ffd4 	bl	8000ff0 <find_ok>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d0fa      	beq.n	8001044 <update_firmware+0x8>
	__HAL_RCC_FLITF_CLK_ENABLE();
 800104e:	4b1a      	ldr	r3, [pc, #104]	; (80010b8 <update_firmware+0x7c>)
 8001050:	695b      	ldr	r3, [r3, #20]
 8001052:	4a19      	ldr	r2, [pc, #100]	; (80010b8 <update_firmware+0x7c>)
 8001054:	f043 0310 	orr.w	r3, r3, #16
 8001058:	6153      	str	r3, [r2, #20]
 800105a:	4b17      	ldr	r3, [pc, #92]	; (80010b8 <update_firmware+0x7c>)
 800105c:	695b      	ldr	r3, [r3, #20]
 800105e:	f003 0310 	and.w	r3, r3, #16
 8001062:	603b      	str	r3, [r7, #0]
 8001064:	683b      	ldr	r3, [r7, #0]
	HAL_FLASH_Unlock();
 8001066:	f7ff fab5 	bl	80005d4 <HAL_FLASH_Unlock>
	int size = sizeof(receive_firmware);
 800106a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800106e:	60bb      	str	r3, [r7, #8]
	erase_FLASH(0x08000000, 4);
 8001070:	2104      	movs	r1, #4
 8001072:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8001076:	f7ff ff01 	bl	8000e7c <erase_FLASH>
	for(int i = 0; i < size; i+=2)
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	e00d      	b.n	800109c <update_firmware+0x60>
		write_FLASH(0x08000000 + i, *(uint16_t*)(receive_firmware + i));
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001086:	4618      	mov	r0, r3
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	4a0c      	ldr	r2, [pc, #48]	; (80010bc <update_firmware+0x80>)
 800108c:	4413      	add	r3, r2
 800108e:	881b      	ldrh	r3, [r3, #0]
 8001090:	4619      	mov	r1, r3
 8001092:	f7ff ff5b 	bl	8000f4c <write_FLASH>
	for(int i = 0; i < size; i+=2)
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	3302      	adds	r3, #2
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	68fa      	ldr	r2, [r7, #12]
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	dbed      	blt.n	8001080 <update_firmware+0x44>
	uint32_t* AIRCR = (uint32_t*)0xE000ED0C;
 80010a4:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <update_firmware+0x84>)
 80010a6:	607b      	str	r3, [r7, #4]
	*AIRCR = (0x5FA << 16) | (1 << 2);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4a06      	ldr	r2, [pc, #24]	; (80010c4 <update_firmware+0x88>)
 80010ac:	601a      	str	r2, [r3, #0]
}
 80010ae:	bf00      	nop
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40021000 	.word	0x40021000
 80010bc:	20000430 	.word	0x20000430
 80010c0:	e000ed0c 	.word	0xe000ed0c
 80010c4:	05fa0004 	.word	0x05fa0004

Disassembly of section run_in_ram:

080010c8 <move_vector_table_to_RAM>:
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
	memcpy(&vector_table, 0x08000000, 1024);
 80010ce:	4a0a      	ldr	r2, [pc, #40]	; (80010f8 <move_vector_table_to_RAM+0x30>)
 80010d0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80010d4:	4610      	mov	r0, r2
 80010d6:	4619      	mov	r1, r3
 80010d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010dc:	461a      	mov	r2, r3
 80010de:	f7ff feab 	bl	8000e38 <memcpy>
	uint32_t *VTOR = 0xE000ED08;
 80010e2:	4b06      	ldr	r3, [pc, #24]	; (80010fc <move_vector_table_to_RAM+0x34>)
 80010e4:	607b      	str	r3, [r7, #4]
	*VTOR = 0x20000000;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80010ec:	601a      	str	r2, [r3, #0]
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000014 	.word	0x20000014
 80010fc:	e000ed08 	.word	0xe000ed08

08001100 <MX_USART_Init>:
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
	__HAL_RCC_USART1_CLK_ENABLE();
 8001106:	4b08      	ldr	r3, [pc, #32]	; (8001128 <MX_USART_Init+0x28>)
 8001108:	699b      	ldr	r3, [r3, #24]
 800110a:	4a07      	ldr	r2, [pc, #28]	; (8001128 <MX_USART_Init+0x28>)
 800110c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001110:	6193      	str	r3, [r2, #24]
 8001112:	4b05      	ldr	r3, [pc, #20]	; (8001128 <MX_USART_Init+0x28>)
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800111a:	607b      	str	r3, [r7, #4]
 800111c:	687b      	ldr	r3, [r7, #4]
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr
 8001128:	40021000 	.word	0x40021000

0800112c <setup_GPIOA>:
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
	GPIO_A->CRH &= ~(0xFF << 4); 					// Reset config of PORTA9,11
 8001130:	4b09      	ldr	r3, [pc, #36]	; (8001158 <setup_GPIOA+0x2c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	685a      	ldr	r2, [r3, #4]
 8001136:	4b08      	ldr	r3, [pc, #32]	; (8001158 <setup_GPIOA+0x2c>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 800113e:	605a      	str	r2, [r3, #4]
	GPIO_A->CRH |= (0b1011 << 4) | (0b0100 << 8);	// Set PORTA9 to output mode AF push-pull and PORTA10 to floating input
 8001140:	4b05      	ldr	r3, [pc, #20]	; (8001158 <setup_GPIOA+0x2c>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	685a      	ldr	r2, [r3, #4]
 8001146:	4b04      	ldr	r3, [pc, #16]	; (8001158 <setup_GPIOA+0x2c>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f442 6296 	orr.w	r2, r2, #1200	; 0x4b0
 800114e:	605a      	str	r2, [r3, #4]
}
 8001150:	bf00      	nop
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr
 8001158:	20000000 	.word	0x20000000

0800115c <setup_USART1>:
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
	USART_1->BRR = (52 << 4) | 1;			// Set USART1 Baud rate
 8001160:	4b1c      	ldr	r3, [pc, #112]	; (80011d4 <setup_USART1+0x78>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f240 3241 	movw	r2, #833	; 0x341
 8001168:	609a      	str	r2, [r3, #8]
	USART_1->CR1 |= (1 << 12);				// Set Data length of 1 start bit, 9 data bits, n stop bits
 800116a:	4b1a      	ldr	r3, [pc, #104]	; (80011d4 <setup_USART1+0x78>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	68da      	ldr	r2, [r3, #12]
 8001170:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <setup_USART1+0x78>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001178:	60da      	str	r2, [r3, #12]
	USART_1->CR1 |= (1 << 10);				// Enable parity control
 800117a:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <setup_USART1+0x78>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	68da      	ldr	r2, [r3, #12]
 8001180:	4b14      	ldr	r3, [pc, #80]	; (80011d4 <setup_USART1+0x78>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001188:	60da      	str	r2, [r3, #12]
	USART_1->CR1 &= ~(1 << 9);				// Select even parity
 800118a:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <setup_USART1+0x78>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	68da      	ldr	r2, [r3, #12]
 8001190:	4b10      	ldr	r3, [pc, #64]	; (80011d4 <setup_USART1+0x78>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001198:	60da      	str	r2, [r3, #12]
	USART_1->CR3 |= (1 << 6);				// Enable DMA receiver
 800119a:	4b0e      	ldr	r3, [pc, #56]	; (80011d4 <setup_USART1+0x78>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	695a      	ldr	r2, [r3, #20]
 80011a0:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <setup_USART1+0x78>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011a8:	615a      	str	r2, [r3, #20]
	USART_1->CR1 |= (1 << 13);				// Enable USART1
 80011aa:	4b0a      	ldr	r3, [pc, #40]	; (80011d4 <setup_USART1+0x78>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	68da      	ldr	r2, [r3, #12]
 80011b0:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <setup_USART1+0x78>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80011b8:	60da      	str	r2, [r3, #12]
	USART_1->CR1 |= (1 << 2) | (1 << 3);	// Enable USART1 transmitter and receiver
 80011ba:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <setup_USART1+0x78>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	68da      	ldr	r2, [r3, #12]
 80011c0:	4b04      	ldr	r3, [pc, #16]	; (80011d4 <setup_USART1+0x78>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f042 020c 	orr.w	r2, r2, #12
 80011c8:	60da      	str	r2, [r3, #12]
}
 80011ca:	bf00      	nop
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bc80      	pop	{r7}
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	20000004 	.word	0x20000004

080011d8 <setup_DMA1>:
{
 80011d8:	b480      	push	{r7}
 80011da:	b087      	sub	sp, #28
 80011dc:	af00      	add	r7, sp, #0
	uint32_t* RCC_AHBENR = (uint32_t*)0x40021014;
 80011de:	4b12      	ldr	r3, [pc, #72]	; (8001228 <setup_DMA1+0x50>)
 80011e0:	617b      	str	r3, [r7, #20]
	*RCC_AHBENR |= (1 << 0);
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f043 0201 	orr.w	r2, r3, #1
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	601a      	str	r2, [r3, #0]
	uint32_t* DMA1_CMAR5 = (uint32_t*)0x40020064;
 80011ee:	4b0f      	ldr	r3, [pc, #60]	; (800122c <setup_DMA1+0x54>)
 80011f0:	613b      	str	r3, [r7, #16]
	*DMA1_CMAR5 = (uint32_t)receive_firmware;
 80011f2:	4a0f      	ldr	r2, [pc, #60]	; (8001230 <setup_DMA1+0x58>)
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	601a      	str	r2, [r3, #0]
	uint32_t* DMA1_CNDTR5 = (uint32_t*)0x4002005C;
 80011f8:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <setup_DMA1+0x5c>)
 80011fa:	60fb      	str	r3, [r7, #12]
	*DMA1_CNDTR5 = sizeof(receive_firmware);
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001202:	601a      	str	r2, [r3, #0]
	uint32_t* DMA1_CPAR5 = (uint32_t*)0x40020060;
 8001204:	4b0c      	ldr	r3, [pc, #48]	; (8001238 <setup_DMA1+0x60>)
 8001206:	60bb      	str	r3, [r7, #8]
	*DMA1_CPAR5 = (uint32_t)0x40013804;
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	4a0c      	ldr	r2, [pc, #48]	; (800123c <setup_DMA1+0x64>)
 800120c:	601a      	str	r2, [r3, #0]
	uint32_t* DMA1_CCR5 = (uint32_t*)0x40020058;
 800120e:	4b0c      	ldr	r3, [pc, #48]	; (8001240 <setup_DMA1+0x68>)
 8001210:	607b      	str	r3, [r7, #4]
	*DMA1_CCR5 |= (1 << 7) | (1 << 5) | 1;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f043 02a1 	orr.w	r2, r3, #161	; 0xa1
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	601a      	str	r2, [r3, #0]
}
 800121e:	bf00      	nop
 8001220:	371c      	adds	r7, #28
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr
 8001228:	40021014 	.word	0x40021014
 800122c:	40020064 	.word	0x40020064
 8001230:	20000430 	.word	0x20000430
 8001234:	4002005c 	.word	0x4002005c
 8001238:	40020060 	.word	0x40020060
 800123c:	40013804 	.word	0x40013804
 8001240:	40020058 	.word	0x40020058
