// Seed: 2499725624
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_5 = "";
endmodule
module module_1 #(
    parameter id_4 = 32'd44
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1["" : id_4] = (1);
endmodule
module module_2 #(
    parameter id_2  = 32'd99,
    parameter id_21 = 32'd57,
    parameter id_8  = 32'd66
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire _id_8;
  inout wire id_7;
  inout wire id_6;
  inout tri id_5;
  output wand id_4;
  inout wire id_3;
  input wire _id_2;
  output wire id_1;
  wire id_12;
  assign id_4 = -1;
  logic id_13 = id_10, id_14;
  logic id_15;
  logic id_16, id_17;
  wire id_18;
  ;
  wire [1 : id_2] id_19;
  wire id_20;
  wire _id_21;
  assign id_5 = 1;
  logic id_22;
  wire [id_21 : id_8] id_23;
  module_0 modCall_1 (
      id_22,
      id_12,
      id_22,
      id_3
  );
endmodule
