{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755565282206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755565282206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 19 11:01:21 2025 " "Processing started: Tue Aug 19 11:01:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755565282206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565282206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565282206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755565282539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755565282539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUFF_OUTPUT_DIFF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BUFF_OUTPUT_DIFF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFF_OUTPUT_DIFF-arch " "Found design unit 1: BUFF_OUTPUT_DIFF-arch" {  } { { "BUFF_OUTPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_OUTPUT_DIFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292697 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFF_OUTPUT_DIFF " "Found entity 1: BUFF_OUTPUT_DIFF" {  } { { "BUFF_OUTPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_OUTPUT_DIFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_top " "Found entity 1: serv_top" {  } { { "debug_cpu/serv_top.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_synth_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_synth_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_synth_wrapper " "Found entity 1: serv_synth_wrapper" {  } { { "debug_cpu/serv_synth_wrapper.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_synth_wrapper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_state.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_state " "Found entity 1: serv_state" {  } { { "debug_cpu/serv_state.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_rf_top.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_top " "Found entity 1: serv_rf_top" {  } { { "debug_cpu/serv_rf_top.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_rf_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_rf_ram_if.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_ram_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram_if " "Found entity 1: serv_rf_ram_if" {  } { { "debug_cpu/serv_rf_ram_if.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_rf_ram_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_rf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram " "Found entity 1: serv_rf_ram" {  } { { "debug_cpu/serv_rf_ram.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_rf_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_rf_if.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_if " "Found entity 1: serv_rf_if" {  } { { "debug_cpu/serv_rf_if.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_rf_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_mem_if.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_mem_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_mem_if " "Found entity 1: serv_mem_if" {  } { { "debug_cpu/serv_mem_if.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_mem_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_immdec.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_immdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_immdec " "Found entity 1: serv_immdec" {  } { { "debug_cpu/serv_immdec.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_immdec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_decode " "Found entity 1: serv_decode" {  } { { "debug_cpu/serv_decode.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_decode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_ctrl " "Found entity 1: serv_ctrl" {  } { { "debug_cpu/serv_ctrl.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_csr " "Found entity 1: serv_csr" {  } { { "debug_cpu/serv_csr.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_csr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_compdec.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_compdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_compdec " "Found entity 1: serv_compdec" {  } { { "debug_cpu/serv_compdec.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_compdec.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_bufreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_bufreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg2 " "Found entity 1: serv_bufreg2" {  } { { "debug_cpu/serv_bufreg2.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_bufreg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_bufreg.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_bufreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg " "Found entity 1: serv_bufreg" {  } { { "debug_cpu/serv_bufreg.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_bufreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_alu " "Found entity 1: serv_alu" {  } { { "debug_cpu/serv_alu.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_aligner " "Found entity 1: serv_aligner" {  } { { "debug_cpu/serv_aligner.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_aligner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/omdazz_c4_platform.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/omdazz_c4_platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 omdazz_c4_platform " "Found entity 1: omdazz_c4_platform" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/omdazz_c4_platform.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PLL20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll20-SYN " "Found design unit 1: pll20-SYN" {  } { { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292742 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL20 " "Found entity 1: PLL20" {  } { { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10Base_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 10Base_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEN_BASE_TX-arch " "Found design unit 1: TEN_BASE_TX-arch" {  } { { "10Base_TX.vhd" "" { Text "/home/mac/Code/FPGACode/10Base_TX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292743 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEN_BASE_TX " "Found entity 1: TEN_BASE_TX" {  } { { "10Base_TX.vhd" "" { Text "/home/mac/Code/FPGACode/10Base_TX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGACode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FPGACode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGACode " "Found entity 1: FPGACode" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUFF_INPUT_DIFF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BUFF_INPUT_DIFF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFF_INPUT_DIFF-CONCURRENT " "Found design unit 1: BUFF_INPUT_DIFF-CONCURRENT" {  } { { "BUFF_INPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_INPUT_DIFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292745 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFF_INPUT_DIFF " "Found entity 1: BUFF_INPUT_DIFF" {  } { { "BUFF_INPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_INPUT_DIFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO_ETH_PACKET.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FIFO_ETH_PACKET.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_eth_packet-SYN " "Found design unit 1: fifo_eth_packet-SYN" {  } { { "FIFO_ETH_PACKET.vhd" "" { Text "/home/mac/Code/FPGACode/FIFO_ETH_PACKET.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292746 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ETH_PACKET " "Found entity 1: FIFO_ETH_PACKET" {  } { { "FIFO_ETH_PACKET.vhd" "" { Text "/home/mac/Code/FPGACode/FIFO_ETH_PACKET.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755565292746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BUFF_OUTPUT_DIFF " "Elaborating entity \"BUFF_OUTPUT_DIFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755565292899 ""}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "O_n BUFF_OUTPUT_DIFF.vhd(18) " "Netlist error at BUFF_OUTPUT_DIFF.vhd(18): can't infer register for O_n because it changes value on both rising and falling edges of the clock" {  } { { "BUFF_OUTPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_OUTPUT_DIFF.vhd" 18 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1755565292901 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_n BUFF_OUTPUT_DIFF.vhd(16) " "Inferred latch for \"O_n\" at BUFF_OUTPUT_DIFF.vhd(16)" {  } { { "BUFF_OUTPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_OUTPUT_DIFF.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292901 "|BUFF_OUTPUT_DIFF"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "O_p BUFF_OUTPUT_DIFF.vhd(18) " "Netlist error at BUFF_OUTPUT_DIFF.vhd(18): can't infer register for O_p because it changes value on both rising and falling edges of the clock" {  } { { "BUFF_OUTPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_OUTPUT_DIFF.vhd" 18 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1755565292901 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_p BUFF_OUTPUT_DIFF.vhd(16) " "Inferred latch for \"O_p\" at BUFF_OUTPUT_DIFF.vhd(16)" {  } { { "BUFF_OUTPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_OUTPUT_DIFF.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565292901 "|BUFF_OUTPUT_DIFF"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "BUFF_OUTPUT_DIFF.vhd(18) " "HDL error at BUFF_OUTPUT_DIFF.vhd(18): couldn't implement registers for assignments on this clock edge" {  } { { "BUFF_OUTPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_OUTPUT_DIFF.vhd" 18 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1755565292901 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "BUFF_OUTPUT_DIFF.vhd(21) " "HDL error at BUFF_OUTPUT_DIFF.vhd(21): couldn't implement registers for assignments on this clock edge" {  } { { "BUFF_OUTPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_OUTPUT_DIFF.vhd" 21 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1755565292902 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755565292902 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755565293094 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 19 11:01:33 2025 " "Processing ended: Tue Aug 19 11:01:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755565293094 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755565293094 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755565293094 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565293094 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755565293783 ""}
