HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:lockNET_SF
Implementation;Synthesis|| CG360 ||@W:Removing wire read_pulse, as there is no assignment to it.||lockNET_SF.srr(41);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/41||neopixel.v(31);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\neopixel.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:Removing wire NP_PRDATA, as there is no assignment to it.||lockNET_SF.srr(50);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/50||apb3_interface.v(58);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/58
Implementation;Synthesis|| CG360 ||@W:Removing wire SERVO_PRDATA, as there is no assignment to it.||lockNET_SF.srr(51);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/51||apb3_interface.v(59);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/59
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||lockNET_SF.srr(52);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/52||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||lockNET_SF.srr(133);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/133||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(166);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/166||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(167);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/167||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(168);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/168||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL156 ||@W:*Input NP_PRDATA[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||lockNET_SF.srr(232);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/232||apb3_interface.v(58);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/58
Implementation;Synthesis|| CL156 ||@W:*Input SERVO_PRDATA[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||lockNET_SF.srr(233);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/233||apb3_interface.v(59);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/59
Implementation;Synthesis|| CL157 ||@W:*Output RAM_RESET has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(234);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/234||apb3_interface.v(51);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/51
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 27 of bus_write_data[31:0] are unused. Assign logic for all port bits or change the input port size.||lockNET_SF.srr(273);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/273||neopixel.v(24);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\neopixel.v'/linenumber/24
Implementation;Synthesis|| MT530 ||@W:Found inferred clock lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock which controls 570 sequential elements including apb3_interface_0.pxl_0.send_pixel[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||lockNET_SF.srr(355);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/355||neopixel.v(107);liberoaction://cross_probe/hdl/file/'n:\git\locknet373\smartfusion\locknet_sf\hdl\neopixel.v'/linenumber/107
Implementation;Synthesis|| MT246 ||@W:Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||lockNET_SF.srr(633);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/633||locknet_sf_mss.v(657);liberoaction://cross_probe/hdl/file/'n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\locknet_sf_mss.v'/linenumber/657
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||lockNET_SF.srr(634);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/634||locknet_sf_mss.v(590);liberoaction://cross_probe/hdl/file/'n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\locknet_sf_mss.v'/linenumber/590
Implementation;Synthesis|| MT420 ||@W:Found inferred clock lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:lockNET_SF_MSS_0.MSS_CCC_0.FAB_CLK"||lockNET_SF.srr(635);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/635||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||lockNET_SF.srr(651);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/651||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||lockNET_SF.srr(653);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/653||null;null
Implementation;Compile;RootName:lockNET_SF
Implementation;Compile||(null)||Please refer to the log file for details about 283 Warning(s) , 1 Info(s)||lockNET_SF_compile_log.rpt;liberoaction://open_report/file/lockNET_SF_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (6) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304004||Info: I/O Bank Assigner is running in incremental mode. All pre-assigned I/O Bank technologies will not be changed.||(null);(null)||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304002||Info: All I/O Banks have locked technologies. Skipping I/O Bank Assigner.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:lockNET_SF
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 5 Info(s)||lockNET_SF_placeroute_log.rpt;liberoaction://open_report/file/lockNET_SF_placeroute_log.rpt||(null);(null)
