


ARM Macro Assembler    Page 1 


    1 00000000         ; Standard definitions of Mode bits and Interrupt (I & F
                       ) flags in PSRs
    2 00000000         
    3 00000000 00000010 
                       Mode_USR
                               EQU              0x10
    4 00000000 00000011 
                       Mode_FIQ
                               EQU              0x11
    5 00000000 00000012 
                       Mode_IRQ
                               EQU              0x12
    6 00000000 00000013 
                       Mode_SVC
                               EQU              0x13
    7 00000000 00000017 
                       Mode_ABT
                               EQU              0x17
    8 00000000 0000001B 
                       Mode_UND
                               EQU              0x1B
    9 00000000 0000001F 
                       Mode_SYS
                               EQU              0x1F
   10 00000000         
   11 00000000 00000080 
                       I_Bit   EQU              0x80        ; when I bit is set
                                                            , IRQ is disabled
   12 00000000 00000040 
                       F_Bit   EQU              0x40        ; when F bit is set
                                                            , FIQ is disabled
   13 00000000         
   14 00000000         
   15 00000000         ;// <h> Stack Configuration (Stack Sizes in Bytes)
   16 00000000         ;//   <o0> Undefined Mode      <0x0-0xFFFFFFFF:8>
   17 00000000         ;//   <o1> Supervisor Mode     <0x0-0xFFFFFFFF:8>
   18 00000000         ;//   <o2> Abort Mode          <0x0-0xFFFFFFFF:8>
   19 00000000         ;//   <o3> Fast Interrupt Mode <0x0-0xFFFFFFFF:8>
   20 00000000         ;//   <o4> Interrupt Mode      <0x0-0xFFFFFFFF:8>
   21 00000000         ;//   <o5> User/System Mode    <0x0-0xFFFFFFFF:8>
   22 00000000         ;// </h>
   23 00000000         
   24 00000000 00000000 
                       UND_Stack_Size
                               EQU              0x00000000
   25 00000000 00000080 
                       SVC_Stack_Size
                               EQU              0x00000080
   26 00000000 00000000 
                       ABT_Stack_Size
                               EQU              0x00000000
   27 00000000 00000000 
                       FIQ_Stack_Size
                               EQU              0x00000000
   28 00000000 00000080 
                       IRQ_Stack_Size
                               EQU              0x00000080
   29 00000000 00000000 
                       USR_Stack_Size



ARM Macro Assembler    Page 2 


                               EQU              0x00000000
   30 00000000         
   32 00000000 00000100 
                       ISR_Stack_Size
                               EQU              (UND_Stack_Size + SVC_Stack_Siz
e + ABT_Stack_Size +                           FIQ_Stack_Size + IRQ_Stack_Size
)
   33 00000000         
   34 00000000                 AREA             RESET, CODE
   35 00000000                 ENTRY
   36 00000000         ;  Dummy Handlers are implemented as infinite loops whic
                       h can be modified.
   37 00000000         
   38 00000000 E59FF024 
                       Vectors LDR              PC, Reset_Addr
   39 00000004 E59FF024        LDR              PC, Undef_Addr
   40 00000008 E59FF024        LDR              PC, SWI_Addr
   41 0000000C E59FF024        LDR              PC, PAbt_Addr
   42 00000010 E59FF024        LDR              PC, DAbt_Addr
   43 00000014 E1A00000        NOP                          ; Reserved Vector 
   44 00000018 E51FF008        LDR              PC, IRQ_Addr
   45 0000001C         ;               LDR     PC, [PC, #-0x0FF0]     ; Vector 
                       from VicVectAddr
   46 0000001C E59FF020        LDR              PC, FIQ_Addr
   47 00000020         
   48 00000020 00000000 
                       ACBASE  DCD              P0COUNT
   49 00000024 00000000 
                       SCONTR  DCD              SIMCONTROL
   50 00000028 00000000 
                       DEBUGIO DCD              DEBUG_CNT
   51 0000002C 00000000 
                       Reset_Addr
                               DCD              Reset_Handler
   52 00000030 00000000 
                       Undef_Addr
                               DCD              Undef_Handler
   53 00000034 00000000 
                       SWI_Addr
                               DCD              SWI_Handler
   54 00000038 00000000 
                       PAbt_Addr
                               DCD              PAbt_Handler
   55 0000003C 00000000 
                       DAbt_Addr
                               DCD              DAbt_Handler
   56 00000040 00000000        DCD              0           ; Reserved Address 
                                                            
   57 00000044 00000000 
                       FIQ_Addr
                               DCD              FIQ_Handler
   58 00000048         
   59 00000048 EAFFFFFE 
                       Undef_Handler
                               B                Undef_Handler
   60 0000004C EAFFFFFE 
                       SWI_Handler
                               B                SWI_Handler
   61 00000050 EAFFFFFE 



ARM Macro Assembler    Page 3 


                       PAbt_Handler
                               B                PAbt_Handler
   62 00000054 EAFFFFFE 
                       DAbt_Handler
                               B                DAbt_Handler
   63 00000058 EAFFFFFE 
                       FIQ_Handler
                               B                FIQ_Handler
   64 0000005C         
   65 0000005C         
   66 0000005C                 AREA             ARMuser, CODE,READONLY
   67 00000000         
   68 00000000 00000000 
                       IRQ_Addr
                               DCD              ISR_FUNC1
   69 00000004 00000010 
                       EINT2   EQU              16
   70 00000004 FFFFF010 
                       Addr_VicIntEn
                               DCD              0xFFFFF010  ; set to (1<<EINT0)
                                                            
   71 00000008 E01FC148 
                       Addr_EXTMODE
                               DCD              0xE01FC148  ; set to 1
   72 0000000C E002C000 
                       Addr_PINSEL0
                               DCD              0xE002C000  ; set to 2_1100
   73 00000010 E01FC140 
                       Addr_EXTINT
                               DCD              0xE01FC140
   74 00000014         
   75 00000014         ;  addresses of two registers that allow faster input
   76 00000014         
   77 00000014 E0028000 
                       Addr_IOPIN
                               DCD              0xE0028000
   78 00000018         
   79 00000018         
   80 00000018         ; Initialise the Interrupt System
   81 00000018         ;  ...
   82 00000018 E82D0003 
                       ISR_FUNC1
                               STMED            R13!, {R0,R1}
   83 0000001C E3A00004        MOV              R0, #(1 << 2) ; bit 2 of EXTINT
                                                            
   84 00000020 E51F1018        LDR              R1, Addr_EXTINT
   85 00000024 E5810000        STR              R0, [R1]    ; EINT2 reset inter
                                                            rupt
   86 00000028 E9BD0003        LDMED            R13!, {R0,R1}
   87 0000002C EA000038        B                ISR_FUNC
   88 00000030         
   89 00000030         Reset_Handler
   90 00000030         ; PORT0.1 1->0 triggers EINT0 IRQ interrupt
   91 00000030 E3A00801        MOV              R0, #(1 << EINT2)
   92 00000034 E51F1038        LDR              R1, Addr_VicIntEn
   93 00000038 E5810000        STR              R0, [R1]
   94 0000003C E3A00101        MOV              R0, #(1 << 30)
   95 00000040 E51F103C        LDR              R1, Addr_PINSEL0
   96 00000044 E5810000        STR              R0, [R1]



ARM Macro Assembler    Page 4 


   97 00000048 E3A00004        MOV              R0, #(1 << 2)
   98 0000004C E51F104C        LDR              R1, Addr_EXTMODE
   99 00000050 E5810000        STR              R0, [R1]
  100 00000054         
  101 00000054         ;  Setup Stack for each mode
  102 00000054 E59F00E4        LDR              R0, =Stack_Top
  103 00000058         
  104 00000058         ;  Enter Undefined Instruction Mode and set its Stack Po
                       inter
  105 00000058 E321F0DB        MSR              CPSR_c, #Mode_UND:OR:I_Bit:OR:F
_Bit
  106 0000005C E1A0D000        MOV              SP, R0
  107 00000060 E2400000        SUB              R0, R0, #UND_Stack_Size
  108 00000064         
  109 00000064         ;  Enter Abort Mode and set its Stack Pointer
  110 00000064 E321F0D7        MSR              CPSR_c, #Mode_ABT:OR:I_Bit:OR:F
_Bit
  111 00000068 E1A0D000        MOV              SP, R0
  112 0000006C E2400000        SUB              R0, R0, #ABT_Stack_Size
  113 00000070         
  114 00000070         ;  Enter FIQ Mode and set its Stack Pointer
  115 00000070 E321F0D1        MSR              CPSR_c, #Mode_FIQ:OR:I_Bit:OR:F
_Bit
  116 00000074 E1A0D000        MOV              SP, R0
  117 00000078 E2400000        SUB              R0, R0, #FIQ_Stack_Size
  118 0000007C         
  119 0000007C         ;  Enter IRQ Mode and set its Stack Pointer
  120 0000007C E321F0D2        MSR              CPSR_c, #Mode_IRQ:OR:I_Bit:OR:F
_Bit
  121 00000080 E1A0D000        MOV              SP, R0
  122 00000084 E2400080        SUB              R0, R0, #IRQ_Stack_Size
  123 00000088         
  124 00000088         ;  Enter Supervisor Mode and set its Stack Pointer
  125 00000088 E321F053        MSR              CPSR_c, #Mode_SVC:OR:F_Bit
  126 0000008C E1A0D000        MOV              SP, R0
  127 00000090 E2400080        SUB              R0, R0, #SVC_Stack_Size
  128 00000094 EAFFFFFF        B                START
  129 00000098         ;----------------------------DO NOT CHANGE ABOVE THIS CO
                       MMENT--------------------------------
  130 00000098         ;-------------------------------------------------------
                       -------------------------------------
  131 00000098         ;-------------------------------------------------------
                       -------------------------------------
  132 00000098         ; constant data used in counting loop
  133 00000098         
  134 00000098         
  135 00000098         
  136 00000098         START                                ; initialise counti
                                                            ng loop
  137 00000098         ; R0 will contain our finished variable
  138 00000098 E3A00001        MOV              R0, #1
  139 0000009C E51F8090        LDR              R8, Addr_IOPIN
  140 000000A0         ; R2, R3, R4, R5 are count variables
  141 000000A0 E59F209C        LDR              R2, =P0COUNT
  142 000000A4 E3A03781        MOV              R3, #&2040000
  143 000000A8 E3833081        ORR              R3, #&81
  144 000000AC E598A000        LDR              R10, [R8]
  145 000000B0 E00AA003        AND              R10, R3
  146 000000B4         



ARM Macro Assembler    Page 5 


  147 000000B4         ; main counting loop loops forever, interrupted at end o
                       f simulation
  148 000000B4 E3500001 
                       LOOP    CMP              R0, #1
  149 000000B8 BA00001D        BLT              LOOP_END
  150 000000BC E5981000        LDR              R1, [R8]
  151 000000C0 E0011003        AND              R1, R3
  152 000000C4 E031600A        EORS             R6, R1, R10
  153 000000C8 0AFFFFF9        BEQ              LOOP
  154 000000CC         
  155 000000CC E3160001        TST              R6, #1
  156 000000D0 05929000        LDREQ            R9, [R2]
  157 000000D4 02899001        ADDEQ            R9, #1
  158 000000D8 05829000        STREQ            R9, [R2]
  159 000000DC E3160008        TST              R6, #8
  160 000000E0 05929004        LDREQ            R9, [R2, #4]
  161 000000E4 02899001        ADDEQ            R9, #1
  162 000000E8 05829004        STREQ            R9, [R2, #4]
  163 000000EC E3160701        TST              R6, #&40000
  164 000000F0 05929008        LDREQ            R9, [R2, #8]
  165 000000F4 02899001        ADDEQ            R9, #1
  166 000000F8 05829008        STREQ            R9, [R2, #8]
  167 000000FC E3160402        TST              R6, #&2000000
  168 00000100 0592900C        LDREQ            R9, [R2, #&C]
  169 00000104 02899001        ADDEQ            R9, #1
  170 00000108 0582900C        STREQ            R9, [R2, #&C]
  171 0000010C E1A0A001        MOV              R10, R1
  172 00000110 EAFFFFE7        B                LOOP
  173 00000114         
  174 00000114 E3A00000 
                       ISR_FUNC
                               MOV              R0, #0      ; Interrupt must se
                                                            t variable to termi
                                                            nate main loop
  175 00000118 E25EF004        SUBS             PC, R14, #4
  176 0000011C E12FFF1E        BX               R14         ; branch to LOOP_EN
                                                            D will be at end of
                                                             LOOP code
  177 00000120         
  178 00000120         ;-------------------------------------------------------
                       -------------------------------------
  179 00000120         ; PARAMETERS TO CONTROL SIMULATION, VALUES MAY BE CHANGE
                       D TO IMPLEMENT DIFFERENT TESTS
  180 00000120         ;-------------------------------------------------------
                       -------------------------------------
  181 00000120         SIMCONTROL
  182 00000120 000003E8 
                       SIM_TIME
                               DCD              1000        ; length of simulat
                                                            ion in cycles (100M
                                                            Hz clock)
  183 00000124 00000050 
                       P0_PERIOD
                               DCD              80          ; bit 0 input perio
                                                            d in cycles
  184 00000128 00000022 
                       P1_PERIOD
                               DCD              34          ; bit 7 input perio
                                                            d in cycles



ARM Macro Assembler    Page 6 


  185 0000012C 0000002C 
                       P2_PERIOD
                               DCD              44          ; bit 18 input peri
                                                            od in cycles
  186 00000130 00000026 
                       P3_PERIOD
                               DCD              38          ; bit 25 input peri
                                                            od in cycles
  187 00000134         ;---------------------DO NOT CHANGE AFTER THIS COMMENT--
                       -------------------------------------
  188 00000134         ;-------------------------------------------------------
                       -------------------------------------
  189 00000134         ;-------------------------------------------------------
                       -------------------------------------
  190 00000134 E3A00C7F 
                       LOOP_END
                               MOV              R0, #0x7f00
  191 00000138 E5900000        LDR              R0, [R0]    ; read memory locat
                                                            ion 7f00 to stop si
                                                            mulation
  192 0000013C EAFFFFFE 
                       STOP    B                STOP
  193 00000140         ;-------------------------------------------------------
                       ----------------------
  194 00000140 00000000 
              00000000         AREA             DATA, READWRITE
  195 00000000         SIM_OUT
  196 00000000 00000000 
                       P0COUNT DCD              0
  197 00000004 00000000 
                       P1COUNT DCD              0
  198 00000008 00000000 
                       P2COUNT DCD              0
  199 0000000C 00000000 
                       P3COUNT DCD              0
  200 00000010         ;-------------------------------------------------------
                       -----------------------   
  201 00000010                 AREA             STACK, NOINIT, READWRITE, ALIGN
=3
  202 00000000         DEBUG_CNT
                               SPACE            16
  203 00000010         Stack_Mem
                               SPACE            USR_Stack_Size
  204 00000010         __initial_sp
                               SPACE            ISR_Stack_Size
  205 00000110         
  206 00000110         Stack_Top
  207 00000110         
  208 00000110         
  209 00000110                 END                          ; Mark end of file
Command Line: --debug --xref --apcs=interwork --depend=.\countfreq.d -o.\countf
req.o -IC:\Keil\ARM\RV31\INC -IC:\Keil\ARM\CMSIS\Include -IC:\Keil\ARM\Inc\Phil
ips --predefine="__EVAL SETA 1" --list=.\countfreq.lst countfreq.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

ACBASE 00000020

Symbol: ACBASE
   Definitions
      At line 48 in file countfreq.s
   Uses
      None
Comment: ACBASE unused
DAbt_Addr 0000003C

Symbol: DAbt_Addr
   Definitions
      At line 55 in file countfreq.s
   Uses
      At line 42 in file countfreq.s
Comment: DAbt_Addr used once
DAbt_Handler 00000054

Symbol: DAbt_Handler
   Definitions
      At line 62 in file countfreq.s
   Uses
      At line 55 in file countfreq.s
      At line 62 in file countfreq.s

DEBUGIO 00000028

Symbol: DEBUGIO
   Definitions
      At line 50 in file countfreq.s
   Uses
      None
Comment: DEBUGIO unused
FIQ_Addr 00000044

Symbol: FIQ_Addr
   Definitions
      At line 57 in file countfreq.s
   Uses
      At line 46 in file countfreq.s
Comment: FIQ_Addr used once
FIQ_Handler 00000058

Symbol: FIQ_Handler
   Definitions
      At line 63 in file countfreq.s
   Uses
      At line 57 in file countfreq.s
      At line 63 in file countfreq.s

PAbt_Addr 00000038

Symbol: PAbt_Addr
   Definitions
      At line 54 in file countfreq.s
   Uses
      At line 41 in file countfreq.s
Comment: PAbt_Addr used once
PAbt_Handler 00000050



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols


Symbol: PAbt_Handler
   Definitions
      At line 61 in file countfreq.s
   Uses
      At line 54 in file countfreq.s
      At line 61 in file countfreq.s

RESET 00000000

Symbol: RESET
   Definitions
      At line 34 in file countfreq.s
   Uses
      None
Comment: RESET unused
Reset_Addr 0000002C

Symbol: Reset_Addr
   Definitions
      At line 51 in file countfreq.s
   Uses
      At line 38 in file countfreq.s
Comment: Reset_Addr used once
SCONTR 00000024

Symbol: SCONTR
   Definitions
      At line 49 in file countfreq.s
   Uses
      None
Comment: SCONTR unused
SWI_Addr 00000034

Symbol: SWI_Addr
   Definitions
      At line 53 in file countfreq.s
   Uses
      At line 40 in file countfreq.s
Comment: SWI_Addr used once
SWI_Handler 0000004C

Symbol: SWI_Handler
   Definitions
      At line 60 in file countfreq.s
   Uses
      At line 53 in file countfreq.s
      At line 60 in file countfreq.s

Undef_Addr 00000030

Symbol: Undef_Addr
   Definitions
      At line 52 in file countfreq.s
   Uses
      At line 39 in file countfreq.s
Comment: Undef_Addr used once
Undef_Handler 00000048




ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

Symbol: Undef_Handler
   Definitions
      At line 59 in file countfreq.s
   Uses
      At line 52 in file countfreq.s
      At line 59 in file countfreq.s

Vectors 00000000

Symbol: Vectors
   Definitions
      At line 38 in file countfreq.s
   Uses
      None
Comment: Vectors unused
16 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

ARMuser 00000000

Symbol: ARMuser
   Definitions
      At line 66 in file countfreq.s
   Uses
      None
Comment: ARMuser unused
Addr_EXTINT 00000010

Symbol: Addr_EXTINT
   Definitions
      At line 73 in file countfreq.s
   Uses
      At line 84 in file countfreq.s
Comment: Addr_EXTINT used once
Addr_EXTMODE 00000008

Symbol: Addr_EXTMODE
   Definitions
      At line 71 in file countfreq.s
   Uses
      At line 98 in file countfreq.s
Comment: Addr_EXTMODE used once
Addr_IOPIN 00000014

Symbol: Addr_IOPIN
   Definitions
      At line 77 in file countfreq.s
   Uses
      At line 139 in file countfreq.s
Comment: Addr_IOPIN used once
Addr_PINSEL0 0000000C

Symbol: Addr_PINSEL0
   Definitions
      At line 72 in file countfreq.s
   Uses
      At line 95 in file countfreq.s
Comment: Addr_PINSEL0 used once
Addr_VicIntEn 00000004

Symbol: Addr_VicIntEn
   Definitions
      At line 70 in file countfreq.s
   Uses
      At line 92 in file countfreq.s
Comment: Addr_VicIntEn used once
IRQ_Addr 00000000

Symbol: IRQ_Addr
   Definitions
      At line 68 in file countfreq.s
   Uses
      At line 44 in file countfreq.s
Comment: IRQ_Addr used once
ISR_FUNC 00000114

Symbol: ISR_FUNC



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 174 in file countfreq.s
   Uses
      At line 87 in file countfreq.s
Comment: ISR_FUNC used once
ISR_FUNC1 00000018

Symbol: ISR_FUNC1
   Definitions
      At line 82 in file countfreq.s
   Uses
      At line 68 in file countfreq.s
Comment: ISR_FUNC1 used once
LOOP 000000B4

Symbol: LOOP
   Definitions
      At line 148 in file countfreq.s
   Uses
      At line 153 in file countfreq.s
      At line 172 in file countfreq.s

LOOP_END 00000134

Symbol: LOOP_END
   Definitions
      At line 190 in file countfreq.s
   Uses
      At line 149 in file countfreq.s
Comment: LOOP_END used once
P0_PERIOD 00000124

Symbol: P0_PERIOD
   Definitions
      At line 183 in file countfreq.s
   Uses
      None
Comment: P0_PERIOD unused
P1_PERIOD 00000128

Symbol: P1_PERIOD
   Definitions
      At line 184 in file countfreq.s
   Uses
      None
Comment: P1_PERIOD unused
P2_PERIOD 0000012C

Symbol: P2_PERIOD
   Definitions
      At line 185 in file countfreq.s
   Uses
      None
Comment: P2_PERIOD unused
P3_PERIOD 00000130

Symbol: P3_PERIOD
   Definitions
      At line 186 in file countfreq.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

   Uses
      None
Comment: P3_PERIOD unused
Reset_Handler 00000030

Symbol: Reset_Handler
   Definitions
      At line 89 in file countfreq.s
   Uses
      At line 51 in file countfreq.s
Comment: Reset_Handler used once
SIMCONTROL 00000120

Symbol: SIMCONTROL
   Definitions
      At line 181 in file countfreq.s
   Uses
      At line 49 in file countfreq.s
Comment: SIMCONTROL used once
SIM_TIME 00000120

Symbol: SIM_TIME
   Definitions
      At line 182 in file countfreq.s
   Uses
      None
Comment: SIM_TIME unused
START 00000098

Symbol: START
   Definitions
      At line 136 in file countfreq.s
   Uses
      At line 128 in file countfreq.s
Comment: START used once
STOP 0000013C

Symbol: STOP
   Definitions
      At line 192 in file countfreq.s
   Uses
      At line 192 in file countfreq.s
Comment: STOP used once
20 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

DATA 00000000

Symbol: DATA
   Definitions
      At line 194 in file countfreq.s
   Uses
      None
Comment: DATA unused
P0COUNT 00000000

Symbol: P0COUNT
   Definitions
      At line 196 in file countfreq.s
   Uses
      At line 48 in file countfreq.s
      At line 141 in file countfreq.s

P1COUNT 00000004

Symbol: P1COUNT
   Definitions
      At line 197 in file countfreq.s
   Uses
      None
Comment: P1COUNT unused
P2COUNT 00000008

Symbol: P2COUNT
   Definitions
      At line 198 in file countfreq.s
   Uses
      None
Comment: P2COUNT unused
P3COUNT 0000000C

Symbol: P3COUNT
   Definitions
      At line 199 in file countfreq.s
   Uses
      None
Comment: P3COUNT unused
SIM_OUT 00000000

Symbol: SIM_OUT
   Definitions
      At line 195 in file countfreq.s
   Uses
      None
Comment: SIM_OUT unused
6 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

DEBUG_CNT 00000000

Symbol: DEBUG_CNT
   Definitions
      At line 202 in file countfreq.s
   Uses
      At line 50 in file countfreq.s
Comment: DEBUG_CNT used once
STACK 00000000

Symbol: STACK
   Definitions
      At line 201 in file countfreq.s
   Uses
      None
Comment: STACK unused
Stack_Mem 00000010

Symbol: Stack_Mem
   Definitions
      At line 203 in file countfreq.s
   Uses
      None
Comment: Stack_Mem unused
Stack_Top 00000110

Symbol: Stack_Top
   Definitions
      At line 206 in file countfreq.s
   Uses
      At line 102 in file countfreq.s
Comment: Stack_Top used once
__initial_sp 00000010

Symbol: __initial_sp
   Definitions
      At line 204 in file countfreq.s
   Uses
      None
Comment: __initial_sp unused
5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ABT_Stack_Size 00000000

Symbol: ABT_Stack_Size
   Definitions
      At line 26 in file countfreq.s
   Uses
      At line 32 in file countfreq.s
      At line 112 in file countfreq.s

EINT2 00000010

Symbol: EINT2
   Definitions
      At line 69 in file countfreq.s
   Uses
      At line 91 in file countfreq.s
Comment: EINT2 used once
FIQ_Stack_Size 00000000

Symbol: FIQ_Stack_Size
   Definitions
      At line 27 in file countfreq.s
   Uses
      At line 32 in file countfreq.s
      At line 117 in file countfreq.s

F_Bit 00000040

Symbol: F_Bit
   Definitions
      At line 12 in file countfreq.s
   Uses
      At line 105 in file countfreq.s
      At line 110 in file countfreq.s
      At line 115 in file countfreq.s
      At line 120 in file countfreq.s
      At line 125 in file countfreq.s

IRQ_Stack_Size 00000080

Symbol: IRQ_Stack_Size
   Definitions
      At line 28 in file countfreq.s
   Uses
      At line 32 in file countfreq.s
      At line 122 in file countfreq.s

ISR_Stack_Size 00000100

Symbol: ISR_Stack_Size
   Definitions
      At line 32 in file countfreq.s
   Uses
      At line 204 in file countfreq.s
Comment: ISR_Stack_Size used once
I_Bit 00000080

Symbol: I_Bit
   Definitions



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

      At line 11 in file countfreq.s
   Uses
      At line 105 in file countfreq.s
      At line 110 in file countfreq.s
      At line 115 in file countfreq.s
      At line 120 in file countfreq.s

Mode_ABT 00000017

Symbol: Mode_ABT
   Definitions
      At line 7 in file countfreq.s
   Uses
      At line 110 in file countfreq.s
Comment: Mode_ABT used once
Mode_FIQ 00000011

Symbol: Mode_FIQ
   Definitions
      At line 4 in file countfreq.s
   Uses
      At line 115 in file countfreq.s
Comment: Mode_FIQ used once
Mode_IRQ 00000012

Symbol: Mode_IRQ
   Definitions
      At line 5 in file countfreq.s
   Uses
      At line 120 in file countfreq.s
Comment: Mode_IRQ used once
Mode_SVC 00000013

Symbol: Mode_SVC
   Definitions
      At line 6 in file countfreq.s
   Uses
      At line 125 in file countfreq.s
Comment: Mode_SVC used once
Mode_SYS 0000001F

Symbol: Mode_SYS
   Definitions
      At line 9 in file countfreq.s
   Uses
      None
Comment: Mode_SYS unused
Mode_UND 0000001B

Symbol: Mode_UND
   Definitions
      At line 8 in file countfreq.s
   Uses
      At line 105 in file countfreq.s
Comment: Mode_UND used once
Mode_USR 00000010

Symbol: Mode_USR
   Definitions



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 3 in file countfreq.s
   Uses
      None
Comment: Mode_USR unused
SVC_Stack_Size 00000080

Symbol: SVC_Stack_Size
   Definitions
      At line 25 in file countfreq.s
   Uses
      At line 32 in file countfreq.s
      At line 127 in file countfreq.s

UND_Stack_Size 00000000

Symbol: UND_Stack_Size
   Definitions
      At line 24 in file countfreq.s
   Uses
      At line 32 in file countfreq.s
      At line 107 in file countfreq.s

USR_Stack_Size 00000000

Symbol: USR_Stack_Size
   Definitions
      At line 29 in file countfreq.s
   Uses
      At line 203 in file countfreq.s
Comment: USR_Stack_Size used once
17 symbols
397 symbols in table
