EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 6500 4200 1700 900 
U 5E9781D0
F0 "Power Supply" 50
F1 "Power_Supply.sch" 50
$EndSheet
$Sheet
S 3350 3600 1700 1500
U 5E9CBA65
F0 "Onion Omega 2" 50
F1 "Onion_Omega2.sch" 50
F2 "Omega2_SPI[4..0]" I R 5050 4950 50 
F3 "Omega2_I2C[1..0]" I R 5050 4600 50 
F4 "Omega2_JTAG[5..0]" I R 5050 4250 50 
F5 "ONION_SER1_TX" I R 5050 3750 50 
F6 "ONION_SER1_RX" I R 5050 3850 50 
$EndSheet
$Sheet
S 6500 1800 1700 1550
U 5E9DAA0B
F0 "FPGA" 50
F1 "FPGA.sch" 50
F2 "FPGA_SPI[4..0]" I L 6500 3200 50 
F3 "FPGA_I2C[1..0]" I L 6500 2600 50 
F4 "FPGA_CONTROL[5..0]" I L 6500 2000 50 
$EndSheet
Wire Bus Line
	6050 4950 6050 3200
Wire Bus Line
	6050 3200 6500 3200
Wire Bus Line
	5800 4600 5800 2600
Wire Bus Line
	5800 2600 6500 2600
$Sheet
S 3350 1800 1700 1550
U 5EA31305
F0 "STM32" 50
F1 "STM32.sch" 50
F2 "STM32_CONTROL[5..0]" I R 5050 2000 50 
F3 "STM32_I2C[1..0]" I R 5050 2600 50 
F4 "STM32_RX" I R 5050 3200 50 
F5 "STM32_TX" I R 5050 3100 50 
F6 "STM32_JTAG[5..0]" I R 5050 2850 50 
$EndSheet
Wire Bus Line
	5050 4600 5800 4600
Wire Bus Line
	5050 4950 6050 4950
Wire Bus Line
	5050 2000 6500 2000
Wire Bus Line
	5050 2600 5800 2600
Connection ~ 5800 2600
Wire Wire Line
	5050 3100 5400 3100
Wire Wire Line
	5400 3100 5400 3850
Wire Wire Line
	5400 3850 5050 3850
Wire Wire Line
	5050 3750 5250 3750
Wire Wire Line
	5250 3750 5250 3200
Wire Wire Line
	5250 3200 5050 3200
Wire Bus Line
	5050 2850 5600 2850
Wire Bus Line
	5600 2850 5600 4250
Wire Bus Line
	5600 4250 5050 4250
$EndSCHEMATC
