Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  2 10:36:25 2020
| Host         : DESKTOP-4VGS7IU running 64-bit major release  (build 9200)
| Command      : report_methodology -file lab_10_methodology_drc_routed.rpt -pb lab_10_methodology_drc_routed.pb -rpx lab_10_methodology_drc_routed.rpx
| Design       : lab_10
| Device       : xc7s15ftgb196-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+---------------------------------------------+------------+
| Rule      | Severity | Description                                 | Violations |
+-----------+----------+---------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                | 3          |
| TIMING-20 | Warning  | Non-clocked latch                           | 2          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects | 1          |
+-----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell next2/j2_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) next2/j2_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell next2/j2_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) next2/j2_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell next2/j2_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) next2/j2_reg[5]_LDC/CLR, next2/j2_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch next2/j2_reg[5]_LDC cannot be properly analyzed as its control pin next2/j2_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch next2/j2_reg[6]_LDC cannot be properly analyzed as its control pin next2/j2_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '2' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: e:/UNIVERSITY/alltext/fpga_teris/demo0/lab_10.srcs/sources_1/ip/rgb2dvi_0_1/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>


