Drill report for /home/dolbeau/SPARC/SBusFPGA/sbus-to-ztex/sbus-to-ztex.kicad_pcb
Created on Sun Jun 27 09:12:57 2021

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'sbus-to-ztex-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.40mm  0.016"  (106 holes)
    T2  0.60mm  0.024"  (2 holes)  (with 2 slots)
    T3  0.80mm  0.031"  (110 holes)
    T4  0.85mm  0.033"  (2 holes)
    T5  1.00mm  0.039"  (146 holes)

    Total plated holes count 366


Drill file 'sbus-to-ztex-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
