head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.32
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.30
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.28
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.26
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.24
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.22
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.20
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.18
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.16
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.14
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.12
	binutils-2_18-branchpoint:1.2
	binutils-csl-coldfire-4_1-32:1.2
	binutils-csl-sourcerygxx-4_1-32:1.2
	binutils-csl-innovasic-fido-3_4_4-33:1.2
	binutils-csl-sourcerygxx-3_4_4-32:1.2
	binutils-csl-coldfire-4_1-30:1.2
	binutils-csl-sourcerygxx-4_1-30:1.2
	binutils-csl-coldfire-4_1-28:1.2
	binutils-csl-sourcerygxx-4_1-29:1.2
	binutils-csl-sourcerygxx-4_1-28:1.2
	binutils-csl-arm-2006q3-27:1.2
	binutils-csl-sourcerygxx-4_1-27:1.2
	binutils-csl-arm-2006q3-26:1.2
	binutils-csl-sourcerygxx-4_1-26:1.2
	binutils-csl-sourcerygxx-4_1-25:1.2
	binutils-csl-sourcerygxx-4_1-24:1.2
	binutils-csl-sourcerygxx-4_1-23:1.2
	binutils-csl-sourcerygxx-4_1-21:1.2
	binutils-csl-arm-2006q3-21:1.2
	binutils-csl-sourcerygxx-4_1-22:1.2
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.2
	binutils-csl-sourcerygxx-4_1-20:1.2
	binutils-csl-arm-2006q3-19:1.2
	binutils-csl-sourcerygxx-4_1-19:1.2
	binutils-csl-sourcerygxx-4_1-18:1.2
	binutils-csl-renesas-4_1-9:1.2
	binutils-csl-sourcerygxx-3_4_4-25:1.2
	binutils-csl-renesas-4_1-8:1.2
	binutils-csl-renesas-4_1-7:1.2
	binutils-csl-renesas-4_1-6:1.2
	binutils-csl-sourcerygxx-4_1-17:1.2
	binutils-csl-sourcerygxx-4_1-14:1.2
	binutils-csl-sourcerygxx-4_1-15:1.2
	binutils-csl-sourcerygxx-4_1-13:1.2
	binutils-2_17:1.2
	binutils-csl-sourcerygxx-4_1-12:1.2
	binutils-csl-sourcerygxx-3_4_4-21:1.2
	binutils-csl-wrs-linux-3_4_4-24:1.2
	binutils-csl-wrs-linux-3_4_4-23:1.2
	binutils-csl-sourcerygxx-4_1-9:1.2
	binutils-csl-sourcerygxx-4_1-8:1.2
	binutils-csl-sourcerygxx-4_1-7:1.2
	binutils-csl-arm-2006q1-6:1.2
	binutils-csl-sourcerygxx-4_1-6:1.2
	binutils-csl-wrs-linux-3_4_4-22:1.2
	binutils-csl-coldfire-4_1-11:1.2
	binutils-csl-sourcerygxx-3_4_4-19:1.2
	binutils-csl-coldfire-4_1-10:1.2
	binutils-csl-sourcerygxx-4_1-5:1.2
	binutils-csl-sourcerygxx-4_1-4:1.2
	binutils-csl-wrs-linux-3_4_4-21:1.2
	binutils-csl-morpho-4_1-4:1.2
	binutils-csl-sourcerygxx-3_4_4-17:1.2
	binutils-csl-wrs-linux-3_4_4-20:1.2
	binutils-2_17-branch:1.2.0.10
	binutils-2_17-branchpoint:1.2
	binutils-csl-2_17-branch:1.2.0.8
	binutils-csl-2_17-branchpoint:1.2
	binutils-csl-gxxpro-3_4-branch:1.2.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.2
	binutils-2_16_1:1.2
	binutils-csl-arm-2005q1b:1.2
	binutils-2_16:1.2
	binutils-csl-arm-2005q1a:1.2
	binutils-csl-arm-2005q1-branch:1.2.0.4
	binutils-csl-arm-2005q1-branchpoint:1.2
	binutils-2_16-branch:1.2.0.2
	binutils-2_16-branchpoint:1.2
	csl-arm-2004-q3d:1.2
	csl-arm-2004-q3:1.2
	binutils-2_15:1.1
	binutils-2_15-branchpoint:1.1
	csl-arm-2004-q1a:1.1
	csl-arm-2004-q1:1.1
	binutils-2_15-branch:1.1.0.4
	cagney_bfdfile-20040213-branch:1.1.0.2
	cagney_bfdfile-20040213-branchpoint:1.1
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2004.07.27.16.47.02;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	2004.02.09.12.15.56;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.2
log
@ld-h8300/h8300.exp: Addition of new test case to check relaxation for H8S target.
ld-h8300/relax-6.s: New test source file.
ld-h8300/relax-6.d: New test expected disassembly file.
ld-h8300/relax-6-coff.d: New test expected disassembly file for COFF format.
@
text
@# name: H8300 Relaxation Test 5
# source: relax-5.s
# ld: --relax -m h8300self
# objdump: -d --no-show-raw-insn

.*:     file format .*-h8300

Disassembly of section .text:

00000100 <_start>:
 100:	ldc	@@0x0:16,ccr
 106:	ldc	@@0x7fff:16,ccr
 10c:	ldc	@@0x8000:32,ccr
 114:	ldc	@@0xff00:32,ccr
 11c:	ldc	@@0xffff00:32,ccr
 124:	ldc	@@0xffff7fff:32,ccr
 12c:	ldc	@@0x8000:16,ccr
 132:	ldc	@@0xfeff:16,ccr
 138:	ldc	@@0xff00:16,ccr
 13e:	ldc	@@0xffff:16,ccr
 144:	stc	ccr,@@0x0:16
 14a:	stc	ccr,@@0x7fff:16
 150:	stc	ccr,@@0x8000:32
 158:	stc	ccr,@@0xff00:32
 160:	stc	ccr,@@0xffff00:32
 168:	stc	ccr,@@0xffff7fff:32
 170:	stc	ccr,@@0x8000:16
 176:	stc	ccr,@@0xfeff:16
 17c:	stc	ccr,@@0xff00:16
 182:	stc	ccr,@@0xffff:16
 188:	ldc	@@0x0:16,exr
 18e:	ldc	@@0x7fff:16,exr
 194:	ldc	@@0x8000:32,exr
 19c:	ldc	@@0xff00:32,exr
 1a4:	ldc	@@0xffff00:32,exr
 1ac:	ldc	@@0xffff7fff:32,exr
 1b4:	ldc	@@0x8000:16,exr
 1ba:	ldc	@@0xfeff:16,exr
 1c0:	ldc	@@0xff00:16,exr
 1c6:	ldc	@@0xffff:16,exr
 1cc:	stc	exr,@@0x0:16
 1d2:	stc	exr,@@0x7fff:16
 1d8:	stc	exr,@@0x8000:32
 1e0:	stc	exr,@@0xff00:32
 1e8:	stc	exr,@@0xffff00:32
 1f0:	stc	exr,@@0xffff7fff:32
 1f8:	stc	exr,@@0x8000:16
 1fe:	stc	exr,@@0xfeff:16
 204:	stc	exr,@@0xff00:16
 20a:	stc	exr,@@0xffff:16
@


1.1
log
@Add support for relaxing the 32bit ldc/stc instructions.
@
text
@d11 40
a50 40
 100:	01 40 6b 00 00 00 ldc	@@0x0:16,ccr
 106:	01 40 6b 00 7f ff ldc	@@0x7fff:16,ccr
 10c:	01 40 6b 20 00 00 80 00 ldc	@@0x8000:32,ccr
 114:	01 40 6b 20 00 00 ff 00 ldc	@@0xff00:32,ccr
 11c:	01 40 6b 20 00 ff ff 00 ldc	@@0xffff00:32,ccr
 124:	01 40 6b 20 ff ff 7f ff ldc	@@0xffff7fff:32,ccr
 12c:	01 40 6b 00 80 00 ldc	@@0x8000:16,ccr
 132:	01 40 6b 00 fe ff ldc	@@0xfeff:16,ccr
 138:	01 40 6b 00 ff 00 ldc	@@0xff00:16,ccr
 13e:	01 40 6b 00 ff ff ldc	@@0xffff:16,ccr
 144:	01 40 6b 80 00 00 stc	ccr,@@0x0:16
 14a:	01 40 6b 80 7f ff stc	ccr,@@0x7fff:16
 150:	01 40 6b a0 00 00 80 00 stc	ccr,@@0x8000:32
 158:	01 40 6b a0 00 00 ff 00 stc	ccr,@@0xff00:32
 160:	01 40 6b a0 00 ff ff 00 stc	ccr,@@0xffff00:32
 168:	01 40 6b a0 ff ff 7f ff stc	ccr,@@0xffff7fff:32
 170:	01 40 6b 80 80 00 stc	ccr,@@0x8000:16
 176:	01 40 6b 80 fe ff stc	ccr,@@0xfeff:16
 17c:	01 40 6b 80 ff 00 stc	ccr,@@0xff00:16
 182:	01 40 6b 80 ff ff stc	ccr,@@0xffff:16
 188:	01 41 6b 00 00 00 ldc	@@0x0:16,exr
 18e:	01 41 6b 00 7f ff ldc	@@0x7fff:16,exr
 194:	01 41 6b 20 00 00 80 00 ldc	@@0x8000:32,exr
 19c:	01 41 6b 20 00 00 ff 00 ldc	@@0xff00:32,exr
 1a4:	01 41 6b 20 00 ff ff 00 ldc	@@0xffff00:32,exr
 1ac:	01 41 6b 20 ff ff 7f ff ldc	@@0xffff7fff:32,exr
 1b4:	01 41 6b 00 80 00 ldc	@@0x8000:16,exr
 1ba:	01 41 6b 00 fe ff ldc	@@0xfeff:16,exr
 1c0:	01 41 6b 00 ff 00 ldc	@@0xff00:16,exr
 1c6:	01 41 6b 00 ff ff ldc	@@0xffff:16,exr
 1cc:	01 41 6b 80 00 00 stc	exr,@@0x0:16
 1d2:	01 41 6b 80 7f ff stc	exr,@@0x7fff:16
 1d8:	01 41 6b a0 00 00 80 00 stc	exr,@@0x8000:32
 1e0:	01 41 6b a0 00 00 ff 00 stc	exr,@@0xff00:32
 1e8:	01 41 6b a0 00 ff ff 00 stc	exr,@@0xffff00:32
 1f0:	01 41 6b a0 ff ff 7f ff stc	exr,@@0xffff7fff:32
 1f8:	01 41 6b 80 80 00 stc	exr,@@0x8000:16
 1fe:	01 41 6b 80 fe ff stc	exr,@@0xfeff:16
 204:	01 41 6b 80 ff 00 stc	exr,@@0xff00:16
 20a:	01 41 6b 80 ff ff stc	exr,@@0xffff:16
@

