{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650494094980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650494094986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 17:34:54 2022 " "Processing started: Wed Apr 20 17:34:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650494094986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650494094986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab11step3 -c lab11step3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab11step3 -c lab11step3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650494094986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650494095626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650494095626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab11step3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab11step3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab11step3 " "Found entity 1: lab11step3" {  } { { "lab11step3.bdf" "" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650494102258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650494102258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_in_use.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer_in_use.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer_in_use " "Found entity 1: Debouncer_in_use" {  } { { "Debouncer_in_use.bdf" "" { Schematic "U:/CPRE281/Lab11/lab11step3/Debouncer_in_use.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650494102457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650494102457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.bdf" "" { Schematic "U:/CPRE281/Lab11/lab11step3/Debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650494102550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650494102550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1step3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1step3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1step3 " "Found entity 1: lab1step3" {  } { { "lab1step3.bdf" "" { Schematic "U:/CPRE281/Lab11/lab11step3/lab1step3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650494102645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650494102645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab11step3 " "Elaborating entity \"lab11step3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650494102893 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab11step2.bdf 1 1 " "Using design file lab11step2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab11step2 " "Found entity 1: lab11step2" {  } { { "lab11step2.bdf" "" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650494103188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1650494103188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab11step2 lab11step2:inst1 " "Elaborating entity \"lab11step2\" for hierarchy \"lab11step2:inst1\"" {  } { { "lab11step3.bdf" "inst1" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 192 624 720 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494103188 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Lab11/lab11step3/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650494103370 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1650494103370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder lab11step2:inst1\|seven_seg_decoder:inst4 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"lab11step2:inst1\|seven_seg_decoder:inst4\"" {  } { { "lab11step2.bdf" "inst4" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step2.bdf" { { 120 1024 1144 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494103371 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic.v 1 1 " "Using design file output_logic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_logic " "Found entity 1: Output_logic" {  } { { "output_logic.v" "" { Text "U:/CPRE281/Lab11/lab11step3/output_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650494103537 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1650494103537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_logic lab11step2:inst1\|Output_logic:inst14 " "Elaborating entity \"Output_logic\" for hierarchy \"lab11step2:inst1\|Output_logic:inst14\"" {  } { { "lab11step2.bdf" "inst14" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step2.bdf" { { 168 840 960 280 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494103538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:inst " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:inst\"" {  } { { "lab11step3.bdf" "inst" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 384 408 552 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494103594 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Lab11/lab11step3/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650494103895 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1650494103895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 Debouncer:inst\|clock_divider_1024:inst4 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"Debouncer:inst\|clock_divider_1024:inst4\"" {  } { { "Debouncer.bdf" "inst4" { Schematic "U:/CPRE281/Lab11/lab11step3/Debouncer.bdf" { { 368 512 664 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494103895 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "C1 inst2 " "Port \"C1\" does not exist in macrofunction \"inst2\"" {  } { { "lab11step3.bdf" "inst2" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 368 624 720 528 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104077 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S0 inst2 " "Port \"S0\" does not exist in macrofunction \"inst2\"" {  } { { "lab11step3.bdf" "inst2" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 368 624 720 528 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104077 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S1 inst2 " "Port \"S1\" does not exist in macrofunction \"inst2\"" {  } { { "lab11step3.bdf" "inst2" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 368 624 720 528 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104077 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S2 inst2 " "Port \"S2\" does not exist in macrofunction \"inst2\"" {  } { { "lab11step3.bdf" "inst2" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 368 624 720 528 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104077 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S3 inst2 " "Port \"S3\" does not exist in macrofunction \"inst2\"" {  } { { "lab11step3.bdf" "inst2" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 368 624 720 528 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104077 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S4 inst2 " "Port \"S4\" does not exist in macrofunction \"inst2\"" {  } { { "lab11step3.bdf" "inst2" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 368 624 720 528 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104077 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S5 inst2 " "Port \"S5\" does not exist in macrofunction \"inst2\"" {  } { { "lab11step3.bdf" "inst2" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 368 624 720 528 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104077 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S6 inst2 " "Port \"S6\" does not exist in macrofunction \"inst2\"" {  } { { "lab11step3.bdf" "inst2" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 368 624 720 528 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104077 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "C1 inst1 " "Port \"C1\" does not exist in macrofunction \"inst1\"" {  } { { "lab11step3.bdf" "inst1" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 192 624 720 352 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104079 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S0 inst1 " "Port \"S0\" does not exist in macrofunction \"inst1\"" {  } { { "lab11step3.bdf" "inst1" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 192 624 720 352 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104079 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S1 inst1 " "Port \"S1\" does not exist in macrofunction \"inst1\"" {  } { { "lab11step3.bdf" "inst1" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 192 624 720 352 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104079 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S2 inst1 " "Port \"S2\" does not exist in macrofunction \"inst1\"" {  } { { "lab11step3.bdf" "inst1" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 192 624 720 352 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104079 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S3 inst1 " "Port \"S3\" does not exist in macrofunction \"inst1\"" {  } { { "lab11step3.bdf" "inst1" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 192 624 720 352 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104079 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S4 inst1 " "Port \"S4\" does not exist in macrofunction \"inst1\"" {  } { { "lab11step3.bdf" "inst1" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 192 624 720 352 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104079 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S5 inst1 " "Port \"S5\" does not exist in macrofunction \"inst1\"" {  } { { "lab11step3.bdf" "inst1" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 192 624 720 352 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104079 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S6 inst1 " "Port \"S6\" does not exist in macrofunction \"inst1\"" {  } { { "lab11step3.bdf" "inst1" { Schematic "U:/CPRE281/Lab11/lab11step3/lab11step3.bdf" { { 192 624 720 352 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650494104079 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650494104558 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 20 17:35:04 2022 " "Processing ended: Wed Apr 20 17:35:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650494104558 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650494104558 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650494104558 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650494104558 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650494105453 ""}
