Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,12663
design__instance__area,102127
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,81
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,202
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.007318840362131596
power__switching__total,0.0032839770428836346
power__leakage__total,1.1135834654396604E-7
power__total,0.010602928698062897
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5431124592673039
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.8828582559350582
timing__hold__ws__corner:nom_tt_025C_1v80,0.3105813472090491
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.310581
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,575
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,202
design__max_cap_violation__count__corner:nom_ss_100C_1v60,3
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.9178791320142922
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.4178791875254448
timing__hold__ws__corner:nom_ss_100C_1v60,0.6998719579749487
timing__setup__ws__corner:nom_ss_100C_1v60,-4.681443809557222
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-254.53267236573768
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-4.681443809557222
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.841363
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,218
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-1.989356
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,212
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,5
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,202
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.44263297058275275
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.6672029784175969
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10884671250185546
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.108847
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,725
design__max_fanout_violation__count,202
design__max_cap_violation__count,4
clock__skew__worst_hold,0.9614433965542452
clock__skew__worst_setup,0.6499205801936873
timing__hold__ws,0.10681744680005405
timing__setup__ws,-5.107820977420395
timing__hold__tns,0.0
timing__setup__tns,-329.14875667785293
timing__hold__wns,0
timing__setup__wns,-5.107820977420395
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106817
timing__hold_r2r_vio__count,0
timing__setup_vio__count,665
timing__setup_r2r__ws,-2.377874
timing__setup_r2r_vio__count,647
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,2.76 2.72 679.88 223.04
design__io,45
design__die__area,154113
design__core__area,149183
design__instance__count__stdcell,12663
design__instance__area__stdcell,102127
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.684573
design__instance__utilization__stdcell,0.684573
design__instance__count__class:buffer,7
design__instance__count__class:inverter,126
design__instance__count__class:clock_gate_cell,2
design__instance__count__class:sequential_cell,1712
design__instance__count__class:multi_input_combinational_cell,5646
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,8087
design__instance__count__class:tap_cell,2158
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,289549
design__violations,0
design__instance__count__class:timing_repair_buffer,1485
design__instance__count__class:clock_buffer,102
design__instance__count__class:clock_inverter,43
design__instance__count__setup_buffer,32
design__instance__count__hold_buffer,788
antenna__violating__nets,18
antenna__violating__pins,20
route__antenna_violation__count,18
design__instance__count__class:antenna_cell,1382
antenna_diodes_count,36
route__net,9090
route__net__special,2
route__drc_errors__iter:1,8952
route__wirelength__iter:1,360393
route__drc_errors__iter:2,5573
route__wirelength__iter:2,356309
route__drc_errors__iter:3,5579
route__wirelength__iter:3,355349
route__drc_errors__iter:4,1465
route__wirelength__iter:4,354691
route__drc_errors__iter:5,408
route__wirelength__iter:5,354513
route__drc_errors__iter:6,84
route__wirelength__iter:6,354517
route__drc_errors__iter:7,34
route__wirelength__iter:7,354516
route__drc_errors__iter:8,1
route__wirelength__iter:8,354542
route__drc_errors__iter:9,1
route__wirelength__iter:9,354542
route__drc_errors__iter:10,0
route__wirelength__iter:10,354542
route__drc_errors,0
route__wirelength,354542
route__vias,78094
route__vias__singlecut,78094
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,899.5
timing__unannotated_net__count__corner:nom_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,23
design__max_fanout_violation__count__corner:min_tt_025C_1v80,202
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5172420416158231
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.8581517961355134
timing__hold__ws__corner:min_tt_025C_1v80,0.3081617270807495
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.308162
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,402
design__max_fanout_violation__count__corner:min_ss_100C_1v60,202
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.8763658935480386
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.3763659490591915
timing__hold__ws__corner:min_ss_100C_1v60,0.8344798421795722
timing__setup__ws__corner:min_ss_100C_1v60,-4.181399345123828
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-173.3284356213291
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-4.181399345123828
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.836130
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,201
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.529223
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,195
timing__unannotated_net__count__corner:min_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,5
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,202
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4349030980663356
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.6499205801936873
timing__hold__ws__corner:min_ff_n40C_1v95,0.10681744680005405
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106817
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,95
design__max_fanout_violation__count__corner:max_tt_025C_1v80,202
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.564649232241899
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.906764911045043
timing__hold__ws__corner:max_tt_025C_1v80,0.3135509718393032
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.313551
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,725
design__max_fanout_violation__count__corner:max_ss_100C_1v60,202
design__max_cap_violation__count__corner:max_ss_100C_1v60,4
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.9614433965542452
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.4614434520653978
timing__hold__ws__corner:max_ss_100C_1v60,0.5864604523559432
timing__setup__ws__corner:max_ss_100C_1v60,-5.107820977420395
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-329.14875667785293
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-5.107820977420395
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.847919
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,246
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-2.377874
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,240
timing__unannotated_net__count__corner:max_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,13
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,202
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.45766178253639117
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.685293396981681
timing__hold__ws__corner:max_ff_n40C_1v95,0.10902878908304346
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.109029
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,57
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79983
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000174494
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000138381
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000020245
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000138381
design_powergrid__voltage__worst,0.000138381
design_powergrid__voltage__worst__net:VPWR,1.79983
design_powergrid__drop__worst,0.000174494
design_powergrid__drop__worst__net:VPWR,0.000174494
design_powergrid__voltage__worst__net:VGND,0.000138381
design_powergrid__drop__worst__net:VGND,0.000138381
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000191999999999999991311637470570161667637876234948635101318359375
ir__drop__worst,0.000174000000000000001020017403874362571514211595058441162109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
