# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Updated DIW FPGA.gen/sources_1/ip/FP_SUB/sim/FP_SUB.v" \
"../../../../Updated DIW FPGA.gen/sources_1/ip/FP_ADD/sim/FP_ADD.v" \

sv xil_defaultlib  \
"../../../../Updated DIW FPGA.srcs/sources_1/new/Eight_Bit_DCT.sv" \
"../../../../Updated DIW FPGA.srcs/sim_1/new/Eight_Bit_DCT_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
