
CPPTEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e670  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f08  0801e820  0801e820  0002e820  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f728  0801f728  000302ec  2**0
                  CONTENTS
  4 .ARM          00000008  0801f728  0801f728  0002f728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f730  0801f730  000302ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801f730  0801f730  0002f730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f738  0801f738  0002f738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002ec  20000000  0801f73c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000097b0  200002f0  0801fa28  000302f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20009aa0  0801fa28  00039aa0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003bc69  00000000  00000000  0003031c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000709a  00000000  00000000  0006bf85  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000029e0  00000000  00000000  00073020  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000026b8  00000000  00000000  00075a00  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00031d5a  00000000  00000000  000780b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00026fcf  00000000  00000000  000a9e12  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fd1dc  00000000  00000000  000d0de1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001cdfbd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c80c  00000000  00000000  001ce038  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200002f0 	.word	0x200002f0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0801e808 	.word	0x0801e808

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200002f4 	.word	0x200002f4
 80001ec:	0801e808 	.word	0x0801e808

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_frsub>:
 8000ca8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000cac:	e002      	b.n	8000cb4 <__addsf3>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_fsub>:
 8000cb0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cb4 <__addsf3>:
 8000cb4:	0042      	lsls	r2, r0, #1
 8000cb6:	bf1f      	itttt	ne
 8000cb8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cbc:	ea92 0f03 	teqne	r2, r3
 8000cc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc8:	d06a      	beq.n	8000da0 <__addsf3+0xec>
 8000cca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cd2:	bfc1      	itttt	gt
 8000cd4:	18d2      	addgt	r2, r2, r3
 8000cd6:	4041      	eorgt	r1, r0
 8000cd8:	4048      	eorgt	r0, r1
 8000cda:	4041      	eorgt	r1, r0
 8000cdc:	bfb8      	it	lt
 8000cde:	425b      	neglt	r3, r3
 8000ce0:	2b19      	cmp	r3, #25
 8000ce2:	bf88      	it	hi
 8000ce4:	4770      	bxhi	lr
 8000ce6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cee:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000cf2:	bf18      	it	ne
 8000cf4:	4240      	negne	r0, r0
 8000cf6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cfa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cfe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000d02:	bf18      	it	ne
 8000d04:	4249      	negne	r1, r1
 8000d06:	ea92 0f03 	teq	r2, r3
 8000d0a:	d03f      	beq.n	8000d8c <__addsf3+0xd8>
 8000d0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d10:	fa41 fc03 	asr.w	ip, r1, r3
 8000d14:	eb10 000c 	adds.w	r0, r0, ip
 8000d18:	f1c3 0320 	rsb	r3, r3, #32
 8000d1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d20:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d24:	d502      	bpl.n	8000d2c <__addsf3+0x78>
 8000d26:	4249      	negs	r1, r1
 8000d28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d2c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d30:	d313      	bcc.n	8000d5a <__addsf3+0xa6>
 8000d32:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d36:	d306      	bcc.n	8000d46 <__addsf3+0x92>
 8000d38:	0840      	lsrs	r0, r0, #1
 8000d3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d3e:	f102 0201 	add.w	r2, r2, #1
 8000d42:	2afe      	cmp	r2, #254	; 0xfe
 8000d44:	d251      	bcs.n	8000dea <__addsf3+0x136>
 8000d46:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d4e:	bf08      	it	eq
 8000d50:	f020 0001 	biceq.w	r0, r0, #1
 8000d54:	ea40 0003 	orr.w	r0, r0, r3
 8000d58:	4770      	bx	lr
 8000d5a:	0049      	lsls	r1, r1, #1
 8000d5c:	eb40 0000 	adc.w	r0, r0, r0
 8000d60:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000d64:	f1a2 0201 	sub.w	r2, r2, #1
 8000d68:	d1ed      	bne.n	8000d46 <__addsf3+0x92>
 8000d6a:	fab0 fc80 	clz	ip, r0
 8000d6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d72:	ebb2 020c 	subs.w	r2, r2, ip
 8000d76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d7a:	bfaa      	itet	ge
 8000d7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d80:	4252      	neglt	r2, r2
 8000d82:	4318      	orrge	r0, r3
 8000d84:	bfbc      	itt	lt
 8000d86:	40d0      	lsrlt	r0, r2
 8000d88:	4318      	orrlt	r0, r3
 8000d8a:	4770      	bx	lr
 8000d8c:	f092 0f00 	teq	r2, #0
 8000d90:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d94:	bf06      	itte	eq
 8000d96:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d9a:	3201      	addeq	r2, #1
 8000d9c:	3b01      	subne	r3, #1
 8000d9e:	e7b5      	b.n	8000d0c <__addsf3+0x58>
 8000da0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000da4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da8:	bf18      	it	ne
 8000daa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dae:	d021      	beq.n	8000df4 <__addsf3+0x140>
 8000db0:	ea92 0f03 	teq	r2, r3
 8000db4:	d004      	beq.n	8000dc0 <__addsf3+0x10c>
 8000db6:	f092 0f00 	teq	r2, #0
 8000dba:	bf08      	it	eq
 8000dbc:	4608      	moveq	r0, r1
 8000dbe:	4770      	bx	lr
 8000dc0:	ea90 0f01 	teq	r0, r1
 8000dc4:	bf1c      	itt	ne
 8000dc6:	2000      	movne	r0, #0
 8000dc8:	4770      	bxne	lr
 8000dca:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dce:	d104      	bne.n	8000dda <__addsf3+0x126>
 8000dd0:	0040      	lsls	r0, r0, #1
 8000dd2:	bf28      	it	cs
 8000dd4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000dd8:	4770      	bx	lr
 8000dda:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dde:	bf3c      	itt	cc
 8000de0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000de4:	4770      	bxcc	lr
 8000de6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dea:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000df2:	4770      	bx	lr
 8000df4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000df8:	bf16      	itet	ne
 8000dfa:	4608      	movne	r0, r1
 8000dfc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e00:	4601      	movne	r1, r0
 8000e02:	0242      	lsls	r2, r0, #9
 8000e04:	bf06      	itte	eq
 8000e06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e0a:	ea90 0f01 	teqeq	r0, r1
 8000e0e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e12:	4770      	bx	lr

08000e14 <__aeabi_ui2f>:
 8000e14:	f04f 0300 	mov.w	r3, #0
 8000e18:	e004      	b.n	8000e24 <__aeabi_i2f+0x8>
 8000e1a:	bf00      	nop

08000e1c <__aeabi_i2f>:
 8000e1c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e20:	bf48      	it	mi
 8000e22:	4240      	negmi	r0, r0
 8000e24:	ea5f 0c00 	movs.w	ip, r0
 8000e28:	bf08      	it	eq
 8000e2a:	4770      	bxeq	lr
 8000e2c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e30:	4601      	mov	r1, r0
 8000e32:	f04f 0000 	mov.w	r0, #0
 8000e36:	e01c      	b.n	8000e72 <__aeabi_l2f+0x2a>

08000e38 <__aeabi_ul2f>:
 8000e38:	ea50 0201 	orrs.w	r2, r0, r1
 8000e3c:	bf08      	it	eq
 8000e3e:	4770      	bxeq	lr
 8000e40:	f04f 0300 	mov.w	r3, #0
 8000e44:	e00a      	b.n	8000e5c <__aeabi_l2f+0x14>
 8000e46:	bf00      	nop

08000e48 <__aeabi_l2f>:
 8000e48:	ea50 0201 	orrs.w	r2, r0, r1
 8000e4c:	bf08      	it	eq
 8000e4e:	4770      	bxeq	lr
 8000e50:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e54:	d502      	bpl.n	8000e5c <__aeabi_l2f+0x14>
 8000e56:	4240      	negs	r0, r0
 8000e58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e5c:	ea5f 0c01 	movs.w	ip, r1
 8000e60:	bf02      	ittt	eq
 8000e62:	4684      	moveq	ip, r0
 8000e64:	4601      	moveq	r1, r0
 8000e66:	2000      	moveq	r0, #0
 8000e68:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e6c:	bf08      	it	eq
 8000e6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e72:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e76:	fabc f28c 	clz	r2, ip
 8000e7a:	3a08      	subs	r2, #8
 8000e7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e80:	db10      	blt.n	8000ea4 <__aeabi_l2f+0x5c>
 8000e82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e86:	4463      	add	r3, ip
 8000e88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e8c:	f1c2 0220 	rsb	r2, r2, #32
 8000e90:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e94:	fa20 f202 	lsr.w	r2, r0, r2
 8000e98:	eb43 0002 	adc.w	r0, r3, r2
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f102 0220 	add.w	r2, r2, #32
 8000ea8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eac:	f1c2 0220 	rsb	r2, r2, #32
 8000eb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000eb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000eb8:	eb43 0002 	adc.w	r0, r3, r2
 8000ebc:	bf08      	it	eq
 8000ebe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ec2:	4770      	bx	lr

08000ec4 <__aeabi_ldivmod>:
 8000ec4:	b97b      	cbnz	r3, 8000ee6 <__aeabi_ldivmod+0x22>
 8000ec6:	b972      	cbnz	r2, 8000ee6 <__aeabi_ldivmod+0x22>
 8000ec8:	2900      	cmp	r1, #0
 8000eca:	bfbe      	ittt	lt
 8000ecc:	2000      	movlt	r0, #0
 8000ece:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000ed2:	e006      	blt.n	8000ee2 <__aeabi_ldivmod+0x1e>
 8000ed4:	bf08      	it	eq
 8000ed6:	2800      	cmpeq	r0, #0
 8000ed8:	bf1c      	itt	ne
 8000eda:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ede:	f04f 30ff 	movne.w	r0, #4294967295
 8000ee2:	f000 b9bd 	b.w	8001260 <__aeabi_idiv0>
 8000ee6:	f1ad 0c08 	sub.w	ip, sp, #8
 8000eea:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000eee:	2900      	cmp	r1, #0
 8000ef0:	db09      	blt.n	8000f06 <__aeabi_ldivmod+0x42>
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	db1a      	blt.n	8000f2c <__aeabi_ldivmod+0x68>
 8000ef6:	f000 f84d 	bl	8000f94 <__udivmoddi4>
 8000efa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000efe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f02:	b004      	add	sp, #16
 8000f04:	4770      	bx	lr
 8000f06:	4240      	negs	r0, r0
 8000f08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	db1b      	blt.n	8000f48 <__aeabi_ldivmod+0x84>
 8000f10:	f000 f840 	bl	8000f94 <__udivmoddi4>
 8000f14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f1c:	b004      	add	sp, #16
 8000f1e:	4240      	negs	r0, r0
 8000f20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f24:	4252      	negs	r2, r2
 8000f26:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f2a:	4770      	bx	lr
 8000f2c:	4252      	negs	r2, r2
 8000f2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f32:	f000 f82f 	bl	8000f94 <__udivmoddi4>
 8000f36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f3e:	b004      	add	sp, #16
 8000f40:	4240      	negs	r0, r0
 8000f42:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f46:	4770      	bx	lr
 8000f48:	4252      	negs	r2, r2
 8000f4a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f4e:	f000 f821 	bl	8000f94 <__udivmoddi4>
 8000f52:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f5a:	b004      	add	sp, #16
 8000f5c:	4252      	negs	r2, r2
 8000f5e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f62:	4770      	bx	lr

08000f64 <__aeabi_uldivmod>:
 8000f64:	b953      	cbnz	r3, 8000f7c <__aeabi_uldivmod+0x18>
 8000f66:	b94a      	cbnz	r2, 8000f7c <__aeabi_uldivmod+0x18>
 8000f68:	2900      	cmp	r1, #0
 8000f6a:	bf08      	it	eq
 8000f6c:	2800      	cmpeq	r0, #0
 8000f6e:	bf1c      	itt	ne
 8000f70:	f04f 31ff 	movne.w	r1, #4294967295
 8000f74:	f04f 30ff 	movne.w	r0, #4294967295
 8000f78:	f000 b972 	b.w	8001260 <__aeabi_idiv0>
 8000f7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f84:	f000 f806 	bl	8000f94 <__udivmoddi4>
 8000f88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f90:	b004      	add	sp, #16
 8000f92:	4770      	bx	lr

08000f94 <__udivmoddi4>:
 8000f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f98:	9e08      	ldr	r6, [sp, #32]
 8000f9a:	4604      	mov	r4, r0
 8000f9c:	4688      	mov	r8, r1
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d14b      	bne.n	800103a <__udivmoddi4+0xa6>
 8000fa2:	428a      	cmp	r2, r1
 8000fa4:	4615      	mov	r5, r2
 8000fa6:	d967      	bls.n	8001078 <__udivmoddi4+0xe4>
 8000fa8:	fab2 f282 	clz	r2, r2
 8000fac:	b14a      	cbz	r2, 8000fc2 <__udivmoddi4+0x2e>
 8000fae:	f1c2 0720 	rsb	r7, r2, #32
 8000fb2:	fa01 f302 	lsl.w	r3, r1, r2
 8000fb6:	fa20 f707 	lsr.w	r7, r0, r7
 8000fba:	4095      	lsls	r5, r2
 8000fbc:	ea47 0803 	orr.w	r8, r7, r3
 8000fc0:	4094      	lsls	r4, r2
 8000fc2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000fc6:	0c23      	lsrs	r3, r4, #16
 8000fc8:	fbb8 f7fe 	udiv	r7, r8, lr
 8000fcc:	fa1f fc85 	uxth.w	ip, r5
 8000fd0:	fb0e 8817 	mls	r8, lr, r7, r8
 8000fd4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fd8:	fb07 f10c 	mul.w	r1, r7, ip
 8000fdc:	4299      	cmp	r1, r3
 8000fde:	d909      	bls.n	8000ff4 <__udivmoddi4+0x60>
 8000fe0:	18eb      	adds	r3, r5, r3
 8000fe2:	f107 30ff 	add.w	r0, r7, #4294967295
 8000fe6:	f080 811b 	bcs.w	8001220 <__udivmoddi4+0x28c>
 8000fea:	4299      	cmp	r1, r3
 8000fec:	f240 8118 	bls.w	8001220 <__udivmoddi4+0x28c>
 8000ff0:	3f02      	subs	r7, #2
 8000ff2:	442b      	add	r3, r5
 8000ff4:	1a5b      	subs	r3, r3, r1
 8000ff6:	b2a4      	uxth	r4, r4
 8000ff8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ffc:	fb0e 3310 	mls	r3, lr, r0, r3
 8001000:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001004:	fb00 fc0c 	mul.w	ip, r0, ip
 8001008:	45a4      	cmp	ip, r4
 800100a:	d909      	bls.n	8001020 <__udivmoddi4+0x8c>
 800100c:	192c      	adds	r4, r5, r4
 800100e:	f100 33ff 	add.w	r3, r0, #4294967295
 8001012:	f080 8107 	bcs.w	8001224 <__udivmoddi4+0x290>
 8001016:	45a4      	cmp	ip, r4
 8001018:	f240 8104 	bls.w	8001224 <__udivmoddi4+0x290>
 800101c:	3802      	subs	r0, #2
 800101e:	442c      	add	r4, r5
 8001020:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001024:	eba4 040c 	sub.w	r4, r4, ip
 8001028:	2700      	movs	r7, #0
 800102a:	b11e      	cbz	r6, 8001034 <__udivmoddi4+0xa0>
 800102c:	40d4      	lsrs	r4, r2
 800102e:	2300      	movs	r3, #0
 8001030:	e9c6 4300 	strd	r4, r3, [r6]
 8001034:	4639      	mov	r1, r7
 8001036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800103a:	428b      	cmp	r3, r1
 800103c:	d909      	bls.n	8001052 <__udivmoddi4+0xbe>
 800103e:	2e00      	cmp	r6, #0
 8001040:	f000 80eb 	beq.w	800121a <__udivmoddi4+0x286>
 8001044:	2700      	movs	r7, #0
 8001046:	e9c6 0100 	strd	r0, r1, [r6]
 800104a:	4638      	mov	r0, r7
 800104c:	4639      	mov	r1, r7
 800104e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001052:	fab3 f783 	clz	r7, r3
 8001056:	2f00      	cmp	r7, #0
 8001058:	d147      	bne.n	80010ea <__udivmoddi4+0x156>
 800105a:	428b      	cmp	r3, r1
 800105c:	d302      	bcc.n	8001064 <__udivmoddi4+0xd0>
 800105e:	4282      	cmp	r2, r0
 8001060:	f200 80fa 	bhi.w	8001258 <__udivmoddi4+0x2c4>
 8001064:	1a84      	subs	r4, r0, r2
 8001066:	eb61 0303 	sbc.w	r3, r1, r3
 800106a:	2001      	movs	r0, #1
 800106c:	4698      	mov	r8, r3
 800106e:	2e00      	cmp	r6, #0
 8001070:	d0e0      	beq.n	8001034 <__udivmoddi4+0xa0>
 8001072:	e9c6 4800 	strd	r4, r8, [r6]
 8001076:	e7dd      	b.n	8001034 <__udivmoddi4+0xa0>
 8001078:	b902      	cbnz	r2, 800107c <__udivmoddi4+0xe8>
 800107a:	deff      	udf	#255	; 0xff
 800107c:	fab2 f282 	clz	r2, r2
 8001080:	2a00      	cmp	r2, #0
 8001082:	f040 808f 	bne.w	80011a4 <__udivmoddi4+0x210>
 8001086:	1b49      	subs	r1, r1, r5
 8001088:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800108c:	fa1f f885 	uxth.w	r8, r5
 8001090:	2701      	movs	r7, #1
 8001092:	fbb1 fcfe 	udiv	ip, r1, lr
 8001096:	0c23      	lsrs	r3, r4, #16
 8001098:	fb0e 111c 	mls	r1, lr, ip, r1
 800109c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80010a0:	fb08 f10c 	mul.w	r1, r8, ip
 80010a4:	4299      	cmp	r1, r3
 80010a6:	d907      	bls.n	80010b8 <__udivmoddi4+0x124>
 80010a8:	18eb      	adds	r3, r5, r3
 80010aa:	f10c 30ff 	add.w	r0, ip, #4294967295
 80010ae:	d202      	bcs.n	80010b6 <__udivmoddi4+0x122>
 80010b0:	4299      	cmp	r1, r3
 80010b2:	f200 80cd 	bhi.w	8001250 <__udivmoddi4+0x2bc>
 80010b6:	4684      	mov	ip, r0
 80010b8:	1a59      	subs	r1, r3, r1
 80010ba:	b2a3      	uxth	r3, r4
 80010bc:	fbb1 f0fe 	udiv	r0, r1, lr
 80010c0:	fb0e 1410 	mls	r4, lr, r0, r1
 80010c4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80010c8:	fb08 f800 	mul.w	r8, r8, r0
 80010cc:	45a0      	cmp	r8, r4
 80010ce:	d907      	bls.n	80010e0 <__udivmoddi4+0x14c>
 80010d0:	192c      	adds	r4, r5, r4
 80010d2:	f100 33ff 	add.w	r3, r0, #4294967295
 80010d6:	d202      	bcs.n	80010de <__udivmoddi4+0x14a>
 80010d8:	45a0      	cmp	r8, r4
 80010da:	f200 80b6 	bhi.w	800124a <__udivmoddi4+0x2b6>
 80010de:	4618      	mov	r0, r3
 80010e0:	eba4 0408 	sub.w	r4, r4, r8
 80010e4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80010e8:	e79f      	b.n	800102a <__udivmoddi4+0x96>
 80010ea:	f1c7 0c20 	rsb	ip, r7, #32
 80010ee:	40bb      	lsls	r3, r7
 80010f0:	fa22 fe0c 	lsr.w	lr, r2, ip
 80010f4:	ea4e 0e03 	orr.w	lr, lr, r3
 80010f8:	fa01 f407 	lsl.w	r4, r1, r7
 80010fc:	fa20 f50c 	lsr.w	r5, r0, ip
 8001100:	fa21 f30c 	lsr.w	r3, r1, ip
 8001104:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8001108:	4325      	orrs	r5, r4
 800110a:	fbb3 f9f8 	udiv	r9, r3, r8
 800110e:	0c2c      	lsrs	r4, r5, #16
 8001110:	fb08 3319 	mls	r3, r8, r9, r3
 8001114:	fa1f fa8e 	uxth.w	sl, lr
 8001118:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800111c:	fb09 f40a 	mul.w	r4, r9, sl
 8001120:	429c      	cmp	r4, r3
 8001122:	fa02 f207 	lsl.w	r2, r2, r7
 8001126:	fa00 f107 	lsl.w	r1, r0, r7
 800112a:	d90b      	bls.n	8001144 <__udivmoddi4+0x1b0>
 800112c:	eb1e 0303 	adds.w	r3, lr, r3
 8001130:	f109 30ff 	add.w	r0, r9, #4294967295
 8001134:	f080 8087 	bcs.w	8001246 <__udivmoddi4+0x2b2>
 8001138:	429c      	cmp	r4, r3
 800113a:	f240 8084 	bls.w	8001246 <__udivmoddi4+0x2b2>
 800113e:	f1a9 0902 	sub.w	r9, r9, #2
 8001142:	4473      	add	r3, lr
 8001144:	1b1b      	subs	r3, r3, r4
 8001146:	b2ad      	uxth	r5, r5
 8001148:	fbb3 f0f8 	udiv	r0, r3, r8
 800114c:	fb08 3310 	mls	r3, r8, r0, r3
 8001150:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8001154:	fb00 fa0a 	mul.w	sl, r0, sl
 8001158:	45a2      	cmp	sl, r4
 800115a:	d908      	bls.n	800116e <__udivmoddi4+0x1da>
 800115c:	eb1e 0404 	adds.w	r4, lr, r4
 8001160:	f100 33ff 	add.w	r3, r0, #4294967295
 8001164:	d26b      	bcs.n	800123e <__udivmoddi4+0x2aa>
 8001166:	45a2      	cmp	sl, r4
 8001168:	d969      	bls.n	800123e <__udivmoddi4+0x2aa>
 800116a:	3802      	subs	r0, #2
 800116c:	4474      	add	r4, lr
 800116e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001172:	fba0 8902 	umull	r8, r9, r0, r2
 8001176:	eba4 040a 	sub.w	r4, r4, sl
 800117a:	454c      	cmp	r4, r9
 800117c:	46c2      	mov	sl, r8
 800117e:	464b      	mov	r3, r9
 8001180:	d354      	bcc.n	800122c <__udivmoddi4+0x298>
 8001182:	d051      	beq.n	8001228 <__udivmoddi4+0x294>
 8001184:	2e00      	cmp	r6, #0
 8001186:	d069      	beq.n	800125c <__udivmoddi4+0x2c8>
 8001188:	ebb1 050a 	subs.w	r5, r1, sl
 800118c:	eb64 0403 	sbc.w	r4, r4, r3
 8001190:	fa04 fc0c 	lsl.w	ip, r4, ip
 8001194:	40fd      	lsrs	r5, r7
 8001196:	40fc      	lsrs	r4, r7
 8001198:	ea4c 0505 	orr.w	r5, ip, r5
 800119c:	e9c6 5400 	strd	r5, r4, [r6]
 80011a0:	2700      	movs	r7, #0
 80011a2:	e747      	b.n	8001034 <__udivmoddi4+0xa0>
 80011a4:	f1c2 0320 	rsb	r3, r2, #32
 80011a8:	fa20 f703 	lsr.w	r7, r0, r3
 80011ac:	4095      	lsls	r5, r2
 80011ae:	fa01 f002 	lsl.w	r0, r1, r2
 80011b2:	fa21 f303 	lsr.w	r3, r1, r3
 80011b6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80011ba:	4338      	orrs	r0, r7
 80011bc:	0c01      	lsrs	r1, r0, #16
 80011be:	fbb3 f7fe 	udiv	r7, r3, lr
 80011c2:	fa1f f885 	uxth.w	r8, r5
 80011c6:	fb0e 3317 	mls	r3, lr, r7, r3
 80011ca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80011ce:	fb07 f308 	mul.w	r3, r7, r8
 80011d2:	428b      	cmp	r3, r1
 80011d4:	fa04 f402 	lsl.w	r4, r4, r2
 80011d8:	d907      	bls.n	80011ea <__udivmoddi4+0x256>
 80011da:	1869      	adds	r1, r5, r1
 80011dc:	f107 3cff 	add.w	ip, r7, #4294967295
 80011e0:	d22f      	bcs.n	8001242 <__udivmoddi4+0x2ae>
 80011e2:	428b      	cmp	r3, r1
 80011e4:	d92d      	bls.n	8001242 <__udivmoddi4+0x2ae>
 80011e6:	3f02      	subs	r7, #2
 80011e8:	4429      	add	r1, r5
 80011ea:	1acb      	subs	r3, r1, r3
 80011ec:	b281      	uxth	r1, r0
 80011ee:	fbb3 f0fe 	udiv	r0, r3, lr
 80011f2:	fb0e 3310 	mls	r3, lr, r0, r3
 80011f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80011fa:	fb00 f308 	mul.w	r3, r0, r8
 80011fe:	428b      	cmp	r3, r1
 8001200:	d907      	bls.n	8001212 <__udivmoddi4+0x27e>
 8001202:	1869      	adds	r1, r5, r1
 8001204:	f100 3cff 	add.w	ip, r0, #4294967295
 8001208:	d217      	bcs.n	800123a <__udivmoddi4+0x2a6>
 800120a:	428b      	cmp	r3, r1
 800120c:	d915      	bls.n	800123a <__udivmoddi4+0x2a6>
 800120e:	3802      	subs	r0, #2
 8001210:	4429      	add	r1, r5
 8001212:	1ac9      	subs	r1, r1, r3
 8001214:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8001218:	e73b      	b.n	8001092 <__udivmoddi4+0xfe>
 800121a:	4637      	mov	r7, r6
 800121c:	4630      	mov	r0, r6
 800121e:	e709      	b.n	8001034 <__udivmoddi4+0xa0>
 8001220:	4607      	mov	r7, r0
 8001222:	e6e7      	b.n	8000ff4 <__udivmoddi4+0x60>
 8001224:	4618      	mov	r0, r3
 8001226:	e6fb      	b.n	8001020 <__udivmoddi4+0x8c>
 8001228:	4541      	cmp	r1, r8
 800122a:	d2ab      	bcs.n	8001184 <__udivmoddi4+0x1f0>
 800122c:	ebb8 0a02 	subs.w	sl, r8, r2
 8001230:	eb69 020e 	sbc.w	r2, r9, lr
 8001234:	3801      	subs	r0, #1
 8001236:	4613      	mov	r3, r2
 8001238:	e7a4      	b.n	8001184 <__udivmoddi4+0x1f0>
 800123a:	4660      	mov	r0, ip
 800123c:	e7e9      	b.n	8001212 <__udivmoddi4+0x27e>
 800123e:	4618      	mov	r0, r3
 8001240:	e795      	b.n	800116e <__udivmoddi4+0x1da>
 8001242:	4667      	mov	r7, ip
 8001244:	e7d1      	b.n	80011ea <__udivmoddi4+0x256>
 8001246:	4681      	mov	r9, r0
 8001248:	e77c      	b.n	8001144 <__udivmoddi4+0x1b0>
 800124a:	3802      	subs	r0, #2
 800124c:	442c      	add	r4, r5
 800124e:	e747      	b.n	80010e0 <__udivmoddi4+0x14c>
 8001250:	f1ac 0c02 	sub.w	ip, ip, #2
 8001254:	442b      	add	r3, r5
 8001256:	e72f      	b.n	80010b8 <__udivmoddi4+0x124>
 8001258:	4638      	mov	r0, r7
 800125a:	e708      	b.n	800106e <__udivmoddi4+0xda>
 800125c:	4637      	mov	r7, r6
 800125e:	e6e9      	b.n	8001034 <__udivmoddi4+0xa0>

08001260 <__aeabi_idiv0>:
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop

08001264 <IST8310>:
#define IST8310_MAX_VAL_XY ((1600 / IST8310_RESOLUTION) + 1)
#define IST8310_MIN_VAL_XY (-IST8310_MAX_VAL_XY)
#define IST8310_MAX_VAL_Z ((2500 / IST8310_RESOLUTION) + 1)
#define IST8310_MIN_VAL_Z (-IST8310_MAX_VAL_Z)

void IST8310(I2C_HandleTypeDef *hi2c){
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
	IST8310_I2C = hi2c;
 800126c:	4a06      	ldr	r2, [pc, #24]	; (8001288 <IST8310+0x24>)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6013      	str	r3, [r2, #0]
	IST8310_reset();
 8001272:	f000 f915 	bl	80014a0 <IST8310_reset>
	IST8310_write_reg(IST8310_ADDR_CTRL1, IST8310_CTRL1_MODE_CONT_200HZ);
 8001276:	210b      	movs	r1, #11
 8001278:	200a      	movs	r0, #10
 800127a:	f000 f8ff 	bl	800147c <IST8310_write_reg>
}
 800127e:	bf00      	nop
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000838 	.word	0x20000838

0800128c <IST8310_updataIT>:

/*
 *  150hz gogo
 */
void IST8310_updataIT(){
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af02      	add	r7, sp, #8
	while(1){
		if(bm_i2cFlag == bm_i2cIdle){
 8001292:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <IST8310_updataIT+0x38>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d10e      	bne.n	80012b8 <IST8310_updataIT+0x2c>
			HAL_I2C_Mem_Read_IT(IST8310_I2C, IST8310_BUS_I2C_ADDR, IST8310_ADDR_DATA_OUT_X_LSB, 1, (uint8_t*)&ist8310.buf, sizeof(ist8310.buf));
 800129a:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <IST8310_updataIT+0x3c>)
 800129c:	6818      	ldr	r0, [r3, #0]
 800129e:	2306      	movs	r3, #6
 80012a0:	9301      	str	r3, [sp, #4]
 80012a2:	4b0a      	ldr	r3, [pc, #40]	; (80012cc <IST8310_updataIT+0x40>)
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	2301      	movs	r3, #1
 80012a8:	2203      	movs	r2, #3
 80012aa:	211c      	movs	r1, #28
 80012ac:	f009 ff5c 	bl	800b168 <HAL_I2C_Mem_Read_IT>
			bm_i2cFlag = bm_i2cIST8310;
 80012b0:	4b04      	ldr	r3, [pc, #16]	; (80012c4 <IST8310_updataIT+0x38>)
 80012b2:	2202      	movs	r2, #2
 80012b4:	701a      	strb	r2, [r3, #0]
			return;
 80012b6:	e003      	b.n	80012c0 <IST8310_updataIT+0x34>
		}
		else osDelay(1);
 80012b8:	2001      	movs	r0, #1
 80012ba:	f014 fb1f 	bl	80158fc <osDelay>
		if(bm_i2cFlag == bm_i2cIdle){
 80012be:	e7e8      	b.n	8001292 <IST8310_updataIT+0x6>
	}
}
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000854 	.word	0x20000854
 80012c8:	20000838 	.word	0x20000838
 80012cc:	2000083c 	.word	0x2000083c

080012d0 <IST8310_i2cRxCpltCallback>:
void IST8310_i2cRxCpltCallback(){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
	if(bm_i2cFlag != bm_i2cIST8310) return;
 80012d4:	4b58      	ldr	r3, [pc, #352]	; (8001438 <IST8310_i2cRxCpltCallback+0x168>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b02      	cmp	r3, #2
 80012da:	f040 8097 	bne.w	800140c <IST8310_i2cRxCpltCallback+0x13c>

	bm_i2cFlag = bm_i2cIdle;
 80012de:	4b56      	ldr	r3, [pc, #344]	; (8001438 <IST8310_i2cRxCpltCallback+0x168>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	701a      	strb	r2, [r3, #0]

	/* swap the data we just received */
	ist8310.count.x = (((int16_t)ist8310.buf.x[1]) << 8) | (int16_t)ist8310.buf.x[0];
 80012e4:	4b55      	ldr	r3, [pc, #340]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 80012e6:	795b      	ldrb	r3, [r3, #5]
 80012e8:	021b      	lsls	r3, r3, #8
 80012ea:	b21a      	sxth	r2, r3
 80012ec:	4b53      	ldr	r3, [pc, #332]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 80012ee:	791b      	ldrb	r3, [r3, #4]
 80012f0:	b21b      	sxth	r3, r3
 80012f2:	4313      	orrs	r3, r2
 80012f4:	b21a      	sxth	r2, r3
 80012f6:	4b51      	ldr	r3, [pc, #324]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 80012f8:	815a      	strh	r2, [r3, #10]
	ist8310.count.y = (((int16_t)ist8310.buf.y[1]) << 8) | (int16_t)ist8310.buf.y[0];
 80012fa:	4b50      	ldr	r3, [pc, #320]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 80012fc:	79db      	ldrb	r3, [r3, #7]
 80012fe:	021b      	lsls	r3, r3, #8
 8001300:	b21a      	sxth	r2, r3
 8001302:	4b4e      	ldr	r3, [pc, #312]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 8001304:	799b      	ldrb	r3, [r3, #6]
 8001306:	b21b      	sxth	r3, r3
 8001308:	4313      	orrs	r3, r2
 800130a:	b21a      	sxth	r2, r3
 800130c:	4b4b      	ldr	r3, [pc, #300]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 800130e:	819a      	strh	r2, [r3, #12]
	ist8310.count.z = (((int16_t)ist8310.buf.z[1]) << 8) | (int16_t)ist8310.buf.z[0];
 8001310:	4b4a      	ldr	r3, [pc, #296]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 8001312:	7a5b      	ldrb	r3, [r3, #9]
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b21a      	sxth	r2, r3
 8001318:	4b48      	ldr	r3, [pc, #288]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 800131a:	7a1b      	ldrb	r3, [r3, #8]
 800131c:	b21b      	sxth	r3, r3
 800131e:	4313      	orrs	r3, r2
 8001320:	b21a      	sxth	r2, r3
 8001322:	4b46      	ldr	r3, [pc, #280]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 8001324:	81da      	strh	r2, [r3, #14]

	if (ist8310.count.x > IST8310_MAX_VAL_XY || ist8310.count.x < IST8310_MIN_VAL_XY ||
 8001326:	4b45      	ldr	r3, [pc, #276]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 8001328:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff f909 	bl	8000544 <__aeabi_i2d>
 8001332:	a339      	add	r3, pc, #228	; (adr r3, 8001418 <IST8310_i2cRxCpltCallback+0x148>)
 8001334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001338:	f7ff fbfe 	bl	8000b38 <__aeabi_dcmpgt>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d166      	bne.n	8001410 <IST8310_i2cRxCpltCallback+0x140>
 8001342:	4b3e      	ldr	r3, [pc, #248]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 8001344:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff f8fb 	bl	8000544 <__aeabi_i2d>
 800134e:	a334      	add	r3, pc, #208	; (adr r3, 8001420 <IST8310_i2cRxCpltCallback+0x150>)
 8001350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001354:	f7ff fbd2 	bl	8000afc <__aeabi_dcmplt>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d158      	bne.n	8001410 <IST8310_i2cRxCpltCallback+0x140>
		ist8310.count.y > IST8310_MAX_VAL_XY || ist8310.count.y < IST8310_MIN_VAL_XY ||
 800135e:	4b37      	ldr	r3, [pc, #220]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 8001360:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff f8ed 	bl	8000544 <__aeabi_i2d>
	if (ist8310.count.x > IST8310_MAX_VAL_XY || ist8310.count.x < IST8310_MIN_VAL_XY ||
 800136a:	a32b      	add	r3, pc, #172	; (adr r3, 8001418 <IST8310_i2cRxCpltCallback+0x148>)
 800136c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001370:	f7ff fbe2 	bl	8000b38 <__aeabi_dcmpgt>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d14a      	bne.n	8001410 <IST8310_i2cRxCpltCallback+0x140>
		ist8310.count.y > IST8310_MAX_VAL_XY || ist8310.count.y < IST8310_MIN_VAL_XY ||
 800137a:	4b30      	ldr	r3, [pc, #192]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 800137c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff f8df 	bl	8000544 <__aeabi_i2d>
 8001386:	a326      	add	r3, pc, #152	; (adr r3, 8001420 <IST8310_i2cRxCpltCallback+0x150>)
 8001388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800138c:	f7ff fbb6 	bl	8000afc <__aeabi_dcmplt>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d13c      	bne.n	8001410 <IST8310_i2cRxCpltCallback+0x140>
		ist8310.count.z > IST8310_MAX_VAL_Z  || ist8310.count.z < IST8310_MIN_VAL_Z)
 8001396:	4b29      	ldr	r3, [pc, #164]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 8001398:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff f8d1 	bl	8000544 <__aeabi_i2d>
		ist8310.count.y > IST8310_MAX_VAL_XY || ist8310.count.y < IST8310_MIN_VAL_XY ||
 80013a2:	a321      	add	r3, pc, #132	; (adr r3, 8001428 <IST8310_i2cRxCpltCallback+0x158>)
 80013a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a8:	f7ff fbc6 	bl	8000b38 <__aeabi_dcmpgt>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d12e      	bne.n	8001410 <IST8310_i2cRxCpltCallback+0x140>
		ist8310.count.z > IST8310_MAX_VAL_Z  || ist8310.count.z < IST8310_MIN_VAL_Z)
 80013b2:	4b22      	ldr	r3, [pc, #136]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 80013b4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff f8c3 	bl	8000544 <__aeabi_i2d>
 80013be:	a31c      	add	r3, pc, #112	; (adr r3, 8001430 <IST8310_i2cRxCpltCallback+0x160>)
 80013c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c4:	f7ff fb9a 	bl	8000afc <__aeabi_dcmplt>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d120      	bne.n	8001410 <IST8310_i2cRxCpltCallback+0x140>
	 * raw outputs
	 *
	 * Sensor doesn't follow right hand rule, swap x and y to make it obey
	 * it.
	 */
	ist8310.raw[0] = (float)(ist8310.count.y);
 80013ce:	4b1b      	ldr	r3, [pc, #108]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 80013d0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80013d4:	ee07 3a90 	vmov	s15, r3
 80013d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013dc:	4b17      	ldr	r3, [pc, #92]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 80013de:	edc3 7a04 	vstr	s15, [r3, #16]
	ist8310.raw[1] = (float)(ist8310.count.x);
 80013e2:	4b16      	ldr	r3, [pc, #88]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 80013e4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80013e8:	ee07 3a90 	vmov	s15, r3
 80013ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013f0:	4b12      	ldr	r3, [pc, #72]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 80013f2:	edc3 7a05 	vstr	s15, [r3, #20]
	ist8310.raw[2] = (float)(ist8310.count.z);
 80013f6:	4b11      	ldr	r3, [pc, #68]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 80013f8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80013fc:	ee07 3a90 	vmov	s15, r3
 8001400:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001404:	4b0d      	ldr	r3, [pc, #52]	; (800143c <IST8310_i2cRxCpltCallback+0x16c>)
 8001406:	edc3 7a06 	vstr	s15, [r3, #24]
 800140a:	e002      	b.n	8001412 <IST8310_i2cRxCpltCallback+0x142>
	if(bm_i2cFlag != bm_i2cIST8310) return;
 800140c:	bf00      	nop
 800140e:	e000      	b.n	8001412 <IST8310_i2cRxCpltCallback+0x142>
		return;
 8001410:	bf00      	nop
}
 8001412:	bd80      	pop	{r7, pc}
 8001414:	f3af 8000 	nop.w
 8001418:	55555556 	.word	0x55555556
 800141c:	40b4d655 	.word	0x40b4d655
 8001420:	55555556 	.word	0x55555556
 8001424:	c0b4d655 	.word	0xc0b4d655
 8001428:	aaaaaaab 	.word	0xaaaaaaab
 800142c:	40c0472a 	.word	0x40c0472a
 8001430:	aaaaaaab 	.word	0xaaaaaaab
 8001434:	c0c0472a 	.word	0xc0c0472a
 8001438:	20000854 	.word	0x20000854
 800143c:	20000838 	.word	0x20000838

08001440 <IST8310_write>:

void IST8310_write(uint8_t address, uint8_t *data, uint8_t count){
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af04      	add	r7, sp, #16
 8001446:	4603      	mov	r3, r0
 8001448:	6039      	str	r1, [r7, #0]
 800144a:	71fb      	strb	r3, [r7, #7]
 800144c:	4613      	mov	r3, r2
 800144e:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(IST8310_I2C, IST8310_BUS_I2C_ADDR, address, 1, data, count, IST8310_DEFAULT_TIMEOUT);
 8001450:	4b09      	ldr	r3, [pc, #36]	; (8001478 <IST8310_write+0x38>)
 8001452:	6818      	ldr	r0, [r3, #0]
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	b299      	uxth	r1, r3
 8001458:	79bb      	ldrb	r3, [r7, #6]
 800145a:	b29b      	uxth	r3, r3
 800145c:	2264      	movs	r2, #100	; 0x64
 800145e:	9202      	str	r2, [sp, #8]
 8001460:	9301      	str	r3, [sp, #4]
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	9300      	str	r3, [sp, #0]
 8001466:	2301      	movs	r3, #1
 8001468:	460a      	mov	r2, r1
 800146a:	211c      	movs	r1, #28
 800146c:	f009 fb5c 	bl	800ab28 <HAL_I2C_Mem_Write>
}
 8001470:	bf00      	nop
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20000838 	.word	0x20000838

0800147c <IST8310_write_reg>:

void IST8310_write_reg(uint8_t reg, uint8_t val){
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	460a      	mov	r2, r1
 8001486:	71fb      	strb	r3, [r7, #7]
 8001488:	4613      	mov	r3, r2
 800148a:	71bb      	strb	r3, [r7, #6]
	IST8310_write(reg, &val, 1);
 800148c:	1db9      	adds	r1, r7, #6
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	2201      	movs	r2, #1
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff ffd4 	bl	8001440 <IST8310_write>
}
 8001498:	bf00      	nop
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <IST8310_reset>:

void IST8310_read_reg(uint8_t reg, uint8_t* val){
	IST8310_read(reg, val, 1);
}

void IST8310_reset(){
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
	/* software reset */
	IST8310_write_reg(IST8310_ADDR_CTRL2, IST8310_CTRL2_SRST);
 80014a4:	2101      	movs	r1, #1
 80014a6:	200b      	movs	r0, #11
 80014a8:	f7ff ffe8 	bl	800147c <IST8310_write_reg>

	/* configure control register 3 */
	IST8310_write_reg(IST8310_ADDR_CTRL3, IST8310_CTRL3_SAMPLEAVG_16);
 80014ac:	2124      	movs	r1, #36	; 0x24
 80014ae:	2041      	movs	r0, #65	; 0x41
 80014b0:	f7ff ffe4 	bl	800147c <IST8310_write_reg>

	/* configure control register 4 */
	IST8310_write_reg(IST8310_ADDR_CTRL4, IST8310_CTRL4_SRPD);
 80014b4:	21c0      	movs	r1, #192	; 0xc0
 80014b6:	2042      	movs	r0, #66	; 0x42
 80014b8:	f7ff ffe0 	bl	800147c <IST8310_write_reg>
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}

080014c0 <Lidar1D_CaptureCallback>:
	if(HAL_TIM_IC_Start_IT(&htim9, TIM_CHANNEL_2) != HAL_OK) Error_Handler();
	return HAL_OK;
}


void Lidar1D_CaptureCallback(TIM_HandleTypeDef *htim){
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
	if(htim->Instance != lidar1D.htim->Instance) return;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	4b0f      	ldr	r3, [pc, #60]	; (800150c <Lidar1D_CaptureCallback+0x4c>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d116      	bne.n	8001504 <Lidar1D_CaptureCallback+0x44>

	if(htim->Channel == lidar1D.activeChannel1){
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	7f1a      	ldrb	r2, [r3, #28]
 80014da:	4b0c      	ldr	r3, [pc, #48]	; (800150c <Lidar1D_CaptureCallback+0x4c>)
 80014dc:	7b1b      	ldrb	r3, [r3, #12]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d102      	bne.n	80014e8 <Lidar1D_CaptureCallback+0x28>
//		IC1Value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
		TIM9->CNT = 0;
 80014e2:	4b0b      	ldr	r3, [pc, #44]	; (8001510 <Lidar1D_CaptureCallback+0x50>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	if(htim->Channel == lidar1D.activeChannel2){
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	7f1a      	ldrb	r2, [r3, #28]
 80014ec:	4b07      	ldr	r3, [pc, #28]	; (800150c <Lidar1D_CaptureCallback+0x4c>)
 80014ee:	7b5b      	ldrb	r3, [r3, #13]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d108      	bne.n	8001506 <Lidar1D_CaptureCallback+0x46>
		lidar1D.distance_mm = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80014f4:	2104      	movs	r1, #4
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f00e fe06 	bl	8010108 <HAL_TIM_ReadCapturedValue>
 80014fc:	4602      	mov	r2, r0
 80014fe:	4b03      	ldr	r3, [pc, #12]	; (800150c <Lidar1D_CaptureCallback+0x4c>)
 8001500:	611a      	str	r2, [r3, #16]
 8001502:	e000      	b.n	8001506 <Lidar1D_CaptureCallback+0x46>
	if(htim->Instance != lidar1D.htim->Instance) return;
 8001504:	bf00      	nop
	}
}
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	2000030c 	.word	0x2000030c
 8001510:	40014000 	.word	0x40014000

08001514 <MPU9250>:
#include "stdio.h"
#include "i2c.h"
#include "cmsis_os.h"
#include "math.h"

void MPU9250(I2C_HandleTypeDef *hi2c){
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
	//configuration
	mpu9250.hi2c = hi2c;
 800151c:	4a38      	ldr	r2, [pc, #224]	; (8001600 <MPU9250+0xec>)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6013      	str	r3, [r2, #0]
	mpu9250.Ascale = MPU9250_AFS_8G;
 8001522:	4b37      	ldr	r3, [pc, #220]	; (8001600 <MPU9250+0xec>)
 8001524:	2202      	movs	r2, #2
 8001526:	711a      	strb	r2, [r3, #4]
	mpu9250.Gscale = MPU9250_GFS_2000DPS;
 8001528:	4b35      	ldr	r3, [pc, #212]	; (8001600 <MPU9250+0xec>)
 800152a:	2203      	movs	r2, #3
 800152c:	715a      	strb	r2, [r3, #5]
	mpu9250.Mscale = MPU9250_MFS_14BITS;
 800152e:	4b34      	ldr	r3, [pc, #208]	; (8001600 <MPU9250+0xec>)
 8001530:	2200      	movs	r2, #0
 8001532:	719a      	strb	r2, [r3, #6]
	mpu9250.Mmode = MPU9250_M_100HZ;
 8001534:	4b32      	ldr	r3, [pc, #200]	; (8001600 <MPU9250+0xec>)
 8001536:	2206      	movs	r2, #6
 8001538:	71da      	strb	r2, [r3, #7]

	// set to 0
	mpu9250.aRes = 0; mpu9250.gRes = 0; mpu9250.mRes = 0;
 800153a:	4b31      	ldr	r3, [pc, #196]	; (8001600 <MPU9250+0xec>)
 800153c:	f04f 0200 	mov.w	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
 8001542:	4b2f      	ldr	r3, [pc, #188]	; (8001600 <MPU9250+0xec>)
 8001544:	f04f 0200 	mov.w	r2, #0
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	4b2d      	ldr	r3, [pc, #180]	; (8001600 <MPU9250+0xec>)
 800154c:	f04f 0200 	mov.w	r2, #0
 8001550:	611a      	str	r2, [r3, #16]
	memset(mpu9250.accelCount, 0, sizeof(mpu9250.accelCount));
 8001552:	2206      	movs	r2, #6
 8001554:	2100      	movs	r1, #0
 8001556:	482b      	ldr	r0, [pc, #172]	; (8001604 <MPU9250+0xf0>)
 8001558:	f018 fe35 	bl	801a1c6 <memset>
	memset(mpu9250.gyroCount, 0, sizeof(mpu9250.gyroCount));
 800155c:	2206      	movs	r2, #6
 800155e:	2100      	movs	r1, #0
 8001560:	4829      	ldr	r0, [pc, #164]	; (8001608 <MPU9250+0xf4>)
 8001562:	f018 fe30 	bl	801a1c6 <memset>
	memset(mpu9250.magCount, 0, sizeof(mpu9250.magCount));
 8001566:	2206      	movs	r2, #6
 8001568:	2100      	movs	r1, #0
 800156a:	4828      	ldr	r0, [pc, #160]	; (800160c <MPU9250+0xf8>)
 800156c:	f018 fe2b 	bl	801a1c6 <memset>
	mpu9250.tmpCount = 0;
 8001570:	4b23      	ldr	r3, [pc, #140]	; (8001600 <MPU9250+0xec>)
 8001572:	2200      	movs	r2, #0
 8001574:	84da      	strh	r2, [r3, #38]	; 0x26
	memset(mpu9250.magBias, 0, sizeof(mpu9250.magBias));
 8001576:	220c      	movs	r2, #12
 8001578:	2100      	movs	r1, #0
 800157a:	4825      	ldr	r0, [pc, #148]	; (8001610 <MPU9250+0xfc>)
 800157c:	f018 fe23 	bl	801a1c6 <memset>
	memset(mpu9250.accel, 0, sizeof(mpu9250.accel));
 8001580:	220c      	movs	r2, #12
 8001582:	2100      	movs	r1, #0
 8001584:	4823      	ldr	r0, [pc, #140]	; (8001614 <MPU9250+0x100>)
 8001586:	f018 fe1e 	bl	801a1c6 <memset>
	memset(mpu9250.gyro, 0, sizeof(mpu9250.gyro));
 800158a:	220c      	movs	r2, #12
 800158c:	2100      	movs	r1, #0
 800158e:	4822      	ldr	r0, [pc, #136]	; (8001618 <MPU9250+0x104>)
 8001590:	f018 fe19 	bl	801a1c6 <memset>
	memset(mpu9250.mag, 0, sizeof(mpu9250.mag));
 8001594:	220c      	movs	r2, #12
 8001596:	2100      	movs	r1, #0
 8001598:	4820      	ldr	r0, [pc, #128]	; (800161c <MPU9250+0x108>)
 800159a:	f018 fe14 	bl	801a1c6 <memset>
	mpu9250.tmp = 0;
 800159e:	4b18      	ldr	r3, [pc, #96]	; (8001600 <MPU9250+0xec>)
 80015a0:	f04f 0200 	mov.w	r2, #0
 80015a4:	665a      	str	r2, [r3, #100]	; 0x64
	memset(mpu9250.MPU9250_buffer, 0, sizeof(mpu9250.MPU9250_buffer));
 80015a6:	220e      	movs	r2, #14
 80015a8:	2100      	movs	r1, #0
 80015aa:	481d      	ldr	r0, [pc, #116]	; (8001620 <MPU9250+0x10c>)
 80015ac:	f018 fe0b 	bl	801a1c6 <memset>
	memset(mpu9250.AK8963_buffer, 0, sizeof(mpu9250.AK8963_buffer));
 80015b0:	2207      	movs	r2, #7
 80015b2:	2100      	movs	r1, #0
 80015b4:	481b      	ldr	r0, [pc, #108]	; (8001624 <MPU9250+0x110>)
 80015b6:	f018 fe06 	bl	801a1c6 <memset>
	mpu9250.AK8963_lastUpdate = 0;
 80015ba:	4b11      	ldr	r3, [pc, #68]	; (8001600 <MPU9250+0xec>)
 80015bc:	2200      	movs	r2, #0
 80015be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

	mpu9250.dmaFlag = MPU9250_dmaIdle;
 80015c2:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <MPU9250+0xec>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

	mpu9250.magBias[0] = 280.0f;
 80015ca:	4b0d      	ldr	r3, [pc, #52]	; (8001600 <MPU9250+0xec>)
 80015cc:	4a16      	ldr	r2, [pc, #88]	; (8001628 <MPU9250+0x114>)
 80015ce:	629a      	str	r2, [r3, #40]	; 0x28
	mpu9250.magBias[1] = 285.0f;
 80015d0:	4b0b      	ldr	r3, [pc, #44]	; (8001600 <MPU9250+0xec>)
 80015d2:	4a16      	ldr	r2, [pc, #88]	; (800162c <MPU9250+0x118>)
 80015d4:	62da      	str	r2, [r3, #44]	; 0x2c
	mpu9250.magBias[2] = 330.0f;
 80015d6:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <MPU9250+0xec>)
 80015d8:	4a15      	ldr	r2, [pc, #84]	; (8001630 <MPU9250+0x11c>)
 80015da:	631a      	str	r2, [r3, #48]	; 0x30

	MPU9250_getMres();
 80015dc:	f000 fa14 	bl	8001a08 <MPU9250_getMres>
	MPU9250_getGres();
 80015e0:	f000 fa2e 	bl	8001a40 <MPU9250_getGres>
	MPU9250_getAres();
 80015e4:	f000 fa5e 	bl	8001aa4 <MPU9250_getAres>

	MPU9250_resetMPU9250();
 80015e8:	f000 fa8a 	bl	8001b00 <MPU9250_resetMPU9250>
	MPU9250_calibrateMPU9250();
 80015ec:	f000 fb76 	bl	8001cdc <MPU9250_calibrateMPU9250>

	MPU9250_initMPU9250();	// calculate ay, ac bias
 80015f0:	f000 fb00 	bl	8001bf4 <MPU9250_initMPU9250>
	MPU9250_initAK8963();	//
 80015f4:	f000 fa90 	bl	8001b18 <MPU9250_initAK8963>
}
 80015f8:	bf00      	nop
 80015fa:	3708      	adds	r7, #8
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	200004c0 	.word	0x200004c0
 8001604:	200004d4 	.word	0x200004d4
 8001608:	200004da 	.word	0x200004da
 800160c:	200004e0 	.word	0x200004e0
 8001610:	200004e8 	.word	0x200004e8
 8001614:	20000500 	.word	0x20000500
 8001618:	2000050c 	.word	0x2000050c
 800161c:	20000518 	.word	0x20000518
 8001620:	20000528 	.word	0x20000528
 8001624:	20000536 	.word	0x20000536
 8001628:	438c0000 	.word	0x438c0000
 800162c:	438e8000 	.word	0x438e8000
 8001630:	43a50000 	.word	0x43a50000

08001634 <MPU9250_updateDMA>:

void MPU9250_updateDMA(){
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af02      	add	r7, sp, #8
	if(mpu9250.dmaFlag != MPU9250_dmaIdle) return;
 800163a:	4b0c      	ldr	r3, [pc, #48]	; (800166c <MPU9250_updateDMA+0x38>)
 800163c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001640:	2b00      	cmp	r3, #0
 8001642:	d10f      	bne.n	8001664 <MPU9250_updateDMA+0x30>
	mpu9250.dmaFlag = MPU9250_dmaMPU9250;
 8001644:	4b09      	ldr	r3, [pc, #36]	; (800166c <MPU9250_updateDMA+0x38>)
 8001646:	2201      	movs	r2, #1
 8001648:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	HAL_I2C_Mem_Read_DMA(mpu9250.hi2c, MPU9250_ADDRESS, ACCEL_XOUT_H, 1, mpu9250.MPU9250_buffer, 14);
 800164c:	4b07      	ldr	r3, [pc, #28]	; (800166c <MPU9250_updateDMA+0x38>)
 800164e:	6818      	ldr	r0, [r3, #0]
 8001650:	230e      	movs	r3, #14
 8001652:	9301      	str	r3, [sp, #4]
 8001654:	4b06      	ldr	r3, [pc, #24]	; (8001670 <MPU9250_updateDMA+0x3c>)
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	2301      	movs	r3, #1
 800165a:	223b      	movs	r2, #59	; 0x3b
 800165c:	21d0      	movs	r1, #208	; 0xd0
 800165e:	f009 fe41 	bl	800b2e4 <HAL_I2C_Mem_Read_DMA>
 8001662:	e000      	b.n	8001666 <MPU9250_updateDMA+0x32>
	if(mpu9250.dmaFlag != MPU9250_dmaIdle) return;
 8001664:	bf00      	nop
}
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	200004c0 	.word	0x200004c0
 8001670:	20000528 	.word	0x20000528

08001674 <MPU9250_i2cRxCpltCallback>:

void MPU9250_i2cRxCpltCallback(){
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af02      	add	r7, sp, #8
	if(mpu9250.dmaFlag == MPU9250_dmaMPU9250){
 800167a:	4b1e      	ldr	r3, [pc, #120]	; (80016f4 <MPU9250_i2cRxCpltCallback+0x80>)
 800167c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001680:	2b01      	cmp	r3, #1
 8001682:	d125      	bne.n	80016d0 <MPU9250_i2cRxCpltCallback+0x5c>
		if(MPU9250_calRawData() != MPU9250_Fail){
 8001684:	f000 f83a 	bl	80016fc <MPU9250_calRawData>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MPU9250_i2cRxCpltCallback+0x1e>
			MPU9250_calCalibValue();
 800168e:	f000 f8b7 	bl	8001800 <MPU9250_calCalibValue>
		}
		if(xTaskGetTickCount() - mpu9250.AK8963_lastUpdate > AK8963_UPDATE_TICK){
 8001692:	f016 f815 	bl	80176c0 <xTaskGetTickCount>
 8001696:	4602      	mov	r2, r0
 8001698:	4b16      	ldr	r3, [pc, #88]	; (80016f4 <MPU9250_i2cRxCpltCallback+0x80>)
 800169a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b0a      	cmp	r3, #10
 80016a2:	d921      	bls.n	80016e8 <MPU9250_i2cRxCpltCallback+0x74>
			mpu9250.dmaFlag = MPU9250_dmaAK8963;
 80016a4:	4b13      	ldr	r3, [pc, #76]	; (80016f4 <MPU9250_i2cRxCpltCallback+0x80>)
 80016a6:	2202      	movs	r2, #2
 80016a8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
			HAL_I2C_Mem_Read_DMA(mpu9250.hi2c, AK8963_ADDRESS, AK8963_XOUT_L, 1, mpu9250.AK8963_buffer, 7);
 80016ac:	4b11      	ldr	r3, [pc, #68]	; (80016f4 <MPU9250_i2cRxCpltCallback+0x80>)
 80016ae:	6818      	ldr	r0, [r3, #0]
 80016b0:	2307      	movs	r3, #7
 80016b2:	9301      	str	r3, [sp, #4]
 80016b4:	4b10      	ldr	r3, [pc, #64]	; (80016f8 <MPU9250_i2cRxCpltCallback+0x84>)
 80016b6:	9300      	str	r3, [sp, #0]
 80016b8:	2301      	movs	r3, #1
 80016ba:	2203      	movs	r2, #3
 80016bc:	2118      	movs	r1, #24
 80016be:	f009 fe11 	bl	800b2e4 <HAL_I2C_Mem_Read_DMA>
			mpu9250.AK8963_lastUpdate = xTaskGetTickCount();
 80016c2:	f015 fffd 	bl	80176c0 <xTaskGetTickCount>
 80016c6:	4602      	mov	r2, r0
 80016c8:	4b0a      	ldr	r3, [pc, #40]	; (80016f4 <MPU9250_i2cRxCpltCallback+0x80>)
 80016ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			return;
 80016ce:	e00f      	b.n	80016f0 <MPU9250_i2cRxCpltCallback+0x7c>
		}
	}
	else if(mpu9250.dmaFlag == MPU9250_dmaAK8963){
 80016d0:	4b08      	ldr	r3, [pc, #32]	; (80016f4 <MPU9250_i2cRxCpltCallback+0x80>)
 80016d2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d106      	bne.n	80016e8 <MPU9250_i2cRxCpltCallback+0x74>
			if(AK8963_calRawData() == MPU9250_Success){
 80016da:	f000 f903 	bl	80018e4 <AK8963_calRawData>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d101      	bne.n	80016e8 <MPU9250_i2cRxCpltCallback+0x74>
				AK8963_calCalibValue();
 80016e4:	f000 f93c 	bl	8001960 <AK8963_calCalibValue>
			}
	}
	mpu9250.dmaFlag = MPU9250_dmaIdle;
 80016e8:	4b02      	ldr	r3, [pc, #8]	; (80016f4 <MPU9250_i2cRxCpltCallback+0x80>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
}
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	200004c0 	.word	0x200004c0
 80016f8:	20000536 	.word	0x20000536

080016fc <MPU9250_calRawData>:

MPU9250_Result_t MPU9250_calRawData(){
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
	// accel axis reverse
	mpu9250.accelCount[0] = -((((int16_t)mpu9250.MPU9250_buffer[0]) << 8) | mpu9250.MPU9250_buffer[1]);
 8001700:	4b3e      	ldr	r3, [pc, #248]	; (80017fc <MPU9250_calRawData+0x100>)
 8001702:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8001706:	021b      	lsls	r3, r3, #8
 8001708:	b21a      	sxth	r2, r3
 800170a:	4b3c      	ldr	r3, [pc, #240]	; (80017fc <MPU9250_calRawData+0x100>)
 800170c:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8001710:	b21b      	sxth	r3, r3
 8001712:	4313      	orrs	r3, r2
 8001714:	b21b      	sxth	r3, r3
 8001716:	b29b      	uxth	r3, r3
 8001718:	425b      	negs	r3, r3
 800171a:	b29b      	uxth	r3, r3
 800171c:	b21a      	sxth	r2, r3
 800171e:	4b37      	ldr	r3, [pc, #220]	; (80017fc <MPU9250_calRawData+0x100>)
 8001720:	829a      	strh	r2, [r3, #20]
	mpu9250.accelCount[1] = -((((int16_t)mpu9250.MPU9250_buffer[2]) << 8) | mpu9250.MPU9250_buffer[3]);
 8001722:	4b36      	ldr	r3, [pc, #216]	; (80017fc <MPU9250_calRawData+0x100>)
 8001724:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8001728:	021b      	lsls	r3, r3, #8
 800172a:	b21a      	sxth	r2, r3
 800172c:	4b33      	ldr	r3, [pc, #204]	; (80017fc <MPU9250_calRawData+0x100>)
 800172e:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8001732:	b21b      	sxth	r3, r3
 8001734:	4313      	orrs	r3, r2
 8001736:	b21b      	sxth	r3, r3
 8001738:	b29b      	uxth	r3, r3
 800173a:	425b      	negs	r3, r3
 800173c:	b29b      	uxth	r3, r3
 800173e:	b21a      	sxth	r2, r3
 8001740:	4b2e      	ldr	r3, [pc, #184]	; (80017fc <MPU9250_calRawData+0x100>)
 8001742:	82da      	strh	r2, [r3, #22]
	mpu9250.accelCount[2] = -((((int16_t)mpu9250.MPU9250_buffer[4]) << 8) | mpu9250.MPU9250_buffer[5]);
 8001744:	4b2d      	ldr	r3, [pc, #180]	; (80017fc <MPU9250_calRawData+0x100>)
 8001746:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 800174a:	021b      	lsls	r3, r3, #8
 800174c:	b21a      	sxth	r2, r3
 800174e:	4b2b      	ldr	r3, [pc, #172]	; (80017fc <MPU9250_calRawData+0x100>)
 8001750:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8001754:	b21b      	sxth	r3, r3
 8001756:	4313      	orrs	r3, r2
 8001758:	b21b      	sxth	r3, r3
 800175a:	b29b      	uxth	r3, r3
 800175c:	425b      	negs	r3, r3
 800175e:	b29b      	uxth	r3, r3
 8001760:	b21a      	sxth	r2, r3
 8001762:	4b26      	ldr	r3, [pc, #152]	; (80017fc <MPU9250_calRawData+0x100>)
 8001764:	831a      	strh	r2, [r3, #24]
	mpu9250.tmpCount = (int16_t) (mpu9250.MPU9250_buffer[6] << 8 | mpu9250.MPU9250_buffer[7]);
 8001766:	4b25      	ldr	r3, [pc, #148]	; (80017fc <MPU9250_calRawData+0x100>)
 8001768:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 800176c:	021b      	lsls	r3, r3, #8
 800176e:	b21a      	sxth	r2, r3
 8001770:	4b22      	ldr	r3, [pc, #136]	; (80017fc <MPU9250_calRawData+0x100>)
 8001772:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8001776:	b21b      	sxth	r3, r3
 8001778:	4313      	orrs	r3, r2
 800177a:	b21a      	sxth	r2, r3
 800177c:	4b1f      	ldr	r3, [pc, #124]	; (80017fc <MPU9250_calRawData+0x100>)
 800177e:	84da      	strh	r2, [r3, #38]	; 0x26
	mpu9250.gyroCount[0] = (((int16_t)mpu9250.MPU9250_buffer[8]) << 8) | mpu9250.MPU9250_buffer[9];
 8001780:	4b1e      	ldr	r3, [pc, #120]	; (80017fc <MPU9250_calRawData+0x100>)
 8001782:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001786:	021b      	lsls	r3, r3, #8
 8001788:	b21a      	sxth	r2, r3
 800178a:	4b1c      	ldr	r3, [pc, #112]	; (80017fc <MPU9250_calRawData+0x100>)
 800178c:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001790:	b21b      	sxth	r3, r3
 8001792:	4313      	orrs	r3, r2
 8001794:	b21a      	sxth	r2, r3
 8001796:	4b19      	ldr	r3, [pc, #100]	; (80017fc <MPU9250_calRawData+0x100>)
 8001798:	835a      	strh	r2, [r3, #26]
	mpu9250.gyroCount[1] = (((int16_t)mpu9250.MPU9250_buffer[10]) << 8) | mpu9250.MPU9250_buffer[11];
 800179a:	4b18      	ldr	r3, [pc, #96]	; (80017fc <MPU9250_calRawData+0x100>)
 800179c:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80017a0:	021b      	lsls	r3, r3, #8
 80017a2:	b21a      	sxth	r2, r3
 80017a4:	4b15      	ldr	r3, [pc, #84]	; (80017fc <MPU9250_calRawData+0x100>)
 80017a6:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 80017aa:	b21b      	sxth	r3, r3
 80017ac:	4313      	orrs	r3, r2
 80017ae:	b21a      	sxth	r2, r3
 80017b0:	4b12      	ldr	r3, [pc, #72]	; (80017fc <MPU9250_calRawData+0x100>)
 80017b2:	839a      	strh	r2, [r3, #28]
	mpu9250.gyroCount[2] = (((int16_t)mpu9250.MPU9250_buffer[12]) << 8) | mpu9250.MPU9250_buffer[13];
 80017b4:	4b11      	ldr	r3, [pc, #68]	; (80017fc <MPU9250_calRawData+0x100>)
 80017b6:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80017ba:	021b      	lsls	r3, r3, #8
 80017bc:	b21a      	sxth	r2, r3
 80017be:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <MPU9250_calRawData+0x100>)
 80017c0:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80017c4:	b21b      	sxth	r3, r3
 80017c6:	4313      	orrs	r3, r2
 80017c8:	b21a      	sxth	r2, r3
 80017ca:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <MPU9250_calRawData+0x100>)
 80017cc:	83da      	strh	r2, [r3, #30]

	if(mpu9250.accelCount[0] == 0 && mpu9250.accelCount[1] == 0 && mpu9250.accelCount[2] == 0) return MPU9250_Fail;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <MPU9250_calRawData+0x100>)
 80017d0:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d10b      	bne.n	80017f0 <MPU9250_calRawData+0xf4>
 80017d8:	4b08      	ldr	r3, [pc, #32]	; (80017fc <MPU9250_calRawData+0x100>)
 80017da:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d106      	bne.n	80017f0 <MPU9250_calRawData+0xf4>
 80017e2:	4b06      	ldr	r3, [pc, #24]	; (80017fc <MPU9250_calRawData+0x100>)
 80017e4:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d101      	bne.n	80017f0 <MPU9250_calRawData+0xf4>
 80017ec:	2300      	movs	r3, #0
 80017ee:	e000      	b.n	80017f2 <MPU9250_calRawData+0xf6>

	return MPU9250_Success;
 80017f0:	2301      	movs	r3, #1
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr
 80017fc:	200004c0 	.word	0x200004c0

08001800 <MPU9250_calCalibValue>:

void MPU9250_calCalibValue(){
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
//	// Calculate the gyro value into actual degrees per second
//	MPU9250_g[0] = MPU9250_DEG2RAD*((float)MPU9250_gyroCount[0]*MPU9250_gRes - MPU9250_gyroBias[0]);  // get actual gyro value, this depends on scale being set
//	MPU9250_g[1] = MPU9250_DEG2RAD*((float)MPU9250_gyroCount[1]*MPU9250_gRes - MPU9250_gyroBias[1]);
//	MPU9250_g[2] = MPU9250_DEG2RAD*((float)MPU9250_gyroCount[2]*MPU9250_gRes - MPU9250_gyroBias[2]);

	mpu9250.accel[0] = ((float)mpu9250.accelCount[0]*mpu9250.aRes);  // get actual g value, this depends on scale being set
 8001804:	4b35      	ldr	r3, [pc, #212]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 8001806:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800180a:	ee07 3a90 	vmov	s15, r3
 800180e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001812:	4b32      	ldr	r3, [pc, #200]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 8001814:	edd3 7a02 	vldr	s15, [r3, #8]
 8001818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800181c:	4b2f      	ldr	r3, [pc, #188]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 800181e:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	mpu9250.accel[1] = ((float)mpu9250.accelCount[1]*mpu9250.aRes);
 8001822:	4b2e      	ldr	r3, [pc, #184]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 8001824:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001828:	ee07 3a90 	vmov	s15, r3
 800182c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001830:	4b2a      	ldr	r3, [pc, #168]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 8001832:	edd3 7a02 	vldr	s15, [r3, #8]
 8001836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800183a:	4b28      	ldr	r3, [pc, #160]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 800183c:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	mpu9250.accel[2] = ((float)mpu9250.accelCount[2]*mpu9250.aRes);
 8001840:	4b26      	ldr	r3, [pc, #152]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 8001842:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001846:	ee07 3a90 	vmov	s15, r3
 800184a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800184e:	4b23      	ldr	r3, [pc, #140]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 8001850:	edd3 7a02 	vldr	s15, [r3, #8]
 8001854:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001858:	4b20      	ldr	r3, [pc, #128]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 800185a:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	// Calculate the gyro value into actual degrees per second
	mpu9250.gyro[0] = MPU9250_DEG2RAD*((float)mpu9250.gyroCount[0]*mpu9250.gRes);  // get actual gyro value, this depends on scale being set
 800185e:	4b1f      	ldr	r3, [pc, #124]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 8001860:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001864:	ee07 3a90 	vmov	s15, r3
 8001868:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800186c:	4b1b      	ldr	r3, [pc, #108]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 800186e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001876:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80018e0 <MPU9250_calCalibValue+0xe0>
 800187a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800187e:	4b17      	ldr	r3, [pc, #92]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 8001880:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	mpu9250.gyro[1] = MPU9250_DEG2RAD*((float)mpu9250.gyroCount[1]*mpu9250.gRes);
 8001884:	4b15      	ldr	r3, [pc, #84]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 8001886:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800188a:	ee07 3a90 	vmov	s15, r3
 800188e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001892:	4b12      	ldr	r3, [pc, #72]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 8001894:	edd3 7a03 	vldr	s15, [r3, #12]
 8001898:	ee67 7a27 	vmul.f32	s15, s14, s15
 800189c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80018e0 <MPU9250_calCalibValue+0xe0>
 80018a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018a4:	4b0d      	ldr	r3, [pc, #52]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 80018a6:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	mpu9250.gyro[2] = MPU9250_DEG2RAD*((float)mpu9250.gyroCount[2]*mpu9250.gRes);
 80018aa:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 80018ac:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80018b0:	ee07 3a90 	vmov	s15, r3
 80018b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018b8:	4b08      	ldr	r3, [pc, #32]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 80018ba:	edd3 7a03 	vldr	s15, [r3, #12]
 80018be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018c2:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80018e0 <MPU9250_calCalibValue+0xe0>
 80018c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ca:	4b04      	ldr	r3, [pc, #16]	; (80018dc <MPU9250_calCalibValue+0xdc>)
 80018cc:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
}
 80018d0:	bf00      	nop
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	200004c0 	.word	0x200004c0
 80018e0:	3c8efa35 	.word	0x3c8efa35

080018e4 <AK8963_calRawData>:

MPU9250_Result_t AK8963_calRawData(){
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
	if(mpu9250.AK8963_buffer[6] & 0x08) return MPU9250_Fail; // Check if magnetic sensor overflow set, if not then report data
 80018e8:	4b1c      	ldr	r3, [pc, #112]	; (800195c <AK8963_calRawData+0x78>)
 80018ea:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80018ee:	f003 0308 	and.w	r3, r3, #8
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <AK8963_calRawData+0x16>
 80018f6:	2300      	movs	r3, #0
 80018f8:	e02b      	b.n	8001952 <AK8963_calRawData+0x6e>

	mpu9250.magCount[1] = (int16_t)(((int16_t)mpu9250.AK8963_buffer[1] << 8) | mpu9250.AK8963_buffer[0]);  // Turn the MSB and LSB into a signed 16-bit value
 80018fa:	4b18      	ldr	r3, [pc, #96]	; (800195c <AK8963_calRawData+0x78>)
 80018fc:	f893 3077 	ldrb.w	r3, [r3, #119]	; 0x77
 8001900:	021b      	lsls	r3, r3, #8
 8001902:	b21a      	sxth	r2, r3
 8001904:	4b15      	ldr	r3, [pc, #84]	; (800195c <AK8963_calRawData+0x78>)
 8001906:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 800190a:	b21b      	sxth	r3, r3
 800190c:	4313      	orrs	r3, r2
 800190e:	b21a      	sxth	r2, r3
 8001910:	4b12      	ldr	r3, [pc, #72]	; (800195c <AK8963_calRawData+0x78>)
 8001912:	845a      	strh	r2, [r3, #34]	; 0x22
	mpu9250.magCount[0] = (int16_t)(((int16_t)mpu9250.AK8963_buffer[3] << 8) | mpu9250.AK8963_buffer[2]);  // Data stored as little Endian
 8001914:	4b11      	ldr	r3, [pc, #68]	; (800195c <AK8963_calRawData+0x78>)
 8001916:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 800191a:	021b      	lsls	r3, r3, #8
 800191c:	b21a      	sxth	r2, r3
 800191e:	4b0f      	ldr	r3, [pc, #60]	; (800195c <AK8963_calRawData+0x78>)
 8001920:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8001924:	b21b      	sxth	r3, r3
 8001926:	4313      	orrs	r3, r2
 8001928:	b21a      	sxth	r2, r3
 800192a:	4b0c      	ldr	r3, [pc, #48]	; (800195c <AK8963_calRawData+0x78>)
 800192c:	841a      	strh	r2, [r3, #32]
	mpu9250.magCount[2] = -(int16_t)(((int16_t)mpu9250.AK8963_buffer[5] << 8) | mpu9250.AK8963_buffer[4]);
 800192e:	4b0b      	ldr	r3, [pc, #44]	; (800195c <AK8963_calRawData+0x78>)
 8001930:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
 8001934:	021b      	lsls	r3, r3, #8
 8001936:	b21a      	sxth	r2, r3
 8001938:	4b08      	ldr	r3, [pc, #32]	; (800195c <AK8963_calRawData+0x78>)
 800193a:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
 800193e:	b21b      	sxth	r3, r3
 8001940:	4313      	orrs	r3, r2
 8001942:	b21b      	sxth	r3, r3
 8001944:	b29b      	uxth	r3, r3
 8001946:	425b      	negs	r3, r3
 8001948:	b29b      	uxth	r3, r3
 800194a:	b21a      	sxth	r2, r3
 800194c:	4b03      	ldr	r3, [pc, #12]	; (800195c <AK8963_calRawData+0x78>)
 800194e:	849a      	strh	r2, [r3, #36]	; 0x24
	return MPU9250_Success;
 8001950:	2301      	movs	r3, #1
}
 8001952:	4618      	mov	r0, r3
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	200004c0 	.word	0x200004c0

08001960 <AK8963_calCalibValue>:

void AK8963_calCalibValue(){
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
	// mag have different axis with acc, gyr -> ax = my, ay = mx, az = -mz
    mpu9250.mag[0] = (float)mpu9250.magCount[0]*mpu9250.mRes*mpu9250.magCalibration[0] - mpu9250.magBias[1];  // get actual magnetometer value, this depends on scale being set
 8001964:	4b27      	ldr	r3, [pc, #156]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 8001966:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800196a:	ee07 3a90 	vmov	s15, r3
 800196e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001972:	4b24      	ldr	r3, [pc, #144]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 8001974:	edd3 7a04 	vldr	s15, [r3, #16]
 8001978:	ee27 7a27 	vmul.f32	s14, s14, s15
 800197c:	4b21      	ldr	r3, [pc, #132]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 800197e:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001982:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001986:	4b1f      	ldr	r3, [pc, #124]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 8001988:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800198c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001990:	4b1c      	ldr	r3, [pc, #112]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 8001992:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
    mpu9250.mag[1] = (float)mpu9250.magCount[1]*mpu9250.mRes*mpu9250.magCalibration[1] - mpu9250.magBias[0];
 8001996:	4b1b      	ldr	r3, [pc, #108]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 8001998:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 800199c:	ee07 3a90 	vmov	s15, r3
 80019a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019a4:	4b17      	ldr	r3, [pc, #92]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 80019a6:	edd3 7a04 	vldr	s15, [r3, #16]
 80019aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ae:	4b15      	ldr	r3, [pc, #84]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 80019b0:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80019b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019b8:	4b12      	ldr	r3, [pc, #72]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 80019ba:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019c2:	4b10      	ldr	r3, [pc, #64]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 80019c4:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
    mpu9250.mag[2] = ((float)mpu9250.magCount[2]*mpu9250.mRes*mpu9250.magCalibration[2] - mpu9250.magBias[2]);
 80019c8:	4b0e      	ldr	r3, [pc, #56]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 80019ca:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80019ce:	ee07 3a90 	vmov	s15, r3
 80019d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019d6:	4b0b      	ldr	r3, [pc, #44]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 80019d8:	edd3 7a04 	vldr	s15, [r3, #16]
 80019dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019e0:	4b08      	ldr	r3, [pc, #32]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 80019e2:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80019e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 80019ec:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80019f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019f4:	4b03      	ldr	r3, [pc, #12]	; (8001a04 <AK8963_calCalibValue+0xa4>)
 80019f6:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
}
 80019fa:	bf00      	nop
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr
 8001a04:	200004c0 	.word	0x200004c0

08001a08 <MPU9250_getMres>:

void MPU9250_getMres() {
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
	switch (mpu9250.Mscale)
 8001a0c:	4b09      	ldr	r3, [pc, #36]	; (8001a34 <MPU9250_getMres+0x2c>)
 8001a0e:	799b      	ldrb	r3, [r3, #6]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d002      	beq.n	8001a1a <MPU9250_getMres+0x12>
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d004      	beq.n	8001a22 <MPU9250_getMres+0x1a>
		  break;
	case MPU9250_MFS_16BITS:
		  mpu9250.mRes = 10.0*4912.0/32760.0; // Proper scale to return milliGauss
		  break;
	}
}
 8001a18:	e007      	b.n	8001a2a <MPU9250_getMres+0x22>
		  mpu9250.mRes = 10.0*4912.0/8190.0; // Proper scale to return milliGauss
 8001a1a:	4b06      	ldr	r3, [pc, #24]	; (8001a34 <MPU9250_getMres+0x2c>)
 8001a1c:	4a06      	ldr	r2, [pc, #24]	; (8001a38 <MPU9250_getMres+0x30>)
 8001a1e:	611a      	str	r2, [r3, #16]
		  break;
 8001a20:	e003      	b.n	8001a2a <MPU9250_getMres+0x22>
		  mpu9250.mRes = 10.0*4912.0/32760.0; // Proper scale to return milliGauss
 8001a22:	4b04      	ldr	r3, [pc, #16]	; (8001a34 <MPU9250_getMres+0x2c>)
 8001a24:	4a05      	ldr	r2, [pc, #20]	; (8001a3c <MPU9250_getMres+0x34>)
 8001a26:	611a      	str	r2, [r3, #16]
		  break;
 8001a28:	bf00      	nop
}
 8001a2a:	bf00      	nop
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr
 8001a34:	200004c0 	.word	0x200004c0
 8001a38:	40bfebff 	.word	0x40bfebff
 8001a3c:	3fbfebff 	.word	0x3fbfebff

08001a40 <MPU9250_getGres>:

void MPU9250_getGres() {
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  switch (mpu9250.Gscale)
 8001a44:	4b12      	ldr	r3, [pc, #72]	; (8001a90 <MPU9250_getGres+0x50>)
 8001a46:	795b      	ldrb	r3, [r3, #5]
 8001a48:	2b03      	cmp	r3, #3
 8001a4a:	d81b      	bhi.n	8001a84 <MPU9250_getGres+0x44>
 8001a4c:	a201      	add	r2, pc, #4	; (adr r2, 8001a54 <MPU9250_getGres+0x14>)
 8001a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a52:	bf00      	nop
 8001a54:	08001a65 	.word	0x08001a65
 8001a58:	08001a6d 	.word	0x08001a6d
 8001a5c:	08001a75 	.word	0x08001a75
 8001a60:	08001a7d 	.word	0x08001a7d
  {
    // Possible gyro scales (and their register bit settings) are:
    // 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    case MPU9250_GFS_250DPS:
    	  mpu9250.gRes = 250.0/32768.0;
 8001a64:	4b0a      	ldr	r3, [pc, #40]	; (8001a90 <MPU9250_getGres+0x50>)
 8001a66:	4a0b      	ldr	r2, [pc, #44]	; (8001a94 <MPU9250_getGres+0x54>)
 8001a68:	60da      	str	r2, [r3, #12]
          break;
 8001a6a:	e00b      	b.n	8001a84 <MPU9250_getGres+0x44>
    case MPU9250_GFS_500DPS:
    	  mpu9250.gRes = 500.0/32768.0;
 8001a6c:	4b08      	ldr	r3, [pc, #32]	; (8001a90 <MPU9250_getGres+0x50>)
 8001a6e:	4a0a      	ldr	r2, [pc, #40]	; (8001a98 <MPU9250_getGres+0x58>)
 8001a70:	60da      	str	r2, [r3, #12]
          break;
 8001a72:	e007      	b.n	8001a84 <MPU9250_getGres+0x44>
    case MPU9250_GFS_1000DPS:
    	  mpu9250.gRes = 1000.0/32768.0;
 8001a74:	4b06      	ldr	r3, [pc, #24]	; (8001a90 <MPU9250_getGres+0x50>)
 8001a76:	4a09      	ldr	r2, [pc, #36]	; (8001a9c <MPU9250_getGres+0x5c>)
 8001a78:	60da      	str	r2, [r3, #12]
          break;
 8001a7a:	e003      	b.n	8001a84 <MPU9250_getGres+0x44>
    case MPU9250_GFS_2000DPS:
    	  mpu9250.gRes = 2000.0/32768.0;
 8001a7c:	4b04      	ldr	r3, [pc, #16]	; (8001a90 <MPU9250_getGres+0x50>)
 8001a7e:	4a08      	ldr	r2, [pc, #32]	; (8001aa0 <MPU9250_getGres+0x60>)
 8001a80:	60da      	str	r2, [r3, #12]
          break;
 8001a82:	bf00      	nop
  }
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	200004c0 	.word	0x200004c0
 8001a94:	3bfa0000 	.word	0x3bfa0000
 8001a98:	3c7a0000 	.word	0x3c7a0000
 8001a9c:	3cfa0000 	.word	0x3cfa0000
 8001aa0:	3d7a0000 	.word	0x3d7a0000

08001aa4 <MPU9250_getAres>:


void MPU9250_getAres() {
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  switch (mpu9250.Ascale)
 8001aa8:	4b14      	ldr	r3, [pc, #80]	; (8001afc <MPU9250_getAres+0x58>)
 8001aaa:	791b      	ldrb	r3, [r3, #4]
 8001aac:	2b03      	cmp	r3, #3
 8001aae:	d81f      	bhi.n	8001af0 <MPU9250_getAres+0x4c>
 8001ab0:	a201      	add	r2, pc, #4	; (adr r2, 8001ab8 <MPU9250_getAres+0x14>)
 8001ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ab6:	bf00      	nop
 8001ab8:	08001ac9 	.word	0x08001ac9
 8001abc:	08001ad3 	.word	0x08001ad3
 8001ac0:	08001add 	.word	0x08001add
 8001ac4:	08001ae7 	.word	0x08001ae7
  {
    // Possible accelerometer scales (and their register bit settings) are:
    // 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    case MPU9250_AFS_2G:
    	  mpu9250.aRes = 2.0/32768.0;
 8001ac8:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <MPU9250_getAres+0x58>)
 8001aca:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8001ace:	609a      	str	r2, [r3, #8]
          break;
 8001ad0:	e00e      	b.n	8001af0 <MPU9250_getAres+0x4c>
    case MPU9250_AFS_4G:
    	  mpu9250.aRes = 4.0/32768.0;
 8001ad2:	4b0a      	ldr	r3, [pc, #40]	; (8001afc <MPU9250_getAres+0x58>)
 8001ad4:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001ad8:	609a      	str	r2, [r3, #8]
          break;
 8001ada:	e009      	b.n	8001af0 <MPU9250_getAres+0x4c>
    case MPU9250_AFS_8G:
    	  mpu9250.aRes = 8.0/32768.0;
 8001adc:	4b07      	ldr	r3, [pc, #28]	; (8001afc <MPU9250_getAres+0x58>)
 8001ade:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8001ae2:	609a      	str	r2, [r3, #8]
          break;
 8001ae4:	e004      	b.n	8001af0 <MPU9250_getAres+0x4c>
    case MPU9250_AFS_16G:
    	  mpu9250.aRes = 16.0/32768.0;
 8001ae6:	4b05      	ldr	r3, [pc, #20]	; (8001afc <MPU9250_getAres+0x58>)
 8001ae8:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8001aec:	609a      	str	r2, [r3, #8]
          break;
 8001aee:	bf00      	nop
  }
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	200004c0 	.word	0x200004c0

08001b00 <MPU9250_resetMPU9250>:
  mpu9250.tmpCount = (int16_t)(((int16_t)rawData[0]) << 8 | rawData[1]) ;  // Turn the MSB and LSB into a 16-bit value
  return mpu9250.tmpCount;
}


void MPU9250_resetMPU9250() {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
    // reset device
    MPU9250_writeByte(MPU9250_ADDRESS, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 8001b04:	2280      	movs	r2, #128	; 0x80
 8001b06:	216b      	movs	r1, #107	; 0x6b
 8001b08:	20d0      	movs	r0, #208	; 0xd0
 8001b0a:	f000 fb69 	bl	80021e0 <MPU9250_writeByte>
    HAL_Delay(10);
 8001b0e:	200a      	movs	r0, #10
 8001b10:	f008 f848 	bl	8009ba4 <HAL_Delay>
}
 8001b14:	bf00      	nop
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <MPU9250_initAK8963>:

void MPU9250_initAK8963()
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
	// First extract the factory calibration for each magnetometer axis
	uint8_t rawData[3];  // x/y/z gyro calibration data stored here
	MPU9250_writeByte(AK8963_ADDRESS, AK8963_CNTL, 0x00); // Power down magnetometer
 8001b1e:	2200      	movs	r2, #0
 8001b20:	210a      	movs	r1, #10
 8001b22:	2018      	movs	r0, #24
 8001b24:	f000 fb5c 	bl	80021e0 <MPU9250_writeByte>
	HAL_Delay(10);
 8001b28:	200a      	movs	r0, #10
 8001b2a:	f008 f83b 	bl	8009ba4 <HAL_Delay>
	MPU9250_writeByte(AK8963_ADDRESS, AK8963_CNTL, 0x0F); // Enter Fuse ROM access mode
 8001b2e:	220f      	movs	r2, #15
 8001b30:	210a      	movs	r1, #10
 8001b32:	2018      	movs	r0, #24
 8001b34:	f000 fb54 	bl	80021e0 <MPU9250_writeByte>
	HAL_Delay(10);
 8001b38:	200a      	movs	r0, #10
 8001b3a:	f008 f833 	bl	8009ba4 <HAL_Delay>
	MPU9250_readBytes(AK8963_ADDRESS, AK8963_ASAX, 3, &rawData[0]);  // Read the x-, y-, and z-axis calibration values
 8001b3e:	1d3b      	adds	r3, r7, #4
 8001b40:	2203      	movs	r2, #3
 8001b42:	2110      	movs	r1, #16
 8001b44:	2018      	movs	r0, #24
 8001b46:	f000 fb69 	bl	800221c <MPU9250_readBytes>

	// set axis to accel axis
	mpu9250.magCalibration[1] =  (float)(rawData[0] - 128)/256.0f + 1.0f;   // Return x-axis sensitivity adjustment values, etc.
 8001b4a:	793b      	ldrb	r3, [r7, #4]
 8001b4c:	3b80      	subs	r3, #128	; 0x80
 8001b4e:	ee07 3a90 	vmov	s15, r3
 8001b52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b56:	eddf 6a25 	vldr	s13, [pc, #148]	; 8001bec <MPU9250_initAK8963+0xd4>
 8001b5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b5e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001b62:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b66:	4b22      	ldr	r3, [pc, #136]	; (8001bf0 <MPU9250_initAK8963+0xd8>)
 8001b68:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	mpu9250.magCalibration[0] =  (float)(rawData[1] - 128)/256.0f + 1.0f;
 8001b6c:	797b      	ldrb	r3, [r7, #5]
 8001b6e:	3b80      	subs	r3, #128	; 0x80
 8001b70:	ee07 3a90 	vmov	s15, r3
 8001b74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b78:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8001bec <MPU9250_initAK8963+0xd4>
 8001b7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b80:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001b84:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b88:	4b19      	ldr	r3, [pc, #100]	; (8001bf0 <MPU9250_initAK8963+0xd8>)
 8001b8a:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	mpu9250.magCalibration[2] =  ((float)(rawData[2] - 128)/256.0f + 1.0f);
 8001b8e:	79bb      	ldrb	r3, [r7, #6]
 8001b90:	3b80      	subs	r3, #128	; 0x80
 8001b92:	ee07 3a90 	vmov	s15, r3
 8001b96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b9a:	eddf 6a14 	vldr	s13, [pc, #80]	; 8001bec <MPU9250_initAK8963+0xd4>
 8001b9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ba2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001ba6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001baa:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <MPU9250_initAK8963+0xd8>)
 8001bac:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	MPU9250_writeByte(AK8963_ADDRESS, AK8963_CNTL, 0x00); // Power down magnetometer
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	210a      	movs	r1, #10
 8001bb4:	2018      	movs	r0, #24
 8001bb6:	f000 fb13 	bl	80021e0 <MPU9250_writeByte>
	HAL_Delay(10);
 8001bba:	200a      	movs	r0, #10
 8001bbc:	f007 fff2 	bl	8009ba4 <HAL_Delay>
	// Configure the magnetometer for continuous read and highest resolution
	// set Mscale bit 4 to 1 (0) to enable 16 (14) bit resolution in CNTL register,
	// and enable continuous mode data acquisition Mmode (bits [3:0]), 0010 for 8 Hz and 0110 for 100 Hz sample rates
	MPU9250_writeByte(AK8963_ADDRESS, AK8963_CNTL, mpu9250.Mscale << 4 | mpu9250.Mmode); // Set magnetometer data resolution and sample ODR
 8001bc0:	4b0b      	ldr	r3, [pc, #44]	; (8001bf0 <MPU9250_initAK8963+0xd8>)
 8001bc2:	799b      	ldrb	r3, [r3, #6]
 8001bc4:	011b      	lsls	r3, r3, #4
 8001bc6:	b25a      	sxtb	r2, r3
 8001bc8:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <MPU9250_initAK8963+0xd8>)
 8001bca:	79db      	ldrb	r3, [r3, #7]
 8001bcc:	b25b      	sxtb	r3, r3
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	b25b      	sxtb	r3, r3
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	210a      	movs	r1, #10
 8001bd8:	2018      	movs	r0, #24
 8001bda:	f000 fb01 	bl	80021e0 <MPU9250_writeByte>
	HAL_Delay(10);
 8001bde:	200a      	movs	r0, #10
 8001be0:	f007 ffe0 	bl	8009ba4 <HAL_Delay>
}
 8001be4:	bf00      	nop
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	43800000 	.word	0x43800000
 8001bf0:	200004c0 	.word	0x200004c0

08001bf4 <MPU9250_initMPU9250>:


void MPU9250_initMPU9250()
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 // Initialize MPU9250 device
 // wake up device
  MPU9250_writeByte(MPU9250_ADDRESS, PWR_MGMT_1, 0x00); // Clear sleep mode bit (6), enable all sensors
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	216b      	movs	r1, #107	; 0x6b
 8001bfe:	20d0      	movs	r0, #208	; 0xd0
 8001c00:	f000 faee 	bl	80021e0 <MPU9250_writeByte>
  HAL_Delay(100); // Delay 100 ms for PLL to get established on x-axis gyro; should check for PLL ready interrupt
 8001c04:	2064      	movs	r0, #100	; 0x64
 8001c06:	f007 ffcd 	bl	8009ba4 <HAL_Delay>

 // get stable time source
  MPU9250_writeByte(MPU9250_ADDRESS, PWR_MGMT_1, 0x01);  // Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	216b      	movs	r1, #107	; 0x6b
 8001c0e:	20d0      	movs	r0, #208	; 0xd0
 8001c10:	f000 fae6 	bl	80021e0 <MPU9250_writeByte>

 // Configure Gyro and Accelerometer
 // Disable FSYNC and set accelerometer and gyro bandwidth to 44 and 42 Hz, respectively;
 // DLPF_CFG = bits 2:0 = 010; this sets the sample rate at 1 kHz for both
 // Maximum delay is 4.9 ms which is just over a 200 Hz maximum rate
  MPU9250_writeByte(MPU9250_ADDRESS, CONFIG, 0x03);
 8001c14:	2203      	movs	r2, #3
 8001c16:	211a      	movs	r1, #26
 8001c18:	20d0      	movs	r0, #208	; 0xd0
 8001c1a:	f000 fae1 	bl	80021e0 <MPU9250_writeByte>

 // Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
  MPU9250_writeByte(MPU9250_ADDRESS, SMPLRT_DIV, 0x04);  // Use a 200 Hz rate; the same rate set in CONFIG above
 8001c1e:	2204      	movs	r2, #4
 8001c20:	2119      	movs	r1, #25
 8001c22:	20d0      	movs	r0, #208	; 0xd0
 8001c24:	f000 fadc 	bl	80021e0 <MPU9250_writeByte>

 // Set gyroscope full scale range
 // Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
  uint8_t c = MPU9250_readByte(MPU9250_ADDRESS, GYRO_CONFIG); // get current GYRO_CONFIG register value
 8001c28:	211b      	movs	r1, #27
 8001c2a:	20d0      	movs	r0, #208	; 0xd0
 8001c2c:	f000 fb18 	bl	8002260 <MPU9250_readByte>
 8001c30:	4603      	mov	r3, r0
 8001c32:	71fb      	strb	r3, [r7, #7]
 // c = c & ~0xE0; // Clear self-test bits [7:5]
  c = c & ~0x02; // Clear Fchoice bits [1:0]
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	f023 0302 	bic.w	r3, r3, #2
 8001c3a:	71fb      	strb	r3, [r7, #7]
  c = c & ~0x18; // Clear AFS bits [4:3]
 8001c3c:	79fb      	ldrb	r3, [r7, #7]
 8001c3e:	f023 0318 	bic.w	r3, r3, #24
 8001c42:	71fb      	strb	r3, [r7, #7]
  c = c | mpu9250.Gscale << 3; // Set full scale range for the gyro
 8001c44:	4b24      	ldr	r3, [pc, #144]	; (8001cd8 <MPU9250_initMPU9250+0xe4>)
 8001c46:	795b      	ldrb	r3, [r3, #5]
 8001c48:	00db      	lsls	r3, r3, #3
 8001c4a:	b25a      	sxtb	r2, r3
 8001c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	b25b      	sxtb	r3, r3
 8001c54:	71fb      	strb	r3, [r7, #7]
 // c =| 0x00; // Set Fchoice for the gyro to 11 by writing i
  MPU9250_writeByte(MPU9250_ADDRESS, GYRO_CONFIG, c ); // Write new GYRO_CONFIG value to regts inverse to bits 1:0 of GYRO_CONFIGister
 8001c56:	79fb      	ldrb	r3, [r7, #7]
 8001c58:	461a      	mov	r2, r3
 8001c5a:	211b      	movs	r1, #27
 8001c5c:	20d0      	movs	r0, #208	; 0xd0
 8001c5e:	f000 fabf 	bl	80021e0 <MPU9250_writeByte>

 // Set accelerometer full-scale range configuration
  c = MPU9250_readByte(MPU9250_ADDRESS, ACCEL_CONFIG); // get current ACCEL_CONFIG register value
 8001c62:	211c      	movs	r1, #28
 8001c64:	20d0      	movs	r0, #208	; 0xd0
 8001c66:	f000 fafb 	bl	8002260 <MPU9250_readByte>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	71fb      	strb	r3, [r7, #7]
 // c = c & ~0xE0; // Clear self-test bits [7:5]
  c = c & ~0x18;  // Clear AFS bits [4:3]
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	f023 0318 	bic.w	r3, r3, #24
 8001c74:	71fb      	strb	r3, [r7, #7]
  c = c | mpu9250.Ascale << 3; // Set full scale range for the accelerometer
 8001c76:	4b18      	ldr	r3, [pc, #96]	; (8001cd8 <MPU9250_initMPU9250+0xe4>)
 8001c78:	791b      	ldrb	r3, [r3, #4]
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	b25a      	sxtb	r2, r3
 8001c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	b25b      	sxtb	r3, r3
 8001c86:	71fb      	strb	r3, [r7, #7]
  MPU9250_writeByte(MPU9250_ADDRESS, ACCEL_CONFIG, c); // Write new ACCEL_CONFIG register value
 8001c88:	79fb      	ldrb	r3, [r7, #7]
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	211c      	movs	r1, #28
 8001c8e:	20d0      	movs	r0, #208	; 0xd0
 8001c90:	f000 faa6 	bl	80021e0 <MPU9250_writeByte>

 // Set accelerometer sample rate configuration
 // It is possible to get a 4 kHz sample rate from the accelerometer by choosing 1 for
 // accel_fchoice_b bit [3]; in this case the bandwidth is 1.13 kHz
  c = MPU9250_readByte(MPU9250_ADDRESS, ACCEL_CONFIG2); // get current ACCEL_CONFIG2 register value
 8001c94:	211d      	movs	r1, #29
 8001c96:	20d0      	movs	r0, #208	; 0xd0
 8001c98:	f000 fae2 	bl	8002260 <MPU9250_readByte>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	71fb      	strb	r3, [r7, #7]
  c = c & ~0x0F; // Clear accel_fchoice_b (bit 3) and A_DLPFG (bits [2:0])
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	f023 030f 	bic.w	r3, r3, #15
 8001ca6:	71fb      	strb	r3, [r7, #7]
  c = c | 0x03;  // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	f043 0303 	orr.w	r3, r3, #3
 8001cae:	71fb      	strb	r3, [r7, #7]
  MPU9250_writeByte(MPU9250_ADDRESS, ACCEL_CONFIG2, c); // Write new ACCEL_CONFIG2 register value
 8001cb0:	79fb      	ldrb	r3, [r7, #7]
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	211d      	movs	r1, #29
 8001cb6:	20d0      	movs	r0, #208	; 0xd0
 8001cb8:	f000 fa92 	bl	80021e0 <MPU9250_writeByte>
 // but all these rates are further reduced by a factor of 5 to 200 Hz because of the SMPLRT_DIV setting

  // Configure Interrupts and Bypass Enable
  // Set interrupt pin active high, push-pull, and clear on read of INT_STATUS, enable I2C_BYPASS_EN so additional chips
  // can join the I2C bus and all can be controlled by the Arduino as master
  MPU9250_writeByte(MPU9250_ADDRESS, INT_PIN_CFG, 0x22);
 8001cbc:	2222      	movs	r2, #34	; 0x22
 8001cbe:	2137      	movs	r1, #55	; 0x37
 8001cc0:	20d0      	movs	r0, #208	; 0xd0
 8001cc2:	f000 fa8d 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, INT_ENABLE, 0x01);  // Enable data ready (bit 0) interrupt
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	2138      	movs	r1, #56	; 0x38
 8001cca:	20d0      	movs	r0, #208	; 0xd0
 8001ccc:	f000 fa88 	bl	80021e0 <MPU9250_writeByte>
}
 8001cd0:	bf00      	nop
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	200004c0 	.word	0x200004c0

08001cdc <MPU9250_calibrateMPU9250>:


// Function which accumulates gyro and accelerometer data after device initialization. It calculates the average
// of the at-rest readings and then loads the resulting offsets into accelerometer and gyro bias registers.
void MPU9250_calibrateMPU9250()
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b094      	sub	sp, #80	; 0x50
 8001ce0:	af00      	add	r7, sp, #0
  uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
  uint16_t ii, packet_count, fifo_count;
  int32_t gyro_bias[3] = {0, 0, 0}, accel_bias[3] = {0, 0, 0};
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	633b      	str	r3, [r7, #48]	; 0x30
 8001cea:	2300      	movs	r3, #0
 8001cec:	637b      	str	r3, [r7, #52]	; 0x34
 8001cee:	2300      	movs	r3, #0
 8001cf0:	623b      	str	r3, [r7, #32]
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	627b      	str	r3, [r7, #36]	; 0x24
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	62bb      	str	r3, [r7, #40]	; 0x28

// reset device, reset all registers, clear gyro and accelerometer bias registers
  MPU9250_writeByte(MPU9250_ADDRESS, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 8001cfa:	2280      	movs	r2, #128	; 0x80
 8001cfc:	216b      	movs	r1, #107	; 0x6b
 8001cfe:	20d0      	movs	r0, #208	; 0xd0
 8001d00:	f000 fa6e 	bl	80021e0 <MPU9250_writeByte>
  HAL_Delay(100);
 8001d04:	2064      	movs	r0, #100	; 0x64
 8001d06:	f007 ff4d 	bl	8009ba4 <HAL_Delay>

// get stable time source
// Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
  MPU9250_writeByte(MPU9250_ADDRESS, PWR_MGMT_1, 0x01);
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	216b      	movs	r1, #107	; 0x6b
 8001d0e:	20d0      	movs	r0, #208	; 0xd0
 8001d10:	f000 fa66 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, PWR_MGMT_2, 0x00);
 8001d14:	2200      	movs	r2, #0
 8001d16:	216c      	movs	r1, #108	; 0x6c
 8001d18:	20d0      	movs	r0, #208	; 0xd0
 8001d1a:	f000 fa61 	bl	80021e0 <MPU9250_writeByte>
  HAL_Delay(200);
 8001d1e:	20c8      	movs	r0, #200	; 0xc8
 8001d20:	f007 ff40 	bl	8009ba4 <HAL_Delay>

// Configure device for bias calculation
  MPU9250_writeByte(MPU9250_ADDRESS, INT_ENABLE, 0x00);   // Disable all interrupts
 8001d24:	2200      	movs	r2, #0
 8001d26:	2138      	movs	r1, #56	; 0x38
 8001d28:	20d0      	movs	r0, #208	; 0xd0
 8001d2a:	f000 fa59 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, FIFO_EN, 0x00);      // Disable FIFO
 8001d2e:	2200      	movs	r2, #0
 8001d30:	2123      	movs	r1, #35	; 0x23
 8001d32:	20d0      	movs	r0, #208	; 0xd0
 8001d34:	f000 fa54 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, PWR_MGMT_1, 0x00);   // Turn on internal clock source
 8001d38:	2200      	movs	r2, #0
 8001d3a:	216b      	movs	r1, #107	; 0x6b
 8001d3c:	20d0      	movs	r0, #208	; 0xd0
 8001d3e:	f000 fa4f 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, I2C_MST_CTRL, 0x00); // Disable I2C master
 8001d42:	2200      	movs	r2, #0
 8001d44:	2124      	movs	r1, #36	; 0x24
 8001d46:	20d0      	movs	r0, #208	; 0xd0
 8001d48:	f000 fa4a 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, USER_CTRL, 0x00);    // Disable FIFO and I2C master modes
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	216a      	movs	r1, #106	; 0x6a
 8001d50:	20d0      	movs	r0, #208	; 0xd0
 8001d52:	f000 fa45 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, USER_CTRL, 0x0C);    // Reset FIFO and DMP
 8001d56:	220c      	movs	r2, #12
 8001d58:	216a      	movs	r1, #106	; 0x6a
 8001d5a:	20d0      	movs	r0, #208	; 0xd0
 8001d5c:	f000 fa40 	bl	80021e0 <MPU9250_writeByte>
  HAL_Delay(15);
 8001d60:	200f      	movs	r0, #15
 8001d62:	f007 ff1f 	bl	8009ba4 <HAL_Delay>

// Configure MPU9250 gyro and accelerometer for bias calculation
  MPU9250_writeByte(MPU9250_ADDRESS, CONFIG, 0x01);      // Set low-pass filter to 188 Hz
 8001d66:	2201      	movs	r2, #1
 8001d68:	211a      	movs	r1, #26
 8001d6a:	20d0      	movs	r0, #208	; 0xd0
 8001d6c:	f000 fa38 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, SMPLRT_DIV, 0x00);  // Set sample rate to 1 kHz
 8001d70:	2200      	movs	r2, #0
 8001d72:	2119      	movs	r1, #25
 8001d74:	20d0      	movs	r0, #208	; 0xd0
 8001d76:	f000 fa33 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, GYRO_CONFIG, 0x00);  // Set gyro full-scale to 250 degrees per second, maximum sensitivity
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	211b      	movs	r1, #27
 8001d7e:	20d0      	movs	r0, #208	; 0xd0
 8001d80:	f000 fa2e 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, ACCEL_CONFIG, 0x00); // Set accelerometer full-scale to 2 g, maximum sensitivity
 8001d84:	2200      	movs	r2, #0
 8001d86:	211c      	movs	r1, #28
 8001d88:	20d0      	movs	r0, #208	; 0xd0
 8001d8a:	f000 fa29 	bl	80021e0 <MPU9250_writeByte>

// Configure FIFO to capture accelerometer and gyro data for bias calculation
  MPU9250_writeByte(MPU9250_ADDRESS, USER_CTRL, 0x40);   // Enable FIFO
 8001d8e:	2240      	movs	r2, #64	; 0x40
 8001d90:	216a      	movs	r1, #106	; 0x6a
 8001d92:	20d0      	movs	r0, #208	; 0xd0
 8001d94:	f000 fa24 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, FIFO_EN, 0x78);     // Enable gyro and accelerometer sensors for FIFO (max size 512 bytes in MPU-9250)
 8001d98:	2278      	movs	r2, #120	; 0x78
 8001d9a:	2123      	movs	r1, #35	; 0x23
 8001d9c:	20d0      	movs	r0, #208	; 0xd0
 8001d9e:	f000 fa1f 	bl	80021e0 <MPU9250_writeByte>
  HAL_Delay(40); // accumulate 40 samples in 80 milliseconds = 480 bytes
 8001da2:	2028      	movs	r0, #40	; 0x28
 8001da4:	f007 fefe 	bl	8009ba4 <HAL_Delay>

// At end of sample accumulation, turn off FIFO sensor read
  MPU9250_writeByte(MPU9250_ADDRESS, FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
 8001da8:	2200      	movs	r2, #0
 8001daa:	2123      	movs	r1, #35	; 0x23
 8001dac:	20d0      	movs	r0, #208	; 0xd0
 8001dae:	f000 fa17 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_readBytes(MPU9250_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
 8001db2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001db6:	2202      	movs	r2, #2
 8001db8:	2172      	movs	r1, #114	; 0x72
 8001dba:	20d0      	movs	r0, #208	; 0xd0
 8001dbc:	f000 fa2e 	bl	800221c <MPU9250_readBytes>
  fifo_count = ((uint16_t)data[0] << 8) | data[1];
 8001dc0:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001dc4:	021b      	lsls	r3, r3, #8
 8001dc6:	b21a      	sxth	r2, r3
 8001dc8:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001dcc:	b21b      	sxth	r3, r3
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	b21b      	sxth	r3, r3
 8001dd2:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
  packet_count = fifo_count/12;// How many sets of full gyro and accelerometer data for averaging
 8001dd6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001dda:	4ab3      	ldr	r2, [pc, #716]	; (80020a8 <MPU9250_calibrateMPU9250+0x3cc>)
 8001ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8001de0:	08db      	lsrs	r3, r3, #3
 8001de2:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

  for (ii = 0; ii < packet_count; ii++) {
 8001de6:	2300      	movs	r3, #0
 8001de8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8001dec:	e071      	b.n	8001ed2 <MPU9250_calibrateMPU9250+0x1f6>
    int16_t accel_temp[3] = {0, 0, 0}, gyro_temp[3] = {0, 0, 0};
 8001dee:	2300      	movs	r3, #0
 8001df0:	813b      	strh	r3, [r7, #8]
 8001df2:	2300      	movs	r3, #0
 8001df4:	817b      	strh	r3, [r7, #10]
 8001df6:	2300      	movs	r3, #0
 8001df8:	81bb      	strh	r3, [r7, #12]
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	803b      	strh	r3, [r7, #0]
 8001dfe:	2300      	movs	r3, #0
 8001e00:	807b      	strh	r3, [r7, #2]
 8001e02:	2300      	movs	r3, #0
 8001e04:	80bb      	strh	r3, [r7, #4]
    MPU9250_readBytes(MPU9250_ADDRESS, FIFO_R_W, 12, &data[0]); // read data for averaging
 8001e06:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001e0a:	220c      	movs	r2, #12
 8001e0c:	2174      	movs	r1, #116	; 0x74
 8001e0e:	20d0      	movs	r0, #208	; 0xd0
 8001e10:	f000 fa04 	bl	800221c <MPU9250_readBytes>
    accel_temp[0] = (int16_t) (((int16_t)data[0] << 8) | data[1]  ) ;  // Form signed 16-bit integer for each sample in FIFO
 8001e14:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001e18:	021b      	lsls	r3, r3, #8
 8001e1a:	b21a      	sxth	r2, r3
 8001e1c:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001e20:	b21b      	sxth	r3, r3
 8001e22:	4313      	orrs	r3, r2
 8001e24:	b21b      	sxth	r3, r3
 8001e26:	813b      	strh	r3, [r7, #8]
    accel_temp[1] = (int16_t) (((int16_t)data[2] << 8) | data[3]  ) ;
 8001e28:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001e2c:	021b      	lsls	r3, r3, #8
 8001e2e:	b21a      	sxth	r2, r3
 8001e30:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001e34:	b21b      	sxth	r3, r3
 8001e36:	4313      	orrs	r3, r2
 8001e38:	b21b      	sxth	r3, r3
 8001e3a:	817b      	strh	r3, [r7, #10]
    accel_temp[2] = (int16_t) (((int16_t)data[4] << 8) | data[5]  ) ;
 8001e3c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001e40:	021b      	lsls	r3, r3, #8
 8001e42:	b21a      	sxth	r2, r3
 8001e44:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001e48:	b21b      	sxth	r3, r3
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	b21b      	sxth	r3, r3
 8001e4e:	81bb      	strh	r3, [r7, #12]
    gyro_temp[0]  = (int16_t) (((int16_t)data[6] << 8) | data[7]  ) ;
 8001e50:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001e54:	021b      	lsls	r3, r3, #8
 8001e56:	b21a      	sxth	r2, r3
 8001e58:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001e5c:	b21b      	sxth	r3, r3
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	b21b      	sxth	r3, r3
 8001e62:	803b      	strh	r3, [r7, #0]
    gyro_temp[1]  = (int16_t) (((int16_t)data[8] << 8) | data[9]  ) ;
 8001e64:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001e68:	021b      	lsls	r3, r3, #8
 8001e6a:	b21a      	sxth	r2, r3
 8001e6c:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001e70:	b21b      	sxth	r3, r3
 8001e72:	4313      	orrs	r3, r2
 8001e74:	b21b      	sxth	r3, r3
 8001e76:	807b      	strh	r3, [r7, #2]
    gyro_temp[2]  = (int16_t) (((int16_t)data[10] << 8) | data[11]) ;
 8001e78:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001e7c:	021b      	lsls	r3, r3, #8
 8001e7e:	b21a      	sxth	r2, r3
 8001e80:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001e84:	b21b      	sxth	r3, r3
 8001e86:	4313      	orrs	r3, r2
 8001e88:	b21b      	sxth	r3, r3
 8001e8a:	80bb      	strh	r3, [r7, #4]

    accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 8001e8c:	6a3b      	ldr	r3, [r7, #32]
 8001e8e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001e92:	4413      	add	r3, r2
 8001e94:	623b      	str	r3, [r7, #32]
    accel_bias[1] += (int32_t) accel_temp[1];
 8001e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e98:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	627b      	str	r3, [r7, #36]	; 0x24
    accel_bias[2] += (int32_t) accel_temp[2];
 8001ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ea2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	62bb      	str	r3, [r7, #40]	; 0x28
    gyro_bias[0]  += (int32_t) gyro_temp[0];
 8001eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eac:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    gyro_bias[1]  += (int32_t) gyro_temp[1];
 8001eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eb6:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001eba:	4413      	add	r3, r2
 8001ebc:	633b      	str	r3, [r7, #48]	; 0x30
    gyro_bias[2]  += (int32_t) gyro_temp[2];
 8001ebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ec0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001ec4:	4413      	add	r3, r2
 8001ec6:	637b      	str	r3, [r7, #52]	; 0x34
  for (ii = 0; ii < packet_count; ii++) {
 8001ec8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001ecc:	3301      	adds	r3, #1
 8001ece:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8001ed2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8001ed6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d387      	bcc.n	8001dee <MPU9250_calibrateMPU9250+0x112>

  }
    accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 8001ede:	6a3a      	ldr	r2, [r7, #32]
 8001ee0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001ee4:	fb92 f3f3 	sdiv	r3, r2, r3
 8001ee8:	623b      	str	r3, [r7, #32]
    accel_bias[1] /= (int32_t) packet_count;
 8001eea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001eec:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001ef0:	fb92 f3f3 	sdiv	r3, r2, r3
 8001ef4:	627b      	str	r3, [r7, #36]	; 0x24
    accel_bias[2] /= (int32_t) packet_count;
 8001ef6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ef8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001efc:	fb92 f3f3 	sdiv	r3, r2, r3
 8001f00:	62bb      	str	r3, [r7, #40]	; 0x28
    gyro_bias[0]  /= (int32_t) packet_count;
 8001f02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f04:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001f08:	fb92 f3f3 	sdiv	r3, r2, r3
 8001f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    gyro_bias[1]  /= (int32_t) packet_count;
 8001f0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f10:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001f14:	fb92 f3f3 	sdiv	r3, r2, r3
 8001f18:	633b      	str	r3, [r7, #48]	; 0x30
    gyro_bias[2]  /= (int32_t) packet_count;
 8001f1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f1c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001f20:	fb92 f3f3 	sdiv	r3, r2, r3
 8001f24:	637b      	str	r3, [r7, #52]	; 0x34

    uint16_t accelsensitivity = (uint16_t)(1/mpu9250.aRes);
 8001f26:	4b61      	ldr	r3, [pc, #388]	; (80020ac <MPU9250_calibrateMPU9250+0x3d0>)
 8001f28:	ed93 7a02 	vldr	s14, [r3, #8]
 8001f2c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001f30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f38:	ee17 3a90 	vmov	r3, s15
 8001f3c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
//    uint16_t gyrosensitivity = (uint16_t)(1/mpu9250.gRes);
//    printf("%u, %u", accelsensitivity, gyrosensitivity);

  if(accel_bias[2] > 0L) {accel_bias[2] -= (int32_t) accelsensitivity;}  // Remove gravity from the z-axis accelerometer bias calculation
 8001f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	dd05      	ble.n	8001f52 <MPU9250_calibrateMPU9250+0x276>
 8001f46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f48:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f50:	e004      	b.n	8001f5c <MPU9250_calibrateMPU9250+0x280>
  else {accel_bias[2] += (int32_t) accelsensitivity;}
 8001f52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f54:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001f58:	4413      	add	r3, r2
 8001f5a:	62bb      	str	r3, [r7, #40]	; 0x28

// Construct the gyro biases for push to the hardware gyro bias registers, which are reset to zero upon device startup
  data[0] = (-gyro_bias[0]/4  >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 8001f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f5e:	425b      	negs	r3, r3
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	da00      	bge.n	8001f66 <MPU9250_calibrateMPU9250+0x28a>
 8001f64:	3303      	adds	r3, #3
 8001f66:	109b      	asrs	r3, r3, #2
 8001f68:	121b      	asrs	r3, r3, #8
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  data[1] = (-gyro_bias[0]/4)       & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
 8001f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f72:	425b      	negs	r3, r3
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	da00      	bge.n	8001f7a <MPU9250_calibrateMPU9250+0x29e>
 8001f78:	3303      	adds	r3, #3
 8001f7a:	109b      	asrs	r3, r3, #2
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  data[2] = (-gyro_bias[1]/4  >> 8) & 0xFF;
 8001f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f84:	425b      	negs	r3, r3
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	da00      	bge.n	8001f8c <MPU9250_calibrateMPU9250+0x2b0>
 8001f8a:	3303      	adds	r3, #3
 8001f8c:	109b      	asrs	r3, r3, #2
 8001f8e:	121b      	asrs	r3, r3, #8
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  data[3] = (-gyro_bias[1]/4)       & 0xFF;
 8001f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f98:	425b      	negs	r3, r3
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	da00      	bge.n	8001fa0 <MPU9250_calibrateMPU9250+0x2c4>
 8001f9e:	3303      	adds	r3, #3
 8001fa0:	109b      	asrs	r3, r3, #2
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  data[4] = (-gyro_bias[2]/4  >> 8) & 0xFF;
 8001fa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001faa:	425b      	negs	r3, r3
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	da00      	bge.n	8001fb2 <MPU9250_calibrateMPU9250+0x2d6>
 8001fb0:	3303      	adds	r3, #3
 8001fb2:	109b      	asrs	r3, r3, #2
 8001fb4:	121b      	asrs	r3, r3, #8
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  data[5] = (-gyro_bias[2]/4)       & 0xFF;
 8001fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fbe:	425b      	negs	r3, r3
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	da00      	bge.n	8001fc6 <MPU9250_calibrateMPU9250+0x2ea>
 8001fc4:	3303      	adds	r3, #3
 8001fc6:	109b      	asrs	r3, r3, #2
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

/// Push gyro biases to hardware registers
  MPU9250_writeByte(MPU9250_ADDRESS, XG_OFFSET_H, data[0]);
 8001fce:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	2113      	movs	r1, #19
 8001fd6:	20d0      	movs	r0, #208	; 0xd0
 8001fd8:	f000 f902 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, XG_OFFSET_L, data[1]);
 8001fdc:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	2114      	movs	r1, #20
 8001fe4:	20d0      	movs	r0, #208	; 0xd0
 8001fe6:	f000 f8fb 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, YG_OFFSET_H, data[2]);
 8001fea:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001fee:	461a      	mov	r2, r3
 8001ff0:	2115      	movs	r1, #21
 8001ff2:	20d0      	movs	r0, #208	; 0xd0
 8001ff4:	f000 f8f4 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, YG_OFFSET_L, data[3]);
 8001ff8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	2116      	movs	r1, #22
 8002000:	20d0      	movs	r0, #208	; 0xd0
 8002002:	f000 f8ed 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, ZG_OFFSET_H, data[4]);
 8002006:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800200a:	461a      	mov	r2, r3
 800200c:	2117      	movs	r1, #23
 800200e:	20d0      	movs	r0, #208	; 0xd0
 8002010:	f000 f8e6 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, ZG_OFFSET_L, data[5]);
 8002014:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8002018:	461a      	mov	r2, r3
 800201a:	2118      	movs	r1, #24
 800201c:	20d0      	movs	r0, #208	; 0xd0
 800201e:	f000 f8df 	bl	80021e0 <MPU9250_writeByte>
// factory trim values which must be added to the calculated accelerometer biases; on boot up these registers will hold
// non-zero values. In addition, bit 0 of the lower byte must be preserved since it is used for temperature
// compensation calculations. Accelerometer bias registers expect bias input as 2048 LSB per g, so that
// the accelerometer biases calculated above must be divided by 8.

  int32_t accel_bias_reg[3] = {0, 0, 0}; // A place to hold the factory accelerometer trim biases
 8002022:	2300      	movs	r3, #0
 8002024:	617b      	str	r3, [r7, #20]
 8002026:	2300      	movs	r3, #0
 8002028:	61bb      	str	r3, [r7, #24]
 800202a:	2300      	movs	r3, #0
 800202c:	61fb      	str	r3, [r7, #28]
  MPU9250_readBytes(MPU9250_ADDRESS, XA_OFFSET_H, 2, &data[0]); // Read factory accelerometer trim values
 800202e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002032:	2202      	movs	r2, #2
 8002034:	2177      	movs	r1, #119	; 0x77
 8002036:	20d0      	movs	r0, #208	; 0xd0
 8002038:	f000 f8f0 	bl	800221c <MPU9250_readBytes>
  accel_bias_reg[0] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 800203c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002040:	021b      	lsls	r3, r3, #8
 8002042:	b21b      	sxth	r3, r3
 8002044:	461a      	mov	r2, r3
 8002046:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800204a:	4313      	orrs	r3, r2
 800204c:	617b      	str	r3, [r7, #20]
  MPU9250_readBytes(MPU9250_ADDRESS, YA_OFFSET_H, 2, &data[0]);
 800204e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002052:	2202      	movs	r2, #2
 8002054:	217a      	movs	r1, #122	; 0x7a
 8002056:	20d0      	movs	r0, #208	; 0xd0
 8002058:	f000 f8e0 	bl	800221c <MPU9250_readBytes>
  accel_bias_reg[1] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 800205c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002060:	021b      	lsls	r3, r3, #8
 8002062:	b21b      	sxth	r3, r3
 8002064:	461a      	mov	r2, r3
 8002066:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800206a:	4313      	orrs	r3, r2
 800206c:	61bb      	str	r3, [r7, #24]
  MPU9250_readBytes(MPU9250_ADDRESS, ZA_OFFSET_H, 2, &data[0]);
 800206e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002072:	2202      	movs	r2, #2
 8002074:	217d      	movs	r1, #125	; 0x7d
 8002076:	20d0      	movs	r0, #208	; 0xd0
 8002078:	f000 f8d0 	bl	800221c <MPU9250_readBytes>
  accel_bias_reg[2] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 800207c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002080:	021b      	lsls	r3, r3, #8
 8002082:	b21b      	sxth	r3, r3
 8002084:	461a      	mov	r2, r3
 8002086:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800208a:	4313      	orrs	r3, r2
 800208c:	61fb      	str	r3, [r7, #28]

  uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
 800208e:	2301      	movs	r3, #1
 8002090:	647b      	str	r3, [r7, #68]	; 0x44
  uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias axis
 8002092:	2300      	movs	r3, #0
 8002094:	743b      	strb	r3, [r7, #16]
 8002096:	2300      	movs	r3, #0
 8002098:	747b      	strb	r3, [r7, #17]
 800209a:	2300      	movs	r3, #0
 800209c:	74bb      	strb	r3, [r7, #18]

  for(ii = 0; ii < 3; ii++) {
 800209e:	2300      	movs	r3, #0
 80020a0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80020a4:	e01e      	b.n	80020e4 <MPU9250_calibrateMPU9250+0x408>
 80020a6:	bf00      	nop
 80020a8:	aaaaaaab 	.word	0xaaaaaaab
 80020ac:	200004c0 	.word	0x200004c0
    if(accel_bias_reg[ii] & mask) mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
 80020b0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80020ba:	4413      	add	r3, r2
 80020bc:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80020c0:	461a      	mov	r2, r3
 80020c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020c4:	4013      	ands	r3, r2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d007      	beq.n	80020da <MPU9250_calibrateMPU9250+0x3fe>
 80020ca:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80020ce:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80020d2:	4413      	add	r3, r2
 80020d4:	2201      	movs	r2, #1
 80020d6:	f803 2c40 	strb.w	r2, [r3, #-64]
  for(ii = 0; ii < 3; ii++) {
 80020da:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80020de:	3301      	adds	r3, #1
 80020e0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80020e4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d9e1      	bls.n	80020b0 <MPU9250_calibrateMPU9250+0x3d4>
  }

  // Construct total accelerometer bias, including calculated average accelerometer bias from above
  accel_bias_reg[0] -= (accel_bias[0]/8); // Subtract calculated averaged accelerometer bias scaled to 2048 LSB/g (16 g full scale)
 80020ec:	697a      	ldr	r2, [r7, #20]
 80020ee:	6a3b      	ldr	r3, [r7, #32]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	da00      	bge.n	80020f6 <MPU9250_calibrateMPU9250+0x41a>
 80020f4:	3307      	adds	r3, #7
 80020f6:	10db      	asrs	r3, r3, #3
 80020f8:	425b      	negs	r3, r3
 80020fa:	4413      	add	r3, r2
 80020fc:	617b      	str	r3, [r7, #20]
  accel_bias_reg[1] -= (accel_bias[1]/8);
 80020fe:	69ba      	ldr	r2, [r7, #24]
 8002100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002102:	2b00      	cmp	r3, #0
 8002104:	da00      	bge.n	8002108 <MPU9250_calibrateMPU9250+0x42c>
 8002106:	3307      	adds	r3, #7
 8002108:	10db      	asrs	r3, r3, #3
 800210a:	425b      	negs	r3, r3
 800210c:	4413      	add	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
  accel_bias_reg[2] -= (accel_bias[2]/8);
 8002110:	69fa      	ldr	r2, [r7, #28]
 8002112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002114:	2b00      	cmp	r3, #0
 8002116:	da00      	bge.n	800211a <MPU9250_calibrateMPU9250+0x43e>
 8002118:	3307      	adds	r3, #7
 800211a:	10db      	asrs	r3, r3, #3
 800211c:	425b      	negs	r3, r3
 800211e:	4413      	add	r3, r2
 8002120:	61fb      	str	r3, [r7, #28]

  data[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	121b      	asrs	r3, r3, #8
 8002126:	b2db      	uxtb	r3, r3
 8002128:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  data[1] = (accel_bias_reg[0])      & 0xFF;
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	b2db      	uxtb	r3, r3
 8002130:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  data[1] = data[1] | mask_bit[0]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8002134:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 8002138:	7c3b      	ldrb	r3, [r7, #16]
 800213a:	4313      	orrs	r3, r2
 800213c:	b2db      	uxtb	r3, r3
 800213e:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  data[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	121b      	asrs	r3, r3, #8
 8002146:	b2db      	uxtb	r3, r3
 8002148:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  data[3] = (accel_bias_reg[1])      & 0xFF;
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	b2db      	uxtb	r3, r3
 8002150:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  data[3] = data[3] | mask_bit[1]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8002154:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8002158:	7c7b      	ldrb	r3, [r7, #17]
 800215a:	4313      	orrs	r3, r2
 800215c:	b2db      	uxtb	r3, r3
 800215e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  data[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	121b      	asrs	r3, r3, #8
 8002166:	b2db      	uxtb	r3, r3
 8002168:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  data[5] = (accel_bias_reg[2])      & 0xFF;
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	b2db      	uxtb	r3, r3
 8002170:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  data[5] = data[5] | mask_bit[2]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8002174:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002178:	7cbb      	ldrb	r3, [r7, #18]
 800217a:	4313      	orrs	r3, r2
 800217c:	b2db      	uxtb	r3, r3
 800217e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

// Apparently this is not working for the acceleration biases in the MPU-9250
// Are we handling the temperature correction bit properly?
// Push accelerometer biases to hardware registers
  MPU9250_writeByte(MPU9250_ADDRESS, XA_OFFSET_H, data[0]);
 8002182:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002186:	461a      	mov	r2, r3
 8002188:	2177      	movs	r1, #119	; 0x77
 800218a:	20d0      	movs	r0, #208	; 0xd0
 800218c:	f000 f828 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, XA_OFFSET_L, data[1]);
 8002190:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8002194:	461a      	mov	r2, r3
 8002196:	2178      	movs	r1, #120	; 0x78
 8002198:	20d0      	movs	r0, #208	; 0xd0
 800219a:	f000 f821 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, YA_OFFSET_H, data[2]);
 800219e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80021a2:	461a      	mov	r2, r3
 80021a4:	217a      	movs	r1, #122	; 0x7a
 80021a6:	20d0      	movs	r0, #208	; 0xd0
 80021a8:	f000 f81a 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, YA_OFFSET_L, data[3]);
 80021ac:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80021b0:	461a      	mov	r2, r3
 80021b2:	217b      	movs	r1, #123	; 0x7b
 80021b4:	20d0      	movs	r0, #208	; 0xd0
 80021b6:	f000 f813 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, ZA_OFFSET_H, data[4]);
 80021ba:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80021be:	461a      	mov	r2, r3
 80021c0:	217d      	movs	r1, #125	; 0x7d
 80021c2:	20d0      	movs	r0, #208	; 0xd0
 80021c4:	f000 f80c 	bl	80021e0 <MPU9250_writeByte>
  MPU9250_writeByte(MPU9250_ADDRESS, ZA_OFFSET_L, data[5]);
 80021c8:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80021cc:	461a      	mov	r2, r3
 80021ce:	217e      	movs	r1, #126	; 0x7e
 80021d0:	20d0      	movs	r0, #208	; 0xd0
 80021d2:	f000 f805 	bl	80021e0 <MPU9250_writeByte>

// Output scaled accelerometer biases for manual subtraction in the main program
//    MPU9250_accelBias[0] = (float)accel_bias[0]/(float)accelsensitivity;
//    MPU9250_accelBias[1] = (float)accel_bias[1]/(float)accelsensitivity;
//    MPU9250_accelBias[2] = (float)accel_bias[2]/(float)accelsensitivity;
}
 80021d6:	bf00      	nop
 80021d8:	3750      	adds	r7, #80	; 0x50
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop

080021e0 <MPU9250_writeByte>:
     destination[i+3] = 100.0*((float)(gSTAvg[i] - gAvg[i]))/factoryTrim[i+3] - 100.; // Report percent differences
   }
}

void MPU9250_writeByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b086      	sub	sp, #24
 80021e4:	af04      	add	r7, sp, #16
 80021e6:	4603      	mov	r3, r0
 80021e8:	71fb      	strb	r3, [r7, #7]
 80021ea:	460b      	mov	r3, r1
 80021ec:	71bb      	strb	r3, [r7, #6]
 80021ee:	4613      	mov	r3, r2
 80021f0:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(mpu9250.hi2c, address, subAddress, 1, &data, 1, MPU9250_DEFAULT_TIMEOUT);
 80021f2:	4b09      	ldr	r3, [pc, #36]	; (8002218 <MPU9250_writeByte+0x38>)
 80021f4:	6818      	ldr	r0, [r3, #0]
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	b299      	uxth	r1, r3
 80021fa:	79bb      	ldrb	r3, [r7, #6]
 80021fc:	b29a      	uxth	r2, r3
 80021fe:	2364      	movs	r3, #100	; 0x64
 8002200:	9302      	str	r3, [sp, #8]
 8002202:	2301      	movs	r3, #1
 8002204:	9301      	str	r3, [sp, #4]
 8002206:	1d7b      	adds	r3, r7, #5
 8002208:	9300      	str	r3, [sp, #0]
 800220a:	2301      	movs	r3, #1
 800220c:	f008 fc8c 	bl	800ab28 <HAL_I2C_Mem_Write>
}
 8002210:	bf00      	nop
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	200004c0 	.word	0x200004c0

0800221c <MPU9250_readBytes>:

void MPU9250_readBytes(uint8_t address, uint8_t subAddress, uint8_t count, uint8_t * dest)
{
 800221c:	b590      	push	{r4, r7, lr}
 800221e:	b087      	sub	sp, #28
 8002220:	af04      	add	r7, sp, #16
 8002222:	603b      	str	r3, [r7, #0]
 8002224:	4603      	mov	r3, r0
 8002226:	71fb      	strb	r3, [r7, #7]
 8002228:	460b      	mov	r3, r1
 800222a:	71bb      	strb	r3, [r7, #6]
 800222c:	4613      	mov	r3, r2
 800222e:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Read(mpu9250.hi2c, address, subAddress, 1, (uint8_t*)dest, count, MPU9250_DEFAULT_TIMEOUT);
 8002230:	4b0a      	ldr	r3, [pc, #40]	; (800225c <MPU9250_readBytes+0x40>)
 8002232:	6818      	ldr	r0, [r3, #0]
 8002234:	79fb      	ldrb	r3, [r7, #7]
 8002236:	b299      	uxth	r1, r3
 8002238:	79bb      	ldrb	r3, [r7, #6]
 800223a:	b29c      	uxth	r4, r3
 800223c:	797b      	ldrb	r3, [r7, #5]
 800223e:	b29b      	uxth	r3, r3
 8002240:	2264      	movs	r2, #100	; 0x64
 8002242:	9202      	str	r2, [sp, #8]
 8002244:	9301      	str	r3, [sp, #4]
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	2301      	movs	r3, #1
 800224c:	4622      	mov	r2, r4
 800224e:	f008 fd65 	bl	800ad1c <HAL_I2C_Mem_Read>
}
 8002252:	bf00      	nop
 8002254:	370c      	adds	r7, #12
 8002256:	46bd      	mov	sp, r7
 8002258:	bd90      	pop	{r4, r7, pc}
 800225a:	bf00      	nop
 800225c:	200004c0 	.word	0x200004c0

08002260 <MPU9250_readByte>:

char MPU9250_readByte(uint8_t address, uint8_t subAddress)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	460a      	mov	r2, r1
 800226a:	71fb      	strb	r3, [r7, #7]
 800226c:	4613      	mov	r3, r2
 800226e:	71bb      	strb	r3, [r7, #6]
	char data; // `data` will store the register data
	MPU9250_readBytes(address, subAddress, 1, (uint8_t*)&data);
 8002270:	f107 030f 	add.w	r3, r7, #15
 8002274:	79b9      	ldrb	r1, [r7, #6]
 8002276:	79f8      	ldrb	r0, [r7, #7]
 8002278:	2201      	movs	r2, #1
 800227a:	f7ff ffcf 	bl	800221c <MPU9250_readBytes>
	return data;
 800227e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002280:	4618      	mov	r0, r3
 8002282:	3710      	adds	r7, #16
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <BME280_init>:
#include "bme280.h"
#include "math.h"

BME280_t bme280 = {0,};

void BME280_init(I2C_HandleTypeDef *hi2c, uint8_t Posr, uint8_t Hosr, uint8_t Tosr, uint8_t Mode, uint8_t IIRFilter, uint8_t SBy){
 8002288:	b580      	push	{r7, lr}
 800228a:	b08a      	sub	sp, #40	; 0x28
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	4608      	mov	r0, r1
 8002292:	4611      	mov	r1, r2
 8002294:	461a      	mov	r2, r3
 8002296:	4603      	mov	r3, r0
 8002298:	70fb      	strb	r3, [r7, #3]
 800229a:	460b      	mov	r3, r1
 800229c:	70bb      	strb	r3, [r7, #2]
 800229e:	4613      	mov	r3, r2
 80022a0:	707b      	strb	r3, [r7, #1]
	bme280.hi2c = hi2c;
 80022a2:	4a6f      	ldr	r2, [pc, #444]	; (8002460 <BME280_init+0x1d8>)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6013      	str	r3, [r2, #0]
	BME280_reset();
 80022a8:	f000 f95a 	bl	8002560 <BME280_reset>
	// Configure the BME280
	// Set H oversampling rate
	BME280_writeByte(BME280_ADDRESS, BME280_CTRL_HUM, 0x07 & Hosr);
 80022ac:	78bb      	ldrb	r3, [r7, #2]
 80022ae:	f003 0307 	and.w	r3, r3, #7
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	461a      	mov	r2, r3
 80022b6:	21f2      	movs	r1, #242	; 0xf2
 80022b8:	20ec      	movs	r0, #236	; 0xec
 80022ba:	f000 fb45 	bl	8002948 <BME280_writeByte>
	// Set T and P oversampling rates and sensor mode
	BME280_writeByte(BME280_ADDRESS, BME280_CTRL_MEAS, Tosr << 5 | Posr << 2 | Mode);
 80022be:	787b      	ldrb	r3, [r7, #1]
 80022c0:	015b      	lsls	r3, r3, #5
 80022c2:	b25a      	sxtb	r2, r3
 80022c4:	78fb      	ldrb	r3, [r7, #3]
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	b25b      	sxtb	r3, r3
 80022ca:	4313      	orrs	r3, r2
 80022cc:	b25a      	sxtb	r2, r3
 80022ce:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 80022d2:	4313      	orrs	r3, r2
 80022d4:	b25b      	sxtb	r3, r3
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	461a      	mov	r2, r3
 80022da:	21f4      	movs	r1, #244	; 0xf4
 80022dc:	20ec      	movs	r0, #236	; 0xec
 80022de:	f000 fb33 	bl	8002948 <BME280_writeByte>
	// Set standby time interval in normal mode and bandwidth
	BME280_writeByte(BME280_ADDRESS, BME280_CONFIG, SBy << 5 | IIRFilter << 2);
 80022e2:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80022e6:	015b      	lsls	r3, r3, #5
 80022e8:	b25a      	sxtb	r2, r3
 80022ea:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	b25b      	sxtb	r3, r3
 80022f2:	4313      	orrs	r3, r2
 80022f4:	b25b      	sxtb	r3, r3
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	461a      	mov	r2, r3
 80022fa:	21f5      	movs	r1, #245	; 0xf5
 80022fc:	20ec      	movs	r0, #236	; 0xec
 80022fe:	f000 fb23 	bl	8002948 <BME280_writeByte>

	//wait.
	HAL_Delay(50);
 8002302:	2032      	movs	r0, #50	; 0x32
 8002304:	f007 fc4e 	bl	8009ba4 <HAL_Delay>
	uint8_t calib[26];
	BME280_readBytes(BME280_ADDRESS, BME280_CALIB00, 26, &calib[0]);
 8002308:	f107 030c 	add.w	r3, r7, #12
 800230c:	221a      	movs	r2, #26
 800230e:	2188      	movs	r1, #136	; 0x88
 8002310:	20ec      	movs	r0, #236	; 0xec
 8002312:	f000 fb37 	bl	8002984 <BME280_readBytes>
	bme280._dig_T1 = (uint16_t)(((uint16_t) calib[1] << 8) | calib[0]);
 8002316:	7b7b      	ldrb	r3, [r7, #13]
 8002318:	021b      	lsls	r3, r3, #8
 800231a:	b21a      	sxth	r2, r3
 800231c:	7b3b      	ldrb	r3, [r7, #12]
 800231e:	b21b      	sxth	r3, r3
 8002320:	4313      	orrs	r3, r2
 8002322:	b21b      	sxth	r3, r3
 8002324:	b29a      	uxth	r2, r3
 8002326:	4b4e      	ldr	r3, [pc, #312]	; (8002460 <BME280_init+0x1d8>)
 8002328:	821a      	strh	r2, [r3, #16]
	bme280._dig_T2 = ( int16_t)((( int16_t) calib[3] << 8) | calib[2]);
 800232a:	7bfb      	ldrb	r3, [r7, #15]
 800232c:	021b      	lsls	r3, r3, #8
 800232e:	b21a      	sxth	r2, r3
 8002330:	7bbb      	ldrb	r3, [r7, #14]
 8002332:	b21b      	sxth	r3, r3
 8002334:	4313      	orrs	r3, r2
 8002336:	b21a      	sxth	r2, r3
 8002338:	4b49      	ldr	r3, [pc, #292]	; (8002460 <BME280_init+0x1d8>)
 800233a:	831a      	strh	r2, [r3, #24]
	bme280._dig_T3 = ( int16_t)((( int16_t) calib[5] << 8) | calib[4]);
 800233c:	7c7b      	ldrb	r3, [r7, #17]
 800233e:	021b      	lsls	r3, r3, #8
 8002340:	b21a      	sxth	r2, r3
 8002342:	7c3b      	ldrb	r3, [r7, #16]
 8002344:	b21b      	sxth	r3, r3
 8002346:	4313      	orrs	r3, r2
 8002348:	b21a      	sxth	r2, r3
 800234a:	4b45      	ldr	r3, [pc, #276]	; (8002460 <BME280_init+0x1d8>)
 800234c:	835a      	strh	r2, [r3, #26]
	bme280._dig_P1 = (uint16_t)(((uint16_t) calib[7] << 8) | calib[6]);
 800234e:	7cfb      	ldrb	r3, [r7, #19]
 8002350:	021b      	lsls	r3, r3, #8
 8002352:	b21a      	sxth	r2, r3
 8002354:	7cbb      	ldrb	r3, [r7, #18]
 8002356:	b21b      	sxth	r3, r3
 8002358:	4313      	orrs	r3, r2
 800235a:	b21b      	sxth	r3, r3
 800235c:	b29a      	uxth	r2, r3
 800235e:	4b40      	ldr	r3, [pc, #256]	; (8002460 <BME280_init+0x1d8>)
 8002360:	825a      	strh	r2, [r3, #18]
	bme280._dig_P2 = ( int16_t)((( int16_t) calib[9] << 8) | calib[8]);
 8002362:	7d7b      	ldrb	r3, [r7, #21]
 8002364:	021b      	lsls	r3, r3, #8
 8002366:	b21a      	sxth	r2, r3
 8002368:	7d3b      	ldrb	r3, [r7, #20]
 800236a:	b21b      	sxth	r3, r3
 800236c:	4313      	orrs	r3, r2
 800236e:	b21a      	sxth	r2, r3
 8002370:	4b3b      	ldr	r3, [pc, #236]	; (8002460 <BME280_init+0x1d8>)
 8002372:	839a      	strh	r2, [r3, #28]
	bme280._dig_P3 = ( int16_t)((( int16_t) calib[11] << 8) | calib[10]);
 8002374:	7dfb      	ldrb	r3, [r7, #23]
 8002376:	021b      	lsls	r3, r3, #8
 8002378:	b21a      	sxth	r2, r3
 800237a:	7dbb      	ldrb	r3, [r7, #22]
 800237c:	b21b      	sxth	r3, r3
 800237e:	4313      	orrs	r3, r2
 8002380:	b21a      	sxth	r2, r3
 8002382:	4b37      	ldr	r3, [pc, #220]	; (8002460 <BME280_init+0x1d8>)
 8002384:	83da      	strh	r2, [r3, #30]
	bme280._dig_P4 = ( int16_t)((( int16_t) calib[13] << 8) | calib[12]);
 8002386:	7e7b      	ldrb	r3, [r7, #25]
 8002388:	021b      	lsls	r3, r3, #8
 800238a:	b21a      	sxth	r2, r3
 800238c:	7e3b      	ldrb	r3, [r7, #24]
 800238e:	b21b      	sxth	r3, r3
 8002390:	4313      	orrs	r3, r2
 8002392:	b21a      	sxth	r2, r3
 8002394:	4b32      	ldr	r3, [pc, #200]	; (8002460 <BME280_init+0x1d8>)
 8002396:	841a      	strh	r2, [r3, #32]
	bme280._dig_P5 = ( int16_t)((( int16_t) calib[15] << 8) | calib[14]);
 8002398:	7efb      	ldrb	r3, [r7, #27]
 800239a:	021b      	lsls	r3, r3, #8
 800239c:	b21a      	sxth	r2, r3
 800239e:	7ebb      	ldrb	r3, [r7, #26]
 80023a0:	b21b      	sxth	r3, r3
 80023a2:	4313      	orrs	r3, r2
 80023a4:	b21a      	sxth	r2, r3
 80023a6:	4b2e      	ldr	r3, [pc, #184]	; (8002460 <BME280_init+0x1d8>)
 80023a8:	845a      	strh	r2, [r3, #34]	; 0x22
	bme280._dig_P6 = ( int16_t)((( int16_t) calib[17] << 8) | calib[16]);
 80023aa:	7f7b      	ldrb	r3, [r7, #29]
 80023ac:	021b      	lsls	r3, r3, #8
 80023ae:	b21a      	sxth	r2, r3
 80023b0:	7f3b      	ldrb	r3, [r7, #28]
 80023b2:	b21b      	sxth	r3, r3
 80023b4:	4313      	orrs	r3, r2
 80023b6:	b21a      	sxth	r2, r3
 80023b8:	4b29      	ldr	r3, [pc, #164]	; (8002460 <BME280_init+0x1d8>)
 80023ba:	849a      	strh	r2, [r3, #36]	; 0x24
	bme280._dig_P7 = ( int16_t)((( int16_t) calib[19] << 8) | calib[18]);
 80023bc:	7ffb      	ldrb	r3, [r7, #31]
 80023be:	021b      	lsls	r3, r3, #8
 80023c0:	b21a      	sxth	r2, r3
 80023c2:	7fbb      	ldrb	r3, [r7, #30]
 80023c4:	b21b      	sxth	r3, r3
 80023c6:	4313      	orrs	r3, r2
 80023c8:	b21a      	sxth	r2, r3
 80023ca:	4b25      	ldr	r3, [pc, #148]	; (8002460 <BME280_init+0x1d8>)
 80023cc:	84da      	strh	r2, [r3, #38]	; 0x26
	bme280._dig_P8 = ( int16_t)((( int16_t) calib[21] << 8) | calib[20]);
 80023ce:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80023d2:	021b      	lsls	r3, r3, #8
 80023d4:	b21a      	sxth	r2, r3
 80023d6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80023da:	b21b      	sxth	r3, r3
 80023dc:	4313      	orrs	r3, r2
 80023de:	b21a      	sxth	r2, r3
 80023e0:	4b1f      	ldr	r3, [pc, #124]	; (8002460 <BME280_init+0x1d8>)
 80023e2:	851a      	strh	r2, [r3, #40]	; 0x28
	bme280._dig_P9 = ( int16_t)((( int16_t) calib[23] << 8) | calib[22]);
 80023e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80023e8:	021b      	lsls	r3, r3, #8
 80023ea:	b21a      	sxth	r2, r3
 80023ec:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80023f0:	b21b      	sxth	r3, r3
 80023f2:	4313      	orrs	r3, r2
 80023f4:	b21a      	sxth	r2, r3
 80023f6:	4b1a      	ldr	r3, [pc, #104]	; (8002460 <BME280_init+0x1d8>)
 80023f8:	855a      	strh	r2, [r3, #42]	; 0x2a
	bme280._dig_H1 = calib[25];
 80023fa:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80023fe:	4b18      	ldr	r3, [pc, #96]	; (8002460 <BME280_init+0x1d8>)
 8002400:	735a      	strb	r2, [r3, #13]
	BME280_readBytes(BME280_ADDRESS, BME280_CALIB26, 7, &calib[0]);
 8002402:	f107 030c 	add.w	r3, r7, #12
 8002406:	2207      	movs	r2, #7
 8002408:	21e1      	movs	r1, #225	; 0xe1
 800240a:	20ec      	movs	r0, #236	; 0xec
 800240c:	f000 faba 	bl	8002984 <BME280_readBytes>
	bme280._dig_H2 = ( int16_t)((( int16_t) calib[1] << 8) | calib[0]);
 8002410:	7b7b      	ldrb	r3, [r7, #13]
 8002412:	021b      	lsls	r3, r3, #8
 8002414:	b21a      	sxth	r2, r3
 8002416:	7b3b      	ldrb	r3, [r7, #12]
 8002418:	b21b      	sxth	r3, r3
 800241a:	4313      	orrs	r3, r2
 800241c:	b21a      	sxth	r2, r3
 800241e:	4b10      	ldr	r3, [pc, #64]	; (8002460 <BME280_init+0x1d8>)
 8002420:	859a      	strh	r2, [r3, #44]	; 0x2c
	bme280._dig_H3 = calib[2];
 8002422:	7bba      	ldrb	r2, [r7, #14]
 8002424:	4b0e      	ldr	r3, [pc, #56]	; (8002460 <BME280_init+0x1d8>)
 8002426:	739a      	strb	r2, [r3, #14]
	bme280._dig_H4 = ( int16_t)(((( int16_t) calib[3] << 8) | (0x0F & calib[4]) << 4) >> 4);
 8002428:	7bfb      	ldrb	r3, [r7, #15]
 800242a:	021a      	lsls	r2, r3, #8
 800242c:	7c3b      	ldrb	r3, [r7, #16]
 800242e:	011b      	lsls	r3, r3, #4
 8002430:	b2db      	uxtb	r3, r3
 8002432:	4313      	orrs	r3, r2
 8002434:	111b      	asrs	r3, r3, #4
 8002436:	b29a      	uxth	r2, r3
 8002438:	4b09      	ldr	r3, [pc, #36]	; (8002460 <BME280_init+0x1d8>)
 800243a:	829a      	strh	r2, [r3, #20]
	bme280._dig_H5 = ( int16_t)(((( int16_t) calib[5] << 8) | (0xF0 & calib[4]) ) >> 4 );
 800243c:	7c7b      	ldrb	r3, [r7, #17]
 800243e:	021a      	lsls	r2, r3, #8
 8002440:	7c3b      	ldrb	r3, [r7, #16]
 8002442:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002446:	4313      	orrs	r3, r2
 8002448:	111b      	asrs	r3, r3, #4
 800244a:	b29a      	uxth	r2, r3
 800244c:	4b04      	ldr	r3, [pc, #16]	; (8002460 <BME280_init+0x1d8>)
 800244e:	82da      	strh	r2, [r3, #22]
	bme280._dig_H6 = calib[6];
 8002450:	7cba      	ldrb	r2, [r7, #18]
 8002452:	4b03      	ldr	r3, [pc, #12]	; (8002460 <BME280_init+0x1d8>)
 8002454:	73da      	strb	r2, [r3, #15]
}
 8002456:	bf00      	nop
 8002458:	3728      	adds	r7, #40	; 0x28
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20000320 	.word	0x20000320

08002464 <BME280_readIT>:

void BME280_readIT(){
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af02      	add	r7, sp, #8
	if(bm_i2cFlag == bm_i2cIdle){
 800246a:	4b0a      	ldr	r3, [pc, #40]	; (8002494 <BME280_readIT+0x30>)
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d10e      	bne.n	8002490 <BME280_readIT+0x2c>
		HAL_I2C_Mem_Read_IT(bme280.hi2c, BME280_ADDRESS, BME280_PRESS_MSB, 1, bme280.buf, 6);
 8002472:	4b09      	ldr	r3, [pc, #36]	; (8002498 <BME280_readIT+0x34>)
 8002474:	6818      	ldr	r0, [r3, #0]
 8002476:	2306      	movs	r3, #6
 8002478:	9301      	str	r3, [sp, #4]
 800247a:	4b08      	ldr	r3, [pc, #32]	; (800249c <BME280_readIT+0x38>)
 800247c:	9300      	str	r3, [sp, #0]
 800247e:	2301      	movs	r3, #1
 8002480:	22f7      	movs	r2, #247	; 0xf7
 8002482:	21ec      	movs	r1, #236	; 0xec
 8002484:	f008 fe70 	bl	800b168 <HAL_I2C_Mem_Read_IT>
		bm_i2cFlag = bm_i2cBME280;
 8002488:	4b02      	ldr	r3, [pc, #8]	; (8002494 <BME280_readIT+0x30>)
 800248a:	2201      	movs	r2, #1
 800248c:	701a      	strb	r2, [r3, #0]
		return;
 800248e:	bf00      	nop
	}

}
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	20000854 	.word	0x20000854
 8002498:	20000320 	.word	0x20000320
 800249c:	20000324 	.word	0x20000324

080024a0 <BME280_i2cRxCpltCallback>:

void BME280_i2cRxCpltCallback(){
 80024a0:	b598      	push	{r3, r4, r7, lr}
 80024a2:	af00      	add	r7, sp, #0
	if(bm_i2cFlag != bm_i2cBME280) return;
 80024a4:	4b2a      	ldr	r3, [pc, #168]	; (8002550 <BME280_i2cRxCpltCallback+0xb0>)
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d14e      	bne.n	800254a <BME280_i2cRxCpltCallback+0xaa>
    bme280.countP = (int32_t) (((int32_t) bme280.buf[0] << 24 | (int32_t) bme280.buf[1] << 16 | (int32_t) bme280.buf[2] << 8) >> 12);
 80024ac:	4b29      	ldr	r3, [pc, #164]	; (8002554 <BME280_i2cRxCpltCallback+0xb4>)
 80024ae:	791b      	ldrb	r3, [r3, #4]
 80024b0:	061a      	lsls	r2, r3, #24
 80024b2:	4b28      	ldr	r3, [pc, #160]	; (8002554 <BME280_i2cRxCpltCallback+0xb4>)
 80024b4:	795b      	ldrb	r3, [r3, #5]
 80024b6:	041b      	lsls	r3, r3, #16
 80024b8:	431a      	orrs	r2, r3
 80024ba:	4b26      	ldr	r3, [pc, #152]	; (8002554 <BME280_i2cRxCpltCallback+0xb4>)
 80024bc:	799b      	ldrb	r3, [r3, #6]
 80024be:	021b      	lsls	r3, r3, #8
 80024c0:	4313      	orrs	r3, r2
 80024c2:	131b      	asrs	r3, r3, #12
 80024c4:	461a      	mov	r2, r3
 80024c6:	4b23      	ldr	r3, [pc, #140]	; (8002554 <BME280_i2cRxCpltCallback+0xb4>)
 80024c8:	639a      	str	r2, [r3, #56]	; 0x38
    bme280.countT = (int32_t) (((int32_t) bme280.buf[3] << 24 | (int32_t) bme280.buf[4] << 16 | (int32_t) bme280.buf[5] << 8) >> 12);
 80024ca:	4b22      	ldr	r3, [pc, #136]	; (8002554 <BME280_i2cRxCpltCallback+0xb4>)
 80024cc:	79db      	ldrb	r3, [r3, #7]
 80024ce:	061a      	lsls	r2, r3, #24
 80024d0:	4b20      	ldr	r3, [pc, #128]	; (8002554 <BME280_i2cRxCpltCallback+0xb4>)
 80024d2:	7a1b      	ldrb	r3, [r3, #8]
 80024d4:	041b      	lsls	r3, r3, #16
 80024d6:	431a      	orrs	r2, r3
 80024d8:	4b1e      	ldr	r3, [pc, #120]	; (8002554 <BME280_i2cRxCpltCallback+0xb4>)
 80024da:	7a5b      	ldrb	r3, [r3, #9]
 80024dc:	021b      	lsls	r3, r3, #8
 80024de:	4313      	orrs	r3, r2
 80024e0:	131b      	asrs	r3, r3, #12
 80024e2:	4a1c      	ldr	r2, [pc, #112]	; (8002554 <BME280_i2cRxCpltCallback+0xb4>)
 80024e4:	6353      	str	r3, [r2, #52]	; 0x34

    // change to hPa
    bme280.P = BME280_compensate_P(bme280.countP)/25600.0;	/*[hPa]*/
 80024e6:	4b1b      	ldr	r3, [pc, #108]	; (8002554 <BME280_i2cRxCpltCallback+0xb4>)
 80024e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ea:	4618      	mov	r0, r3
 80024ec:	f000 f87e 	bl	80025ec <BME280_compensate_P>
 80024f0:	4603      	mov	r3, r0
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7fe f816 	bl	8000524 <__aeabi_ui2d>
 80024f8:	f04f 0200 	mov.w	r2, #0
 80024fc:	4b16      	ldr	r3, [pc, #88]	; (8002558 <BME280_i2cRxCpltCallback+0xb8>)
 80024fe:	f7fe f9b5 	bl	800086c <__aeabi_ddiv>
 8002502:	4603      	mov	r3, r0
 8002504:	460c      	mov	r4, r1
 8002506:	4618      	mov	r0, r3
 8002508:	4621      	mov	r1, r4
 800250a:	f7fe fb7d 	bl	8000c08 <__aeabi_d2f>
 800250e:	4602      	mov	r2, r0
 8002510:	4b10      	ldr	r3, [pc, #64]	; (8002554 <BME280_i2cRxCpltCallback+0xb4>)
 8002512:	645a      	str	r2, [r3, #68]	; 0x44
    bme280.T = BME280_compensate_T(bme280.countT)/100.0;	/*[degC]*/
 8002514:	4b0f      	ldr	r3, [pc, #60]	; (8002554 <BME280_i2cRxCpltCallback+0xb4>)
 8002516:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002518:	4618      	mov	r0, r3
 800251a:	f000 f82b 	bl	8002574 <BME280_compensate_T>
 800251e:	4603      	mov	r3, r0
 8002520:	4618      	mov	r0, r3
 8002522:	f7fe f80f 	bl	8000544 <__aeabi_i2d>
 8002526:	f04f 0200 	mov.w	r2, #0
 800252a:	4b0c      	ldr	r3, [pc, #48]	; (800255c <BME280_i2cRxCpltCallback+0xbc>)
 800252c:	f7fe f99e 	bl	800086c <__aeabi_ddiv>
 8002530:	4603      	mov	r3, r0
 8002532:	460c      	mov	r4, r1
 8002534:	4618      	mov	r0, r3
 8002536:	4621      	mov	r1, r4
 8002538:	f7fe fb66 	bl	8000c08 <__aeabi_d2f>
 800253c:	4602      	mov	r2, r0
 800253e:	4b05      	ldr	r3, [pc, #20]	; (8002554 <BME280_i2cRxCpltCallback+0xb4>)
 8002540:	641a      	str	r2, [r3, #64]	; 0x40

//    bme280.alt = 44330 * (1.0 - pow(bme280.P / bme280.base_P, 0.1903));

    bm_i2cFlag = bm_i2cIdle;
 8002542:	4b03      	ldr	r3, [pc, #12]	; (8002550 <BME280_i2cRxCpltCallback+0xb0>)
 8002544:	2200      	movs	r2, #0
 8002546:	701a      	strb	r2, [r3, #0]
 8002548:	e000      	b.n	800254c <BME280_i2cRxCpltCallback+0xac>
	if(bm_i2cFlag != bm_i2cBME280) return;
 800254a:	bf00      	nop
}
 800254c:	bd98      	pop	{r3, r4, r7, pc}
 800254e:	bf00      	nop
 8002550:	20000854 	.word	0x20000854
 8002554:	20000320 	.word	0x20000320
 8002558:	40d90000 	.word	0x40d90000
 800255c:	40590000 	.word	0x40590000

08002560 <BME280_reset>:

uint8_t BME280_getChipID(){
	  uint8_t c = BME280_readByte(BME280_ADDRESS, BME280_ID);
	  return c;
}
void BME280_reset(){
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
	BME280_writeByte(BME280_ADDRESS, BME280_RESET, 0xB6);
 8002564:	22b6      	movs	r2, #182	; 0xb6
 8002566:	21e0      	movs	r1, #224	; 0xe0
 8002568:	20ec      	movs	r0, #236	; 0xec
 800256a:	f000 f9ed 	bl	8002948 <BME280_writeByte>
}
 800256e:	bf00      	nop
 8002570:	bd80      	pop	{r7, pc}
	...

08002574 <BME280_compensate_T>:



// Returns temperature in DegC, resolution is 0.01 DegC. Output value of
// “5123” equals 51.23 DegC.
int32_t BME280_compensate_T(int32_t adc_T){
 8002574:	b480      	push	{r7}
 8002576:	b087      	sub	sp, #28
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
	  int32_t var1, var2, T;
	  var1 = ((((adc_T >> 3) - ((int32_t)bme280._dig_T1 << 1))) * ((int32_t)bme280._dig_T2)) >> 11;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	10da      	asrs	r2, r3, #3
 8002580:	4b19      	ldr	r3, [pc, #100]	; (80025e8 <BME280_compensate_T+0x74>)
 8002582:	8a1b      	ldrh	r3, [r3, #16]
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	4a17      	ldr	r2, [pc, #92]	; (80025e8 <BME280_compensate_T+0x74>)
 800258a:	f9b2 2018 	ldrsh.w	r2, [r2, #24]
 800258e:	fb02 f303 	mul.w	r3, r2, r3
 8002592:	12db      	asrs	r3, r3, #11
 8002594:	617b      	str	r3, [r7, #20]
	  var2 = (((((adc_T >> 4) - ((int32_t)bme280._dig_T1)) * ((adc_T >> 4) - ((int32_t)bme280._dig_T1))) >> 12) * ((int32_t)bme280._dig_T3)) >> 14;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	111b      	asrs	r3, r3, #4
 800259a:	4a13      	ldr	r2, [pc, #76]	; (80025e8 <BME280_compensate_T+0x74>)
 800259c:	8a12      	ldrh	r2, [r2, #16]
 800259e:	1a9b      	subs	r3, r3, r2
 80025a0:	687a      	ldr	r2, [r7, #4]
 80025a2:	1112      	asrs	r2, r2, #4
 80025a4:	4910      	ldr	r1, [pc, #64]	; (80025e8 <BME280_compensate_T+0x74>)
 80025a6:	8a09      	ldrh	r1, [r1, #16]
 80025a8:	1a52      	subs	r2, r2, r1
 80025aa:	fb02 f303 	mul.w	r3, r2, r3
 80025ae:	131b      	asrs	r3, r3, #12
 80025b0:	4a0d      	ldr	r2, [pc, #52]	; (80025e8 <BME280_compensate_T+0x74>)
 80025b2:	f9b2 201a 	ldrsh.w	r2, [r2, #26]
 80025b6:	fb02 f303 	mul.w	r3, r2, r3
 80025ba:	139b      	asrs	r3, r3, #14
 80025bc:	613b      	str	r3, [r7, #16]
	  bme280._t_fine = var1 + var2;
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	4413      	add	r3, r2
 80025c4:	4a08      	ldr	r2, [pc, #32]	; (80025e8 <BME280_compensate_T+0x74>)
 80025c6:	6313      	str	r3, [r2, #48]	; 0x30
	  T = (bme280._t_fine * 5 + 128) >> 8;
 80025c8:	4b07      	ldr	r3, [pc, #28]	; (80025e8 <BME280_compensate_T+0x74>)
 80025ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025cc:	4613      	mov	r3, r2
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	4413      	add	r3, r2
 80025d2:	3380      	adds	r3, #128	; 0x80
 80025d4:	121b      	asrs	r3, r3, #8
 80025d6:	60fb      	str	r3, [r7, #12]
	  return T;
 80025d8:	68fb      	ldr	r3, [r7, #12]
}
 80025da:	4618      	mov	r0, r3
 80025dc:	371c      	adds	r7, #28
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	20000320 	.word	0x20000320

080025ec <BME280_compensate_P>:

// Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8
//fractional bits).
//Output value of “24674867” represents 24674867/256 = 96386.2 Pa = 963.862 hPa
uint32_t BME280_compensate_P(int32_t adc_P){
 80025ec:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 80025f0:	b088      	sub	sp, #32
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
	  int64_t var1, var2, p;
	  var1 = ((int64_t)bme280._t_fine) - 128000;
 80025f6:	4b65      	ldr	r3, [pc, #404]	; (800278c <BME280_compensate_P+0x1a0>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	4619      	mov	r1, r3
 80025fc:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8002600:	f5b1 33fa 	subs.w	r3, r1, #128000	; 0x1f400
 8002604:	f142 34ff 	adc.w	r4, r2, #4294967295
 8002608:	e9c7 3406 	strd	r3, r4, [r7, #24]
	  var2 = var1 * var1 * (int64_t)bme280._dig_P6;
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	fb02 f203 	mul.w	r2, r2, r3
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	69b9      	ldr	r1, [r7, #24]
 8002618:	fb01 f303 	mul.w	r3, r1, r3
 800261c:	441a      	add	r2, r3
 800261e:	69b9      	ldr	r1, [r7, #24]
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	fba1 3403 	umull	r3, r4, r1, r3
 8002626:	4422      	add	r2, r4
 8002628:	4614      	mov	r4, r2
 800262a:	4a58      	ldr	r2, [pc, #352]	; (800278c <BME280_compensate_P+0x1a0>)
 800262c:	f9b2 2024 	ldrsh.w	r2, [r2, #36]	; 0x24
 8002630:	b211      	sxth	r1, r2
 8002632:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8002636:	fb01 f504 	mul.w	r5, r1, r4
 800263a:	fb03 f002 	mul.w	r0, r3, r2
 800263e:	4428      	add	r0, r5
 8002640:	fba3 3401 	umull	r3, r4, r3, r1
 8002644:	1902      	adds	r2, r0, r4
 8002646:	4614      	mov	r4, r2
 8002648:	e9c7 3404 	strd	r3, r4, [r7, #16]
 800264c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	  var2 = var2 + ((var1*(int64_t)bme280._dig_P5)<<17);
 8002650:	4b4e      	ldr	r3, [pc, #312]	; (800278c <BME280_compensate_P+0x1a0>)
 8002652:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8002656:	b21b      	sxth	r3, r3
 8002658:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	fb04 f102 	mul.w	r1, r4, r2
 8002662:	69fa      	ldr	r2, [r7, #28]
 8002664:	fb03 f202 	mul.w	r2, r3, r2
 8002668:	1888      	adds	r0, r1, r2
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	fba2 1203 	umull	r1, r2, r2, r3
 8002670:	1883      	adds	r3, r0, r2
 8002672:	461a      	mov	r2, r3
 8002674:	f04f 0500 	mov.w	r5, #0
 8002678:	f04f 0600 	mov.w	r6, #0
 800267c:	0456      	lsls	r6, r2, #17
 800267e:	ea46 36d1 	orr.w	r6, r6, r1, lsr #15
 8002682:	044d      	lsls	r5, r1, #17
 8002684:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8002688:	186b      	adds	r3, r5, r1
 800268a:	eb46 0402 	adc.w	r4, r6, r2
 800268e:	e9c7 3404 	strd	r3, r4, [r7, #16]
	  var2 = var2 + (((int64_t)bme280._dig_P4)<<35);
 8002692:	4b3e      	ldr	r3, [pc, #248]	; (800278c <BME280_compensate_P+0x1a0>)
 8002694:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002698:	b219      	sxth	r1, r3
 800269a:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800269e:	f04f 0500 	mov.w	r5, #0
 80026a2:	f04f 0600 	mov.w	r6, #0
 80026a6:	00ce      	lsls	r6, r1, #3
 80026a8:	2500      	movs	r5, #0
 80026aa:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80026ae:	186b      	adds	r3, r5, r1
 80026b0:	eb46 0402 	adc.w	r4, r6, r2
 80026b4:	e9c7 3404 	strd	r3, r4, [r7, #16]
	  var1 = ((var1 * var1 * (int64_t)bme280._dig_P3)>>8) + ((var1 * (int64_t)bme280._dig_P2)<<12);
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	69ba      	ldr	r2, [r7, #24]
 80026bc:	fb02 f203 	mul.w	r2, r2, r3
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	69b9      	ldr	r1, [r7, #24]
 80026c4:	fb01 f303 	mul.w	r3, r1, r3
 80026c8:	441a      	add	r2, r3
 80026ca:	69b9      	ldr	r1, [r7, #24]
 80026cc:	69bb      	ldr	r3, [r7, #24]
 80026ce:	fba1 3403 	umull	r3, r4, r1, r3
 80026d2:	4422      	add	r2, r4
 80026d4:	4614      	mov	r4, r2
 80026d6:	4a2d      	ldr	r2, [pc, #180]	; (800278c <BME280_compensate_P+0x1a0>)
 80026d8:	f9b2 201e 	ldrsh.w	r2, [r2, #30]
 80026dc:	b211      	sxth	r1, r2
 80026de:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80026e2:	fb01 f504 	mul.w	r5, r1, r4
 80026e6:	fb03 f002 	mul.w	r0, r3, r2
 80026ea:	4428      	add	r0, r5
 80026ec:	fba3 3401 	umull	r3, r4, r3, r1
 80026f0:	1902      	adds	r2, r0, r4
 80026f2:	4614      	mov	r4, r2
 80026f4:	f04f 0100 	mov.w	r1, #0
 80026f8:	f04f 0200 	mov.w	r2, #0
 80026fc:	0a19      	lsrs	r1, r3, #8
 80026fe:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 8002702:	1222      	asrs	r2, r4, #8
 8002704:	4b21      	ldr	r3, [pc, #132]	; (800278c <BME280_compensate_P+0x1a0>)
 8002706:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800270a:	b21b      	sxth	r3, r3
 800270c:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8002710:	69b8      	ldr	r0, [r7, #24]
 8002712:	fb04 f500 	mul.w	r5, r4, r0
 8002716:	69f8      	ldr	r0, [r7, #28]
 8002718:	fb03 f000 	mul.w	r0, r3, r0
 800271c:	4428      	add	r0, r5
 800271e:	69bd      	ldr	r5, [r7, #24]
 8002720:	fba5 5603 	umull	r5, r6, r5, r3
 8002724:	1983      	adds	r3, r0, r6
 8002726:	461e      	mov	r6, r3
 8002728:	f04f 0b00 	mov.w	fp, #0
 800272c:	f04f 0c00 	mov.w	ip, #0
 8002730:	ea4f 3c06 	mov.w	ip, r6, lsl #12
 8002734:	ea4c 5c15 	orr.w	ip, ip, r5, lsr #20
 8002738:	ea4f 3b05 	mov.w	fp, r5, lsl #12
 800273c:	eb1b 0301 	adds.w	r3, fp, r1
 8002740:	eb4c 0402 	adc.w	r4, ip, r2
 8002744:	e9c7 3406 	strd	r3, r4, [r7, #24]
	  var1 = (((((int64_t)1)<<47)+var1))*((int64_t)bme280._dig_P1)>>33;
 8002748:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800274c:	1c19      	adds	r1, r3, #0
 800274e:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 8002752:	4b0e      	ldr	r3, [pc, #56]	; (800278c <BME280_compensate_P+0x1a0>)
 8002754:	8a5b      	ldrh	r3, [r3, #18]
 8002756:	b29b      	uxth	r3, r3
 8002758:	f04f 0400 	mov.w	r4, #0
 800275c:	fb03 f502 	mul.w	r5, r3, r2
 8002760:	fb01 f004 	mul.w	r0, r1, r4
 8002764:	4428      	add	r0, r5
 8002766:	fba1 3403 	umull	r3, r4, r1, r3
 800276a:	1902      	adds	r2, r0, r4
 800276c:	4614      	mov	r4, r2
 800276e:	f04f 0100 	mov.w	r1, #0
 8002772:	f04f 0200 	mov.w	r2, #0
 8002776:	1061      	asrs	r1, r4, #1
 8002778:	17e2      	asrs	r2, r4, #31
 800277a:	e9c7 1206 	strd	r1, r2, [r7, #24]
	  if(var1 == 0)
 800277e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8002782:	4323      	orrs	r3, r4
 8002784:	d104      	bne.n	8002790 <BME280_compensate_P+0x1a4>
	  {
	    return 0;
 8002786:	2300      	movs	r3, #0
 8002788:	e0d7      	b.n	800293a <BME280_compensate_P+0x34e>
 800278a:	bf00      	nop
 800278c:	20000320 	.word	0x20000320
	    // avoid exception caused by division by zero
	  }
	  p = 1048576 - adc_P;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8002796:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800279a:	e9c7 3402 	strd	r3, r4, [r7, #8]
	  p = (((p<<31) - var2)*3125)/var1;
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	ea4f 0963 	mov.w	r9, r3, asr #1
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	ea4f 78c3 	mov.w	r8, r3, lsl #31
 80027aa:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80027ae:	4645      	mov	r5, r8
 80027b0:	464e      	mov	r6, r9
 80027b2:	1aed      	subs	r5, r5, r3
 80027b4:	eb66 0604 	sbc.w	r6, r6, r4
 80027b8:	46a8      	mov	r8, r5
 80027ba:	46b1      	mov	r9, r6
 80027bc:	eb18 0308 	adds.w	r3, r8, r8
 80027c0:	eb49 0409 	adc.w	r4, r9, r9
 80027c4:	4698      	mov	r8, r3
 80027c6:	46a1      	mov	r9, r4
 80027c8:	eb18 0805 	adds.w	r8, r8, r5
 80027cc:	eb49 0906 	adc.w	r9, r9, r6
 80027d0:	f04f 0100 	mov.w	r1, #0
 80027d4:	f04f 0200 	mov.w	r2, #0
 80027d8:	ea4f 1289 	mov.w	r2, r9, lsl #6
 80027dc:	ea42 6298 	orr.w	r2, r2, r8, lsr #26
 80027e0:	ea4f 1188 	mov.w	r1, r8, lsl #6
 80027e4:	eb18 0801 	adds.w	r8, r8, r1
 80027e8:	eb49 0902 	adc.w	r9, r9, r2
 80027ec:	f04f 0100 	mov.w	r1, #0
 80027f0:	f04f 0200 	mov.w	r2, #0
 80027f4:	ea4f 0289 	mov.w	r2, r9, lsl #2
 80027f8:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 80027fc:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8002800:	4688      	mov	r8, r1
 8002802:	4691      	mov	r9, r2
 8002804:	eb18 0805 	adds.w	r8, r8, r5
 8002808:	eb49 0906 	adc.w	r9, r9, r6
 800280c:	f04f 0100 	mov.w	r1, #0
 8002810:	f04f 0200 	mov.w	r2, #0
 8002814:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8002818:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 800281c:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8002820:	4688      	mov	r8, r1
 8002822:	4691      	mov	r9, r2
 8002824:	eb18 0005 	adds.w	r0, r8, r5
 8002828:	eb49 0106 	adc.w	r1, r9, r6
 800282c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002830:	f7fe fb48 	bl	8000ec4 <__aeabi_ldivmod>
 8002834:	4603      	mov	r3, r0
 8002836:	460c      	mov	r4, r1
 8002838:	e9c7 3402 	strd	r3, r4, [r7, #8]
	  var1 = (((int64_t)bme280._dig_P9) * (p>>13) * (p>>13)) >> 25;
 800283c:	4b41      	ldr	r3, [pc, #260]	; (8002944 <BME280_compensate_P+0x358>)
 800283e:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8002842:	b219      	sxth	r1, r3
 8002844:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8002848:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 800284c:	f04f 0300 	mov.w	r3, #0
 8002850:	f04f 0400 	mov.w	r4, #0
 8002854:	0b6b      	lsrs	r3, r5, #13
 8002856:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 800285a:	1374      	asrs	r4, r6, #13
 800285c:	fb03 f502 	mul.w	r5, r3, r2
 8002860:	fb01 f004 	mul.w	r0, r1, r4
 8002864:	4428      	add	r0, r5
 8002866:	fba1 1203 	umull	r1, r2, r1, r3
 800286a:	1883      	adds	r3, r0, r2
 800286c:	461a      	mov	r2, r3
 800286e:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 8002872:	f04f 0300 	mov.w	r3, #0
 8002876:	f04f 0400 	mov.w	r4, #0
 800287a:	0b6b      	lsrs	r3, r5, #13
 800287c:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 8002880:	1374      	asrs	r4, r6, #13
 8002882:	fb03 f502 	mul.w	r5, r3, r2
 8002886:	fb01 f004 	mul.w	r0, r1, r4
 800288a:	4428      	add	r0, r5
 800288c:	fba1 1203 	umull	r1, r2, r1, r3
 8002890:	1883      	adds	r3, r0, r2
 8002892:	461a      	mov	r2, r3
 8002894:	f04f 0300 	mov.w	r3, #0
 8002898:	f04f 0400 	mov.w	r4, #0
 800289c:	0e4b      	lsrs	r3, r1, #25
 800289e:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 80028a2:	1654      	asrs	r4, r2, #25
 80028a4:	e9c7 3406 	strd	r3, r4, [r7, #24]
	  var2 = (((int64_t)bme280._dig_P8) * p)>> 19;
 80028a8:	4b26      	ldr	r3, [pc, #152]	; (8002944 <BME280_compensate_P+0x358>)
 80028aa:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 80028ae:	b21b      	sxth	r3, r3
 80028b0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80028b4:	68ba      	ldr	r2, [r7, #8]
 80028b6:	fb04 f102 	mul.w	r1, r4, r2
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	fb03 f202 	mul.w	r2, r3, r2
 80028c0:	1888      	adds	r0, r1, r2
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	fba2 1203 	umull	r1, r2, r2, r3
 80028c8:	1883      	adds	r3, r0, r2
 80028ca:	461a      	mov	r2, r3
 80028cc:	f04f 0300 	mov.w	r3, #0
 80028d0:	f04f 0400 	mov.w	r4, #0
 80028d4:	0ccb      	lsrs	r3, r1, #19
 80028d6:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 80028da:	14d4      	asrs	r4, r2, #19
 80028dc:	e9c7 3404 	strd	r3, r4, [r7, #16]
	  p = ((p + var1 + var2) >> 8) + (((int64_t)bme280._dig_P7)<<4);
 80028e0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80028e4:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80028e8:	eb11 0803 	adds.w	r8, r1, r3
 80028ec:	eb42 0904 	adc.w	r9, r2, r4
 80028f0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80028f4:	eb13 0508 	adds.w	r5, r3, r8
 80028f8:	eb44 0609 	adc.w	r6, r4, r9
 80028fc:	f04f 0100 	mov.w	r1, #0
 8002900:	f04f 0200 	mov.w	r2, #0
 8002904:	0a29      	lsrs	r1, r5, #8
 8002906:	ea41 6106 	orr.w	r1, r1, r6, lsl #24
 800290a:	1232      	asrs	r2, r6, #8
 800290c:	4b0d      	ldr	r3, [pc, #52]	; (8002944 <BME280_compensate_P+0x358>)
 800290e:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8002912:	b21d      	sxth	r5, r3
 8002914:	ea4f 76e5 	mov.w	r6, r5, asr #31
 8002918:	f04f 0800 	mov.w	r8, #0
 800291c:	f04f 0900 	mov.w	r9, #0
 8002920:	ea4f 1906 	mov.w	r9, r6, lsl #4
 8002924:	ea49 7915 	orr.w	r9, r9, r5, lsr #28
 8002928:	ea4f 1805 	mov.w	r8, r5, lsl #4
 800292c:	eb18 0301 	adds.w	r3, r8, r1
 8002930:	eb49 0402 	adc.w	r4, r9, r2
 8002934:	e9c7 3402 	strd	r3, r4, [r7, #8]
	  return (uint32_t)p;
 8002938:	68bb      	ldr	r3, [r7, #8]
}
 800293a:	4618      	mov	r0, r3
 800293c:	3720      	adds	r7, #32
 800293e:	46bd      	mov	sp, r7
 8002940:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
 8002944:	20000320 	.word	0x20000320

08002948 <BME280_writeByte>:
	var = (var < 0 ? 0 : var);
	var = (var > 419430400 ? 419430400 : var);
	return(uint32_t)(var >> 12);
}

void BME280_writeByte(uint8_t address, uint8_t subAddress, uint8_t data){
 8002948:	b580      	push	{r7, lr}
 800294a:	b086      	sub	sp, #24
 800294c:	af04      	add	r7, sp, #16
 800294e:	4603      	mov	r3, r0
 8002950:	71fb      	strb	r3, [r7, #7]
 8002952:	460b      	mov	r3, r1
 8002954:	71bb      	strb	r3, [r7, #6]
 8002956:	4613      	mov	r3, r2
 8002958:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(bme280.hi2c, address, subAddress, 1, &data, 1, BME_DEFAULT_TIMEOUT);
 800295a:	4b09      	ldr	r3, [pc, #36]	; (8002980 <BME280_writeByte+0x38>)
 800295c:	6818      	ldr	r0, [r3, #0]
 800295e:	79fb      	ldrb	r3, [r7, #7]
 8002960:	b299      	uxth	r1, r3
 8002962:	79bb      	ldrb	r3, [r7, #6]
 8002964:	b29a      	uxth	r2, r3
 8002966:	2364      	movs	r3, #100	; 0x64
 8002968:	9302      	str	r3, [sp, #8]
 800296a:	2301      	movs	r3, #1
 800296c:	9301      	str	r3, [sp, #4]
 800296e:	1d7b      	adds	r3, r7, #5
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	2301      	movs	r3, #1
 8002974:	f008 f8d8 	bl	800ab28 <HAL_I2C_Mem_Write>
}
 8002978:	bf00      	nop
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	20000320 	.word	0x20000320

08002984 <BME280_readBytes>:
void BME280_readBytes(uint8_t address, uint8_t subAddress, uint8_t count, uint8_t * dest){
 8002984:	b590      	push	{r4, r7, lr}
 8002986:	b087      	sub	sp, #28
 8002988:	af04      	add	r7, sp, #16
 800298a:	603b      	str	r3, [r7, #0]
 800298c:	4603      	mov	r3, r0
 800298e:	71fb      	strb	r3, [r7, #7]
 8002990:	460b      	mov	r3, r1
 8002992:	71bb      	strb	r3, [r7, #6]
 8002994:	4613      	mov	r3, r2
 8002996:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Read(bme280.hi2c, address, subAddress, 1, (uint8_t*)dest, count, BME_DEFAULT_TIMEOUT);
 8002998:	4b0a      	ldr	r3, [pc, #40]	; (80029c4 <BME280_readBytes+0x40>)
 800299a:	6818      	ldr	r0, [r3, #0]
 800299c:	79fb      	ldrb	r3, [r7, #7]
 800299e:	b299      	uxth	r1, r3
 80029a0:	79bb      	ldrb	r3, [r7, #6]
 80029a2:	b29c      	uxth	r4, r3
 80029a4:	797b      	ldrb	r3, [r7, #5]
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	2264      	movs	r2, #100	; 0x64
 80029aa:	9202      	str	r2, [sp, #8]
 80029ac:	9301      	str	r3, [sp, #4]
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	9300      	str	r3, [sp, #0]
 80029b2:	2301      	movs	r3, #1
 80029b4:	4622      	mov	r2, r4
 80029b6:	f008 f9b1 	bl	800ad1c <HAL_I2C_Mem_Read>
}
 80029ba:	bf00      	nop
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd90      	pop	{r4, r7, pc}
 80029c2:	bf00      	nop
 80029c4:	20000320 	.word	0x20000320

080029c8 <TM_GPS_Init>:
#define TM_GPS_INT_Add2CRC(c)                            (TM_GPS_CRC ^= c)
#define TM_GPS_INT_ReturnWithStatus(GPS_Data, status)    (GPS_Data)->Status = status; return status;
#define TM_GPS_INT_SetFlag(flag)                         (GPS_Flags |= (flag))

/* Public */
void TM_GPS_Init(UART_HandleTypeDef* huart) {
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
	/* Initialize USART */
	TM_GPS_FirstTime = 1;
 80029d0:	4b46      	ldr	r3, [pc, #280]	; (8002aec <TM_GPS_Init+0x124>)
 80029d2:	2201      	movs	r2, #1
 80029d4:	701a      	strb	r2, [r3, #0]
	
	/* Reset everything */
	gpsUart.gpsData.CustomStatementsCount = 0;
 80029d6:	4b46      	ldr	r3, [pc, #280]	; (8002af0 <TM_GPS_Init+0x128>)
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
	
	/* Clear all flags */
	TM_GPS_INT_ClearFlags(&gpsUart.gpsData);
 80029de:	4844      	ldr	r0, [pc, #272]	; (8002af0 <TM_GPS_Init+0x128>)
 80029e0:	f001 f9fa 	bl	8003dd8 <TM_GPS_INT_ClearFlags>
	
	/* Set flags used */
#ifndef GPS_DISABLE_GPGGA
	GPS_Flags_OK |= GPS_FLAG_LATITUDE;
 80029e4:	4b43      	ldr	r3, [pc, #268]	; (8002af4 <TM_GPS_Init+0x12c>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f043 0301 	orr.w	r3, r3, #1
 80029ec:	4a41      	ldr	r2, [pc, #260]	; (8002af4 <TM_GPS_Init+0x12c>)
 80029ee:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_NS;
 80029f0:	4b40      	ldr	r3, [pc, #256]	; (8002af4 <TM_GPS_Init+0x12c>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029f8:	4a3e      	ldr	r2, [pc, #248]	; (8002af4 <TM_GPS_Init+0x12c>)
 80029fa:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_LONGITUDE;
 80029fc:	4b3d      	ldr	r3, [pc, #244]	; (8002af4 <TM_GPS_Init+0x12c>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f043 0302 	orr.w	r3, r3, #2
 8002a04:	4a3b      	ldr	r2, [pc, #236]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a06:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_EW;
 8002a08:	4b3a      	ldr	r3, [pc, #232]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f043 0320 	orr.w	r3, r3, #32
 8002a10:	4a38      	ldr	r2, [pc, #224]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a12:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_SATS;
 8002a14:	4b37      	ldr	r3, [pc, #220]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f043 0304 	orr.w	r3, r3, #4
 8002a1c:	4a35      	ldr	r2, [pc, #212]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a1e:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_FIX;
 8002a20:	4b34      	ldr	r3, [pc, #208]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f043 0308 	orr.w	r3, r3, #8
 8002a28:	4a32      	ldr	r2, [pc, #200]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a2a:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_ALTITUDE;
 8002a2c:	4b31      	ldr	r3, [pc, #196]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f043 0310 	orr.w	r3, r3, #16
 8002a34:	4a2f      	ldr	r2, [pc, #188]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a36:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_TIME;
 8002a38:	4b2e      	ldr	r3, [pc, #184]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a40:	4a2c      	ldr	r2, [pc, #176]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a42:	6013      	str	r3, [r2, #0]
#endif
#ifndef GPS_DISABLE_GPRMC
	GPS_Flags_OK |= GPS_FLAG_SPEED;
 8002a44:	4b2b      	ldr	r3, [pc, #172]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a4c:	4a29      	ldr	r2, [pc, #164]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a4e:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_DATE;
 8002a50:	4b28      	ldr	r3, [pc, #160]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a58:	4a26      	ldr	r2, [pc, #152]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a5a:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_VALIDITY;
 8002a5c:	4b25      	ldr	r3, [pc, #148]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a64:	4a23      	ldr	r2, [pc, #140]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a66:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_DIRECTION;
 8002a68:	4b22      	ldr	r3, [pc, #136]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a70:	4a20      	ldr	r2, [pc, #128]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a72:	6013      	str	r3, [r2, #0]
#endif
#ifndef GPS_DISABLE_GPGSA
	GPS_Flags_OK |= GPS_FLAG_HDOP;
 8002a74:	4b1f      	ldr	r3, [pc, #124]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a7c:	4a1d      	ldr	r2, [pc, #116]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a7e:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_VDOP;
 8002a80:	4b1c      	ldr	r3, [pc, #112]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a88:	4a1a      	ldr	r2, [pc, #104]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a8a:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_PDOP;
 8002a8c:	4b19      	ldr	r3, [pc, #100]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002a94:	4a17      	ldr	r2, [pc, #92]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a96:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_FIXMODE;
 8002a98:	4b16      	ldr	r3, [pc, #88]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002aa0:	4a14      	ldr	r2, [pc, #80]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002aa2:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_SATS1_12;
 8002aa4:	4b13      	ldr	r3, [pc, #76]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002aac:	4a11      	ldr	r2, [pc, #68]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002aae:	6013      	str	r3, [r2, #0]
#endif
#ifndef GPS_DISABLE_GPGSV	
	GPS_Flags_OK |= GPS_FLAG_SATSINVIEW;
 8002ab0:	4b10      	ldr	r3, [pc, #64]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ab8:	4a0e      	ldr	r2, [pc, #56]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002aba:	6013      	str	r3, [r2, #0]
	GPS_Flags_OK |= GPS_FLAG_SATSDESC;
 8002abc:	4b0d      	ldr	r3, [pc, #52]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ac4:	4a0b      	ldr	r2, [pc, #44]	; (8002af4 <TM_GPS_Init+0x12c>)
 8002ac6:	6013      	str	r3, [r2, #0]
#endif
	gpsUart.huart = huart;
 8002ac8:	4a09      	ldr	r2, [pc, #36]	; (8002af0 <TM_GPS_Init+0x128>)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128
	HAL_UART_Receive_DMA(gpsUart.huart, gpsUart.GPS_DmaBuf, GPS_DMA_BUF_SIZE);
 8002ad0:	4b07      	ldr	r3, [pc, #28]	; (8002af0 <TM_GPS_Init+0x128>)
 8002ad2:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8002ad6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002ada:	4907      	ldr	r1, [pc, #28]	; (8002af8 <TM_GPS_Init+0x130>)
 8002adc:	4618      	mov	r0, r3
 8002ade:	f00e f8b9 	bl	8010c54 <HAL_UART_Receive_DMA>
}
 8002ae2:	bf00      	nop
 8002ae4:	3708      	adds	r7, #8
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	200004b0 	.word	0x200004b0
 8002af0:	200005e0 	.word	0x200005e0
 8002af4:	20000384 	.word	0x20000384
 8002af8:	2000070c 	.word	0x2000070c

08002afc <TM_GPS_Update>:

TM_GPS_Result_t TM_GPS_Update() {
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0

	TM_GPS_Result_t result = TM_GPS_Result_OldData;
 8002b02:	2301      	movs	r3, #1
 8002b04:	70fb      	strb	r3, [r7, #3]
//	HAL_UART_Transmit(&huart3, GPS_DmaBuf, GPS_DMA_BUF_SIZE, 100);
	for(int i=0; i<GPS_DMA_BUF_SIZE; i++){
 8002b06:	2300      	movs	r3, #0
 8002b08:	607b      	str	r3, [r7, #4]
 8002b0a:	e013      	b.n	8002b34 <TM_GPS_Update+0x38>
		TM_GPS_INT_Do(&gpsUart.gpsData, (char)gpsUart.GPS_DmaBuf[i]);
 8002b0c:	4a15      	ldr	r2, [pc, #84]	; (8002b64 <TM_GPS_Update+0x68>)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4413      	add	r3, r2
 8002b12:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	4619      	mov	r1, r3
 8002b1a:	4812      	ldr	r0, [pc, #72]	; (8002b64 <TM_GPS_Update+0x68>)
 8002b1c:	f000 f8de 	bl	8002cdc <TM_GPS_INT_Do>
		if (gpsUart.gpsData.Status == TM_GPS_Result_NewData) {
 8002b20:	4b10      	ldr	r3, [pc, #64]	; (8002b64 <TM_GPS_Update+0x68>)
 8002b22:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <TM_GPS_Update+0x32>
//			return gps.Status;
//			gps->Status = TM_GPS_Result_OldData;
			result = TM_GPS_Result_NewData;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	70fb      	strb	r3, [r7, #3]
	for(int i=0; i<GPS_DMA_BUF_SIZE; i++){
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	3301      	adds	r3, #1
 8002b32:	607b      	str	r3, [r7, #4]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002b3a:	dbe7      	blt.n	8002b0c <TM_GPS_Update+0x10>
		}
	}
//	}
	
	if (TM_GPS_FirstTime) {
 8002b3c:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <TM_GPS_Update+0x6c>)
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d005      	beq.n	8002b50 <TM_GPS_Update+0x54>
		/* No any valid data, return First Data Waiting */
		/* Returning only after power up and calling when no all data is received */
		TM_GPS_INT_ReturnWithStatus(&gpsUart.gpsData, TM_GPS_Result_FirstDataWaiting);
 8002b44:	4b07      	ldr	r3, [pc, #28]	; (8002b64 <TM_GPS_Update+0x68>)
 8002b46:	2202      	movs	r2, #2
 8002b48:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	e004      	b.n	8002b5a <TM_GPS_Update+0x5e>
	}
	
	/* We have old data */
	TM_GPS_INT_ReturnWithStatus(&gpsUart.gpsData, TM_GPS_Result_OldData);
 8002b50:	4b04      	ldr	r3, [pc, #16]	; (8002b64 <TM_GPS_Update+0x68>)
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 8002b58:	2301      	movs	r3, #1

	return result;
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3708      	adds	r7, #8
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	200005e0 	.word	0x200005e0
 8002b68:	200004b0 	.word	0x200004b0

08002b6c <TM_GPS_ConvertSpeed>:
	
	return temp;										/* Return pointer */
}
#endif

float TM_GPS_ConvertSpeed(float SpeedInKnots, TM_GPS_Speed_t toSpeed) {
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	ed87 0a01 	vstr	s0, [r7, #4]
 8002b76:	4603      	mov	r3, r0
 8002b78:	70fb      	strb	r3, [r7, #3]
	switch ((uint8_t)toSpeed) {
 8002b7a:	78fb      	ldrb	r3, [r7, #3]
 8002b7c:	2b0e      	cmp	r3, #14
 8002b7e:	f200 8086 	bhi.w	8002c8e <TM_GPS_ConvertSpeed+0x122>
 8002b82:	a201      	add	r2, pc, #4	; (adr r2, 8002b88 <TM_GPS_ConvertSpeed+0x1c>)
 8002b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b88:	08002bc5 	.word	0x08002bc5
 8002b8c:	08002bd3 	.word	0x08002bd3
 8002b90:	08002be1 	.word	0x08002be1
 8002b94:	08002bef 	.word	0x08002bef
 8002b98:	08002bfd 	.word	0x08002bfd
 8002b9c:	08002c0b 	.word	0x08002c0b
 8002ba0:	08002c19 	.word	0x08002c19
 8002ba4:	08002c27 	.word	0x08002c27
 8002ba8:	08002c35 	.word	0x08002c35
 8002bac:	08002c43 	.word	0x08002c43
 8002bb0:	08002c51 	.word	0x08002c51
 8002bb4:	08002c5f 	.word	0x08002c5f
 8002bb8:	08002c6d 	.word	0x08002c6d
 8002bbc:	08002c7b 	.word	0x08002c7b
 8002bc0:	08002c89 	.word	0x08002c89
		/* Metric */
		case TM_GPS_Speed_KilometerPerSecond:	return SpeedInKnots * 0.000514f;
 8002bc4:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bc8:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002ca0 <TM_GPS_ConvertSpeed+0x134>
 8002bcc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bd0:	e05f      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		case TM_GPS_Speed_MeterPerSecond: 		return SpeedInKnots * 0.5144f;
 8002bd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bd6:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8002ca4 <TM_GPS_ConvertSpeed+0x138>
 8002bda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bde:	e058      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		case TM_GPS_Speed_KilometerPerHour:	 	return SpeedInKnots * 1.852f;
 8002be0:	edd7 7a01 	vldr	s15, [r7, #4]
 8002be4:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8002ca8 <TM_GPS_ConvertSpeed+0x13c>
 8002be8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bec:	e051      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		case TM_GPS_Speed_MeterPerMinute: 		return SpeedInKnots * 30.87f;
 8002bee:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bf2:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8002cac <TM_GPS_ConvertSpeed+0x140>
 8002bf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bfa:	e04a      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		
		/* Imperial */
		case TM_GPS_Speed_MilePerSecond: 		return SpeedInKnots * 0.0003197f;
 8002bfc:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c00:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002cb0 <TM_GPS_ConvertSpeed+0x144>
 8002c04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c08:	e043      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		case TM_GPS_Speed_MilePerHour: 			return SpeedInKnots * 1.151f;
 8002c0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c0e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002cb4 <TM_GPS_ConvertSpeed+0x148>
 8002c12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c16:	e03c      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		case TM_GPS_Speed_FootPerSecond: 		return SpeedInKnots * 1.688f;
 8002c18:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c1c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002cb8 <TM_GPS_ConvertSpeed+0x14c>
 8002c20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c24:	e035      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		case TM_GPS_Speed_FootPerMinute: 		return SpeedInKnots * 101.3f;
 8002c26:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c2a:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002cbc <TM_GPS_ConvertSpeed+0x150>
 8002c2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c32:	e02e      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		
		/* For Runners and Joggers */
		case TM_GPS_Speed_MinutePerKilometer: 	return SpeedInKnots * 32.4f;
 8002c34:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c38:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002cc0 <TM_GPS_ConvertSpeed+0x154>
 8002c3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c40:	e027      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		case TM_GPS_Speed_SecondPerKilometer: 	return SpeedInKnots * 1944.0f;
 8002c42:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c46:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002cc4 <TM_GPS_ConvertSpeed+0x158>
 8002c4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c4e:	e020      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		case TM_GPS_Speed_SecondPer100Meters: 	return SpeedInKnots * 194.4f;
 8002c50:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c54:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002cc8 <TM_GPS_ConvertSpeed+0x15c>
 8002c58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c5c:	e019      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		case TM_GPS_Speed_MinutePerMile: 		return SpeedInKnots * 52.14f;
 8002c5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c62:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002ccc <TM_GPS_ConvertSpeed+0x160>
 8002c66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c6a:	e012      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		case TM_GPS_Speed_SecondPerMile: 		return SpeedInKnots * 3128.0f;
 8002c6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c70:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8002cd0 <TM_GPS_ConvertSpeed+0x164>
 8002c74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c78:	e00b      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		case TM_GPS_Speed_SecondPer100Yards: 	return SpeedInKnots * 177.7f;
 8002c7a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c7e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002cd4 <TM_GPS_ConvertSpeed+0x168>
 8002c82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c86:	e004      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		
		/* Nautical */
		case TM_GPS_Speed_SeaMilePerHour: 		return SpeedInKnots * 1.0f;
 8002c88:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c8c:	e001      	b.n	8002c92 <TM_GPS_ConvertSpeed+0x126>
		default:
			return 0;
 8002c8e:	eddf 7a12 	vldr	s15, [pc, #72]	; 8002cd8 <TM_GPS_ConvertSpeed+0x16c>
	}
}
 8002c92:	eeb0 0a67 	vmov.f32	s0, s15
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr
 8002ca0:	3a06bdf5 	.word	0x3a06bdf5
 8002ca4:	3f03afb8 	.word	0x3f03afb8
 8002ca8:	3fed0e56 	.word	0x3fed0e56
 8002cac:	41f6f5c3 	.word	0x41f6f5c3
 8002cb0:	39a79d68 	.word	0x39a79d68
 8002cb4:	3f9353f8 	.word	0x3f9353f8
 8002cb8:	3fd81062 	.word	0x3fd81062
 8002cbc:	42ca999a 	.word	0x42ca999a
 8002cc0:	4201999a 	.word	0x4201999a
 8002cc4:	44f30000 	.word	0x44f30000
 8002cc8:	43426666 	.word	0x43426666
 8002ccc:	42508f5c 	.word	0x42508f5c
 8002cd0:	45438000 	.word	0x45438000
 8002cd4:	4331b333 	.word	0x4331b333
 8002cd8:	00000000 	.word	0x00000000

08002cdc <TM_GPS_INT_Do>:
		Distance_Data->Bearing += 360;
	}
}

/* Private */
TM_GPS_Result_t TM_GPS_INT_Do(TM_GPS_t* GPS_Data, char c) {
 8002cdc:	b590      	push	{r4, r7, lr}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	70fb      	strb	r3, [r7, #3]
	if (TM_GPS_INT_FlagsOk(GPS_Data)) {
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f001 f847 	bl	8003d7c <TM_GPS_INT_FlagsOk>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d006      	beq.n	8002d02 <TM_GPS_INT_Do+0x26>
		TM_GPS_INT_ClearFlags(GPS_Data);				/* Data were valid before, new data are coming, not new anymore */
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f001 f86f 	bl	8003dd8 <TM_GPS_INT_ClearFlags>
		GPS_Data->Status = TM_GPS_Result_OldData;		/* Data were "new" on last call, now are only "Old data", no NEW data */
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
	}
	if (c == '$') {										/* Start of string detected */
 8002d02:	78fb      	ldrb	r3, [r7, #3]
 8002d04:	2b24      	cmp	r3, #36	; 0x24
 8002d06:	d116      	bne.n	8002d36 <TM_GPS_INT_Do+0x5a>
		TM_GPS_Star = 0;								/* Star detection reset */
 8002d08:	4b5d      	ldr	r3, [pc, #372]	; (8002e80 <TM_GPS_INT_Do+0x1a4>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	701a      	strb	r2, [r3, #0]
		TM_GPS_CRC = 0;									/* Reset CRC */
 8002d0e:	4b5d      	ldr	r3, [pc, #372]	; (8002e84 <TM_GPS_INT_Do+0x1a8>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	701a      	strb	r2, [r3, #0]
		GPS_Term_Number = 0;							/* First term in new statement */
 8002d14:	4b5c      	ldr	r3, [pc, #368]	; (8002e88 <TM_GPS_INT_Do+0x1ac>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	701a      	strb	r2, [r3, #0]
		GPS_Term_Pos = 0;								/* At position 0 of a first term */
 8002d1a:	4b5c      	ldr	r3, [pc, #368]	; (8002e8c <TM_GPS_INT_Do+0x1b0>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	701a      	strb	r2, [r3, #0]
		GPS_Term[GPS_Term_Pos++] = c;					/* Add character to first term */
 8002d20:	4b5a      	ldr	r3, [pc, #360]	; (8002e8c <TM_GPS_INT_Do+0x1b0>)
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	1c5a      	adds	r2, r3, #1
 8002d26:	b2d1      	uxtb	r1, r2
 8002d28:	4a58      	ldr	r2, [pc, #352]	; (8002e8c <TM_GPS_INT_Do+0x1b0>)
 8002d2a:	7011      	strb	r1, [r2, #0]
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	4a58      	ldr	r2, [pc, #352]	; (8002e90 <TM_GPS_INT_Do+0x1b4>)
 8002d30:	78fb      	ldrb	r3, [r7, #3]
 8002d32:	5453      	strb	r3, [r2, r1]
 8002d34:	e09b      	b.n	8002e6e <TM_GPS_INT_Do+0x192>
	} else if (c == ',') {
 8002d36:	78fb      	ldrb	r3, [r7, #3]
 8002d38:	2b2c      	cmp	r3, #44	; 0x2c
 8002d3a:	d120      	bne.n	8002d7e <TM_GPS_INT_Do+0xa2>
		TM_GPS_INT_Add2CRC(c);							/* Add to parity */
 8002d3c:	4b51      	ldr	r3, [pc, #324]	; (8002e84 <TM_GPS_INT_Do+0x1a8>)
 8002d3e:	781a      	ldrb	r2, [r3, #0]
 8002d40:	78fb      	ldrb	r3, [r7, #3]
 8002d42:	4053      	eors	r3, r2
 8002d44:	b2da      	uxtb	r2, r3
 8002d46:	4b4f      	ldr	r3, [pc, #316]	; (8002e84 <TM_GPS_INT_Do+0x1a8>)
 8002d48:	701a      	strb	r2, [r3, #0]
		GPS_Term[GPS_Term_Pos++] = 0;					/* End of term */
 8002d4a:	4b50      	ldr	r3, [pc, #320]	; (8002e8c <TM_GPS_INT_Do+0x1b0>)
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	1c5a      	adds	r2, r3, #1
 8002d50:	b2d1      	uxtb	r1, r2
 8002d52:	4a4e      	ldr	r2, [pc, #312]	; (8002e8c <TM_GPS_INT_Do+0x1b0>)
 8002d54:	7011      	strb	r1, [r2, #0]
 8002d56:	461a      	mov	r2, r3
 8002d58:	4b4d      	ldr	r3, [pc, #308]	; (8002e90 <TM_GPS_INT_Do+0x1b4>)
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	5499      	strb	r1, [r3, r2]
		TM_GPS_INT_CheckEmpty(GPS_Data);				/* Check if term is empty */
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f001 f85e 	bl	8003e20 <TM_GPS_INT_CheckEmpty>
		TM_GPS_INT_CheckTerm(GPS_Data);					/* Check term */
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f000 f89f 	bl	8002ea8 <TM_GPS_INT_CheckTerm>
		GPS_Term_Number++;								/* Increase term number */
 8002d6a:	4b47      	ldr	r3, [pc, #284]	; (8002e88 <TM_GPS_INT_Do+0x1ac>)
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	4b45      	ldr	r3, [pc, #276]	; (8002e88 <TM_GPS_INT_Do+0x1ac>)
 8002d74:	701a      	strb	r2, [r3, #0]
		GPS_Term_Pos = 0;								/* At position 0 of a first term */
 8002d76:	4b45      	ldr	r3, [pc, #276]	; (8002e8c <TM_GPS_INT_Do+0x1b0>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	701a      	strb	r2, [r3, #0]
 8002d7c:	e077      	b.n	8002e6e <TM_GPS_INT_Do+0x192>
	} else if (c == '\n') {
 8002d7e:	78fb      	ldrb	r3, [r7, #3]
 8002d80:	2b0a      	cmp	r3, #10
 8002d82:	d113      	bne.n	8002dac <TM_GPS_INT_Do+0xd0>
		GPS_Term_Number = 0;							/* Reset term number */
 8002d84:	4b40      	ldr	r3, [pc, #256]	; (8002e88 <TM_GPS_INT_Do+0x1ac>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	701a      	strb	r2, [r3, #0]
#ifndef GPS_DISABLE_GPGSV
		/* Check for GPGSV statement */
		if (TM_GPS_Statement == GPS_GPGSV && GPGSV_StatementsCount == GPSGV_StatementNumber) {
 8002d8a:	4b42      	ldr	r3, [pc, #264]	; (8002e94 <TM_GPS_INT_Do+0x1b8>)
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	2b03      	cmp	r3, #3
 8002d90:	d16d      	bne.n	8002e6e <TM_GPS_INT_Do+0x192>
 8002d92:	4b41      	ldr	r3, [pc, #260]	; (8002e98 <TM_GPS_INT_Do+0x1bc>)
 8002d94:	781a      	ldrb	r2, [r3, #0]
 8002d96:	4b41      	ldr	r3, [pc, #260]	; (8002e9c <TM_GPS_INT_Do+0x1c0>)
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d167      	bne.n	8002e6e <TM_GPS_INT_Do+0x192>
			TM_GPS_INT_SetFlag(GPS_FLAG_SATSDESC);		/* Set flag */
 8002d9e:	4b40      	ldr	r3, [pc, #256]	; (8002ea0 <TM_GPS_INT_Do+0x1c4>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002da6:	4a3e      	ldr	r2, [pc, #248]	; (8002ea0 <TM_GPS_INT_Do+0x1c4>)
 8002da8:	6013      	str	r3, [r2, #0]
 8002daa:	e060      	b.n	8002e6e <TM_GPS_INT_Do+0x192>
		}
#endif
	} else if (c == '\r') {
 8002dac:	78fb      	ldrb	r3, [r7, #3]
 8002dae:	2b0d      	cmp	r3, #13
 8002db0:	d128      	bne.n	8002e04 <TM_GPS_INT_Do+0x128>
		GPS_Term[GPS_Term_Pos++] = 0;					/* End of character string */
 8002db2:	4b36      	ldr	r3, [pc, #216]	; (8002e8c <TM_GPS_INT_Do+0x1b0>)
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	1c5a      	adds	r2, r3, #1
 8002db8:	b2d1      	uxtb	r1, r2
 8002dba:	4a34      	ldr	r2, [pc, #208]	; (8002e8c <TM_GPS_INT_Do+0x1b0>)
 8002dbc:	7011      	strb	r1, [r2, #0]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	4b33      	ldr	r3, [pc, #204]	; (8002e90 <TM_GPS_INT_Do+0x1b4>)
 8002dc2:	2100      	movs	r1, #0
 8002dc4:	5499      	strb	r1, [r3, r2]
		TM_GPS_CRC_Received = TM_GPS_INT_Hex2Dec(GPS_Term[0]) * 16 + TM_GPS_INT_Hex2Dec(GPS_Term[1]);	/* Between * and \r are 2 characters of Checksum */
 8002dc6:	4b32      	ldr	r3, [pc, #200]	; (8002e90 <TM_GPS_INT_Do+0x1b4>)
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f000 ffac 	bl	8003d28 <TM_GPS_INT_Hex2Dec>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	011b      	lsls	r3, r3, #4
 8002dd4:	b2dc      	uxtb	r4, r3
 8002dd6:	4b2e      	ldr	r3, [pc, #184]	; (8002e90 <TM_GPS_INT_Do+0x1b4>)
 8002dd8:	785b      	ldrb	r3, [r3, #1]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f000 ffa4 	bl	8003d28 <TM_GPS_INT_Hex2Dec>
 8002de0:	4603      	mov	r3, r0
 8002de2:	4423      	add	r3, r4
 8002de4:	b2da      	uxtb	r2, r3
 8002de6:	4b2f      	ldr	r3, [pc, #188]	; (8002ea4 <TM_GPS_INT_Do+0x1c8>)
 8002de8:	701a      	strb	r2, [r3, #0]
		if (TM_GPS_CRC_Received != TM_GPS_CRC) {		/* CRC is not OK, data failed somewhere */			
 8002dea:	4b2e      	ldr	r3, [pc, #184]	; (8002ea4 <TM_GPS_INT_Do+0x1c8>)
 8002dec:	781a      	ldrb	r2, [r3, #0]
 8002dee:	4b25      	ldr	r3, [pc, #148]	; (8002e84 <TM_GPS_INT_Do+0x1a8>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d002      	beq.n	8002dfc <TM_GPS_INT_Do+0x120>
			TM_GPS_INT_ClearFlags(GPS_Data);			/* Clear all flags */
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 ffee 	bl	8003dd8 <TM_GPS_INT_ClearFlags>
		}
		GPS_Term_Number = 0;							/* Reset term number */
 8002dfc:	4b22      	ldr	r3, [pc, #136]	; (8002e88 <TM_GPS_INT_Do+0x1ac>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	701a      	strb	r2, [r3, #0]
 8002e02:	e034      	b.n	8002e6e <TM_GPS_INT_Do+0x192>
	} else if (c == '*') {
 8002e04:	78fb      	ldrb	r3, [r7, #3]
 8002e06:	2b2a      	cmp	r3, #42	; 0x2a
 8002e08:	d11c      	bne.n	8002e44 <TM_GPS_INT_Do+0x168>
		TM_GPS_Star = 1;								/* Star detected */
 8002e0a:	4b1d      	ldr	r3, [pc, #116]	; (8002e80 <TM_GPS_INT_Do+0x1a4>)
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	701a      	strb	r2, [r3, #0]
		GPS_Term[GPS_Term_Pos++] = 0;					/* Add 0 at the end */
 8002e10:	4b1e      	ldr	r3, [pc, #120]	; (8002e8c <TM_GPS_INT_Do+0x1b0>)
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	1c5a      	adds	r2, r3, #1
 8002e16:	b2d1      	uxtb	r1, r2
 8002e18:	4a1c      	ldr	r2, [pc, #112]	; (8002e8c <TM_GPS_INT_Do+0x1b0>)
 8002e1a:	7011      	strb	r1, [r2, #0]
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	4b1c      	ldr	r3, [pc, #112]	; (8002e90 <TM_GPS_INT_Do+0x1b4>)
 8002e20:	2100      	movs	r1, #0
 8002e22:	5499      	strb	r1, [r3, r2]
		TM_GPS_INT_CheckEmpty(GPS_Data);				/* Check empty */
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f000 fffb 	bl	8003e20 <TM_GPS_INT_CheckEmpty>
		TM_GPS_INT_CheckTerm(GPS_Data);					/* Check term */		
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 f83c 	bl	8002ea8 <TM_GPS_INT_CheckTerm>
		GPS_Term_Number++;								/* Increase term number */
 8002e30:	4b15      	ldr	r3, [pc, #84]	; (8002e88 <TM_GPS_INT_Do+0x1ac>)
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	3301      	adds	r3, #1
 8002e36:	b2da      	uxtb	r2, r3
 8002e38:	4b13      	ldr	r3, [pc, #76]	; (8002e88 <TM_GPS_INT_Do+0x1ac>)
 8002e3a:	701a      	strb	r2, [r3, #0]
		GPS_Term_Pos = 0;								/* At position 0 of a first term */
 8002e3c:	4b13      	ldr	r3, [pc, #76]	; (8002e8c <TM_GPS_INT_Do+0x1b0>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	701a      	strb	r2, [r3, #0]
 8002e42:	e014      	b.n	8002e6e <TM_GPS_INT_Do+0x192>
	} else {
		/* Other characters detected */
		if (!TM_GPS_Star) {								/* If star is not detected yet */
 8002e44:	4b0e      	ldr	r3, [pc, #56]	; (8002e80 <TM_GPS_INT_Do+0x1a4>)
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d106      	bne.n	8002e5a <TM_GPS_INT_Do+0x17e>
			TM_GPS_INT_Add2CRC(c);						/* Add to parity */
 8002e4c:	4b0d      	ldr	r3, [pc, #52]	; (8002e84 <TM_GPS_INT_Do+0x1a8>)
 8002e4e:	781a      	ldrb	r2, [r3, #0]
 8002e50:	78fb      	ldrb	r3, [r7, #3]
 8002e52:	4053      	eors	r3, r2
 8002e54:	b2da      	uxtb	r2, r3
 8002e56:	4b0b      	ldr	r3, [pc, #44]	; (8002e84 <TM_GPS_INT_Do+0x1a8>)
 8002e58:	701a      	strb	r2, [r3, #0]
		}
		GPS_Term[GPS_Term_Pos++] = c;					/* Add to term */
 8002e5a:	4b0c      	ldr	r3, [pc, #48]	; (8002e8c <TM_GPS_INT_Do+0x1b0>)
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	1c5a      	adds	r2, r3, #1
 8002e60:	b2d1      	uxtb	r1, r2
 8002e62:	4a0a      	ldr	r2, [pc, #40]	; (8002e8c <TM_GPS_INT_Do+0x1b0>)
 8002e64:	7011      	strb	r1, [r2, #0]
 8002e66:	4619      	mov	r1, r3
 8002e68:	4a09      	ldr	r2, [pc, #36]	; (8002e90 <TM_GPS_INT_Do+0x1b4>)
 8002e6a:	78fb      	ldrb	r3, [r7, #3]
 8002e6c:	5453      	strb	r3, [r2, r1]
	}
	return TM_GPS_INT_Return(GPS_Data);					/* Return current GPS status */
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f000 fe44 	bl	8003afc <TM_GPS_INT_Return>
 8002e74:	4603      	mov	r3, r0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	370c      	adds	r7, #12
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd90      	pop	{r4, r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	2000037f 	.word	0x2000037f
 8002e84:	2000037d 	.word	0x2000037d
 8002e88:	2000037b 	.word	0x2000037b
 8002e8c:	2000037c 	.word	0x2000037c
 8002e90:	2000036c 	.word	0x2000036c
 8002e94:	20000000 	.word	0x20000000
 8002e98:	200004bb 	.word	0x200004bb
 8002e9c:	200004bc 	.word	0x200004bc
 8002ea0:	20000380 	.word	0x20000380
 8002ea4:	2000037e 	.word	0x2000037e

08002ea8 <TM_GPS_INT_CheckTerm>:

void TM_GPS_INT_CheckTerm(TM_GPS_t* GPS_Data) {
 8002ea8:	b5b0      	push	{r4, r5, r7, lr}
 8002eaa:	ed2d 8b02 	vpush	{d8}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
	uint32_t temp;
#ifndef GPS_DISABLE_GPGSA
	static uint8_t ids_count = 0;
#endif
	uint8_t count, i;
	if (GPS_Term_Number == 0) {
 8002eb4:	48cb      	ldr	r0, [pc, #812]	; (80031e4 <TM_GPS_INT_CheckTerm+0x33c>)
 8002eb6:	7800      	ldrb	r0, [r0, #0]
 8002eb8:	2800      	cmp	r0, #0
 8002eba:	d134      	bne.n	8002f26 <TM_GPS_INT_CheckTerm+0x7e>
		/* Statement indicator */
		if (TM_GPS_INT_StringStartsWith(GPS_Term, "$GPGGA")) {
 8002ebc:	49ca      	ldr	r1, [pc, #808]	; (80031e8 <TM_GPS_INT_CheckTerm+0x340>)
 8002ebe:	48cb      	ldr	r0, [pc, #812]	; (80031ec <TM_GPS_INT_CheckTerm+0x344>)
 8002ec0:	f000 fecc 	bl	8003c5c <TM_GPS_INT_StringStartsWith>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d003      	beq.n	8002ed2 <TM_GPS_INT_CheckTerm+0x2a>
			TM_GPS_Statement = GPS_GPGGA;
 8002eca:	4bc9      	ldr	r3, [pc, #804]	; (80031f0 <TM_GPS_INT_CheckTerm+0x348>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	701a      	strb	r2, [r3, #0]
 8002ed0:	e023      	b.n	8002f1a <TM_GPS_INT_CheckTerm+0x72>
		} else if (TM_GPS_INT_StringStartsWith(GPS_Term, "$GPRMC")) {
 8002ed2:	49c8      	ldr	r1, [pc, #800]	; (80031f4 <TM_GPS_INT_CheckTerm+0x34c>)
 8002ed4:	48c5      	ldr	r0, [pc, #788]	; (80031ec <TM_GPS_INT_CheckTerm+0x344>)
 8002ed6:	f000 fec1 	bl	8003c5c <TM_GPS_INT_StringStartsWith>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d003      	beq.n	8002ee8 <TM_GPS_INT_CheckTerm+0x40>
			TM_GPS_Statement = GPS_GPRMC;
 8002ee0:	4bc3      	ldr	r3, [pc, #780]	; (80031f0 <TM_GPS_INT_CheckTerm+0x348>)
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	701a      	strb	r2, [r3, #0]
 8002ee6:	e018      	b.n	8002f1a <TM_GPS_INT_CheckTerm+0x72>
		} else if (TM_GPS_INT_StringStartsWith(GPS_Term, "$GPGSA")) {
 8002ee8:	49c3      	ldr	r1, [pc, #780]	; (80031f8 <TM_GPS_INT_CheckTerm+0x350>)
 8002eea:	48c0      	ldr	r0, [pc, #768]	; (80031ec <TM_GPS_INT_CheckTerm+0x344>)
 8002eec:	f000 feb6 	bl	8003c5c <TM_GPS_INT_StringStartsWith>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d003      	beq.n	8002efe <TM_GPS_INT_CheckTerm+0x56>
			TM_GPS_Statement = GPS_GPGSA;
 8002ef6:	4bbe      	ldr	r3, [pc, #760]	; (80031f0 <TM_GPS_INT_CheckTerm+0x348>)
 8002ef8:	2202      	movs	r2, #2
 8002efa:	701a      	strb	r2, [r3, #0]
 8002efc:	e00d      	b.n	8002f1a <TM_GPS_INT_CheckTerm+0x72>
		} else if (TM_GPS_INT_StringStartsWith(GPS_Term, "$GPGSV")) {
 8002efe:	49bf      	ldr	r1, [pc, #764]	; (80031fc <TM_GPS_INT_CheckTerm+0x354>)
 8002f00:	48ba      	ldr	r0, [pc, #744]	; (80031ec <TM_GPS_INT_CheckTerm+0x344>)
 8002f02:	f000 feab 	bl	8003c5c <TM_GPS_INT_StringStartsWith>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d003      	beq.n	8002f14 <TM_GPS_INT_CheckTerm+0x6c>
			TM_GPS_Statement = GPS_GPGSV;
 8002f0c:	4bb8      	ldr	r3, [pc, #736]	; (80031f0 <TM_GPS_INT_CheckTerm+0x348>)
 8002f0e:	2203      	movs	r2, #3
 8002f10:	701a      	strb	r2, [r3, #0]
 8002f12:	e002      	b.n	8002f1a <TM_GPS_INT_CheckTerm+0x72>
		} else {
			TM_GPS_Statement = GPS_ERR;
 8002f14:	4bb6      	ldr	r3, [pc, #728]	; (80031f0 <TM_GPS_INT_CheckTerm+0x348>)
 8002f16:	2204      	movs	r2, #4
 8002f18:	701a      	strb	r2, [r3, #0]
		}
		
		strcpy(GPS_Statement_Name, GPS_Term);			/* Copy term to variable */
 8002f1a:	49b4      	ldr	r1, [pc, #720]	; (80031ec <TM_GPS_INT_CheckTerm+0x344>)
 8002f1c:	48b8      	ldr	r0, [pc, #736]	; (8003200 <TM_GPS_INT_CheckTerm+0x358>)
 8002f1e:	f018 fa0f 	bl	801b340 <strcpy>
 8002f22:	f000 bdd1 	b.w	8003ac8 <TM_GPS_INT_CheckTerm+0xc20>
			}
		}
	}
#endif
	
	switch (GPS_CONCAT(TM_GPS_Statement, GPS_Term_Number)) {
 8002f26:	48b2      	ldr	r0, [pc, #712]	; (80031f0 <TM_GPS_INT_CheckTerm+0x348>)
 8002f28:	7800      	ldrb	r0, [r0, #0]
 8002f2a:	0140      	lsls	r0, r0, #5
 8002f2c:	4dad      	ldr	r5, [pc, #692]	; (80031e4 <TM_GPS_INT_CheckTerm+0x33c>)
 8002f2e:	782d      	ldrb	r5, [r5, #0]
 8002f30:	4328      	orrs	r0, r5
 8002f32:	3801      	subs	r0, #1
 8002f34:	2862      	cmp	r0, #98	; 0x62
 8002f36:	f200 852f 	bhi.w	8003998 <TM_GPS_INT_CheckTerm+0xaf0>
 8002f3a:	a501      	add	r5, pc, #4	; (adr r5, 8002f40 <TM_GPS_INT_CheckTerm+0x98>)
 8002f3c:	f855 f020 	ldr.w	pc, [r5, r0, lsl #2]
 8002f40:	080034e9 	.word	0x080034e9
 8002f44:	080030cd 	.word	0x080030cd
 8002f48:	080031bb 	.word	0x080031bb
 8002f4c:	08003219 	.word	0x08003219
 8002f50:	08003307 	.word	0x08003307
 8002f54:	08003351 	.word	0x08003351
 8002f58:	0800332f 	.word	0x0800332f
 8002f5c:	08003999 	.word	0x08003999
 8002f60:	08003373 	.word	0x08003373
 8002f64:	08003999 	.word	0x08003999
 8002f68:	08003999 	.word	0x08003999
 8002f6c:	08003999 	.word	0x08003999
 8002f70:	08003999 	.word	0x08003999
 8002f74:	08003999 	.word	0x08003999
 8002f78:	08003999 	.word	0x08003999
 8002f7c:	08003999 	.word	0x08003999
 8002f80:	08003999 	.word	0x08003999
 8002f84:	08003999 	.word	0x08003999
 8002f88:	08003999 	.word	0x08003999
 8002f8c:	08003999 	.word	0x08003999
 8002f90:	08003999 	.word	0x08003999
 8002f94:	08003999 	.word	0x08003999
 8002f98:	08003999 	.word	0x08003999
 8002f9c:	08003999 	.word	0x08003999
 8002fa0:	08003999 	.word	0x08003999
 8002fa4:	08003999 	.word	0x08003999
 8002fa8:	08003999 	.word	0x08003999
 8002fac:	08003999 	.word	0x08003999
 8002fb0:	08003999 	.word	0x08003999
 8002fb4:	08003999 	.word	0x08003999
 8002fb8:	08003999 	.word	0x08003999
 8002fbc:	08003999 	.word	0x08003999
 8002fc0:	08003999 	.word	0x08003999
 8002fc4:	080036df 	.word	0x080036df
 8002fc8:	08003999 	.word	0x08003999
 8002fcc:	08003999 	.word	0x08003999
 8002fd0:	08003999 	.word	0x08003999
 8002fd4:	08003999 	.word	0x08003999
 8002fd8:	080035a7 	.word	0x080035a7
 8002fdc:	08003703 	.word	0x08003703
 8002fe0:	08003645 	.word	0x08003645
 8002fe4:	08003999 	.word	0x08003999
 8002fe8:	08003999 	.word	0x08003999
 8002fec:	08003999 	.word	0x08003999
 8002ff0:	08003999 	.word	0x08003999
 8002ff4:	08003999 	.word	0x08003999
 8002ff8:	08003999 	.word	0x08003999
 8002ffc:	08003999 	.word	0x08003999
 8003000:	08003999 	.word	0x08003999
 8003004:	08003999 	.word	0x08003999
 8003008:	08003999 	.word	0x08003999
 800300c:	08003999 	.word	0x08003999
 8003010:	08003999 	.word	0x08003999
 8003014:	08003999 	.word	0x08003999
 8003018:	08003999 	.word	0x08003999
 800301c:	08003999 	.word	0x08003999
 8003020:	08003999 	.word	0x08003999
 8003024:	08003999 	.word	0x08003999
 8003028:	08003999 	.word	0x08003999
 800302c:	08003999 	.word	0x08003999
 8003030:	08003999 	.word	0x08003999
 8003034:	08003999 	.word	0x08003999
 8003038:	08003999 	.word	0x08003999
 800303c:	08003999 	.word	0x08003999
 8003040:	08003999 	.word	0x08003999
 8003044:	08003905 	.word	0x08003905
 8003048:	08003929 	.word	0x08003929
 800304c:	08003929 	.word	0x08003929
 8003050:	08003929 	.word	0x08003929
 8003054:	08003929 	.word	0x08003929
 8003058:	08003929 	.word	0x08003929
 800305c:	08003929 	.word	0x08003929
 8003060:	08003929 	.word	0x08003929
 8003064:	08003929 	.word	0x08003929
 8003068:	08003929 	.word	0x08003929
 800306c:	08003929 	.word	0x08003929
 8003070:	08003929 	.word	0x08003929
 8003074:	08003929 	.word	0x08003929
 8003078:	08003811 	.word	0x08003811
 800307c:	0800377d 	.word	0x0800377d
 8003080:	0800388b 	.word	0x0800388b
 8003084:	08003999 	.word	0x08003999
 8003088:	08003999 	.word	0x08003999
 800308c:	08003999 	.word	0x08003999
 8003090:	08003999 	.word	0x08003999
 8003094:	08003999 	.word	0x08003999
 8003098:	08003999 	.word	0x08003999
 800309c:	08003999 	.word	0x08003999
 80030a0:	08003999 	.word	0x08003999
 80030a4:	08003999 	.word	0x08003999
 80030a8:	08003999 	.word	0x08003999
 80030ac:	08003999 	.word	0x08003999
 80030b0:	08003999 	.word	0x08003999
 80030b4:	08003999 	.word	0x08003999
 80030b8:	08003999 	.word	0x08003999
 80030bc:	08003999 	.word	0x08003999
 80030c0:	08003999 	.word	0x08003999
 80030c4:	08003999 	.word	0x08003999
 80030c8:	08003975 	.word	0x08003975
#ifndef GPS_DISABLE_GPGGA
		case GPS_POS_LATITUDE:	/* GPGGA */
			/* Convert latitude */
			count = TM_GPS_INT_Atoi(GPS_Term, &temp);
 80030cc:	f107 0308 	add.w	r3, r7, #8
 80030d0:	4619      	mov	r1, r3
 80030d2:	4846      	ldr	r0, [pc, #280]	; (80031ec <TM_GPS_INT_CheckTerm+0x344>)
 80030d4:	f000 fddf 	bl	8003c96 <TM_GPS_INT_Atoi>
 80030d8:	4603      	mov	r3, r0
 80030da:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.Latitude = temp / 100;
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	4a49      	ldr	r2, [pc, #292]	; (8003204 <TM_GPS_INT_CheckTerm+0x35c>)
 80030e0:	fba2 2303 	umull	r2, r3, r2, r3
 80030e4:	095b      	lsrs	r3, r3, #5
 80030e6:	4618      	mov	r0, r3
 80030e8:	f7fd fa1c 	bl	8000524 <__aeabi_ui2d>
 80030ec:	4603      	mov	r3, r0
 80030ee:	460c      	mov	r4, r1
 80030f0:	4a45      	ldr	r2, [pc, #276]	; (8003208 <TM_GPS_INT_CheckTerm+0x360>)
 80030f2:	e9c2 3400 	strd	r3, r4, [r2]
			TM_GPS_INT_Data.Latitude += (float)(temp % 100) / (float)60;
 80030f6:	4b44      	ldr	r3, [pc, #272]	; (8003208 <TM_GPS_INT_CheckTerm+0x360>)
 80030f8:	e9d3 4500 	ldrd	r4, r5, [r3]
 80030fc:	68ba      	ldr	r2, [r7, #8]
 80030fe:	4b41      	ldr	r3, [pc, #260]	; (8003204 <TM_GPS_INT_CheckTerm+0x35c>)
 8003100:	fba3 1302 	umull	r1, r3, r3, r2
 8003104:	095b      	lsrs	r3, r3, #5
 8003106:	2164      	movs	r1, #100	; 0x64
 8003108:	fb01 f303 	mul.w	r3, r1, r3
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	ee07 3a90 	vmov	s15, r3
 8003112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003116:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 800320c <TM_GPS_INT_CheckTerm+0x364>
 800311a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800311e:	ee16 0a90 	vmov	r0, s13
 8003122:	f7fd fa21 	bl	8000568 <__aeabi_f2d>
 8003126:	4602      	mov	r2, r0
 8003128:	460b      	mov	r3, r1
 800312a:	4620      	mov	r0, r4
 800312c:	4629      	mov	r1, r5
 800312e:	f7fd f8bd 	bl	80002ac <__adddf3>
 8003132:	4603      	mov	r3, r0
 8003134:	460c      	mov	r4, r1
 8003136:	4a34      	ldr	r2, [pc, #208]	; (8003208 <TM_GPS_INT_CheckTerm+0x360>)
 8003138:	e9c2 3400 	strd	r3, r4, [r2]
		
			count = TM_GPS_INT_Atoi(&GPS_Term[++count], &temp);
 800313c:	7bfb      	ldrb	r3, [r7, #15]
 800313e:	3301      	adds	r3, #1
 8003140:	73fb      	strb	r3, [r7, #15]
 8003142:	7bfb      	ldrb	r3, [r7, #15]
 8003144:	4a29      	ldr	r2, [pc, #164]	; (80031ec <TM_GPS_INT_CheckTerm+0x344>)
 8003146:	4413      	add	r3, r2
 8003148:	f107 0208 	add.w	r2, r7, #8
 800314c:	4611      	mov	r1, r2
 800314e:	4618      	mov	r0, r3
 8003150:	f000 fda1 	bl	8003c96 <TM_GPS_INT_Atoi>
 8003154:	4603      	mov	r3, r0
 8003156:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.Latitude += temp / (TM_GPS_INT_Pow(10, count) * 60.0);
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	4618      	mov	r0, r3
 800315c:	f7fd f9e2 	bl	8000524 <__aeabi_ui2d>
 8003160:	4604      	mov	r4, r0
 8003162:	460d      	mov	r5, r1
 8003164:	7bfb      	ldrb	r3, [r7, #15]
 8003166:	4619      	mov	r1, r3
 8003168:	200a      	movs	r0, #10
 800316a:	f000 fdc1 	bl	8003cf0 <TM_GPS_INT_Pow>
 800316e:	4603      	mov	r3, r0
 8003170:	4618      	mov	r0, r3
 8003172:	f7fd f9d7 	bl	8000524 <__aeabi_ui2d>
 8003176:	f04f 0200 	mov.w	r2, #0
 800317a:	4b25      	ldr	r3, [pc, #148]	; (8003210 <TM_GPS_INT_CheckTerm+0x368>)
 800317c:	f7fd fa4c 	bl	8000618 <__aeabi_dmul>
 8003180:	4602      	mov	r2, r0
 8003182:	460b      	mov	r3, r1
 8003184:	4620      	mov	r0, r4
 8003186:	4629      	mov	r1, r5
 8003188:	f7fd fb70 	bl	800086c <__aeabi_ddiv>
 800318c:	4603      	mov	r3, r0
 800318e:	460c      	mov	r4, r1
 8003190:	4618      	mov	r0, r3
 8003192:	4621      	mov	r1, r4
 8003194:	4b1c      	ldr	r3, [pc, #112]	; (8003208 <TM_GPS_INT_CheckTerm+0x360>)
 8003196:	e9d3 3400 	ldrd	r3, r4, [r3]
 800319a:	461a      	mov	r2, r3
 800319c:	4623      	mov	r3, r4
 800319e:	f7fd f885 	bl	80002ac <__adddf3>
 80031a2:	4603      	mov	r3, r0
 80031a4:	460c      	mov	r4, r1
 80031a6:	4a18      	ldr	r2, [pc, #96]	; (8003208 <TM_GPS_INT_CheckTerm+0x360>)
 80031a8:	e9c2 3400 	strd	r3, r4, [r2]
			TM_GPS_INT_SetFlag(GPS_FLAG_LATITUDE);
 80031ac:	4b19      	ldr	r3, [pc, #100]	; (8003214 <TM_GPS_INT_CheckTerm+0x36c>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f043 0301 	orr.w	r3, r3, #1
 80031b4:	4a17      	ldr	r2, [pc, #92]	; (8003214 <TM_GPS_INT_CheckTerm+0x36c>)
 80031b6:	6013      	str	r3, [r2, #0]
			break;
 80031b8:	e3f1      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
		case GPS_POS_NS: /* GPGGA */
			if (GPS_Term[0] == 'S') {
 80031ba:	4b0c      	ldr	r3, [pc, #48]	; (80031ec <TM_GPS_INT_CheckTerm+0x344>)
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	2b53      	cmp	r3, #83	; 0x53
 80031c0:	d108      	bne.n	80031d4 <TM_GPS_INT_CheckTerm+0x32c>
				TM_GPS_INT_Data.Latitude = -TM_GPS_INT_Data.Latitude;	/* South has negative coordinate */
 80031c2:	4b11      	ldr	r3, [pc, #68]	; (8003208 <TM_GPS_INT_CheckTerm+0x360>)
 80031c4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80031c8:	4619      	mov	r1, r3
 80031ca:	f084 4200 	eor.w	r2, r4, #2147483648	; 0x80000000
 80031ce:	4b0e      	ldr	r3, [pc, #56]	; (8003208 <TM_GPS_INT_CheckTerm+0x360>)
 80031d0:	e9c3 1200 	strd	r1, r2, [r3]
			}
			TM_GPS_INT_SetFlag(GPS_FLAG_NS);
 80031d4:	4b0f      	ldr	r3, [pc, #60]	; (8003214 <TM_GPS_INT_CheckTerm+0x36c>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031dc:	4a0d      	ldr	r2, [pc, #52]	; (8003214 <TM_GPS_INT_CheckTerm+0x36c>)
 80031de:	6013      	str	r3, [r2, #0]
			break;
 80031e0:	e3dd      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
 80031e2:	bf00      	nop
 80031e4:	2000037b 	.word	0x2000037b
 80031e8:	0801e820 	.word	0x0801e820
 80031ec:	2000036c 	.word	0x2000036c
 80031f0:	20000000 	.word	0x20000000
 80031f4:	0801e828 	.word	0x0801e828
 80031f8:	0801e830 	.word	0x0801e830
 80031fc:	0801e838 	.word	0x0801e838
 8003200:	200004b4 	.word	0x200004b4
 8003204:	51eb851f 	.word	0x51eb851f
 8003208:	20000388 	.word	0x20000388
 800320c:	42700000 	.word	0x42700000
 8003210:	404e0000 	.word	0x404e0000
 8003214:	20000380 	.word	0x20000380
		case GPS_POS_LONGITUDE: /* GPGGA */
			/* Convert longitude */
			count = TM_GPS_INT_Atoi(GPS_Term, &temp);
 8003218:	f107 0308 	add.w	r3, r7, #8
 800321c:	4619      	mov	r1, r3
 800321e:	48ab      	ldr	r0, [pc, #684]	; (80034cc <TM_GPS_INT_CheckTerm+0x624>)
 8003220:	f000 fd39 	bl	8003c96 <TM_GPS_INT_Atoi>
 8003224:	4603      	mov	r3, r0
 8003226:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.Longitude = temp / 100; /* Degrees */
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	4aa9      	ldr	r2, [pc, #676]	; (80034d0 <TM_GPS_INT_CheckTerm+0x628>)
 800322c:	fba2 2303 	umull	r2, r3, r2, r3
 8003230:	095b      	lsrs	r3, r3, #5
 8003232:	4618      	mov	r0, r3
 8003234:	f7fd f976 	bl	8000524 <__aeabi_ui2d>
 8003238:	4603      	mov	r3, r0
 800323a:	460c      	mov	r4, r1
 800323c:	4aa5      	ldr	r2, [pc, #660]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 800323e:	e9c2 3402 	strd	r3, r4, [r2, #8]
			TM_GPS_INT_Data.Longitude += (float)(temp % 100) / (float)60;
 8003242:	4ba4      	ldr	r3, [pc, #656]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 8003244:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8003248:	68ba      	ldr	r2, [r7, #8]
 800324a:	4ba1      	ldr	r3, [pc, #644]	; (80034d0 <TM_GPS_INT_CheckTerm+0x628>)
 800324c:	fba3 1302 	umull	r1, r3, r3, r2
 8003250:	095b      	lsrs	r3, r3, #5
 8003252:	2164      	movs	r1, #100	; 0x64
 8003254:	fb01 f303 	mul.w	r3, r1, r3
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	ee07 3a90 	vmov	s15, r3
 800325e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003262:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 80034d8 <TM_GPS_INT_CheckTerm+0x630>
 8003266:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800326a:	ee16 0a90 	vmov	r0, s13
 800326e:	f7fd f97b 	bl	8000568 <__aeabi_f2d>
 8003272:	4602      	mov	r2, r0
 8003274:	460b      	mov	r3, r1
 8003276:	4620      	mov	r0, r4
 8003278:	4629      	mov	r1, r5
 800327a:	f7fd f817 	bl	80002ac <__adddf3>
 800327e:	4603      	mov	r3, r0
 8003280:	460c      	mov	r4, r1
 8003282:	4a94      	ldr	r2, [pc, #592]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 8003284:	e9c2 3402 	strd	r3, r4, [r2, #8]
		
			count = TM_GPS_INT_Atoi(&GPS_Term[++count], &temp);
 8003288:	7bfb      	ldrb	r3, [r7, #15]
 800328a:	3301      	adds	r3, #1
 800328c:	73fb      	strb	r3, [r7, #15]
 800328e:	7bfb      	ldrb	r3, [r7, #15]
 8003290:	4a8e      	ldr	r2, [pc, #568]	; (80034cc <TM_GPS_INT_CheckTerm+0x624>)
 8003292:	4413      	add	r3, r2
 8003294:	f107 0208 	add.w	r2, r7, #8
 8003298:	4611      	mov	r1, r2
 800329a:	4618      	mov	r0, r3
 800329c:	f000 fcfb 	bl	8003c96 <TM_GPS_INT_Atoi>
 80032a0:	4603      	mov	r3, r0
 80032a2:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.Longitude += temp / (TM_GPS_INT_Pow(10, count) * 60.0);
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7fd f93c 	bl	8000524 <__aeabi_ui2d>
 80032ac:	4604      	mov	r4, r0
 80032ae:	460d      	mov	r5, r1
 80032b0:	7bfb      	ldrb	r3, [r7, #15]
 80032b2:	4619      	mov	r1, r3
 80032b4:	200a      	movs	r0, #10
 80032b6:	f000 fd1b 	bl	8003cf0 <TM_GPS_INT_Pow>
 80032ba:	4603      	mov	r3, r0
 80032bc:	4618      	mov	r0, r3
 80032be:	f7fd f931 	bl	8000524 <__aeabi_ui2d>
 80032c2:	f04f 0200 	mov.w	r2, #0
 80032c6:	4b85      	ldr	r3, [pc, #532]	; (80034dc <TM_GPS_INT_CheckTerm+0x634>)
 80032c8:	f7fd f9a6 	bl	8000618 <__aeabi_dmul>
 80032cc:	4602      	mov	r2, r0
 80032ce:	460b      	mov	r3, r1
 80032d0:	4620      	mov	r0, r4
 80032d2:	4629      	mov	r1, r5
 80032d4:	f7fd faca 	bl	800086c <__aeabi_ddiv>
 80032d8:	4603      	mov	r3, r0
 80032da:	460c      	mov	r4, r1
 80032dc:	4618      	mov	r0, r3
 80032de:	4621      	mov	r1, r4
 80032e0:	4b7c      	ldr	r3, [pc, #496]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 80032e2:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80032e6:	461a      	mov	r2, r3
 80032e8:	4623      	mov	r3, r4
 80032ea:	f7fc ffdf 	bl	80002ac <__adddf3>
 80032ee:	4603      	mov	r3, r0
 80032f0:	460c      	mov	r4, r1
 80032f2:	4a78      	ldr	r2, [pc, #480]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 80032f4:	e9c2 3402 	strd	r3, r4, [r2, #8]
			TM_GPS_INT_SetFlag(GPS_FLAG_LONGITUDE);
 80032f8:	4b79      	ldr	r3, [pc, #484]	; (80034e0 <TM_GPS_INT_CheckTerm+0x638>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f043 0302 	orr.w	r3, r3, #2
 8003300:	4a77      	ldr	r2, [pc, #476]	; (80034e0 <TM_GPS_INT_CheckTerm+0x638>)
 8003302:	6013      	str	r3, [r2, #0]
			break;
 8003304:	e34b      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
		case GPS_POS_EW: /* GPGGA */
			if (GPS_Term[0] == 'W') {
 8003306:	4a71      	ldr	r2, [pc, #452]	; (80034cc <TM_GPS_INT_CheckTerm+0x624>)
 8003308:	7812      	ldrb	r2, [r2, #0]
 800330a:	2a57      	cmp	r2, #87	; 0x57
 800330c:	d108      	bne.n	8003320 <TM_GPS_INT_CheckTerm+0x478>
				TM_GPS_INT_Data.Longitude = -TM_GPS_INT_Data.Longitude;	/* West has negative coordinate */
 800330e:	4a71      	ldr	r2, [pc, #452]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 8003310:	e9d2 1202 	ldrd	r1, r2, [r2, #8]
 8003314:	460b      	mov	r3, r1
 8003316:	f082 4400 	eor.w	r4, r2, #2147483648	; 0x80000000
 800331a:	4a6e      	ldr	r2, [pc, #440]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 800331c:	e9c2 3402 	strd	r3, r4, [r2, #8]
			}
			TM_GPS_INT_SetFlag(GPS_FLAG_EW);
 8003320:	4b6f      	ldr	r3, [pc, #444]	; (80034e0 <TM_GPS_INT_CheckTerm+0x638>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f043 0320 	orr.w	r3, r3, #32
 8003328:	4a6d      	ldr	r2, [pc, #436]	; (80034e0 <TM_GPS_INT_CheckTerm+0x638>)
 800332a:	6013      	str	r3, [r2, #0]
			break;
 800332c:	e337      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
		case GPS_POS_SATS: /* GPGGA */
			/* Satellites in use */
			TM_GPS_INT_Atoi(GPS_Term, &temp);
 800332e:	f107 0308 	add.w	r3, r7, #8
 8003332:	4619      	mov	r1, r3
 8003334:	4865      	ldr	r0, [pc, #404]	; (80034cc <TM_GPS_INT_CheckTerm+0x624>)
 8003336:	f000 fcae 	bl	8003c96 <TM_GPS_INT_Atoi>
			TM_GPS_INT_Data.Satellites = temp;
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	b2da      	uxtb	r2, r3
 800333e:	4b65      	ldr	r3, [pc, #404]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 8003340:	751a      	strb	r2, [r3, #20]
			TM_GPS_INT_SetFlag(GPS_FLAG_SATS);
 8003342:	4b67      	ldr	r3, [pc, #412]	; (80034e0 <TM_GPS_INT_CheckTerm+0x638>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f043 0304 	orr.w	r3, r3, #4
 800334a:	4a65      	ldr	r2, [pc, #404]	; (80034e0 <TM_GPS_INT_CheckTerm+0x638>)
 800334c:	6013      	str	r3, [r2, #0]
			break;
 800334e:	e326      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
		case GPS_POS_FIX: /* GPGGA */
			/* GPS Fix */
			TM_GPS_INT_Atoi(GPS_Term, &temp);
 8003350:	f107 0308 	add.w	r3, r7, #8
 8003354:	4619      	mov	r1, r3
 8003356:	485d      	ldr	r0, [pc, #372]	; (80034cc <TM_GPS_INT_CheckTerm+0x624>)
 8003358:	f000 fc9d 	bl	8003c96 <TM_GPS_INT_Atoi>
			TM_GPS_INT_Data.Fix = temp;
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	b2da      	uxtb	r2, r3
 8003360:	4b5c      	ldr	r3, [pc, #368]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 8003362:	755a      	strb	r2, [r3, #21]
			TM_GPS_INT_SetFlag(GPS_FLAG_FIX);
 8003364:	4b5e      	ldr	r3, [pc, #376]	; (80034e0 <TM_GPS_INT_CheckTerm+0x638>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f043 0308 	orr.w	r3, r3, #8
 800336c:	4a5c      	ldr	r2, [pc, #368]	; (80034e0 <TM_GPS_INT_CheckTerm+0x638>)
 800336e:	6013      	str	r3, [r2, #0]
			break;
 8003370:	e315      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
		case GPS_POS_ALTITUDE: /* GPGGA */
			/* Convert altitude above sea */
			if (GPS_Term[0] == '-') {
 8003372:	4b56      	ldr	r3, [pc, #344]	; (80034cc <TM_GPS_INT_CheckTerm+0x624>)
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	2b2d      	cmp	r3, #45	; 0x2d
 8003378:	d156      	bne.n	8003428 <TM_GPS_INT_CheckTerm+0x580>
				count = TM_GPS_INT_Atoi(&GPS_Term[1], &temp);
 800337a:	f107 0308 	add.w	r3, r7, #8
 800337e:	4619      	mov	r1, r3
 8003380:	4858      	ldr	r0, [pc, #352]	; (80034e4 <TM_GPS_INT_CheckTerm+0x63c>)
 8003382:	f000 fc88 	bl	8003c96 <TM_GPS_INT_Atoi>
 8003386:	4603      	mov	r3, r0
 8003388:	73fb      	strb	r3, [r7, #15]
				TM_GPS_INT_Data.Altitude = temp;
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	ee07 3a90 	vmov	s15, r3
 8003390:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003394:	4b4f      	ldr	r3, [pc, #316]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 8003396:	edc3 7a04 	vstr	s15, [r3, #16]
				
				count++;
 800339a:	7bfb      	ldrb	r3, [r7, #15]
 800339c:	3301      	adds	r3, #1
 800339e:	73fb      	strb	r3, [r7, #15]
				count = TM_GPS_INT_Atoi(&GPS_Term[++count], &temp);
 80033a0:	7bfb      	ldrb	r3, [r7, #15]
 80033a2:	3301      	adds	r3, #1
 80033a4:	73fb      	strb	r3, [r7, #15]
 80033a6:	7bfb      	ldrb	r3, [r7, #15]
 80033a8:	4a48      	ldr	r2, [pc, #288]	; (80034cc <TM_GPS_INT_CheckTerm+0x624>)
 80033aa:	4413      	add	r3, r2
 80033ac:	f107 0208 	add.w	r2, r7, #8
 80033b0:	4611      	mov	r1, r2
 80033b2:	4618      	mov	r0, r3
 80033b4:	f000 fc6f 	bl	8003c96 <TM_GPS_INT_Atoi>
 80033b8:	4603      	mov	r3, r0
 80033ba:	73fb      	strb	r3, [r7, #15]
				TM_GPS_INT_Data.Altitude += temp / (TM_GPS_INT_Pow(10, count) * 1.0);
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7fd f8b0 	bl	8000524 <__aeabi_ui2d>
 80033c4:	4604      	mov	r4, r0
 80033c6:	460d      	mov	r5, r1
 80033c8:	7bfb      	ldrb	r3, [r7, #15]
 80033ca:	4619      	mov	r1, r3
 80033cc:	200a      	movs	r0, #10
 80033ce:	f000 fc8f 	bl	8003cf0 <TM_GPS_INT_Pow>
 80033d2:	4603      	mov	r3, r0
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7fd f8a5 	bl	8000524 <__aeabi_ui2d>
 80033da:	4602      	mov	r2, r0
 80033dc:	460b      	mov	r3, r1
 80033de:	4620      	mov	r0, r4
 80033e0:	4629      	mov	r1, r5
 80033e2:	f7fd fa43 	bl	800086c <__aeabi_ddiv>
 80033e6:	4603      	mov	r3, r0
 80033e8:	460c      	mov	r4, r1
 80033ea:	4625      	mov	r5, r4
 80033ec:	461c      	mov	r4, r3
 80033ee:	4b39      	ldr	r3, [pc, #228]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 80033f0:	691b      	ldr	r3, [r3, #16]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7fd f8b8 	bl	8000568 <__aeabi_f2d>
 80033f8:	4602      	mov	r2, r0
 80033fa:	460b      	mov	r3, r1
 80033fc:	4620      	mov	r0, r4
 80033fe:	4629      	mov	r1, r5
 8003400:	f7fc ff54 	bl	80002ac <__adddf3>
 8003404:	4603      	mov	r3, r0
 8003406:	460c      	mov	r4, r1
 8003408:	4618      	mov	r0, r3
 800340a:	4621      	mov	r1, r4
 800340c:	f7fd fbfc 	bl	8000c08 <__aeabi_d2f>
 8003410:	4602      	mov	r2, r0
 8003412:	4b30      	ldr	r3, [pc, #192]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 8003414:	611a      	str	r2, [r3, #16]
				
				TM_GPS_INT_Data.Altitude = -TM_GPS_INT_Data.Altitude;
 8003416:	4b2f      	ldr	r3, [pc, #188]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 8003418:	edd3 7a04 	vldr	s15, [r3, #16]
 800341c:	eef1 7a67 	vneg.f32	s15, s15
 8003420:	4b2c      	ldr	r3, [pc, #176]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 8003422:	edc3 7a04 	vstr	s15, [r3, #16]
 8003426:	e04a      	b.n	80034be <TM_GPS_INT_CheckTerm+0x616>
			} else {
				count = TM_GPS_INT_Atoi(GPS_Term, &temp);
 8003428:	f107 0308 	add.w	r3, r7, #8
 800342c:	4619      	mov	r1, r3
 800342e:	4827      	ldr	r0, [pc, #156]	; (80034cc <TM_GPS_INT_CheckTerm+0x624>)
 8003430:	f000 fc31 	bl	8003c96 <TM_GPS_INT_Atoi>
 8003434:	4603      	mov	r3, r0
 8003436:	73fb      	strb	r3, [r7, #15]
				TM_GPS_INT_Data.Altitude = temp;
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	ee07 3a90 	vmov	s15, r3
 800343e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003442:	4b24      	ldr	r3, [pc, #144]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 8003444:	edc3 7a04 	vstr	s15, [r3, #16]
		
				count = TM_GPS_INT_Atoi(&GPS_Term[++count], &temp);
 8003448:	7bfb      	ldrb	r3, [r7, #15]
 800344a:	3301      	adds	r3, #1
 800344c:	73fb      	strb	r3, [r7, #15]
 800344e:	7bfb      	ldrb	r3, [r7, #15]
 8003450:	4a1e      	ldr	r2, [pc, #120]	; (80034cc <TM_GPS_INT_CheckTerm+0x624>)
 8003452:	4413      	add	r3, r2
 8003454:	f107 0208 	add.w	r2, r7, #8
 8003458:	4611      	mov	r1, r2
 800345a:	4618      	mov	r0, r3
 800345c:	f000 fc1b 	bl	8003c96 <TM_GPS_INT_Atoi>
 8003460:	4603      	mov	r3, r0
 8003462:	73fb      	strb	r3, [r7, #15]
				TM_GPS_INT_Data.Altitude += temp / (TM_GPS_INT_Pow(10, count) * 1.0);
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	4618      	mov	r0, r3
 8003468:	f7fd f85c 	bl	8000524 <__aeabi_ui2d>
 800346c:	4604      	mov	r4, r0
 800346e:	460d      	mov	r5, r1
 8003470:	7bfb      	ldrb	r3, [r7, #15]
 8003472:	4619      	mov	r1, r3
 8003474:	200a      	movs	r0, #10
 8003476:	f000 fc3b 	bl	8003cf0 <TM_GPS_INT_Pow>
 800347a:	4603      	mov	r3, r0
 800347c:	4618      	mov	r0, r3
 800347e:	f7fd f851 	bl	8000524 <__aeabi_ui2d>
 8003482:	4602      	mov	r2, r0
 8003484:	460b      	mov	r3, r1
 8003486:	4620      	mov	r0, r4
 8003488:	4629      	mov	r1, r5
 800348a:	f7fd f9ef 	bl	800086c <__aeabi_ddiv>
 800348e:	4603      	mov	r3, r0
 8003490:	460c      	mov	r4, r1
 8003492:	4625      	mov	r5, r4
 8003494:	461c      	mov	r4, r3
 8003496:	4b0f      	ldr	r3, [pc, #60]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	4618      	mov	r0, r3
 800349c:	f7fd f864 	bl	8000568 <__aeabi_f2d>
 80034a0:	4602      	mov	r2, r0
 80034a2:	460b      	mov	r3, r1
 80034a4:	4620      	mov	r0, r4
 80034a6:	4629      	mov	r1, r5
 80034a8:	f7fc ff00 	bl	80002ac <__adddf3>
 80034ac:	4603      	mov	r3, r0
 80034ae:	460c      	mov	r4, r1
 80034b0:	4618      	mov	r0, r3
 80034b2:	4621      	mov	r1, r4
 80034b4:	f7fd fba8 	bl	8000c08 <__aeabi_d2f>
 80034b8:	4602      	mov	r2, r0
 80034ba:	4b06      	ldr	r3, [pc, #24]	; (80034d4 <TM_GPS_INT_CheckTerm+0x62c>)
 80034bc:	611a      	str	r2, [r3, #16]
			}
			TM_GPS_INT_SetFlag(GPS_FLAG_ALTITUDE);
 80034be:	4b08      	ldr	r3, [pc, #32]	; (80034e0 <TM_GPS_INT_CheckTerm+0x638>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f043 0310 	orr.w	r3, r3, #16
 80034c6:	4a06      	ldr	r2, [pc, #24]	; (80034e0 <TM_GPS_INT_CheckTerm+0x638>)
 80034c8:	6013      	str	r3, [r2, #0]
			break;
 80034ca:	e268      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
 80034cc:	2000036c 	.word	0x2000036c
 80034d0:	51eb851f 	.word	0x51eb851f
 80034d4:	20000388 	.word	0x20000388
 80034d8:	42700000 	.word	0x42700000
 80034dc:	404e0000 	.word	0x404e0000
 80034e0:	20000380 	.word	0x20000380
 80034e4:	2000036d 	.word	0x2000036d
		case GPS_POS_TIME: /* GPGGA */
			/* Set time */
			count = TM_GPS_INT_Atoi(GPS_Term, &temp);
 80034e8:	f107 0308 	add.w	r3, r7, #8
 80034ec:	4619      	mov	r1, r3
 80034ee:	48c2      	ldr	r0, [pc, #776]	; (80037f8 <TM_GPS_INT_CheckTerm+0x950>)
 80034f0:	f000 fbd1 	bl	8003c96 <TM_GPS_INT_Atoi>
 80034f4:	4603      	mov	r3, r0
 80034f6:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.Time.Seconds = temp % 100;
 80034f8:	68ba      	ldr	r2, [r7, #8]
 80034fa:	4bc0      	ldr	r3, [pc, #768]	; (80037fc <TM_GPS_INT_CheckTerm+0x954>)
 80034fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003500:	095b      	lsrs	r3, r3, #5
 8003502:	2164      	movs	r1, #100	; 0x64
 8003504:	fb01 f303 	mul.w	r3, r1, r3
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	b2da      	uxtb	r2, r3
 800350c:	4bbc      	ldr	r3, [pc, #752]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 800350e:	761a      	strb	r2, [r3, #24]
			TM_GPS_INT_Data.Time.Minutes = (int)(temp * (float) 0.01) % 100;
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	ee07 3a90 	vmov	s15, r3
 8003516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800351a:	ed9f 7aba 	vldr	s14, [pc, #744]	; 8003804 <TM_GPS_INT_CheckTerm+0x95c>
 800351e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003522:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003526:	ee17 2a90 	vmov	r2, s15
 800352a:	4bb4      	ldr	r3, [pc, #720]	; (80037fc <TM_GPS_INT_CheckTerm+0x954>)
 800352c:	fb83 1302 	smull	r1, r3, r3, r2
 8003530:	1159      	asrs	r1, r3, #5
 8003532:	17d3      	asrs	r3, r2, #31
 8003534:	1acb      	subs	r3, r1, r3
 8003536:	2164      	movs	r1, #100	; 0x64
 8003538:	fb01 f303 	mul.w	r3, r1, r3
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	b2da      	uxtb	r2, r3
 8003540:	4baf      	ldr	r3, [pc, #700]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 8003542:	75da      	strb	r2, [r3, #23]
			TM_GPS_INT_Data.Time.Hours = (int)(temp * (float)0.0001) % 100;
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	ee07 3a90 	vmov	s15, r3
 800354a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800354e:	ed9f 7aae 	vldr	s14, [pc, #696]	; 8003808 <TM_GPS_INT_CheckTerm+0x960>
 8003552:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003556:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800355a:	ee17 2a90 	vmov	r2, s15
 800355e:	4ba7      	ldr	r3, [pc, #668]	; (80037fc <TM_GPS_INT_CheckTerm+0x954>)
 8003560:	fb83 1302 	smull	r1, r3, r3, r2
 8003564:	1159      	asrs	r1, r3, #5
 8003566:	17d3      	asrs	r3, r2, #31
 8003568:	1acb      	subs	r3, r1, r3
 800356a:	2164      	movs	r1, #100	; 0x64
 800356c:	fb01 f303 	mul.w	r3, r1, r3
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	b2da      	uxtb	r2, r3
 8003574:	4ba2      	ldr	r3, [pc, #648]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 8003576:	759a      	strb	r2, [r3, #22]
			/* Hundredths */
			TM_GPS_INT_Atoi(&GPS_Term[++count], &temp);
 8003578:	7bfb      	ldrb	r3, [r7, #15]
 800357a:	3301      	adds	r3, #1
 800357c:	73fb      	strb	r3, [r7, #15]
 800357e:	7bfb      	ldrb	r3, [r7, #15]
 8003580:	4a9d      	ldr	r2, [pc, #628]	; (80037f8 <TM_GPS_INT_CheckTerm+0x950>)
 8003582:	4413      	add	r3, r2
 8003584:	f107 0208 	add.w	r2, r7, #8
 8003588:	4611      	mov	r1, r2
 800358a:	4618      	mov	r0, r3
 800358c:	f000 fb83 	bl	8003c96 <TM_GPS_INT_Atoi>
			TM_GPS_INT_Data.Time.Hundredths = temp;
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	b29a      	uxth	r2, r3
 8003594:	4b9a      	ldr	r3, [pc, #616]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 8003596:	835a      	strh	r2, [r3, #26]
			TM_GPS_INT_SetFlag(GPS_FLAG_TIME);
 8003598:	4b9c      	ldr	r3, [pc, #624]	; (800380c <TM_GPS_INT_CheckTerm+0x964>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035a0:	4a9a      	ldr	r2, [pc, #616]	; (800380c <TM_GPS_INT_CheckTerm+0x964>)
 80035a2:	6013      	str	r3, [r2, #0]
			break;
 80035a4:	e1fb      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
#endif
#ifndef GPS_DISABLE_GPRMC
		case GPS_POS_SPEED:	/* GPRMC */	
			/* Convert speed */
			count = TM_GPS_INT_Atoi(GPS_Term, &temp);
 80035a6:	f107 0308 	add.w	r3, r7, #8
 80035aa:	4619      	mov	r1, r3
 80035ac:	4892      	ldr	r0, [pc, #584]	; (80037f8 <TM_GPS_INT_CheckTerm+0x950>)
 80035ae:	f000 fb72 	bl	8003c96 <TM_GPS_INT_Atoi>
 80035b2:	4603      	mov	r3, r0
 80035b4:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.Speed = (float)temp;
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	ee07 3a90 	vmov	s15, r3
 80035bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035c0:	4b8f      	ldr	r3, [pc, #572]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 80035c2:	edc3 7a08 	vstr	s15, [r3, #32]
		
			count = TM_GPS_INT_Atoi(&GPS_Term[++count], &temp);
 80035c6:	7bfb      	ldrb	r3, [r7, #15]
 80035c8:	3301      	adds	r3, #1
 80035ca:	73fb      	strb	r3, [r7, #15]
 80035cc:	7bfb      	ldrb	r3, [r7, #15]
 80035ce:	4a8a      	ldr	r2, [pc, #552]	; (80037f8 <TM_GPS_INT_CheckTerm+0x950>)
 80035d0:	4413      	add	r3, r2
 80035d2:	f107 0208 	add.w	r2, r7, #8
 80035d6:	4611      	mov	r1, r2
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 fb5c 	bl	8003c96 <TM_GPS_INT_Atoi>
 80035de:	4603      	mov	r3, r0
 80035e0:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.Speed += (float)((float)temp / (TM_GPS_INT_Pow(10, count) * 1.0));
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	ee07 3a90 	vmov	s15, r3
 80035e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035ec:	ee17 0a90 	vmov	r0, s15
 80035f0:	f7fc ffba 	bl	8000568 <__aeabi_f2d>
 80035f4:	4604      	mov	r4, r0
 80035f6:	460d      	mov	r5, r1
 80035f8:	7bfb      	ldrb	r3, [r7, #15]
 80035fa:	4619      	mov	r1, r3
 80035fc:	200a      	movs	r0, #10
 80035fe:	f000 fb77 	bl	8003cf0 <TM_GPS_INT_Pow>
 8003602:	4603      	mov	r3, r0
 8003604:	4618      	mov	r0, r3
 8003606:	f7fc ff8d 	bl	8000524 <__aeabi_ui2d>
 800360a:	4602      	mov	r2, r0
 800360c:	460b      	mov	r3, r1
 800360e:	4620      	mov	r0, r4
 8003610:	4629      	mov	r1, r5
 8003612:	f7fd f92b 	bl	800086c <__aeabi_ddiv>
 8003616:	4603      	mov	r3, r0
 8003618:	460c      	mov	r4, r1
 800361a:	4618      	mov	r0, r3
 800361c:	4621      	mov	r1, r4
 800361e:	f7fd faf3 	bl	8000c08 <__aeabi_d2f>
 8003622:	ee07 0a10 	vmov	s14, r0
 8003626:	4b76      	ldr	r3, [pc, #472]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 8003628:	edd3 7a08 	vldr	s15, [r3, #32]
 800362c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003630:	4b73      	ldr	r3, [pc, #460]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 8003632:	edc3 7a08 	vstr	s15, [r3, #32]
		
			/* Set flag */
			TM_GPS_INT_SetFlag(GPS_FLAG_SPEED);
 8003636:	4b75      	ldr	r3, [pc, #468]	; (800380c <TM_GPS_INT_CheckTerm+0x964>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800363e:	4a73      	ldr	r2, [pc, #460]	; (800380c <TM_GPS_INT_CheckTerm+0x964>)
 8003640:	6013      	str	r3, [r2, #0]
			break;
 8003642:	e1ac      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
		case GPS_POS_DATE: /* GPRMC */	
			/* Set date */
			TM_GPS_INT_Atoi(GPS_Term, &temp);
 8003644:	f107 0308 	add.w	r3, r7, #8
 8003648:	4619      	mov	r1, r3
 800364a:	486b      	ldr	r0, [pc, #428]	; (80037f8 <TM_GPS_INT_CheckTerm+0x950>)
 800364c:	f000 fb23 	bl	8003c96 <TM_GPS_INT_Atoi>
			TM_GPS_INT_Data.Date.Year = temp % 100;
 8003650:	68ba      	ldr	r2, [r7, #8]
 8003652:	4b6a      	ldr	r3, [pc, #424]	; (80037fc <TM_GPS_INT_CheckTerm+0x954>)
 8003654:	fba3 1302 	umull	r1, r3, r3, r2
 8003658:	095b      	lsrs	r3, r3, #5
 800365a:	2164      	movs	r1, #100	; 0x64
 800365c:	fb01 f303 	mul.w	r3, r1, r3
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	b2da      	uxtb	r2, r3
 8003664:	4b66      	ldr	r3, [pc, #408]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 8003666:	779a      	strb	r2, [r3, #30]
			TM_GPS_INT_Data.Date.Month = (int)(temp * 0.01f) % 100;
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	ee07 3a90 	vmov	s15, r3
 800366e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003672:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8003804 <TM_GPS_INT_CheckTerm+0x95c>
 8003676:	ee67 7a87 	vmul.f32	s15, s15, s14
 800367a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800367e:	ee17 2a90 	vmov	r2, s15
 8003682:	4b5e      	ldr	r3, [pc, #376]	; (80037fc <TM_GPS_INT_CheckTerm+0x954>)
 8003684:	fb83 1302 	smull	r1, r3, r3, r2
 8003688:	1159      	asrs	r1, r3, #5
 800368a:	17d3      	asrs	r3, r2, #31
 800368c:	1acb      	subs	r3, r1, r3
 800368e:	2164      	movs	r1, #100	; 0x64
 8003690:	fb01 f303 	mul.w	r3, r1, r3
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	b2da      	uxtb	r2, r3
 8003698:	4b59      	ldr	r3, [pc, #356]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 800369a:	775a      	strb	r2, [r3, #29]
			TM_GPS_INT_Data.Date.Date = (int)(temp * 0.0001f) % 100;
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	ee07 3a90 	vmov	s15, r3
 80036a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036a6:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8003808 <TM_GPS_INT_CheckTerm+0x960>
 80036aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036b2:	ee17 2a90 	vmov	r2, s15
 80036b6:	4b51      	ldr	r3, [pc, #324]	; (80037fc <TM_GPS_INT_CheckTerm+0x954>)
 80036b8:	fb83 1302 	smull	r1, r3, r3, r2
 80036bc:	1159      	asrs	r1, r3, #5
 80036be:	17d3      	asrs	r3, r2, #31
 80036c0:	1acb      	subs	r3, r1, r3
 80036c2:	2164      	movs	r1, #100	; 0x64
 80036c4:	fb01 f303 	mul.w	r3, r1, r3
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	b2da      	uxtb	r2, r3
 80036cc:	4b4c      	ldr	r3, [pc, #304]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 80036ce:	771a      	strb	r2, [r3, #28]
			TM_GPS_INT_SetFlag(GPS_FLAG_DATE);
 80036d0:	4b4e      	ldr	r3, [pc, #312]	; (800380c <TM_GPS_INT_CheckTerm+0x964>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036d8:	4a4c      	ldr	r2, [pc, #304]	; (800380c <TM_GPS_INT_CheckTerm+0x964>)
 80036da:	6013      	str	r3, [r2, #0]
			break;
 80036dc:	e15f      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
		case GPS_POS_VALIDITY: /* GPRMC */	
			/* GPS valid status */
			TM_GPS_INT_Data.Validity = GPS_Term[0] == 'A';
 80036de:	4b46      	ldr	r3, [pc, #280]	; (80037f8 <TM_GPS_INT_CheckTerm+0x950>)
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	2b41      	cmp	r3, #65	; 0x41
 80036e4:	bf0c      	ite	eq
 80036e6:	2301      	moveq	r3, #1
 80036e8:	2300      	movne	r3, #0
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	461a      	mov	r2, r3
 80036ee:	4b44      	ldr	r3, [pc, #272]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 80036f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			TM_GPS_INT_SetFlag(GPS_FLAG_VALIDITY);
 80036f4:	4b45      	ldr	r3, [pc, #276]	; (800380c <TM_GPS_INT_CheckTerm+0x964>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036fc:	4a43      	ldr	r2, [pc, #268]	; (800380c <TM_GPS_INT_CheckTerm+0x964>)
 80036fe:	6013      	str	r3, [r2, #0]
			break;
 8003700:	e14d      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
		case GPS_POS_DIRECTION: /* GPRMC */
			count = TM_GPS_INT_Atoi(GPS_Term, &temp);
 8003702:	f107 0308 	add.w	r3, r7, #8
 8003706:	4619      	mov	r1, r3
 8003708:	483b      	ldr	r0, [pc, #236]	; (80037f8 <TM_GPS_INT_CheckTerm+0x950>)
 800370a:	f000 fac4 	bl	8003c96 <TM_GPS_INT_Atoi>
 800370e:	4603      	mov	r3, r0
 8003710:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.Direction = (float)temp;
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	ee07 3a90 	vmov	s15, r3
 8003718:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800371c:	4b38      	ldr	r3, [pc, #224]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 800371e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		
			count = TM_GPS_INT_Atoi(&GPS_Term[++count], &temp);
 8003722:	7bfb      	ldrb	r3, [r7, #15]
 8003724:	3301      	adds	r3, #1
 8003726:	73fb      	strb	r3, [r7, #15]
 8003728:	7bfb      	ldrb	r3, [r7, #15]
 800372a:	4a33      	ldr	r2, [pc, #204]	; (80037f8 <TM_GPS_INT_CheckTerm+0x950>)
 800372c:	4413      	add	r3, r2
 800372e:	f107 0208 	add.w	r2, r7, #8
 8003732:	4611      	mov	r1, r2
 8003734:	4618      	mov	r0, r3
 8003736:	f000 faae 	bl	8003c96 <TM_GPS_INT_Atoi>
 800373a:	4603      	mov	r3, r0
 800373c:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.Direction += (float)((float)temp / (TM_GPS_INT_Pow(10, count) * 1.0f));
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	ee07 3a90 	vmov	s15, r3
 8003744:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8003748:	7bfb      	ldrb	r3, [r7, #15]
 800374a:	4619      	mov	r1, r3
 800374c:	200a      	movs	r0, #10
 800374e:	f000 facf 	bl	8003cf0 <TM_GPS_INT_Pow>
 8003752:	ee07 0a90 	vmov	s15, r0
 8003756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800375a:	ee88 7a27 	vdiv.f32	s14, s16, s15
 800375e:	4b28      	ldr	r3, [pc, #160]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 8003760:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003764:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003768:	4b25      	ldr	r3, [pc, #148]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 800376a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			TM_GPS_INT_SetFlag(GPS_FLAG_DIRECTION);
 800376e:	4b27      	ldr	r3, [pc, #156]	; (800380c <TM_GPS_INT_CheckTerm+0x964>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003776:	4a25      	ldr	r2, [pc, #148]	; (800380c <TM_GPS_INT_CheckTerm+0x964>)
 8003778:	6013      	str	r3, [r2, #0]
			break;
 800377a:	e110      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
#endif
#ifndef GPS_DISABLE_GPGSA
		case GPS_POS_HDOP: /* GPGSA */
			count = TM_GPS_INT_Atoi(GPS_Term, &temp);
 800377c:	f107 0308 	add.w	r3, r7, #8
 8003780:	4619      	mov	r1, r3
 8003782:	481d      	ldr	r0, [pc, #116]	; (80037f8 <TM_GPS_INT_CheckTerm+0x950>)
 8003784:	f000 fa87 	bl	8003c96 <TM_GPS_INT_Atoi>
 8003788:	4603      	mov	r3, r0
 800378a:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.HDOP = (float)temp;
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	ee07 3a90 	vmov	s15, r3
 8003792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003796:	4b1a      	ldr	r3, [pc, #104]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 8003798:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		
			count = TM_GPS_INT_Atoi(&GPS_Term[++count], &temp);
 800379c:	7bfb      	ldrb	r3, [r7, #15]
 800379e:	3301      	adds	r3, #1
 80037a0:	73fb      	strb	r3, [r7, #15]
 80037a2:	7bfb      	ldrb	r3, [r7, #15]
 80037a4:	4a14      	ldr	r2, [pc, #80]	; (80037f8 <TM_GPS_INT_CheckTerm+0x950>)
 80037a6:	4413      	add	r3, r2
 80037a8:	f107 0208 	add.w	r2, r7, #8
 80037ac:	4611      	mov	r1, r2
 80037ae:	4618      	mov	r0, r3
 80037b0:	f000 fa71 	bl	8003c96 <TM_GPS_INT_Atoi>
 80037b4:	4603      	mov	r3, r0
 80037b6:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.HDOP += (float)((float)temp / (TM_GPS_INT_Pow(10, count) * 1.0f));
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	ee07 3a90 	vmov	s15, r3
 80037be:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80037c2:	7bfb      	ldrb	r3, [r7, #15]
 80037c4:	4619      	mov	r1, r3
 80037c6:	200a      	movs	r0, #10
 80037c8:	f000 fa92 	bl	8003cf0 <TM_GPS_INT_Pow>
 80037cc:	ee07 0a90 	vmov	s15, r0
 80037d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037d4:	ee88 7a27 	vdiv.f32	s14, s16, s15
 80037d8:	4b09      	ldr	r3, [pc, #36]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 80037da:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80037de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037e2:	4b07      	ldr	r3, [pc, #28]	; (8003800 <TM_GPS_INT_CheckTerm+0x958>)
 80037e4:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
			TM_GPS_INT_SetFlag(GPS_FLAG_HDOP);
 80037e8:	4b08      	ldr	r3, [pc, #32]	; (800380c <TM_GPS_INT_CheckTerm+0x964>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80037f0:	4a06      	ldr	r2, [pc, #24]	; (800380c <TM_GPS_INT_CheckTerm+0x964>)
 80037f2:	6013      	str	r3, [r2, #0]
			break;
 80037f4:	e0d3      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
 80037f6:	bf00      	nop
 80037f8:	2000036c 	.word	0x2000036c
 80037fc:	51eb851f 	.word	0x51eb851f
 8003800:	20000388 	.word	0x20000388
 8003804:	3c23d70a 	.word	0x3c23d70a
 8003808:	38d1b717 	.word	0x38d1b717
 800380c:	20000380 	.word	0x20000380
		case GPS_POS_PDOP: /* GPGSA */
			count = TM_GPS_INT_Atoi(GPS_Term, &temp);
 8003810:	f107 0308 	add.w	r3, r7, #8
 8003814:	4619      	mov	r1, r3
 8003816:	48af      	ldr	r0, [pc, #700]	; (8003ad4 <TM_GPS_INT_CheckTerm+0xc2c>)
 8003818:	f000 fa3d 	bl	8003c96 <TM_GPS_INT_Atoi>
 800381c:	4603      	mov	r3, r0
 800381e:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.PDOP = (float)temp;
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	ee07 3a90 	vmov	s15, r3
 8003826:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800382a:	4bab      	ldr	r3, [pc, #684]	; (8003ad8 <TM_GPS_INT_CheckTerm+0xc30>)
 800382c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		
			count = TM_GPS_INT_Atoi(&GPS_Term[++count], &temp);
 8003830:	7bfb      	ldrb	r3, [r7, #15]
 8003832:	3301      	adds	r3, #1
 8003834:	73fb      	strb	r3, [r7, #15]
 8003836:	7bfb      	ldrb	r3, [r7, #15]
 8003838:	4aa6      	ldr	r2, [pc, #664]	; (8003ad4 <TM_GPS_INT_CheckTerm+0xc2c>)
 800383a:	4413      	add	r3, r2
 800383c:	f107 0208 	add.w	r2, r7, #8
 8003840:	4611      	mov	r1, r2
 8003842:	4618      	mov	r0, r3
 8003844:	f000 fa27 	bl	8003c96 <TM_GPS_INT_Atoi>
 8003848:	4603      	mov	r3, r0
 800384a:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.PDOP += (float)((float)temp / (TM_GPS_INT_Pow(10, count) * 1.0f));
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	ee07 3a90 	vmov	s15, r3
 8003852:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8003856:	7bfb      	ldrb	r3, [r7, #15]
 8003858:	4619      	mov	r1, r3
 800385a:	200a      	movs	r0, #10
 800385c:	f000 fa48 	bl	8003cf0 <TM_GPS_INT_Pow>
 8003860:	ee07 0a90 	vmov	s15, r0
 8003864:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003868:	ee88 7a27 	vdiv.f32	s14, s16, s15
 800386c:	4b9a      	ldr	r3, [pc, #616]	; (8003ad8 <TM_GPS_INT_CheckTerm+0xc30>)
 800386e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003872:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003876:	4b98      	ldr	r3, [pc, #608]	; (8003ad8 <TM_GPS_INT_CheckTerm+0xc30>)
 8003878:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			TM_GPS_INT_SetFlag(GPS_FLAG_PDOP);
 800387c:	4b97      	ldr	r3, [pc, #604]	; (8003adc <TM_GPS_INT_CheckTerm+0xc34>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003884:	4a95      	ldr	r2, [pc, #596]	; (8003adc <TM_GPS_INT_CheckTerm+0xc34>)
 8003886:	6013      	str	r3, [r2, #0]
			break;
 8003888:	e089      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
		case GPS_POS_VDOP: /* GPGSA */
			count = TM_GPS_INT_Atoi(GPS_Term, &temp);
 800388a:	f107 0308 	add.w	r3, r7, #8
 800388e:	4619      	mov	r1, r3
 8003890:	4890      	ldr	r0, [pc, #576]	; (8003ad4 <TM_GPS_INT_CheckTerm+0xc2c>)
 8003892:	f000 fa00 	bl	8003c96 <TM_GPS_INT_Atoi>
 8003896:	4603      	mov	r3, r0
 8003898:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.VDOP = (float)temp;
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	ee07 3a90 	vmov	s15, r3
 80038a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038a4:	4b8c      	ldr	r3, [pc, #560]	; (8003ad8 <TM_GPS_INT_CheckTerm+0xc30>)
 80038a6:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
		
			count = TM_GPS_INT_Atoi(&GPS_Term[++count], &temp);
 80038aa:	7bfb      	ldrb	r3, [r7, #15]
 80038ac:	3301      	adds	r3, #1
 80038ae:	73fb      	strb	r3, [r7, #15]
 80038b0:	7bfb      	ldrb	r3, [r7, #15]
 80038b2:	4a88      	ldr	r2, [pc, #544]	; (8003ad4 <TM_GPS_INT_CheckTerm+0xc2c>)
 80038b4:	4413      	add	r3, r2
 80038b6:	f107 0208 	add.w	r2, r7, #8
 80038ba:	4611      	mov	r1, r2
 80038bc:	4618      	mov	r0, r3
 80038be:	f000 f9ea 	bl	8003c96 <TM_GPS_INT_Atoi>
 80038c2:	4603      	mov	r3, r0
 80038c4:	73fb      	strb	r3, [r7, #15]
			TM_GPS_INT_Data.VDOP += (float)((float)temp / (TM_GPS_INT_Pow(10, count) * 1.0f));
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	ee07 3a90 	vmov	s15, r3
 80038cc:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80038d0:	7bfb      	ldrb	r3, [r7, #15]
 80038d2:	4619      	mov	r1, r3
 80038d4:	200a      	movs	r0, #10
 80038d6:	f000 fa0b 	bl	8003cf0 <TM_GPS_INT_Pow>
 80038da:	ee07 0a90 	vmov	s15, r0
 80038de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038e2:	ee88 7a27 	vdiv.f32	s14, s16, s15
 80038e6:	4b7c      	ldr	r3, [pc, #496]	; (8003ad8 <TM_GPS_INT_CheckTerm+0xc30>)
 80038e8:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80038ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038f0:	4b79      	ldr	r3, [pc, #484]	; (8003ad8 <TM_GPS_INT_CheckTerm+0xc30>)
 80038f2:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
			TM_GPS_INT_SetFlag(GPS_FLAG_VDOP);
 80038f6:	4b79      	ldr	r3, [pc, #484]	; (8003adc <TM_GPS_INT_CheckTerm+0xc34>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80038fe:	4a77      	ldr	r2, [pc, #476]	; (8003adc <TM_GPS_INT_CheckTerm+0xc34>)
 8003900:	6013      	str	r3, [r2, #0]
			break;
 8003902:	e04c      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
		case GPS_POS_FIXMODE: /* GPGSA */
			/* Satellites in view */
			TM_GPS_INT_Atoi(GPS_Term, &temp);
 8003904:	f107 0308 	add.w	r3, r7, #8
 8003908:	4619      	mov	r1, r3
 800390a:	4872      	ldr	r0, [pc, #456]	; (8003ad4 <TM_GPS_INT_CheckTerm+0xc2c>)
 800390c:	f000 f9c3 	bl	8003c96 <TM_GPS_INT_Atoi>
			TM_GPS_INT_Data.FixMode = temp;
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	b2da      	uxtb	r2, r3
 8003914:	4b70      	ldr	r3, [pc, #448]	; (8003ad8 <TM_GPS_INT_CheckTerm+0xc30>)
 8003916:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			TM_GPS_INT_SetFlag(GPS_FLAG_FIXMODE);
 800391a:	4b70      	ldr	r3, [pc, #448]	; (8003adc <TM_GPS_INT_CheckTerm+0xc34>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003922:	4a6e      	ldr	r2, [pc, #440]	; (8003adc <TM_GPS_INT_CheckTerm+0xc34>)
 8003924:	6013      	str	r3, [r2, #0]
			break;
 8003926:	e03a      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
		case GPS_POS_SAT9:
		case GPS_POS_SAT10:
		case GPS_POS_SAT11:
		case GPS_POS_SAT12:
			/* Satellite numbers */
			TM_GPS_INT_Atoi(GPS_Term, &temp);
 8003928:	f107 0308 	add.w	r3, r7, #8
 800392c:	4619      	mov	r1, r3
 800392e:	4869      	ldr	r0, [pc, #420]	; (8003ad4 <TM_GPS_INT_CheckTerm+0xc2c>)
 8003930:	f000 f9b1 	bl	8003c96 <TM_GPS_INT_Atoi>
			TM_GPS_INT_Data.SatelliteIDs[GPS_Term_Number - 3] = temp;
 8003934:	68ba      	ldr	r2, [r7, #8]
 8003936:	4b6a      	ldr	r3, [pc, #424]	; (8003ae0 <TM_GPS_INT_CheckTerm+0xc38>)
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	3b03      	subs	r3, #3
 800393c:	b2d1      	uxtb	r1, r2
 800393e:	4a66      	ldr	r2, [pc, #408]	; (8003ad8 <TM_GPS_INT_CheckTerm+0xc30>)
 8003940:	4413      	add	r3, r2
 8003942:	460a      	mov	r2, r1
 8003944:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			ids_count++;							/* Increase number of satellites found */
 8003948:	4b66      	ldr	r3, [pc, #408]	; (8003ae4 <TM_GPS_INT_CheckTerm+0xc3c>)
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	3301      	adds	r3, #1
 800394e:	b2da      	uxtb	r2, r3
 8003950:	4b64      	ldr	r3, [pc, #400]	; (8003ae4 <TM_GPS_INT_CheckTerm+0xc3c>)
 8003952:	701a      	strb	r2, [r3, #0]
		
			if (ids_count == TM_GPS_INT_Data.Satellites) {
 8003954:	4b60      	ldr	r3, [pc, #384]	; (8003ad8 <TM_GPS_INT_CheckTerm+0xc30>)
 8003956:	7d1a      	ldrb	r2, [r3, #20]
 8003958:	4b62      	ldr	r3, [pc, #392]	; (8003ae4 <TM_GPS_INT_CheckTerm+0xc3c>)
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	429a      	cmp	r2, r3
 800395e:	d11d      	bne.n	800399c <TM_GPS_INT_CheckTerm+0xaf4>
				ids_count = 0;						/* Reset count, we have all statements */
 8003960:	4b60      	ldr	r3, [pc, #384]	; (8003ae4 <TM_GPS_INT_CheckTerm+0xc3c>)
 8003962:	2200      	movs	r2, #0
 8003964:	701a      	strb	r2, [r3, #0]
				TM_GPS_INT_SetFlag(GPS_FLAG_SATS1_12);
 8003966:	4b5d      	ldr	r3, [pc, #372]	; (8003adc <TM_GPS_INT_CheckTerm+0xc34>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800396e:	4a5b      	ldr	r2, [pc, #364]	; (8003adc <TM_GPS_INT_CheckTerm+0xc34>)
 8003970:	6013      	str	r3, [r2, #0]
			}
			break;
 8003972:	e013      	b.n	800399c <TM_GPS_INT_CheckTerm+0xaf4>
#endif
#ifndef GPS_DISABLE_GPGSV
		case GPS_POS_SATSINVIEW: /* GPGSV */
			/* Satellites in view */
			TM_GPS_INT_Atoi(GPS_Term, &temp);
 8003974:	f107 0308 	add.w	r3, r7, #8
 8003978:	4619      	mov	r1, r3
 800397a:	4856      	ldr	r0, [pc, #344]	; (8003ad4 <TM_GPS_INT_CheckTerm+0xc2c>)
 800397c:	f000 f98b 	bl	8003c96 <TM_GPS_INT_Atoi>
			TM_GPS_INT_Data.SatellitesInView = temp;
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	b2da      	uxtb	r2, r3
 8003984:	4b54      	ldr	r3, [pc, #336]	; (8003ad8 <TM_GPS_INT_CheckTerm+0xc30>)
 8003986:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			TM_GPS_INT_SetFlag(GPS_FLAG_SATSINVIEW);
 800398a:	4b54      	ldr	r3, [pc, #336]	; (8003adc <TM_GPS_INT_CheckTerm+0xc34>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003992:	4a52      	ldr	r2, [pc, #328]	; (8003adc <TM_GPS_INT_CheckTerm+0xc34>)
 8003994:	6013      	str	r3, [r2, #0]
			break;
 8003996:	e002      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
#endif
		default: 
			break;
 8003998:	bf00      	nop
 800399a:	e000      	b.n	800399e <TM_GPS_INT_CheckTerm+0xaf6>
			break;
 800399c:	bf00      	nop
	}
	
#ifndef GPS_DISABLE_GPGSV
	/* Check for GPGSV statement separatelly */
	if (TM_GPS_Statement == GPS_GPGSV) {	
 800399e:	4b52      	ldr	r3, [pc, #328]	; (8003ae8 <TM_GPS_INT_CheckTerm+0xc40>)
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	2b03      	cmp	r3, #3
 80039a4:	f040 8090 	bne.w	8003ac8 <TM_GPS_INT_CheckTerm+0xc20>
		if (GPS_Term_Number == 1) {
 80039a8:	4b4d      	ldr	r3, [pc, #308]	; (8003ae0 <TM_GPS_INT_CheckTerm+0xc38>)
 80039aa:	781b      	ldrb	r3, [r3, #0]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d109      	bne.n	80039c4 <TM_GPS_INT_CheckTerm+0xb1c>
			TM_GPS_INT_Atoi(GPS_Term, &temp);			/* Save number of GPGSV statements */
 80039b0:	f107 0308 	add.w	r3, r7, #8
 80039b4:	4619      	mov	r1, r3
 80039b6:	4847      	ldr	r0, [pc, #284]	; (8003ad4 <TM_GPS_INT_CheckTerm+0xc2c>)
 80039b8:	f000 f96d 	bl	8003c96 <TM_GPS_INT_Atoi>
			GPGSV_StatementsCount = temp;
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	b2da      	uxtb	r2, r3
 80039c0:	4b4a      	ldr	r3, [pc, #296]	; (8003aec <TM_GPS_INT_CheckTerm+0xc44>)
 80039c2:	701a      	strb	r2, [r3, #0]
		}
		if (GPS_Term_Number == 2) {
 80039c4:	4b46      	ldr	r3, [pc, #280]	; (8003ae0 <TM_GPS_INT_CheckTerm+0xc38>)
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d109      	bne.n	80039e0 <TM_GPS_INT_CheckTerm+0xb38>
			TM_GPS_INT_Atoi(GPS_Term, &temp);			/* Save current of GPGSV statement number */
 80039cc:	f107 0308 	add.w	r3, r7, #8
 80039d0:	4619      	mov	r1, r3
 80039d2:	4840      	ldr	r0, [pc, #256]	; (8003ad4 <TM_GPS_INT_CheckTerm+0xc2c>)
 80039d4:	f000 f95f 	bl	8003c96 <TM_GPS_INT_Atoi>
			GPSGV_StatementNumber = temp;
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	b2da      	uxtb	r2, r3
 80039dc:	4b44      	ldr	r3, [pc, #272]	; (8003af0 <TM_GPS_INT_CheckTerm+0xc48>)
 80039de:	701a      	strb	r2, [r3, #0]
		}
		
		/* Data */
		if (GPS_Term_Number >= 4) {
 80039e0:	4b3f      	ldr	r3, [pc, #252]	; (8003ae0 <TM_GPS_INT_CheckTerm+0xc38>)
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	2b03      	cmp	r3, #3
 80039e6:	d96f      	bls.n	8003ac8 <TM_GPS_INT_CheckTerm+0xc20>
			TM_GPS_INT_Atoi(GPS_Term, &temp);			/* Convert to number */
 80039e8:	f107 0308 	add.w	r3, r7, #8
 80039ec:	4619      	mov	r1, r3
 80039ee:	4839      	ldr	r0, [pc, #228]	; (8003ad4 <TM_GPS_INT_CheckTerm+0xc2c>)
 80039f0:	f000 f951 	bl	8003c96 <TM_GPS_INT_Atoi>
			
			GPGSV_Term_Number = GPS_Term_Number - 4;	/* Get proper value */
 80039f4:	4b3a      	ldr	r3, [pc, #232]	; (8003ae0 <TM_GPS_INT_CheckTerm+0xc38>)
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	3b04      	subs	r3, #4
 80039fa:	b2da      	uxtb	r2, r3
 80039fc:	4b3d      	ldr	r3, [pc, #244]	; (8003af4 <TM_GPS_INT_CheckTerm+0xc4c>)
 80039fe:	701a      	strb	r2, [r3, #0]
			GPGSV_Term_Mod = GPGSV_Term_Number % 4;
 8003a00:	4b3c      	ldr	r3, [pc, #240]	; (8003af4 <TM_GPS_INT_CheckTerm+0xc4c>)
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	f003 0303 	and.w	r3, r3, #3
 8003a08:	b2da      	uxtb	r2, r3
 8003a0a:	4b3b      	ldr	r3, [pc, #236]	; (8003af8 <TM_GPS_INT_CheckTerm+0xc50>)
 8003a0c:	701a      	strb	r2, [r3, #0]
			GPGSV_Term_Number = (GPSGV_StatementNumber - 1) * 4 + (GPGSV_Term_Number / 4);
 8003a0e:	4b38      	ldr	r3, [pc, #224]	; (8003af0 <TM_GPS_INT_CheckTerm+0xc48>)
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	333f      	adds	r3, #63	; 0x3f
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	b2da      	uxtb	r2, r3
 8003a1a:	4b36      	ldr	r3, [pc, #216]	; (8003af4 <TM_GPS_INT_CheckTerm+0xc4c>)
 8003a1c:	781b      	ldrb	r3, [r3, #0]
 8003a1e:	089b      	lsrs	r3, r3, #2
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	4413      	add	r3, r2
 8003a24:	b2da      	uxtb	r2, r3
 8003a26:	4b33      	ldr	r3, [pc, #204]	; (8003af4 <TM_GPS_INT_CheckTerm+0xc4c>)
 8003a28:	701a      	strb	r2, [r3, #0]
			
			if (GPGSV_Term_Number < GPS_MAX_SATS_IN_VIEW) {	/* If still memory available */
 8003a2a:	4b32      	ldr	r3, [pc, #200]	; (8003af4 <TM_GPS_INT_CheckTerm+0xc4c>)
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	2b17      	cmp	r3, #23
 8003a30:	d84a      	bhi.n	8003ac8 <TM_GPS_INT_CheckTerm+0xc20>
				/* Check offset from 4 */
				if (GPGSV_Term_Mod == 0) {
 8003a32:	4b31      	ldr	r3, [pc, #196]	; (8003af8 <TM_GPS_INT_CheckTerm+0xc50>)
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10e      	bne.n	8003a58 <TM_GPS_INT_CheckTerm+0xbb0>
					TM_GPS_INT_Data.SatDesc[GPGSV_Term_Number].ID = temp;
 8003a3a:	68ba      	ldr	r2, [r7, #8]
 8003a3c:	4b2d      	ldr	r3, [pc, #180]	; (8003af4 <TM_GPS_INT_CheckTerm+0xc4c>)
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	4619      	mov	r1, r3
 8003a42:	b2d0      	uxtb	r0, r2
 8003a44:	4a24      	ldr	r2, [pc, #144]	; (8003ad8 <TM_GPS_INT_CheckTerm+0xc30>)
 8003a46:	460b      	mov	r3, r1
 8003a48:	005b      	lsls	r3, r3, #1
 8003a4a:	440b      	add	r3, r1
 8003a4c:	005b      	lsls	r3, r3, #1
 8003a4e:	4413      	add	r3, r2
 8003a50:	3346      	adds	r3, #70	; 0x46
 8003a52:	4602      	mov	r2, r0
 8003a54:	701a      	strb	r2, [r3, #0]
 8003a56:	e037      	b.n	8003ac8 <TM_GPS_INT_CheckTerm+0xc20>
				} else if (GPGSV_Term_Mod == 1) {
 8003a58:	4b27      	ldr	r3, [pc, #156]	; (8003af8 <TM_GPS_INT_CheckTerm+0xc50>)
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d10e      	bne.n	8003a7e <TM_GPS_INT_CheckTerm+0xbd6>
					TM_GPS_INT_Data.SatDesc[GPGSV_Term_Number].Elevation = temp;
 8003a60:	68ba      	ldr	r2, [r7, #8]
 8003a62:	4b24      	ldr	r3, [pc, #144]	; (8003af4 <TM_GPS_INT_CheckTerm+0xc4c>)
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	4619      	mov	r1, r3
 8003a68:	b2d0      	uxtb	r0, r2
 8003a6a:	4a1b      	ldr	r2, [pc, #108]	; (8003ad8 <TM_GPS_INT_CheckTerm+0xc30>)
 8003a6c:	460b      	mov	r3, r1
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	440b      	add	r3, r1
 8003a72:	005b      	lsls	r3, r3, #1
 8003a74:	4413      	add	r3, r2
 8003a76:	3347      	adds	r3, #71	; 0x47
 8003a78:	4602      	mov	r2, r0
 8003a7a:	701a      	strb	r2, [r3, #0]
 8003a7c:	e024      	b.n	8003ac8 <TM_GPS_INT_CheckTerm+0xc20>
				} else if (GPGSV_Term_Mod == 2) {
 8003a7e:	4b1e      	ldr	r3, [pc, #120]	; (8003af8 <TM_GPS_INT_CheckTerm+0xc50>)
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d10e      	bne.n	8003aa4 <TM_GPS_INT_CheckTerm+0xbfc>
					TM_GPS_INT_Data.SatDesc[GPGSV_Term_Number].Azimuth = temp;
 8003a86:	68ba      	ldr	r2, [r7, #8]
 8003a88:	4b1a      	ldr	r3, [pc, #104]	; (8003af4 <TM_GPS_INT_CheckTerm+0xc4c>)
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	b290      	uxth	r0, r2
 8003a90:	4a11      	ldr	r2, [pc, #68]	; (8003ad8 <TM_GPS_INT_CheckTerm+0xc30>)
 8003a92:	460b      	mov	r3, r1
 8003a94:	005b      	lsls	r3, r3, #1
 8003a96:	440b      	add	r3, r1
 8003a98:	005b      	lsls	r3, r3, #1
 8003a9a:	4413      	add	r3, r2
 8003a9c:	3348      	adds	r3, #72	; 0x48
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	801a      	strh	r2, [r3, #0]
 8003aa2:	e011      	b.n	8003ac8 <TM_GPS_INT_CheckTerm+0xc20>
				} else if (GPGSV_Term_Mod == 3) {
 8003aa4:	4b14      	ldr	r3, [pc, #80]	; (8003af8 <TM_GPS_INT_CheckTerm+0xc50>)
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	2b03      	cmp	r3, #3
 8003aaa:	d10d      	bne.n	8003ac8 <TM_GPS_INT_CheckTerm+0xc20>
					TM_GPS_INT_Data.SatDesc[GPGSV_Term_Number].SNR = temp;
 8003aac:	68ba      	ldr	r2, [r7, #8]
 8003aae:	4b11      	ldr	r3, [pc, #68]	; (8003af4 <TM_GPS_INT_CheckTerm+0xc4c>)
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	b2d0      	uxtb	r0, r2
 8003ab6:	4a08      	ldr	r2, [pc, #32]	; (8003ad8 <TM_GPS_INT_CheckTerm+0xc30>)
 8003ab8:	460b      	mov	r3, r1
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	440b      	add	r3, r1
 8003abe:	005b      	lsls	r3, r3, #1
 8003ac0:	4413      	add	r3, r2
 8003ac2:	334a      	adds	r3, #74	; 0x4a
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
 8003ac8:	3710      	adds	r7, #16
 8003aca:	46bd      	mov	sp, r7
 8003acc:	ecbd 8b02 	vpop	{d8}
 8003ad0:	bdb0      	pop	{r4, r5, r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	2000036c 	.word	0x2000036c
 8003ad8:	20000388 	.word	0x20000388
 8003adc:	20000380 	.word	0x20000380
 8003ae0:	2000037b 	.word	0x2000037b
 8003ae4:	200004bf 	.word	0x200004bf
 8003ae8:	20000000 	.word	0x20000000
 8003aec:	200004bb 	.word	0x200004bb
 8003af0:	200004bc 	.word	0x200004bc
 8003af4:	200004bd 	.word	0x200004bd
 8003af8:	200004be 	.word	0x200004be

08003afc <TM_GPS_INT_Return>:

TM_GPS_Result_t TM_GPS_INT_Return(TM_GPS_t* GPS_Data) {
 8003afc:	b590      	push	{r4, r7, lr}
 8003afe:	b085      	sub	sp, #20
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if (TM_GPS_INT_FlagsOk(GPS_Data)) {
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 f939 	bl	8003d7c <TM_GPS_INT_FlagsOk>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f000 808d 	beq.w	8003c2c <TM_GPS_INT_Return+0x130>
		TM_GPS_FirstTime = 0;							/* Clear first time */
 8003b12:	4b50      	ldr	r3, [pc, #320]	; (8003c54 <TM_GPS_INT_Return+0x158>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	701a      	strb	r2, [r3, #0]
		
		/* Set data */
#ifndef GPS_DISABLE_GPGGA
		GPS_Data->Latitude = TM_GPS_INT_Data.Latitude;
 8003b18:	4b4f      	ldr	r3, [pc, #316]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003b1a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	e9c2 3400 	strd	r3, r4, [r2]
		GPS_Data->Longitude = TM_GPS_INT_Data.Longitude;
 8003b24:	4b4c      	ldr	r3, [pc, #304]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003b26:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	e9c2 3402 	strd	r3, r4, [r2, #8]
		GPS_Data->Satellites = TM_GPS_INT_Data.Satellites;
 8003b30:	4b49      	ldr	r3, [pc, #292]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003b32:	7d1a      	ldrb	r2, [r3, #20]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	751a      	strb	r2, [r3, #20]
		GPS_Data->Fix = TM_GPS_INT_Data.Fix;
 8003b38:	4b47      	ldr	r3, [pc, #284]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003b3a:	7d5a      	ldrb	r2, [r3, #21]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	755a      	strb	r2, [r3, #21]
		GPS_Data->Altitude = TM_GPS_INT_Data.Altitude;
 8003b40:	4b45      	ldr	r3, [pc, #276]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003b42:	691a      	ldr	r2, [r3, #16]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	611a      	str	r2, [r3, #16]
		GPS_Data->Time = TM_GPS_INT_Data.Time;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a43      	ldr	r2, [pc, #268]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003b4c:	3316      	adds	r3, #22
 8003b4e:	3216      	adds	r2, #22
 8003b50:	6811      	ldr	r1, [r2, #0]
 8003b52:	6019      	str	r1, [r3, #0]
 8003b54:	8892      	ldrh	r2, [r2, #4]
 8003b56:	809a      	strh	r2, [r3, #4]
#endif
#ifndef GPS_DISABLE_GPRMC
		GPS_Data->Speed = TM_GPS_INT_Data.Speed;
 8003b58:	4b3f      	ldr	r3, [pc, #252]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003b5a:	6a1a      	ldr	r2, [r3, #32]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	621a      	str	r2, [r3, #32]
		GPS_Data->Date = TM_GPS_INT_Data.Date;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4a3d      	ldr	r2, [pc, #244]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003b64:	331c      	adds	r3, #28
 8003b66:	321c      	adds	r2, #28
 8003b68:	6812      	ldr	r2, [r2, #0]
 8003b6a:	4611      	mov	r1, r2
 8003b6c:	8019      	strh	r1, [r3, #0]
 8003b6e:	3302      	adds	r3, #2
 8003b70:	0c12      	lsrs	r2, r2, #16
 8003b72:	701a      	strb	r2, [r3, #0]
		GPS_Data->Validity = TM_GPS_INT_Data.Validity;
 8003b74:	4b38      	ldr	r3, [pc, #224]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003b76:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		GPS_Data->Direction = TM_GPS_INT_Data.Direction;
 8003b80:	4b35      	ldr	r3, [pc, #212]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003b82:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	629a      	str	r2, [r3, #40]	; 0x28
#endif
#ifndef GPS_DISABLE_GPGSA
		GPS_Data->HDOP = TM_GPS_INT_Data.HDOP;
 8003b88:	4b33      	ldr	r3, [pc, #204]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	62da      	str	r2, [r3, #44]	; 0x2c
		GPS_Data->VDOP = TM_GPS_INT_Data.VDOP;
 8003b90:	4b31      	ldr	r3, [pc, #196]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003b92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	635a      	str	r2, [r3, #52]	; 0x34
		GPS_Data->PDOP = TM_GPS_INT_Data.PDOP;
 8003b98:	4b2f      	ldr	r3, [pc, #188]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003b9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	631a      	str	r2, [r3, #48]	; 0x30
		GPS_Data->FixMode = TM_GPS_INT_Data.FixMode;
 8003ba0:	4b2d      	ldr	r3, [pc, #180]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003ba2:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		for (i = 0; i < 12; i++) {
 8003bac:	2300      	movs	r3, #0
 8003bae:	73fb      	strb	r3, [r7, #15]
 8003bb0:	e00d      	b.n	8003bce <TM_GPS_INT_Return+0xd2>
			GPS_Data->SatelliteIDs[i] = TM_GPS_INT_Data.SatelliteIDs[i];
 8003bb2:	7bfa      	ldrb	r2, [r7, #15]
 8003bb4:	7bfb      	ldrb	r3, [r7, #15]
 8003bb6:	4928      	ldr	r1, [pc, #160]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003bb8:	440a      	add	r2, r1
 8003bba:	f892 1039 	ldrb.w	r1, [r2, #57]	; 0x39
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	4413      	add	r3, r2
 8003bc2:	460a      	mov	r2, r1
 8003bc4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		for (i = 0; i < 12; i++) {
 8003bc8:	7bfb      	ldrb	r3, [r7, #15]
 8003bca:	3301      	adds	r3, #1
 8003bcc:	73fb      	strb	r3, [r7, #15]
 8003bce:	7bfb      	ldrb	r3, [r7, #15]
 8003bd0:	2b0b      	cmp	r3, #11
 8003bd2:	d9ee      	bls.n	8003bb2 <TM_GPS_INT_Return+0xb6>
		}
#endif
#ifndef GPS_DISABLE_GPGSV
		GPS_Data->SatellitesInView = TM_GPS_INT_Data.SatellitesInView;
 8003bd4:	4b20      	ldr	r3, [pc, #128]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003bd6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		for (i = 0; i < GPS_MAX_SATS_IN_VIEW; i++) {
 8003be0:	2300      	movs	r3, #0
 8003be2:	73fb      	strb	r3, [r7, #15]
 8003be4:	e019      	b.n	8003c1a <TM_GPS_INT_Return+0x11e>
			GPS_Data->SatDesc[i] = TM_GPS_INT_Data.SatDesc[i];
 8003be6:	7bfa      	ldrb	r2, [r7, #15]
 8003be8:	7bf9      	ldrb	r1, [r7, #15]
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	460b      	mov	r3, r1
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	440b      	add	r3, r1
 8003bf2:	005b      	lsls	r3, r3, #1
 8003bf4:	4403      	add	r3, r0
 8003bf6:	f103 0046 	add.w	r0, r3, #70	; 0x46
 8003bfa:	4917      	ldr	r1, [pc, #92]	; (8003c58 <TM_GPS_INT_Return+0x15c>)
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	005b      	lsls	r3, r3, #1
 8003c00:	4413      	add	r3, r2
 8003c02:	005b      	lsls	r3, r3, #1
 8003c04:	440b      	add	r3, r1
 8003c06:	f103 0246 	add.w	r2, r3, #70	; 0x46
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	6811      	ldr	r1, [r2, #0]
 8003c0e:	6019      	str	r1, [r3, #0]
 8003c10:	8892      	ldrh	r2, [r2, #4]
 8003c12:	809a      	strh	r2, [r3, #4]
		for (i = 0; i < GPS_MAX_SATS_IN_VIEW; i++) {
 8003c14:	7bfb      	ldrb	r3, [r7, #15]
 8003c16:	3301      	adds	r3, #1
 8003c18:	73fb      	strb	r3, [r7, #15]
 8003c1a:	7bfb      	ldrb	r3, [r7, #15]
 8003c1c:	2b17      	cmp	r3, #23
 8003c1e:	d9e2      	bls.n	8003be6 <TM_GPS_INT_Return+0xea>
		}
#endif
		TM_GPS_INT_ReturnWithStatus(GPS_Data, TM_GPS_Result_NewData);	/* Return new data */
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 8003c28:	2300      	movs	r3, #0
 8003c2a:	e00e      	b.n	8003c4a <TM_GPS_INT_Return+0x14e>
	}
	
	if (TM_GPS_FirstTime) {
 8003c2c:	4b09      	ldr	r3, [pc, #36]	; (8003c54 <TM_GPS_INT_Return+0x158>)
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d005      	beq.n	8003c40 <TM_GPS_INT_Return+0x144>
		TM_GPS_INT_ReturnWithStatus(GPS_Data, TM_GPS_Result_FirstDataWaiting);	/* We are first time */
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2202      	movs	r2, #2
 8003c38:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	e004      	b.n	8003c4a <TM_GPS_INT_Return+0x14e>
	}
	TM_GPS_INT_ReturnWithStatus(GPS_Data, TM_GPS_Result_OldData);	/* Return old data */
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 8003c48:	2301      	movs	r3, #1
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3714      	adds	r7, #20
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd90      	pop	{r4, r7, pc}
 8003c52:	bf00      	nop
 8003c54:	200004b0 	.word	0x200004b0
 8003c58:	20000388 	.word	0x20000388

08003c5c <TM_GPS_INT_StringStartsWith>:

uint8_t TM_GPS_INT_StringStartsWith(char* string, const char* str) {
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
	while (*str) {
 8003c66:	e00b      	b.n	8003c80 <TM_GPS_INT_StringStartsWith+0x24>
		if (*str++ != *string++) {
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	1c5a      	adds	r2, r3, #1
 8003c6c:	603a      	str	r2, [r7, #0]
 8003c6e:	781a      	ldrb	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	1c59      	adds	r1, r3, #1
 8003c74:	6079      	str	r1, [r7, #4]
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d001      	beq.n	8003c80 <TM_GPS_INT_StringStartsWith+0x24>
			return 0;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	e004      	b.n	8003c8a <TM_GPS_INT_StringStartsWith+0x2e>
	while (*str) {
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d1ef      	bne.n	8003c68 <TM_GPS_INT_StringStartsWith+0xc>
		}
	}
	return 1;
 8003c88:	2301      	movs	r3, #1
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr

08003c96 <TM_GPS_INT_Atoi>:

uint8_t TM_GPS_INT_Atoi(char* str, uint32_t* val) {
 8003c96:	b480      	push	{r7}
 8003c98:	b085      	sub	sp, #20
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
 8003c9e:	6039      	str	r1, [r7, #0]
	uint8_t count = 0;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	73fb      	strb	r3, [r7, #15]
	*val = 0;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	601a      	str	r2, [r3, #0]
	while (GPS_IS_DIGIT(*str)) {
 8003caa:	e012      	b.n	8003cd2 <TM_GPS_INT_Atoi+0x3c>
		*val = *val * 10 + GPS_C2N(*str++);
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	4413      	add	r3, r2
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	4619      	mov	r1, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	1c5a      	adds	r2, r3, #1
 8003cbe:	607a      	str	r2, [r7, #4]
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	440b      	add	r3, r1
 8003cc4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	601a      	str	r2, [r3, #0]
		count++;
 8003ccc:	7bfb      	ldrb	r3, [r7, #15]
 8003cce:	3301      	adds	r3, #1
 8003cd0:	73fb      	strb	r3, [r7, #15]
	while (GPS_IS_DIGIT(*str)) {
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	2b2f      	cmp	r3, #47	; 0x2f
 8003cd8:	d903      	bls.n	8003ce2 <TM_GPS_INT_Atoi+0x4c>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	2b39      	cmp	r3, #57	; 0x39
 8003ce0:	d9e4      	bls.n	8003cac <TM_GPS_INT_Atoi+0x16>
	}
	return count;
 8003ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3714      	adds	r7, #20
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <TM_GPS_INT_Pow>:

uint32_t TM_GPS_INT_Pow(uint8_t x, uint8_t y) {
 8003cf0:	b480      	push	{r7}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	460a      	mov	r2, r1
 8003cfa:	71fb      	strb	r3, [r7, #7]
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	71bb      	strb	r3, [r7, #6]
	uint32_t ret = 1;
 8003d00:	2301      	movs	r3, #1
 8003d02:	60fb      	str	r3, [r7, #12]
	while (y--) {
 8003d04:	e004      	b.n	8003d10 <TM_GPS_INT_Pow+0x20>
		ret *= x;
 8003d06:	79fa      	ldrb	r2, [r7, #7]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	fb02 f303 	mul.w	r3, r2, r3
 8003d0e:	60fb      	str	r3, [r7, #12]
	while (y--) {
 8003d10:	79bb      	ldrb	r3, [r7, #6]
 8003d12:	1e5a      	subs	r2, r3, #1
 8003d14:	71ba      	strb	r2, [r7, #6]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1f5      	bne.n	8003d06 <TM_GPS_INT_Pow+0x16>
	}
	return ret;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3714      	adds	r7, #20
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <TM_GPS_INT_Hex2Dec>:

uint8_t TM_GPS_INT_Hex2Dec(char c) {
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	4603      	mov	r3, r0
 8003d30:	71fb      	strb	r3, [r7, #7]
	if (c >= '0' && c <= '9') {
 8003d32:	79fb      	ldrb	r3, [r7, #7]
 8003d34:	2b2f      	cmp	r3, #47	; 0x2f
 8003d36:	d906      	bls.n	8003d46 <TM_GPS_INT_Hex2Dec+0x1e>
 8003d38:	79fb      	ldrb	r3, [r7, #7]
 8003d3a:	2b39      	cmp	r3, #57	; 0x39
 8003d3c:	d803      	bhi.n	8003d46 <TM_GPS_INT_Hex2Dec+0x1e>
		return c - '0';									/* 0 - 9 */
 8003d3e:	79fb      	ldrb	r3, [r7, #7]
 8003d40:	3b30      	subs	r3, #48	; 0x30
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	e014      	b.n	8003d70 <TM_GPS_INT_Hex2Dec+0x48>
	} else if (c >= 'A' && c <= 'F') {
 8003d46:	79fb      	ldrb	r3, [r7, #7]
 8003d48:	2b40      	cmp	r3, #64	; 0x40
 8003d4a:	d906      	bls.n	8003d5a <TM_GPS_INT_Hex2Dec+0x32>
 8003d4c:	79fb      	ldrb	r3, [r7, #7]
 8003d4e:	2b46      	cmp	r3, #70	; 0x46
 8003d50:	d803      	bhi.n	8003d5a <TM_GPS_INT_Hex2Dec+0x32>
		return c - 'A' + 10; 							/* 10 - 15 */
 8003d52:	79fb      	ldrb	r3, [r7, #7]
 8003d54:	3b37      	subs	r3, #55	; 0x37
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	e00a      	b.n	8003d70 <TM_GPS_INT_Hex2Dec+0x48>
	} else if (c >= 'a' && c <= 'f') {
 8003d5a:	79fb      	ldrb	r3, [r7, #7]
 8003d5c:	2b60      	cmp	r3, #96	; 0x60
 8003d5e:	d906      	bls.n	8003d6e <TM_GPS_INT_Hex2Dec+0x46>
 8003d60:	79fb      	ldrb	r3, [r7, #7]
 8003d62:	2b66      	cmp	r3, #102	; 0x66
 8003d64:	d803      	bhi.n	8003d6e <TM_GPS_INT_Hex2Dec+0x46>
		return c - 'a' + 10; 							/* 10 - 15 */
 8003d66:	79fb      	ldrb	r3, [r7, #7]
 8003d68:	3b57      	subs	r3, #87	; 0x57
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	e000      	b.n	8003d70 <TM_GPS_INT_Hex2Dec+0x48>
	}
	return 0;
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <TM_GPS_INT_FlagsOk>:

uint8_t TM_GPS_INT_FlagsOk(TM_GPS_t* GPS_Data) {
 8003d7c:	b480      	push	{r7}
 8003d7e:	b085      	sub	sp, #20
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
	if (GPS_Flags == GPS_Flags_OK) {					/* Check main flags */
 8003d84:	4b12      	ldr	r3, [pc, #72]	; (8003dd0 <TM_GPS_INT_FlagsOk+0x54>)
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	4b12      	ldr	r3, [pc, #72]	; (8003dd4 <TM_GPS_INT_FlagsOk+0x58>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d118      	bne.n	8003dc2 <TM_GPS_INT_FlagsOk+0x46>
		uint8_t i;
		for (i = 0; i < GPS_Data->CustomStatementsCount; i++) {	/* Check custom terms */
 8003d90:	2300      	movs	r3, #0
 8003d92:	73fb      	strb	r3, [r7, #15]
 8003d94:	e00d      	b.n	8003db2 <TM_GPS_INT_FlagsOk+0x36>
			if (GPS_Data->CustomStatements[i]->Updated == 0) {	/* If not flag set */
 8003d96:	7bfb      	ldrb	r3, [r7, #15]
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	333e      	adds	r3, #62	; 0x3e
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	4413      	add	r3, r2
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	7ddb      	ldrb	r3, [r3, #23]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d101      	bne.n	8003dac <TM_GPS_INT_FlagsOk+0x30>
				return 0;								/* Return, flags not OK */
 8003da8:	2300      	movs	r3, #0
 8003daa:	e00b      	b.n	8003dc4 <TM_GPS_INT_FlagsOk+0x48>
		for (i = 0; i < GPS_Data->CustomStatementsCount; i++) {	/* Check custom terms */
 8003dac:	7bfb      	ldrb	r3, [r7, #15]
 8003dae:	3301      	adds	r3, #1
 8003db0:	73fb      	strb	r3, [r7, #15]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 8003db8:	7bfa      	ldrb	r2, [r7, #15]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d3eb      	bcc.n	8003d96 <TM_GPS_INT_FlagsOk+0x1a>
			}
		}
		return 1;										/* Flags valid */
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e000      	b.n	8003dc4 <TM_GPS_INT_FlagsOk+0x48>
	}
	return 0;											/* Not valid */
 8003dc2:	2300      	movs	r3, #0
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3714      	adds	r7, #20
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr
 8003dd0:	20000380 	.word	0x20000380
 8003dd4:	20000384 	.word	0x20000384

08003dd8 <TM_GPS_INT_ClearFlags>:

void TM_GPS_INT_ClearFlags(TM_GPS_t* GPS_Data) {
 8003dd8:	b480      	push	{r7}
 8003dda:	b085      	sub	sp, #20
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	GPS_Flags = 0;						/* Reset main flags */
 8003de0:	4b0e      	ldr	r3, [pc, #56]	; (8003e1c <TM_GPS_INT_ClearFlags+0x44>)
 8003de2:	2200      	movs	r2, #0
 8003de4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < GPS_Data->CustomStatementsCount; i++) {	/* Clear custom terms */
 8003de6:	2300      	movs	r3, #0
 8003de8:	73fb      	strb	r3, [r7, #15]
 8003dea:	e00a      	b.n	8003e02 <TM_GPS_INT_ClearFlags+0x2a>
		GPS_Data->CustomStatements[i]->Updated = 0;		/* If not flag set */
 8003dec:	7bfb      	ldrb	r3, [r7, #15]
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	333e      	adds	r3, #62	; 0x3e
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	4413      	add	r3, r2
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	75da      	strb	r2, [r3, #23]
	for (i = 0; i < GPS_Data->CustomStatementsCount; i++) {	/* Clear custom terms */
 8003dfc:	7bfb      	ldrb	r3, [r7, #15]
 8003dfe:	3301      	adds	r3, #1
 8003e00:	73fb      	strb	r3, [r7, #15]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 8003e08:	7bfa      	ldrb	r2, [r7, #15]
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d3ee      	bcc.n	8003dec <TM_GPS_INT_ClearFlags+0x14>
	}
}
 8003e0e:	bf00      	nop
 8003e10:	3714      	adds	r7, #20
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	20000380 	.word	0x20000380

08003e20 <TM_GPS_INT_CheckEmpty>:

void TM_GPS_INT_CheckEmpty(TM_GPS_t* GPS_Data) {
 8003e20:	b480      	push	{r7}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
	if (GPS_Term_Pos == 1) {
 8003e28:	4baf      	ldr	r3, [pc, #700]	; (80040e8 <TM_GPS_INT_CheckEmpty+0x2c8>)
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	f040 8151 	bne.w	80040d4 <TM_GPS_INT_CheckEmpty+0x2b4>
		switch (GPS_CONCAT(TM_GPS_Statement, GPS_Term_Number)) {
 8003e32:	4bae      	ldr	r3, [pc, #696]	; (80040ec <TM_GPS_INT_CheckEmpty+0x2cc>)
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	015b      	lsls	r3, r3, #5
 8003e38:	4aad      	ldr	r2, [pc, #692]	; (80040f0 <TM_GPS_INT_CheckEmpty+0x2d0>)
 8003e3a:	7812      	ldrb	r2, [r2, #0]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	2b62      	cmp	r3, #98	; 0x62
 8003e42:	f200 8149 	bhi.w	80040d8 <TM_GPS_INT_CheckEmpty+0x2b8>
 8003e46:	a201      	add	r2, pc, #4	; (adr r2, 8003e4c <TM_GPS_INT_CheckEmpty+0x2c>)
 8003e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e4c:	0800403b 	.word	0x0800403b
 8003e50:	08003fd9 	.word	0x08003fd9
 8003e54:	08003fe7 	.word	0x08003fe7
 8003e58:	08003ff5 	.word	0x08003ff5
 8003e5c:	08004003 	.word	0x08004003
 8003e60:	0800401f 	.word	0x0800401f
 8003e64:	08004011 	.word	0x08004011
 8003e68:	080040d9 	.word	0x080040d9
 8003e6c:	0800402d 	.word	0x0800402d
 8003e70:	080040d9 	.word	0x080040d9
 8003e74:	080040d9 	.word	0x080040d9
 8003e78:	080040d9 	.word	0x080040d9
 8003e7c:	080040d9 	.word	0x080040d9
 8003e80:	080040d9 	.word	0x080040d9
 8003e84:	080040d9 	.word	0x080040d9
 8003e88:	080040d9 	.word	0x080040d9
 8003e8c:	080040d9 	.word	0x080040d9
 8003e90:	080040d9 	.word	0x080040d9
 8003e94:	080040d9 	.word	0x080040d9
 8003e98:	080040d9 	.word	0x080040d9
 8003e9c:	080040d9 	.word	0x080040d9
 8003ea0:	080040d9 	.word	0x080040d9
 8003ea4:	080040d9 	.word	0x080040d9
 8003ea8:	080040d9 	.word	0x080040d9
 8003eac:	080040d9 	.word	0x080040d9
 8003eb0:	080040d9 	.word	0x080040d9
 8003eb4:	080040d9 	.word	0x080040d9
 8003eb8:	080040d9 	.word	0x080040d9
 8003ebc:	080040d9 	.word	0x080040d9
 8003ec0:	080040d9 	.word	0x080040d9
 8003ec4:	080040d9 	.word	0x080040d9
 8003ec8:	080040d9 	.word	0x080040d9
 8003ecc:	080040d9 	.word	0x080040d9
 8003ed0:	08004065 	.word	0x08004065
 8003ed4:	080040d9 	.word	0x080040d9
 8003ed8:	080040d9 	.word	0x080040d9
 8003edc:	080040d9 	.word	0x080040d9
 8003ee0:	080040d9 	.word	0x080040d9
 8003ee4:	08004049 	.word	0x08004049
 8003ee8:	08004073 	.word	0x08004073
 8003eec:	08004057 	.word	0x08004057
 8003ef0:	080040d9 	.word	0x080040d9
 8003ef4:	080040d9 	.word	0x080040d9
 8003ef8:	080040d9 	.word	0x080040d9
 8003efc:	080040d9 	.word	0x080040d9
 8003f00:	080040d9 	.word	0x080040d9
 8003f04:	080040d9 	.word	0x080040d9
 8003f08:	080040d9 	.word	0x080040d9
 8003f0c:	080040d9 	.word	0x080040d9
 8003f10:	080040d9 	.word	0x080040d9
 8003f14:	080040d9 	.word	0x080040d9
 8003f18:	080040d9 	.word	0x080040d9
 8003f1c:	080040d9 	.word	0x080040d9
 8003f20:	080040d9 	.word	0x080040d9
 8003f24:	080040d9 	.word	0x080040d9
 8003f28:	080040d9 	.word	0x080040d9
 8003f2c:	080040d9 	.word	0x080040d9
 8003f30:	080040d9 	.word	0x080040d9
 8003f34:	080040d9 	.word	0x080040d9
 8003f38:	080040d9 	.word	0x080040d9
 8003f3c:	080040d9 	.word	0x080040d9
 8003f40:	080040d9 	.word	0x080040d9
 8003f44:	080040d9 	.word	0x080040d9
 8003f48:	080040d9 	.word	0x080040d9
 8003f4c:	080040d9 	.word	0x080040d9
 8003f50:	080040ab 	.word	0x080040ab
 8003f54:	080040b9 	.word	0x080040b9
 8003f58:	080040b9 	.word	0x080040b9
 8003f5c:	080040b9 	.word	0x080040b9
 8003f60:	080040b9 	.word	0x080040b9
 8003f64:	080040b9 	.word	0x080040b9
 8003f68:	080040b9 	.word	0x080040b9
 8003f6c:	080040b9 	.word	0x080040b9
 8003f70:	080040b9 	.word	0x080040b9
 8003f74:	080040b9 	.word	0x080040b9
 8003f78:	080040b9 	.word	0x080040b9
 8003f7c:	080040b9 	.word	0x080040b9
 8003f80:	080040b9 	.word	0x080040b9
 8003f84:	0800408f 	.word	0x0800408f
 8003f88:	08004081 	.word	0x08004081
 8003f8c:	0800409d 	.word	0x0800409d
 8003f90:	080040d9 	.word	0x080040d9
 8003f94:	080040d9 	.word	0x080040d9
 8003f98:	080040d9 	.word	0x080040d9
 8003f9c:	080040d9 	.word	0x080040d9
 8003fa0:	080040d9 	.word	0x080040d9
 8003fa4:	080040d9 	.word	0x080040d9
 8003fa8:	080040d9 	.word	0x080040d9
 8003fac:	080040d9 	.word	0x080040d9
 8003fb0:	080040d9 	.word	0x080040d9
 8003fb4:	080040d9 	.word	0x080040d9
 8003fb8:	080040d9 	.word	0x080040d9
 8003fbc:	080040d9 	.word	0x080040d9
 8003fc0:	080040d9 	.word	0x080040d9
 8003fc4:	080040d9 	.word	0x080040d9
 8003fc8:	080040d9 	.word	0x080040d9
 8003fcc:	080040d9 	.word	0x080040d9
 8003fd0:	080040d9 	.word	0x080040d9
 8003fd4:	080040c7 	.word	0x080040c7
#ifndef GPS_DISABLE_GPGGA
			case GPS_POS_LATITUDE: 	TM_GPS_INT_SetFlag(GPS_FLAG_LATITUDE); break;
 8003fd8:	4b46      	ldr	r3, [pc, #280]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f043 0301 	orr.w	r3, r3, #1
 8003fe0:	4a44      	ldr	r2, [pc, #272]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8003fe2:	6013      	str	r3, [r2, #0]
 8003fe4:	e079      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
			case GPS_POS_NS: 		TM_GPS_INT_SetFlag(GPS_FLAG_NS); break;
 8003fe6:	4b43      	ldr	r3, [pc, #268]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fee:	4a41      	ldr	r2, [pc, #260]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8003ff0:	6013      	str	r3, [r2, #0]
 8003ff2:	e072      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
			case GPS_POS_LONGITUDE: TM_GPS_INT_SetFlag(GPS_FLAG_LONGITUDE); break;
 8003ff4:	4b3f      	ldr	r3, [pc, #252]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f043 0302 	orr.w	r3, r3, #2
 8003ffc:	4a3d      	ldr	r2, [pc, #244]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8003ffe:	6013      	str	r3, [r2, #0]
 8004000:	e06b      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
			case GPS_POS_EW: 		TM_GPS_INT_SetFlag(GPS_FLAG_EW); break;
 8004002:	4b3c      	ldr	r3, [pc, #240]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f043 0320 	orr.w	r3, r3, #32
 800400a:	4a3a      	ldr	r2, [pc, #232]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 800400c:	6013      	str	r3, [r2, #0]
 800400e:	e064      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
			case GPS_POS_SATS:		TM_GPS_INT_SetFlag(GPS_FLAG_SATS); break;
 8004010:	4b38      	ldr	r3, [pc, #224]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f043 0304 	orr.w	r3, r3, #4
 8004018:	4a36      	ldr	r2, [pc, #216]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 800401a:	6013      	str	r3, [r2, #0]
 800401c:	e05d      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
			case GPS_POS_FIX: 		TM_GPS_INT_SetFlag(GPS_FLAG_FIX); break;
 800401e:	4b35      	ldr	r3, [pc, #212]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f043 0308 	orr.w	r3, r3, #8
 8004026:	4a33      	ldr	r2, [pc, #204]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8004028:	6013      	str	r3, [r2, #0]
 800402a:	e056      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
			case GPS_POS_ALTITUDE: 	TM_GPS_INT_SetFlag(GPS_FLAG_ALTITUDE); break;
 800402c:	4b31      	ldr	r3, [pc, #196]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f043 0310 	orr.w	r3, r3, #16
 8004034:	4a2f      	ldr	r2, [pc, #188]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8004036:	6013      	str	r3, [r2, #0]
 8004038:	e04f      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
			case GPS_POS_TIME: 		TM_GPS_INT_SetFlag(GPS_FLAG_TIME); break;
 800403a:	4b2e      	ldr	r3, [pc, #184]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004042:	4a2c      	ldr	r2, [pc, #176]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8004044:	6013      	str	r3, [r2, #0]
 8004046:	e048      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
#endif
#ifndef GPS_DISABLE_GPRMC
			case GPS_POS_SPEED: 	TM_GPS_INT_SetFlag(GPS_FLAG_SPEED); break;
 8004048:	4b2a      	ldr	r3, [pc, #168]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004050:	4a28      	ldr	r2, [pc, #160]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8004052:	6013      	str	r3, [r2, #0]
 8004054:	e041      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
			case GPS_POS_DATE: 		TM_GPS_INT_SetFlag(GPS_FLAG_DATE); break;
 8004056:	4b27      	ldr	r3, [pc, #156]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800405e:	4a25      	ldr	r2, [pc, #148]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8004060:	6013      	str	r3, [r2, #0]
 8004062:	e03a      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
			case GPS_POS_VALIDITY: 	TM_GPS_INT_SetFlag(GPS_FLAG_VALIDITY); break;
 8004064:	4b23      	ldr	r3, [pc, #140]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800406c:	4a21      	ldr	r2, [pc, #132]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 800406e:	6013      	str	r3, [r2, #0]
 8004070:	e033      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
			case GPS_POS_DIRECTION: TM_GPS_INT_SetFlag(GPS_FLAG_DIRECTION); break;
 8004072:	4b20      	ldr	r3, [pc, #128]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800407a:	4a1e      	ldr	r2, [pc, #120]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 800407c:	6013      	str	r3, [r2, #0]
 800407e:	e02c      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
#endif
#ifndef GPS_DISABLE_GPGSA
			case GPS_POS_HDOP: 		TM_GPS_INT_SetFlag(GPS_FLAG_HDOP); break;
 8004080:	4b1c      	ldr	r3, [pc, #112]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004088:	4a1a      	ldr	r2, [pc, #104]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 800408a:	6013      	str	r3, [r2, #0]
 800408c:	e025      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
			case GPS_POS_PDOP: 		TM_GPS_INT_SetFlag(GPS_FLAG_PDOP); break;
 800408e:	4b19      	ldr	r3, [pc, #100]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004096:	4a17      	ldr	r2, [pc, #92]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 8004098:	6013      	str	r3, [r2, #0]
 800409a:	e01e      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
			case GPS_POS_VDOP: 		TM_GPS_INT_SetFlag(GPS_FLAG_VDOP); break;
 800409c:	4b15      	ldr	r3, [pc, #84]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80040a4:	4a13      	ldr	r2, [pc, #76]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 80040a6:	6013      	str	r3, [r2, #0]
 80040a8:	e017      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
			case GPS_POS_FIXMODE: 	TM_GPS_INT_SetFlag(GPS_FLAG_FIXMODE); break;
 80040aa:	4b12      	ldr	r3, [pc, #72]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040b2:	4a10      	ldr	r2, [pc, #64]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 80040b4:	6013      	str	r3, [r2, #0]
 80040b6:	e010      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
			case GPS_POS_SAT8:
			case GPS_POS_SAT9:
			case GPS_POS_SAT10:
			case GPS_POS_SAT11:
			case GPS_POS_SAT12:
				TM_GPS_INT_SetFlag(GPS_FLAG_SATS1_12);
 80040b8:	4b0e      	ldr	r3, [pc, #56]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040c0:	4a0c      	ldr	r2, [pc, #48]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 80040c2:	6013      	str	r3, [r2, #0]
				break;
 80040c4:	e009      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
#endif
#ifndef GPS_DISABLE_GPGSV
			case GPS_POS_SATSINVIEW: TM_GPS_INT_SetFlag(GPS_FLAG_SATSINVIEW); break;
 80040c6:	4b0b      	ldr	r3, [pc, #44]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040ce:	4a09      	ldr	r2, [pc, #36]	; (80040f4 <TM_GPS_INT_CheckEmpty+0x2d4>)
 80040d0:	6013      	str	r3, [r2, #0]
 80040d2:	e002      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
#endif
			default: 
				break;
		}
	}
 80040d4:	bf00      	nop
 80040d6:	e000      	b.n	80040da <TM_GPS_INT_CheckEmpty+0x2ba>
				break;
 80040d8:	bf00      	nop
}
 80040da:	bf00      	nop
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	2000037c 	.word	0x2000037c
 80040ec:	20000000 	.word	0x20000000
 80040f0:	2000037b 	.word	0x2000037b
 80040f4:	20000380 	.word	0x20000380

080040f8 <_bitCount64>:
#define SBUS_ERROR_FLAG_BIT_SIZE 64

/*
 *  count '1' from 64bit varible
 */
uint8_t _bitCount64(uint64_t flagBit){
 80040f8:	e92d 0890 	stmdb	sp!, {r4, r7, fp}
 80040fc:	b085      	sub	sp, #20
 80040fe:	af00      	add	r7, sp, #0
 8004100:	e9c7 0100 	strd	r0, r1, [r7]
	uint8_t cnt = 0;
 8004104:	2300      	movs	r3, #0
 8004106:	73fb      	strb	r3, [r7, #15]
	for(int i=0; i < 64; i++){
 8004108:	2300      	movs	r3, #0
 800410a:	60bb      	str	r3, [r7, #8]
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	2b3f      	cmp	r3, #63	; 0x3f
 8004110:	dc16      	bgt.n	8004140 <_bitCount64+0x48>
		if((flagBit & (1<<i))!=0) cnt++;
 8004112:	2201      	movs	r2, #1
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	fa02 f303 	lsl.w	r3, r2, r3
 800411a:	4619      	mov	r1, r3
 800411c:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8004120:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004124:	ea03 0b01 	and.w	fp, r3, r1
 8004128:	ea04 0c02 	and.w	ip, r4, r2
 800412c:	ea5b 030c 	orrs.w	r3, fp, ip
 8004130:	d002      	beq.n	8004138 <_bitCount64+0x40>
 8004132:	7bfb      	ldrb	r3, [r7, #15]
 8004134:	3301      	adds	r3, #1
 8004136:	73fb      	strb	r3, [r7, #15]
	for(int i=0; i < 64; i++){
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	3301      	adds	r3, #1
 800413c:	60bb      	str	r3, [r7, #8]
 800413e:	e7e5      	b.n	800410c <_bitCount64+0x14>
	}
	return cnt;
 8004140:	7bfb      	ldrb	r3, [r7, #15]
}
 8004142:	4618      	mov	r0, r3
 8004144:	3714      	adds	r7, #20
 8004146:	46bd      	mov	sp, r7
 8004148:	e8bd 0890 	ldmia.w	sp!, {r4, r7, fp}
 800414c:	4770      	bx	lr
	...

08004150 <SBUS_init>:
SBUS_t sbus;

static uint8_t _parserState = 0;		//for parsing
static uint8_t _curByte, _prevByte;

void SBUS_init(UART_HandleTypeDef *huart) {
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
	sbus.huart = huart;
 8004158:	4a12      	ldr	r2, [pc, #72]	; (80041a4 <SBUS_init+0x54>)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6013      	str	r3, [r2, #0]

	memset(sbus.dmaBuf, 0, sizeof(sbus.dmaBuf));
 800415e:	2219      	movs	r2, #25
 8004160:	2100      	movs	r1, #0
 8004162:	4811      	ldr	r0, [pc, #68]	; (80041a8 <SBUS_init+0x58>)
 8004164:	f016 f82f 	bl	801a1c6 <memset>
	memset(sbus.rxBuf, 0, sizeof(sbus.rxBuf));
 8004168:	2219      	movs	r2, #25
 800416a:	2100      	movs	r1, #0
 800416c:	480f      	ldr	r0, [pc, #60]	; (80041ac <SBUS_init+0x5c>)
 800416e:	f016 f82a 	bl	801a1c6 <memset>
	memset(sbus.rcValue, 0, sizeof(sbus.rcValue));
 8004172:	2224      	movs	r2, #36	; 0x24
 8004174:	2100      	movs	r1, #0
 8004176:	480e      	ldr	r0, [pc, #56]	; (80041b0 <SBUS_init+0x60>)
 8004178:	f016 f825 	bl	801a1c6 <memset>
	memset(sbus.compRcValue, 0, sizeof(sbus.compRcValue));
 800417c:	2224      	movs	r2, #36	; 0x24
 800417e:	2100      	movs	r1, #0
 8004180:	480c      	ldr	r0, [pc, #48]	; (80041b4 <SBUS_init+0x64>)
 8004182:	f016 f820 	bl	801a1c6 <memset>
	sbus.state = SBUS_STATE_FAILSAFE;
 8004186:	4b07      	ldr	r3, [pc, #28]	; (80041a4 <SBUS_init+0x54>)
 8004188:	2200      	movs	r2, #0
 800418a:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e

	HAL_UART_Receive_DMA(sbus.huart, sbus.dmaBuf, SBUS_DMA_BUF_SIZE);
 800418e:	4b05      	ldr	r3, [pc, #20]	; (80041a4 <SBUS_init+0x54>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2219      	movs	r2, #25
 8004194:	4904      	ldr	r1, [pc, #16]	; (80041a8 <SBUS_init+0x58>)
 8004196:	4618      	mov	r0, r3
 8004198:	f00c fd5c 	bl	8010c54 <HAL_UART_Receive_DMA>
}
 800419c:	bf00      	nop
 800419e:	3708      	adds	r7, #8
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	20000548 	.word	0x20000548
 80041a8:	2000054c 	.word	0x2000054c
 80041ac:	20000565 	.word	0x20000565
 80041b0:	2000057e 	.word	0x2000057e
 80041b4:	200005a2 	.word	0x200005a2

080041b8 <SBUS_decoding>:

SBUS_Result_t SBUS_decoding() {
 80041b8:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80041bc:	b082      	sub	sp, #8
 80041be:	af00      	add	r7, sp, #0
	if(sbus.rxBuf[23] & SBUS_FAIL_SAFE){	/* failsafe frame */
 80041c0:	4b3a      	ldr	r3, [pc, #232]	; (80042ac <SBUS_decoding+0xf4>)
 80041c2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80041c6:	f003 0308 	and.w	r3, r3, #8
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d005      	beq.n	80041da <SBUS_decoding+0x22>
		sbus.state = SBUS_STATE_FAILSAFE;
 80041ce:	4b37      	ldr	r3, [pc, #220]	; (80042ac <SBUS_decoding+0xf4>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
		return SBUS_Result_OldData;
 80041d6:	2300      	movs	r3, #0
 80041d8:	e1f6      	b.n	80045c8 <SBUS_decoding+0x410>
	}

	/* handle bit flag  */
	if(++(sbus._bitPos) == SBUS_ERROR_FLAG_BIT_SIZE) sbus._bitPos = 0; /* bitPos over 64 */
 80041da:	4b34      	ldr	r3, [pc, #208]	; (80042ac <SBUS_decoding+0xf4>)
 80041dc:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80041e0:	3301      	adds	r3, #1
 80041e2:	b2da      	uxtb	r2, r3
 80041e4:	4b31      	ldr	r3, [pc, #196]	; (80042ac <SBUS_decoding+0xf4>)
 80041e6:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 80041ea:	4b30      	ldr	r3, [pc, #192]	; (80042ac <SBUS_decoding+0xf4>)
 80041ec:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80041f0:	2b40      	cmp	r3, #64	; 0x40
 80041f2:	bf0c      	ite	eq
 80041f4:	2301      	moveq	r3, #1
 80041f6:	2300      	movne	r3, #0
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d003      	beq.n	8004206 <SBUS_decoding+0x4e>
 80041fe:	4b2b      	ldr	r3, [pc, #172]	; (80042ac <SBUS_decoding+0xf4>)
 8004200:	2200      	movs	r2, #0
 8004202:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

	if(sbus.rxBuf[23] & SBUS_LOST_FRAME) sbus._errBit |= 1<<sbus._bitPos;	/* lost frame */
 8004206:	4b29      	ldr	r3, [pc, #164]	; (80042ac <SBUS_decoding+0xf4>)
 8004208:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800420c:	f003 0304 	and.w	r3, r3, #4
 8004210:	2b00      	cmp	r3, #0
 8004212:	d013      	beq.n	800423c <SBUS_decoding+0x84>
 8004214:	4b25      	ldr	r3, [pc, #148]	; (80042ac <SBUS_decoding+0xf4>)
 8004216:	e9d3 1220 	ldrd	r1, r2, [r3, #128]	; 0x80
 800421a:	4b24      	ldr	r3, [pc, #144]	; (80042ac <SBUS_decoding+0xf4>)
 800421c:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8004220:	4618      	mov	r0, r3
 8004222:	2301      	movs	r3, #1
 8004224:	4083      	lsls	r3, r0
 8004226:	469b      	mov	fp, r3
 8004228:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 800422c:	ea4b 0301 	orr.w	r3, fp, r1
 8004230:	ea4c 0402 	orr.w	r4, ip, r2
 8004234:	4a1d      	ldr	r2, [pc, #116]	; (80042ac <SBUS_decoding+0xf4>)
 8004236:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
 800423a:	e013      	b.n	8004264 <SBUS_decoding+0xac>
	else sbus._errBit &= ~(1<<sbus._bitPos);	/* normal frame */
 800423c:	4b1b      	ldr	r3, [pc, #108]	; (80042ac <SBUS_decoding+0xf4>)
 800423e:	e9d3 1220 	ldrd	r1, r2, [r3, #128]	; 0x80
 8004242:	4b1a      	ldr	r3, [pc, #104]	; (80042ac <SBUS_decoding+0xf4>)
 8004244:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8004248:	4618      	mov	r0, r3
 800424a:	2301      	movs	r3, #1
 800424c:	4083      	lsls	r3, r0
 800424e:	43db      	mvns	r3, r3
 8004250:	469b      	mov	fp, r3
 8004252:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8004256:	ea0b 0301 	and.w	r3, fp, r1
 800425a:	ea0c 0402 	and.w	r4, ip, r2
 800425e:	4a13      	ldr	r2, [pc, #76]	; (80042ac <SBUS_decoding+0xf4>)
 8004260:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80

	sbus._errCnt = _bitCount64(sbus._errBit);	/* count error bit */
 8004264:	4b11      	ldr	r3, [pc, #68]	; (80042ac <SBUS_decoding+0xf4>)
 8004266:	e9d3 3420 	ldrd	r3, r4, [r3, #128]	; 0x80
 800426a:	4618      	mov	r0, r3
 800426c:	4621      	mov	r1, r4
 800426e:	f7ff ff43 	bl	80040f8 <_bitCount64>
 8004272:	4603      	mov	r3, r0
 8004274:	461a      	mov	r2, r3
 8004276:	4b0d      	ldr	r3, [pc, #52]	; (80042ac <SBUS_decoding+0xf4>)
 8004278:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89

	/* handle sbus state */
	if(sbus._errCnt > SBUS_ERROR_THRESHHOLD) sbus.state = SBUS_STATE_LOSS; /* if error rate over the threshold */
 800427c:	4b0b      	ldr	r3, [pc, #44]	; (80042ac <SBUS_decoding+0xf4>)
 800427e:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 8004282:	2b14      	cmp	r3, #20
 8004284:	d904      	bls.n	8004290 <SBUS_decoding+0xd8>
 8004286:	4b09      	ldr	r3, [pc, #36]	; (80042ac <SBUS_decoding+0xf4>)
 8004288:	2201      	movs	r2, #1
 800428a:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 800428e:	e003      	b.n	8004298 <SBUS_decoding+0xe0>
	else sbus.state = SBUS_STATE_STEADY;	/* sbus signal stable */
 8004290:	4b06      	ldr	r3, [pc, #24]	; (80042ac <SBUS_decoding+0xf4>)
 8004292:	2202      	movs	r2, #2
 8004294:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e

	if(sbus.rxBuf[23] & SBUS_LOST_FRAME) return SBUS_Result_OldData; /* if this frame is lost frame, not decode packet */
 8004298:	4b04      	ldr	r3, [pc, #16]	; (80042ac <SBUS_decoding+0xf4>)
 800429a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800429e:	f003 0304 	and.w	r3, r3, #4
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d004      	beq.n	80042b0 <SBUS_decoding+0xf8>
 80042a6:	2300      	movs	r3, #0
 80042a8:	e18e      	b.n	80045c8 <SBUS_decoding+0x410>
 80042aa:	bf00      	nop
 80042ac:	20000548 	.word	0x20000548

	/* decode packet */
	sbus.rcValue[0] = ((uint16_t)sbus.rxBuf[1] >> 0 | ((uint16_t)sbus.rxBuf[2] << 8)) & 0x07FF;
 80042b0:	4ba7      	ldr	r3, [pc, #668]	; (8004550 <SBUS_decoding+0x398>)
 80042b2:	7f9b      	ldrb	r3, [r3, #30]
 80042b4:	b21a      	sxth	r2, r3
 80042b6:	4ba6      	ldr	r3, [pc, #664]	; (8004550 <SBUS_decoding+0x398>)
 80042b8:	7fdb      	ldrb	r3, [r3, #31]
 80042ba:	021b      	lsls	r3, r3, #8
 80042bc:	b21b      	sxth	r3, r3
 80042be:	4313      	orrs	r3, r2
 80042c0:	b21b      	sxth	r3, r3
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80042c8:	b29a      	uxth	r2, r3
 80042ca:	4ba1      	ldr	r3, [pc, #644]	; (8004550 <SBUS_decoding+0x398>)
 80042cc:	86da      	strh	r2, [r3, #54]	; 0x36
	sbus.rcValue[1] = ((uint16_t)sbus.rxBuf[2] >> 3 | ((uint16_t)sbus.rxBuf[3] << 5)) & 0x07FF;
 80042ce:	4ba0      	ldr	r3, [pc, #640]	; (8004550 <SBUS_decoding+0x398>)
 80042d0:	7fdb      	ldrb	r3, [r3, #31]
 80042d2:	10db      	asrs	r3, r3, #3
 80042d4:	b21a      	sxth	r2, r3
 80042d6:	4b9e      	ldr	r3, [pc, #632]	; (8004550 <SBUS_decoding+0x398>)
 80042d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042dc:	015b      	lsls	r3, r3, #5
 80042de:	b21b      	sxth	r3, r3
 80042e0:	4313      	orrs	r3, r2
 80042e2:	b21b      	sxth	r3, r3
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80042ea:	b29a      	uxth	r2, r3
 80042ec:	4b98      	ldr	r3, [pc, #608]	; (8004550 <SBUS_decoding+0x398>)
 80042ee:	871a      	strh	r2, [r3, #56]	; 0x38
	sbus.rcValue[2] = ((uint16_t)sbus.rxBuf[3] >> 6 | ((uint16_t)sbus.rxBuf[4] << 2) | (uint16_t)sbus.rxBuf[5] << 10) & 0x07FF;
 80042f0:	4b97      	ldr	r3, [pc, #604]	; (8004550 <SBUS_decoding+0x398>)
 80042f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042f6:	119b      	asrs	r3, r3, #6
 80042f8:	b21a      	sxth	r2, r3
 80042fa:	4b95      	ldr	r3, [pc, #596]	; (8004550 <SBUS_decoding+0x398>)
 80042fc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	b21b      	sxth	r3, r3
 8004304:	4313      	orrs	r3, r2
 8004306:	b21a      	sxth	r2, r3
 8004308:	4b91      	ldr	r3, [pc, #580]	; (8004550 <SBUS_decoding+0x398>)
 800430a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800430e:	029b      	lsls	r3, r3, #10
 8004310:	b21b      	sxth	r3, r3
 8004312:	4313      	orrs	r3, r2
 8004314:	b21b      	sxth	r3, r3
 8004316:	b29b      	uxth	r3, r3
 8004318:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800431c:	b29a      	uxth	r2, r3
 800431e:	4b8c      	ldr	r3, [pc, #560]	; (8004550 <SBUS_decoding+0x398>)
 8004320:	875a      	strh	r2, [r3, #58]	; 0x3a
	sbus.rcValue[3] = ((uint16_t)sbus.rxBuf[5] >> 1 | ((uint16_t)sbus.rxBuf[6] << 7)) & 0x07FF;
 8004322:	4b8b      	ldr	r3, [pc, #556]	; (8004550 <SBUS_decoding+0x398>)
 8004324:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8004328:	105b      	asrs	r3, r3, #1
 800432a:	b21a      	sxth	r2, r3
 800432c:	4b88      	ldr	r3, [pc, #544]	; (8004550 <SBUS_decoding+0x398>)
 800432e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004332:	01db      	lsls	r3, r3, #7
 8004334:	b21b      	sxth	r3, r3
 8004336:	4313      	orrs	r3, r2
 8004338:	b21b      	sxth	r3, r3
 800433a:	b29b      	uxth	r3, r3
 800433c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004340:	b29a      	uxth	r2, r3
 8004342:	4b83      	ldr	r3, [pc, #524]	; (8004550 <SBUS_decoding+0x398>)
 8004344:	879a      	strh	r2, [r3, #60]	; 0x3c
	sbus.rcValue[4] = ((uint16_t)sbus.rxBuf[6] >> 4 | ((uint16_t)sbus.rxBuf[7] << 4)) & 0x07FF;
 8004346:	4b82      	ldr	r3, [pc, #520]	; (8004550 <SBUS_decoding+0x398>)
 8004348:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800434c:	111b      	asrs	r3, r3, #4
 800434e:	b21a      	sxth	r2, r3
 8004350:	4b7f      	ldr	r3, [pc, #508]	; (8004550 <SBUS_decoding+0x398>)
 8004352:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004356:	011b      	lsls	r3, r3, #4
 8004358:	b21b      	sxth	r3, r3
 800435a:	4313      	orrs	r3, r2
 800435c:	b21b      	sxth	r3, r3
 800435e:	b29b      	uxth	r3, r3
 8004360:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004364:	b29a      	uxth	r2, r3
 8004366:	4b7a      	ldr	r3, [pc, #488]	; (8004550 <SBUS_decoding+0x398>)
 8004368:	87da      	strh	r2, [r3, #62]	; 0x3e
	sbus.rcValue[5] = ((uint16_t)sbus.rxBuf[7] >> 7 | ((uint16_t)sbus.rxBuf[8] << 1) | (uint16_t)sbus.rxBuf[9] << 9) & 0x07FF;
 800436a:	4b79      	ldr	r3, [pc, #484]	; (8004550 <SBUS_decoding+0x398>)
 800436c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004370:	11db      	asrs	r3, r3, #7
 8004372:	b21a      	sxth	r2, r3
 8004374:	4b76      	ldr	r3, [pc, #472]	; (8004550 <SBUS_decoding+0x398>)
 8004376:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800437a:	005b      	lsls	r3, r3, #1
 800437c:	b21b      	sxth	r3, r3
 800437e:	4313      	orrs	r3, r2
 8004380:	b21a      	sxth	r2, r3
 8004382:	4b73      	ldr	r3, [pc, #460]	; (8004550 <SBUS_decoding+0x398>)
 8004384:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004388:	025b      	lsls	r3, r3, #9
 800438a:	b21b      	sxth	r3, r3
 800438c:	4313      	orrs	r3, r2
 800438e:	b21b      	sxth	r3, r3
 8004390:	b29b      	uxth	r3, r3
 8004392:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004396:	b29a      	uxth	r2, r3
 8004398:	4b6d      	ldr	r3, [pc, #436]	; (8004550 <SBUS_decoding+0x398>)
 800439a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	sbus.rcValue[6] = ((uint16_t)sbus.rxBuf[9] >> 2 | ((uint16_t)sbus.rxBuf[10] << 6)) & 0x07FF;
 800439e:	4b6c      	ldr	r3, [pc, #432]	; (8004550 <SBUS_decoding+0x398>)
 80043a0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80043a4:	109b      	asrs	r3, r3, #2
 80043a6:	b21a      	sxth	r2, r3
 80043a8:	4b69      	ldr	r3, [pc, #420]	; (8004550 <SBUS_decoding+0x398>)
 80043aa:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80043ae:	019b      	lsls	r3, r3, #6
 80043b0:	b21b      	sxth	r3, r3
 80043b2:	4313      	orrs	r3, r2
 80043b4:	b21b      	sxth	r3, r3
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043bc:	b29a      	uxth	r2, r3
 80043be:	4b64      	ldr	r3, [pc, #400]	; (8004550 <SBUS_decoding+0x398>)
 80043c0:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	sbus.rcValue[7] = ((uint16_t)sbus.rxBuf[10] >> 5 | ((uint16_t)sbus.rxBuf[11] << 3)) & 0x07FF;
 80043c4:	4b62      	ldr	r3, [pc, #392]	; (8004550 <SBUS_decoding+0x398>)
 80043c6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80043ca:	115b      	asrs	r3, r3, #5
 80043cc:	b21a      	sxth	r2, r3
 80043ce:	4b60      	ldr	r3, [pc, #384]	; (8004550 <SBUS_decoding+0x398>)
 80043d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80043d4:	00db      	lsls	r3, r3, #3
 80043d6:	b21b      	sxth	r3, r3
 80043d8:	4313      	orrs	r3, r2
 80043da:	b21b      	sxth	r3, r3
 80043dc:	b29b      	uxth	r3, r3
 80043de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043e2:	b29a      	uxth	r2, r3
 80043e4:	4b5a      	ldr	r3, [pc, #360]	; (8004550 <SBUS_decoding+0x398>)
 80043e6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

	sbus.rcValue[8] = ((uint16_t)sbus.rxBuf[12] << 0 | ((uint16_t)sbus.rxBuf[13] << 8)) & 0x07FF;
 80043ea:	4b59      	ldr	r3, [pc, #356]	; (8004550 <SBUS_decoding+0x398>)
 80043ec:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80043f0:	b21a      	sxth	r2, r3
 80043f2:	4b57      	ldr	r3, [pc, #348]	; (8004550 <SBUS_decoding+0x398>)
 80043f4:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80043f8:	021b      	lsls	r3, r3, #8
 80043fa:	b21b      	sxth	r3, r3
 80043fc:	4313      	orrs	r3, r2
 80043fe:	b21b      	sxth	r3, r3
 8004400:	b29b      	uxth	r3, r3
 8004402:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004406:	b29a      	uxth	r2, r3
 8004408:	4b51      	ldr	r3, [pc, #324]	; (8004550 <SBUS_decoding+0x398>)
 800440a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
	sbus.rcValue[9] = ((uint16_t)sbus.rxBuf[13] >> 3 | ((uint16_t)sbus.rxBuf[14] << 5)) & 0x07FF;
 800440e:	4b50      	ldr	r3, [pc, #320]	; (8004550 <SBUS_decoding+0x398>)
 8004410:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004414:	10db      	asrs	r3, r3, #3
 8004416:	b21a      	sxth	r2, r3
 8004418:	4b4d      	ldr	r3, [pc, #308]	; (8004550 <SBUS_decoding+0x398>)
 800441a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800441e:	015b      	lsls	r3, r3, #5
 8004420:	b21b      	sxth	r3, r3
 8004422:	4313      	orrs	r3, r2
 8004424:	b21b      	sxth	r3, r3
 8004426:	b29b      	uxth	r3, r3
 8004428:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800442c:	b29a      	uxth	r2, r3
 800442e:	4b48      	ldr	r3, [pc, #288]	; (8004550 <SBUS_decoding+0x398>)
 8004430:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	sbus.rcValue[10] = ((uint16_t)sbus.rxBuf[14] >> 6 | ((uint16_t)sbus.rxBuf[15] << 2) | (uint16_t)sbus.rxBuf[16] << 10) & 0x07FF;
 8004434:	4b46      	ldr	r3, [pc, #280]	; (8004550 <SBUS_decoding+0x398>)
 8004436:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800443a:	119b      	asrs	r3, r3, #6
 800443c:	b21a      	sxth	r2, r3
 800443e:	4b44      	ldr	r3, [pc, #272]	; (8004550 <SBUS_decoding+0x398>)
 8004440:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	b21b      	sxth	r3, r3
 8004448:	4313      	orrs	r3, r2
 800444a:	b21a      	sxth	r2, r3
 800444c:	4b40      	ldr	r3, [pc, #256]	; (8004550 <SBUS_decoding+0x398>)
 800444e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8004452:	029b      	lsls	r3, r3, #10
 8004454:	b21b      	sxth	r3, r3
 8004456:	4313      	orrs	r3, r2
 8004458:	b21b      	sxth	r3, r3
 800445a:	b29b      	uxth	r3, r3
 800445c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004460:	b29a      	uxth	r2, r3
 8004462:	4b3b      	ldr	r3, [pc, #236]	; (8004550 <SBUS_decoding+0x398>)
 8004464:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
	sbus.rcValue[11] = ((uint16_t)sbus.rxBuf[16] >> 1 | ((uint16_t)sbus.rxBuf[17] << 7)) & 0x07FF;
 8004468:	4b39      	ldr	r3, [pc, #228]	; (8004550 <SBUS_decoding+0x398>)
 800446a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800446e:	105b      	asrs	r3, r3, #1
 8004470:	b21a      	sxth	r2, r3
 8004472:	4b37      	ldr	r3, [pc, #220]	; (8004550 <SBUS_decoding+0x398>)
 8004474:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8004478:	01db      	lsls	r3, r3, #7
 800447a:	b21b      	sxth	r3, r3
 800447c:	4313      	orrs	r3, r2
 800447e:	b21b      	sxth	r3, r3
 8004480:	b29b      	uxth	r3, r3
 8004482:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004486:	b29a      	uxth	r2, r3
 8004488:	4b31      	ldr	r3, [pc, #196]	; (8004550 <SBUS_decoding+0x398>)
 800448a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	sbus.rcValue[12] = ((uint16_t)sbus.rxBuf[17] >> 4 | ((uint16_t)sbus.rxBuf[18] << 4)) & 0x07FF;
 800448e:	4b30      	ldr	r3, [pc, #192]	; (8004550 <SBUS_decoding+0x398>)
 8004490:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8004494:	111b      	asrs	r3, r3, #4
 8004496:	b21a      	sxth	r2, r3
 8004498:	4b2d      	ldr	r3, [pc, #180]	; (8004550 <SBUS_decoding+0x398>)
 800449a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800449e:	011b      	lsls	r3, r3, #4
 80044a0:	b21b      	sxth	r3, r3
 80044a2:	4313      	orrs	r3, r2
 80044a4:	b21b      	sxth	r3, r3
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044ac:	b29a      	uxth	r2, r3
 80044ae:	4b28      	ldr	r3, [pc, #160]	; (8004550 <SBUS_decoding+0x398>)
 80044b0:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
	sbus.rcValue[13] = ((uint16_t)sbus.rxBuf[18] >> 7 | ((uint16_t)sbus.rxBuf[19] << 1) | (uint16_t)sbus.rxBuf[21] << 9) & 0x07FF;
 80044b4:	4b26      	ldr	r3, [pc, #152]	; (8004550 <SBUS_decoding+0x398>)
 80044b6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80044ba:	11db      	asrs	r3, r3, #7
 80044bc:	b21a      	sxth	r2, r3
 80044be:	4b24      	ldr	r3, [pc, #144]	; (8004550 <SBUS_decoding+0x398>)
 80044c0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80044c4:	005b      	lsls	r3, r3, #1
 80044c6:	b21b      	sxth	r3, r3
 80044c8:	4313      	orrs	r3, r2
 80044ca:	b21a      	sxth	r2, r3
 80044cc:	4b20      	ldr	r3, [pc, #128]	; (8004550 <SBUS_decoding+0x398>)
 80044ce:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80044d2:	025b      	lsls	r3, r3, #9
 80044d4:	b21b      	sxth	r3, r3
 80044d6:	4313      	orrs	r3, r2
 80044d8:	b21b      	sxth	r3, r3
 80044da:	b29b      	uxth	r3, r3
 80044dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044e0:	b29a      	uxth	r2, r3
 80044e2:	4b1b      	ldr	r3, [pc, #108]	; (8004550 <SBUS_decoding+0x398>)
 80044e4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
	sbus.rcValue[14] = ((uint16_t)sbus.rxBuf[20] >> 2 | ((uint16_t)sbus.rxBuf[21] << 6)) & 0x07FF;
 80044e8:	4b19      	ldr	r3, [pc, #100]	; (8004550 <SBUS_decoding+0x398>)
 80044ea:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80044ee:	109b      	asrs	r3, r3, #2
 80044f0:	b21a      	sxth	r2, r3
 80044f2:	4b17      	ldr	r3, [pc, #92]	; (8004550 <SBUS_decoding+0x398>)
 80044f4:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80044f8:	019b      	lsls	r3, r3, #6
 80044fa:	b21b      	sxth	r3, r3
 80044fc:	4313      	orrs	r3, r2
 80044fe:	b21b      	sxth	r3, r3
 8004500:	b29b      	uxth	r3, r3
 8004502:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004506:	b29a      	uxth	r2, r3
 8004508:	4b11      	ldr	r3, [pc, #68]	; (8004550 <SBUS_decoding+0x398>)
 800450a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	sbus.rcValue[15] = ((uint16_t)sbus.rxBuf[21] >> 5 | ((uint16_t)sbus.rxBuf[22] << 3)) & 0x07FF;
 800450e:	4b10      	ldr	r3, [pc, #64]	; (8004550 <SBUS_decoding+0x398>)
 8004510:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004514:	115b      	asrs	r3, r3, #5
 8004516:	b21a      	sxth	r2, r3
 8004518:	4b0d      	ldr	r3, [pc, #52]	; (8004550 <SBUS_decoding+0x398>)
 800451a:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	b21b      	sxth	r3, r3
 8004522:	4313      	orrs	r3, r2
 8004524:	b21b      	sxth	r3, r3
 8004526:	b29b      	uxth	r3, r3
 8004528:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800452c:	b29a      	uxth	r2, r3
 800452e:	4b08      	ldr	r3, [pc, #32]	; (8004550 <SBUS_decoding+0x398>)
 8004530:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

	if (((uint16_t)sbus.rxBuf[23]) & 0x0001)       sbus.rcValue[16] = 2000; else sbus.rcValue[16] = 1000;
 8004534:	4b06      	ldr	r3, [pc, #24]	; (8004550 <SBUS_decoding+0x398>)
 8004536:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800453a:	f003 0301 	and.w	r3, r3, #1
 800453e:	2b00      	cmp	r3, #0
 8004540:	d008      	beq.n	8004554 <SBUS_decoding+0x39c>
 8004542:	4b03      	ldr	r3, [pc, #12]	; (8004550 <SBUS_decoding+0x398>)
 8004544:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004548:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
 800454c:	e007      	b.n	800455e <SBUS_decoding+0x3a6>
 800454e:	bf00      	nop
 8004550:	20000548 	.word	0x20000548
 8004554:	4b1f      	ldr	r3, [pc, #124]	; (80045d4 <SBUS_decoding+0x41c>)
 8004556:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800455a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
	if (((uint16_t)sbus.rxBuf[23] >> 1) & 0x0001)  sbus.rcValue[17] = 2000; else sbus.rcValue[17] = 1000;
 800455e:	4b1d      	ldr	r3, [pc, #116]	; (80045d4 <SBUS_decoding+0x41c>)
 8004560:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	2b00      	cmp	r3, #0
 800456a:	d005      	beq.n	8004578 <SBUS_decoding+0x3c0>
 800456c:	4b19      	ldr	r3, [pc, #100]	; (80045d4 <SBUS_decoding+0x41c>)
 800456e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004572:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
 8004576:	e004      	b.n	8004582 <SBUS_decoding+0x3ca>
 8004578:	4b16      	ldr	r3, [pc, #88]	; (80045d4 <SBUS_decoding+0x41c>)
 800457a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800457e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

	for (int i = 0; i < SBUS_CHANNEL_NUMBER; i++) {
 8004582:	2300      	movs	r3, #0
 8004584:	607b      	str	r3, [r7, #4]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b11      	cmp	r3, #17
 800458a:	dc1c      	bgt.n	80045c6 <SBUS_decoding+0x40e>
		sbus.compRcValue[i] = (sbus.rcValue[i]) * 5 / 8 + 880;
 800458c:	4a11      	ldr	r2, [pc, #68]	; (80045d4 <SBUS_decoding+0x41c>)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	3318      	adds	r3, #24
 8004592:	005b      	lsls	r3, r3, #1
 8004594:	4413      	add	r3, r2
 8004596:	88db      	ldrh	r3, [r3, #6]
 8004598:	461a      	mov	r2, r3
 800459a:	4613      	mov	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	4413      	add	r3, r2
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	da00      	bge.n	80045a6 <SBUS_decoding+0x3ee>
 80045a4:	3307      	adds	r3, #7
 80045a6:	10db      	asrs	r3, r3, #3
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	f503 735c 	add.w	r3, r3, #880	; 0x370
 80045ae:	b299      	uxth	r1, r3
 80045b0:	4a08      	ldr	r2, [pc, #32]	; (80045d4 <SBUS_decoding+0x41c>)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	332c      	adds	r3, #44	; 0x2c
 80045b6:	005b      	lsls	r3, r3, #1
 80045b8:	4413      	add	r3, r2
 80045ba:	460a      	mov	r2, r1
 80045bc:	805a      	strh	r2, [r3, #2]
	for (int i = 0; i < SBUS_CHANNEL_NUMBER; i++) {
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	3301      	adds	r3, #1
 80045c2:	607b      	str	r3, [r7, #4]
 80045c4:	e7df      	b.n	8004586 <SBUS_decoding+0x3ce>
	}

//	if(sbus_comp_rcValue[0]<SBUS_FAILSAFE && sbus_comp_rcValue[1]<SBUS_FAILSAFE
//	&& sbus_comp_rcValue[2]<SBUS_FAILSAFE && sbus_comp_rcValue[3]<SBUS_FAILSAFE) return; // failsafe
	return SBUS_Result_NewData;
 80045c6:	2301      	movs	r3, #1
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3708      	adds	r7, #8
 80045cc:	46bd      	mov	sp, r7
 80045ce:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80045d2:	bf00      	nop
 80045d4:	20000548 	.word	0x20000548

080045d8 <SBUS_uartRxCpltCallback>:


SBUS_Result_t SBUS_uartRxCpltCallback(){// must call this function on HAL_UART_RxCpltCallback
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
	static uint8_t i=0;
	SBUS_Result_t result = SBUS_Result_OldData;
 80045de:	2300      	movs	r3, #0
 80045e0:	71fb      	strb	r3, [r7, #7]
	for(i=0; i<SBUS_DMA_BUF_SIZE;i++){
 80045e2:	4b37      	ldr	r3, [pc, #220]	; (80046c0 <SBUS_uartRxCpltCallback+0xe8>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	701a      	strb	r2, [r3, #0]
 80045e8:	4b35      	ldr	r3, [pc, #212]	; (80046c0 <SBUS_uartRxCpltCallback+0xe8>)
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	2b18      	cmp	r3, #24
 80045ee:	d862      	bhi.n	80046b6 <SBUS_uartRxCpltCallback+0xde>
		_curByte = sbus.dmaBuf[i];
 80045f0:	4b33      	ldr	r3, [pc, #204]	; (80046c0 <SBUS_uartRxCpltCallback+0xe8>)
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	461a      	mov	r2, r3
 80045f6:	4b33      	ldr	r3, [pc, #204]	; (80046c4 <SBUS_uartRxCpltCallback+0xec>)
 80045f8:	4413      	add	r3, r2
 80045fa:	791a      	ldrb	r2, [r3, #4]
 80045fc:	4b32      	ldr	r3, [pc, #200]	; (80046c8 <SBUS_uartRxCpltCallback+0xf0>)
 80045fe:	701a      	strb	r2, [r3, #0]
		if (_parserState == 0) {
 8004600:	4b32      	ldr	r3, [pc, #200]	; (80046cc <SBUS_uartRxCpltCallback+0xf4>)
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d120      	bne.n	800464a <SBUS_uartRxCpltCallback+0x72>
			if ((_curByte == SBUS_HEADER) && ((_prevByte == SBUS_FOOTER) || ((_prevByte & SBUS2MASK) == SBUS_FOOTER))) {
 8004608:	4b2f      	ldr	r3, [pc, #188]	; (80046c8 <SBUS_uartRxCpltCallback+0xf0>)
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	2b0f      	cmp	r3, #15
 800460e:	d118      	bne.n	8004642 <SBUS_uartRxCpltCallback+0x6a>
 8004610:	4b2f      	ldr	r3, [pc, #188]	; (80046d0 <SBUS_uartRxCpltCallback+0xf8>)
 8004612:	781b      	ldrb	r3, [r3, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d005      	beq.n	8004624 <SBUS_uartRxCpltCallback+0x4c>
 8004618:	4b2d      	ldr	r3, [pc, #180]	; (80046d0 <SBUS_uartRxCpltCallback+0xf8>)
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	f003 030f 	and.w	r3, r3, #15
 8004620:	2b00      	cmp	r3, #0
 8004622:	d10e      	bne.n	8004642 <SBUS_uartRxCpltCallback+0x6a>
				sbus.rxBuf[_parserState] = _curByte;
 8004624:	4b29      	ldr	r3, [pc, #164]	; (80046cc <SBUS_uartRxCpltCallback+0xf4>)
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	4619      	mov	r1, r3
 800462a:	4b27      	ldr	r3, [pc, #156]	; (80046c8 <SBUS_uartRxCpltCallback+0xf0>)
 800462c:	781a      	ldrb	r2, [r3, #0]
 800462e:	4b25      	ldr	r3, [pc, #148]	; (80046c4 <SBUS_uartRxCpltCallback+0xec>)
 8004630:	440b      	add	r3, r1
 8004632:	775a      	strb	r2, [r3, #29]
				_parserState++;
 8004634:	4b25      	ldr	r3, [pc, #148]	; (80046cc <SBUS_uartRxCpltCallback+0xf4>)
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	3301      	adds	r3, #1
 800463a:	b2da      	uxtb	r2, r3
 800463c:	4b23      	ldr	r3, [pc, #140]	; (80046cc <SBUS_uartRxCpltCallback+0xf4>)
 800463e:	701a      	strb	r2, [r3, #0]
 8004640:	e02e      	b.n	80046a0 <SBUS_uartRxCpltCallback+0xc8>
			} else {
				_parserState = 0;
 8004642:	4b22      	ldr	r3, [pc, #136]	; (80046cc <SBUS_uartRxCpltCallback+0xf4>)
 8004644:	2200      	movs	r2, #0
 8004646:	701a      	strb	r2, [r3, #0]
 8004648:	e02a      	b.n	80046a0 <SBUS_uartRxCpltCallback+0xc8>
			}
		}
		else {
			// strip off the data
			if ((_parserState) < SBUS_BUF_SIZE) {
 800464a:	4b20      	ldr	r3, [pc, #128]	; (80046cc <SBUS_uartRxCpltCallback+0xf4>)
 800464c:	781b      	ldrb	r3, [r3, #0]
 800464e:	2b18      	cmp	r3, #24
 8004650:	d80d      	bhi.n	800466e <SBUS_uartRxCpltCallback+0x96>
				sbus.rxBuf[_parserState] = _curByte;
 8004652:	4b1e      	ldr	r3, [pc, #120]	; (80046cc <SBUS_uartRxCpltCallback+0xf4>)
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	4619      	mov	r1, r3
 8004658:	4b1b      	ldr	r3, [pc, #108]	; (80046c8 <SBUS_uartRxCpltCallback+0xf0>)
 800465a:	781a      	ldrb	r2, [r3, #0]
 800465c:	4b19      	ldr	r3, [pc, #100]	; (80046c4 <SBUS_uartRxCpltCallback+0xec>)
 800465e:	440b      	add	r3, r1
 8004660:	775a      	strb	r2, [r3, #29]
				_parserState++;
 8004662:	4b1a      	ldr	r3, [pc, #104]	; (80046cc <SBUS_uartRxCpltCallback+0xf4>)
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	3301      	adds	r3, #1
 8004668:	b2da      	uxtb	r2, r3
 800466a:	4b18      	ldr	r3, [pc, #96]	; (80046cc <SBUS_uartRxCpltCallback+0xf4>)
 800466c:	701a      	strb	r2, [r3, #0]
			}
			// check the end byte
			if ((_parserState) == SBUS_BUF_SIZE) {
 800466e:	4b17      	ldr	r3, [pc, #92]	; (80046cc <SBUS_uartRxCpltCallback+0xf4>)
 8004670:	781b      	ldrb	r3, [r3, #0]
 8004672:	2b19      	cmp	r3, #25
 8004674:	d114      	bne.n	80046a0 <SBUS_uartRxCpltCallback+0xc8>
				if ((_curByte == SBUS_FOOTER) || ((_curByte & SBUS2MASK) == SBUS_FOOTER)) {
 8004676:	4b14      	ldr	r3, [pc, #80]	; (80046c8 <SBUS_uartRxCpltCallback+0xf0>)
 8004678:	781b      	ldrb	r3, [r3, #0]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d005      	beq.n	800468a <SBUS_uartRxCpltCallback+0xb2>
 800467e:	4b12      	ldr	r3, [pc, #72]	; (80046c8 <SBUS_uartRxCpltCallback+0xf0>)
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	f003 030f 	and.w	r3, r3, #15
 8004686:	2b00      	cmp	r3, #0
 8004688:	d107      	bne.n	800469a <SBUS_uartRxCpltCallback+0xc2>
					_parserState = 0;
 800468a:	4b10      	ldr	r3, [pc, #64]	; (80046cc <SBUS_uartRxCpltCallback+0xf4>)
 800468c:	2200      	movs	r2, #0
 800468e:	701a      	strb	r2, [r3, #0]
					result = SBUS_decoding();
 8004690:	f7ff fd92 	bl	80041b8 <SBUS_decoding>
 8004694:	4603      	mov	r3, r0
 8004696:	71fb      	strb	r3, [r7, #7]
 8004698:	e002      	b.n	80046a0 <SBUS_uartRxCpltCallback+0xc8>
				}
				else {
					_parserState = 0;
 800469a:	4b0c      	ldr	r3, [pc, #48]	; (80046cc <SBUS_uartRxCpltCallback+0xf4>)
 800469c:	2200      	movs	r2, #0
 800469e:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		_prevByte = _curByte;
 80046a0:	4b09      	ldr	r3, [pc, #36]	; (80046c8 <SBUS_uartRxCpltCallback+0xf0>)
 80046a2:	781a      	ldrb	r2, [r3, #0]
 80046a4:	4b0a      	ldr	r3, [pc, #40]	; (80046d0 <SBUS_uartRxCpltCallback+0xf8>)
 80046a6:	701a      	strb	r2, [r3, #0]
	for(i=0; i<SBUS_DMA_BUF_SIZE;i++){
 80046a8:	4b05      	ldr	r3, [pc, #20]	; (80046c0 <SBUS_uartRxCpltCallback+0xe8>)
 80046aa:	781b      	ldrb	r3, [r3, #0]
 80046ac:	3301      	adds	r3, #1
 80046ae:	b2da      	uxtb	r2, r3
 80046b0:	4b03      	ldr	r3, [pc, #12]	; (80046c0 <SBUS_uartRxCpltCallback+0xe8>)
 80046b2:	701a      	strb	r2, [r3, #0]
 80046b4:	e798      	b.n	80045e8 <SBUS_uartRxCpltCallback+0x10>
	}
	return result;
 80046b6:	79fb      	ldrb	r3, [r7, #7]
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3708      	adds	r7, #8
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	200005db 	.word	0x200005db
 80046c4:	20000548 	.word	0x20000548
 80046c8:	200005d9 	.word	0x200005d9
 80046cc:	200005d8 	.word	0x200005d8
 80046d0:	200005da 	.word	0x200005da

080046d4 <SBUS_getChannel>:
		printf("%d \t", sbus.compRcValue[i]);
	}
	printf("\r\n");
}

uint16_t SBUS_getChannel(uint8_t chan) { // start from 1
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	4603      	mov	r3, r0
 80046dc:	71fb      	strb	r3, [r7, #7]
	return sbus.compRcValue[chan - 1];
 80046de:	79fb      	ldrb	r3, [r7, #7]
 80046e0:	3b01      	subs	r3, #1
 80046e2:	4a05      	ldr	r2, [pc, #20]	; (80046f8 <SBUS_getChannel+0x24>)
 80046e4:	332c      	adds	r3, #44	; 0x2c
 80046e6:	005b      	lsls	r3, r3, #1
 80046e8:	4413      	add	r3, r2
 80046ea:	885b      	ldrh	r3, [r3, #2]
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr
 80046f8:	20000548 	.word	0x20000548

080046fc <_ZSt4asinf>:
  using ::asin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  asin(float __x)
  { return __builtin_asinf(__x); }
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
 8004702:	ed87 0a01 	vstr	s0, [r7, #4]
 8004706:	ed97 0a01 	vldr	s0, [r7, #4]
 800470a:	f014 fcc9 	bl	80190a0 <asinf>
 800470e:	eef0 7a40 	vmov.f32	s15, s0
 8004712:	eeb0 0a67 	vmov.f32	s0, s15
 8004716:	3708      	adds	r7, #8
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}

0800471c <_ZSt5atan2ff>:
  using ::atan2;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan2(float __y, float __x)
  { return __builtin_atan2f(__y, __x); }
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
 8004722:	ed87 0a01 	vstr	s0, [r7, #4]
 8004726:	edc7 0a00 	vstr	s1, [r7]
 800472a:	edd7 0a00 	vldr	s1, [r7]
 800472e:	ed97 0a01 	vldr	s0, [r7, #4]
 8004732:	f014 fd0d 	bl	8019150 <atan2f>
 8004736:	eef0 7a40 	vmov.f32	s15, s0
 800473a:	eeb0 0a67 	vmov.f32	s0, s15
 800473e:	3708      	adds	r7, #8
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}

08004744 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	ed87 0a01 	vstr	s0, [r7, #4]
 800474e:	ed97 0a01 	vldr	s0, [r7, #4]
 8004752:	f014 fc23 	bl	8018f9c <cosf>
 8004756:	eef0 7a40 	vmov.f32	s15, s0
 800475a:	eeb0 0a67 	vmov.f32	s0, s15
 800475e:	3708      	adds	r7, #8
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}

08004764 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8004764:	b580      	push	{r7, lr}
 8004766:	b082      	sub	sp, #8
 8004768:	af00      	add	r7, sp, #0
 800476a:	ed87 0a01 	vstr	s0, [r7, #4]
 800476e:	ed97 0a01 	vldr	s0, [r7, #4]
 8004772:	f014 fc53 	bl	801901c <sinf>
 8004776:	eef0 7a40 	vmov.f32	s15, s0
 800477a:	eeb0 0a67 	vmov.f32	s0, s15
 800477e:	3708      	adds	r7, #8
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	ed87 0a01 	vstr	s0, [r7, #4]
 800478e:	ed97 0a01 	vldr	s0, [r7, #4]
 8004792:	f014 fcdf 	bl	8019154 <sqrtf>
 8004796:	eef0 7a40 	vmov.f32	s15, s0
 800479a:	eeb0 0a67 	vmov.f32	s0, s15
 800479e:	3708      	adds	r7, #8
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <_ZL11microsecondv>:
/* micro second counter timer */
#define USEC_TIMER &htim2

static uint32_t _timerOverflowCnt = 0;

static __inline uint64_t microsecond(){
 80047a4:	e92d 0890 	stmdb	sp!, {r4, r7, fp}
 80047a8:	af00      	add	r7, sp, #0
	return ((uint64_t)_timerOverflowCnt<<32) | (__HAL_TIM_GetCounter(USEC_TIMER));
 80047aa:	4b0e      	ldr	r3, [pc, #56]	; (80047e4 <_ZL11microsecondv+0x40>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4619      	mov	r1, r3
 80047b0:	f04f 0200 	mov.w	r2, #0
 80047b4:	f04f 0b00 	mov.w	fp, #0
 80047b8:	f04f 0c00 	mov.w	ip, #0
 80047bc:	468c      	mov	ip, r1
 80047be:	f04f 0b00 	mov.w	fp, #0
 80047c2:	4a09      	ldr	r2, [pc, #36]	; (80047e8 <_ZL11microsecondv+0x44>)
 80047c4:	6812      	ldr	r2, [r2, #0]
 80047c6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80047c8:	4611      	mov	r1, r2
 80047ca:	f04f 0200 	mov.w	r2, #0
 80047ce:	ea4b 0301 	orr.w	r3, fp, r1
 80047d2:	ea4c 0402 	orr.w	r4, ip, r2
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	4621      	mov	r1, r4
 80047da:	46bd      	mov	sp, r7
 80047dc:	e8bd 0890 	ldmia.w	sp!, {r4, r7, fp}
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	20000858 	.word	0x20000858
 80047e8:	20007360 	.word	0x20007360

080047ec <_ZN2FC6MsgBus12getBodyAccelEPNS_9BodyAccelE>:

class MsgBus {
public:
	MsgBus() = default;

    SIMPLE_FUNC_IMPL(BodyAccel, BodyAccel, bodyAccel);
 80047ec:	b4b0      	push	{r4, r5, r7}
 80047ee:	b083      	sub	sp, #12
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	e9d3 1200 	ldrd	r1, r2, [r3]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004802:	42a2      	cmp	r2, r4
 8004804:	bf08      	it	eq
 8004806:	4299      	cmpeq	r1, r3
 8004808:	d00b      	beq.n	8004822 <_ZN2FC6MsgBus12getBodyAccelEPNS_9BodyAccelE+0x36>
 800480a:	683a      	ldr	r2, [r7, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4614      	mov	r4, r2
 8004810:	461d      	mov	r5, r3
 8004812:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004814:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004816:	e895 0003 	ldmia.w	r5, {r0, r1}
 800481a:	e884 0003 	stmia.w	r4, {r0, r1}
 800481e:	2301      	movs	r3, #1
 8004820:	e000      	b.n	8004824 <_ZN2FC6MsgBus12getBodyAccelEPNS_9BodyAccelE+0x38>
 8004822:	2300      	movs	r3, #0
 8004824:	4618      	mov	r0, r3
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	bcb0      	pop	{r4, r5, r7}
 800482c:	4770      	bx	lr

0800482e <_ZN2FC6MsgBus12setBodyAccelERKNS_9BodyAccelE>:
 800482e:	b4b0      	push	{r4, r5, r7}
 8004830:	b083      	sub	sp, #12
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
 8004836:	6039      	str	r1, [r7, #0]
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	4614      	mov	r4, r2
 800483e:	461d      	mov	r5, r3
 8004840:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004842:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004844:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004848:	e884 0003 	stmia.w	r4, {r0, r1}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	bcb0      	pop	{r4, r5, r7}
 8004854:	4770      	bx	lr

08004856 <_ZN2FC6MsgBus22getBodyAngularVelocityEPNS_19BodyAngularVelocityE>:
    SIMPLE_FUNC_IMPL(BodyAngularVelocity, BodyAngularVelocity, bodyAngularVelocity);
 8004856:	b4b0      	push	{r4, r5, r7}
 8004858:	b083      	sub	sp, #12
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
 800485e:	6039      	str	r1, [r7, #0]
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	e9d3 1200 	ldrd	r1, r2, [r3]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 800486c:	42a2      	cmp	r2, r4
 800486e:	bf08      	it	eq
 8004870:	4299      	cmpeq	r1, r3
 8004872:	d00c      	beq.n	800488e <_ZN2FC6MsgBus22getBodyAngularVelocityEPNS_19BodyAngularVelocityE+0x38>
 8004874:	683a      	ldr	r2, [r7, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4615      	mov	r5, r2
 800487a:	f103 0418 	add.w	r4, r3, #24
 800487e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004880:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004882:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004886:	e885 0003 	stmia.w	r5, {r0, r1}
 800488a:	2301      	movs	r3, #1
 800488c:	e000      	b.n	8004890 <_ZN2FC6MsgBus22getBodyAngularVelocityEPNS_19BodyAngularVelocityE+0x3a>
 800488e:	2300      	movs	r3, #0
 8004890:	4618      	mov	r0, r3
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	bcb0      	pop	{r4, r5, r7}
 8004898:	4770      	bx	lr

0800489a <_ZN2FC6MsgBus22setBodyAngularVelocityERKNS_19BodyAngularVelocityE>:
 800489a:	b4b0      	push	{r4, r5, r7}
 800489c:	b083      	sub	sp, #12
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
 80048a2:	6039      	str	r1, [r7, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	683a      	ldr	r2, [r7, #0]
 80048a8:	f103 0418 	add.w	r4, r3, #24
 80048ac:	4615      	mov	r5, r2
 80048ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048b2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80048b6:	e884 0003 	stmia.w	r4, {r0, r1}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	bcb0      	pop	{r4, r5, r7}
 80048c2:	4770      	bx	lr

080048c4 <_ZN2FC6MsgBus10getBodyMagEPNS_7BodyMagE>:
    SIMPLE_FUNC_IMPL(BodyMag, BodyMag, bodyMag);
 80048c4:	b4b0      	push	{r4, r5, r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	e9d3 1200 	ldrd	r1, r2, [r3]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 80048da:	42a2      	cmp	r2, r4
 80048dc:	bf08      	it	eq
 80048de:	4299      	cmpeq	r1, r3
 80048e0:	d00c      	beq.n	80048fc <_ZN2FC6MsgBus10getBodyMagEPNS_7BodyMagE+0x38>
 80048e2:	683a      	ldr	r2, [r7, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4615      	mov	r5, r2
 80048e8:	f103 0430 	add.w	r4, r3, #48	; 0x30
 80048ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80048ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80048f0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80048f4:	e885 0003 	stmia.w	r5, {r0, r1}
 80048f8:	2301      	movs	r3, #1
 80048fa:	e000      	b.n	80048fe <_ZN2FC6MsgBus10getBodyMagEPNS_7BodyMagE+0x3a>
 80048fc:	2300      	movs	r3, #0
 80048fe:	4618      	mov	r0, r3
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	bcb0      	pop	{r4, r5, r7}
 8004906:	4770      	bx	lr

08004908 <_ZN2FC6MsgBus10setBodyMagERKNS_7BodyMagE>:
 8004908:	b4b0      	push	{r4, r5, r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	6039      	str	r1, [r7, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	f103 0430 	add.w	r4, r3, #48	; 0x30
 800491a:	4615      	mov	r5, r2
 800491c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800491e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004920:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004924:	e884 0003 	stmia.w	r4, {r0, r1}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	bcb0      	pop	{r4, r5, r7}
 8004930:	4770      	bx	lr

08004932 <_ZN2FC6MsgBus6getGPSEPNS_3GPSE>:
    SIMPLE_FUNC_IMPL(GPS, GPS, gps);
 8004932:	b590      	push	{r4, r7, lr}
 8004934:	b083      	sub	sp, #12
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
 800493a:	6039      	str	r1, [r7, #0]
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	e9d3 1200 	ldrd	r1, r2, [r3]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	e9d3 3412 	ldrd	r3, r4, [r3, #72]	; 0x48
 8004948:	42a2      	cmp	r2, r4
 800494a:	bf08      	it	eq
 800494c:	4299      	cmpeq	r1, r3
 800494e:	d009      	beq.n	8004964 <_ZN2FC6MsgBus6getGPSEPNS_3GPSE+0x32>
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4610      	mov	r0, r2
 8004956:	3348      	adds	r3, #72	; 0x48
 8004958:	2248      	movs	r2, #72	; 0x48
 800495a:	4619      	mov	r1, r3
 800495c:	f015 fc28 	bl	801a1b0 <memcpy>
 8004960:	2301      	movs	r3, #1
 8004962:	e000      	b.n	8004966 <_ZN2FC6MsgBus6getGPSEPNS_3GPSE+0x34>
 8004964:	2300      	movs	r3, #0
 8004966:	4618      	mov	r0, r3
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	bd90      	pop	{r4, r7, pc}

0800496e <_ZN2FC6MsgBus6setGPSERKNS_3GPSE>:
 800496e:	b580      	push	{r7, lr}
 8004970:	b082      	sub	sp, #8
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
 8004976:	6039      	str	r1, [r7, #0]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	683a      	ldr	r2, [r7, #0]
 800497c:	3348      	adds	r3, #72	; 0x48
 800497e:	4611      	mov	r1, r2
 8004980:	2248      	movs	r2, #72	; 0x48
 8004982:	4618      	mov	r0, r3
 8004984:	f015 fc14 	bl	801a1b0 <memcpy>
 8004988:	bf00      	nop
 800498a:	3708      	adds	r7, #8
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <_ZN2FC6MsgBus12getBarometerEPNS_9BarometerE>:
    SIMPLE_FUNC_IMPL(Barometer, Barometer, barometer);
 8004990:	b490      	push	{r4, r7}
 8004992:	b082      	sub	sp, #8
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	e9d3 1200 	ldrd	r1, r2, [r3]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	e9d3 3424 	ldrd	r3, r4, [r3, #144]	; 0x90
 80049a6:	42a2      	cmp	r2, r4
 80049a8:	bf08      	it	eq
 80049aa:	4299      	cmpeq	r1, r3
 80049ac:	d008      	beq.n	80049c0 <_ZN2FC6MsgBus12getBarometerEPNS_9BarometerE+0x30>
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4614      	mov	r4, r2
 80049b4:	3390      	adds	r3, #144	; 0x90
 80049b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80049b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80049bc:	2301      	movs	r3, #1
 80049be:	e000      	b.n	80049c2 <_ZN2FC6MsgBus12getBarometerEPNS_9BarometerE+0x32>
 80049c0:	2300      	movs	r3, #0
 80049c2:	4618      	mov	r0, r3
 80049c4:	3708      	adds	r7, #8
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bc90      	pop	{r4, r7}
 80049ca:	4770      	bx	lr

080049cc <_ZN2FC6MsgBus12setBarometerERKNS_9BarometerE>:
 80049cc:	b490      	push	{r4, r7}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	683a      	ldr	r2, [r7, #0]
 80049da:	f103 0490 	add.w	r4, r3, #144	; 0x90
 80049de:	4613      	mov	r3, r2
 80049e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80049e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80049e6:	bf00      	nop
 80049e8:	3708      	adds	r7, #8
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bc90      	pop	{r4, r7}
 80049ee:	4770      	bx	lr

080049f0 <_ZN2FC6MsgBus13setControllerERKNS_10ControllerE>:
    SIMPLE_FUNC_IMPL(Controller, Controller, controller);
 80049f0:	b490      	push	{r4, r7}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	f103 04a0 	add.w	r4, r3, #160	; 0xa0
 8004a02:	4613      	mov	r3, r2
 8004a04:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004a06:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8004a0a:	bf00      	nop
 8004a0c:	3708      	adds	r7, #8
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bc90      	pop	{r4, r7}
 8004a12:	4770      	bx	lr

08004a14 <_ZN2FC6MsgBus11getAttitudeEPNS_8AttitudeE>:
    
    SIMPLE_FUNC_IMPL(Attitude, Attitude, attitude);
 8004a14:	b4b0      	push	{r4, r5, r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	e9d3 1200 	ldrd	r1, r2, [r3]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	e9d3 342c 	ldrd	r3, r4, [r3, #176]	; 0xb0
 8004a2a:	42a2      	cmp	r2, r4
 8004a2c:	bf08      	it	eq
 8004a2e:	4299      	cmpeq	r1, r3
 8004a30:	d00e      	beq.n	8004a50 <_ZN2FC6MsgBus11getAttitudeEPNS_8AttitudeE+0x3c>
 8004a32:	683a      	ldr	r2, [r7, #0]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	4615      	mov	r5, r2
 8004a38:	f103 04b0 	add.w	r4, r3, #176	; 0xb0
 8004a3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a44:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004a48:	e885 0003 	stmia.w	r5, {r0, r1}
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e000      	b.n	8004a52 <_ZN2FC6MsgBus11getAttitudeEPNS_8AttitudeE+0x3e>
 8004a50:	2300      	movs	r3, #0
 8004a52:	4618      	mov	r0, r3
 8004a54:	370c      	adds	r7, #12
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bcb0      	pop	{r4, r5, r7}
 8004a5a:	4770      	bx	lr

08004a5c <_ZN2FC6MsgBus11setAttitudeERKNS_8AttitudeE>:
 8004a5c:	b4b0      	push	{r4, r5, r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	683a      	ldr	r2, [r7, #0]
 8004a6a:	f103 04b0 	add.w	r4, r3, #176	; 0xb0
 8004a6e:	4615      	mov	r5, r2
 8004a70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a78:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004a7c:	e884 0003 	stmia.w	r4, {r0, r1}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bcb0      	pop	{r4, r5, r7}
 8004a88:	4770      	bx	lr

08004a8a <_ZN2FC6MsgBus11getNedAccelEPNS_8NedAccelE>:
    SIMPLE_FUNC_IMPL(NedAccel, NedAccel, nedAccel);
 8004a8a:	b4b0      	push	{r4, r5, r7}
 8004a8c:	b083      	sub	sp, #12
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
 8004a92:	6039      	str	r1, [r7, #0]
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	e9d3 1200 	ldrd	r1, r2, [r3]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	e9d3 3436 	ldrd	r3, r4, [r3, #216]	; 0xd8
 8004aa0:	42a2      	cmp	r2, r4
 8004aa2:	bf08      	it	eq
 8004aa4:	4299      	cmpeq	r1, r3
 8004aa6:	d00c      	beq.n	8004ac2 <_ZN2FC6MsgBus11getNedAccelEPNS_8NedAccelE+0x38>
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4615      	mov	r5, r2
 8004aae:	f103 04d8 	add.w	r4, r3, #216	; 0xd8
 8004ab2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004ab4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ab6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004aba:	e885 0003 	stmia.w	r5, {r0, r1}
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e000      	b.n	8004ac4 <_ZN2FC6MsgBus11getNedAccelEPNS_8NedAccelE+0x3a>
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bcb0      	pop	{r4, r5, r7}
 8004acc:	4770      	bx	lr

08004ace <_ZN2FC6MsgBus11setNedAccelERKNS_8NedAccelE>:
 8004ace:	b4b0      	push	{r4, r5, r7}
 8004ad0:	b083      	sub	sp, #12
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
 8004ad6:	6039      	str	r1, [r7, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	683a      	ldr	r2, [r7, #0]
 8004adc:	f103 04d8 	add.w	r4, r3, #216	; 0xd8
 8004ae0:	4615      	mov	r5, r2
 8004ae2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ae4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ae6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004aea:	e884 0003 	stmia.w	r4, {r0, r1}
 8004aee:	bf00      	nop
 8004af0:	370c      	adds	r7, #12
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bcb0      	pop	{r4, r5, r7}
 8004af6:	4770      	bx	lr

08004af8 <_ZN2FC6MsgBus11getModeFlagEPNS_8ModeFlagE>:

    SIMPLE_FUNC_IMPL(ModeFlag, ModeFlag, modeFlag);
 8004af8:	b490      	push	{r4, r7}
 8004afa:	b082      	sub	sp, #8
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	6039      	str	r1, [r7, #0]
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	e9d3 1200 	ldrd	r1, r2, [r3]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	e9d3 343c 	ldrd	r3, r4, [r3, #240]	; 0xf0
 8004b0e:	42a2      	cmp	r2, r4
 8004b10:	bf08      	it	eq
 8004b12:	4299      	cmpeq	r1, r3
 8004b14:	d008      	beq.n	8004b28 <_ZN2FC6MsgBus11getModeFlagEPNS_8ModeFlagE+0x30>
 8004b16:	683a      	ldr	r2, [r7, #0]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4614      	mov	r4, r2
 8004b1c:	33f0      	adds	r3, #240	; 0xf0
 8004b1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8004b24:	2301      	movs	r3, #1
 8004b26:	e000      	b.n	8004b2a <_ZN2FC6MsgBus11getModeFlagEPNS_8ModeFlagE+0x32>
 8004b28:	2300      	movs	r3, #0
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3708      	adds	r7, #8
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bc90      	pop	{r4, r7}
 8004b32:	4770      	bx	lr

08004b34 <_ZN2FC11SensorAccel8setAccelEfff>:
private:
    struct BodyAccel bodyAccel{};
};


void SensorAccel::setAccel(float x, float y, float z){
 8004b34:	b590      	push	{r4, r7, lr}
 8004b36:	b085      	sub	sp, #20
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	ed87 0a02 	vstr	s0, [r7, #8]
 8004b40:	edc7 0a01 	vstr	s1, [r7, #4]
 8004b44:	ed87 1a00 	vstr	s2, [r7]
	if((x == 0.0f) && (y == 0.0f) && (z == 0.0f)) return;	/* invalid value */
 8004b48:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b4c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b54:	d10d      	bne.n	8004b72 <_ZN2FC11SensorAccel8setAccelEfff+0x3e>
 8004b56:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b5a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b62:	d106      	bne.n	8004b72 <_ZN2FC11SensorAccel8setAccelEfff+0x3e>
 8004b64:	edd7 7a00 	vldr	s15, [r7]
 8004b68:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b70:	d015      	beq.n	8004b9e <_ZN2FC11SensorAccel8setAccelEfff+0x6a>
	this->bodyAccel.timestamp = microsecond();
 8004b72:	f7ff fe17 	bl	80047a4 <_ZL11microsecondv>
 8004b76:	4603      	mov	r3, r0
 8004b78:	460c      	mov	r4, r1
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	e9c2 3400 	strd	r3, r4, [r2]
	this->bodyAccel.xyz[0] = x;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	68ba      	ldr	r2, [r7, #8]
 8004b84:	609a      	str	r2, [r3, #8]
	this->bodyAccel.xyz[1] = y;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	60da      	str	r2, [r3, #12]
	this->bodyAccel.xyz[2] = z;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	683a      	ldr	r2, [r7, #0]
 8004b90:	611a      	str	r2, [r3, #16]
	msgBus.setBodyAccel(this->bodyAccel);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	4619      	mov	r1, r3
 8004b96:	4804      	ldr	r0, [pc, #16]	; (8004ba8 <_ZN2FC11SensorAccel8setAccelEfff+0x74>)
 8004b98:	f7ff fe49 	bl	800482e <_ZN2FC6MsgBus12setBodyAccelERKNS_9BodyAccelE>
 8004b9c:	e000      	b.n	8004ba0 <_ZN2FC11SensorAccel8setAccelEfff+0x6c>
	if((x == 0.0f) && (y == 0.0f) && (z == 0.0f)) return;	/* invalid value */
 8004b9e:	bf00      	nop
}
 8004ba0:	3714      	adds	r7, #20
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd90      	pop	{r4, r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	20000008 	.word	0x20000008

08004bac <_ZN2FC10SensorGyro7setGyroEfff>:
    void setGyro(float x, float y, float z);
private:
    struct BodyAngularVelocity bodyAngularVelocity;
};

void SensorGyro::setGyro(float x, float y, float z){
 8004bac:	b590      	push	{r4, r7, lr}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	ed87 0a02 	vstr	s0, [r7, #8]
 8004bb8:	edc7 0a01 	vstr	s1, [r7, #4]
 8004bbc:	ed87 1a00 	vstr	s2, [r7]
	if((x == 0.0f) && (y == 0.0f) && (z == 0.0f)) return;	/* invalid value */
 8004bc0:	edd7 7a02 	vldr	s15, [r7, #8]
 8004bc4:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bcc:	d10d      	bne.n	8004bea <_ZN2FC10SensorGyro7setGyroEfff+0x3e>
 8004bce:	edd7 7a01 	vldr	s15, [r7, #4]
 8004bd2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bda:	d106      	bne.n	8004bea <_ZN2FC10SensorGyro7setGyroEfff+0x3e>
 8004bdc:	edd7 7a00 	vldr	s15, [r7]
 8004be0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004be8:	d015      	beq.n	8004c16 <_ZN2FC10SensorGyro7setGyroEfff+0x6a>
	this->bodyAngularVelocity.timestamp = microsecond();
 8004bea:	f7ff fddb 	bl	80047a4 <_ZL11microsecondv>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	460c      	mov	r4, r1
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	e9c2 3400 	strd	r3, r4, [r2]
	this->bodyAngularVelocity.xyz[0] = x;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	68ba      	ldr	r2, [r7, #8]
 8004bfc:	609a      	str	r2, [r3, #8]
	this->bodyAngularVelocity.xyz[1] = y;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	60da      	str	r2, [r3, #12]
	this->bodyAngularVelocity.xyz[2] = z;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	683a      	ldr	r2, [r7, #0]
 8004c08:	611a      	str	r2, [r3, #16]
	msgBus.setBodyAngularVelocity(this->bodyAngularVelocity);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	4619      	mov	r1, r3
 8004c0e:	4804      	ldr	r0, [pc, #16]	; (8004c20 <_ZN2FC10SensorGyro7setGyroEfff+0x74>)
 8004c10:	f7ff fe43 	bl	800489a <_ZN2FC6MsgBus22setBodyAngularVelocityERKNS_19BodyAngularVelocityE>
 8004c14:	e000      	b.n	8004c18 <_ZN2FC10SensorGyro7setGyroEfff+0x6c>
	if((x == 0.0f) && (y == 0.0f) && (z == 0.0f)) return;	/* invalid value */
 8004c16:	bf00      	nop
}
 8004c18:	3714      	adds	r7, #20
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd90      	pop	{r4, r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	20000008 	.word	0x20000008

08004c24 <_ZN2FC9SensorMag6setMagEfff>:
    float bias[3];
    float scale[3];
};


void SensorMag::setMag(float x, float y, float z){
 8004c24:	b590      	push	{r4, r7, lr}
 8004c26:	b085      	sub	sp, #20
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	ed87 0a02 	vstr	s0, [r7, #8]
 8004c30:	edc7 0a01 	vstr	s1, [r7, #4]
 8004c34:	ed87 1a00 	vstr	s2, [r7]
	if((x == 0.0f) && (y == 0.0f) && (z == 0.0f)) return;	/* invalid value */
 8004c38:	edd7 7a02 	vldr	s15, [r7, #8]
 8004c3c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c44:	d10d      	bne.n	8004c62 <_ZN2FC9SensorMag6setMagEfff+0x3e>
 8004c46:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c4a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c52:	d106      	bne.n	8004c62 <_ZN2FC9SensorMag6setMagEfff+0x3e>
 8004c54:	edd7 7a00 	vldr	s15, [r7]
 8004c58:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c60:	d015      	beq.n	8004c8e <_ZN2FC9SensorMag6setMagEfff+0x6a>
	this->bodyMag.timestamp = microsecond();
 8004c62:	f7ff fd9f 	bl	80047a4 <_ZL11microsecondv>
 8004c66:	4603      	mov	r3, r0
 8004c68:	460c      	mov	r4, r1
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	e9c2 3400 	strd	r3, r4, [r2]
	this->bodyMag.xyz[0] = x;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	68ba      	ldr	r2, [r7, #8]
 8004c74:	609a      	str	r2, [r3, #8]
	this->bodyMag.xyz[1] = y;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	60da      	str	r2, [r3, #12]
	this->bodyMag.xyz[2] = z;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	683a      	ldr	r2, [r7, #0]
 8004c80:	611a      	str	r2, [r3, #16]
	msgBus.setBodyMag(this->bodyMag);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	4619      	mov	r1, r3
 8004c86:	4804      	ldr	r0, [pc, #16]	; (8004c98 <_ZN2FC9SensorMag6setMagEfff+0x74>)
 8004c88:	f7ff fe3e 	bl	8004908 <_ZN2FC6MsgBus10setBodyMagERKNS_7BodyMagE>
 8004c8c:	e000      	b.n	8004c90 <_ZN2FC9SensorMag6setMagEfff+0x6c>
	if((x == 0.0f) && (y == 0.0f) && (z == 0.0f)) return;	/* invalid value */
 8004c8e:	bf00      	nop
}
 8004c90:	3714      	adds	r7, #20
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd90      	pop	{r4, r7, pc}
 8004c96:	bf00      	nop
 8004c98:	20000008 	.word	0x20000008
 8004c9c:	00000000 	.word	0x00000000

08004ca0 <_ZN2FC9SensorGPS6setGPSEddfffffhhy>:


void SensorGPS::setGPS(double lat, double lon, float alt,
        			   float vel, float direction, float hdop, float vdop,
					   uint8_t numSat, uint8_t fixType, uint64_t UtcUsec)
{
 8004ca0:	b590      	push	{r4, r7, lr}
 8004ca2:	b091      	sub	sp, #68	; 0x44
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004ca8:	ed87 0b08 	vstr	d0, [r7, #32]
 8004cac:	ed87 1b06 	vstr	d1, [r7, #24]
 8004cb0:	ed87 2a0a 	vstr	s4, [r7, #40]	; 0x28
 8004cb4:	edc7 2a05 	vstr	s5, [r7, #20]
 8004cb8:	ed87 3a04 	vstr	s6, [r7, #16]
 8004cbc:	edc7 3a03 	vstr	s7, [r7, #12]
 8004cc0:	ed87 4a02 	vstr	s8, [r7, #8]
 8004cc4:	460b      	mov	r3, r1
 8004cc6:	71fb      	strb	r3, [r7, #7]
 8004cc8:	4613      	mov	r3, r2
 8004cca:	71bb      	strb	r3, [r7, #6]

	/* calculate velocity NED  */
	float radDirection = direction*M_PI/180.0;
 8004ccc:	6938      	ldr	r0, [r7, #16]
 8004cce:	f7fb fc4b 	bl	8000568 <__aeabi_f2d>
 8004cd2:	a339      	add	r3, pc, #228	; (adr r3, 8004db8 <_ZN2FC9SensorGPS6setGPSEddfffffhhy+0x118>)
 8004cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd8:	f7fb fc9e 	bl	8000618 <__aeabi_dmul>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	460c      	mov	r4, r1
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	4621      	mov	r1, r4
 8004ce4:	f04f 0200 	mov.w	r2, #0
 8004ce8:	4b31      	ldr	r3, [pc, #196]	; (8004db0 <_ZN2FC9SensorGPS6setGPSEddfffffhhy+0x110>)
 8004cea:	f7fb fdbf 	bl	800086c <__aeabi_ddiv>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	460c      	mov	r4, r1
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	4621      	mov	r1, r4
 8004cf6:	f7fb ff87 	bl	8000c08 <__aeabi_d2f>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	63fb      	str	r3, [r7, #60]	; 0x3c
	float velN = std::cos(radDirection)*vel;
 8004cfe:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 8004d02:	f7ff fd1f 	bl	8004744 <_ZSt3cosf>
 8004d06:	eeb0 7a40 	vmov.f32	s14, s0
 8004d0a:	edd7 7a05 	vldr	s15, [r7, #20]
 8004d0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d12:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	float velE = std::sin(radDirection)*vel;
 8004d16:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 8004d1a:	f7ff fd23 	bl	8004764 <_ZSt3sinf>
 8004d1e:	eeb0 7a40 	vmov.f32	s14, s0
 8004d22:	edd7 7a05 	vldr	s15, [r7, #20]
 8004d26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d2a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

	this->gps.timestamp = microsecond();
 8004d2e:	f7ff fd39 	bl	80047a4 <_ZL11microsecondv>
 8004d32:	4603      	mov	r3, r0
 8004d34:	460c      	mov	r4, r1
 8004d36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d38:	e9c2 3400 	strd	r3, r4, [r2]
	this->gps.timestampUTC = UtcUsec;
 8004d3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d3e:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8004d42:	e9c2 3402 	strd	r3, r4, [r2, #8]
	this->gps.lat = lat;
 8004d46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d48:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8004d4c:	e9c2 3404 	strd	r3, r4, [r2, #16]
	this->gps.lon = lon;
 8004d50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d52:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8004d56:	e9c2 3406 	strd	r3, r4, [r2, #24]
	this->gps.alt = alt;
 8004d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d5e:	621a      	str	r2, [r3, #32]

	this->gps.vel = vel;
 8004d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	625a      	str	r2, [r3, #36]	; 0x24
	this->gps.velN = velN;
 8004d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d6a:	629a      	str	r2, [r3, #40]	; 0x28
	this->gps.velE = velE;
 8004d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d70:	62da      	str	r2, [r3, #44]	; 0x2c
	this->gps.velD = 0; /* ??? */
 8004d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d74:	f04f 0200 	mov.w	r2, #0
 8004d78:	631a      	str	r2, [r3, #48]	; 0x30
	this->gps.direction = radDirection;
 8004d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d7c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d7e:	635a      	str	r2, [r3, #52]	; 0x34
	this->gps.hdop = hdop;
 8004d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d82:	68fa      	ldr	r2, [r7, #12]
 8004d84:	639a      	str	r2, [r3, #56]	; 0x38
	this->gps.vdop = vdop;
 8004d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d88:	68ba      	ldr	r2, [r7, #8]
 8004d8a:	63da      	str	r2, [r3, #60]	; 0x3c

	this->gps.numSatellites = numSat;
 8004d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d8e:	79fa      	ldrb	r2, [r7, #7]
 8004d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	this->gps.fixType = fixType;
 8004d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d96:	79ba      	ldrb	r2, [r7, #6]
 8004d98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

	msgBus.setGPS(this->gps);
 8004d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d9e:	4619      	mov	r1, r3
 8004da0:	4804      	ldr	r0, [pc, #16]	; (8004db4 <_ZN2FC9SensorGPS6setGPSEddfffffhhy+0x114>)
 8004da2:	f7ff fde4 	bl	800496e <_ZN2FC6MsgBus6setGPSERKNS_3GPSE>
}
 8004da6:	bf00      	nop
 8004da8:	3744      	adds	r7, #68	; 0x44
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd90      	pop	{r4, r7, pc}
 8004dae:	bf00      	nop
 8004db0:	40668000 	.word	0x40668000
 8004db4:	20000008 	.word	0x20000008
 8004db8:	54442d18 	.word	0x54442d18
 8004dbc:	400921fb 	.word	0x400921fb

08004dc0 <_ZN2FC10SensorBaro7setBaroEff>:
private:
    struct Barometer barometer;
};


void SensorBaro::setBaro(float pressure, float temperature){
 8004dc0:	b590      	push	{r4, r7, lr}
 8004dc2:	b085      	sub	sp, #20
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	ed87 0a02 	vstr	s0, [r7, #8]
 8004dcc:	edc7 0a01 	vstr	s1, [r7, #4]
	this->barometer.timestamp = microsecond();
 8004dd0:	f7ff fce8 	bl	80047a4 <_ZL11microsecondv>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	460c      	mov	r4, r1
 8004dd8:	68fa      	ldr	r2, [r7, #12]
 8004dda:	e9c2 3400 	strd	r3, r4, [r2]
	this->barometer.pressure = pressure;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	609a      	str	r2, [r3, #8]
	this->barometer.temperature = temperature;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	60da      	str	r2, [r3, #12]

	msgBus.setBarometer(this->barometer);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	4619      	mov	r1, r3
 8004dee:	4803      	ldr	r0, [pc, #12]	; (8004dfc <_ZN2FC10SensorBaro7setBaroEff+0x3c>)
 8004df0:	f7ff fdec 	bl	80049cc <_ZN2FC6MsgBus12setBarometerERKNS_9BarometerE>
}
 8004df4:	bf00      	nop
 8004df6:	3714      	adds	r7, #20
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd90      	pop	{r4, r7, pc}
 8004dfc:	20000008 	.word	0x20000008

08004e00 <_ZN2FC15ModuleCommander11sendCommandENS_7CommandE>:
	if(xQueueReceive(commandQueue, &rcvCommand, portMAX_DELAY)){
		commandHandler(rcvCommand);
	}
}

bool ModuleCommander::sendCommand(Command cmd){
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
//	if(xQueueSendToBack(commandQueue, &cmd, 0) != pdPASS) return false;
	xQueueSendToBackFromISR( commandQueue, &cmd, NULL );
 8004e08:	4b05      	ldr	r3, [pc, #20]	; (8004e20 <_ZN2FC15ModuleCommander11sendCommandENS_7CommandE+0x20>)
 8004e0a:	6818      	ldr	r0, [r3, #0]
 8004e0c:	1d39      	adds	r1, r7, #4
 8004e0e:	2300      	movs	r3, #0
 8004e10:	2200      	movs	r2, #0
 8004e12:	f011 fc25 	bl	8016660 <xQueueGenericSendFromISR>

	return true;
 8004e16:	2301      	movs	r3, #1
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3708      	adds	r7, #8
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}
 8004e20:	200008b8 	.word	0x200008b8

08004e24 <_ZN2FC2RC5setRCEttttttttt>:

void RC::setRC(uint16_t roll, uint16_t pitch, uint16_t yaw, uint16_t throttle,
    		   uint16_t armming,
			   uint16_t mode, uint16_t subMode,
			   uint16_t calibration, uint16_t calibration_sub)
{
 8004e24:	b590      	push	{r4, r7, lr}
 8004e26:	b08b      	sub	sp, #44	; 0x2c
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	4608      	mov	r0, r1
 8004e2e:	4611      	mov	r1, r2
 8004e30:	461a      	mov	r2, r3
 8004e32:	4603      	mov	r3, r0
 8004e34:	817b      	strh	r3, [r7, #10]
 8004e36:	460b      	mov	r3, r1
 8004e38:	813b      	strh	r3, [r7, #8]
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	80fb      	strh	r3, [r7, #6]
	/* cotnroller publish */
	this->controllerPub.timestamp = microsecond();
 8004e3e:	f7ff fcb1 	bl	80047a4 <_ZL11microsecondv>
 8004e42:	4603      	mov	r3, r0
 8004e44:	460c      	mov	r4, r1
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	e9c2 3400 	strd	r3, r4, [r2]
	this->controllerPub.roll = roll;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	897a      	ldrh	r2, [r7, #10]
 8004e50:	811a      	strh	r2, [r3, #8]
	this->controllerPub.pitch = pitch;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	893a      	ldrh	r2, [r7, #8]
 8004e56:	815a      	strh	r2, [r3, #10]
	this->controllerPub.yaw = yaw;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	88fa      	ldrh	r2, [r7, #6]
 8004e5c:	819a      	strh	r2, [r3, #12]
	this->controllerPub.throttle = throttle;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004e62:	81da      	strh	r2, [r3, #14]
	msgBus.setController(this->controllerPub);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	4619      	mov	r1, r3
 8004e68:	480e      	ldr	r0, [pc, #56]	; (8004ea4 <_ZN2FC2RC5setRCEttttttttt+0x80>)
 8004e6a:	f7ff fdc1 	bl	80049f0 <_ZN2FC6MsgBus13setControllerERKNS_10ControllerE>

	/* arming */
	struct ModeFlag modeFlag;
	msgBus.getModeFlag(&modeFlag);							/* current arm mode */
 8004e6e:	f107 0310 	add.w	r3, r7, #16
 8004e72:	4619      	mov	r1, r3
 8004e74:	480b      	ldr	r0, [pc, #44]	; (8004ea4 <_ZN2FC2RC5setRCEttttttttt+0x80>)
 8004e76:	f7ff fe3f 	bl	8004af8 <_ZN2FC6MsgBus11getModeFlagEPNS_8ModeFlagE>
	Command rcvArmFlag = Command::DisArm;						/* request arm mode */
 8004e7a:	2307      	movs	r3, #7
 8004e7c:	627b      	str	r3, [r7, #36]	; 0x24
	if( armming > ARMING_THRESHOLD )	rcvArmFlag = Command::Arm;
 8004e7e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004e80:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d901      	bls.n	8004e8c <_ZN2FC2RC5setRCEttttttttt+0x68>
 8004e88:	2306      	movs	r3, #6
 8004e8a:	627b      	str	r3, [r7, #36]	; 0x24
	if(modeFlag.armMode != rcvArmFlag) ModuleCommander::sendCommand(rcvArmFlag); /* send command */
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d002      	beq.n	8004e9a <_ZN2FC2RC5setRCEttttttttt+0x76>
 8004e94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e96:	f7ff ffb3 	bl	8004e00 <_ZN2FC15ModuleCommander11sendCommandENS_7CommandE>

}
 8004e9a:	bf00      	nop
 8004e9c:	372c      	adds	r7, #44	; 0x2c
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd90      	pop	{r4, r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	20000008 	.word	0x20000008

08004ea8 <_ZN2FC10ModuleAHRS4mainEv>:
    void calNedAccel();

    float invSqrt(float x);
};

void ModuleAHRS::main(){
 8004ea8:	b590      	push	{r4, r7, lr}
 8004eaa:	b0a1      	sub	sp, #132	; 0x84
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
	/* no update */
	if(!msgBus.getBodyAccel(&this->bodyAccelSub)) return;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	4822      	ldr	r0, [pc, #136]	; (8004f40 <_ZN2FC10ModuleAHRS4mainEv+0x98>)
 8004eb6:	f7ff fc99 	bl	80047ec <_ZN2FC6MsgBus12getBodyAccelEPNS_9BodyAccelE>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	f083 0301 	eor.w	r3, r3, #1
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	f040 81b1 	bne.w	800522a <_ZN2FC10ModuleAHRS4mainEv+0x382>
	if(!msgBus.getBodyAngularVelocity(&this->bodyAngularVelocitySub)) return;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	3318      	adds	r3, #24
 8004ecc:	4619      	mov	r1, r3
 8004ece:	481c      	ldr	r0, [pc, #112]	; (8004f40 <_ZN2FC10ModuleAHRS4mainEv+0x98>)
 8004ed0:	f7ff fcc1 	bl	8004856 <_ZN2FC6MsgBus22getBodyAngularVelocityEPNS_19BodyAngularVelocityE>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	f083 0301 	eor.w	r3, r3, #1
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	f040 81a6 	bne.w	800522e <_ZN2FC10ModuleAHRS4mainEv+0x386>

	/* mag data not valid */
	if(!msgBus.getBodyMag(&this->bodyMagSub))
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	3330      	adds	r3, #48	; 0x30
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	4815      	ldr	r0, [pc, #84]	; (8004f40 <_ZN2FC10ModuleAHRS4mainEv+0x98>)
 8004eea:	f7ff fceb 	bl	80048c4 <_ZN2FC6MsgBus10getBodyMagEPNS_7BodyMagE>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	f083 0301 	eor.w	r3, r3, #1
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d024      	beq.n	8004f44 <_ZN2FC10ModuleAHRS4mainEv+0x9c>
	{
		MadgwickAHRSupdateIMU(bodyAngularVelocitySub.xyz[0],
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	edd3 7a08 	vldr	s15, [r3, #32]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	ed93 6a02 	vldr	s12, [r3, #8]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	edd3 5a03 	vldr	s11, [r3, #12]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	ed93 5a04 	vldr	s10, [r3, #16]
 8004f1e:	eef0 2a45 	vmov.f32	s5, s10
 8004f22:	eeb0 2a65 	vmov.f32	s4, s11
 8004f26:	eef0 1a46 	vmov.f32	s3, s12
 8004f2a:	eeb0 1a66 	vmov.f32	s2, s13
 8004f2e:	eef0 0a47 	vmov.f32	s1, s14
 8004f32:	eeb0 0a67 	vmov.f32	s0, s15
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f001 f8be 	bl	80060b8 <_ZN2FC10ModuleAHRS21MadgwickAHRSupdateIMUEffffff>
 8004f3c:	e02e      	b.n	8004f9c <_ZN2FC10ModuleAHRS4mainEv+0xf4>
 8004f3e:	bf00      	nop
 8004f40:	20000008 	.word	0x20000008
							  bodyAccelSub.xyz[1],
							  bodyAccelSub.xyz[2]);
	}
	/* mag data valid */
	else{
		MadgwickAHRSupdate(bodyAngularVelocitySub.xyz[0],
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	edd3 7a08 	vldr	s15, [r3, #32]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	ed93 6a02 	vldr	s12, [r3, #8]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	edd3 5a03 	vldr	s11, [r3, #12]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	ed93 5a04 	vldr	s10, [r3, #16]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	edd3 4a0e 	vldr	s9, [r3, #56]	; 0x38
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	edd3 3a0f 	vldr	s7, [r3, #60]	; 0x3c
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	ed93 4a10 	vldr	s8, [r3, #64]	; 0x40
 8004f7a:	eeb0 3a64 	vmov.f32	s6, s9
 8004f7e:	eef0 2a45 	vmov.f32	s5, s10
 8004f82:	eeb0 2a65 	vmov.f32	s4, s11
 8004f86:	eef0 1a46 	vmov.f32	s3, s12
 8004f8a:	eeb0 1a66 	vmov.f32	s2, s13
 8004f8e:	eef0 0a47 	vmov.f32	s1, s14
 8004f92:	eeb0 0a67 	vmov.f32	s0, s15
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 f952 	bl	8005240 <_ZN2FC10ModuleAHRS18MadgwickAHRSupdateEfffffffff>
						   bodyMagSub.xyz[2]);
	}

	/* calculate roll pitch yaw */
	float roll, pitch, yaw;
    roll = atan2(2.0f * (q0 * q1 + q2 * q3), q0 * q0- q1 * q1 - q2 * q2 + q3 * q3);		//roll
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 8004fa8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8004fb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004fbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fc0:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8004fd0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	edd3 6a26 	vldr	s13, [r3, #152]	; 0x98
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 8004fe0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004fe4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8004ff4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ff8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8005008:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800500c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005010:	eef0 0a67 	vmov.f32	s1, s15
 8005014:	eeb0 0a46 	vmov.f32	s0, s12
 8005018:	f7ff fb80 	bl	800471c <_ZSt5atan2ff>
 800501c:	ed87 0a1f 	vstr	s0, [r7, #124]	; 0x7c
    pitch = -asin(2.0f * (q1 * q3 - q0 * q2));												//pitch
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 800502c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	edd3 6a25 	vldr	s13, [r3, #148]	; 0x94
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 800503c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005040:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005044:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005048:	eeb0 0a67 	vmov.f32	s0, s15
 800504c:	f7ff fb56 	bl	80046fc <_ZSt4asinf>
 8005050:	eef0 7a40 	vmov.f32	s15, s0
 8005054:	eef1 7a67 	vneg.f32	s15, s15
 8005058:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
    yaw = atan2(2.0f * (q1 * q2 + q0 * q3), q0 * q0 + q1 * q1 - q2 * q2 - q3 * q3);		//yaw
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8005068:	ee27 7a27 	vmul.f32	s14, s14, s15
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	edd3 6a25 	vldr	s13, [r3, #148]	; 0x94
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8005078:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800507c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005080:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8005090:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	edd3 6a26 	vldr	s13, [r3, #152]	; 0x98
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 80050a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80050a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 80050b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80050b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 80050c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80050cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050d0:	eef0 0a67 	vmov.f32	s1, s15
 80050d4:	eeb0 0a46 	vmov.f32	s0, s12
 80050d8:	f7ff fb20 	bl	800471c <_ZSt5atan2ff>
 80050dc:	ed87 0a1d 	vstr	s0, [r7, #116]	; 0x74

    matrix::Quatf quat(q0, q1, q2, q3);		/* NED -> body quaternion */
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	ed93 6a28 	vldr	s12, [r3, #160]	; 0xa0
 80050f8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80050fc:	eef0 1a46 	vmov.f32	s3, s12
 8005100:	eeb0 1a66 	vmov.f32	s2, s13
 8005104:	eef0 0a47 	vmov.f32	s1, s14
 8005108:	eeb0 0a67 	vmov.f32	s0, s15
 800510c:	4618      	mov	r0, r3
 800510e:	f001 ff0f 	bl	8006f30 <_ZN6matrix10QuaternionIfEC1Effff>
    matrix::Dcmf dcm(quat.inversed());		/* body -> NED DCM */
 8005112:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005116:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800511a:	4611      	mov	r1, r2
 800511c:	4618      	mov	r0, r3
 800511e:	f001 ff3e 	bl	8006f9e <_ZNK6matrix10QuaternionIfE8inversedEv>
 8005122:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8005126:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800512a:	4611      	mov	r1, r2
 800512c:	4618      	mov	r0, r3
 800512e:	f001 ffa7 	bl	8007080 <_ZN6matrix3DcmIfEC1ERKNS_10QuaternionIfEE>
    matrix::Vector3f tempBodyAccel(this->bodyAccelSub.xyz[0],
    							   this->bodyAccelSub.xyz[1],
								   this->bodyAccelSub.xyz[2]);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	edd3 7a02 	vldr	s15, [r3, #8]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	ed93 7a03 	vldr	s14, [r3, #12]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	edd3 6a04 	vldr	s13, [r3, #16]
 8005144:	f107 0318 	add.w	r3, r7, #24
 8005148:	eeb0 1a66 	vmov.f32	s2, s13
 800514c:	eef0 0a47 	vmov.f32	s1, s14
 8005150:	eeb0 0a67 	vmov.f32	s0, s15
 8005154:	4618      	mov	r0, r3
 8005156:	f002 f8dc 	bl	8007312 <_ZN6matrix7Vector3IfEC1Efff>

    matrix::Vector3f tempNedAccel = dcm*tempBodyAccel;
 800515a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800515e:	f107 0218 	add.w	r2, r7, #24
 8005162:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8005166:	4618      	mov	r0, r3
 8005168:	f002 f900 	bl	800736c <_ZNK6matrix6MatrixIfLj3ELj3EEmlILj1EEENS0_IfLj3EXT_EEERKS3_>
 800516c:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8005170:	f107 030c 	add.w	r3, r7, #12
 8005174:	4611      	mov	r1, r2
 8005176:	4618      	mov	r0, r3
 8005178:	f002 f949 	bl	800740e <_ZN6matrix7Vector3IfEC1ERKNS_6MatrixIfLj3ELj1EEE>

    attitudePub.timestamp = microsecond();
 800517c:	f7ff fb12 	bl	80047a4 <_ZL11microsecondv>
 8005180:	4603      	mov	r3, r0
 8005182:	460c      	mov	r4, r1
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
    attitudePub.q[0] = this->q0;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	651a      	str	r2, [r3, #80]	; 0x50
    attitudePub.q[1] = this->q1;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	655a      	str	r2, [r3, #84]	; 0x54
    attitudePub.q[2] = this->q2;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	659a      	str	r2, [r3, #88]	; 0x58
    attitudePub.q[3] = this->q3;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	65da      	str	r2, [r3, #92]	; 0x5c
    attitudePub.roll = roll;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80051b6:	661a      	str	r2, [r3, #96]	; 0x60
    attitudePub.pitch = pitch;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80051bc:	665a      	str	r2, [r3, #100]	; 0x64
    attitudePub.yaw = yaw;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80051c2:	669a      	str	r2, [r3, #104]	; 0x68

    msgBus.setAttitude(attitudePub);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	3348      	adds	r3, #72	; 0x48
 80051c8:	4619      	mov	r1, r3
 80051ca:	481b      	ldr	r0, [pc, #108]	; (8005238 <_ZN2FC10ModuleAHRS4mainEv+0x390>)
 80051cc:	f7ff fc46 	bl	8004a5c <_ZN2FC6MsgBus11setAttitudeERKNS_8AttitudeE>

    nedAccelPub.timestamp = microsecond();
 80051d0:	f7ff fae8 	bl	80047a4 <_ZL11microsecondv>
 80051d4:	4603      	mov	r3, r0
 80051d6:	460c      	mov	r4, r1
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
    nedAccelPub.xyz[0] = tempNedAccel(0);
 80051de:	f107 030c 	add.w	r3, r7, #12
 80051e2:	2100      	movs	r1, #0
 80051e4:	4618      	mov	r0, r3
 80051e6:	f002 f937 	bl	8007458 <_ZN6matrix6VectorIfLj3EEclEj>
 80051ea:	4603      	mov	r3, r0
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	679a      	str	r2, [r3, #120]	; 0x78
    nedAccelPub.xyz[1] = tempNedAccel(1);
 80051f2:	f107 030c 	add.w	r3, r7, #12
 80051f6:	2101      	movs	r1, #1
 80051f8:	4618      	mov	r0, r3
 80051fa:	f002 f92d 	bl	8007458 <_ZN6matrix6VectorIfLj3EEclEj>
 80051fe:	4603      	mov	r3, r0
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	67da      	str	r2, [r3, #124]	; 0x7c
    nedAccelPub.xyz[2] = tempNedAccel(2);
 8005206:	f107 030c 	add.w	r3, r7, #12
 800520a:	2102      	movs	r1, #2
 800520c:	4618      	mov	r0, r3
 800520e:	f002 f923 	bl	8007458 <_ZN6matrix6VectorIfLj3EEclEj>
 8005212:	4603      	mov	r3, r0
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    msgBus.setNedAccel(nedAccelPub);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	3370      	adds	r3, #112	; 0x70
 8005220:	4619      	mov	r1, r3
 8005222:	4805      	ldr	r0, [pc, #20]	; (8005238 <_ZN2FC10ModuleAHRS4mainEv+0x390>)
 8005224:	f7ff fc53 	bl	8004ace <_ZN2FC6MsgBus11setNedAccelERKNS_8NedAccelE>
 8005228:	e002      	b.n	8005230 <_ZN2FC10ModuleAHRS4mainEv+0x388>
	if(!msgBus.getBodyAccel(&this->bodyAccelSub)) return;
 800522a:	bf00      	nop
 800522c:	e000      	b.n	8005230 <_ZN2FC10ModuleAHRS4mainEv+0x388>
	if(!msgBus.getBodyAngularVelocity(&this->bodyAngularVelocitySub)) return;
 800522e:	bf00      	nop
}
 8005230:	3784      	adds	r7, #132	; 0x84
 8005232:	46bd      	mov	sp, r7
 8005234:	bd90      	pop	{r4, r7, pc}
 8005236:	bf00      	nop
 8005238:	20000008 	.word	0x20000008
 800523c:	00000000 	.word	0x00000000

08005240 <_ZN2FC10ModuleAHRS18MadgwickAHRSupdateEfffffffff>:

void ModuleAHRS::MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz){
 8005240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005242:	b0af      	sub	sp, #188	; 0xbc
 8005244:	af00      	add	r7, sp, #0
 8005246:	6278      	str	r0, [r7, #36]	; 0x24
 8005248:	ed87 0a08 	vstr	s0, [r7, #32]
 800524c:	edc7 0a07 	vstr	s1, [r7, #28]
 8005250:	ed87 1a06 	vstr	s2, [r7, #24]
 8005254:	edc7 1a05 	vstr	s3, [r7, #20]
 8005258:	ed87 2a04 	vstr	s4, [r7, #16]
 800525c:	edc7 2a03 	vstr	s5, [r7, #12]
 8005260:	ed87 3a02 	vstr	s6, [r7, #8]
 8005264:	edc7 3a01 	vstr	s7, [r7, #4]
 8005268:	ed87 4a00 	vstr	s8, [r7]
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 800526c:	edd7 7a02 	vldr	s15, [r7, #8]
 8005270:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005278:	d11e      	bne.n	80052b8 <_ZN2FC10ModuleAHRS18MadgwickAHRSupdateEfffffffff+0x78>
 800527a:	edd7 7a01 	vldr	s15, [r7, #4]
 800527e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005286:	d117      	bne.n	80052b8 <_ZN2FC10ModuleAHRS18MadgwickAHRSupdateEfffffffff+0x78>
 8005288:	edd7 7a00 	vldr	s15, [r7]
 800528c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005294:	d110      	bne.n	80052b8 <_ZN2FC10ModuleAHRS18MadgwickAHRSupdateEfffffffff+0x78>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 8005296:	edd7 2a03 	vldr	s5, [r7, #12]
 800529a:	ed97 2a04 	vldr	s4, [r7, #16]
 800529e:	edd7 1a05 	vldr	s3, [r7, #20]
 80052a2:	ed97 1a06 	vldr	s2, [r7, #24]
 80052a6:	edd7 0a07 	vldr	s1, [r7, #28]
 80052aa:	ed97 0a08 	vldr	s0, [r7, #32]
 80052ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80052b0:	f000 ff02 	bl	80060b8 <_ZN2FC10ModuleAHRS21MadgwickAHRSupdateIMUEffffff>
 80052b4:	f000 bef4 	b.w	80060a0 <_ZN2FC10ModuleAHRS18MadgwickAHRSupdateEfffffffff+0xe60>
		return;
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80052b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ba:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 80052be:	eeb1 7a67 	vneg.f32	s14, s15
 80052c2:	edd7 7a08 	vldr	s15, [r7, #32]
 80052c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80052ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052cc:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 80052d0:	edd7 7a07 	vldr	s15, [r7, #28]
 80052d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80052d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80052dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052de:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 80052e2:	edd7 7a06 	vldr	s15, [r7, #24]
 80052e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80052ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80052ee:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80052f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80052f6:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80052fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052fc:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8005300:	edd7 7a08 	vldr	s15, [r7, #32]
 8005304:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530a:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 800530e:	edd7 7a06 	vldr	s15, [r7, #24]
 8005312:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005316:	ee37 7a27 	vadd.f32	s14, s14, s15
 800531a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531c:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 8005320:	edd7 7a07 	vldr	s15, [r7, #28]
 8005324:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005328:	ee77 7a67 	vsub.f32	s15, s14, s15
 800532c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8005330:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005334:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8005338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800533a:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 800533e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005342:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005348:	edd3 6a26 	vldr	s13, [r3, #152]	; 0x98
 800534c:	edd7 7a06 	vldr	s15, [r7, #24]
 8005350:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005354:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800535a:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 800535e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005362:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005366:	ee77 7a27 	vadd.f32	s15, s14, s15
 800536a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800536e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005372:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8005376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005378:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 800537c:	edd7 7a06 	vldr	s15, [r7, #24]
 8005380:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005386:	edd3 6a26 	vldr	s13, [r3, #152]	; 0x98
 800538a:	edd7 7a07 	vldr	s15, [r7, #28]
 800538e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005392:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005398:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 800539c:	edd7 7a08 	vldr	s15, [r7, #32]
 80053a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80053a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80053a8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80053ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80053b0:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8

	// Normalise accelerometer measurement
	recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80053b4:	ed97 7a05 	vldr	s14, [r7, #20]
 80053b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80053bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80053c0:	edd7 6a04 	vldr	s13, [r7, #16]
 80053c4:	edd7 7a04 	vldr	s15, [r7, #16]
 80053c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80053cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80053d0:	edd7 6a03 	vldr	s13, [r7, #12]
 80053d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80053d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80053dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80053e0:	eeb0 0a67 	vmov.f32	s0, s15
 80053e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80053e6:	f001 f9c1 	bl	800676c <_ZN2FC10ModuleAHRS7invSqrtEf>
 80053ea:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
	ax *= recipNorm;
 80053ee:	ed97 7a05 	vldr	s14, [r7, #20]
 80053f2:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80053f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053fa:	edc7 7a05 	vstr	s15, [r7, #20]
	ay *= recipNorm;
 80053fe:	ed97 7a04 	vldr	s14, [r7, #16]
 8005402:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8005406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800540a:	edc7 7a04 	vstr	s15, [r7, #16]
	az *= recipNorm;
 800540e:	ed97 7a03 	vldr	s14, [r7, #12]
 8005412:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8005416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800541a:	edc7 7a03 	vstr	s15, [r7, #12]

	// Normalise magnetometer measurement
	recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 800541e:	ed97 7a02 	vldr	s14, [r7, #8]
 8005422:	edd7 7a02 	vldr	s15, [r7, #8]
 8005426:	ee27 7a27 	vmul.f32	s14, s14, s15
 800542a:	edd7 6a01 	vldr	s13, [r7, #4]
 800542e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005432:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005436:	ee37 7a27 	vadd.f32	s14, s14, s15
 800543a:	edd7 6a00 	vldr	s13, [r7]
 800543e:	edd7 7a00 	vldr	s15, [r7]
 8005442:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005446:	ee77 7a27 	vadd.f32	s15, s14, s15
 800544a:	eeb0 0a67 	vmov.f32	s0, s15
 800544e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005450:	f001 f98c 	bl	800676c <_ZN2FC10ModuleAHRS7invSqrtEf>
 8005454:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
	mx *= recipNorm;
 8005458:	ed97 7a02 	vldr	s14, [r7, #8]
 800545c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8005460:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005464:	edc7 7a02 	vstr	s15, [r7, #8]
	my *= recipNorm;
 8005468:	ed97 7a01 	vldr	s14, [r7, #4]
 800546c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8005470:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005474:	edc7 7a01 	vstr	s15, [r7, #4]
	mz *= recipNorm;
 8005478:	ed97 7a00 	vldr	s14, [r7]
 800547c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8005480:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005484:	edc7 7a00 	vstr	s15, [r7]

	// Auxiliary variables to avoid repeated arithmetic
	_2q0mx = 2.0f * q0 * mx;
 8005488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548a:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 800548e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005492:	ed97 7a02 	vldr	s14, [r7, #8]
 8005496:	ee67 7a27 	vmul.f32	s15, s14, s15
 800549a:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
	_2q0my = 2.0f * q0 * my;
 800549e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a0:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80054a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80054a8:	ed97 7a01 	vldr	s14, [r7, #4]
 80054ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054b0:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
	_2q0mz = 2.0f * q0 * mz;
 80054b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b6:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80054ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80054be:	ed97 7a00 	vldr	s14, [r7]
 80054c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054c6:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
	_2q1mx = 2.0f * q1 * mx;
 80054ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054cc:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 80054d0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80054d4:	ed97 7a02 	vldr	s14, [r7, #8]
 80054d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054dc:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
	_2q0 = 2.0f * q0;
 80054e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e2:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80054e6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80054ea:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
	_2q1 = 2.0f * q1;
 80054ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f0:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 80054f4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80054f8:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
	_2q2 = 2.0f * q2;
 80054fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fe:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8005502:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005506:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	_2q3 = 2.0f * q3;
 800550a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550c:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8005510:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005514:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	_2q0q2 = 2.0f * q0 * q2;
 8005518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551a:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 800551e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005524:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8005528:	ee67 7a27 	vmul.f32	s15, s14, s15
 800552c:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
	_2q2q3 = 2.0f * q2 * q3;
 8005530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005532:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8005536:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800553a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553c:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8005540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005544:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
	q0q0 = q0 * q0;
 8005548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554a:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 800554e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005550:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8005554:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005558:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	q0q1 = q0 * q1;
 800555c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555e:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8005562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005564:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 8005568:	ee67 7a27 	vmul.f32	s15, s14, s15
 800556c:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	q0q2 = q0 * q2;
 8005570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005572:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8005576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005578:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 800557c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005580:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	q0q3 = q0 * q3;
 8005584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005586:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 800558a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558c:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8005590:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005594:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	q1q1 = q1 * q1;
 8005598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800559a:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 800559e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a0:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 80055a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055a8:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	q1q2 = q1 * q2;
 80055ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ae:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 80055b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b4:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 80055b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055bc:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	q1q3 = q1 * q3;
 80055c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c2:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 80055c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c8:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 80055cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055d0:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	q2q2 = q2 * q2;
 80055d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d6:	ed93 7a27 	vldr	s14, [r3, #156]	; 0x9c
 80055da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055dc:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 80055e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055e4:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	q2q3 = q2 * q3;
 80055e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ea:	ed93 7a27 	vldr	s14, [r3, #156]	; 0x9c
 80055ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f0:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 80055f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055f8:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	q3q3 = q3 * q3;
 80055fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fe:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8005602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005604:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8005608:	ee67 7a27 	vmul.f32	s15, s14, s15
 800560c:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

	// Reference direction of Earth's magnetic field
	hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8005610:	ed97 7a02 	vldr	s14, [r7, #8]
 8005614:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8005618:	ee27 7a27 	vmul.f32	s14, s14, s15
 800561c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561e:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 8005622:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8005626:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800562a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800562e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005630:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 8005634:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8005638:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800563c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005640:	edd7 6a02 	vldr	s13, [r7, #8]
 8005644:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8005648:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800564c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005650:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 8005654:	edd7 7a01 	vldr	s15, [r7, #4]
 8005658:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800565c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800565e:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8005662:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005666:	ee37 7a27 	vadd.f32	s14, s14, s15
 800566a:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 800566e:	edd7 7a00 	vldr	s15, [r7]
 8005672:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005678:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 800567c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005680:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005684:	edd7 6a02 	vldr	s13, [r7, #8]
 8005688:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800568c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005690:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005694:	edd7 6a02 	vldr	s13, [r7, #8]
 8005698:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800569c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80056a4:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
	hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 80056a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056aa:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 80056ae:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80056b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80056b6:	edd7 6a01 	vldr	s13, [r7, #4]
 80056ba:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80056be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c8:	edd3 6a26 	vldr	s13, [r3, #152]	; 0x98
 80056cc:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80056d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80056d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056da:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 80056de:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80056e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056ea:	edd7 6a01 	vldr	s13, [r7, #4]
 80056ee:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80056f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80056fa:	edd7 6a01 	vldr	s13, [r7, #4]
 80056fe:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8005702:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005706:	ee37 7a27 	vadd.f32	s14, s14, s15
 800570a:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 800570e:	edd7 7a00 	vldr	s15, [r7]
 8005712:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005718:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 800571c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005720:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005724:	edd7 6a01 	vldr	s13, [r7, #4]
 8005728:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800572c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005730:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005734:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	_2bx = sqrt(hx * hx + hy * hy);
 8005738:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800573c:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8005740:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005744:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8005748:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800574c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005750:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005754:	eeb0 0a67 	vmov.f32	s0, s15
 8005758:	f7ff f814 	bl	8004784 <_ZSt4sqrtf>
 800575c:	ed87 0a12 	vstr	s0, [r7, #72]	; 0x48
	_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8005760:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8005764:	eeb1 7a67 	vneg.f32	s14, s15
 8005768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800576a:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 800576e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005774:	edd3 6a26 	vldr	s13, [r3, #152]	; 0x98
 8005778:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800577c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005780:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005784:	edd7 6a00 	vldr	s13, [r7]
 8005788:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800578c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005790:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005796:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 800579a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800579e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80057a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80057a6:	edd7 6a00 	vldr	s13, [r7]
 80057aa:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80057ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80057b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80057b6:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 80057ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80057be:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80057c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c4:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 80057c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80057cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80057d0:	edd7 6a00 	vldr	s13, [r7]
 80057d4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80057d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80057dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80057e0:	edd7 6a00 	vldr	s13, [r7]
 80057e4:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80057e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80057ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80057f0:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	_4bx = 2.0f * _2bx;
 80057f4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80057f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80057fc:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	_4bz = 2.0f * _2bz;
 8005800:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005804:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005808:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

	// Gradient decent algorithm corrective step
	s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800580c:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8005810:	eeb1 7a67 	vneg.f32	s14, s15
 8005814:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8005818:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800581c:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8005820:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005824:	edd7 7a05 	vldr	s15, [r7, #20]
 8005828:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800582c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005830:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8005834:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005838:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800583c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8005840:	edd7 7a04 	vldr	s15, [r7, #16]
 8005844:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005848:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800584c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005850:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005856:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 800585a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800585e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005862:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8005866:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800586a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800586e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8005872:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005876:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800587a:	ee26 6a27 	vmul.f32	s12, s12, s15
 800587e:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8005882:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8005886:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800588a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800588e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8005892:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005896:	edd7 7a02 	vldr	s15, [r7, #8]
 800589a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800589e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80058a6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80058aa:	eef1 6a67 	vneg.f32	s13, s15
 80058ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b0:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 80058b4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80058b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ba:	ed93 6a26 	vldr	s12, [r3, #152]	; 0x98
 80058be:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80058c2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80058c6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80058ca:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 80058ce:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80058d2:	ee36 6a67 	vsub.f32	s12, s12, s15
 80058d6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80058da:	ee26 6a27 	vmul.f32	s12, s12, s15
 80058de:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 80058e2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80058e6:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80058ea:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80058ee:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80058f2:	ee36 6a27 	vadd.f32	s12, s12, s15
 80058f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80058fa:	ee76 7a67 	vsub.f32	s15, s12, s15
 80058fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005902:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005908:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 800590c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005910:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005914:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8005918:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800591c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005920:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005924:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005928:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 800592c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8005930:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8005934:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8005938:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800593c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005940:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8005944:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005948:	edd7 7a00 	vldr	s15, [r7]
 800594c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005950:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005954:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005958:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800595c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8005960:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005964:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8005968:	ee37 7a67 	vsub.f32	s14, s14, s15
 800596c:	edd7 7a05 	vldr	s15, [r7, #20]
 8005970:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005974:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8005978:	ee27 7a27 	vmul.f32	s14, s14, s15
 800597c:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8005980:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005984:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8005988:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800598c:	edd7 7a04 	vldr	s15, [r7, #16]
 8005990:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005994:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8005998:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800599c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80059a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a2:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 80059a6:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80059aa:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80059ae:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80059b2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80059b6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80059ba:	ee36 6a67 	vsub.f32	s12, s12, s15
 80059be:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80059c2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80059c6:	ee36 6a67 	vsub.f32	s12, s12, s15
 80059ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80059ce:	ee76 7a67 	vsub.f32	s15, s12, s15
 80059d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80059da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059dc:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 80059e0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80059e4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80059e8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80059ec:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80059f0:	ee36 6a67 	vsub.f32	s12, s12, s15
 80059f4:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80059f8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80059fc:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005a00:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005a04:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8005a08:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8005a0c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8005a10:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005a14:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8005a18:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005a1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8005a20:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005a24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a28:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2e:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 8005a32:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005a36:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a3c:	ed93 6a25 	vldr	s12, [r3, #148]	; 0x94
 8005a40:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005a44:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005a48:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8005a4c:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8005a50:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8005a54:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005a58:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005a5c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005a60:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8005a64:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8005a68:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8005a6c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005a70:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8005a74:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005a78:	edd7 7a01 	vldr	s15, [r7, #4]
 8005a7c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005a80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8a:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 8005a8e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005a92:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a98:	ed93 6a26 	vldr	s12, [r3, #152]	; 0x98
 8005a9c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8005aa0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005aa4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005aa8:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8005aac:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8005ab0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005ab4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005ab8:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005abc:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8005ac0:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8005ac4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8005ac8:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8005acc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8005ad0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005ad4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8005ad8:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005adc:	edd7 7a00 	vldr	s15, [r7]
 8005ae0:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005ae4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ae8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005aec:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8005af0:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8005af4:	eeb1 7a67 	vneg.f32	s14, s15
 8005af8:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8005afc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005b00:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8005b04:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005b08:	edd7 7a05 	vldr	s15, [r7, #20]
 8005b0c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005b10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b14:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8005b18:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005b1c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8005b20:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8005b24:	edd7 7a04 	vldr	s15, [r7, #16]
 8005b28:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005b2c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8005b30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b34:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b3a:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8005b3e:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8005b42:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8005b46:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8005b4a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005b4e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8005b52:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005b56:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8005b5a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005b5e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005b62:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b66:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005b6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b6e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005b72:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8005b76:	eef1 6a67 	vneg.f32	s13, s15
 8005b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b7c:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8005b80:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b86:	ed93 6a25 	vldr	s12, [r3, #148]	; 0x94
 8005b8a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005b8e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005b92:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005b96:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8005b9a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8005b9e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005ba2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8005ba6:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005baa:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005bae:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005bb2:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8005bb6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8005bba:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8005bbe:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005bc2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8005bc6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005bca:	edd7 7a02 	vldr	s15, [r7, #8]
 8005bce:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005bd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005bd6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bdc:	edd3 6a26 	vldr	s13, [r3, #152]	; 0x98
 8005be0:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005be4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bea:	ed93 6a28 	vldr	s12, [r3, #160]	; 0xa0
 8005bee:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005bf2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005bf6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8005bfa:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8005bfe:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8005c02:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005c06:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005c0a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005c0e:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8005c12:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8005c16:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8005c1a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005c1e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8005c22:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005c26:	edd7 7a01 	vldr	s15, [r7, #4]
 8005c2a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005c2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c38:	edd3 6a25 	vldr	s13, [r3, #148]	; 0x94
 8005c3c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005c40:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c46:	ed93 6a27 	vldr	s12, [r3, #156]	; 0x9c
 8005c4a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8005c4e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005c52:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005c56:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8005c5a:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8005c5e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005c62:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005c66:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005c6a:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8005c6e:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8005c72:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8005c76:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8005c7a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8005c7e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005c82:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8005c86:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005c8a:	edd7 7a00 	vldr	s15, [r7]
 8005c8e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005c92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c9a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8005c9e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8005ca2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005ca6:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8005caa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005cae:	edd7 7a05 	vldr	s15, [r7, #20]
 8005cb2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005cb6:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8005cba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005cbe:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8005cc2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005cc6:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8005cca:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8005cce:	edd7 7a04 	vldr	s15, [r7, #16]
 8005cd2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005cd6:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8005cda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005cde:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ce2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8005ce6:	eef1 6a67 	vneg.f32	s13, s15
 8005cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cec:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8005cf0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf6:	ed93 6a26 	vldr	s12, [r3, #152]	; 0x98
 8005cfa:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005cfe:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005d02:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8005d06:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8005d0a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8005d0e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005d12:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8005d16:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005d1a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005d1e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005d22:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8005d26:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8005d2a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8005d2e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005d32:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8005d36:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005d3a:	edd7 7a02 	vldr	s15, [r7, #8]
 8005d3e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005d42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d4a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005d4e:	eef1 6a67 	vneg.f32	s13, s15
 8005d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d54:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8005d58:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d5e:	ed93 6a27 	vldr	s12, [r3, #156]	; 0x9c
 8005d62:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005d66:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005d6a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8005d6e:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8005d72:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8005d76:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005d7a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005d7e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005d82:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8005d86:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8005d8a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8005d8e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005d92:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8005d96:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005d9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8005d9e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005da2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005da6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dac:	edd3 6a26 	vldr	s13, [r3, #152]	; 0x98
 8005db0:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005db4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005db8:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8005dbc:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8005dc0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005dc4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005dc8:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005dcc:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8005dd0:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8005dd4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8005dd8:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8005ddc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8005de0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005de4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8005de8:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005dec:	edd7 7a00 	vldr	s15, [r7]
 8005df0:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005df4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005df8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005dfc:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8005e00:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8005e04:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8005e08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e0c:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8005e10:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8005e14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005e1c:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8005e20:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8005e24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e28:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005e2c:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8005e30:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8005e34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e3c:	eeb0 0a67 	vmov.f32	s0, s15
 8005e40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005e42:	f000 fc93 	bl	800676c <_ZN2FC10ModuleAHRS7invSqrtEf>
 8005e46:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
	s0 *= recipNorm;
 8005e4a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8005e4e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8005e52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e56:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	s1 *= recipNorm;
 8005e5a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8005e5e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8005e62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e66:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	s2 *= recipNorm;
 8005e6a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8005e6e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8005e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e76:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	s3 *= recipNorm;
 8005e7a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8005e7e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8005e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e86:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	// Apply feedback step
	qDot1 -= beta * s0;
 8005e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8c:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8005e90:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8005e94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e98:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8005e9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ea0:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
	qDot2 -= beta * s1;
 8005ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea6:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8005eaa:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8005eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005eb2:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8005eb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005eba:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
	qDot3 -= beta * s2;
 8005ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec0:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8005ec4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8005ec8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ecc:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8005ed0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ed4:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	qDot4 -= beta * s3;
 8005ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eda:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8005ede:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8005ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ee6:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8005eea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005eee:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8


	float dt = (microsecond() - this->lastUpdate)*1000000;	/*[second]*/
 8005ef2:	f7fe fc57 	bl	80047a4 <_ZL11microsecondv>
 8005ef6:	460a      	mov	r2, r1
 8005ef8:	4601      	mov	r1, r0
 8005efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005efc:	e9d3 3422 	ldrd	r3, r4, [r3, #136]	; 0x88
 8005f00:	1ac9      	subs	r1, r1, r3
 8005f02:	eb62 0204 	sbc.w	r2, r2, r4
 8005f06:	460d      	mov	r5, r1
 8005f08:	4616      	mov	r6, r2
 8005f0a:	462b      	mov	r3, r5
 8005f0c:	4634      	mov	r4, r6
 8005f0e:	f04f 0100 	mov.w	r1, #0
 8005f12:	f04f 0200 	mov.w	r2, #0
 8005f16:	0162      	lsls	r2, r4, #5
 8005f18:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 8005f1c:	0159      	lsls	r1, r3, #5
 8005f1e:	460b      	mov	r3, r1
 8005f20:	4614      	mov	r4, r2
 8005f22:	1b5b      	subs	r3, r3, r5
 8005f24:	eb64 0406 	sbc.w	r4, r4, r6
 8005f28:	f04f 0100 	mov.w	r1, #0
 8005f2c:	f04f 0200 	mov.w	r2, #0
 8005f30:	0262      	lsls	r2, r4, #9
 8005f32:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005f36:	0259      	lsls	r1, r3, #9
 8005f38:	460b      	mov	r3, r1
 8005f3a:	4614      	mov	r4, r2
 8005f3c:	195b      	adds	r3, r3, r5
 8005f3e:	eb44 0406 	adc.w	r4, r4, r6
 8005f42:	f04f 0100 	mov.w	r1, #0
 8005f46:	f04f 0200 	mov.w	r2, #0
 8005f4a:	01a2      	lsls	r2, r4, #6
 8005f4c:	ea42 6293 	orr.w	r2, r2, r3, lsr #26
 8005f50:	0199      	lsls	r1, r3, #6
 8005f52:	1ac9      	subs	r1, r1, r3
 8005f54:	eb62 0204 	sbc.w	r2, r2, r4
 8005f58:	194b      	adds	r3, r1, r5
 8005f5a:	eb42 0406 	adc.w	r4, r2, r6
 8005f5e:	4618      	mov	r0, r3
 8005f60:	4621      	mov	r1, r4
 8005f62:	f7fa ff69 	bl	8000e38 <__aeabi_ul2f>
 8005f66:	4603      	mov	r3, r0
 8005f68:	62bb      	str	r3, [r7, #40]	; 0x28
	if(dt > 0.01) dt = 0.01;								/* saturation */
 8005f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f7fa fafb 	bl	8000568 <__aeabi_f2d>
 8005f72:	a34e      	add	r3, pc, #312	; (adr r3, 80060ac <_ZN2FC10ModuleAHRS18MadgwickAHRSupdateEfffffffff+0xe6c>)
 8005f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f78:	f7fa fdde 	bl	8000b38 <__aeabi_dcmpgt>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d001      	beq.n	8005f86 <_ZN2FC10ModuleAHRS18MadgwickAHRSupdateEfffffffff+0xd46>
 8005f82:	4b49      	ldr	r3, [pc, #292]	; (80060a8 <_ZN2FC10ModuleAHRS18MadgwickAHRSupdateEfffffffff+0xe68>)
 8005f84:	62bb      	str	r3, [r7, #40]	; 0x28
	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (dt);
 8005f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f88:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8005f8c:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8005f90:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8005f94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f9e:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
	q1 += qDot2 * (dt);
 8005fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa4:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8005fa8:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8005fac:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8005fb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005fb4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fba:	edc3 7a26 	vstr	s15, [r3, #152]	; 0x98
	q2 += qDot3 * (dt);
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc0:	ed93 7a27 	vldr	s14, [r3, #156]	; 0x9c
 8005fc4:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8005fc8:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8005fcc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005fd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fd6:	edc3 7a27 	vstr	s15, [r3, #156]	; 0x9c
	q3 += qDot4 * (dt);
 8005fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fdc:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8005fe0:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8005fe4:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8005fe8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005fec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff2:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8005ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff8:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8005ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ffe:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8006002:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006008:	edd3 6a26 	vldr	s13, [r3, #152]	; 0x98
 800600c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600e:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 8006012:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006016:	ee37 7a27 	vadd.f32	s14, s14, s15
 800601a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601c:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 8006020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006022:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8006026:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800602a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800602e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006030:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 8006034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006036:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 800603a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800603e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006042:	eeb0 0a67 	vmov.f32	s0, s15
 8006046:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006048:	f000 fb90 	bl	800676c <_ZN2FC10ModuleAHRS7invSqrtEf>
 800604c:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
	q0 *= recipNorm;
 8006050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006052:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8006056:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800605a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800605e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006060:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
	q1 *= recipNorm;
 8006064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006066:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 800606a:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800606e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006074:	edc3 7a26 	vstr	s15, [r3, #152]	; 0x98
	q2 *= recipNorm;
 8006078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607a:	ed93 7a27 	vldr	s14, [r3, #156]	; 0x9c
 800607e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8006082:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006088:	edc3 7a27 	vstr	s15, [r3, #156]	; 0x9c
	q3 *= recipNorm;
 800608c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800608e:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8006092:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8006096:	ee67 7a27 	vmul.f32	s15, s14, s15
 800609a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609c:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
}
 80060a0:	37bc      	adds	r7, #188	; 0xbc
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060a6:	bf00      	nop
 80060a8:	3c23d70a 	.word	0x3c23d70a
 80060ac:	47ae147b 	.word	0x47ae147b
 80060b0:	3f847ae1 	.word	0x3f847ae1
 80060b4:	00000000 	.word	0x00000000

080060b8 <_ZN2FC10ModuleAHRS21MadgwickAHRSupdateIMUEffffff>:

void ModuleAHRS::MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 80060b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060ba:	b0a1      	sub	sp, #132	; 0x84
 80060bc:	af00      	add	r7, sp, #0
 80060be:	61f8      	str	r0, [r7, #28]
 80060c0:	ed87 0a06 	vstr	s0, [r7, #24]
 80060c4:	edc7 0a05 	vstr	s1, [r7, #20]
 80060c8:	ed87 1a04 	vstr	s2, [r7, #16]
 80060cc:	edc7 1a03 	vstr	s3, [r7, #12]
 80060d0:	ed87 2a02 	vstr	s4, [r7, #8]
 80060d4:	edc7 2a01 	vstr	s5, [r7, #4]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 80060de:	eeb1 7a67 	vneg.f32	s14, s15
 80060e2:	edd7 7a06 	vldr	s15, [r7, #24]
 80060e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060ea:	69fb      	ldr	r3, [r7, #28]
 80060ec:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 80060f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80060f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80060f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 8006102:	edd7 7a04 	vldr	s15, [r7, #16]
 8006106:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800610a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800610e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8006112:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006116:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800611a:	69fb      	ldr	r3, [r7, #28]
 800611c:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8006120:	edd7 7a06 	vldr	s15, [r7, #24]
 8006124:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 800612e:	edd7 7a04 	vldr	s15, [r7, #16]
 8006132:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006136:	ee37 7a27 	vadd.f32	s14, s14, s15
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 8006140:	edd7 7a05 	vldr	s15, [r7, #20]
 8006144:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006148:	ee77 7a67 	vsub.f32	s15, s14, s15
 800614c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8006150:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006154:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 800615e:	edd7 7a05 	vldr	s15, [r7, #20]
 8006162:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	edd3 6a26 	vldr	s13, [r3, #152]	; 0x98
 800616c:	edd7 7a04 	vldr	s15, [r7, #16]
 8006170:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006174:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006178:	69fb      	ldr	r3, [r7, #28]
 800617a:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 800617e:	edd7 7a06 	vldr	s15, [r7, #24]
 8006182:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006186:	ee77 7a27 	vadd.f32	s15, s14, s15
 800618a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800618e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006192:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 800619c:	edd7 7a04 	vldr	s15, [r7, #16]
 80061a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	edd3 6a26 	vldr	s13, [r3, #152]	; 0x98
 80061aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80061ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 80061bc:	edd7 7a06 	vldr	s15, [r7, #24]
 80061c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061c8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80061cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80061d0:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70

	// Normalise accelerometer measurement
	recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80061d4:	ed97 7a03 	vldr	s14, [r7, #12]
 80061d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80061dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80061e0:	edd7 6a02 	vldr	s13, [r7, #8]
 80061e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80061e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80061f0:	edd7 6a01 	vldr	s13, [r7, #4]
 80061f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80061f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006200:	eeb0 0a67 	vmov.f32	s0, s15
 8006204:	69f8      	ldr	r0, [r7, #28]
 8006206:	f000 fab1 	bl	800676c <_ZN2FC10ModuleAHRS7invSqrtEf>
 800620a:	ed87 0a1b 	vstr	s0, [r7, #108]	; 0x6c
	ax *= recipNorm;
 800620e:	ed97 7a03 	vldr	s14, [r7, #12]
 8006212:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8006216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800621a:	edc7 7a03 	vstr	s15, [r7, #12]
	ay *= recipNorm;
 800621e:	ed97 7a02 	vldr	s14, [r7, #8]
 8006222:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8006226:	ee67 7a27 	vmul.f32	s15, s14, s15
 800622a:	edc7 7a02 	vstr	s15, [r7, #8]
	az *= recipNorm;
 800622e:	ed97 7a01 	vldr	s14, [r7, #4]
 8006232:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8006236:	ee67 7a27 	vmul.f32	s15, s14, s15
 800623a:	edc7 7a01 	vstr	s15, [r7, #4]

	// Auxiliary variables to avoid repeated arithmetic
	_2q0 = 2.0f * q0;
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8006244:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006248:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	_2q1 = 2.0f * q1;
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 8006252:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006256:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	_2q2 = 2.0f * q2;
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8006260:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006264:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	_2q3 = 2.0f * q3;
 8006268:	69fb      	ldr	r3, [r7, #28]
 800626a:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 800626e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006272:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	_4q0 = 4.0f * q0;
 8006276:	69fb      	ldr	r3, [r7, #28]
 8006278:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 800627c:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8006280:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006284:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	_4q1 = 4.0f * q1;
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 800628e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8006292:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006296:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	_4q2 = 4.0f * q2;
 800629a:	69fb      	ldr	r3, [r7, #28]
 800629c:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 80062a0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80062a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062a8:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
	_8q1 = 8.0f * q1;
 80062ac:	69fb      	ldr	r3, [r7, #28]
 80062ae:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 80062b2:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80062b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062ba:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	_8q2 = 8.0f * q2;
 80062be:	69fb      	ldr	r3, [r7, #28]
 80062c0:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 80062c4:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80062c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062cc:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	q0q0 = q0 * q0;
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80062dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062e0:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	q1q1 = q1 * q1;
 80062e4:	69fb      	ldr	r3, [r7, #28]
 80062e6:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 80062f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062f4:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	q2q2 = q2 * q2;
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	ed93 7a27 	vldr	s14, [r3, #156]	; 0x9c
 80062fe:	69fb      	ldr	r3, [r7, #28]
 8006300:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8006304:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006308:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	q3q3 = q3 * q3;
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8006318:	ee67 7a27 	vmul.f32	s15, s14, s15
 800631c:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

	// Gradient decent algorithm corrective step
	s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8006320:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8006324:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8006328:	ee27 7a27 	vmul.f32	s14, s14, s15
 800632c:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 8006330:	edd7 7a03 	vldr	s15, [r7, #12]
 8006334:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006338:	ee37 7a27 	vadd.f32	s14, s14, s15
 800633c:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 8006340:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8006344:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006348:	ee37 7a27 	vadd.f32	s14, s14, s15
 800634c:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 8006350:	edd7 7a02 	vldr	s15, [r7, #8]
 8006354:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006358:	ee77 7a67 	vsub.f32	s15, s14, s15
 800635c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8006360:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8006364:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8006368:	ee27 7a27 	vmul.f32	s14, s14, s15
 800636c:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 8006370:	edd7 7a03 	vldr	s15, [r7, #12]
 8006374:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006378:	ee37 7a67 	vsub.f32	s14, s14, s15
 800637c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8006380:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8006384:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 800638e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006392:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006396:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 800639a:	edd7 7a02 	vldr	s15, [r7, #8]
 800639e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80063a6:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80063aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80063ae:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 80063b2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80063b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80063be:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 80063c2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80063c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80063ce:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 80063d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80063d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063de:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80063e2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80063e6:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80063ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 80063f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063f8:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 80063fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8006400:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006404:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006408:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 800640c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8006410:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006414:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006418:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 800641c:	edd7 7a02 	vldr	s15, [r7, #8]
 8006420:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006424:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006428:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800642c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006430:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8006434:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8006438:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800643c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006440:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8006444:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8006448:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800644c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006450:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8006454:	edd7 7a01 	vldr	s15, [r7, #4]
 8006458:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800645c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006460:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8006464:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8006468:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800646c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8006476:	ee27 7a27 	vmul.f32	s14, s14, s15
 800647a:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 800647e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006482:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006486:	ee37 7a67 	vsub.f32	s14, s14, s15
 800648a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800648e:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8006492:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 800649c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80064a4:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 80064a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80064ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80064b4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80064b8:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80064bc:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80064c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80064c4:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80064c8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80064cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80064d4:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80064d8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80064dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80064e4:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80064e8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80064ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064f4:	eeb0 0a67 	vmov.f32	s0, s15
 80064f8:	69f8      	ldr	r0, [r7, #28]
 80064fa:	f000 f937 	bl	800676c <_ZN2FC10ModuleAHRS7invSqrtEf>
 80064fe:	ed87 0a1b 	vstr	s0, [r7, #108]	; 0x6c
	s0 *= recipNorm;
 8006502:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8006506:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800650a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800650e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	s1 *= recipNorm;
 8006512:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8006516:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800651a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800651e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	s2 *= recipNorm;
 8006522:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8006526:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800652a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800652e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	s3 *= recipNorm;
 8006532:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8006536:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800653a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800653e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	// Apply feedback step
	qDot1 -= beta * s0;
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8006548:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800654c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006550:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 8006554:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006558:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
	qDot2 -= beta * s1;
 800655c:	69fb      	ldr	r3, [r7, #28]
 800655e:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8006562:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8006566:	ee67 7a27 	vmul.f32	s15, s14, s15
 800656a:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 800656e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006572:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	qDot3 -= beta * s2;
 8006576:	69fb      	ldr	r3, [r7, #28]
 8006578:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 800657c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8006580:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006584:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8006588:	ee77 7a67 	vsub.f32	s15, s14, s15
 800658c:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	qDot4 -= beta * s3;
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8006596:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800659a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800659e:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 80065a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065a6:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70

	float dt = (microsecond() - this->lastUpdate)*1000000;			/*[second]*/
 80065aa:	f7fe f8fb 	bl	80047a4 <_ZL11microsecondv>
 80065ae:	460a      	mov	r2, r1
 80065b0:	4601      	mov	r1, r0
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	e9d3 3422 	ldrd	r3, r4, [r3, #136]	; 0x88
 80065b8:	1ac9      	subs	r1, r1, r3
 80065ba:	eb62 0204 	sbc.w	r2, r2, r4
 80065be:	460d      	mov	r5, r1
 80065c0:	4616      	mov	r6, r2
 80065c2:	462b      	mov	r3, r5
 80065c4:	4634      	mov	r4, r6
 80065c6:	f04f 0100 	mov.w	r1, #0
 80065ca:	f04f 0200 	mov.w	r2, #0
 80065ce:	0162      	lsls	r2, r4, #5
 80065d0:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 80065d4:	0159      	lsls	r1, r3, #5
 80065d6:	460b      	mov	r3, r1
 80065d8:	4614      	mov	r4, r2
 80065da:	1b5b      	subs	r3, r3, r5
 80065dc:	eb64 0406 	sbc.w	r4, r4, r6
 80065e0:	f04f 0100 	mov.w	r1, #0
 80065e4:	f04f 0200 	mov.w	r2, #0
 80065e8:	0262      	lsls	r2, r4, #9
 80065ea:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80065ee:	0259      	lsls	r1, r3, #9
 80065f0:	460b      	mov	r3, r1
 80065f2:	4614      	mov	r4, r2
 80065f4:	195b      	adds	r3, r3, r5
 80065f6:	eb44 0406 	adc.w	r4, r4, r6
 80065fa:	f04f 0100 	mov.w	r1, #0
 80065fe:	f04f 0200 	mov.w	r2, #0
 8006602:	01a2      	lsls	r2, r4, #6
 8006604:	ea42 6293 	orr.w	r2, r2, r3, lsr #26
 8006608:	0199      	lsls	r1, r3, #6
 800660a:	1ac9      	subs	r1, r1, r3
 800660c:	eb62 0204 	sbc.w	r2, r2, r4
 8006610:	194b      	adds	r3, r1, r5
 8006612:	eb42 0406 	adc.w	r4, r2, r6
 8006616:	4618      	mov	r0, r3
 8006618:	4621      	mov	r1, r4
 800661a:	f7fa fc0d 	bl	8000e38 <__aeabi_ul2f>
 800661e:	4603      	mov	r3, r0
 8006620:	627b      	str	r3, [r7, #36]	; 0x24
	if(dt > 0.01) dt = 0.01;
 8006622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006624:	4618      	mov	r0, r3
 8006626:	f7f9 ff9f 	bl	8000568 <__aeabi_f2d>
 800662a:	a34e      	add	r3, pc, #312	; (adr r3, 8006764 <_ZN2FC10ModuleAHRS21MadgwickAHRSupdateIMUEffffff+0x6ac>)
 800662c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006630:	f7fa fa82 	bl	8000b38 <__aeabi_dcmpgt>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d001      	beq.n	800663e <_ZN2FC10ModuleAHRS21MadgwickAHRSupdateIMUEffffff+0x586>
 800663a:	4b49      	ldr	r3, [pc, #292]	; (8006760 <_ZN2FC10ModuleAHRS21MadgwickAHRSupdateIMUEffffff+0x6a8>)
 800663c:	627b      	str	r3, [r7, #36]	; 0x24
	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (dt);
 800663e:	69fb      	ldr	r3, [r7, #28]
 8006640:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8006644:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006648:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800664c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006650:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
	q1 += qDot2 * (dt);
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8006660:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006664:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8006668:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800666c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	edc3 7a26 	vstr	s15, [r3, #152]	; 0x98
	q2 += qDot3 * (dt);
 8006676:	69fb      	ldr	r3, [r7, #28]
 8006678:	ed93 7a27 	vldr	s14, [r3, #156]	; 0x9c
 800667c:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006680:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8006684:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006688:	ee77 7a27 	vadd.f32	s15, s14, s15
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	edc3 7a27 	vstr	s15, [r3, #156]	; 0x9c
	q3 += qDot4 * (dt);
 8006692:	69fb      	ldr	r3, [r7, #28]
 8006694:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8006698:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800669c:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80066a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066a8:	69fb      	ldr	r3, [r7, #28]
 80066aa:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 80066b4:	69fb      	ldr	r3, [r7, #28]
 80066b6:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80066ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066be:	69fb      	ldr	r3, [r7, #28]
 80066c0:	edd3 6a26 	vldr	s13, [r3, #152]	; 0x98
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 80066ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 80066de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 80066ec:	69fb      	ldr	r3, [r7, #28]
 80066ee:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 80066f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066fa:	eeb0 0a67 	vmov.f32	s0, s15
 80066fe:	69f8      	ldr	r0, [r7, #28]
 8006700:	f000 f834 	bl	800676c <_ZN2FC10ModuleAHRS7invSqrtEf>
 8006704:	ed87 0a1b 	vstr	s0, [r7, #108]	; 0x6c
	q0 *= recipNorm;
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 800670e:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8006712:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006716:	69fb      	ldr	r3, [r7, #28]
 8006718:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
	q1 *= recipNorm;
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8006722:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8006726:	ee67 7a27 	vmul.f32	s15, s14, s15
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	edc3 7a26 	vstr	s15, [r3, #152]	; 0x98
	q2 *= recipNorm;
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	ed93 7a27 	vldr	s14, [r3, #156]	; 0x9c
 8006736:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800673a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	edc3 7a27 	vstr	s15, [r3, #156]	; 0x9c
	q3 *= recipNorm;
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 800674a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800674e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006752:	69fb      	ldr	r3, [r7, #28]
 8006754:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
}
 8006758:	bf00      	nop
 800675a:	3784      	adds	r7, #132	; 0x84
 800675c:	46bd      	mov	sp, r7
 800675e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006760:	3c23d70a 	.word	0x3c23d70a
 8006764:	47ae147b 	.word	0x47ae147b
 8006768:	3f847ae1 	.word	0x3f847ae1

0800676c <_ZN2FC10ModuleAHRS7invSqrtEf>:

float ModuleAHRS::invSqrt(float x){
 800676c:	b480      	push	{r7}
 800676e:	b087      	sub	sp, #28
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	ed87 0a00 	vstr	s0, [r7]
	float halfx = 0.5f * x;
 8006778:	edd7 7a00 	vldr	s15, [r7]
 800677c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8006780:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006784:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 800678c:	f107 0310 	add.w	r3, r7, #16
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	105a      	asrs	r2, r3, #1
 8006798:	4b12      	ldr	r3, [pc, #72]	; (80067e4 <_ZN2FC10ModuleAHRS7invSqrtEf+0x78>)
 800679a:	1a9b      	subs	r3, r3, r2
 800679c:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 800679e:	f107 030c 	add.w	r3, r7, #12
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 80067a6:	ed97 7a04 	vldr	s14, [r7, #16]
 80067aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80067ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80067b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80067b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ba:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80067be:	ee37 7a67 	vsub.f32	s14, s14, s15
 80067c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80067c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ca:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	ee07 3a90 	vmov	s15, r3
}
 80067d4:	eeb0 0a67 	vmov.f32	s0, s15
 80067d8:	371c      	adds	r7, #28
 80067da:	46bd      	mov	sp, r7
 80067dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e0:	4770      	bx	lr
 80067e2:	bf00      	nop
 80067e4:	5f3759df 	.word	0x5f3759df

080067e8 <MPU9250_StartTask>:
{
	HAL_UART_Transmit(&huart3, p, len, 10);
	return len;
}

void MPU9250_StartTask(void *argument){
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b082      	sub	sp, #8
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
	while(1){
		MPU9250_updateDMA();
 80067f0:	f7fa ff20 	bl	8001634 <MPU9250_updateDMA>
		osDelay(5);				/* 200hz */
 80067f4:	2005      	movs	r0, #5
 80067f6:	f00f f881 	bl	80158fc <osDelay>
		MPU9250_updateDMA();
 80067fa:	e7f9      	b.n	80067f0 <MPU9250_StartTask+0x8>

080067fc <BME280_StartTask>:
	}
}
void BME280_StartTask(void *argument){
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b082      	sub	sp, #8
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
	while(1){
		BME280_readIT();
 8006804:	f7fb fe2e 	bl	8002464 <BME280_readIT>
		osDelay(20); 			/* 50hz */
 8006808:	2014      	movs	r0, #20
 800680a:	f00f f877 	bl	80158fc <osDelay>
		BME280_readIT();
 800680e:	e7f9      	b.n	8006804 <BME280_StartTask+0x8>

08006810 <IST8310_StartTask>:
	}
}
void IST8310_StartTask(void *argument){
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
	while(1){
		IST8310_updataIT();
 8006818:	f7fa fd38 	bl	800128c <IST8310_updataIT>
		osDelay(10); 			/* 100hz */
 800681c:	200a      	movs	r0, #10
 800681e:	f00f f86d 	bl	80158fc <osDelay>
		IST8310_updataIT();
 8006822:	e7f9      	b.n	8006818 <IST8310_StartTask+0x8>
 8006824:	0000      	movs	r0, r0
	...

08006828 <SD_StartTask>:
	}
}
void SD_StartTask(void *argument){
 8006828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800682c:	b0f6      	sub	sp, #472	; 0x1d8
 800682e:	af06      	add	r7, sp, #24
 8006830:	1d3b      	adds	r3, r7, #4
 8006832:	6018      	str	r0, [r3, #0]
	char buf[256];
	uint32_t bw;
	int len = 0;
 8006834:	2300      	movs	r3, #0
 8006836:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	retSD=f_mount(&SDFatFS ,&SDPath[0],1);
 800683a:	2201      	movs	r2, #1
 800683c:	49d6      	ldr	r1, [pc, #856]	; (8006b98 <SD_StartTask+0x370>)
 800683e:	48d7      	ldr	r0, [pc, #860]	; (8006b9c <SD_StartTask+0x374>)
 8006840:	f00e f9a6 	bl	8014b90 <f_mount>
 8006844:	4603      	mov	r3, r0
 8006846:	461a      	mov	r2, r3
 8006848:	4bd5      	ldr	r3, [pc, #852]	; (8006ba0 <SD_StartTask+0x378>)
 800684a:	701a      	strb	r2, [r3, #0]
	if(retSD==FR_OK){
 800684c:	4bd4      	ldr	r3, [pc, #848]	; (8006ba0 <SD_StartTask+0x378>)
 800684e:	781b      	ldrb	r3, [r3, #0]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d105      	bne.n	8006860 <SD_StartTask+0x38>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8006854:	2201      	movs	r2, #1
 8006856:	2180      	movs	r1, #128	; 0x80
 8006858:	48d2      	ldr	r0, [pc, #840]	; (8006ba4 <SD_StartTask+0x37c>)
 800685a:	f004 f813 	bl	800a884 <HAL_GPIO_WritePin>
 800685e:	e004      	b.n	800686a <SD_StartTask+0x42>
	}
	else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8006860:	2200      	movs	r2, #0
 8006862:	2180      	movs	r1, #128	; 0x80
 8006864:	48cf      	ldr	r0, [pc, #828]	; (8006ba4 <SD_StartTask+0x37c>)
 8006866:	f004 f80d 	bl	800a884 <HAL_GPIO_WritePin>

	while(1){
		/* open */
		f_open(&SDFile,"log.txt", FA_OPEN_APPEND | FA_WRITE );
 800686a:	2232      	movs	r2, #50	; 0x32
 800686c:	49ce      	ldr	r1, [pc, #824]	; (8006ba8 <SD_StartTask+0x380>)
 800686e:	48cf      	ldr	r0, [pc, #828]	; (8006bac <SD_StartTask+0x384>)
 8006870:	f00e f9f2 	bl	8014c58 <f_open>
		if(retSD==FR_OK){
 8006874:	4bca      	ldr	r3, [pc, #808]	; (8006ba0 <SD_StartTask+0x378>)
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d105      	bne.n	8006888 <SD_StartTask+0x60>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800687c:	2201      	movs	r2, #1
 800687e:	2180      	movs	r1, #128	; 0x80
 8006880:	48c8      	ldr	r0, [pc, #800]	; (8006ba4 <SD_StartTask+0x37c>)
 8006882:	f003 ffff 	bl	800a884 <HAL_GPIO_WritePin>
 8006886:	e004      	b.n	8006892 <SD_StartTask+0x6a>
		}
		else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8006888:	2200      	movs	r2, #0
 800688a:	2180      	movs	r1, #128	; 0x80
 800688c:	48c5      	ldr	r0, [pc, #788]	; (8006ba4 <SD_StartTask+0x37c>)
 800688e:	f003 fff9 	bl	800a884 <HAL_GPIO_WritePin>
		struct NedAccel nedAccel;
		struct GPS gps;
		struct Barometer baro;
		struct BodyAngularVelocity gyro;

		if(msgBus.getAttitude(&attitude)){
 8006892:	f107 0308 	add.w	r3, r7, #8
 8006896:	4619      	mov	r1, r3
 8006898:	48c5      	ldr	r0, [pc, #788]	; (8006bb0 <SD_StartTask+0x388>)
 800689a:	f7fe f8bb 	bl	8004a14 <_ZN2FC6MsgBus11getAttitudeEPNS_8AttitudeE>
 800689e:	4603      	mov	r3, r0
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d041      	beq.n	8006928 <SD_StartTask+0x100>
		msgBus.getAttitude(&attitude);
 80068a4:	f107 0308 	add.w	r3, r7, #8
 80068a8:	4619      	mov	r1, r3
 80068aa:	48c1      	ldr	r0, [pc, #772]	; (8006bb0 <SD_StartTask+0x388>)
 80068ac:	f7fe f8b2 	bl	8004a14 <_ZN2FC6MsgBus11getAttitudeEPNS_8AttitudeE>
			len = sprintf(buf, "att %u %d %d %d\n", (uint)attitude.timestamp, (int)(attitude.roll*1000000),
 80068b0:	f107 0308 	add.w	r3, r7, #8
 80068b4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80068b8:	4619      	mov	r1, r3
 80068ba:	f107 0308 	add.w	r3, r7, #8
 80068be:	edd3 7a06 	vldr	s15, [r3, #24]
 80068c2:	ed9f 7abc 	vldr	s14, [pc, #752]	; 8006bb4 <SD_StartTask+0x38c>
 80068c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80068ca:	eefd 6ae7 	vcvt.s32.f32	s13, s15
													(int)(attitude.pitch*1000000),
 80068ce:	f107 0308 	add.w	r3, r7, #8
 80068d2:	edd3 7a07 	vldr	s15, [r3, #28]
 80068d6:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 8006bb4 <SD_StartTask+0x38c>
 80068da:	ee67 7a87 	vmul.f32	s15, s15, s14
			len = sprintf(buf, "att %u %d %d %d\n", (uint)attitude.timestamp, (int)(attitude.roll*1000000),
 80068de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80068e2:	ee17 2a90 	vmov	r2, s15
													(int)(attitude.yaw*1000000));
 80068e6:	f107 0308 	add.w	r3, r7, #8
 80068ea:	edd3 7a08 	vldr	s15, [r3, #32]
 80068ee:	ed9f 7ab1 	vldr	s14, [pc, #708]	; 8006bb4 <SD_StartTask+0x38c>
 80068f2:	ee67 7a87 	vmul.f32	s15, s15, s14
			len = sprintf(buf, "att %u %d %d %d\n", (uint)attitude.timestamp, (int)(attitude.roll*1000000),
 80068f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80068fa:	ee17 3a90 	vmov	r3, s15
 80068fe:	f107 00bc 	add.w	r0, r7, #188	; 0xbc
 8006902:	9301      	str	r3, [sp, #4]
 8006904:	9200      	str	r2, [sp, #0]
 8006906:	ee16 3a90 	vmov	r3, s13
 800690a:	460a      	mov	r2, r1
 800690c:	49aa      	ldr	r1, [pc, #680]	; (8006bb8 <SD_StartTask+0x390>)
 800690e:	f014 fcf7 	bl	801b300 <siprintf>
 8006912:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
			f_write(&SDFile, buf, len, (UINT*)&bw);
 8006916:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800691a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800691e:	f107 01bc 	add.w	r1, r7, #188	; 0xbc
 8006922:	48a2      	ldr	r0, [pc, #648]	; (8006bac <SD_StartTask+0x384>)
 8006924:	f00e fb6b 	bl	8014ffe <f_write>
		}
		if(msgBus.getNedAccel(&nedAccel)){
 8006928:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800692c:	4619      	mov	r1, r3
 800692e:	48a0      	ldr	r0, [pc, #640]	; (8006bb0 <SD_StartTask+0x388>)
 8006930:	f7fe f8ab 	bl	8004a8a <_ZN2FC6MsgBus11getNedAccelEPNS_8NedAccelE>
 8006934:	4603      	mov	r3, r0
 8006936:	2b00      	cmp	r3, #0
 8006938:	d03b      	beq.n	80069b2 <SD_StartTask+0x18a>
			len=sprintf(buf,"accNED %u %d %d %d\n",(uint)nedAccel.timestamp,(int)(nedAccel.xyz[0]*1000000),
 800693a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800693e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006942:	4619      	mov	r1, r3
 8006944:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8006948:	edd3 7a02 	vldr	s15, [r3, #8]
 800694c:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8006bb4 <SD_StartTask+0x38c>
 8006950:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006954:	eefd 6ae7 	vcvt.s32.f32	s13, s15
																	(int)(nedAccel.xyz[1]*1000000),
 8006958:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800695c:	edd3 7a03 	vldr	s15, [r3, #12]
 8006960:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8006bb4 <SD_StartTask+0x38c>
 8006964:	ee67 7a87 	vmul.f32	s15, s15, s14
			len=sprintf(buf,"accNED %u %d %d %d\n",(uint)nedAccel.timestamp,(int)(nedAccel.xyz[0]*1000000),
 8006968:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800696c:	ee17 2a90 	vmov	r2, s15
																	(int)(nedAccel.xyz[2]*1000000));
 8006970:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8006974:	edd3 7a04 	vldr	s15, [r3, #16]
 8006978:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 8006bb4 <SD_StartTask+0x38c>
 800697c:	ee67 7a87 	vmul.f32	s15, s15, s14
			len=sprintf(buf,"accNED %u %d %d %d\n",(uint)nedAccel.timestamp,(int)(nedAccel.xyz[0]*1000000),
 8006980:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006984:	ee17 3a90 	vmov	r3, s15
 8006988:	f107 00bc 	add.w	r0, r7, #188	; 0xbc
 800698c:	9301      	str	r3, [sp, #4]
 800698e:	9200      	str	r2, [sp, #0]
 8006990:	ee16 3a90 	vmov	r3, s13
 8006994:	460a      	mov	r2, r1
 8006996:	4989      	ldr	r1, [pc, #548]	; (8006bbc <SD_StartTask+0x394>)
 8006998:	f014 fcb2 	bl	801b300 <siprintf>
 800699c:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
			f_write(&SDFile, buf, len, (UINT*)&bw);
 80069a0:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80069a4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80069a8:	f107 01bc 	add.w	r1, r7, #188	; 0xbc
 80069ac:	487f      	ldr	r0, [pc, #508]	; (8006bac <SD_StartTask+0x384>)
 80069ae:	f00e fb26 	bl	8014ffe <f_write>
		}
		if(msgBus.getBodyAngularVelocity(&gyro)){
 80069b2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80069b6:	4619      	mov	r1, r3
 80069b8:	487d      	ldr	r0, [pc, #500]	; (8006bb0 <SD_StartTask+0x388>)
 80069ba:	f7fd ff4c 	bl	8004856 <_ZN2FC6MsgBus22getBodyAngularVelocityEPNS_19BodyAngularVelocityE>
 80069be:	4603      	mov	r3, r0
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d020      	beq.n	8006a06 <SD_StartTask+0x1de>
			len=sprintf(buf,"gyro %u %d\n",(uint)gyro.timestamp,(int)(gyro.xyz[2]*1000000));
 80069c4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80069c8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80069cc:	461a      	mov	r2, r3
 80069ce:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80069d2:	edd3 7a04 	vldr	s15, [r3, #16]
 80069d6:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8006bb4 <SD_StartTask+0x38c>
 80069da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80069de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80069e2:	f107 00bc 	add.w	r0, r7, #188	; 0xbc
 80069e6:	ee17 3a90 	vmov	r3, s15
 80069ea:	4975      	ldr	r1, [pc, #468]	; (8006bc0 <SD_StartTask+0x398>)
 80069ec:	f014 fc88 	bl	801b300 <siprintf>
 80069f0:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
			f_write(&SDFile, buf, len, (UINT*)&bw);
 80069f4:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80069f8:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80069fc:	f107 01bc 	add.w	r1, r7, #188	; 0xbc
 8006a00:	486a      	ldr	r0, [pc, #424]	; (8006bac <SD_StartTask+0x384>)
 8006a02:	f00e fafc 	bl	8014ffe <f_write>
		}
		if(msgBus.getGPS(&gps)){
 8006a06:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	4868      	ldr	r0, [pc, #416]	; (8006bb0 <SD_StartTask+0x388>)
 8006a0e:	f7fd ff90 	bl	8004932 <_ZN2FC6MsgBus6getGPSEPNS_3GPSE>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d06b      	beq.n	8006af0 <SD_StartTask+0x2c8>
			len=sprintf(buf,"GPS %u %d %d %d %d %d %d\n",(uint)gps.timestamp,(int)(gps.lat*100000000),
 8006a18:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006a1c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006a20:	461e      	mov	r6, r3
 8006a22:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006a26:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8006a2a:	a359      	add	r3, pc, #356	; (adr r3, 8006b90 <SD_StartTask+0x368>)
 8006a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a30:	f7f9 fdf2 	bl	8000618 <__aeabi_dmul>
 8006a34:	4603      	mov	r3, r0
 8006a36:	460c      	mov	r4, r1
 8006a38:	4618      	mov	r0, r3
 8006a3a:	4621      	mov	r1, r4
 8006a3c:	f7fa f89c 	bl	8000b78 <__aeabi_d2iz>
 8006a40:	4680      	mov	r8, r0
																	(int)(gps.lon*100000000),
 8006a42:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006a46:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8006a4a:	a351      	add	r3, pc, #324	; (adr r3, 8006b90 <SD_StartTask+0x368>)
 8006a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a50:	f7f9 fde2 	bl	8000618 <__aeabi_dmul>
 8006a54:	4603      	mov	r3, r0
 8006a56:	460c      	mov	r4, r1
			len=sprintf(buf,"GPS %u %d %d %d %d %d %d\n",(uint)gps.timestamp,(int)(gps.lat*100000000),
 8006a58:	4618      	mov	r0, r3
 8006a5a:	4621      	mov	r1, r4
 8006a5c:	f7fa f88c 	bl	8000b78 <__aeabi_d2iz>
 8006a60:	4602      	mov	r2, r0
																	(int)(gps.alt*100000000),
 8006a62:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006a66:	edd3 7a08 	vldr	s15, [r3, #32]
 8006a6a:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8006bc4 <SD_StartTask+0x39c>
 8006a6e:	ee67 7a87 	vmul.f32	s15, s15, s14
			len=sprintf(buf,"GPS %u %d %d %d %d %d %d\n",(uint)gps.timestamp,(int)(gps.lat*100000000),
 8006a72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006a76:	ee17 1a90 	vmov	r1, s15
																	(int)(gps.velN*100000000),
 8006a7a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006a7e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8006a82:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8006bc4 <SD_StartTask+0x39c>
 8006a86:	ee67 7a87 	vmul.f32	s15, s15, s14
			len=sprintf(buf,"GPS %u %d %d %d %d %d %d\n",(uint)gps.timestamp,(int)(gps.lat*100000000),
 8006a8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006a8e:	ee17 4a90 	vmov	r4, s15
																	(int)(gps.velE*100000000),
 8006a92:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006a96:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8006a9a:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8006bc4 <SD_StartTask+0x39c>
 8006a9e:	ee67 7a87 	vmul.f32	s15, s15, s14
			len=sprintf(buf,"GPS %u %d %d %d %d %d %d\n",(uint)gps.timestamp,(int)(gps.lat*100000000),
 8006aa2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006aa6:	ee17 5a90 	vmov	r5, s15
																	(int)(gps.velD*100000000));
 8006aaa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006aae:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8006ab2:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8006bc4 <SD_StartTask+0x39c>
 8006ab6:	ee67 7a87 	vmul.f32	s15, s15, s14
			len=sprintf(buf,"GPS %u %d %d %d %d %d %d\n",(uint)gps.timestamp,(int)(gps.lat*100000000),
 8006aba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006abe:	ee17 3a90 	vmov	r3, s15
 8006ac2:	f107 00bc 	add.w	r0, r7, #188	; 0xbc
 8006ac6:	9304      	str	r3, [sp, #16]
 8006ac8:	9503      	str	r5, [sp, #12]
 8006aca:	9402      	str	r4, [sp, #8]
 8006acc:	9101      	str	r1, [sp, #4]
 8006ace:	9200      	str	r2, [sp, #0]
 8006ad0:	4643      	mov	r3, r8
 8006ad2:	4632      	mov	r2, r6
 8006ad4:	493c      	ldr	r1, [pc, #240]	; (8006bc8 <SD_StartTask+0x3a0>)
 8006ad6:	f014 fc13 	bl	801b300 <siprintf>
 8006ada:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
			f_write(&SDFile, buf, len, (UINT*)&bw);
 8006ade:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8006ae2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8006ae6:	f107 01bc 	add.w	r1, r7, #188	; 0xbc
 8006aea:	4830      	ldr	r0, [pc, #192]	; (8006bac <SD_StartTask+0x384>)
 8006aec:	f00e fa87 	bl	8014ffe <f_write>
		}   // Lat Lon Alt velN velE velD
		if(msgBus.getBarometer(&baro)){
 8006af0:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8006af4:	4619      	mov	r1, r3
 8006af6:	482e      	ldr	r0, [pc, #184]	; (8006bb0 <SD_StartTask+0x388>)
 8006af8:	f7fd ff4a 	bl	8004990 <_ZN2FC6MsgBus12getBarometerEPNS_9BarometerE>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d020      	beq.n	8006b44 <SD_StartTask+0x31c>
			len=sprintf(buf,"Baro %u %d\n",(uint)baro.timestamp,(int)(baro.pressure*1000000));
 8006b02:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8006b06:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8006b10:	edd3 7a02 	vldr	s15, [r3, #8]
 8006b14:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8006bb4 <SD_StartTask+0x38c>
 8006b18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006b1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006b20:	f107 00bc 	add.w	r0, r7, #188	; 0xbc
 8006b24:	ee17 3a90 	vmov	r3, s15
 8006b28:	4928      	ldr	r1, [pc, #160]	; (8006bcc <SD_StartTask+0x3a4>)
 8006b2a:	f014 fbe9 	bl	801b300 <siprintf>
 8006b2e:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
			f_write(&SDFile, buf, len, (UINT*)&bw);
 8006b32:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8006b36:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8006b3a:	f107 01bc 	add.w	r1, r7, #188	; 0xbc
 8006b3e:	481b      	ldr	r0, [pc, #108]	; (8006bac <SD_StartTask+0x384>)
 8006b40:	f00e fa5d 	bl	8014ffe <f_write>
		}

		if(retSD==FR_OK){
 8006b44:	4b16      	ldr	r3, [pc, #88]	; (8006ba0 <SD_StartTask+0x378>)
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d105      	bne.n	8006b58 <SD_StartTask+0x330>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	2180      	movs	r1, #128	; 0x80
 8006b50:	4814      	ldr	r0, [pc, #80]	; (8006ba4 <SD_StartTask+0x37c>)
 8006b52:	f003 fe97 	bl	800a884 <HAL_GPIO_WritePin>
 8006b56:	e004      	b.n	8006b62 <SD_StartTask+0x33a>
		}
		else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8006b58:	2200      	movs	r2, #0
 8006b5a:	2180      	movs	r1, #128	; 0x80
 8006b5c:	4811      	ldr	r0, [pc, #68]	; (8006ba4 <SD_StartTask+0x37c>)
 8006b5e:	f003 fe91 	bl	800a884 <HAL_GPIO_WritePin>

		f_close(&SDFile);
 8006b62:	4812      	ldr	r0, [pc, #72]	; (8006bac <SD_StartTask+0x384>)
 8006b64:	f00e fc97 	bl	8015496 <f_close>
		if(retSD==FR_OK){
 8006b68:	4b0d      	ldr	r3, [pc, #52]	; (8006ba0 <SD_StartTask+0x378>)
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d105      	bne.n	8006b7c <SD_StartTask+0x354>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8006b70:	2201      	movs	r2, #1
 8006b72:	2180      	movs	r1, #128	; 0x80
 8006b74:	480b      	ldr	r0, [pc, #44]	; (8006ba4 <SD_StartTask+0x37c>)
 8006b76:	f003 fe85 	bl	800a884 <HAL_GPIO_WritePin>
 8006b7a:	e004      	b.n	8006b86 <SD_StartTask+0x35e>
		}
		else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	2180      	movs	r1, #128	; 0x80
 8006b80:	4808      	ldr	r0, [pc, #32]	; (8006ba4 <SD_StartTask+0x37c>)
 8006b82:	f003 fe7f 	bl	800a884 <HAL_GPIO_WritePin>
		osDelay(100);			/* 10hz */
 8006b86:	2064      	movs	r0, #100	; 0x64
 8006b88:	f00e feb8 	bl	80158fc <osDelay>
	}
 8006b8c:	e66d      	b.n	800686a <SD_StartTask+0x42>
 8006b8e:	bf00      	nop
 8006b90:	00000000 	.word	0x00000000
 8006b94:	4197d784 	.word	0x4197d784
 8006b98:	200079f0 	.word	0x200079f0
 8006b9c:	20008a24 	.word	0x20008a24
 8006ba0:	200079ec 	.word	0x200079ec
 8006ba4:	40020400 	.word	0x40020400
 8006ba8:	0801e84c 	.word	0x0801e84c
 8006bac:	200079f4 	.word	0x200079f4
 8006bb0:	20000008 	.word	0x20000008
 8006bb4:	49742400 	.word	0x49742400
 8006bb8:	0801e854 	.word	0x0801e854
 8006bbc:	0801e868 	.word	0x0801e868
 8006bc0:	0801e87c 	.word	0x0801e87c
 8006bc4:	4cbebc20 	.word	0x4cbebc20
 8006bc8:	0801e888 	.word	0x0801e888
 8006bcc:	0801e8a4 	.word	0x0801e8a4

08006bd0 <AHRS_StartTask>:
}

void AHRS_StartTask(void *argument){
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b0ac      	sub	sp, #176	; 0xb0
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
	ModuleAHRS moduleAHRS;
 8006bd8:	f107 0308 	add.w	r3, r7, #8
 8006bdc:	22a8      	movs	r2, #168	; 0xa8
 8006bde:	2100      	movs	r1, #0
 8006be0:	4618      	mov	r0, r3
 8006be2:	f013 faf0 	bl	801a1c6 <memset>
 8006be6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006bea:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006bee:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006bf2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	while(1){
		moduleAHRS.main();
 8006bf6:	f107 0308 	add.w	r3, r7, #8
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f7fe f954 	bl	8004ea8 <_ZN2FC10ModuleAHRS4mainEv>
		osDelay(20);				/* 200hz */
 8006c00:	2014      	movs	r0, #20
 8006c02:	f00e fe7b 	bl	80158fc <osDelay>
		moduleAHRS.main();
 8006c06:	e7f6      	b.n	8006bf6 <AHRS_StartTask+0x26>

08006c08 <_Z10debug_mainPv>:
 */
/*
 *  LED signal
 *  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12, GPIO_PIN_RESET);
 */
void debug_main(void* param){
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b082      	sub	sp, #8
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
	while(1){
		osDelay(1000);
 8006c10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006c14:	f00e fe72 	bl	80158fc <osDelay>
 8006c18:	e7fa      	b.n	8006c10 <_Z10debug_mainPv+0x8>
	...

08006c1c <cppMain>:
#define MPU9250_UPDATE_HZ 200
#define BME280_UPDATE_HZ 50
#define IST8310_UPDATE_HZ 100
#define AHRS_UPDATE_HZ 200

void cppMain(){
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b084      	sub	sp, #16
 8006c20:	af04      	add	r7, sp, #16
    setvbuf(stdout, NULL, _IONBF, 0);
 8006c22:	4b1b      	ldr	r3, [pc, #108]	; (8006c90 <cppMain+0x74>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	6898      	ldr	r0, [r3, #8]
 8006c28:	2300      	movs	r3, #0
 8006c2a:	2202      	movs	r2, #2
 8006c2c:	2100      	movs	r1, #0
 8006c2e:	f014 fab3 	bl	801b198 <setvbuf>
    printf("test\r\n");
 8006c32:	4818      	ldr	r0, [pc, #96]	; (8006c94 <cppMain+0x78>)
 8006c34:	f014 faa8 	bl	801b188 <puts>

    /* micro second timer start */
	HAL_TIM_Base_Start_IT(&htim2);
 8006c38:	4817      	ldr	r0, [pc, #92]	; (8006c98 <cppMain+0x7c>)
 8006c3a:	f008 fec8 	bl	800f9ce <HAL_TIM_Base_Start_IT>

//	Lidar1D_init(&htim9, TIM_CHANNEL_1, TIM_CHANNEL_2);
//	Lidar1D_run();
	MPU9250(&hi2c1);
 8006c3e:	4817      	ldr	r0, [pc, #92]	; (8006c9c <cppMain+0x80>)
 8006c40:	f7fa fc68 	bl	8001514 <MPU9250>
	{
		// The timer could not be set into the Active state.
	}
#endif

	BME280_init(&hi2c2, P_OSR_04, H_OSR_00, T_OSR_01, normal, BW0_021ODR,t_00_5ms);
 8006c44:	2300      	movs	r3, #0
 8006c46:	9302      	str	r3, [sp, #8]
 8006c48:	2304      	movs	r3, #4
 8006c4a:	9301      	str	r3, [sp, #4]
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	9300      	str	r3, [sp, #0]
 8006c50:	2301      	movs	r3, #1
 8006c52:	2201      	movs	r2, #1
 8006c54:	2103      	movs	r1, #3
 8006c56:	4812      	ldr	r0, [pc, #72]	; (8006ca0 <cppMain+0x84>)
 8006c58:	f7fb fb16 	bl	8002288 <BME280_init>
	{
		// The timer could not be set into the Active state.
	}
#endif

	IST8310(&hi2c2);
 8006c5c:	4810      	ldr	r0, [pc, #64]	; (8006ca0 <cppMain+0x84>)
 8006c5e:	f7fa fb01 	bl	8001264 <IST8310>

#ifdef USE_GPS
	/*
	 *  GPS using DMA circular mode
	 */
    TM_GPS_Init(&huart8);
 8006c62:	4810      	ldr	r0, [pc, #64]	; (8006ca4 <cppMain+0x88>)
 8006c64:	f7fb feb0 	bl	80029c8 <TM_GPS_Init>
#endif

#ifdef USE_SBUS
	SBUS_init(&huart7);
 8006c68:	480f      	ldr	r0, [pc, #60]	; (8006ca8 <cppMain+0x8c>)
 8006c6a:	f7fd fa71 	bl	8004150 <SBUS_init>
	{
		// The timer could not be set into the Active state.
	}
#endif

    std::printf("boot complete\r\n");
 8006c6e:	480f      	ldr	r0, [pc, #60]	; (8006cac <cppMain+0x90>)
 8006c70:	f014 fa8a 	bl	801b188 <puts>
//				2048,
//				NULL,
//				4,
//				NULL);

	xTaskCreate(debug_main,
 8006c74:	2300      	movs	r3, #0
 8006c76:	9301      	str	r3, [sp, #4]
 8006c78:	2302      	movs	r3, #2
 8006c7a:	9300      	str	r3, [sp, #0]
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	2280      	movs	r2, #128	; 0x80
 8006c80:	490b      	ldr	r1, [pc, #44]	; (8006cb0 <cppMain+0x94>)
 8006c82:	480c      	ldr	r0, [pc, #48]	; (8006cb4 <cppMain+0x98>)
 8006c84:	f010 fa96 	bl	80171b4 <xTaskCreate>
//				configMINIMAL_STACK_SIZE,
//				NULL,
//				5,
//				NULL);

}
 8006c88:	bf00      	nop
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
 8006c8e:	bf00      	nop
 8006c90:	2000011c 	.word	0x2000011c
 8006c94:	0801e8b0 	.word	0x0801e8b0
 8006c98:	20007360 	.word	0x20007360
 8006c9c:	20006ebc 	.word	0x20006ebc
 8006ca0:	20006f10 	.word	0x20006f10
 8006ca4:	20007560 	.word	0x20007560
 8006ca8:	20007420 	.word	0x20007420
 8006cac:	0801e8b8 	.word	0x0801e8b8
 8006cb0:	0801e8c8 	.word	0x0801e8c8
 8006cb4:	08006c09 	.word	0x08006c09

08006cb8 <HAL_I2C_MemRxCpltCallback>:

//callback
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
//#ifdef USE_MPU9250
	if(hi2c->Instance == mpu9250.hi2c->Instance){
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	4b2f      	ldr	r3, [pc, #188]	; (8006d84 <HAL_I2C_MemRxCpltCallback+0xcc>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d137      	bne.n	8006d3e <HAL_I2C_MemRxCpltCallback+0x86>
		MPU9250_i2cRxCpltCallback();
 8006cce:	f7fa fcd1 	bl	8001674 <MPU9250_i2cRxCpltCallback>
		sensorAccel.setAccel(mpu9250.accel[0], mpu9250.accel[1], mpu9250.accel[2]);
 8006cd2:	4b2c      	ldr	r3, [pc, #176]	; (8006d84 <HAL_I2C_MemRxCpltCallback+0xcc>)
 8006cd4:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8006cd8:	4b2a      	ldr	r3, [pc, #168]	; (8006d84 <HAL_I2C_MemRxCpltCallback+0xcc>)
 8006cda:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8006cde:	4b29      	ldr	r3, [pc, #164]	; (8006d84 <HAL_I2C_MemRxCpltCallback+0xcc>)
 8006ce0:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 8006ce4:	eeb0 1a66 	vmov.f32	s2, s13
 8006ce8:	eef0 0a47 	vmov.f32	s1, s14
 8006cec:	eeb0 0a67 	vmov.f32	s0, s15
 8006cf0:	4825      	ldr	r0, [pc, #148]	; (8006d88 <HAL_I2C_MemRxCpltCallback+0xd0>)
 8006cf2:	f7fd ff1f 	bl	8004b34 <_ZN2FC11SensorAccel8setAccelEfff>
		sensorGyro.setGyro(mpu9250.gyro[0], mpu9250.gyro[1], mpu9250.gyro[2]);
 8006cf6:	4b23      	ldr	r3, [pc, #140]	; (8006d84 <HAL_I2C_MemRxCpltCallback+0xcc>)
 8006cf8:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8006cfc:	4b21      	ldr	r3, [pc, #132]	; (8006d84 <HAL_I2C_MemRxCpltCallback+0xcc>)
 8006cfe:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8006d02:	4b20      	ldr	r3, [pc, #128]	; (8006d84 <HAL_I2C_MemRxCpltCallback+0xcc>)
 8006d04:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8006d08:	eeb0 1a66 	vmov.f32	s2, s13
 8006d0c:	eef0 0a47 	vmov.f32	s1, s14
 8006d10:	eeb0 0a67 	vmov.f32	s0, s15
 8006d14:	481d      	ldr	r0, [pc, #116]	; (8006d8c <HAL_I2C_MemRxCpltCallback+0xd4>)
 8006d16:	f7fd ff49 	bl	8004bac <_ZN2FC10SensorGyro7setGyroEfff>
		sensorMag.setMag(mpu9250.mag[0], mpu9250.mag[1], mpu9250.mag[2]);
 8006d1a:	4b1a      	ldr	r3, [pc, #104]	; (8006d84 <HAL_I2C_MemRxCpltCallback+0xcc>)
 8006d1c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8006d20:	4b18      	ldr	r3, [pc, #96]	; (8006d84 <HAL_I2C_MemRxCpltCallback+0xcc>)
 8006d22:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 8006d26:	4b17      	ldr	r3, [pc, #92]	; (8006d84 <HAL_I2C_MemRxCpltCallback+0xcc>)
 8006d28:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 8006d2c:	eeb0 1a66 	vmov.f32	s2, s13
 8006d30:	eef0 0a47 	vmov.f32	s1, s14
 8006d34:	eeb0 0a67 	vmov.f32	s0, s15
 8006d38:	4815      	ldr	r0, [pc, #84]	; (8006d90 <HAL_I2C_MemRxCpltCallback+0xd8>)
 8006d3a:	f7fd ff73 	bl	8004c24 <_ZN2FC9SensorMag6setMagEfff>
	}
//#endif

//#ifdef USE_IST8310
	if(hi2c->Instance == ist8310.hi2c->Instance){
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681a      	ldr	r2, [r3, #0]
 8006d42:	4b14      	ldr	r3, [pc, #80]	; (8006d94 <HAL_I2C_MemRxCpltCallback+0xdc>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d101      	bne.n	8006d50 <HAL_I2C_MemRxCpltCallback+0x98>
		IST8310_i2cRxCpltCallback();
 8006d4c:	f7fa fac0 	bl	80012d0 <IST8310_i2cRxCpltCallback>
	}
//#endif

//#ifdef USE_BME280
	if(hi2c->Instance == bme280.hi2c->Instance){
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	4b10      	ldr	r3, [pc, #64]	; (8006d98 <HAL_I2C_MemRxCpltCallback+0xe0>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d10e      	bne.n	8006d7c <HAL_I2C_MemRxCpltCallback+0xc4>
		BME280_i2cRxCpltCallback();
 8006d5e:	f7fb fb9f 	bl	80024a0 <BME280_i2cRxCpltCallback>
		sensorBaro.setBaro(bme280.P, bme280.T);
 8006d62:	4b0d      	ldr	r3, [pc, #52]	; (8006d98 <HAL_I2C_MemRxCpltCallback+0xe0>)
 8006d64:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006d68:	4b0b      	ldr	r3, [pc, #44]	; (8006d98 <HAL_I2C_MemRxCpltCallback+0xe0>)
 8006d6a:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8006d6e:	eef0 0a47 	vmov.f32	s1, s14
 8006d72:	eeb0 0a67 	vmov.f32	s0, s15
 8006d76:	4809      	ldr	r0, [pc, #36]	; (8006d9c <HAL_I2C_MemRxCpltCallback+0xe4>)
 8006d78:	f7fe f822 	bl	8004dc0 <_ZN2FC10SensorBaro7setBaroEff>
	}
//#endif
}
 8006d7c:	bf00      	nop
 8006d7e:	3708      	adds	r7, #8
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	200004c0 	.word	0x200004c0
 8006d88:	200008f0 	.word	0x200008f0
 8006d8c:	20000908 	.word	0x20000908
 8006d90:	200008c0 	.word	0x200008c0
 8006d94:	20000838 	.word	0x20000838
 8006d98:	20000320 	.word	0x20000320
 8006d9c:	20000920 	.word	0x20000920

08006da0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006da4:	ed2d 8b06 	vpush	{d8-d10}
 8006da8:	b088      	sub	sp, #32
 8006daa:	af06      	add	r7, sp, #24
 8006dac:	6078      	str	r0, [r7, #4]
#ifdef USE_SBUS
	if(huart->Instance == sbus.huart->Instance){
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	4b45      	ldr	r3, [pc, #276]	; (8006ec8 <HAL_UART_RxCpltCallback+0x128>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d132      	bne.n	8006e22 <HAL_UART_RxCpltCallback+0x82>
		if(SBUS_uartRxCpltCallback() == SBUS_Result_NewData){
 8006dbc:	f7fd fc0c 	bl	80045d8 <SBUS_uartRxCpltCallback>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	bf0c      	ite	eq
 8006dc6:	2301      	moveq	r3, #1
 8006dc8:	2300      	movne	r3, #0
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d028      	beq.n	8006e22 <HAL_UART_RxCpltCallback+0x82>
			rc.setRC(SBUS_getChannel(2),	/* roll */
 8006dd0:	2002      	movs	r0, #2
 8006dd2:	f7fd fc7f 	bl	80046d4 <SBUS_getChannel>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	461d      	mov	r5, r3
 8006dda:	2003      	movs	r0, #3
 8006ddc:	f7fd fc7a 	bl	80046d4 <SBUS_getChannel>
 8006de0:	4603      	mov	r3, r0
 8006de2:	461e      	mov	r6, r3
 8006de4:	2003      	movs	r0, #3
 8006de6:	f7fd fc75 	bl	80046d4 <SBUS_getChannel>
 8006dea:	4603      	mov	r3, r0
 8006dec:	4698      	mov	r8, r3
 8006dee:	2001      	movs	r0, #1
 8006df0:	f7fd fc70 	bl	80046d4 <SBUS_getChannel>
 8006df4:	4603      	mov	r3, r0
 8006df6:	461c      	mov	r4, r3
 8006df8:	200b      	movs	r0, #11
 8006dfa:	f7fd fc6b 	bl	80046d4 <SBUS_getChannel>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	461a      	mov	r2, r3
 8006e02:	2300      	movs	r3, #0
 8006e04:	9305      	str	r3, [sp, #20]
 8006e06:	2300      	movs	r3, #0
 8006e08:	9304      	str	r3, [sp, #16]
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	9303      	str	r3, [sp, #12]
 8006e0e:	2300      	movs	r3, #0
 8006e10:	9302      	str	r3, [sp, #8]
 8006e12:	9201      	str	r2, [sp, #4]
 8006e14:	9400      	str	r4, [sp, #0]
 8006e16:	4643      	mov	r3, r8
 8006e18:	4632      	mov	r2, r6
 8006e1a:	4629      	mov	r1, r5
 8006e1c:	482b      	ldr	r0, [pc, #172]	; (8006ecc <HAL_UART_RxCpltCallback+0x12c>)
 8006e1e:	f7fe f801 	bl	8004e24 <_ZN2FC2RC5setRCEttttttttt>
		}
	}
#endif

#ifdef USE_GPS
	if(huart->Instance == UART8){
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a2a      	ldr	r2, [pc, #168]	; (8006ed0 <HAL_UART_RxCpltCallback+0x130>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d145      	bne.n	8006eb8 <HAL_UART_RxCpltCallback+0x118>
		if(TM_GPS_Update() == TM_GPS_Result_NewData){
 8006e2c:	f7fb fe66 	bl	8002afc <TM_GPS_Update>
 8006e30:	4603      	mov	r3, r0
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	bf0c      	ite	eq
 8006e36:	2301      	moveq	r3, #1
 8006e38:	2300      	movne	r3, #0
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d03b      	beq.n	8006eb8 <HAL_UART_RxCpltCallback+0x118>
			sensorGPS.setGPS(gpsUart.gpsData.Latitude, gpsUart.gpsData.Longitude, gpsUart.gpsData.Altitude,
 8006e40:	4b24      	ldr	r3, [pc, #144]	; (8006ed4 <HAL_UART_RxCpltCallback+0x134>)
 8006e42:	ed93 8b00 	vldr	d8, [r3]
 8006e46:	4b23      	ldr	r3, [pc, #140]	; (8006ed4 <HAL_UART_RxCpltCallback+0x134>)
 8006e48:	ed93 9b02 	vldr	d9, [r3, #8]
 8006e4c:	4b21      	ldr	r3, [pc, #132]	; (8006ed4 <HAL_UART_RxCpltCallback+0x134>)
 8006e4e:	ed93 aa04 	vldr	s20, [r3, #16]
 8006e52:	4b20      	ldr	r3, [pc, #128]	; (8006ed4 <HAL_UART_RxCpltCallback+0x134>)
 8006e54:	edd3 7a08 	vldr	s15, [r3, #32]
 8006e58:	2001      	movs	r0, #1
 8006e5a:	eeb0 0a67 	vmov.f32	s0, s15
 8006e5e:	f7fb fe85 	bl	8002b6c <TM_GPS_ConvertSpeed>
 8006e62:	eeb0 6a40 	vmov.f32	s12, s0
 8006e66:	4b1b      	ldr	r3, [pc, #108]	; (8006ed4 <HAL_UART_RxCpltCallback+0x134>)
 8006e68:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8006e6c:	4b19      	ldr	r3, [pc, #100]	; (8006ed4 <HAL_UART_RxCpltCallback+0x134>)
 8006e6e:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8006e72:	4b18      	ldr	r3, [pc, #96]	; (8006ed4 <HAL_UART_RxCpltCallback+0x134>)
 8006e74:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8006e78:	4b16      	ldr	r3, [pc, #88]	; (8006ed4 <HAL_UART_RxCpltCallback+0x134>)
 8006e7a:	7d19      	ldrb	r1, [r3, #20]
 8006e7c:	4b15      	ldr	r3, [pc, #84]	; (8006ed4 <HAL_UART_RxCpltCallback+0x134>)
 8006e7e:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8006e82:	f04f 0300 	mov.w	r3, #0
 8006e86:	f04f 0400 	mov.w	r4, #0
 8006e8a:	e9cd 3400 	strd	r3, r4, [sp]
 8006e8e:	eeb0 4a66 	vmov.f32	s8, s13
 8006e92:	eef0 3a47 	vmov.f32	s7, s14
 8006e96:	eeb0 3a67 	vmov.f32	s6, s15
 8006e9a:	eef0 2a46 	vmov.f32	s5, s12
 8006e9e:	eeb0 2a4a 	vmov.f32	s4, s20
 8006ea2:	eeb0 1a49 	vmov.f32	s2, s18
 8006ea6:	eef0 1a69 	vmov.f32	s3, s19
 8006eaa:	eeb0 0a48 	vmov.f32	s0, s16
 8006eae:	eef0 0a68 	vmov.f32	s1, s17
 8006eb2:	4809      	ldr	r0, [pc, #36]	; (8006ed8 <HAL_UART_RxCpltCallback+0x138>)
 8006eb4:	f7fd fef4 	bl	8004ca0 <_ZN2FC9SensorGPS6setGPSEddfffffhhy>
#endif

	if(huart->Instance == USART2){
		// telemetry
	}
}
 8006eb8:	bf00      	nop
 8006eba:	3708      	adds	r7, #8
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	ecbd 8b06 	vpop	{d8-d10}
 8006ec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ec6:	bf00      	nop
 8006ec8:	20000548 	.word	0x20000548
 8006ecc:	20000978 	.word	0x20000978
 8006ed0:	40007c00 	.word	0x40007c00
 8006ed4:	200005e0 	.word	0x200005e0
 8006ed8:	20000930 	.word	0x20000930

08006edc <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b082      	sub	sp, #8
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
	Lidar1D_CaptureCallback(htim);
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f7fa faeb 	bl	80014c0 <Lidar1D_CaptureCallback>
}
 8006eea:	bf00      	nop
 8006eec:	3708      	adds	r7, #8
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}

08006ef2 <_ZN6matrix6MatrixIfLj4ELj1EEC1Ev>:
                _data[i][j] = Type{};
            }
        }
    }
#else
    Matrix() = default;
 8006ef2:	b480      	push	{r7}
 8006ef4:	b083      	sub	sp, #12
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	461a      	mov	r2, r3
 8006efe:	2300      	movs	r3, #0
 8006f00:	6013      	str	r3, [r2, #0]
 8006f02:	6053      	str	r3, [r2, #4]
 8006f04:	6093      	str	r3, [r2, #8]
 8006f06:	60d3      	str	r3, [r2, #12]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	370c      	adds	r7, #12
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr

08006f16 <_ZN6matrix6VectorIfLj4EEC1Ev>:
class Vector : public Matrix<Type, M, 1>
{
public:
    typedef Matrix<Type, M, 1> MatrixM1;

    Vector() = default;
 8006f16:	b580      	push	{r7, lr}
 8006f18:	b082      	sub	sp, #8
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	4618      	mov	r0, r3
 8006f22:	f7ff ffe6 	bl	8006ef2 <_ZN6matrix6MatrixIfLj4ELj1EEC1Ev>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3708      	adds	r7, #8
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <_ZN6matrix10QuaternionIfEC1Effff>:
     * @param a set quaternion value 0
     * @param b set quaternion value 1
     * @param c set quaternion value 2
     * @param d set quaternion value 3
     */
    Quaternion(Type a, Type b, Type c, Type d)
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b088      	sub	sp, #32
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6178      	str	r0, [r7, #20]
 8006f38:	ed87 0a04 	vstr	s0, [r7, #16]
 8006f3c:	edc7 0a03 	vstr	s1, [r7, #12]
 8006f40:	ed87 1a02 	vstr	s2, [r7, #8]
 8006f44:	edc7 1a01 	vstr	s3, [r7, #4]
    {
 8006f48:	697b      	ldr	r3, [r7, #20]
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f7ff ffe3 	bl	8006f16 <_ZN6matrix6VectorIfLj4EEC1Ev>
        Quaternion &q = *this;
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	61fb      	str	r3, [r7, #28]
        q(0) = a;
 8006f54:	69fb      	ldr	r3, [r7, #28]
 8006f56:	2100      	movs	r1, #0
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f000 fa9d 	bl	8007498 <_ZN6matrix6VectorIfLj4EEclEj>
 8006f5e:	4602      	mov	r2, r0
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	6013      	str	r3, [r2, #0]
        q(1) = b;
 8006f64:	69fb      	ldr	r3, [r7, #28]
 8006f66:	2101      	movs	r1, #1
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f000 fa95 	bl	8007498 <_ZN6matrix6VectorIfLj4EEclEj>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	6013      	str	r3, [r2, #0]
        q(2) = c;
 8006f74:	69fb      	ldr	r3, [r7, #28]
 8006f76:	2102      	movs	r1, #2
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f000 fa8d 	bl	8007498 <_ZN6matrix6VectorIfLj4EEclEj>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	6013      	str	r3, [r2, #0]
        q(3) = d;
 8006f84:	69fb      	ldr	r3, [r7, #28]
 8006f86:	2103      	movs	r1, #3
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f000 fa85 	bl	8007498 <_ZN6matrix6VectorIfLj4EEclEj>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6013      	str	r3, [r2, #0]
    }
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	4618      	mov	r0, r3
 8006f98:	3720      	adds	r7, #32
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <_ZNK6matrix10QuaternionIfE8inversedEv>:
    /**
     * Invert quaternion
     *
     * @return inverted quaternion
     */
    Quaternion inversed() const
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	ed2d 8b04 	vpush	{d8-d9}
 8006fa4:	b084      	sub	sp, #16
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
 8006faa:	6039      	str	r1, [r7, #0]
    {
        const Quaternion &q = *this;
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	60fb      	str	r3, [r7, #12]
        Type normSq = q.dot(q);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	68fa      	ldr	r2, [r7, #12]
 8006fb4:	4611      	mov	r1, r2
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f000 fa8e 	bl	80074d8 <_ZNK6matrix6VectorIfLj4EE3dotERKNS_6MatrixIfLj4ELj1EEE>
 8006fbc:	ed87 0a02 	vstr	s0, [r7, #8]
        return Quaternion(
                   q(0)/normSq,
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2100      	movs	r1, #0
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	f000 fabb 	bl	8007540 <_ZNK6matrix6VectorIfLj4EEclEj>
 8006fca:	eeb0 7a40 	vmov.f32	s14, s0
                   -q(1)/normSq,
                   -q(2)/normSq,
                   -q(3)/normSq);
 8006fce:	edd7 7a02 	vldr	s15, [r7, #8]
 8006fd2:	ee87 8a27 	vdiv.f32	s16, s14, s15
                   -q(1)/normSq,
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2101      	movs	r1, #1
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f000 fab0 	bl	8007540 <_ZNK6matrix6VectorIfLj4EEclEj>
 8006fe0:	eef0 7a40 	vmov.f32	s15, s0
                   -q(3)/normSq);
 8006fe4:	eeb1 7a67 	vneg.f32	s14, s15
 8006fe8:	edd7 7a02 	vldr	s15, [r7, #8]
 8006fec:	eec7 8a27 	vdiv.f32	s17, s14, s15
                   -q(2)/normSq,
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2102      	movs	r1, #2
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f000 faa3 	bl	8007540 <_ZNK6matrix6VectorIfLj4EEclEj>
 8006ffa:	eef0 7a40 	vmov.f32	s15, s0
                   -q(3)/normSq);
 8006ffe:	eeb1 7a67 	vneg.f32	s14, s15
 8007002:	edd7 7a02 	vldr	s15, [r7, #8]
 8007006:	ee87 9a27 	vdiv.f32	s18, s14, s15
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2103      	movs	r1, #3
 800700e:	4618      	mov	r0, r3
 8007010:	f000 fa96 	bl	8007540 <_ZNK6matrix6VectorIfLj4EEclEj>
 8007014:	eef0 7a40 	vmov.f32	s15, s0
 8007018:	eeb1 7a67 	vneg.f32	s14, s15
 800701c:	edd7 7a02 	vldr	s15, [r7, #8]
 8007020:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007024:	eef0 1a66 	vmov.f32	s3, s13
 8007028:	eeb0 1a49 	vmov.f32	s2, s18
 800702c:	eef0 0a68 	vmov.f32	s1, s17
 8007030:	eeb0 0a48 	vmov.f32	s0, s16
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f7ff ff7b 	bl	8006f30 <_ZN6matrix10QuaternionIfEC1Effff>
    }
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	3710      	adds	r7, #16
 800703e:	46bd      	mov	sp, r7
 8007040:	ecbd 8b04 	vpop	{d8-d9}
 8007044:	bd80      	pop	{r7, pc}

08007046 <_ZN6matrix6MatrixIfLj3ELj3EEC1Ev>:
 8007046:	b580      	push	{r7, lr}
 8007048:	b082      	sub	sp, #8
 800704a:	af00      	add	r7, sp, #0
 800704c:	6078      	str	r0, [r7, #4]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	4618      	mov	r0, r3
 8007052:	2324      	movs	r3, #36	; 0x24
 8007054:	461a      	mov	r2, r3
 8007056:	2100      	movs	r1, #0
 8007058:	f013 f8b5 	bl	801a1c6 <memset>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4618      	mov	r0, r3
 8007060:	3708      	adds	r7, #8
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}

08007066 <_ZN6matrix12SquareMatrixIfLj3EEC1Ev>:

template <typename Type, size_t  M>
class SquareMatrix : public Matrix<Type, M, M>
{
public:
    SquareMatrix() = default;
 8007066:	b580      	push	{r7, lr}
 8007068:	b082      	sub	sp, #8
 800706a:	af00      	add	r7, sp, #0
 800706c:	6078      	str	r0, [r7, #4]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4618      	mov	r0, r3
 8007072:	f7ff ffe8 	bl	8007046 <_ZN6matrix6MatrixIfLj3ELj3EEC1Ev>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4618      	mov	r0, r3
 800707a:	3708      	adds	r7, #8
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <_ZN6matrix3DcmIfEC1ERKNS_10QuaternionIfEE>:
     * Instance is initialized from quaternion representing
     * coordinate transformation from frame 2 to frame 1.
     *
     * @param q quaternion to set dcm to
     */
    Dcm(const Quaternion<Type> &q)
 8007080:	b580      	push	{r7, lr}
 8007082:	ed2d 8b02 	vpush	{d8}
 8007086:	b092      	sub	sp, #72	; 0x48
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
 800708c:	6039      	str	r1, [r7, #0]
    {
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4618      	mov	r0, r3
 8007092:	f7ff ffe8 	bl	8007066 <_ZN6matrix12SquareMatrixIfLj3EEC1Ev>
        Dcm &dcm = *this;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	647b      	str	r3, [r7, #68]	; 0x44
        const Type a = q(0);
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	2100      	movs	r1, #0
 800709e:	4618      	mov	r0, r3
 80070a0:	f000 fa4e 	bl	8007540 <_ZNK6matrix6VectorIfLj4EEclEj>
 80070a4:	ed87 0a10 	vstr	s0, [r7, #64]	; 0x40
        const Type b = q(1);
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	2101      	movs	r1, #1
 80070ac:	4618      	mov	r0, r3
 80070ae:	f000 fa47 	bl	8007540 <_ZNK6matrix6VectorIfLj4EEclEj>
 80070b2:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
        const Type c = q(2);
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	2102      	movs	r1, #2
 80070ba:	4618      	mov	r0, r3
 80070bc:	f000 fa40 	bl	8007540 <_ZNK6matrix6VectorIfLj4EEclEj>
 80070c0:	ed87 0a0e 	vstr	s0, [r7, #56]	; 0x38
        const Type d = q(3);
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	2103      	movs	r1, #3
 80070c8:	4618      	mov	r0, r3
 80070ca:	f000 fa39 	bl	8007540 <_ZNK6matrix6VectorIfLj4EEclEj>
 80070ce:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
        const Type aa = a * a;
 80070d2:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80070d6:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80070da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070de:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        const Type ab = a * b;
 80070e2:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80070e6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80070ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070ee:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        const Type ac = a * c;
 80070f2:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80070f6:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80070fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070fe:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        const Type ad = a * d;
 8007102:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8007106:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800710a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800710e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
        const Type bb = b * b;
 8007112:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8007116:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800711a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800711e:	edc7 7a08 	vstr	s15, [r7, #32]
        const Type bc = b * c;
 8007122:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8007126:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800712a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800712e:	edc7 7a07 	vstr	s15, [r7, #28]
        const Type bd = b * d;
 8007132:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8007136:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800713a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800713e:	edc7 7a06 	vstr	s15, [r7, #24]
        const Type cc = c * c;
 8007142:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8007146:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800714a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800714e:	edc7 7a05 	vstr	s15, [r7, #20]
        const Type cd = c * d;
 8007152:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8007156:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800715a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800715e:	edc7 7a04 	vstr	s15, [r7, #16]
        const Type dd = d * d;
 8007162:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8007166:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800716a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800716e:	edc7 7a03 	vstr	s15, [r7, #12]
        dcm(0, 0) = aa + bb - cc - dd;
 8007172:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8007176:	edd7 7a08 	vldr	s15, [r7, #32]
 800717a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800717e:	edd7 7a05 	vldr	s15, [r7, #20]
 8007182:	ee37 8a67 	vsub.f32	s16, s14, s15
 8007186:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007188:	2200      	movs	r2, #0
 800718a:	2100      	movs	r1, #0
 800718c:	4618      	mov	r0, r3
 800718e:	f000 f9f9 	bl	8007584 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj>
 8007192:	4603      	mov	r3, r0
 8007194:	edd7 7a03 	vldr	s15, [r7, #12]
 8007198:	ee78 7a67 	vsub.f32	s15, s16, s15
 800719c:	edc3 7a00 	vstr	s15, [r3]
        dcm(0, 1) = Type(2) * (bc - ad);
 80071a0:	ed97 7a07 	vldr	s14, [r7, #28]
 80071a4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80071a8:	ee37 8a67 	vsub.f32	s16, s14, s15
 80071ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071ae:	2201      	movs	r2, #1
 80071b0:	2100      	movs	r1, #0
 80071b2:	4618      	mov	r0, r3
 80071b4:	f000 f9e6 	bl	8007584 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj>
 80071b8:	4603      	mov	r3, r0
 80071ba:	ee78 7a08 	vadd.f32	s15, s16, s16
 80071be:	edc3 7a00 	vstr	s15, [r3]
        dcm(0, 2) = Type(2) * (ac + bd);
 80071c2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80071c6:	edd7 7a06 	vldr	s15, [r7, #24]
 80071ca:	ee37 8a27 	vadd.f32	s16, s14, s15
 80071ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071d0:	2202      	movs	r2, #2
 80071d2:	2100      	movs	r1, #0
 80071d4:	4618      	mov	r0, r3
 80071d6:	f000 f9d5 	bl	8007584 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj>
 80071da:	4603      	mov	r3, r0
 80071dc:	ee78 7a08 	vadd.f32	s15, s16, s16
 80071e0:	edc3 7a00 	vstr	s15, [r3]
        dcm(1, 0) = Type(2) * (bc + ad);
 80071e4:	ed97 7a07 	vldr	s14, [r7, #28]
 80071e8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80071ec:	ee37 8a27 	vadd.f32	s16, s14, s15
 80071f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071f2:	2200      	movs	r2, #0
 80071f4:	2101      	movs	r1, #1
 80071f6:	4618      	mov	r0, r3
 80071f8:	f000 f9c4 	bl	8007584 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj>
 80071fc:	4603      	mov	r3, r0
 80071fe:	ee78 7a08 	vadd.f32	s15, s16, s16
 8007202:	edc3 7a00 	vstr	s15, [r3]
        dcm(1, 1) = aa - bb + cc - dd;
 8007206:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800720a:	edd7 7a08 	vldr	s15, [r7, #32]
 800720e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007212:	edd7 7a05 	vldr	s15, [r7, #20]
 8007216:	ee37 8a27 	vadd.f32	s16, s14, s15
 800721a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800721c:	2201      	movs	r2, #1
 800721e:	2101      	movs	r1, #1
 8007220:	4618      	mov	r0, r3
 8007222:	f000 f9af 	bl	8007584 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj>
 8007226:	4603      	mov	r3, r0
 8007228:	edd7 7a03 	vldr	s15, [r7, #12]
 800722c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8007230:	edc3 7a00 	vstr	s15, [r3]
        dcm(1, 2) = Type(2) * (cd - ab);
 8007234:	ed97 7a04 	vldr	s14, [r7, #16]
 8007238:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800723c:	ee37 8a67 	vsub.f32	s16, s14, s15
 8007240:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007242:	2202      	movs	r2, #2
 8007244:	2101      	movs	r1, #1
 8007246:	4618      	mov	r0, r3
 8007248:	f000 f99c 	bl	8007584 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj>
 800724c:	4603      	mov	r3, r0
 800724e:	ee78 7a08 	vadd.f32	s15, s16, s16
 8007252:	edc3 7a00 	vstr	s15, [r3]
        dcm(2, 0) = Type(2) * (bd - ac);
 8007256:	ed97 7a06 	vldr	s14, [r7, #24]
 800725a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800725e:	ee37 8a67 	vsub.f32	s16, s14, s15
 8007262:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007264:	2200      	movs	r2, #0
 8007266:	2102      	movs	r1, #2
 8007268:	4618      	mov	r0, r3
 800726a:	f000 f98b 	bl	8007584 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj>
 800726e:	4603      	mov	r3, r0
 8007270:	ee78 7a08 	vadd.f32	s15, s16, s16
 8007274:	edc3 7a00 	vstr	s15, [r3]
        dcm(2, 1) = Type(2) * (ab + cd);
 8007278:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800727c:	edd7 7a04 	vldr	s15, [r7, #16]
 8007280:	ee37 8a27 	vadd.f32	s16, s14, s15
 8007284:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007286:	2201      	movs	r2, #1
 8007288:	2102      	movs	r1, #2
 800728a:	4618      	mov	r0, r3
 800728c:	f000 f97a 	bl	8007584 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj>
 8007290:	4603      	mov	r3, r0
 8007292:	ee78 7a08 	vadd.f32	s15, s16, s16
 8007296:	edc3 7a00 	vstr	s15, [r3]
        dcm(2, 2) = aa - bb - cc + dd;
 800729a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800729e:	edd7 7a08 	vldr	s15, [r7, #32]
 80072a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80072a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80072aa:	ee37 8a67 	vsub.f32	s16, s14, s15
 80072ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072b0:	2202      	movs	r2, #2
 80072b2:	2102      	movs	r1, #2
 80072b4:	4618      	mov	r0, r3
 80072b6:	f000 f965 	bl	8007584 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj>
 80072ba:	4603      	mov	r3, r0
 80072bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80072c0:	ee78 7a27 	vadd.f32	s15, s16, s15
 80072c4:	edc3 7a00 	vstr	s15, [r3]
    }
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	4618      	mov	r0, r3
 80072cc:	3748      	adds	r7, #72	; 0x48
 80072ce:	46bd      	mov	sp, r7
 80072d0:	ecbd 8b02 	vpop	{d8}
 80072d4:	bd80      	pop	{r7, pc}

080072d6 <_ZN6matrix6MatrixIfLj3ELj1EEC1Ev>:
 80072d6:	b480      	push	{r7}
 80072d8:	b083      	sub	sp, #12
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	461a      	mov	r2, r3
 80072e2:	2300      	movs	r3, #0
 80072e4:	6013      	str	r3, [r2, #0]
 80072e6:	6053      	str	r3, [r2, #4]
 80072e8:	6093      	str	r3, [r2, #8]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	4618      	mov	r0, r3
 80072ee:	370c      	adds	r7, #12
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr

080072f8 <_ZN6matrix6VectorIfLj3EEC1Ev>:
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b082      	sub	sp, #8
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	4618      	mov	r0, r3
 8007304:	f7ff ffe7 	bl	80072d6 <_ZN6matrix6MatrixIfLj3ELj1EEC1Ev>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	4618      	mov	r0, r3
 800730c:	3708      	adds	r7, #8
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}

08007312 <_ZN6matrix7Vector3IfEC1Efff>:
    explicit Vector3(const Type data_[3]) :
        Vector<Type, 3>(data_)
    {
    }

    Vector3(Type x, Type y, Type z) {
 8007312:	b580      	push	{r7, lr}
 8007314:	b086      	sub	sp, #24
 8007316:	af00      	add	r7, sp, #0
 8007318:	60f8      	str	r0, [r7, #12]
 800731a:	ed87 0a02 	vstr	s0, [r7, #8]
 800731e:	edc7 0a01 	vstr	s1, [r7, #4]
 8007322:	ed87 1a00 	vstr	s2, [r7]
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	4618      	mov	r0, r3
 800732a:	f7ff ffe5 	bl	80072f8 <_ZN6matrix6VectorIfLj3EEC1Ev>
        Vector3 &v(*this);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	617b      	str	r3, [r7, #20]
        v(0) = x;
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	2100      	movs	r1, #0
 8007336:	4618      	mov	r0, r3
 8007338:	f000 f88e 	bl	8007458 <_ZN6matrix6VectorIfLj3EEclEj>
 800733c:	4602      	mov	r2, r0
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	6013      	str	r3, [r2, #0]
        v(1) = y;
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	2101      	movs	r1, #1
 8007346:	4618      	mov	r0, r3
 8007348:	f000 f886 	bl	8007458 <_ZN6matrix6VectorIfLj3EEclEj>
 800734c:	4602      	mov	r2, r0
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6013      	str	r3, [r2, #0]
        v(2) = z;
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	2102      	movs	r1, #2
 8007356:	4618      	mov	r0, r3
 8007358:	f000 f87e 	bl	8007458 <_ZN6matrix6VectorIfLj3EEclEj>
 800735c:	4602      	mov	r2, r0
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	6013      	str	r3, [r2, #0]
    }
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	4618      	mov	r0, r3
 8007366:	3718      	adds	r7, #24
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}

0800736c <_ZNK6matrix6MatrixIfLj3ELj3EEmlILj1EEENS0_IfLj3EXT_EEERKS3_>:
    // this might use a lot of programming memory
    // since it instantiates a class for every
    // required mult pair, but it provides
    // compile time size_t checking
    template<size_t P>
    Matrix<Type, M, P> operator*(const Matrix<Type, N, P> &other) const
 800736c:	b580      	push	{r7, lr}
 800736e:	ed2d 8b02 	vpush	{d8}
 8007372:	b088      	sub	sp, #32
 8007374:	af00      	add	r7, sp, #0
 8007376:	60f8      	str	r0, [r7, #12]
 8007378:	60b9      	str	r1, [r7, #8]
 800737a:	607a      	str	r2, [r7, #4]
    {
        const Matrix<Type, M, N> &self = *this;
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	613b      	str	r3, [r7, #16]
        Matrix<Type, M, P> res;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	461a      	mov	r2, r3
 8007384:	2300      	movs	r3, #0
 8007386:	6013      	str	r3, [r2, #0]
 8007388:	6053      	str	r3, [r2, #4]
 800738a:	6093      	str	r3, [r2, #8]
        res.setZero();
 800738c:	68f8      	ldr	r0, [r7, #12]
 800738e:	f000 f927 	bl	80075e0 <_ZN6matrix6MatrixIfLj3ELj1EE7setZeroEv>

        for (size_t i = 0; i < M; i++) {
 8007392:	2300      	movs	r3, #0
 8007394:	61fb      	str	r3, [r7, #28]
 8007396:	69fb      	ldr	r3, [r7, #28]
 8007398:	2b02      	cmp	r3, #2
 800739a:	d831      	bhi.n	8007400 <_ZNK6matrix6MatrixIfLj3ELj3EEmlILj1EEENS0_IfLj3EXT_EEERKS3_+0x94>
            for (size_t k = 0; k < P; k++) {
 800739c:	2300      	movs	r3, #0
 800739e:	61bb      	str	r3, [r7, #24]
 80073a0:	69bb      	ldr	r3, [r7, #24]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d128      	bne.n	80073f8 <_ZNK6matrix6MatrixIfLj3ELj3EEmlILj1EEENS0_IfLj3EXT_EEERKS3_+0x8c>
                for (size_t j = 0; j < N; j++) {
 80073a6:	2300      	movs	r3, #0
 80073a8:	617b      	str	r3, [r7, #20]
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	2b02      	cmp	r3, #2
 80073ae:	d81f      	bhi.n	80073f0 <_ZNK6matrix6MatrixIfLj3ELj3EEmlILj1EEENS0_IfLj3EXT_EEERKS3_+0x84>
                    res(i, k) += self(i, j) * other(j, k);
 80073b0:	697a      	ldr	r2, [r7, #20]
 80073b2:	69f9      	ldr	r1, [r7, #28]
 80073b4:	6938      	ldr	r0, [r7, #16]
 80073b6:	f000 f94b 	bl	8007650 <_ZNK6matrix6MatrixIfLj3ELj3EEclEjj>
 80073ba:	eeb0 8a40 	vmov.f32	s16, s0
 80073be:	69ba      	ldr	r2, [r7, #24]
 80073c0:	6979      	ldr	r1, [r7, #20]
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 f976 	bl	80076b4 <_ZNK6matrix6MatrixIfLj3ELj1EEclEjj>
 80073c8:	eef0 7a40 	vmov.f32	s15, s0
 80073cc:	ee28 8a27 	vmul.f32	s16, s16, s15
 80073d0:	69ba      	ldr	r2, [r7, #24]
 80073d2:	69f9      	ldr	r1, [r7, #28]
 80073d4:	68f8      	ldr	r0, [r7, #12]
 80073d6:	f000 f911 	bl	80075fc <_ZN6matrix6MatrixIfLj3ELj1EEclEjj>
 80073da:	4603      	mov	r3, r0
 80073dc:	edd3 7a00 	vldr	s15, [r3]
 80073e0:	ee78 7a27 	vadd.f32	s15, s16, s15
 80073e4:	edc3 7a00 	vstr	s15, [r3]
                for (size_t j = 0; j < N; j++) {
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	3301      	adds	r3, #1
 80073ec:	617b      	str	r3, [r7, #20]
 80073ee:	e7dc      	b.n	80073aa <_ZNK6matrix6MatrixIfLj3ELj3EEmlILj1EEENS0_IfLj3EXT_EEERKS3_+0x3e>
            for (size_t k = 0; k < P; k++) {
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	3301      	adds	r3, #1
 80073f4:	61bb      	str	r3, [r7, #24]
 80073f6:	e7d3      	b.n	80073a0 <_ZNK6matrix6MatrixIfLj3ELj3EEmlILj1EEENS0_IfLj3EXT_EEERKS3_+0x34>
        for (size_t i = 0; i < M; i++) {
 80073f8:	69fb      	ldr	r3, [r7, #28]
 80073fa:	3301      	adds	r3, #1
 80073fc:	61fb      	str	r3, [r7, #28]
 80073fe:	e7ca      	b.n	8007396 <_ZNK6matrix6MatrixIfLj3ELj3EEmlILj1EEENS0_IfLj3EXT_EEERKS3_+0x2a>
                }
            }
        }

        return res;
 8007400:	bf00      	nop
    }
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	3720      	adds	r7, #32
 8007406:	46bd      	mov	sp, r7
 8007408:	ecbd 8b02 	vpop	{d8}
 800740c:	bd80      	pop	{r7, pc}

0800740e <_ZN6matrix7Vector3IfEC1ERKNS_6MatrixIfLj3ELj1EEE>:
    Vector3(const Matrix31 & other) :
 800740e:	b580      	push	{r7, lr}
 8007410:	b082      	sub	sp, #8
 8007412:	af00      	add	r7, sp, #0
 8007414:	6078      	str	r0, [r7, #4]
 8007416:	6039      	str	r1, [r7, #0]
        Vector<Type, 3>(other)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6839      	ldr	r1, [r7, #0]
 800741c:	4618      	mov	r0, r3
 800741e:	f000 f977 	bl	8007710 <_ZN6matrix6VectorIfLj3EEC1ERKNS_6MatrixIfLj3ELj1EEE>
    }
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4618      	mov	r0, r3
 8007426:	3708      	adds	r7, #8
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}

0800742c <_ZN6matrix6MatrixIfLj3ELj1EEC1ERKS1_>:
    Matrix(const Matrix &other)
 800742c:	b580      	push	{r7, lr}
 800742e:	b082      	sub	sp, #8
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	6039      	str	r1, [r7, #0]
    {
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	461a      	mov	r2, r3
 800743a:	2300      	movs	r3, #0
 800743c:	6013      	str	r3, [r2, #0]
 800743e:	6053      	str	r3, [r2, #4]
 8007440:	6093      	str	r3, [r2, #8]
        memcpy(_data, other._data, sizeof(_data));
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6839      	ldr	r1, [r7, #0]
 8007446:	220c      	movs	r2, #12
 8007448:	4618      	mov	r0, r3
 800744a:	f012 feb1 	bl	801a1b0 <memcpy>
    }
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	4618      	mov	r0, r3
 8007452:	3708      	adds	r7, #8
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <_ZN6matrix6VectorIfLj3EEclEj>:

        const MatrixM1 &v = *this;
        return v(i, 0);
    }

    inline Type &operator()(size_t i)
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
    {
        assert(i >= 0);
        assert(i < M);
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	2b02      	cmp	r3, #2
 8007466:	d905      	bls.n	8007474 <_ZN6matrix6VectorIfLj3EEclEj+0x1c>
 8007468:	4b08      	ldr	r3, [pc, #32]	; (800748c <_ZN6matrix6VectorIfLj3EEclEj+0x34>)
 800746a:	4a09      	ldr	r2, [pc, #36]	; (8007490 <_ZN6matrix6VectorIfLj3EEclEj+0x38>)
 800746c:	2137      	movs	r1, #55	; 0x37
 800746e:	4809      	ldr	r0, [pc, #36]	; (8007494 <_ZN6matrix6VectorIfLj3EEclEj+0x3c>)
 8007470:	f012 fe44 	bl	801a0fc <__assert_func>

        MatrixM1 &v = *this;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	60fb      	str	r3, [r7, #12]
        return v(i, 0);
 8007478:	2200      	movs	r2, #0
 800747a:	6839      	ldr	r1, [r7, #0]
 800747c:	68f8      	ldr	r0, [r7, #12]
 800747e:	f000 f8bd 	bl	80075fc <_ZN6matrix6MatrixIfLj3ELj1EEclEjj>
 8007482:	4603      	mov	r3, r0
    }
 8007484:	4618      	mov	r0, r3
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}
 800748c:	0801e8d4 	.word	0x0801e8d4
 8007490:	0801ee50 	.word	0x0801ee50
 8007494:	0801e8dc 	.word	0x0801e8dc

08007498 <_ZN6matrix6VectorIfLj4EEclEj>:
    inline Type &operator()(size_t i)
 8007498:	b580      	push	{r7, lr}
 800749a:	b084      	sub	sp, #16
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
 80074a0:	6039      	str	r1, [r7, #0]
        assert(i < M);
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	2b03      	cmp	r3, #3
 80074a6:	d905      	bls.n	80074b4 <_ZN6matrix6VectorIfLj4EEclEj+0x1c>
 80074a8:	4b08      	ldr	r3, [pc, #32]	; (80074cc <_ZN6matrix6VectorIfLj4EEclEj+0x34>)
 80074aa:	4a09      	ldr	r2, [pc, #36]	; (80074d0 <_ZN6matrix6VectorIfLj4EEclEj+0x38>)
 80074ac:	2137      	movs	r1, #55	; 0x37
 80074ae:	4809      	ldr	r0, [pc, #36]	; (80074d4 <_ZN6matrix6VectorIfLj4EEclEj+0x3c>)
 80074b0:	f012 fe24 	bl	801a0fc <__assert_func>
        MatrixM1 &v = *this;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	60fb      	str	r3, [r7, #12]
        return v(i, 0);
 80074b8:	2200      	movs	r2, #0
 80074ba:	6839      	ldr	r1, [r7, #0]
 80074bc:	68f8      	ldr	r0, [r7, #12]
 80074be:	f000 f937 	bl	8007730 <_ZN6matrix6MatrixIfLj4ELj1EEclEjj>
 80074c2:	4603      	mov	r3, r0
    }
 80074c4:	4618      	mov	r0, r3
 80074c6:	3710      	adds	r7, #16
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}
 80074cc:	0801e8d4 	.word	0x0801e8d4
 80074d0:	0801e9ec 	.word	0x0801e9ec
 80074d4:	0801e8dc 	.word	0x0801e8dc

080074d8 <_ZNK6matrix6VectorIfLj4EE3dotERKNS_6MatrixIfLj4ELj1EEE>:

    Type dot(const MatrixM1 & b) const {
 80074d8:	b580      	push	{r7, lr}
 80074da:	ed2d 8b02 	vpush	{d8}
 80074de:	b086      	sub	sp, #24
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	6039      	str	r1, [r7, #0]
        const Vector &a(*this);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	60fb      	str	r3, [r7, #12]
        Type r(0);
 80074ea:	f04f 0300 	mov.w	r3, #0
 80074ee:	617b      	str	r3, [r7, #20]
        for (size_t i = 0; i<M; i++) {
 80074f0:	2300      	movs	r3, #0
 80074f2:	613b      	str	r3, [r7, #16]
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	2b03      	cmp	r3, #3
 80074f8:	d818      	bhi.n	800752c <_ZNK6matrix6VectorIfLj4EE3dotERKNS_6MatrixIfLj4ELj1EEE+0x54>
            r += a(i)*b(i,0);
 80074fa:	6939      	ldr	r1, [r7, #16]
 80074fc:	68f8      	ldr	r0, [r7, #12]
 80074fe:	f000 f81f 	bl	8007540 <_ZNK6matrix6VectorIfLj4EEclEj>
 8007502:	eeb0 8a40 	vmov.f32	s16, s0
 8007506:	2200      	movs	r2, #0
 8007508:	6939      	ldr	r1, [r7, #16]
 800750a:	6838      	ldr	r0, [r7, #0]
 800750c:	f000 f93a 	bl	8007784 <_ZNK6matrix6MatrixIfLj4ELj1EEclEjj>
 8007510:	eef0 7a40 	vmov.f32	s15, s0
 8007514:	ee68 7a27 	vmul.f32	s15, s16, s15
 8007518:	ed97 7a05 	vldr	s14, [r7, #20]
 800751c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007520:	edc7 7a05 	vstr	s15, [r7, #20]
        for (size_t i = 0; i<M; i++) {
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	3301      	adds	r3, #1
 8007528:	613b      	str	r3, [r7, #16]
 800752a:	e7e3      	b.n	80074f4 <_ZNK6matrix6VectorIfLj4EE3dotERKNS_6MatrixIfLj4ELj1EEE+0x1c>
        }
        return r;
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	ee07 3a90 	vmov	s15, r3
    }
 8007532:	eeb0 0a67 	vmov.f32	s0, s15
 8007536:	3718      	adds	r7, #24
 8007538:	46bd      	mov	sp, r7
 800753a:	ecbd 8b02 	vpop	{d8}
 800753e:	bd80      	pop	{r7, pc}

08007540 <_ZNK6matrix6VectorIfLj4EEclEj>:
    inline Type operator()(size_t i) const
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
        assert(i < M);
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	2b03      	cmp	r3, #3
 800754e:	d905      	bls.n	800755c <_ZNK6matrix6VectorIfLj4EEclEj+0x1c>
 8007550:	4b09      	ldr	r3, [pc, #36]	; (8007578 <_ZNK6matrix6VectorIfLj4EEclEj+0x38>)
 8007552:	4a0a      	ldr	r2, [pc, #40]	; (800757c <_ZNK6matrix6VectorIfLj4EEclEj+0x3c>)
 8007554:	212e      	movs	r1, #46	; 0x2e
 8007556:	480a      	ldr	r0, [pc, #40]	; (8007580 <_ZNK6matrix6VectorIfLj4EEclEj+0x40>)
 8007558:	f012 fdd0 	bl	801a0fc <__assert_func>
        const MatrixM1 &v = *this;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	60fb      	str	r3, [r7, #12]
        return v(i, 0);
 8007560:	2200      	movs	r2, #0
 8007562:	6839      	ldr	r1, [r7, #0]
 8007564:	68f8      	ldr	r0, [r7, #12]
 8007566:	f000 f90d 	bl	8007784 <_ZNK6matrix6MatrixIfLj4ELj1EEclEjj>
 800756a:	eef0 7a40 	vmov.f32	s15, s0
    }
 800756e:	eeb0 0a67 	vmov.f32	s0, s15
 8007572:	3710      	adds	r7, #16
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}
 8007578:	0801e8d4 	.word	0x0801e8d4
 800757c:	0801eb88 	.word	0x0801eb88
 8007580:	0801e8dc 	.word	0x0801e8dc

08007584 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj>:
    inline Type &operator()(size_t i, size_t j)
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	60f8      	str	r0, [r7, #12]
 800758c:	60b9      	str	r1, [r7, #8]
 800758e:	607a      	str	r2, [r7, #4]
        assert(i < M);
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	2b02      	cmp	r3, #2
 8007594:	d905      	bls.n	80075a2 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj+0x1e>
 8007596:	4b0e      	ldr	r3, [pc, #56]	; (80075d0 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj+0x4c>)
 8007598:	4a0e      	ldr	r2, [pc, #56]	; (80075d4 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj+0x50>)
 800759a:	216e      	movs	r1, #110	; 0x6e
 800759c:	480e      	ldr	r0, [pc, #56]	; (80075d8 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj+0x54>)
 800759e:	f012 fdad 	bl	801a0fc <__assert_func>
        assert(j < N);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2b02      	cmp	r3, #2
 80075a6:	d905      	bls.n	80075b4 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj+0x30>
 80075a8:	4b0c      	ldr	r3, [pc, #48]	; (80075dc <_ZN6matrix6MatrixIfLj3ELj3EEclEjj+0x58>)
 80075aa:	4a0a      	ldr	r2, [pc, #40]	; (80075d4 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj+0x50>)
 80075ac:	2170      	movs	r1, #112	; 0x70
 80075ae:	480a      	ldr	r0, [pc, #40]	; (80075d8 <_ZN6matrix6MatrixIfLj3ELj3EEclEjj+0x54>)
 80075b0:	f012 fda4 	bl	801a0fc <__assert_func>
        return _data[i][j];
 80075b4:	68ba      	ldr	r2, [r7, #8]
 80075b6:	4613      	mov	r3, r2
 80075b8:	005b      	lsls	r3, r3, #1
 80075ba:	4413      	add	r3, r2
 80075bc:	687a      	ldr	r2, [r7, #4]
 80075be:	4413      	add	r3, r2
 80075c0:	009b      	lsls	r3, r3, #2
 80075c2:	68fa      	ldr	r2, [r7, #12]
 80075c4:	4413      	add	r3, r2
    }
 80075c6:	4618      	mov	r0, r3
 80075c8:	3710      	adds	r7, #16
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}
 80075ce:	bf00      	nop
 80075d0:	0801e8d4 	.word	0x0801e8d4
 80075d4:	0801ec00 	.word	0x0801ec00
 80075d8:	0801e90c 	.word	0x0801e90c
 80075dc:	0801e93c 	.word	0x0801e93c

080075e0 <_ZN6matrix6MatrixIfLj3ELj1EE7setZeroEv>:
    void setCol(size_t j, Type val)
    {
        slice<M,1>(0,j) = val;
    }

    void setZero()
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
    {
        memset(_data, 0, sizeof(_data));
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	220c      	movs	r2, #12
 80075ec:	2100      	movs	r1, #0
 80075ee:	4618      	mov	r0, r3
 80075f0:	f012 fde9 	bl	801a1c6 <memset>
    }
 80075f4:	bf00      	nop
 80075f6:	3708      	adds	r7, #8
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <_ZN6matrix6MatrixIfLj3ELj1EEclEjj>:
    inline Type &operator()(size_t i, size_t j)
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b084      	sub	sp, #16
 8007600:	af00      	add	r7, sp, #0
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	607a      	str	r2, [r7, #4]
        assert(i < M);
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	2b02      	cmp	r3, #2
 800760c:	d905      	bls.n	800761a <_ZN6matrix6MatrixIfLj3ELj1EEclEjj+0x1e>
 800760e:	4b0c      	ldr	r3, [pc, #48]	; (8007640 <_ZN6matrix6MatrixIfLj3ELj1EEclEjj+0x44>)
 8007610:	4a0c      	ldr	r2, [pc, #48]	; (8007644 <_ZN6matrix6MatrixIfLj3ELj1EEclEjj+0x48>)
 8007612:	216e      	movs	r1, #110	; 0x6e
 8007614:	480c      	ldr	r0, [pc, #48]	; (8007648 <_ZN6matrix6MatrixIfLj3ELj1EEclEjj+0x4c>)
 8007616:	f012 fd71 	bl	801a0fc <__assert_func>
        assert(j < N);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d005      	beq.n	800762c <_ZN6matrix6MatrixIfLj3ELj1EEclEjj+0x30>
 8007620:	4b0a      	ldr	r3, [pc, #40]	; (800764c <_ZN6matrix6MatrixIfLj3ELj1EEclEjj+0x50>)
 8007622:	4a08      	ldr	r2, [pc, #32]	; (8007644 <_ZN6matrix6MatrixIfLj3ELj1EEclEjj+0x48>)
 8007624:	2170      	movs	r1, #112	; 0x70
 8007626:	4808      	ldr	r0, [pc, #32]	; (8007648 <_ZN6matrix6MatrixIfLj3ELj1EEclEjj+0x4c>)
 8007628:	f012 fd68 	bl	801a0fc <__assert_func>
        return _data[i][j];
 800762c:	68ba      	ldr	r2, [r7, #8]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4413      	add	r3, r2
 8007632:	009b      	lsls	r3, r3, #2
 8007634:	68fa      	ldr	r2, [r7, #12]
 8007636:	4413      	add	r3, r2
    }
 8007638:	4618      	mov	r0, r3
 800763a:	3710      	adds	r7, #16
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}
 8007640:	0801e8d4 	.word	0x0801e8d4
 8007644:	0801edc0 	.word	0x0801edc0
 8007648:	0801e90c 	.word	0x0801e90c
 800764c:	0801e93c 	.word	0x0801e93c

08007650 <_ZNK6matrix6MatrixIfLj3ELj3EEclEjj>:
    inline Type operator()(size_t i, size_t j) const
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	607a      	str	r2, [r7, #4]
        assert(i < M);
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	2b02      	cmp	r3, #2
 8007660:	d905      	bls.n	800766e <_ZNK6matrix6MatrixIfLj3ELj3EEclEjj+0x1e>
 8007662:	4b10      	ldr	r3, [pc, #64]	; (80076a4 <_ZNK6matrix6MatrixIfLj3ELj3EEclEjj+0x54>)
 8007664:	4a10      	ldr	r2, [pc, #64]	; (80076a8 <_ZNK6matrix6MatrixIfLj3ELj3EEclEjj+0x58>)
 8007666:	2164      	movs	r1, #100	; 0x64
 8007668:	4810      	ldr	r0, [pc, #64]	; (80076ac <_ZNK6matrix6MatrixIfLj3ELj3EEclEjj+0x5c>)
 800766a:	f012 fd47 	bl	801a0fc <__assert_func>
        assert(j < N);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2b02      	cmp	r3, #2
 8007672:	d905      	bls.n	8007680 <_ZNK6matrix6MatrixIfLj3ELj3EEclEjj+0x30>
 8007674:	4b0e      	ldr	r3, [pc, #56]	; (80076b0 <_ZNK6matrix6MatrixIfLj3ELj3EEclEjj+0x60>)
 8007676:	4a0c      	ldr	r2, [pc, #48]	; (80076a8 <_ZNK6matrix6MatrixIfLj3ELj3EEclEjj+0x58>)
 8007678:	2166      	movs	r1, #102	; 0x66
 800767a:	480c      	ldr	r0, [pc, #48]	; (80076ac <_ZNK6matrix6MatrixIfLj3ELj3EEclEjj+0x5c>)
 800767c:	f012 fd3e 	bl	801a0fc <__assert_func>
        return _data[i][j];
 8007680:	68f9      	ldr	r1, [r7, #12]
 8007682:	68ba      	ldr	r2, [r7, #8]
 8007684:	4613      	mov	r3, r2
 8007686:	005b      	lsls	r3, r3, #1
 8007688:	4413      	add	r3, r2
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	4413      	add	r3, r2
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	440b      	add	r3, r1
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	ee07 3a90 	vmov	s15, r3
    }
 8007698:	eeb0 0a67 	vmov.f32	s0, s15
 800769c:	3710      	adds	r7, #16
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}
 80076a2:	bf00      	nop
 80076a4:	0801e8d4 	.word	0x0801e8d4
 80076a8:	0801ec90 	.word	0x0801ec90
 80076ac:	0801e90c 	.word	0x0801e90c
 80076b0:	0801e93c 	.word	0x0801e93c

080076b4 <_ZNK6matrix6MatrixIfLj3ELj1EEclEjj>:
    inline Type operator()(size_t i, size_t j) const
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b084      	sub	sp, #16
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	60f8      	str	r0, [r7, #12]
 80076bc:	60b9      	str	r1, [r7, #8]
 80076be:	607a      	str	r2, [r7, #4]
        assert(i < M);
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	2b02      	cmp	r3, #2
 80076c4:	d905      	bls.n	80076d2 <_ZNK6matrix6MatrixIfLj3ELj1EEclEjj+0x1e>
 80076c6:	4b0e      	ldr	r3, [pc, #56]	; (8007700 <_ZNK6matrix6MatrixIfLj3ELj1EEclEjj+0x4c>)
 80076c8:	4a0e      	ldr	r2, [pc, #56]	; (8007704 <_ZNK6matrix6MatrixIfLj3ELj1EEclEjj+0x50>)
 80076ca:	2164      	movs	r1, #100	; 0x64
 80076cc:	480e      	ldr	r0, [pc, #56]	; (8007708 <_ZNK6matrix6MatrixIfLj3ELj1EEclEjj+0x54>)
 80076ce:	f012 fd15 	bl	801a0fc <__assert_func>
        assert(j < N);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d005      	beq.n	80076e4 <_ZNK6matrix6MatrixIfLj3ELj1EEclEjj+0x30>
 80076d8:	4b0c      	ldr	r3, [pc, #48]	; (800770c <_ZNK6matrix6MatrixIfLj3ELj1EEclEjj+0x58>)
 80076da:	4a0a      	ldr	r2, [pc, #40]	; (8007704 <_ZNK6matrix6MatrixIfLj3ELj1EEclEjj+0x50>)
 80076dc:	2166      	movs	r1, #102	; 0x66
 80076de:	480a      	ldr	r0, [pc, #40]	; (8007708 <_ZNK6matrix6MatrixIfLj3ELj1EEclEjj+0x54>)
 80076e0:	f012 fd0c 	bl	801a0fc <__assert_func>
        return _data[i][j];
 80076e4:	68fa      	ldr	r2, [r7, #12]
 80076e6:	68b9      	ldr	r1, [r7, #8]
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	440b      	add	r3, r1
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	4413      	add	r3, r2
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	ee07 3a90 	vmov	s15, r3
    }
 80076f6:	eeb0 0a67 	vmov.f32	s0, s15
 80076fa:	3710      	adds	r7, #16
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}
 8007700:	0801e8d4 	.word	0x0801e8d4
 8007704:	0801ed28 	.word	0x0801ed28
 8007708:	0801e90c 	.word	0x0801e90c
 800770c:	0801e93c 	.word	0x0801e93c

08007710 <_ZN6matrix6VectorIfLj3EEC1ERKNS_6MatrixIfLj3ELj1EEE>:
    Vector(const MatrixM1 & other) :
 8007710:	b580      	push	{r7, lr}
 8007712:	b082      	sub	sp, #8
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
 8007718:	6039      	str	r1, [r7, #0]
        MatrixM1(other)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6839      	ldr	r1, [r7, #0]
 800771e:	4618      	mov	r0, r3
 8007720:	f7ff fe84 	bl	800742c <_ZN6matrix6MatrixIfLj3ELj1EEC1ERKS1_>
    }
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4618      	mov	r0, r3
 8007728:	3708      	adds	r7, #8
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}
	...

08007730 <_ZN6matrix6MatrixIfLj4ELj1EEclEjj>:
    inline Type &operator()(size_t i, size_t j)
 8007730:	b580      	push	{r7, lr}
 8007732:	b084      	sub	sp, #16
 8007734:	af00      	add	r7, sp, #0
 8007736:	60f8      	str	r0, [r7, #12]
 8007738:	60b9      	str	r1, [r7, #8]
 800773a:	607a      	str	r2, [r7, #4]
        assert(i < M);
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	2b03      	cmp	r3, #3
 8007740:	d905      	bls.n	800774e <_ZN6matrix6MatrixIfLj4ELj1EEclEjj+0x1e>
 8007742:	4b0c      	ldr	r3, [pc, #48]	; (8007774 <_ZN6matrix6MatrixIfLj4ELj1EEclEjj+0x44>)
 8007744:	4a0c      	ldr	r2, [pc, #48]	; (8007778 <_ZN6matrix6MatrixIfLj4ELj1EEclEjj+0x48>)
 8007746:	216e      	movs	r1, #110	; 0x6e
 8007748:	480c      	ldr	r0, [pc, #48]	; (800777c <_ZN6matrix6MatrixIfLj4ELj1EEclEjj+0x4c>)
 800774a:	f012 fcd7 	bl	801a0fc <__assert_func>
        assert(j < N);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d005      	beq.n	8007760 <_ZN6matrix6MatrixIfLj4ELj1EEclEjj+0x30>
 8007754:	4b0a      	ldr	r3, [pc, #40]	; (8007780 <_ZN6matrix6MatrixIfLj4ELj1EEclEjj+0x50>)
 8007756:	4a08      	ldr	r2, [pc, #32]	; (8007778 <_ZN6matrix6MatrixIfLj4ELj1EEclEjj+0x48>)
 8007758:	2170      	movs	r1, #112	; 0x70
 800775a:	4808      	ldr	r0, [pc, #32]	; (800777c <_ZN6matrix6MatrixIfLj4ELj1EEclEjj+0x4c>)
 800775c:	f012 fcce 	bl	801a0fc <__assert_func>
        return _data[i][j];
 8007760:	68ba      	ldr	r2, [r7, #8]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	4413      	add	r3, r2
 8007766:	009b      	lsls	r3, r3, #2
 8007768:	68fa      	ldr	r2, [r7, #12]
 800776a:	4413      	add	r3, r2
    }
 800776c:	4618      	mov	r0, r3
 800776e:	3710      	adds	r7, #16
 8007770:	46bd      	mov	sp, r7
 8007772:	bd80      	pop	{r7, pc}
 8007774:	0801e8d4 	.word	0x0801e8d4
 8007778:	0801ea60 	.word	0x0801ea60
 800777c:	0801e90c 	.word	0x0801e90c
 8007780:	0801e93c 	.word	0x0801e93c

08007784 <_ZNK6matrix6MatrixIfLj4ELj1EEclEjj>:
    inline Type operator()(size_t i, size_t j) const
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	60f8      	str	r0, [r7, #12]
 800778c:	60b9      	str	r1, [r7, #8]
 800778e:	607a      	str	r2, [r7, #4]
        assert(i < M);
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	2b03      	cmp	r3, #3
 8007794:	d905      	bls.n	80077a2 <_ZNK6matrix6MatrixIfLj4ELj1EEclEjj+0x1e>
 8007796:	4b0e      	ldr	r3, [pc, #56]	; (80077d0 <_ZNK6matrix6MatrixIfLj4ELj1EEclEjj+0x4c>)
 8007798:	4a0e      	ldr	r2, [pc, #56]	; (80077d4 <_ZNK6matrix6MatrixIfLj4ELj1EEclEjj+0x50>)
 800779a:	2164      	movs	r1, #100	; 0x64
 800779c:	480e      	ldr	r0, [pc, #56]	; (80077d8 <_ZNK6matrix6MatrixIfLj4ELj1EEclEjj+0x54>)
 800779e:	f012 fcad 	bl	801a0fc <__assert_func>
        assert(j < N);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d005      	beq.n	80077b4 <_ZNK6matrix6MatrixIfLj4ELj1EEclEjj+0x30>
 80077a8:	4b0c      	ldr	r3, [pc, #48]	; (80077dc <_ZNK6matrix6MatrixIfLj4ELj1EEclEjj+0x58>)
 80077aa:	4a0a      	ldr	r2, [pc, #40]	; (80077d4 <_ZNK6matrix6MatrixIfLj4ELj1EEclEjj+0x50>)
 80077ac:	2166      	movs	r1, #102	; 0x66
 80077ae:	480a      	ldr	r0, [pc, #40]	; (80077d8 <_ZNK6matrix6MatrixIfLj4ELj1EEclEjj+0x54>)
 80077b0:	f012 fca4 	bl	801a0fc <__assert_func>
        return _data[i][j];
 80077b4:	68fa      	ldr	r2, [r7, #12]
 80077b6:	68b9      	ldr	r1, [r7, #8]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	440b      	add	r3, r1
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	4413      	add	r3, r2
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	ee07 3a90 	vmov	s15, r3
    }
 80077c6:	eeb0 0a67 	vmov.f32	s0, s15
 80077ca:	3710      	adds	r7, #16
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}
 80077d0:	0801e8d4 	.word	0x0801e8d4
 80077d4:	0801eaf0 	.word	0x0801eaf0
 80077d8:	0801e90c 	.word	0x0801e90c
 80077dc:	0801e93c 	.word	0x0801e93c

080077e0 <_Z41__static_initialization_and_destruction_0ii>:
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b084      	sub	sp, #16
 80077e4:	af02      	add	r7, sp, #8
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	6039      	str	r1, [r7, #0]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d10f      	bne.n	8007810 <_Z41__static_initialization_and_destruction_0ii+0x30>
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d10a      	bne.n	8007810 <_Z41__static_initialization_and_destruction_0ii+0x30>
QueueHandle_t commandQueue = xQueueCreateStatic(CMD_QUEUE_LENGTH,
 80077fa:	2300      	movs	r3, #0
 80077fc:	9300      	str	r3, [sp, #0]
 80077fe:	4b06      	ldr	r3, [pc, #24]	; (8007818 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8007800:	4a06      	ldr	r2, [pc, #24]	; (800781c <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8007802:	2104      	movs	r1, #4
 8007804:	2003      	movs	r0, #3
 8007806:	f00e fcf5 	bl	80161f4 <xQueueGenericCreateStatic>
 800780a:	4602      	mov	r2, r0
 800780c:	4b04      	ldr	r3, [pc, #16]	; (8007820 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800780e:	601a      	str	r2, [r3, #0]
 8007810:	bf00      	nop
 8007812:	3708      	adds	r7, #8
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}
 8007818:	2000085c 	.word	0x2000085c
 800781c:	200008ac 	.word	0x200008ac
 8007820:	200008b8 	.word	0x200008b8

08007824 <_GLOBAL__sub_I_mpu9250>:
 8007824:	b580      	push	{r7, lr}
 8007826:	af00      	add	r7, sp, #0
 8007828:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800782c:	2001      	movs	r0, #1
 800782e:	f7ff ffd7 	bl	80077e0 <_Z41__static_initialization_and_destruction_0ii>
 8007832:	bd80      	pop	{r7, pc}

08007834 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8007834:	b480      	push	{r7}
 8007836:	b083      	sub	sp, #12
 8007838:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800783a:	2300      	movs	r3, #0
 800783c:	607b      	str	r3, [r7, #4]
 800783e:	4b10      	ldr	r3, [pc, #64]	; (8007880 <MX_DMA_Init+0x4c>)
 8007840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007842:	4a0f      	ldr	r2, [pc, #60]	; (8007880 <MX_DMA_Init+0x4c>)
 8007844:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007848:	6313      	str	r3, [r2, #48]	; 0x30
 800784a:	4b0d      	ldr	r3, [pc, #52]	; (8007880 <MX_DMA_Init+0x4c>)
 800784c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800784e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007852:	607b      	str	r3, [r7, #4]
 8007854:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8007856:	2300      	movs	r3, #0
 8007858:	603b      	str	r3, [r7, #0]
 800785a:	4b09      	ldr	r3, [pc, #36]	; (8007880 <MX_DMA_Init+0x4c>)
 800785c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800785e:	4a08      	ldr	r2, [pc, #32]	; (8007880 <MX_DMA_Init+0x4c>)
 8007860:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007864:	6313      	str	r3, [r2, #48]	; 0x30
 8007866:	4b06      	ldr	r3, [pc, #24]	; (8007880 <MX_DMA_Init+0x4c>)
 8007868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800786a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800786e:	603b      	str	r3, [r7, #0]
 8007870:	683b      	ldr	r3, [r7, #0]

}
 8007872:	bf00      	nop
 8007874:	370c      	adds	r7, #12
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr
 800787e:	bf00      	nop
 8007880:	40023800 	.word	0x40023800

08007884 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8007884:	b580      	push	{r7, lr}
 8007886:	b084      	sub	sp, #16
 8007888:	af00      	add	r7, sp, #0
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  const uint8_t MPU9250_UPDATE_HZ = 200;
 800788a:	23c8      	movs	r3, #200	; 0xc8
 800788c:	73fb      	strb	r3, [r7, #15]
  const uint8_t BME280_UPDATE_HZ = 50;
 800788e:	2332      	movs	r3, #50	; 0x32
 8007890:	73bb      	strb	r3, [r7, #14]
  const uint8_t IST8310_UPDATE_HZ = 100;
 8007892:	2364      	movs	r3, #100	; 0x64
 8007894:	737b      	strb	r3, [r7, #13]

  const uint32_t MPU9250_TICK = 1000/MPU9250_UPDATE_HZ;
 8007896:	7bfb      	ldrb	r3, [r7, #15]
 8007898:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800789c:	fb92 f3f3 	sdiv	r3, r2, r3
 80078a0:	60bb      	str	r3, [r7, #8]
  const uint32_t BME280_TICK = 1000/BME280_UPDATE_HZ;
 80078a2:	7bbb      	ldrb	r3, [r7, #14]
 80078a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80078a8:	fb92 f3f3 	sdiv	r3, r2, r3
 80078ac:	607b      	str	r3, [r7, #4]
  const uint32_t IST8310_TICK = 1000/IST8310_UPDATE_HZ;
 80078ae:	7b7b      	ldrb	r3, [r7, #13]
 80078b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80078b4:	fb92 f3f3 	sdiv	r3, r2, r3
 80078b8:	603b      	str	r3, [r7, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80078ba:	4a1a      	ldr	r2, [pc, #104]	; (8007924 <MX_FREERTOS_Init+0xa0>)
 80078bc:	2100      	movs	r1, #0
 80078be:	481a      	ldr	r0, [pc, #104]	; (8007928 <MX_FREERTOS_Init+0xa4>)
 80078c0:	f00d ff76 	bl	80157b0 <osThreadNew>
 80078c4:	4602      	mov	r2, r0
 80078c6:	4b19      	ldr	r3, [pc, #100]	; (800792c <MX_FREERTOS_Init+0xa8>)
 80078c8:	601a      	str	r2, [r3, #0]

  /* creation of MPU9250_Task */
  MPU9250_TaskHandle = osThreadNew(MPU9250_StartTask, NULL, &MPU9250_Task_attributes);
 80078ca:	4a19      	ldr	r2, [pc, #100]	; (8007930 <MX_FREERTOS_Init+0xac>)
 80078cc:	2100      	movs	r1, #0
 80078ce:	4819      	ldr	r0, [pc, #100]	; (8007934 <MX_FREERTOS_Init+0xb0>)
 80078d0:	f00d ff6e 	bl	80157b0 <osThreadNew>
 80078d4:	4602      	mov	r2, r0
 80078d6:	4b18      	ldr	r3, [pc, #96]	; (8007938 <MX_FREERTOS_Init+0xb4>)
 80078d8:	601a      	str	r2, [r3, #0]

  /* creation of BME280_Task */
  BME280_TaskHandle = osThreadNew(BME280_StartTask, NULL, &BME280_Task_attributes);
 80078da:	4a18      	ldr	r2, [pc, #96]	; (800793c <MX_FREERTOS_Init+0xb8>)
 80078dc:	2100      	movs	r1, #0
 80078de:	4818      	ldr	r0, [pc, #96]	; (8007940 <MX_FREERTOS_Init+0xbc>)
 80078e0:	f00d ff66 	bl	80157b0 <osThreadNew>
 80078e4:	4602      	mov	r2, r0
 80078e6:	4b17      	ldr	r3, [pc, #92]	; (8007944 <MX_FREERTOS_Init+0xc0>)
 80078e8:	601a      	str	r2, [r3, #0]

  /* creation of IST8310_Task */
  IST8310_TaskHandle = osThreadNew(IST8310_StartTask, NULL, &IST8310_Task_attributes);
 80078ea:	4a17      	ldr	r2, [pc, #92]	; (8007948 <MX_FREERTOS_Init+0xc4>)
 80078ec:	2100      	movs	r1, #0
 80078ee:	4817      	ldr	r0, [pc, #92]	; (800794c <MX_FREERTOS_Init+0xc8>)
 80078f0:	f00d ff5e 	bl	80157b0 <osThreadNew>
 80078f4:	4602      	mov	r2, r0
 80078f6:	4b16      	ldr	r3, [pc, #88]	; (8007950 <MX_FREERTOS_Init+0xcc>)
 80078f8:	601a      	str	r2, [r3, #0]

  /* creation of SD_Task */
  SD_TaskHandle = osThreadNew(SD_StartTask, NULL, &SD_Task_attributes);
 80078fa:	4a16      	ldr	r2, [pc, #88]	; (8007954 <MX_FREERTOS_Init+0xd0>)
 80078fc:	2100      	movs	r1, #0
 80078fe:	4816      	ldr	r0, [pc, #88]	; (8007958 <MX_FREERTOS_Init+0xd4>)
 8007900:	f00d ff56 	bl	80157b0 <osThreadNew>
 8007904:	4602      	mov	r2, r0
 8007906:	4b15      	ldr	r3, [pc, #84]	; (800795c <MX_FREERTOS_Init+0xd8>)
 8007908:	601a      	str	r2, [r3, #0]

  /* creation of AHRS_Task */
  AHRS_TaskHandle = osThreadNew(AHRS_StartTask, NULL, &AHRS_Task_attributes);
 800790a:	4a15      	ldr	r2, [pc, #84]	; (8007960 <MX_FREERTOS_Init+0xdc>)
 800790c:	2100      	movs	r1, #0
 800790e:	4815      	ldr	r0, [pc, #84]	; (8007964 <MX_FREERTOS_Init+0xe0>)
 8007910:	f00d ff4e 	bl	80157b0 <osThreadNew>
 8007914:	4602      	mov	r2, r0
 8007916:	4b14      	ldr	r3, [pc, #80]	; (8007968 <MX_FREERTOS_Init+0xe4>)
 8007918:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800791a:	bf00      	nop
 800791c:	3710      	adds	r7, #16
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}
 8007922:	bf00      	nop
 8007924:	0801eec4 	.word	0x0801eec4
 8007928:	0800796d 	.word	0x0800796d
 800792c:	200052d8 	.word	0x200052d8
 8007930:	0801eee8 	.word	0x0801eee8
 8007934:	080067e9 	.word	0x080067e9
 8007938:	200067f8 	.word	0x200067f8
 800793c:	0801ef0c 	.word	0x0801ef0c
 8007940:	080067fd 	.word	0x080067fd
 8007944:	2000685c 	.word	0x2000685c
 8007948:	0801ef30 	.word	0x0801ef30
 800794c:	08006811 	.word	0x08006811
 8007950:	200052dc 	.word	0x200052dc
 8007954:	0801ef54 	.word	0x0801ef54
 8007958:	08006829 	.word	0x08006829
 800795c:	200062e0 	.word	0x200062e0
 8007960:	0801ef78 	.word	0x0801ef78
 8007964:	08006bd1 	.word	0x08006bd1
 8007968:	200067fc 	.word	0x200067fc

0800796c <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8007974:	2001      	movs	r0, #1
 8007976:	f00d ffc1 	bl	80158fc <osDelay>
 800797a:	e7fb      	b.n	8007974 <StartDefaultTask+0x8>

0800797c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b08e      	sub	sp, #56	; 0x38
 8007980:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007982:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007986:	2200      	movs	r2, #0
 8007988:	601a      	str	r2, [r3, #0]
 800798a:	605a      	str	r2, [r3, #4]
 800798c:	609a      	str	r2, [r3, #8]
 800798e:	60da      	str	r2, [r3, #12]
 8007990:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007992:	2300      	movs	r3, #0
 8007994:	623b      	str	r3, [r7, #32]
 8007996:	4b7a      	ldr	r3, [pc, #488]	; (8007b80 <MX_GPIO_Init+0x204>)
 8007998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800799a:	4a79      	ldr	r2, [pc, #484]	; (8007b80 <MX_GPIO_Init+0x204>)
 800799c:	f043 0310 	orr.w	r3, r3, #16
 80079a0:	6313      	str	r3, [r2, #48]	; 0x30
 80079a2:	4b77      	ldr	r3, [pc, #476]	; (8007b80 <MX_GPIO_Init+0x204>)
 80079a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079a6:	f003 0310 	and.w	r3, r3, #16
 80079aa:	623b      	str	r3, [r7, #32]
 80079ac:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80079ae:	2300      	movs	r3, #0
 80079b0:	61fb      	str	r3, [r7, #28]
 80079b2:	4b73      	ldr	r3, [pc, #460]	; (8007b80 <MX_GPIO_Init+0x204>)
 80079b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079b6:	4a72      	ldr	r2, [pc, #456]	; (8007b80 <MX_GPIO_Init+0x204>)
 80079b8:	f043 0304 	orr.w	r3, r3, #4
 80079bc:	6313      	str	r3, [r2, #48]	; 0x30
 80079be:	4b70      	ldr	r3, [pc, #448]	; (8007b80 <MX_GPIO_Init+0x204>)
 80079c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079c2:	f003 0304 	and.w	r3, r3, #4
 80079c6:	61fb      	str	r3, [r7, #28]
 80079c8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80079ca:	2300      	movs	r3, #0
 80079cc:	61bb      	str	r3, [r7, #24]
 80079ce:	4b6c      	ldr	r3, [pc, #432]	; (8007b80 <MX_GPIO_Init+0x204>)
 80079d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079d2:	4a6b      	ldr	r2, [pc, #428]	; (8007b80 <MX_GPIO_Init+0x204>)
 80079d4:	f043 0320 	orr.w	r3, r3, #32
 80079d8:	6313      	str	r3, [r2, #48]	; 0x30
 80079da:	4b69      	ldr	r3, [pc, #420]	; (8007b80 <MX_GPIO_Init+0x204>)
 80079dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079de:	f003 0320 	and.w	r3, r3, #32
 80079e2:	61bb      	str	r3, [r7, #24]
 80079e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80079e6:	2300      	movs	r3, #0
 80079e8:	617b      	str	r3, [r7, #20]
 80079ea:	4b65      	ldr	r3, [pc, #404]	; (8007b80 <MX_GPIO_Init+0x204>)
 80079ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079ee:	4a64      	ldr	r2, [pc, #400]	; (8007b80 <MX_GPIO_Init+0x204>)
 80079f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079f4:	6313      	str	r3, [r2, #48]	; 0x30
 80079f6:	4b62      	ldr	r3, [pc, #392]	; (8007b80 <MX_GPIO_Init+0x204>)
 80079f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079fe:	617b      	str	r3, [r7, #20]
 8007a00:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a02:	2300      	movs	r3, #0
 8007a04:	613b      	str	r3, [r7, #16]
 8007a06:	4b5e      	ldr	r3, [pc, #376]	; (8007b80 <MX_GPIO_Init+0x204>)
 8007a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a0a:	4a5d      	ldr	r2, [pc, #372]	; (8007b80 <MX_GPIO_Init+0x204>)
 8007a0c:	f043 0301 	orr.w	r3, r3, #1
 8007a10:	6313      	str	r3, [r2, #48]	; 0x30
 8007a12:	4b5b      	ldr	r3, [pc, #364]	; (8007b80 <MX_GPIO_Init+0x204>)
 8007a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a16:	f003 0301 	and.w	r3, r3, #1
 8007a1a:	613b      	str	r3, [r7, #16]
 8007a1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007a1e:	2300      	movs	r3, #0
 8007a20:	60fb      	str	r3, [r7, #12]
 8007a22:	4b57      	ldr	r3, [pc, #348]	; (8007b80 <MX_GPIO_Init+0x204>)
 8007a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a26:	4a56      	ldr	r2, [pc, #344]	; (8007b80 <MX_GPIO_Init+0x204>)
 8007a28:	f043 0302 	orr.w	r3, r3, #2
 8007a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8007a2e:	4b54      	ldr	r3, [pc, #336]	; (8007b80 <MX_GPIO_Init+0x204>)
 8007a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a32:	f003 0302 	and.w	r3, r3, #2
 8007a36:	60fb      	str	r3, [r7, #12]
 8007a38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	60bb      	str	r3, [r7, #8]
 8007a3e:	4b50      	ldr	r3, [pc, #320]	; (8007b80 <MX_GPIO_Init+0x204>)
 8007a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a42:	4a4f      	ldr	r2, [pc, #316]	; (8007b80 <MX_GPIO_Init+0x204>)
 8007a44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a48:	6313      	str	r3, [r2, #48]	; 0x30
 8007a4a:	4b4d      	ldr	r3, [pc, #308]	; (8007b80 <MX_GPIO_Init+0x204>)
 8007a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a52:	60bb      	str	r3, [r7, #8]
 8007a54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007a56:	2300      	movs	r3, #0
 8007a58:	607b      	str	r3, [r7, #4]
 8007a5a:	4b49      	ldr	r3, [pc, #292]	; (8007b80 <MX_GPIO_Init+0x204>)
 8007a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a5e:	4a48      	ldr	r2, [pc, #288]	; (8007b80 <MX_GPIO_Init+0x204>)
 8007a60:	f043 0308 	orr.w	r3, r3, #8
 8007a64:	6313      	str	r3, [r2, #48]	; 0x30
 8007a66:	4b46      	ldr	r3, [pc, #280]	; (8007b80 <MX_GPIO_Init+0x204>)
 8007a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a6a:	f003 0308 	and.w	r3, r3, #8
 8007a6e:	607b      	str	r3, [r7, #4]
 8007a70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, WINCH1_Pin|WINCH2_Pin, GPIO_PIN_RESET);
 8007a72:	2200      	movs	r2, #0
 8007a74:	210c      	movs	r1, #12
 8007a76:	4843      	ldr	r0, [pc, #268]	; (8007b84 <MX_GPIO_Init+0x208>)
 8007a78:	f002 ff04 	bl	800a884 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED1_Pin|LED2_Pin|LED3_Pin|External_LEC_contrl_Pin
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	f24f 011c 	movw	r1, #61468	; 0xf01c
 8007a82:	4841      	ldr	r0, [pc, #260]	; (8007b88 <MX_GPIO_Init+0x20c>)
 8007a84:	f002 fefe 	bl	800a884 <HAL_GPIO_WritePin>
                          |GPIO1_Pin|GPIO2_Pin|GPIO3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|SPI1_CS_Pin|LD2_Pin, GPIO_PIN_RESET);
 8007a88:	2200      	movs	r2, #0
 8007a8a:	2189      	movs	r1, #137	; 0x89
 8007a8c:	483f      	ldr	r0, [pc, #252]	; (8007b8c <MX_GPIO_Init+0x210>)
 8007a8e:	f002 fef9 	bl	800a884 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO4_Pin|GPIO5_Pin|USB_PowerSwitchOn_Pin|SPI1_RESET_Pin
 8007a92:	2200      	movs	r2, #0
 8007a94:	f246 0143 	movw	r1, #24643	; 0x6043
 8007a98:	483d      	ldr	r0, [pc, #244]	; (8007b90 <MX_GPIO_Init+0x214>)
 8007a9a:	f002 fef3 	bl	800a884 <HAL_GPIO_WritePin>
                          |SPI1_WAKE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = WINCH1_Pin|WINCH2_Pin;
 8007a9e:	230c      	movs	r3, #12
 8007aa0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007aae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007ab2:	4619      	mov	r1, r3
 8007ab4:	4833      	ldr	r0, [pc, #204]	; (8007b84 <MX_GPIO_Init+0x208>)
 8007ab6:	f002 fd23 	bl	800a500 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8007aba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007abe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007ac0:	4b34      	ldr	r3, [pc, #208]	; (8007b94 <MX_GPIO_Init+0x218>)
 8007ac2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8007ac8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007acc:	4619      	mov	r1, r3
 8007ace:	4832      	ldr	r0, [pc, #200]	; (8007b98 <MX_GPIO_Init+0x21c>)
 8007ad0:	f002 fd16 	bl	800a500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|External_LEC_contrl_Pin
 8007ad4:	f24f 031c 	movw	r3, #61468	; 0xf01c
 8007ad8:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO1_Pin|GPIO2_Pin|GPIO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007ada:	2301      	movs	r3, #1
 8007adc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007ae6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007aea:	4619      	mov	r1, r3
 8007aec:	4826      	ldr	r0, [pc, #152]	; (8007b88 <MX_GPIO_Init+0x20c>)
 8007aee:	f002 fd07 	bl	800a500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|SPI1_CS_Pin|LD2_Pin;
 8007af2:	2389      	movs	r3, #137	; 0x89
 8007af4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007af6:	2301      	movs	r3, #1
 8007af8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007afa:	2300      	movs	r3, #0
 8007afc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007afe:	2300      	movs	r3, #0
 8007b00:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007b02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b06:	4619      	mov	r1, r3
 8007b08:	4820      	ldr	r0, [pc, #128]	; (8007b8c <MX_GPIO_Init+0x210>)
 8007b0a:	f002 fcf9 	bl	800a500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin */
  GPIO_InitStruct.Pin = GPIO4_Pin|GPIO5_Pin|USB_PowerSwitchOn_Pin|SPI1_RESET_Pin
 8007b0e:	f246 0343 	movw	r3, #24643	; 0x6043
 8007b12:	627b      	str	r3, [r7, #36]	; 0x24
                          |SPI1_WAKE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007b14:	2301      	movs	r3, #1
 8007b16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007b20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b24:	4619      	mov	r1, r3
 8007b26:	481a      	ldr	r0, [pc, #104]	; (8007b90 <MX_GPIO_Init+0x214>)
 8007b28:	f002 fcea 	bl	800a500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = SD_DETECT_Pin|USB_OverCurrent_Pin|SPI1_INT_Pin;
 8007b2c:	f241 0388 	movw	r3, #4232	; 0x1088
 8007b30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007b32:	2300      	movs	r3, #0
 8007b34:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b36:	2300      	movs	r3, #0
 8007b38:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007b3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b3e:	4619      	mov	r1, r3
 8007b40:	4813      	ldr	r0, [pc, #76]	; (8007b90 <MX_GPIO_Init+0x214>)
 8007b42:	f002 fcdd 	bl	800a500 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SAFETY_SWITCH_Pin;
 8007b46:	2380      	movs	r3, #128	; 0x80
 8007b48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007b4a:	4b12      	ldr	r3, [pc, #72]	; (8007b94 <MX_GPIO_Init+0x218>)
 8007b4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007b4e:	2302      	movs	r3, #2
 8007b50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SAFETY_SWITCH_GPIO_Port, &GPIO_InitStruct);
 8007b52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b56:	4619      	mov	r1, r3
 8007b58:	4810      	ldr	r0, [pc, #64]	; (8007b9c <MX_GPIO_Init+0x220>)
 8007b5a:	f002 fcd1 	bl	800a500 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2C1_INT_Pin;
 8007b5e:	2320      	movs	r3, #32
 8007b60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007b62:	2300      	movs	r3, #0
 8007b64:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b66:	2300      	movs	r3, #0
 8007b68:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2C1_INT_GPIO_Port, &GPIO_InitStruct);
 8007b6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b6e:	4619      	mov	r1, r3
 8007b70:	4806      	ldr	r0, [pc, #24]	; (8007b8c <MX_GPIO_Init+0x210>)
 8007b72:	f002 fcc5 	bl	800a500 <HAL_GPIO_Init>

}
 8007b76:	bf00      	nop
 8007b78:	3738      	adds	r7, #56	; 0x38
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}
 8007b7e:	bf00      	nop
 8007b80:	40023800 	.word	0x40023800
 8007b84:	40021000 	.word	0x40021000
 8007b88:	40021400 	.word	0x40021400
 8007b8c:	40020400 	.word	0x40020400
 8007b90:	40021800 	.word	0x40021800
 8007b94:	10110000 	.word	0x10110000
 8007b98:	40020800 	.word	0x40020800
 8007b9c:	40020c00 	.word	0x40020c00

08007ba0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8007ba4:	4b1b      	ldr	r3, [pc, #108]	; (8007c14 <MX_I2C1_Init+0x74>)
 8007ba6:	4a1c      	ldr	r2, [pc, #112]	; (8007c18 <MX_I2C1_Init+0x78>)
 8007ba8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8007baa:	4b1a      	ldr	r3, [pc, #104]	; (8007c14 <MX_I2C1_Init+0x74>)
 8007bac:	4a1b      	ldr	r2, [pc, #108]	; (8007c1c <MX_I2C1_Init+0x7c>)
 8007bae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8007bb0:	4b18      	ldr	r3, [pc, #96]	; (8007c14 <MX_I2C1_Init+0x74>)
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8007bb6:	4b17      	ldr	r3, [pc, #92]	; (8007c14 <MX_I2C1_Init+0x74>)
 8007bb8:	2200      	movs	r2, #0
 8007bba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007bbc:	4b15      	ldr	r3, [pc, #84]	; (8007c14 <MX_I2C1_Init+0x74>)
 8007bbe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007bc2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007bc4:	4b13      	ldr	r3, [pc, #76]	; (8007c14 <MX_I2C1_Init+0x74>)
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8007bca:	4b12      	ldr	r3, [pc, #72]	; (8007c14 <MX_I2C1_Init+0x74>)
 8007bcc:	2200      	movs	r2, #0
 8007bce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007bd0:	4b10      	ldr	r3, [pc, #64]	; (8007c14 <MX_I2C1_Init+0x74>)
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007bd6:	4b0f      	ldr	r3, [pc, #60]	; (8007c14 <MX_I2C1_Init+0x74>)
 8007bd8:	2200      	movs	r2, #0
 8007bda:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8007bdc:	480d      	ldr	r0, [pc, #52]	; (8007c14 <MX_I2C1_Init+0x74>)
 8007bde:	f002 fe6b 	bl	800a8b8 <HAL_I2C_Init>
 8007be2:	4603      	mov	r3, r0
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d001      	beq.n	8007bec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8007be8:	f000 fa4c 	bl	8008084 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8007bec:	2100      	movs	r1, #0
 8007bee:	4809      	ldr	r0, [pc, #36]	; (8007c14 <MX_I2C1_Init+0x74>)
 8007bf0:	f005 fd33 	bl	800d65a <HAL_I2CEx_ConfigAnalogFilter>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d001      	beq.n	8007bfe <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8007bfa:	f000 fa43 	bl	8008084 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8007bfe:	2100      	movs	r1, #0
 8007c00:	4804      	ldr	r0, [pc, #16]	; (8007c14 <MX_I2C1_Init+0x74>)
 8007c02:	f005 fd66 	bl	800d6d2 <HAL_I2CEx_ConfigDigitalFilter>
 8007c06:	4603      	mov	r3, r0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d001      	beq.n	8007c10 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8007c0c:	f000 fa3a 	bl	8008084 <Error_Handler>
  }

}
 8007c10:	bf00      	nop
 8007c12:	bd80      	pop	{r7, pc}
 8007c14:	20006ebc 	.word	0x20006ebc
 8007c18:	40005400 	.word	0x40005400
 8007c1c:	00061a80 	.word	0x00061a80

08007c20 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8007c24:	4b1b      	ldr	r3, [pc, #108]	; (8007c94 <MX_I2C2_Init+0x74>)
 8007c26:	4a1c      	ldr	r2, [pc, #112]	; (8007c98 <MX_I2C2_Init+0x78>)
 8007c28:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8007c2a:	4b1a      	ldr	r3, [pc, #104]	; (8007c94 <MX_I2C2_Init+0x74>)
 8007c2c:	4a1b      	ldr	r2, [pc, #108]	; (8007c9c <MX_I2C2_Init+0x7c>)
 8007c2e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8007c30:	4b18      	ldr	r3, [pc, #96]	; (8007c94 <MX_I2C2_Init+0x74>)
 8007c32:	2200      	movs	r2, #0
 8007c34:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8007c36:	4b17      	ldr	r3, [pc, #92]	; (8007c94 <MX_I2C2_Init+0x74>)
 8007c38:	2200      	movs	r2, #0
 8007c3a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007c3c:	4b15      	ldr	r3, [pc, #84]	; (8007c94 <MX_I2C2_Init+0x74>)
 8007c3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007c42:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007c44:	4b13      	ldr	r3, [pc, #76]	; (8007c94 <MX_I2C2_Init+0x74>)
 8007c46:	2200      	movs	r2, #0
 8007c48:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8007c4a:	4b12      	ldr	r3, [pc, #72]	; (8007c94 <MX_I2C2_Init+0x74>)
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007c50:	4b10      	ldr	r3, [pc, #64]	; (8007c94 <MX_I2C2_Init+0x74>)
 8007c52:	2200      	movs	r2, #0
 8007c54:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007c56:	4b0f      	ldr	r3, [pc, #60]	; (8007c94 <MX_I2C2_Init+0x74>)
 8007c58:	2200      	movs	r2, #0
 8007c5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8007c5c:	480d      	ldr	r0, [pc, #52]	; (8007c94 <MX_I2C2_Init+0x74>)
 8007c5e:	f002 fe2b 	bl	800a8b8 <HAL_I2C_Init>
 8007c62:	4603      	mov	r3, r0
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d001      	beq.n	8007c6c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8007c68:	f000 fa0c 	bl	8008084 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8007c6c:	2100      	movs	r1, #0
 8007c6e:	4809      	ldr	r0, [pc, #36]	; (8007c94 <MX_I2C2_Init+0x74>)
 8007c70:	f005 fcf3 	bl	800d65a <HAL_I2CEx_ConfigAnalogFilter>
 8007c74:	4603      	mov	r3, r0
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d001      	beq.n	8007c7e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8007c7a:	f000 fa03 	bl	8008084 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8007c7e:	2100      	movs	r1, #0
 8007c80:	4804      	ldr	r0, [pc, #16]	; (8007c94 <MX_I2C2_Init+0x74>)
 8007c82:	f005 fd26 	bl	800d6d2 <HAL_I2CEx_ConfigDigitalFilter>
 8007c86:	4603      	mov	r3, r0
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d001      	beq.n	8007c90 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8007c8c:	f000 f9fa 	bl	8008084 <Error_Handler>
  }

}
 8007c90:	bf00      	nop
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	20006f10 	.word	0x20006f10
 8007c98:	40005800 	.word	0x40005800
 8007c9c:	00061a80 	.word	0x00061a80

08007ca0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b08c      	sub	sp, #48	; 0x30
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ca8:	f107 031c 	add.w	r3, r7, #28
 8007cac:	2200      	movs	r2, #0
 8007cae:	601a      	str	r2, [r3, #0]
 8007cb0:	605a      	str	r2, [r3, #4]
 8007cb2:	609a      	str	r2, [r3, #8]
 8007cb4:	60da      	str	r2, [r3, #12]
 8007cb6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a4d      	ldr	r2, [pc, #308]	; (8007df4 <HAL_I2C_MspInit+0x154>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d163      	bne.n	8007d8a <HAL_I2C_MspInit+0xea>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	61bb      	str	r3, [r7, #24]
 8007cc6:	4b4c      	ldr	r3, [pc, #304]	; (8007df8 <HAL_I2C_MspInit+0x158>)
 8007cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cca:	4a4b      	ldr	r2, [pc, #300]	; (8007df8 <HAL_I2C_MspInit+0x158>)
 8007ccc:	f043 0302 	orr.w	r3, r3, #2
 8007cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8007cd2:	4b49      	ldr	r3, [pc, #292]	; (8007df8 <HAL_I2C_MspInit+0x158>)
 8007cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cd6:	f003 0302 	and.w	r3, r3, #2
 8007cda:	61bb      	str	r3, [r7, #24]
 8007cdc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8007cde:	f44f 7310 	mov.w	r3, #576	; 0x240
 8007ce2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007ce4:	2312      	movs	r3, #18
 8007ce6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007cec:	2303      	movs	r3, #3
 8007cee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007cf0:	2304      	movs	r3, #4
 8007cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007cf4:	f107 031c 	add.w	r3, r7, #28
 8007cf8:	4619      	mov	r1, r3
 8007cfa:	4840      	ldr	r0, [pc, #256]	; (8007dfc <HAL_I2C_MspInit+0x15c>)
 8007cfc:	f002 fc00 	bl	800a500 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007d00:	2300      	movs	r3, #0
 8007d02:	617b      	str	r3, [r7, #20]
 8007d04:	4b3c      	ldr	r3, [pc, #240]	; (8007df8 <HAL_I2C_MspInit+0x158>)
 8007d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d08:	4a3b      	ldr	r2, [pc, #236]	; (8007df8 <HAL_I2C_MspInit+0x158>)
 8007d0a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007d0e:	6413      	str	r3, [r2, #64]	; 0x40
 8007d10:	4b39      	ldr	r3, [pc, #228]	; (8007df8 <HAL_I2C_MspInit+0x158>)
 8007d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007d18:	617b      	str	r3, [r7, #20]
 8007d1a:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream5;
 8007d1c:	4b38      	ldr	r3, [pc, #224]	; (8007e00 <HAL_I2C_MspInit+0x160>)
 8007d1e:	4a39      	ldr	r2, [pc, #228]	; (8007e04 <HAL_I2C_MspInit+0x164>)
 8007d20:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8007d22:	4b37      	ldr	r3, [pc, #220]	; (8007e00 <HAL_I2C_MspInit+0x160>)
 8007d24:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007d28:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007d2a:	4b35      	ldr	r3, [pc, #212]	; (8007e00 <HAL_I2C_MspInit+0x160>)
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007d30:	4b33      	ldr	r3, [pc, #204]	; (8007e00 <HAL_I2C_MspInit+0x160>)
 8007d32:	2200      	movs	r2, #0
 8007d34:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007d36:	4b32      	ldr	r3, [pc, #200]	; (8007e00 <HAL_I2C_MspInit+0x160>)
 8007d38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007d3c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007d3e:	4b30      	ldr	r3, [pc, #192]	; (8007e00 <HAL_I2C_MspInit+0x160>)
 8007d40:	2200      	movs	r2, #0
 8007d42:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007d44:	4b2e      	ldr	r3, [pc, #184]	; (8007e00 <HAL_I2C_MspInit+0x160>)
 8007d46:	2200      	movs	r2, #0
 8007d48:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8007d4a:	4b2d      	ldr	r3, [pc, #180]	; (8007e00 <HAL_I2C_MspInit+0x160>)
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007d50:	4b2b      	ldr	r3, [pc, #172]	; (8007e00 <HAL_I2C_MspInit+0x160>)
 8007d52:	2200      	movs	r2, #0
 8007d54:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007d56:	4b2a      	ldr	r3, [pc, #168]	; (8007e00 <HAL_I2C_MspInit+0x160>)
 8007d58:	2200      	movs	r2, #0
 8007d5a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8007d5c:	4828      	ldr	r0, [pc, #160]	; (8007e00 <HAL_I2C_MspInit+0x160>)
 8007d5e:	f002 f825 	bl	8009dac <HAL_DMA_Init>
 8007d62:	4603      	mov	r3, r0
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d001      	beq.n	8007d6c <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8007d68:	f000 f98c 	bl	8008084 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	4a24      	ldr	r2, [pc, #144]	; (8007e00 <HAL_I2C_MspInit+0x160>)
 8007d70:	639a      	str	r2, [r3, #56]	; 0x38
 8007d72:	4a23      	ldr	r2, [pc, #140]	; (8007e00 <HAL_I2C_MspInit+0x160>)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0);
 8007d78:	2200      	movs	r2, #0
 8007d7a:	2101      	movs	r1, #1
 8007d7c:	201f      	movs	r0, #31
 8007d7e:	f001 ffeb 	bl	8009d58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8007d82:	201f      	movs	r0, #31
 8007d84:	f002 f804 	bl	8009d90 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8007d88:	e030      	b.n	8007dec <HAL_I2C_MspInit+0x14c>
  else if(i2cHandle->Instance==I2C2)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a1e      	ldr	r2, [pc, #120]	; (8007e08 <HAL_I2C_MspInit+0x168>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d12b      	bne.n	8007dec <HAL_I2C_MspInit+0x14c>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8007d94:	2300      	movs	r3, #0
 8007d96:	613b      	str	r3, [r7, #16]
 8007d98:	4b17      	ldr	r3, [pc, #92]	; (8007df8 <HAL_I2C_MspInit+0x158>)
 8007d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d9c:	4a16      	ldr	r2, [pc, #88]	; (8007df8 <HAL_I2C_MspInit+0x158>)
 8007d9e:	f043 0320 	orr.w	r3, r3, #32
 8007da2:	6313      	str	r3, [r2, #48]	; 0x30
 8007da4:	4b14      	ldr	r3, [pc, #80]	; (8007df8 <HAL_I2C_MspInit+0x158>)
 8007da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007da8:	f003 0320 	and.w	r3, r3, #32
 8007dac:	613b      	str	r3, [r7, #16]
 8007dae:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = I2C2_SDA_Pin|I2C2_SCL_Pin;
 8007db0:	2303      	movs	r3, #3
 8007db2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007db4:	2312      	movs	r3, #18
 8007db6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007db8:	2301      	movs	r3, #1
 8007dba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007dbc:	2303      	movs	r3, #3
 8007dbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8007dc0:	2304      	movs	r3, #4
 8007dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007dc4:	f107 031c 	add.w	r3, r7, #28
 8007dc8:	4619      	mov	r1, r3
 8007dca:	4810      	ldr	r0, [pc, #64]	; (8007e0c <HAL_I2C_MspInit+0x16c>)
 8007dcc:	f002 fb98 	bl	800a500 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	60fb      	str	r3, [r7, #12]
 8007dd4:	4b08      	ldr	r3, [pc, #32]	; (8007df8 <HAL_I2C_MspInit+0x158>)
 8007dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dd8:	4a07      	ldr	r2, [pc, #28]	; (8007df8 <HAL_I2C_MspInit+0x158>)
 8007dda:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007dde:	6413      	str	r3, [r2, #64]	; 0x40
 8007de0:	4b05      	ldr	r3, [pc, #20]	; (8007df8 <HAL_I2C_MspInit+0x158>)
 8007de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007de4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007de8:	60fb      	str	r3, [r7, #12]
 8007dea:	68fb      	ldr	r3, [r7, #12]
}
 8007dec:	bf00      	nop
 8007dee:	3730      	adds	r7, #48	; 0x30
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}
 8007df4:	40005400 	.word	0x40005400
 8007df8:	40023800 	.word	0x40023800
 8007dfc:	40020400 	.word	0x40020400
 8007e00:	20006f64 	.word	0x20006f64
 8007e04:	40026088 	.word	0x40026088
 8007e08:	40005800 	.word	0x40005800
 8007e0c:	40021400 	.word	0x40021400

08007e10 <msOverFlow>:

static __inline void msOverFlow(){
 8007e10:	b480      	push	{r7}
 8007e12:	af00      	add	r7, sp, #0
	_timerOverflowCnt++;
 8007e14:	4b04      	ldr	r3, [pc, #16]	; (8007e28 <msOverFlow+0x18>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	3301      	adds	r3, #1
 8007e1a:	4a03      	ldr	r2, [pc, #12]	; (8007e28 <msOverFlow+0x18>)
 8007e1c:	6013      	str	r3, [r2, #0]
}
 8007e1e:	bf00      	nop
 8007e20:	46bd      	mov	sp, r7
 8007e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e26:	4770      	bx	lr
 8007e28:	20000988 	.word	0x20000988

08007e2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007e30:	f001 fe76 	bl	8009b20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007e34:	f000 f838 	bl	8007ea8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007e38:	f7ff fda0 	bl	800797c <MX_GPIO_Init>
  MX_DMA_Init();
 8007e3c:	f7ff fcfa 	bl	8007834 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8007e40:	f001 fc18 	bl	8009674 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8007e44:	f001 fdba 	bl	80099bc <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8007e48:	f7ff feaa 	bl	8007ba0 <MX_I2C1_Init>
  MX_TIM3_Init();
 8007e4c:	f000 fd40 	bl	80088d0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8007e50:	f000 fdca 	bl	80089e8 <MX_TIM4_Init>
  MX_UART7_Init();
 8007e54:	f001 fb8c 	bl	8009570 <MX_UART7_Init>
  MX_USART2_UART_Init();
 8007e58:	f001 fbe2 	bl	8009620 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8007e5c:	f7ff fee0 	bl	8007c20 <MX_I2C2_Init>
  MX_TIM2_Init();
 8007e60:	f000 fcea 	bl	8008838 <MX_TIM2_Init>
  MX_TIM10_Init();
 8007e64:	f000 ff90 	bl	8008d88 <MX_TIM10_Init>
  MX_UART8_Init();
 8007e68:	f001 fbb0 	bl	80095cc <MX_UART8_Init>
  MX_SDIO_SD_Init();
 8007e6c:	f000 f912 	bl	8008094 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8007e70:	f00a fde0 	bl	8012a34 <MX_FATFS_Init>
  MX_TIM9_Init();
 8007e74:	f000 ff38 	bl	8008ce8 <MX_TIM9_Init>
  MX_TIM13_Init();
 8007e78:	f001 f824 	bl	8008ec4 <MX_TIM13_Init>
  MX_TIM14_Init();
 8007e7c:	f001 f870 	bl	8008f60 <MX_TIM14_Init>
  MX_TIM5_Init();
 8007e80:	f000 fe4a 	bl	8008b18 <MX_TIM5_Init>
  MX_TIM8_Init();
 8007e84:	f000 feac 	bl	8008be0 <MX_TIM8_Init>
  MX_TIM12_Init();
 8007e88:	f000 ffcc 	bl	8008e24 <MX_TIM12_Init>
  MX_SPI1_Init();
 8007e8c:	f000 fa1a 	bl	80082c4 <MX_SPI1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8007e90:	f000 f874 	bl	8007f7c <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  cppMain();
 8007e94:	f7fe fec2 	bl	8006c1c <cppMain>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8007e98:	f00d fbd6 	bl	8015648 <osKernelInitialize>
  MX_FREERTOS_Init();
 8007e9c:	f7ff fcf2 	bl	8007884 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8007ea0:	f00d fc28 	bl	80156f4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8007ea4:	e7fe      	b.n	8007ea4 <main+0x78>
	...

08007ea8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b094      	sub	sp, #80	; 0x50
 8007eac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007eae:	f107 0320 	add.w	r3, r7, #32
 8007eb2:	2230      	movs	r2, #48	; 0x30
 8007eb4:	2100      	movs	r1, #0
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f012 f985 	bl	801a1c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007ebc:	f107 030c 	add.w	r3, r7, #12
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	601a      	str	r2, [r3, #0]
 8007ec4:	605a      	str	r2, [r3, #4]
 8007ec6:	609a      	str	r2, [r3, #8]
 8007ec8:	60da      	str	r2, [r3, #12]
 8007eca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007ecc:	2300      	movs	r3, #0
 8007ece:	60bb      	str	r3, [r7, #8]
 8007ed0:	4b28      	ldr	r3, [pc, #160]	; (8007f74 <SystemClock_Config+0xcc>)
 8007ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ed4:	4a27      	ldr	r2, [pc, #156]	; (8007f74 <SystemClock_Config+0xcc>)
 8007ed6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007eda:	6413      	str	r3, [r2, #64]	; 0x40
 8007edc:	4b25      	ldr	r3, [pc, #148]	; (8007f74 <SystemClock_Config+0xcc>)
 8007ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ee4:	60bb      	str	r3, [r7, #8]
 8007ee6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007ee8:	2300      	movs	r3, #0
 8007eea:	607b      	str	r3, [r7, #4]
 8007eec:	4b22      	ldr	r3, [pc, #136]	; (8007f78 <SystemClock_Config+0xd0>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a21      	ldr	r2, [pc, #132]	; (8007f78 <SystemClock_Config+0xd0>)
 8007ef2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007ef6:	6013      	str	r3, [r2, #0]
 8007ef8:	4b1f      	ldr	r3, [pc, #124]	; (8007f78 <SystemClock_Config+0xd0>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007f00:	607b      	str	r3, [r7, #4]
 8007f02:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8007f04:	2301      	movs	r3, #1
 8007f06:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8007f08:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007f0c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007f0e:	2302      	movs	r3, #2
 8007f10:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8007f12:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007f16:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8007f18:	2308      	movs	r3, #8
 8007f1a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8007f1c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8007f20:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007f22:	2302      	movs	r3, #2
 8007f24:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8007f26:	2307      	movs	r3, #7
 8007f28:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007f2a:	f107 0320 	add.w	r3, r7, #32
 8007f2e:	4618      	mov	r0, r3
 8007f30:	f005 fd2c 	bl	800d98c <HAL_RCC_OscConfig>
 8007f34:	4603      	mov	r3, r0
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d001      	beq.n	8007f3e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8007f3a:	f000 f8a3 	bl	8008084 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007f3e:	230f      	movs	r3, #15
 8007f40:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007f42:	2302      	movs	r3, #2
 8007f44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007f46:	2300      	movs	r3, #0
 8007f48:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007f4a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007f4e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007f50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007f54:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8007f56:	f107 030c 	add.w	r3, r7, #12
 8007f5a:	2105      	movs	r1, #5
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f005 ff85 	bl	800de6c <HAL_RCC_ClockConfig>
 8007f62:	4603      	mov	r3, r0
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d001      	beq.n	8007f6c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8007f68:	f000 f88c 	bl	8008084 <Error_Handler>
  }
}
 8007f6c:	bf00      	nop
 8007f6e:	3750      	adds	r7, #80	; 0x50
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}
 8007f74:	40023800 	.word	0x40023800
 8007f78:	40007000 	.word	0x40007000

08007f7c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	af00      	add	r7, sp, #0
  /* I2C1_ER_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 1, 0);
 8007f80:	2200      	movs	r2, #0
 8007f82:	2101      	movs	r1, #1
 8007f84:	2020      	movs	r0, #32
 8007f86:	f001 fee7 	bl	8009d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8007f8a:	2020      	movs	r0, #32
 8007f8c:	f001 ff00 	bl	8009d90 <HAL_NVIC_EnableIRQ>
  /* UART7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UART7_IRQn, 5, 0);
 8007f90:	2200      	movs	r2, #0
 8007f92:	2105      	movs	r1, #5
 8007f94:	2052      	movs	r0, #82	; 0x52
 8007f96:	f001 fedf 	bl	8009d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(UART7_IRQn);
 8007f9a:	2052      	movs	r0, #82	; 0x52
 8007f9c:	f001 fef8 	bl	8009d90 <HAL_NVIC_EnableIRQ>
  /* I2C2_EV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	2105      	movs	r1, #5
 8007fa4:	2021      	movs	r0, #33	; 0x21
 8007fa6:	f001 fed7 	bl	8009d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8007faa:	2021      	movs	r0, #33	; 0x21
 8007fac:	f001 fef0 	bl	8009d90 <HAL_NVIC_EnableIRQ>
  /* I2C2_ER_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	2105      	movs	r1, #5
 8007fb4:	2022      	movs	r0, #34	; 0x22
 8007fb6:	f001 fecf 	bl	8009d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8007fba:	2022      	movs	r0, #34	; 0x22
 8007fbc:	f001 fee8 	bl	8009d90 <HAL_NVIC_EnableIRQ>
  /* SDIO_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	2105      	movs	r1, #5
 8007fc4:	2031      	movs	r0, #49	; 0x31
 8007fc6:	f001 fec7 	bl	8009d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8007fca:	2031      	movs	r0, #49	; 0x31
 8007fcc:	f001 fee0 	bl	8009d90 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	2105      	movs	r1, #5
 8007fd4:	200e      	movs	r0, #14
 8007fd6:	f001 febf 	bl	8009d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8007fda:	200e      	movs	r0, #14
 8007fdc:	f001 fed8 	bl	8009d90 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	2105      	movs	r1, #5
 8007fe4:	2011      	movs	r0, #17
 8007fe6:	f001 feb7 	bl	8009d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8007fea:	2011      	movs	r0, #17
 8007fec:	f001 fed0 	bl	8009d90 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	2101      	movs	r1, #1
 8007ff4:	2010      	movs	r0, #16
 8007ff6:	f001 feaf 	bl	8009d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8007ffa:	2010      	movs	r0, #16
 8007ffc:	f001 fec8 	bl	8009d90 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8008000:	2200      	movs	r2, #0
 8008002:	2105      	movs	r1, #5
 8008004:	203b      	movs	r0, #59	; 0x3b
 8008006:	f001 fea7 	bl	8009d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800800a:	203b      	movs	r0, #59	; 0x3b
 800800c:	f001 fec0 	bl	8009d90 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8008010:	2200      	movs	r2, #0
 8008012:	2105      	movs	r1, #5
 8008014:	2045      	movs	r0, #69	; 0x45
 8008016:	f001 fe9f 	bl	8009d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800801a:	2045      	movs	r0, #69	; 0x45
 800801c:	f001 feb8 	bl	8009d90 <HAL_NVIC_EnableIRQ>
  /* TIM1_BRK_TIM9_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 8008020:	2200      	movs	r2, #0
 8008022:	2105      	movs	r1, #5
 8008024:	2018      	movs	r0, #24
 8008026:	f001 fe97 	bl	8009d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800802a:	2018      	movs	r0, #24
 800802c:	f001 feb0 	bl	8009d90 <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8008030:	2200      	movs	r2, #0
 8008032:	2105      	movs	r1, #5
 8008034:	201c      	movs	r0, #28
 8008036:	f001 fe8f 	bl	8009d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800803a:	201c      	movs	r0, #28
 800803c:	f001 fea8 	bl	8009d90 <HAL_NVIC_EnableIRQ>
  /* UART8_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UART8_IRQn, 5, 0);
 8008040:	2200      	movs	r2, #0
 8008042:	2105      	movs	r1, #5
 8008044:	2053      	movs	r0, #83	; 0x53
 8008046:	f001 fe87 	bl	8009d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(UART8_IRQn);
 800804a:	2053      	movs	r0, #83	; 0x53
 800804c:	f001 fea0 	bl	8009d90 <HAL_NVIC_EnableIRQ>
}
 8008050:	bf00      	nop
 8008052:	bd80      	pop	{r7, pc}

08008054 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b082      	sub	sp, #8
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	/* microseond timer */
  if(htim->Instance == TIM2){
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008064:	d101      	bne.n	800806a <HAL_TIM_PeriodElapsedCallback+0x16>
	  msOverFlow();
 8008066:	f7ff fed3 	bl	8007e10 <msOverFlow>
  }
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4a04      	ldr	r2, [pc, #16]	; (8008080 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d101      	bne.n	8008078 <HAL_TIM_PeriodElapsedCallback+0x24>
    HAL_IncTick();
 8008074:	f001 fd76 	bl	8009b64 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8008078:	bf00      	nop
 800807a:	3708      	adds	r7, #8
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}
 8008080:	40001000 	.word	0x40001000

08008084 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008084:	b480      	push	{r7}
 8008086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8008088:	bf00      	nop
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
	...

08008094 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8008094:	b480      	push	{r7}
 8008096:	af00      	add	r7, sp, #0

  hsd.Instance = SDIO;
 8008098:	4b0c      	ldr	r3, [pc, #48]	; (80080cc <MX_SDIO_SD_Init+0x38>)
 800809a:	4a0d      	ldr	r2, [pc, #52]	; (80080d0 <MX_SDIO_SD_Init+0x3c>)
 800809c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800809e:	4b0b      	ldr	r3, [pc, #44]	; (80080cc <MX_SDIO_SD_Init+0x38>)
 80080a0:	2200      	movs	r2, #0
 80080a2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80080a4:	4b09      	ldr	r3, [pc, #36]	; (80080cc <MX_SDIO_SD_Init+0x38>)
 80080a6:	2200      	movs	r2, #0
 80080a8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80080aa:	4b08      	ldr	r3, [pc, #32]	; (80080cc <MX_SDIO_SD_Init+0x38>)
 80080ac:	2200      	movs	r2, #0
 80080ae:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80080b0:	4b06      	ldr	r3, [pc, #24]	; (80080cc <MX_SDIO_SD_Init+0x38>)
 80080b2:	2200      	movs	r2, #0
 80080b4:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80080b6:	4b05      	ldr	r3, [pc, #20]	; (80080cc <MX_SDIO_SD_Init+0x38>)
 80080b8:	2200      	movs	r2, #0
 80080ba:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 80080bc:	4b03      	ldr	r3, [pc, #12]	; (80080cc <MX_SDIO_SD_Init+0x38>)
 80080be:	2200      	movs	r2, #0
 80080c0:	619a      	str	r2, [r3, #24]

}
 80080c2:	bf00      	nop
 80080c4:	46bd      	mov	sp, r7
 80080c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ca:	4770      	bx	lr
 80080cc:	20007084 	.word	0x20007084
 80080d0:	40012c00 	.word	0x40012c00

080080d4 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b08a      	sub	sp, #40	; 0x28
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80080dc:	f107 0314 	add.w	r3, r7, #20
 80080e0:	2200      	movs	r2, #0
 80080e2:	601a      	str	r2, [r3, #0]
 80080e4:	605a      	str	r2, [r3, #4]
 80080e6:	609a      	str	r2, [r3, #8]
 80080e8:	60da      	str	r2, [r3, #12]
 80080ea:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a6c      	ldr	r2, [pc, #432]	; (80082a4 <HAL_SD_MspInit+0x1d0>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	f040 80d2 	bne.w	800829c <HAL_SD_MspInit+0x1c8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80080f8:	2300      	movs	r3, #0
 80080fa:	613b      	str	r3, [r7, #16]
 80080fc:	4b6a      	ldr	r3, [pc, #424]	; (80082a8 <HAL_SD_MspInit+0x1d4>)
 80080fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008100:	4a69      	ldr	r2, [pc, #420]	; (80082a8 <HAL_SD_MspInit+0x1d4>)
 8008102:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008106:	6453      	str	r3, [r2, #68]	; 0x44
 8008108:	4b67      	ldr	r3, [pc, #412]	; (80082a8 <HAL_SD_MspInit+0x1d4>)
 800810a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800810c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008110:	613b      	str	r3, [r7, #16]
 8008112:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008114:	2300      	movs	r3, #0
 8008116:	60fb      	str	r3, [r7, #12]
 8008118:	4b63      	ldr	r3, [pc, #396]	; (80082a8 <HAL_SD_MspInit+0x1d4>)
 800811a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800811c:	4a62      	ldr	r2, [pc, #392]	; (80082a8 <HAL_SD_MspInit+0x1d4>)
 800811e:	f043 0304 	orr.w	r3, r3, #4
 8008122:	6313      	str	r3, [r2, #48]	; 0x30
 8008124:	4b60      	ldr	r3, [pc, #384]	; (80082a8 <HAL_SD_MspInit+0x1d4>)
 8008126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008128:	f003 0304 	and.w	r3, r3, #4
 800812c:	60fb      	str	r3, [r7, #12]
 800812e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8008130:	2300      	movs	r3, #0
 8008132:	60bb      	str	r3, [r7, #8]
 8008134:	4b5c      	ldr	r3, [pc, #368]	; (80082a8 <HAL_SD_MspInit+0x1d4>)
 8008136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008138:	4a5b      	ldr	r2, [pc, #364]	; (80082a8 <HAL_SD_MspInit+0x1d4>)
 800813a:	f043 0308 	orr.w	r3, r3, #8
 800813e:	6313      	str	r3, [r2, #48]	; 0x30
 8008140:	4b59      	ldr	r3, [pc, #356]	; (80082a8 <HAL_SD_MspInit+0x1d4>)
 8008142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008144:	f003 0308 	and.w	r3, r3, #8
 8008148:	60bb      	str	r3, [r7, #8]
 800814a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800814c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8008150:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008152:	2302      	movs	r3, #2
 8008154:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008156:	2301      	movs	r3, #1
 8008158:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800815a:	2303      	movs	r3, #3
 800815c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800815e:	230c      	movs	r3, #12
 8008160:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008162:	f107 0314 	add.w	r3, r7, #20
 8008166:	4619      	mov	r1, r3
 8008168:	4850      	ldr	r0, [pc, #320]	; (80082ac <HAL_SD_MspInit+0x1d8>)
 800816a:	f002 f9c9 	bl	800a500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800816e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008172:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008174:	2302      	movs	r3, #2
 8008176:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008178:	2300      	movs	r3, #0
 800817a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800817c:	2303      	movs	r3, #3
 800817e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8008180:	230c      	movs	r3, #12
 8008182:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008184:	f107 0314 	add.w	r3, r7, #20
 8008188:	4619      	mov	r1, r3
 800818a:	4848      	ldr	r0, [pc, #288]	; (80082ac <HAL_SD_MspInit+0x1d8>)
 800818c:	f002 f9b8 	bl	800a500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8008190:	2304      	movs	r3, #4
 8008192:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008194:	2302      	movs	r3, #2
 8008196:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008198:	2301      	movs	r3, #1
 800819a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800819c:	2303      	movs	r3, #3
 800819e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80081a0:	230c      	movs	r3, #12
 80081a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80081a4:	f107 0314 	add.w	r3, r7, #20
 80081a8:	4619      	mov	r1, r3
 80081aa:	4841      	ldr	r0, [pc, #260]	; (80082b0 <HAL_SD_MspInit+0x1dc>)
 80081ac:	f002 f9a8 	bl	800a500 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 80081b0:	4b40      	ldr	r3, [pc, #256]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 80081b2:	4a41      	ldr	r2, [pc, #260]	; (80082b8 <HAL_SD_MspInit+0x1e4>)
 80081b4:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80081b6:	4b3f      	ldr	r3, [pc, #252]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 80081b8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80081bc:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80081be:	4b3d      	ldr	r3, [pc, #244]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 80081c0:	2200      	movs	r2, #0
 80081c2:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80081c4:	4b3b      	ldr	r3, [pc, #236]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 80081c6:	2200      	movs	r2, #0
 80081c8:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80081ca:	4b3a      	ldr	r3, [pc, #232]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 80081cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80081d0:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80081d2:	4b38      	ldr	r3, [pc, #224]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 80081d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80081d8:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80081da:	4b36      	ldr	r3, [pc, #216]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 80081dc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80081e0:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80081e2:	4b34      	ldr	r3, [pc, #208]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 80081e4:	2220      	movs	r2, #32
 80081e6:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80081e8:	4b32      	ldr	r3, [pc, #200]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 80081ea:	2200      	movs	r2, #0
 80081ec:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80081ee:	4b31      	ldr	r3, [pc, #196]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 80081f0:	2204      	movs	r2, #4
 80081f2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80081f4:	4b2f      	ldr	r3, [pc, #188]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 80081f6:	2203      	movs	r2, #3
 80081f8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80081fa:	4b2e      	ldr	r3, [pc, #184]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 80081fc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8008200:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8008202:	4b2c      	ldr	r3, [pc, #176]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 8008204:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008208:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800820a:	482a      	ldr	r0, [pc, #168]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 800820c:	f001 fdce 	bl	8009dac <HAL_DMA_Init>
 8008210:	4603      	mov	r3, r0
 8008212:	2b00      	cmp	r3, #0
 8008214:	d001      	beq.n	800821a <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8008216:	f7ff ff35 	bl	8008084 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	4a25      	ldr	r2, [pc, #148]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 800821e:	641a      	str	r2, [r3, #64]	; 0x40
 8008220:	4a24      	ldr	r2, [pc, #144]	; (80082b4 <HAL_SD_MspInit+0x1e0>)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8008226:	4b25      	ldr	r3, [pc, #148]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 8008228:	4a25      	ldr	r2, [pc, #148]	; (80082c0 <HAL_SD_MspInit+0x1ec>)
 800822a:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800822c:	4b23      	ldr	r3, [pc, #140]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 800822e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008232:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008234:	4b21      	ldr	r3, [pc, #132]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 8008236:	2240      	movs	r2, #64	; 0x40
 8008238:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800823a:	4b20      	ldr	r3, [pc, #128]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 800823c:	2200      	movs	r2, #0
 800823e:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8008240:	4b1e      	ldr	r3, [pc, #120]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 8008242:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008246:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8008248:	4b1c      	ldr	r3, [pc, #112]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 800824a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800824e:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8008250:	4b1a      	ldr	r3, [pc, #104]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 8008252:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008256:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8008258:	4b18      	ldr	r3, [pc, #96]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 800825a:	2220      	movs	r2, #32
 800825c:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800825e:	4b17      	ldr	r3, [pc, #92]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 8008260:	2200      	movs	r2, #0
 8008262:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8008264:	4b15      	ldr	r3, [pc, #84]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 8008266:	2204      	movs	r2, #4
 8008268:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800826a:	4b14      	ldr	r3, [pc, #80]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 800826c:	2203      	movs	r2, #3
 800826e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8008270:	4b12      	ldr	r3, [pc, #72]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 8008272:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8008276:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8008278:	4b10      	ldr	r3, [pc, #64]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 800827a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800827e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8008280:	480e      	ldr	r0, [pc, #56]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 8008282:	f001 fd93 	bl	8009dac <HAL_DMA_Init>
 8008286:	4603      	mov	r3, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	d001      	beq.n	8008290 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 800828c:	f7ff fefa 	bl	8008084 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	4a0a      	ldr	r2, [pc, #40]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 8008294:	63da      	str	r2, [r3, #60]	; 0x3c
 8008296:	4a09      	ldr	r2, [pc, #36]	; (80082bc <HAL_SD_MspInit+0x1e8>)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 800829c:	bf00      	nop
 800829e:	3728      	adds	r7, #40	; 0x28
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}
 80082a4:	40012c00 	.word	0x40012c00
 80082a8:	40023800 	.word	0x40023800
 80082ac:	40020800 	.word	0x40020800
 80082b0:	40020c00 	.word	0x40020c00
 80082b4:	20006fc4 	.word	0x20006fc4
 80082b8:	40026458 	.word	0x40026458
 80082bc:	20007024 	.word	0x20007024
 80082c0:	400264a0 	.word	0x400264a0

080082c4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80082c8:	4b17      	ldr	r3, [pc, #92]	; (8008328 <MX_SPI1_Init+0x64>)
 80082ca:	4a18      	ldr	r2, [pc, #96]	; (800832c <MX_SPI1_Init+0x68>)
 80082cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80082ce:	4b16      	ldr	r3, [pc, #88]	; (8008328 <MX_SPI1_Init+0x64>)
 80082d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80082d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80082d6:	4b14      	ldr	r3, [pc, #80]	; (8008328 <MX_SPI1_Init+0x64>)
 80082d8:	2200      	movs	r2, #0
 80082da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80082dc:	4b12      	ldr	r3, [pc, #72]	; (8008328 <MX_SPI1_Init+0x64>)
 80082de:	2200      	movs	r2, #0
 80082e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80082e2:	4b11      	ldr	r3, [pc, #68]	; (8008328 <MX_SPI1_Init+0x64>)
 80082e4:	2202      	movs	r2, #2
 80082e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80082e8:	4b0f      	ldr	r3, [pc, #60]	; (8008328 <MX_SPI1_Init+0x64>)
 80082ea:	2201      	movs	r2, #1
 80082ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80082ee:	4b0e      	ldr	r3, [pc, #56]	; (8008328 <MX_SPI1_Init+0x64>)
 80082f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80082f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80082f6:	4b0c      	ldr	r3, [pc, #48]	; (8008328 <MX_SPI1_Init+0x64>)
 80082f8:	2220      	movs	r2, #32
 80082fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80082fc:	4b0a      	ldr	r3, [pc, #40]	; (8008328 <MX_SPI1_Init+0x64>)
 80082fe:	2200      	movs	r2, #0
 8008300:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8008302:	4b09      	ldr	r3, [pc, #36]	; (8008328 <MX_SPI1_Init+0x64>)
 8008304:	2200      	movs	r2, #0
 8008306:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008308:	4b07      	ldr	r3, [pc, #28]	; (8008328 <MX_SPI1_Init+0x64>)
 800830a:	2200      	movs	r2, #0
 800830c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800830e:	4b06      	ldr	r3, [pc, #24]	; (8008328 <MX_SPI1_Init+0x64>)
 8008310:	220a      	movs	r2, #10
 8008312:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8008314:	4804      	ldr	r0, [pc, #16]	; (8008328 <MX_SPI1_Init+0x64>)
 8008316:	f007 facb 	bl	800f8b0 <HAL_SPI_Init>
 800831a:	4603      	mov	r3, r0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d001      	beq.n	8008324 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8008320:	f7ff feb0 	bl	8008084 <Error_Handler>
  }

}
 8008324:	bf00      	nop
 8008326:	bd80      	pop	{r7, pc}
 8008328:	20007108 	.word	0x20007108
 800832c:	40013000 	.word	0x40013000

08008330 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b08a      	sub	sp, #40	; 0x28
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008338:	f107 0314 	add.w	r3, r7, #20
 800833c:	2200      	movs	r2, #0
 800833e:	601a      	str	r2, [r3, #0]
 8008340:	605a      	str	r2, [r3, #4]
 8008342:	609a      	str	r2, [r3, #8]
 8008344:	60da      	str	r2, [r3, #12]
 8008346:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a28      	ldr	r2, [pc, #160]	; (80083f0 <HAL_SPI_MspInit+0xc0>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d149      	bne.n	80083e6 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8008352:	2300      	movs	r3, #0
 8008354:	613b      	str	r3, [r7, #16]
 8008356:	4b27      	ldr	r3, [pc, #156]	; (80083f4 <HAL_SPI_MspInit+0xc4>)
 8008358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800835a:	4a26      	ldr	r2, [pc, #152]	; (80083f4 <HAL_SPI_MspInit+0xc4>)
 800835c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008360:	6453      	str	r3, [r2, #68]	; 0x44
 8008362:	4b24      	ldr	r3, [pc, #144]	; (80083f4 <HAL_SPI_MspInit+0xc4>)
 8008364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008366:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800836a:	613b      	str	r3, [r7, #16]
 800836c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800836e:	2300      	movs	r3, #0
 8008370:	60fb      	str	r3, [r7, #12]
 8008372:	4b20      	ldr	r3, [pc, #128]	; (80083f4 <HAL_SPI_MspInit+0xc4>)
 8008374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008376:	4a1f      	ldr	r2, [pc, #124]	; (80083f4 <HAL_SPI_MspInit+0xc4>)
 8008378:	f043 0301 	orr.w	r3, r3, #1
 800837c:	6313      	str	r3, [r2, #48]	; 0x30
 800837e:	4b1d      	ldr	r3, [pc, #116]	; (80083f4 <HAL_SPI_MspInit+0xc4>)
 8008380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008382:	f003 0301 	and.w	r3, r3, #1
 8008386:	60fb      	str	r3, [r7, #12]
 8008388:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800838a:	2300      	movs	r3, #0
 800838c:	60bb      	str	r3, [r7, #8]
 800838e:	4b19      	ldr	r3, [pc, #100]	; (80083f4 <HAL_SPI_MspInit+0xc4>)
 8008390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008392:	4a18      	ldr	r2, [pc, #96]	; (80083f4 <HAL_SPI_MspInit+0xc4>)
 8008394:	f043 0302 	orr.w	r3, r3, #2
 8008398:	6313      	str	r3, [r2, #48]	; 0x30
 800839a:	4b16      	ldr	r3, [pc, #88]	; (80083f4 <HAL_SPI_MspInit+0xc4>)
 800839c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800839e:	f003 0302 	and.w	r3, r3, #2
 80083a2:	60bb      	str	r3, [r7, #8]
 80083a4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MOSI_Pin;
 80083a6:	23a0      	movs	r3, #160	; 0xa0
 80083a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80083aa:	2302      	movs	r3, #2
 80083ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083ae:	2300      	movs	r3, #0
 80083b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80083b2:	2303      	movs	r3, #3
 80083b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80083b6:	2305      	movs	r3, #5
 80083b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80083ba:	f107 0314 	add.w	r3, r7, #20
 80083be:	4619      	mov	r1, r3
 80083c0:	480d      	ldr	r0, [pc, #52]	; (80083f8 <HAL_SPI_MspInit+0xc8>)
 80083c2:	f002 f89d 	bl	800a500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 80083c6:	2310      	movs	r3, #16
 80083c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80083ca:	2302      	movs	r3, #2
 80083cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083ce:	2300      	movs	r3, #0
 80083d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80083d2:	2303      	movs	r3, #3
 80083d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80083d6:	2305      	movs	r3, #5
 80083d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 80083da:	f107 0314 	add.w	r3, r7, #20
 80083de:	4619      	mov	r1, r3
 80083e0:	4806      	ldr	r0, [pc, #24]	; (80083fc <HAL_SPI_MspInit+0xcc>)
 80083e2:	f002 f88d 	bl	800a500 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80083e6:	bf00      	nop
 80083e8:	3728      	adds	r7, #40	; 0x28
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}
 80083ee:	bf00      	nop
 80083f0:	40013000 	.word	0x40013000
 80083f4:	40023800 	.word	0x40023800
 80083f8:	40020000 	.word	0x40020000
 80083fc:	40020400 	.word	0x40020400

08008400 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b082      	sub	sp, #8
 8008404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008406:	2300      	movs	r3, #0
 8008408:	607b      	str	r3, [r7, #4]
 800840a:	4b12      	ldr	r3, [pc, #72]	; (8008454 <HAL_MspInit+0x54>)
 800840c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800840e:	4a11      	ldr	r2, [pc, #68]	; (8008454 <HAL_MspInit+0x54>)
 8008410:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008414:	6453      	str	r3, [r2, #68]	; 0x44
 8008416:	4b0f      	ldr	r3, [pc, #60]	; (8008454 <HAL_MspInit+0x54>)
 8008418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800841a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800841e:	607b      	str	r3, [r7, #4]
 8008420:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008422:	2300      	movs	r3, #0
 8008424:	603b      	str	r3, [r7, #0]
 8008426:	4b0b      	ldr	r3, [pc, #44]	; (8008454 <HAL_MspInit+0x54>)
 8008428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800842a:	4a0a      	ldr	r2, [pc, #40]	; (8008454 <HAL_MspInit+0x54>)
 800842c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008430:	6413      	str	r3, [r2, #64]	; 0x40
 8008432:	4b08      	ldr	r3, [pc, #32]	; (8008454 <HAL_MspInit+0x54>)
 8008434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008436:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800843a:	603b      	str	r3, [r7, #0]
 800843c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800843e:	2200      	movs	r2, #0
 8008440:	210f      	movs	r1, #15
 8008442:	f06f 0001 	mvn.w	r0, #1
 8008446:	f001 fc87 	bl	8009d58 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800844a:	bf00      	nop
 800844c:	3708      	adds	r7, #8
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop
 8008454:	40023800 	.word	0x40023800

08008458 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b08c      	sub	sp, #48	; 0x30
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8008460:	2300      	movs	r3, #0
 8008462:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8008464:	2300      	movs	r3, #0
 8008466:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8008468:	2200      	movs	r2, #0
 800846a:	6879      	ldr	r1, [r7, #4]
 800846c:	2036      	movs	r0, #54	; 0x36
 800846e:	f001 fc73 	bl	8009d58 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008472:	2036      	movs	r0, #54	; 0x36
 8008474:	f001 fc8c 	bl	8009d90 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8008478:	2300      	movs	r3, #0
 800847a:	60fb      	str	r3, [r7, #12]
 800847c:	4b1f      	ldr	r3, [pc, #124]	; (80084fc <HAL_InitTick+0xa4>)
 800847e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008480:	4a1e      	ldr	r2, [pc, #120]	; (80084fc <HAL_InitTick+0xa4>)
 8008482:	f043 0310 	orr.w	r3, r3, #16
 8008486:	6413      	str	r3, [r2, #64]	; 0x40
 8008488:	4b1c      	ldr	r3, [pc, #112]	; (80084fc <HAL_InitTick+0xa4>)
 800848a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800848c:	f003 0310 	and.w	r3, r3, #16
 8008490:	60fb      	str	r3, [r7, #12]
 8008492:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8008494:	f107 0210 	add.w	r2, r7, #16
 8008498:	f107 0314 	add.w	r3, r7, #20
 800849c:	4611      	mov	r1, r2
 800849e:	4618      	mov	r0, r3
 80084a0:	f005 fed6 	bl	800e250 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80084a4:	f005 feac 	bl	800e200 <HAL_RCC_GetPCLK1Freq>
 80084a8:	4603      	mov	r3, r0
 80084aa:	005b      	lsls	r3, r3, #1
 80084ac:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80084ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084b0:	4a13      	ldr	r2, [pc, #76]	; (8008500 <HAL_InitTick+0xa8>)
 80084b2:	fba2 2303 	umull	r2, r3, r2, r3
 80084b6:	0c9b      	lsrs	r3, r3, #18
 80084b8:	3b01      	subs	r3, #1
 80084ba:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80084bc:	4b11      	ldr	r3, [pc, #68]	; (8008504 <HAL_InitTick+0xac>)
 80084be:	4a12      	ldr	r2, [pc, #72]	; (8008508 <HAL_InitTick+0xb0>)
 80084c0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 80084c2:	4b10      	ldr	r3, [pc, #64]	; (8008504 <HAL_InitTick+0xac>)
 80084c4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80084c8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80084ca:	4a0e      	ldr	r2, [pc, #56]	; (8008504 <HAL_InitTick+0xac>)
 80084cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ce:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80084d0:	4b0c      	ldr	r3, [pc, #48]	; (8008504 <HAL_InitTick+0xac>)
 80084d2:	2200      	movs	r2, #0
 80084d4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80084d6:	4b0b      	ldr	r3, [pc, #44]	; (8008504 <HAL_InitTick+0xac>)
 80084d8:	2200      	movs	r2, #0
 80084da:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80084dc:	4809      	ldr	r0, [pc, #36]	; (8008504 <HAL_InitTick+0xac>)
 80084de:	f007 fa4b 	bl	800f978 <HAL_TIM_Base_Init>
 80084e2:	4603      	mov	r3, r0
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d104      	bne.n	80084f2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80084e8:	4806      	ldr	r0, [pc, #24]	; (8008504 <HAL_InitTick+0xac>)
 80084ea:	f007 fa70 	bl	800f9ce <HAL_TIM_Base_Start_IT>
 80084ee:	4603      	mov	r3, r0
 80084f0:	e000      	b.n	80084f4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80084f2:	2301      	movs	r3, #1
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3730      	adds	r7, #48	; 0x30
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}
 80084fc:	40023800 	.word	0x40023800
 8008500:	431bde83 	.word	0x431bde83
 8008504:	20007160 	.word	0x20007160
 8008508:	40001000 	.word	0x40001000

0800850c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800850c:	b480      	push	{r7}
 800850e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008510:	bf00      	nop
 8008512:	46bd      	mov	sp, r7
 8008514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008518:	4770      	bx	lr

0800851a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800851a:	b480      	push	{r7}
 800851c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800851e:	e7fe      	b.n	800851e <HardFault_Handler+0x4>

08008520 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008520:	b480      	push	{r7}
 8008522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008524:	e7fe      	b.n	8008524 <MemManage_Handler+0x4>

08008526 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008526:	b480      	push	{r7}
 8008528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800852a:	e7fe      	b.n	800852a <BusFault_Handler+0x4>

0800852c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800852c:	b480      	push	{r7}
 800852e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008530:	e7fe      	b.n	8008530 <UsageFault_Handler+0x4>

08008532 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008532:	b480      	push	{r7}
 8008534:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008536:	bf00      	nop
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 8008544:	4802      	ldr	r0, [pc, #8]	; (8008550 <DMA1_Stream3_IRQHandler+0x10>)
 8008546:	f001 fd59 	bl	8009ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800854a:	bf00      	nop
 800854c:	bd80      	pop	{r7, pc}
 800854e:	bf00      	nop
 8008550:	200074a0 	.word	0x200074a0

08008554 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8008558:	4802      	ldr	r0, [pc, #8]	; (8008564 <DMA1_Stream5_IRQHandler+0x10>)
 800855a:	f001 fd4f 	bl	8009ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800855e:	bf00      	nop
 8008560:	bd80      	pop	{r7, pc}
 8008562:	bf00      	nop
 8008564:	20006f64 	.word	0x20006f64

08008568 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_rx);
 800856c:	4802      	ldr	r0, [pc, #8]	; (8008578 <DMA1_Stream6_IRQHandler+0x10>)
 800856e:	f001 fd45 	bl	8009ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8008572:	bf00      	nop
 8008574:	bd80      	pop	{r7, pc}
 8008576:	bf00      	nop
 8008578:	20007500 	.word	0x20007500

0800857c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8008580:	4802      	ldr	r0, [pc, #8]	; (800858c <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8008582:	f007 fa9e 	bl	800fac2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8008586:	bf00      	nop
 8008588:	bd80      	pop	{r7, pc}
 800858a:	bf00      	nop
 800858c:	20007320 	.word	0x20007320

08008590 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8008594:	4802      	ldr	r0, [pc, #8]	; (80085a0 <TIM2_IRQHandler+0x10>)
 8008596:	f007 fa94 	bl	800fac2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800859a:	bf00      	nop
 800859c:	bd80      	pop	{r7, pc}
 800859e:	bf00      	nop
 80085a0:	20007360 	.word	0x20007360

080085a4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80085a8:	4802      	ldr	r0, [pc, #8]	; (80085b4 <I2C1_EV_IRQHandler+0x10>)
 80085aa:	f002 ffe7 	bl	800b57c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80085ae:	bf00      	nop
 80085b0:	bd80      	pop	{r7, pc}
 80085b2:	bf00      	nop
 80085b4:	20006ebc 	.word	0x20006ebc

080085b8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80085bc:	4802      	ldr	r0, [pc, #8]	; (80085c8 <I2C1_ER_IRQHandler+0x10>)
 80085be:	f003 f943 	bl	800b848 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80085c2:	bf00      	nop
 80085c4:	bd80      	pop	{r7, pc}
 80085c6:	bf00      	nop
 80085c8:	20006ebc 	.word	0x20006ebc

080085cc <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80085d0:	4802      	ldr	r0, [pc, #8]	; (80085dc <I2C2_EV_IRQHandler+0x10>)
 80085d2:	f002 ffd3 	bl	800b57c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80085d6:	bf00      	nop
 80085d8:	bd80      	pop	{r7, pc}
 80085da:	bf00      	nop
 80085dc:	20006f10 	.word	0x20006f10

080085e0 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 80085e4:	4802      	ldr	r0, [pc, #8]	; (80085f0 <I2C2_ER_IRQHandler+0x10>)
 80085e6:	f003 f92f 	bl	800b848 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 80085ea:	bf00      	nop
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	bf00      	nop
 80085f0:	20006f10 	.word	0x20006f10

080085f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80085f8:	4802      	ldr	r0, [pc, #8]	; (8008604 <USART2_IRQHandler+0x10>)
 80085fa:	f008 fbab 	bl	8010d54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80085fe:	bf00      	nop
 8008600:	bd80      	pop	{r7, pc}
 8008602:	bf00      	nop
 8008604:	200075a0 	.word	0x200075a0

08008608 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800860c:	4802      	ldr	r0, [pc, #8]	; (8008618 <TIM8_CC_IRQHandler+0x10>)
 800860e:	f007 fa58 	bl	800fac2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8008612:	bf00      	nop
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop
 8008618:	200071a0 	.word	0x200071a0

0800861c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8008620:	4802      	ldr	r0, [pc, #8]	; (800862c <SDIO_IRQHandler+0x10>)
 8008622:	f006 f8b1 	bl	800e788 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8008626:	bf00      	nop
 8008628:	bd80      	pop	{r7, pc}
 800862a:	bf00      	nop
 800862c:	20007084 	.word	0x20007084

08008630 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008634:	4802      	ldr	r0, [pc, #8]	; (8008640 <TIM6_DAC_IRQHandler+0x10>)
 8008636:	f007 fa44 	bl	800fac2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800863a:	bf00      	nop
 800863c:	bd80      	pop	{r7, pc}
 800863e:	bf00      	nop
 8008640:	20007160 	.word	0x20007160

08008644 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8008648:	4802      	ldr	r0, [pc, #8]	; (8008654 <DMA2_Stream3_IRQHandler+0x10>)
 800864a:	f001 fcd7 	bl	8009ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800864e:	bf00      	nop
 8008650:	bd80      	pop	{r7, pc}
 8008652:	bf00      	nop
 8008654:	20006fc4 	.word	0x20006fc4

08008658 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800865c:	4802      	ldr	r0, [pc, #8]	; (8008668 <DMA2_Stream6_IRQHandler+0x10>)
 800865e:	f001 fccd 	bl	8009ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8008662:	bf00      	nop
 8008664:	bd80      	pop	{r7, pc}
 8008666:	bf00      	nop
 8008668:	20007024 	.word	0x20007024

0800866c <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8008670:	4802      	ldr	r0, [pc, #8]	; (800867c <UART7_IRQHandler+0x10>)
 8008672:	f008 fb6f 	bl	8010d54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8008676:	bf00      	nop
 8008678:	bd80      	pop	{r7, pc}
 800867a:	bf00      	nop
 800867c:	20007420 	.word	0x20007420

08008680 <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8008684:	4802      	ldr	r0, [pc, #8]	; (8008690 <UART8_IRQHandler+0x10>)
 8008686:	f008 fb65 	bl	8010d54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 800868a:	bf00      	nop
 800868c:	bd80      	pop	{r7, pc}
 800868e:	bf00      	nop
 8008690:	20007560 	.word	0x20007560

08008694 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008694:	b480      	push	{r7}
 8008696:	af00      	add	r7, sp, #0
	return 1;
 8008698:	2301      	movs	r3, #1
}
 800869a:	4618      	mov	r0, r3
 800869c:	46bd      	mov	sp, r7
 800869e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a2:	4770      	bx	lr

080086a4 <_kill>:

int _kill(int pid, int sig)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b082      	sub	sp, #8
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
 80086ac:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80086ae:	f011 fd43 	bl	801a138 <__errno>
 80086b2:	4602      	mov	r2, r0
 80086b4:	2316      	movs	r3, #22
 80086b6:	6013      	str	r3, [r2, #0]
	return -1;
 80086b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80086bc:	4618      	mov	r0, r3
 80086be:	3708      	adds	r7, #8
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}

080086c4 <_exit>:

void _exit (int status)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b082      	sub	sp, #8
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80086cc:	f04f 31ff 	mov.w	r1, #4294967295
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f7ff ffe7 	bl	80086a4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80086d6:	e7fe      	b.n	80086d6 <_exit+0x12>

080086d8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b086      	sub	sp, #24
 80086dc:	af00      	add	r7, sp, #0
 80086de:	60f8      	str	r0, [r7, #12]
 80086e0:	60b9      	str	r1, [r7, #8]
 80086e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80086e4:	2300      	movs	r3, #0
 80086e6:	617b      	str	r3, [r7, #20]
 80086e8:	e00a      	b.n	8008700 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80086ea:	f3af 8000 	nop.w
 80086ee:	4601      	mov	r1, r0
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	1c5a      	adds	r2, r3, #1
 80086f4:	60ba      	str	r2, [r7, #8]
 80086f6:	b2ca      	uxtb	r2, r1
 80086f8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	3301      	adds	r3, #1
 80086fe:	617b      	str	r3, [r7, #20]
 8008700:	697a      	ldr	r2, [r7, #20]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	429a      	cmp	r2, r3
 8008706:	dbf0      	blt.n	80086ea <_read+0x12>
	}

return len;
 8008708:	687b      	ldr	r3, [r7, #4]
}
 800870a:	4618      	mov	r0, r3
 800870c:	3718      	adds	r7, #24
 800870e:	46bd      	mov	sp, r7
 8008710:	bd80      	pop	{r7, pc}

08008712 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008712:	b580      	push	{r7, lr}
 8008714:	b086      	sub	sp, #24
 8008716:	af00      	add	r7, sp, #0
 8008718:	60f8      	str	r0, [r7, #12]
 800871a:	60b9      	str	r1, [r7, #8]
 800871c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800871e:	2300      	movs	r3, #0
 8008720:	617b      	str	r3, [r7, #20]
 8008722:	e009      	b.n	8008738 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	1c5a      	adds	r2, r3, #1
 8008728:	60ba      	str	r2, [r7, #8]
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	4618      	mov	r0, r3
 800872e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	3301      	adds	r3, #1
 8008736:	617b      	str	r3, [r7, #20]
 8008738:	697a      	ldr	r2, [r7, #20]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	429a      	cmp	r2, r3
 800873e:	dbf1      	blt.n	8008724 <_write+0x12>
	}
	return len;
 8008740:	687b      	ldr	r3, [r7, #4]
}
 8008742:	4618      	mov	r0, r3
 8008744:	3718      	adds	r7, #24
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}

0800874a <_close>:

int _close(int file)
{
 800874a:	b480      	push	{r7}
 800874c:	b083      	sub	sp, #12
 800874e:	af00      	add	r7, sp, #0
 8008750:	6078      	str	r0, [r7, #4]
	return -1;
 8008752:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008756:	4618      	mov	r0, r3
 8008758:	370c      	adds	r7, #12
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr

08008762 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008762:	b480      	push	{r7}
 8008764:	b083      	sub	sp, #12
 8008766:	af00      	add	r7, sp, #0
 8008768:	6078      	str	r0, [r7, #4]
 800876a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008772:	605a      	str	r2, [r3, #4]
	return 0;
 8008774:	2300      	movs	r3, #0
}
 8008776:	4618      	mov	r0, r3
 8008778:	370c      	adds	r7, #12
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr

08008782 <_isatty>:

int _isatty(int file)
{
 8008782:	b480      	push	{r7}
 8008784:	b083      	sub	sp, #12
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
	return 1;
 800878a:	2301      	movs	r3, #1
}
 800878c:	4618      	mov	r0, r3
 800878e:	370c      	adds	r7, #12
 8008790:	46bd      	mov	sp, r7
 8008792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008796:	4770      	bx	lr

08008798 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008798:	b480      	push	{r7}
 800879a:	b085      	sub	sp, #20
 800879c:	af00      	add	r7, sp, #0
 800879e:	60f8      	str	r0, [r7, #12]
 80087a0:	60b9      	str	r1, [r7, #8]
 80087a2:	607a      	str	r2, [r7, #4]
	return 0;
 80087a4:	2300      	movs	r3, #0
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3714      	adds	r7, #20
 80087aa:	46bd      	mov	sp, r7
 80087ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b0:	4770      	bx	lr
	...

080087b4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80087bc:	4b11      	ldr	r3, [pc, #68]	; (8008804 <_sbrk+0x50>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d102      	bne.n	80087ca <_sbrk+0x16>
		heap_end = &end;
 80087c4:	4b0f      	ldr	r3, [pc, #60]	; (8008804 <_sbrk+0x50>)
 80087c6:	4a10      	ldr	r2, [pc, #64]	; (8008808 <_sbrk+0x54>)
 80087c8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80087ca:	4b0e      	ldr	r3, [pc, #56]	; (8008804 <_sbrk+0x50>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80087d0:	4b0c      	ldr	r3, [pc, #48]	; (8008804 <_sbrk+0x50>)
 80087d2:	681a      	ldr	r2, [r3, #0]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	4413      	add	r3, r2
 80087d8:	466a      	mov	r2, sp
 80087da:	4293      	cmp	r3, r2
 80087dc:	d907      	bls.n	80087ee <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80087de:	f011 fcab 	bl	801a138 <__errno>
 80087e2:	4602      	mov	r2, r0
 80087e4:	230c      	movs	r3, #12
 80087e6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80087e8:	f04f 33ff 	mov.w	r3, #4294967295
 80087ec:	e006      	b.n	80087fc <_sbrk+0x48>
	}

	heap_end += incr;
 80087ee:	4b05      	ldr	r3, [pc, #20]	; (8008804 <_sbrk+0x50>)
 80087f0:	681a      	ldr	r2, [r3, #0]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	4413      	add	r3, r2
 80087f6:	4a03      	ldr	r2, [pc, #12]	; (8008804 <_sbrk+0x50>)
 80087f8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80087fa:	68fb      	ldr	r3, [r7, #12]
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	3710      	adds	r7, #16
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}
 8008804:	2000098c 	.word	0x2000098c
 8008808:	20009aa0 	.word	0x20009aa0

0800880c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800880c:	b480      	push	{r7}
 800880e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008810:	4b08      	ldr	r3, [pc, #32]	; (8008834 <SystemInit+0x28>)
 8008812:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008816:	4a07      	ldr	r2, [pc, #28]	; (8008834 <SystemInit+0x28>)
 8008818:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800881c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008820:	4b04      	ldr	r3, [pc, #16]	; (8008834 <SystemInit+0x28>)
 8008822:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008826:	609a      	str	r2, [r3, #8]
#endif
}
 8008828:	bf00      	nop
 800882a:	46bd      	mov	sp, r7
 800882c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008830:	4770      	bx	lr
 8008832:	bf00      	nop
 8008834:	e000ed00 	.word	0xe000ed00

08008838 <MX_TIM2_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b086      	sub	sp, #24
 800883c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800883e:	f107 0308 	add.w	r3, r7, #8
 8008842:	2200      	movs	r2, #0
 8008844:	601a      	str	r2, [r3, #0]
 8008846:	605a      	str	r2, [r3, #4]
 8008848:	609a      	str	r2, [r3, #8]
 800884a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800884c:	463b      	mov	r3, r7
 800884e:	2200      	movs	r2, #0
 8008850:	601a      	str	r2, [r3, #0]
 8008852:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8008854:	4b1d      	ldr	r3, [pc, #116]	; (80088cc <MX_TIM2_Init+0x94>)
 8008856:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800885a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 800885c:	4b1b      	ldr	r3, [pc, #108]	; (80088cc <MX_TIM2_Init+0x94>)
 800885e:	2253      	movs	r2, #83	; 0x53
 8008860:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008862:	4b1a      	ldr	r3, [pc, #104]	; (80088cc <MX_TIM2_Init+0x94>)
 8008864:	2200      	movs	r2, #0
 8008866:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967296-1;
 8008868:	4b18      	ldr	r3, [pc, #96]	; (80088cc <MX_TIM2_Init+0x94>)
 800886a:	f04f 32ff 	mov.w	r2, #4294967295
 800886e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008870:	4b16      	ldr	r3, [pc, #88]	; (80088cc <MX_TIM2_Init+0x94>)
 8008872:	2200      	movs	r2, #0
 8008874:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008876:	4b15      	ldr	r3, [pc, #84]	; (80088cc <MX_TIM2_Init+0x94>)
 8008878:	2200      	movs	r2, #0
 800887a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800887c:	4813      	ldr	r0, [pc, #76]	; (80088cc <MX_TIM2_Init+0x94>)
 800887e:	f007 f87b 	bl	800f978 <HAL_TIM_Base_Init>
 8008882:	4603      	mov	r3, r0
 8008884:	2b00      	cmp	r3, #0
 8008886:	d001      	beq.n	800888c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8008888:	f7ff fbfc 	bl	8008084 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800888c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008890:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8008892:	f107 0308 	add.w	r3, r7, #8
 8008896:	4619      	mov	r1, r3
 8008898:	480c      	ldr	r0, [pc, #48]	; (80088cc <MX_TIM2_Init+0x94>)
 800889a:	f007 fb7d 	bl	800ff98 <HAL_TIM_ConfigClockSource>
 800889e:	4603      	mov	r3, r0
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d001      	beq.n	80088a8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80088a4:	f7ff fbee 	bl	8008084 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80088a8:	2300      	movs	r3, #0
 80088aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80088ac:	2300      	movs	r3, #0
 80088ae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80088b0:	463b      	mov	r3, r7
 80088b2:	4619      	mov	r1, r3
 80088b4:	4805      	ldr	r0, [pc, #20]	; (80088cc <MX_TIM2_Init+0x94>)
 80088b6:	f008 f89d 	bl	80109f4 <HAL_TIMEx_MasterConfigSynchronization>
 80088ba:	4603      	mov	r3, r0
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d001      	beq.n	80088c4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80088c0:	f7ff fbe0 	bl	8008084 <Error_Handler>
  }

}
 80088c4:	bf00      	nop
 80088c6:	3718      	adds	r7, #24
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bd80      	pop	{r7, pc}
 80088cc:	20007360 	.word	0x20007360

080088d0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b08e      	sub	sp, #56	; 0x38
 80088d4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80088d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80088da:	2200      	movs	r2, #0
 80088dc:	601a      	str	r2, [r3, #0]
 80088de:	605a      	str	r2, [r3, #4]
 80088e0:	609a      	str	r2, [r3, #8]
 80088e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80088e4:	f107 0320 	add.w	r3, r7, #32
 80088e8:	2200      	movs	r2, #0
 80088ea:	601a      	str	r2, [r3, #0]
 80088ec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80088ee:	1d3b      	adds	r3, r7, #4
 80088f0:	2200      	movs	r2, #0
 80088f2:	601a      	str	r2, [r3, #0]
 80088f4:	605a      	str	r2, [r3, #4]
 80088f6:	609a      	str	r2, [r3, #8]
 80088f8:	60da      	str	r2, [r3, #12]
 80088fa:	611a      	str	r2, [r3, #16]
 80088fc:	615a      	str	r2, [r3, #20]
 80088fe:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8008900:	4b37      	ldr	r3, [pc, #220]	; (80089e0 <MX_TIM3_Init+0x110>)
 8008902:	4a38      	ldr	r2, [pc, #224]	; (80089e4 <MX_TIM3_Init+0x114>)
 8008904:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42-1;
 8008906:	4b36      	ldr	r3, [pc, #216]	; (80089e0 <MX_TIM3_Init+0x110>)
 8008908:	2229      	movs	r2, #41	; 0x29
 800890a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800890c:	4b34      	ldr	r3, [pc, #208]	; (80089e0 <MX_TIM3_Init+0x110>)
 800890e:	2200      	movs	r2, #0
 8008910:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 40000-1;
 8008912:	4b33      	ldr	r3, [pc, #204]	; (80089e0 <MX_TIM3_Init+0x110>)
 8008914:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8008918:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800891a:	4b31      	ldr	r3, [pc, #196]	; (80089e0 <MX_TIM3_Init+0x110>)
 800891c:	2200      	movs	r2, #0
 800891e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008920:	4b2f      	ldr	r3, [pc, #188]	; (80089e0 <MX_TIM3_Init+0x110>)
 8008922:	2200      	movs	r2, #0
 8008924:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8008926:	482e      	ldr	r0, [pc, #184]	; (80089e0 <MX_TIM3_Init+0x110>)
 8008928:	f007 f826 	bl	800f978 <HAL_TIM_Base_Init>
 800892c:	4603      	mov	r3, r0
 800892e:	2b00      	cmp	r3, #0
 8008930:	d001      	beq.n	8008936 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8008932:	f7ff fba7 	bl	8008084 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008936:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800893a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800893c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008940:	4619      	mov	r1, r3
 8008942:	4827      	ldr	r0, [pc, #156]	; (80089e0 <MX_TIM3_Init+0x110>)
 8008944:	f007 fb28 	bl	800ff98 <HAL_TIM_ConfigClockSource>
 8008948:	4603      	mov	r3, r0
 800894a:	2b00      	cmp	r3, #0
 800894c:	d001      	beq.n	8008952 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800894e:	f7ff fb99 	bl	8008084 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8008952:	4823      	ldr	r0, [pc, #140]	; (80089e0 <MX_TIM3_Init+0x110>)
 8008954:	f007 f85f 	bl	800fa16 <HAL_TIM_PWM_Init>
 8008958:	4603      	mov	r3, r0
 800895a:	2b00      	cmp	r3, #0
 800895c:	d001      	beq.n	8008962 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800895e:	f7ff fb91 	bl	8008084 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008962:	2300      	movs	r3, #0
 8008964:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008966:	2300      	movs	r3, #0
 8008968:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800896a:	f107 0320 	add.w	r3, r7, #32
 800896e:	4619      	mov	r1, r3
 8008970:	481b      	ldr	r0, [pc, #108]	; (80089e0 <MX_TIM3_Init+0x110>)
 8008972:	f008 f83f 	bl	80109f4 <HAL_TIMEx_MasterConfigSynchronization>
 8008976:	4603      	mov	r3, r0
 8008978:	2b00      	cmp	r3, #0
 800897a:	d001      	beq.n	8008980 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800897c:	f7ff fb82 	bl	8008084 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008980:	2360      	movs	r3, #96	; 0x60
 8008982:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8008984:	2300      	movs	r3, #0
 8008986:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008988:	2300      	movs	r3, #0
 800898a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800898c:	2300      	movs	r3, #0
 800898e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008990:	1d3b      	adds	r3, r7, #4
 8008992:	2200      	movs	r2, #0
 8008994:	4619      	mov	r1, r3
 8008996:	4812      	ldr	r0, [pc, #72]	; (80089e0 <MX_TIM3_Init+0x110>)
 8008998:	f007 fa38 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 800899c:	4603      	mov	r3, r0
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d001      	beq.n	80089a6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80089a2:	f7ff fb6f 	bl	8008084 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80089a6:	1d3b      	adds	r3, r7, #4
 80089a8:	2204      	movs	r2, #4
 80089aa:	4619      	mov	r1, r3
 80089ac:	480c      	ldr	r0, [pc, #48]	; (80089e0 <MX_TIM3_Init+0x110>)
 80089ae:	f007 fa2d 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 80089b2:	4603      	mov	r3, r0
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d001      	beq.n	80089bc <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80089b8:	f7ff fb64 	bl	8008084 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80089bc:	1d3b      	adds	r3, r7, #4
 80089be:	220c      	movs	r2, #12
 80089c0:	4619      	mov	r1, r3
 80089c2:	4807      	ldr	r0, [pc, #28]	; (80089e0 <MX_TIM3_Init+0x110>)
 80089c4:	f007 fa22 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 80089c8:	4603      	mov	r3, r0
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d001      	beq.n	80089d2 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 80089ce:	f7ff fb59 	bl	8008084 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 80089d2:	4803      	ldr	r0, [pc, #12]	; (80089e0 <MX_TIM3_Init+0x110>)
 80089d4:	f000 fc3c 	bl	8009250 <HAL_TIM_MspPostInit>

}
 80089d8:	bf00      	nop
 80089da:	3738      	adds	r7, #56	; 0x38
 80089dc:	46bd      	mov	sp, r7
 80089de:	bd80      	pop	{r7, pc}
 80089e0:	200072a0 	.word	0x200072a0
 80089e4:	40000400 	.word	0x40000400

080089e8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b08e      	sub	sp, #56	; 0x38
 80089ec:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80089ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80089f2:	2200      	movs	r2, #0
 80089f4:	601a      	str	r2, [r3, #0]
 80089f6:	605a      	str	r2, [r3, #4]
 80089f8:	609a      	str	r2, [r3, #8]
 80089fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80089fc:	f107 0320 	add.w	r3, r7, #32
 8008a00:	2200      	movs	r2, #0
 8008a02:	601a      	str	r2, [r3, #0]
 8008a04:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008a06:	1d3b      	adds	r3, r7, #4
 8008a08:	2200      	movs	r2, #0
 8008a0a:	601a      	str	r2, [r3, #0]
 8008a0c:	605a      	str	r2, [r3, #4]
 8008a0e:	609a      	str	r2, [r3, #8]
 8008a10:	60da      	str	r2, [r3, #12]
 8008a12:	611a      	str	r2, [r3, #16]
 8008a14:	615a      	str	r2, [r3, #20]
 8008a16:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8008a18:	4b3d      	ldr	r3, [pc, #244]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008a1a:	4a3e      	ldr	r2, [pc, #248]	; (8008b14 <MX_TIM4_Init+0x12c>)
 8008a1c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 42-1;
 8008a1e:	4b3c      	ldr	r3, [pc, #240]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008a20:	2229      	movs	r2, #41	; 0x29
 8008a22:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008a24:	4b3a      	ldr	r3, [pc, #232]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008a26:	2200      	movs	r2, #0
 8008a28:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 40000-1;
 8008a2a:	4b39      	ldr	r3, [pc, #228]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008a2c:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8008a30:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008a32:	4b37      	ldr	r3, [pc, #220]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008a34:	2200      	movs	r2, #0
 8008a36:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008a38:	4b35      	ldr	r3, [pc, #212]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8008a3e:	4834      	ldr	r0, [pc, #208]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008a40:	f006 ff9a 	bl	800f978 <HAL_TIM_Base_Init>
 8008a44:	4603      	mov	r3, r0
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d001      	beq.n	8008a4e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8008a4a:	f7ff fb1b 	bl	8008084 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008a4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008a52:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8008a54:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008a58:	4619      	mov	r1, r3
 8008a5a:	482d      	ldr	r0, [pc, #180]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008a5c:	f007 fa9c 	bl	800ff98 <HAL_TIM_ConfigClockSource>
 8008a60:	4603      	mov	r3, r0
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d001      	beq.n	8008a6a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8008a66:	f7ff fb0d 	bl	8008084 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8008a6a:	4829      	ldr	r0, [pc, #164]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008a6c:	f006 ffd3 	bl	800fa16 <HAL_TIM_PWM_Init>
 8008a70:	4603      	mov	r3, r0
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d001      	beq.n	8008a7a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8008a76:	f7ff fb05 	bl	8008084 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8008a82:	f107 0320 	add.w	r3, r7, #32
 8008a86:	4619      	mov	r1, r3
 8008a88:	4821      	ldr	r0, [pc, #132]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008a8a:	f007 ffb3 	bl	80109f4 <HAL_TIMEx_MasterConfigSynchronization>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d001      	beq.n	8008a98 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8008a94:	f7ff faf6 	bl	8008084 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008a98:	2360      	movs	r3, #96	; 0x60
 8008a9a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008aa8:	1d3b      	adds	r3, r7, #4
 8008aaa:	2200      	movs	r2, #0
 8008aac:	4619      	mov	r1, r3
 8008aae:	4818      	ldr	r0, [pc, #96]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008ab0:	f007 f9ac 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 8008ab4:	4603      	mov	r3, r0
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d001      	beq.n	8008abe <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8008aba:	f7ff fae3 	bl	8008084 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008abe:	1d3b      	adds	r3, r7, #4
 8008ac0:	2204      	movs	r2, #4
 8008ac2:	4619      	mov	r1, r3
 8008ac4:	4812      	ldr	r0, [pc, #72]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008ac6:	f007 f9a1 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 8008aca:	4603      	mov	r3, r0
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d001      	beq.n	8008ad4 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8008ad0:	f7ff fad8 	bl	8008084 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8008ad4:	1d3b      	adds	r3, r7, #4
 8008ad6:	2208      	movs	r2, #8
 8008ad8:	4619      	mov	r1, r3
 8008ada:	480d      	ldr	r0, [pc, #52]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008adc:	f007 f996 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d001      	beq.n	8008aea <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8008ae6:	f7ff facd 	bl	8008084 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8008aea:	1d3b      	adds	r3, r7, #4
 8008aec:	220c      	movs	r2, #12
 8008aee:	4619      	mov	r1, r3
 8008af0:	4807      	ldr	r0, [pc, #28]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008af2:	f007 f98b 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 8008af6:	4603      	mov	r3, r0
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d001      	beq.n	8008b00 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 8008afc:	f7ff fac2 	bl	8008084 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8008b00:	4803      	ldr	r0, [pc, #12]	; (8008b10 <MX_TIM4_Init+0x128>)
 8008b02:	f000 fba5 	bl	8009250 <HAL_TIM_MspPostInit>

}
 8008b06:	bf00      	nop
 8008b08:	3738      	adds	r7, #56	; 0x38
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}
 8008b0e:	bf00      	nop
 8008b10:	200071e0 	.word	0x200071e0
 8008b14:	40000800 	.word	0x40000800

08008b18 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b08a      	sub	sp, #40	; 0x28
 8008b1c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008b1e:	f107 0320 	add.w	r3, r7, #32
 8008b22:	2200      	movs	r2, #0
 8008b24:	601a      	str	r2, [r3, #0]
 8008b26:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008b28:	1d3b      	adds	r3, r7, #4
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	601a      	str	r2, [r3, #0]
 8008b2e:	605a      	str	r2, [r3, #4]
 8008b30:	609a      	str	r2, [r3, #8]
 8008b32:	60da      	str	r2, [r3, #12]
 8008b34:	611a      	str	r2, [r3, #16]
 8008b36:	615a      	str	r2, [r3, #20]
 8008b38:	619a      	str	r2, [r3, #24]

  htim5.Instance = TIM5;
 8008b3a:	4b27      	ldr	r3, [pc, #156]	; (8008bd8 <MX_TIM5_Init+0xc0>)
 8008b3c:	4a27      	ldr	r2, [pc, #156]	; (8008bdc <MX_TIM5_Init+0xc4>)
 8008b3e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 168-1;
 8008b40:	4b25      	ldr	r3, [pc, #148]	; (8008bd8 <MX_TIM5_Init+0xc0>)
 8008b42:	22a7      	movs	r2, #167	; 0xa7
 8008b44:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008b46:	4b24      	ldr	r3, [pc, #144]	; (8008bd8 <MX_TIM5_Init+0xc0>)
 8008b48:	2200      	movs	r2, #0
 8008b4a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 8008b4c:	4b22      	ldr	r3, [pc, #136]	; (8008bd8 <MX_TIM5_Init+0xc0>)
 8008b4e:	f242 720f 	movw	r2, #9999	; 0x270f
 8008b52:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008b54:	4b20      	ldr	r3, [pc, #128]	; (8008bd8 <MX_TIM5_Init+0xc0>)
 8008b56:	2200      	movs	r2, #0
 8008b58:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008b5a:	4b1f      	ldr	r3, [pc, #124]	; (8008bd8 <MX_TIM5_Init+0xc0>)
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8008b60:	481d      	ldr	r0, [pc, #116]	; (8008bd8 <MX_TIM5_Init+0xc0>)
 8008b62:	f006 ff58 	bl	800fa16 <HAL_TIM_PWM_Init>
 8008b66:	4603      	mov	r3, r0
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d001      	beq.n	8008b70 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8008b6c:	f7ff fa8a 	bl	8008084 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008b70:	2300      	movs	r3, #0
 8008b72:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008b74:	2300      	movs	r3, #0
 8008b76:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8008b78:	f107 0320 	add.w	r3, r7, #32
 8008b7c:	4619      	mov	r1, r3
 8008b7e:	4816      	ldr	r0, [pc, #88]	; (8008bd8 <MX_TIM5_Init+0xc0>)
 8008b80:	f007 ff38 	bl	80109f4 <HAL_TIMEx_MasterConfigSynchronization>
 8008b84:	4603      	mov	r3, r0
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d001      	beq.n	8008b8e <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8008b8a:	f7ff fa7b 	bl	8008084 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008b8e:	2360      	movs	r3, #96	; 0x60
 8008b90:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8008b92:	2300      	movs	r3, #0
 8008b94:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008b96:	2300      	movs	r3, #0
 8008b98:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008b9e:	1d3b      	adds	r3, r7, #4
 8008ba0:	2204      	movs	r2, #4
 8008ba2:	4619      	mov	r1, r3
 8008ba4:	480c      	ldr	r0, [pc, #48]	; (8008bd8 <MX_TIM5_Init+0xc0>)
 8008ba6:	f007 f931 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 8008baa:	4603      	mov	r3, r0
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d001      	beq.n	8008bb4 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8008bb0:	f7ff fa68 	bl	8008084 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8008bb4:	1d3b      	adds	r3, r7, #4
 8008bb6:	2208      	movs	r2, #8
 8008bb8:	4619      	mov	r1, r3
 8008bba:	4807      	ldr	r0, [pc, #28]	; (8008bd8 <MX_TIM5_Init+0xc0>)
 8008bbc:	f007 f926 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 8008bc0:	4603      	mov	r3, r0
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d001      	beq.n	8008bca <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8008bc6:	f7ff fa5d 	bl	8008084 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim5);
 8008bca:	4803      	ldr	r0, [pc, #12]	; (8008bd8 <MX_TIM5_Init+0xc0>)
 8008bcc:	f000 fb40 	bl	8009250 <HAL_TIM_MspPostInit>

}
 8008bd0:	bf00      	nop
 8008bd2:	3728      	adds	r7, #40	; 0x28
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	bd80      	pop	{r7, pc}
 8008bd8:	20007260 	.word	0x20007260
 8008bdc:	40000c00 	.word	0x40000c00

08008be0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b092      	sub	sp, #72	; 0x48
 8008be4:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008be6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008bea:	2200      	movs	r2, #0
 8008bec:	601a      	str	r2, [r3, #0]
 8008bee:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008bf0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	601a      	str	r2, [r3, #0]
 8008bf8:	605a      	str	r2, [r3, #4]
 8008bfa:	609a      	str	r2, [r3, #8]
 8008bfc:	60da      	str	r2, [r3, #12]
 8008bfe:	611a      	str	r2, [r3, #16]
 8008c00:	615a      	str	r2, [r3, #20]
 8008c02:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8008c04:	1d3b      	adds	r3, r7, #4
 8008c06:	2220      	movs	r2, #32
 8008c08:	2100      	movs	r1, #0
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f011 fadb 	bl	801a1c6 <memset>

  htim8.Instance = TIM8;
 8008c10:	4b33      	ldr	r3, [pc, #204]	; (8008ce0 <MX_TIM8_Init+0x100>)
 8008c12:	4a34      	ldr	r2, [pc, #208]	; (8008ce4 <MX_TIM8_Init+0x104>)
 8008c14:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8008c16:	4b32      	ldr	r3, [pc, #200]	; (8008ce0 <MX_TIM8_Init+0x100>)
 8008c18:	2200      	movs	r2, #0
 8008c1a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008c1c:	4b30      	ldr	r3, [pc, #192]	; (8008ce0 <MX_TIM8_Init+0x100>)
 8008c1e:	2200      	movs	r2, #0
 8008c20:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8008c22:	4b2f      	ldr	r3, [pc, #188]	; (8008ce0 <MX_TIM8_Init+0x100>)
 8008c24:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008c28:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008c2a:	4b2d      	ldr	r3, [pc, #180]	; (8008ce0 <MX_TIM8_Init+0x100>)
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008c30:	4b2b      	ldr	r3, [pc, #172]	; (8008ce0 <MX_TIM8_Init+0x100>)
 8008c32:	2200      	movs	r2, #0
 8008c34:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008c36:	4b2a      	ldr	r3, [pc, #168]	; (8008ce0 <MX_TIM8_Init+0x100>)
 8008c38:	2200      	movs	r2, #0
 8008c3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8008c3c:	4828      	ldr	r0, [pc, #160]	; (8008ce0 <MX_TIM8_Init+0x100>)
 8008c3e:	f006 feea 	bl	800fa16 <HAL_TIM_PWM_Init>
 8008c42:	4603      	mov	r3, r0
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d001      	beq.n	8008c4c <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8008c48:	f7ff fa1c 	bl	8008084 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008c50:	2300      	movs	r3, #0
 8008c52:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008c54:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008c58:	4619      	mov	r1, r3
 8008c5a:	4821      	ldr	r0, [pc, #132]	; (8008ce0 <MX_TIM8_Init+0x100>)
 8008c5c:	f007 feca 	bl	80109f4 <HAL_TIMEx_MasterConfigSynchronization>
 8008c60:	4603      	mov	r3, r0
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d001      	beq.n	8008c6a <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8008c66:	f7ff fa0d 	bl	8008084 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008c6a:	2360      	movs	r3, #96	; 0x60
 8008c6c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008c72:	2300      	movs	r3, #0
 8008c74:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008c76:	2300      	movs	r3, #0
 8008c78:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008c82:	2300      	movs	r3, #0
 8008c84:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008c86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	4619      	mov	r1, r3
 8008c8e:	4814      	ldr	r0, [pc, #80]	; (8008ce0 <MX_TIM8_Init+0x100>)
 8008c90:	f007 f8bc 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 8008c94:	4603      	mov	r3, r0
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d001      	beq.n	8008c9e <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8008c9a:	f7ff f9f3 	bl	8008084 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8008caa:	2300      	movs	r3, #0
 8008cac:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008cb2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008cb6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8008cbc:	1d3b      	adds	r3, r7, #4
 8008cbe:	4619      	mov	r1, r3
 8008cc0:	4807      	ldr	r0, [pc, #28]	; (8008ce0 <MX_TIM8_Init+0x100>)
 8008cc2:	f007 ff13 	bl	8010aec <HAL_TIMEx_ConfigBreakDeadTime>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d001      	beq.n	8008cd0 <MX_TIM8_Init+0xf0>
  {
    Error_Handler();
 8008ccc:	f7ff f9da 	bl	8008084 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8008cd0:	4803      	ldr	r0, [pc, #12]	; (8008ce0 <MX_TIM8_Init+0x100>)
 8008cd2:	f000 fabd 	bl	8009250 <HAL_TIM_MspPostInit>

}
 8008cd6:	bf00      	nop
 8008cd8:	3748      	adds	r7, #72	; 0x48
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}
 8008cde:	bf00      	nop
 8008ce0:	200071a0 	.word	0x200071a0
 8008ce4:	40010400 	.word	0x40010400

08008ce8 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b084      	sub	sp, #16
 8008cec:	af00      	add	r7, sp, #0
  TIM_IC_InitTypeDef sConfigIC = {0};
 8008cee:	463b      	mov	r3, r7
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	601a      	str	r2, [r3, #0]
 8008cf4:	605a      	str	r2, [r3, #4]
 8008cf6:	609a      	str	r2, [r3, #8]
 8008cf8:	60da      	str	r2, [r3, #12]

  htim9.Instance = TIM9;
 8008cfa:	4b21      	ldr	r3, [pc, #132]	; (8008d80 <MX_TIM9_Init+0x98>)
 8008cfc:	4a21      	ldr	r2, [pc, #132]	; (8008d84 <MX_TIM9_Init+0x9c>)
 8008cfe:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 168-1;
 8008d00:	4b1f      	ldr	r3, [pc, #124]	; (8008d80 <MX_TIM9_Init+0x98>)
 8008d02:	22a7      	movs	r2, #167	; 0xa7
 8008d04:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008d06:	4b1e      	ldr	r3, [pc, #120]	; (8008d80 <MX_TIM9_Init+0x98>)
 8008d08:	2200      	movs	r2, #0
 8008d0a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65536-1;
 8008d0c:	4b1c      	ldr	r3, [pc, #112]	; (8008d80 <MX_TIM9_Init+0x98>)
 8008d0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008d12:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008d14:	4b1a      	ldr	r3, [pc, #104]	; (8008d80 <MX_TIM9_Init+0x98>)
 8008d16:	2200      	movs	r2, #0
 8008d18:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008d1a:	4b19      	ldr	r3, [pc, #100]	; (8008d80 <MX_TIM9_Init+0x98>)
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 8008d20:	4817      	ldr	r0, [pc, #92]	; (8008d80 <MX_TIM9_Init+0x98>)
 8008d22:	f006 fea3 	bl	800fa6c <HAL_TIM_IC_Init>
 8008d26:	4603      	mov	r3, r0
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d001      	beq.n	8008d30 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8008d2c:	f7ff f9aa 	bl	8008084 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8008d30:	2300      	movs	r3, #0
 8008d32:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8008d34:	2301      	movs	r3, #1
 8008d36:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8008d38:	2300      	movs	r3, #0
 8008d3a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8008d3c:	230f      	movs	r3, #15
 8008d3e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8008d40:	463b      	mov	r3, r7
 8008d42:	2200      	movs	r2, #0
 8008d44:	4619      	mov	r1, r3
 8008d46:	480e      	ldr	r0, [pc, #56]	; (8008d80 <MX_TIM9_Init+0x98>)
 8008d48:	f006 ffc3 	bl	800fcd2 <HAL_TIM_IC_ConfigChannel>
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d001      	beq.n	8008d56 <MX_TIM9_Init+0x6e>
  {
    Error_Handler();
 8008d52:	f7ff f997 	bl	8008084 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8008d56:	2302      	movs	r3, #2
 8008d58:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8008d5a:	2302      	movs	r3, #2
 8008d5c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 0;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8008d62:	463b      	mov	r3, r7
 8008d64:	2204      	movs	r2, #4
 8008d66:	4619      	mov	r1, r3
 8008d68:	4805      	ldr	r0, [pc, #20]	; (8008d80 <MX_TIM9_Init+0x98>)
 8008d6a:	f006 ffb2 	bl	800fcd2 <HAL_TIM_IC_ConfigChannel>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d001      	beq.n	8008d78 <MX_TIM9_Init+0x90>
  {
    Error_Handler();
 8008d74:	f7ff f986 	bl	8008084 <Error_Handler>
  }

}
 8008d78:	bf00      	nop
 8008d7a:	3710      	adds	r7, #16
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}
 8008d80:	20007320 	.word	0x20007320
 8008d84:	40014000 	.word	0x40014000

08008d88 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b088      	sub	sp, #32
 8008d8c:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008d8e:	1d3b      	adds	r3, r7, #4
 8008d90:	2200      	movs	r2, #0
 8008d92:	601a      	str	r2, [r3, #0]
 8008d94:	605a      	str	r2, [r3, #4]
 8008d96:	609a      	str	r2, [r3, #8]
 8008d98:	60da      	str	r2, [r3, #12]
 8008d9a:	611a      	str	r2, [r3, #16]
 8008d9c:	615a      	str	r2, [r3, #20]
 8008d9e:	619a      	str	r2, [r3, #24]

  htim10.Instance = TIM10;
 8008da0:	4b1e      	ldr	r3, [pc, #120]	; (8008e1c <MX_TIM10_Init+0x94>)
 8008da2:	4a1f      	ldr	r2, [pc, #124]	; (8008e20 <MX_TIM10_Init+0x98>)
 8008da4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 8008da6:	4b1d      	ldr	r3, [pc, #116]	; (8008e1c <MX_TIM10_Init+0x94>)
 8008da8:	22a7      	movs	r2, #167	; 0xa7
 8008daa:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008dac:	4b1b      	ldr	r3, [pc, #108]	; (8008e1c <MX_TIM10_Init+0x94>)
 8008dae:	2200      	movs	r2, #0
 8008db0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000-1;
 8008db2:	4b1a      	ldr	r3, [pc, #104]	; (8008e1c <MX_TIM10_Init+0x94>)
 8008db4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8008db8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008dba:	4b18      	ldr	r3, [pc, #96]	; (8008e1c <MX_TIM10_Init+0x94>)
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008dc0:	4b16      	ldr	r3, [pc, #88]	; (8008e1c <MX_TIM10_Init+0x94>)
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8008dc6:	4815      	ldr	r0, [pc, #84]	; (8008e1c <MX_TIM10_Init+0x94>)
 8008dc8:	f006 fdd6 	bl	800f978 <HAL_TIM_Base_Init>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d001      	beq.n	8008dd6 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8008dd2:	f7ff f957 	bl	8008084 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8008dd6:	4811      	ldr	r0, [pc, #68]	; (8008e1c <MX_TIM10_Init+0x94>)
 8008dd8:	f006 fe1d 	bl	800fa16 <HAL_TIM_PWM_Init>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d001      	beq.n	8008de6 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8008de2:	f7ff f94f 	bl	8008084 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008de6:	2360      	movs	r3, #96	; 0x60
 8008de8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8008dea:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8008dee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008df0:	2300      	movs	r3, #0
 8008df2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008df4:	2300      	movs	r3, #0
 8008df6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008df8:	1d3b      	adds	r3, r7, #4
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	4619      	mov	r1, r3
 8008dfe:	4807      	ldr	r0, [pc, #28]	; (8008e1c <MX_TIM10_Init+0x94>)
 8008e00:	f007 f804 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 8008e04:	4603      	mov	r3, r0
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d001      	beq.n	8008e0e <MX_TIM10_Init+0x86>
  {
    Error_Handler();
 8008e0a:	f7ff f93b 	bl	8008084 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim10);
 8008e0e:	4803      	ldr	r0, [pc, #12]	; (8008e1c <MX_TIM10_Init+0x94>)
 8008e10:	f000 fa1e 	bl	8009250 <HAL_TIM_MspPostInit>

}
 8008e14:	bf00      	nop
 8008e16:	3720      	adds	r7, #32
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}
 8008e1c:	20007220 	.word	0x20007220
 8008e20:	40014400 	.word	0x40014400

08008e24 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b088      	sub	sp, #32
 8008e28:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008e2a:	1d3b      	adds	r3, r7, #4
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	601a      	str	r2, [r3, #0]
 8008e30:	605a      	str	r2, [r3, #4]
 8008e32:	609a      	str	r2, [r3, #8]
 8008e34:	60da      	str	r2, [r3, #12]
 8008e36:	611a      	str	r2, [r3, #16]
 8008e38:	615a      	str	r2, [r3, #20]
 8008e3a:	619a      	str	r2, [r3, #24]

  htim12.Instance = TIM12;
 8008e3c:	4b1f      	ldr	r3, [pc, #124]	; (8008ebc <MX_TIM12_Init+0x98>)
 8008e3e:	4a20      	ldr	r2, [pc, #128]	; (8008ec0 <MX_TIM12_Init+0x9c>)
 8008e40:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8008e42:	4b1e      	ldr	r3, [pc, #120]	; (8008ebc <MX_TIM12_Init+0x98>)
 8008e44:	2200      	movs	r2, #0
 8008e46:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008e48:	4b1c      	ldr	r3, [pc, #112]	; (8008ebc <MX_TIM12_Init+0x98>)
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8008e4e:	4b1b      	ldr	r3, [pc, #108]	; (8008ebc <MX_TIM12_Init+0x98>)
 8008e50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e54:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008e56:	4b19      	ldr	r3, [pc, #100]	; (8008ebc <MX_TIM12_Init+0x98>)
 8008e58:	2200      	movs	r2, #0
 8008e5a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008e5c:	4b17      	ldr	r3, [pc, #92]	; (8008ebc <MX_TIM12_Init+0x98>)
 8008e5e:	2200      	movs	r2, #0
 8008e60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8008e62:	4816      	ldr	r0, [pc, #88]	; (8008ebc <MX_TIM12_Init+0x98>)
 8008e64:	f006 fdd7 	bl	800fa16 <HAL_TIM_PWM_Init>
 8008e68:	4603      	mov	r3, r0
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d001      	beq.n	8008e72 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8008e6e:	f7ff f909 	bl	8008084 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008e72:	2360      	movs	r3, #96	; 0x60
 8008e74:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8008e76:	2300      	movs	r3, #0
 8008e78:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008e7e:	2300      	movs	r3, #0
 8008e80:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008e82:	1d3b      	adds	r3, r7, #4
 8008e84:	2200      	movs	r2, #0
 8008e86:	4619      	mov	r1, r3
 8008e88:	480c      	ldr	r0, [pc, #48]	; (8008ebc <MX_TIM12_Init+0x98>)
 8008e8a:	f006 ffbf 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d001      	beq.n	8008e98 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8008e94:	f7ff f8f6 	bl	8008084 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008e98:	1d3b      	adds	r3, r7, #4
 8008e9a:	2204      	movs	r2, #4
 8008e9c:	4619      	mov	r1, r3
 8008e9e:	4807      	ldr	r0, [pc, #28]	; (8008ebc <MX_TIM12_Init+0x98>)
 8008ea0:	f006 ffb4 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d001      	beq.n	8008eae <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8008eaa:	f7ff f8eb 	bl	8008084 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim12);
 8008eae:	4803      	ldr	r0, [pc, #12]	; (8008ebc <MX_TIM12_Init+0x98>)
 8008eb0:	f000 f9ce 	bl	8009250 <HAL_TIM_MspPostInit>

}
 8008eb4:	bf00      	nop
 8008eb6:	3720      	adds	r7, #32
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bd80      	pop	{r7, pc}
 8008ebc:	200073e0 	.word	0x200073e0
 8008ec0:	40001800 	.word	0x40001800

08008ec4 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b088      	sub	sp, #32
 8008ec8:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008eca:	1d3b      	adds	r3, r7, #4
 8008ecc:	2200      	movs	r2, #0
 8008ece:	601a      	str	r2, [r3, #0]
 8008ed0:	605a      	str	r2, [r3, #4]
 8008ed2:	609a      	str	r2, [r3, #8]
 8008ed4:	60da      	str	r2, [r3, #12]
 8008ed6:	611a      	str	r2, [r3, #16]
 8008ed8:	615a      	str	r2, [r3, #20]
 8008eda:	619a      	str	r2, [r3, #24]

  htim13.Instance = TIM13;
 8008edc:	4b1e      	ldr	r3, [pc, #120]	; (8008f58 <MX_TIM13_Init+0x94>)
 8008ede:	4a1f      	ldr	r2, [pc, #124]	; (8008f5c <MX_TIM13_Init+0x98>)
 8008ee0:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 168-1;
 8008ee2:	4b1d      	ldr	r3, [pc, #116]	; (8008f58 <MX_TIM13_Init+0x94>)
 8008ee4:	22a7      	movs	r2, #167	; 0xa7
 8008ee6:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008ee8:	4b1b      	ldr	r3, [pc, #108]	; (8008f58 <MX_TIM13_Init+0x94>)
 8008eea:	2200      	movs	r2, #0
 8008eec:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 10000-1;
 8008eee:	4b1a      	ldr	r3, [pc, #104]	; (8008f58 <MX_TIM13_Init+0x94>)
 8008ef0:	f242 720f 	movw	r2, #9999	; 0x270f
 8008ef4:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008ef6:	4b18      	ldr	r3, [pc, #96]	; (8008f58 <MX_TIM13_Init+0x94>)
 8008ef8:	2200      	movs	r2, #0
 8008efa:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008efc:	4b16      	ldr	r3, [pc, #88]	; (8008f58 <MX_TIM13_Init+0x94>)
 8008efe:	2200      	movs	r2, #0
 8008f00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8008f02:	4815      	ldr	r0, [pc, #84]	; (8008f58 <MX_TIM13_Init+0x94>)
 8008f04:	f006 fd38 	bl	800f978 <HAL_TIM_Base_Init>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d001      	beq.n	8008f12 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8008f0e:	f7ff f8b9 	bl	8008084 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8008f12:	4811      	ldr	r0, [pc, #68]	; (8008f58 <MX_TIM13_Init+0x94>)
 8008f14:	f006 fd7f 	bl	800fa16 <HAL_TIM_PWM_Init>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d001      	beq.n	8008f22 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8008f1e:	f7ff f8b1 	bl	8008084 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008f22:	2360      	movs	r3, #96	; 0x60
 8008f24:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 450;
 8008f26:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 8008f2a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008f30:	2300      	movs	r3, #0
 8008f32:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008f34:	1d3b      	adds	r3, r7, #4
 8008f36:	2200      	movs	r2, #0
 8008f38:	4619      	mov	r1, r3
 8008f3a:	4807      	ldr	r0, [pc, #28]	; (8008f58 <MX_TIM13_Init+0x94>)
 8008f3c:	f006 ff66 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 8008f40:	4603      	mov	r3, r0
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d001      	beq.n	8008f4a <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8008f46:	f7ff f89d 	bl	8008084 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim13);
 8008f4a:	4803      	ldr	r0, [pc, #12]	; (8008f58 <MX_TIM13_Init+0x94>)
 8008f4c:	f000 f980 	bl	8009250 <HAL_TIM_MspPostInit>

}
 8008f50:	bf00      	nop
 8008f52:	3720      	adds	r7, #32
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bd80      	pop	{r7, pc}
 8008f58:	200072e0 	.word	0x200072e0
 8008f5c:	40001c00 	.word	0x40001c00

08008f60 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b088      	sub	sp, #32
 8008f64:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008f66:	1d3b      	adds	r3, r7, #4
 8008f68:	2200      	movs	r2, #0
 8008f6a:	601a      	str	r2, [r3, #0]
 8008f6c:	605a      	str	r2, [r3, #4]
 8008f6e:	609a      	str	r2, [r3, #8]
 8008f70:	60da      	str	r2, [r3, #12]
 8008f72:	611a      	str	r2, [r3, #16]
 8008f74:	615a      	str	r2, [r3, #20]
 8008f76:	619a      	str	r2, [r3, #24]

  htim14.Instance = TIM14;
 8008f78:	4b1e      	ldr	r3, [pc, #120]	; (8008ff4 <MX_TIM14_Init+0x94>)
 8008f7a:	4a1f      	ldr	r2, [pc, #124]	; (8008ff8 <MX_TIM14_Init+0x98>)
 8008f7c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 168-1;
 8008f7e:	4b1d      	ldr	r3, [pc, #116]	; (8008ff4 <MX_TIM14_Init+0x94>)
 8008f80:	22a7      	movs	r2, #167	; 0xa7
 8008f82:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008f84:	4b1b      	ldr	r3, [pc, #108]	; (8008ff4 <MX_TIM14_Init+0x94>)
 8008f86:	2200      	movs	r2, #0
 8008f88:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 10000-1;
 8008f8a:	4b1a      	ldr	r3, [pc, #104]	; (8008ff4 <MX_TIM14_Init+0x94>)
 8008f8c:	f242 720f 	movw	r2, #9999	; 0x270f
 8008f90:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008f92:	4b18      	ldr	r3, [pc, #96]	; (8008ff4 <MX_TIM14_Init+0x94>)
 8008f94:	2200      	movs	r2, #0
 8008f96:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008f98:	4b16      	ldr	r3, [pc, #88]	; (8008ff4 <MX_TIM14_Init+0x94>)
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8008f9e:	4815      	ldr	r0, [pc, #84]	; (8008ff4 <MX_TIM14_Init+0x94>)
 8008fa0:	f006 fcea 	bl	800f978 <HAL_TIM_Base_Init>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d001      	beq.n	8008fae <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8008faa:	f7ff f86b 	bl	8008084 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8008fae:	4811      	ldr	r0, [pc, #68]	; (8008ff4 <MX_TIM14_Init+0x94>)
 8008fb0:	f006 fd31 	bl	800fa16 <HAL_TIM_PWM_Init>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d001      	beq.n	8008fbe <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8008fba:	f7ff f863 	bl	8008084 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008fbe:	2360      	movs	r3, #96	; 0x60
 8008fc0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 450;
 8008fc2:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 8008fc6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008fc8:	2300      	movs	r3, #0
 8008fca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008fcc:	2300      	movs	r3, #0
 8008fce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008fd0:	1d3b      	adds	r3, r7, #4
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	4619      	mov	r1, r3
 8008fd6:	4807      	ldr	r0, [pc, #28]	; (8008ff4 <MX_TIM14_Init+0x94>)
 8008fd8:	f006 ff18 	bl	800fe0c <HAL_TIM_PWM_ConfigChannel>
 8008fdc:	4603      	mov	r3, r0
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d001      	beq.n	8008fe6 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8008fe2:	f7ff f84f 	bl	8008084 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim14);
 8008fe6:	4803      	ldr	r0, [pc, #12]	; (8008ff4 <MX_TIM14_Init+0x94>)
 8008fe8:	f000 f932 	bl	8009250 <HAL_TIM_MspPostInit>

}
 8008fec:	bf00      	nop
 8008fee:	3720      	adds	r7, #32
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}
 8008ff4:	200073a0 	.word	0x200073a0
 8008ff8:	40002000 	.word	0x40002000

08008ffc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b089      	sub	sp, #36	; 0x24
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800900c:	d10e      	bne.n	800902c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800900e:	2300      	movs	r3, #0
 8009010:	61fb      	str	r3, [r7, #28]
 8009012:	4b3b      	ldr	r3, [pc, #236]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 8009014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009016:	4a3a      	ldr	r2, [pc, #232]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 8009018:	f043 0301 	orr.w	r3, r3, #1
 800901c:	6413      	str	r3, [r2, #64]	; 0x40
 800901e:	4b38      	ldr	r3, [pc, #224]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 8009020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009022:	f003 0301 	and.w	r3, r3, #1
 8009026:	61fb      	str	r3, [r7, #28]
 8009028:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 800902a:	e062      	b.n	80090f2 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM3)
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a34      	ldr	r2, [pc, #208]	; (8009104 <HAL_TIM_Base_MspInit+0x108>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d10e      	bne.n	8009054 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8009036:	2300      	movs	r3, #0
 8009038:	61bb      	str	r3, [r7, #24]
 800903a:	4b31      	ldr	r3, [pc, #196]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 800903c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800903e:	4a30      	ldr	r2, [pc, #192]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 8009040:	f043 0302 	orr.w	r3, r3, #2
 8009044:	6413      	str	r3, [r2, #64]	; 0x40
 8009046:	4b2e      	ldr	r3, [pc, #184]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 8009048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800904a:	f003 0302 	and.w	r3, r3, #2
 800904e:	61bb      	str	r3, [r7, #24]
 8009050:	69bb      	ldr	r3, [r7, #24]
}
 8009052:	e04e      	b.n	80090f2 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM4)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a2b      	ldr	r2, [pc, #172]	; (8009108 <HAL_TIM_Base_MspInit+0x10c>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d10e      	bne.n	800907c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800905e:	2300      	movs	r3, #0
 8009060:	617b      	str	r3, [r7, #20]
 8009062:	4b27      	ldr	r3, [pc, #156]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 8009064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009066:	4a26      	ldr	r2, [pc, #152]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 8009068:	f043 0304 	orr.w	r3, r3, #4
 800906c:	6413      	str	r3, [r2, #64]	; 0x40
 800906e:	4b24      	ldr	r3, [pc, #144]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 8009070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009072:	f003 0304 	and.w	r3, r3, #4
 8009076:	617b      	str	r3, [r7, #20]
 8009078:	697b      	ldr	r3, [r7, #20]
}
 800907a:	e03a      	b.n	80090f2 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM10)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	4a22      	ldr	r2, [pc, #136]	; (800910c <HAL_TIM_Base_MspInit+0x110>)
 8009082:	4293      	cmp	r3, r2
 8009084:	d10e      	bne.n	80090a4 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8009086:	2300      	movs	r3, #0
 8009088:	613b      	str	r3, [r7, #16]
 800908a:	4b1d      	ldr	r3, [pc, #116]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 800908c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800908e:	4a1c      	ldr	r2, [pc, #112]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 8009090:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009094:	6453      	str	r3, [r2, #68]	; 0x44
 8009096:	4b1a      	ldr	r3, [pc, #104]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 8009098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800909a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800909e:	613b      	str	r3, [r7, #16]
 80090a0:	693b      	ldr	r3, [r7, #16]
}
 80090a2:	e026      	b.n	80090f2 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM13)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a19      	ldr	r2, [pc, #100]	; (8009110 <HAL_TIM_Base_MspInit+0x114>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d10e      	bne.n	80090cc <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80090ae:	2300      	movs	r3, #0
 80090b0:	60fb      	str	r3, [r7, #12]
 80090b2:	4b13      	ldr	r3, [pc, #76]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 80090b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090b6:	4a12      	ldr	r2, [pc, #72]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 80090b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090bc:	6413      	str	r3, [r2, #64]	; 0x40
 80090be:	4b10      	ldr	r3, [pc, #64]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 80090c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090c6:	60fb      	str	r3, [r7, #12]
 80090c8:	68fb      	ldr	r3, [r7, #12]
}
 80090ca:	e012      	b.n	80090f2 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM14)
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a10      	ldr	r2, [pc, #64]	; (8009114 <HAL_TIM_Base_MspInit+0x118>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d10d      	bne.n	80090f2 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80090d6:	2300      	movs	r3, #0
 80090d8:	60bb      	str	r3, [r7, #8]
 80090da:	4b09      	ldr	r3, [pc, #36]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 80090dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090de:	4a08      	ldr	r2, [pc, #32]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 80090e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80090e4:	6413      	str	r3, [r2, #64]	; 0x40
 80090e6:	4b06      	ldr	r3, [pc, #24]	; (8009100 <HAL_TIM_Base_MspInit+0x104>)
 80090e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090ee:	60bb      	str	r3, [r7, #8]
 80090f0:	68bb      	ldr	r3, [r7, #8]
}
 80090f2:	bf00      	nop
 80090f4:	3724      	adds	r7, #36	; 0x24
 80090f6:	46bd      	mov	sp, r7
 80090f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fc:	4770      	bx	lr
 80090fe:	bf00      	nop
 8009100:	40023800 	.word	0x40023800
 8009104:	40000400 	.word	0x40000400
 8009108:	40000800 	.word	0x40000800
 800910c:	40014400 	.word	0x40014400
 8009110:	40001c00 	.word	0x40001c00
 8009114:	40002000 	.word	0x40002000

08009118 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b086      	sub	sp, #24
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM5)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a22      	ldr	r2, [pc, #136]	; (80091b0 <HAL_TIM_PWM_MspInit+0x98>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d10e      	bne.n	8009148 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800912a:	2300      	movs	r3, #0
 800912c:	617b      	str	r3, [r7, #20]
 800912e:	4b21      	ldr	r3, [pc, #132]	; (80091b4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009132:	4a20      	ldr	r2, [pc, #128]	; (80091b4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009134:	f043 0308 	orr.w	r3, r3, #8
 8009138:	6413      	str	r3, [r2, #64]	; 0x40
 800913a:	4b1e      	ldr	r3, [pc, #120]	; (80091b4 <HAL_TIM_PWM_MspInit+0x9c>)
 800913c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800913e:	f003 0308 	and.w	r3, r3, #8
 8009142:	617b      	str	r3, [r7, #20]
 8009144:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8009146:	e02e      	b.n	80091a6 <HAL_TIM_PWM_MspInit+0x8e>
  else if(tim_pwmHandle->Instance==TIM8)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4a1a      	ldr	r2, [pc, #104]	; (80091b8 <HAL_TIM_PWM_MspInit+0xa0>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d116      	bne.n	8009180 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8009152:	2300      	movs	r3, #0
 8009154:	613b      	str	r3, [r7, #16]
 8009156:	4b17      	ldr	r3, [pc, #92]	; (80091b4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800915a:	4a16      	ldr	r2, [pc, #88]	; (80091b4 <HAL_TIM_PWM_MspInit+0x9c>)
 800915c:	f043 0302 	orr.w	r3, r3, #2
 8009160:	6453      	str	r3, [r2, #68]	; 0x44
 8009162:	4b14      	ldr	r3, [pc, #80]	; (80091b4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009166:	f003 0302 	and.w	r3, r3, #2
 800916a:	613b      	str	r3, [r7, #16]
 800916c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 800916e:	2200      	movs	r2, #0
 8009170:	2100      	movs	r1, #0
 8009172:	202e      	movs	r0, #46	; 0x2e
 8009174:	f000 fdf0 	bl	8009d58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8009178:	202e      	movs	r0, #46	; 0x2e
 800917a:	f000 fe09 	bl	8009d90 <HAL_NVIC_EnableIRQ>
}
 800917e:	e012      	b.n	80091a6 <HAL_TIM_PWM_MspInit+0x8e>
  else if(tim_pwmHandle->Instance==TIM12)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4a0d      	ldr	r2, [pc, #52]	; (80091bc <HAL_TIM_PWM_MspInit+0xa4>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d10d      	bne.n	80091a6 <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800918a:	2300      	movs	r3, #0
 800918c:	60fb      	str	r3, [r7, #12]
 800918e:	4b09      	ldr	r3, [pc, #36]	; (80091b4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009192:	4a08      	ldr	r2, [pc, #32]	; (80091b4 <HAL_TIM_PWM_MspInit+0x9c>)
 8009194:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009198:	6413      	str	r3, [r2, #64]	; 0x40
 800919a:	4b06      	ldr	r3, [pc, #24]	; (80091b4 <HAL_TIM_PWM_MspInit+0x9c>)
 800919c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800919e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091a2:	60fb      	str	r3, [r7, #12]
 80091a4:	68fb      	ldr	r3, [r7, #12]
}
 80091a6:	bf00      	nop
 80091a8:	3718      	adds	r7, #24
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop
 80091b0:	40000c00 	.word	0x40000c00
 80091b4:	40023800 	.word	0x40023800
 80091b8:	40010400 	.word	0x40010400
 80091bc:	40001800 	.word	0x40001800

080091c0 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b08a      	sub	sp, #40	; 0x28
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80091c8:	f107 0314 	add.w	r3, r7, #20
 80091cc:	2200      	movs	r2, #0
 80091ce:	601a      	str	r2, [r3, #0]
 80091d0:	605a      	str	r2, [r3, #4]
 80091d2:	609a      	str	r2, [r3, #8]
 80091d4:	60da      	str	r2, [r3, #12]
 80091d6:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM9)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	4a19      	ldr	r2, [pc, #100]	; (8009244 <HAL_TIM_IC_MspInit+0x84>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d12b      	bne.n	800923a <HAL_TIM_IC_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* TIM9 clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 80091e2:	2300      	movs	r3, #0
 80091e4:	613b      	str	r3, [r7, #16]
 80091e6:	4b18      	ldr	r3, [pc, #96]	; (8009248 <HAL_TIM_IC_MspInit+0x88>)
 80091e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091ea:	4a17      	ldr	r2, [pc, #92]	; (8009248 <HAL_TIM_IC_MspInit+0x88>)
 80091ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091f0:	6453      	str	r3, [r2, #68]	; 0x44
 80091f2:	4b15      	ldr	r3, [pc, #84]	; (8009248 <HAL_TIM_IC_MspInit+0x88>)
 80091f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80091fa:	613b      	str	r3, [r7, #16]
 80091fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80091fe:	2300      	movs	r3, #0
 8009200:	60fb      	str	r3, [r7, #12]
 8009202:	4b11      	ldr	r3, [pc, #68]	; (8009248 <HAL_TIM_IC_MspInit+0x88>)
 8009204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009206:	4a10      	ldr	r2, [pc, #64]	; (8009248 <HAL_TIM_IC_MspInit+0x88>)
 8009208:	f043 0310 	orr.w	r3, r3, #16
 800920c:	6313      	str	r3, [r2, #48]	; 0x30
 800920e:	4b0e      	ldr	r3, [pc, #56]	; (8009248 <HAL_TIM_IC_MspInit+0x88>)
 8009210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009212:	f003 0310 	and.w	r3, r3, #16
 8009216:	60fb      	str	r3, [r7, #12]
 8009218:	68fb      	ldr	r3, [r7, #12]
    /**TIM9 GPIO Configuration
    PE5     ------> TIM9_CH1
    */
    GPIO_InitStruct.Pin = LIDAR_Pin;
 800921a:	2320      	movs	r3, #32
 800921c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800921e:	2302      	movs	r3, #2
 8009220:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009222:	2300      	movs	r3, #0
 8009224:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009226:	2300      	movs	r3, #0
 8009228:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800922a:	2303      	movs	r3, #3
 800922c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LIDAR_GPIO_Port, &GPIO_InitStruct);
 800922e:	f107 0314 	add.w	r3, r7, #20
 8009232:	4619      	mov	r1, r3
 8009234:	4805      	ldr	r0, [pc, #20]	; (800924c <HAL_TIM_IC_MspInit+0x8c>)
 8009236:	f001 f963 	bl	800a500 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 800923a:	bf00      	nop
 800923c:	3728      	adds	r7, #40	; 0x28
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}
 8009242:	bf00      	nop
 8009244:	40014000 	.word	0x40014000
 8009248:	40023800 	.word	0x40023800
 800924c:	40021000 	.word	0x40021000

08009250 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b092      	sub	sp, #72	; 0x48
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009258:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800925c:	2200      	movs	r2, #0
 800925e:	601a      	str	r2, [r3, #0]
 8009260:	605a      	str	r2, [r3, #4]
 8009262:	609a      	str	r2, [r3, #8]
 8009264:	60da      	str	r2, [r3, #12]
 8009266:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4a9c      	ldr	r2, [pc, #624]	; (80094e0 <HAL_TIM_MspPostInit+0x290>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d15a      	bne.n	8009328 <HAL_TIM_MspPostInit+0xd8>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009272:	2300      	movs	r3, #0
 8009274:	633b      	str	r3, [r7, #48]	; 0x30
 8009276:	4b9b      	ldr	r3, [pc, #620]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 8009278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800927a:	4a9a      	ldr	r2, [pc, #616]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 800927c:	f043 0301 	orr.w	r3, r3, #1
 8009280:	6313      	str	r3, [r2, #48]	; 0x30
 8009282:	4b98      	ldr	r3, [pc, #608]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 8009284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009286:	f003 0301 	and.w	r3, r3, #1
 800928a:	633b      	str	r3, [r7, #48]	; 0x30
 800928c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800928e:	2300      	movs	r3, #0
 8009290:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009292:	4b94      	ldr	r3, [pc, #592]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 8009294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009296:	4a93      	ldr	r2, [pc, #588]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 8009298:	f043 0302 	orr.w	r3, r3, #2
 800929c:	6313      	str	r3, [r2, #48]	; 0x30
 800929e:	4b91      	ldr	r3, [pc, #580]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 80092a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092a2:	f003 0302 	and.w	r3, r3, #2
 80092a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80092a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80092aa:	2300      	movs	r3, #0
 80092ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80092ae:	4b8d      	ldr	r3, [pc, #564]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 80092b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092b2:	4a8c      	ldr	r2, [pc, #560]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 80092b4:	f043 0304 	orr.w	r3, r3, #4
 80092b8:	6313      	str	r3, [r2, #48]	; 0x30
 80092ba:	4b8a      	ldr	r3, [pc, #552]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 80092bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092be:	f003 0304 	and.w	r3, r3, #4
 80092c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80092c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB1     ------> TIM3_CH4
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = MOTOR5_Pin;
 80092c6:	2340      	movs	r3, #64	; 0x40
 80092c8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80092ca:	2302      	movs	r3, #2
 80092cc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092ce:	2300      	movs	r3, #0
 80092d0:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80092d2:	2300      	movs	r3, #0
 80092d4:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80092d6:	2302      	movs	r3, #2
 80092d8:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(MOTOR5_GPIO_Port, &GPIO_InitStruct);
 80092da:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80092de:	4619      	mov	r1, r3
 80092e0:	4881      	ldr	r0, [pc, #516]	; (80094e8 <HAL_TIM_MspPostInit+0x298>)
 80092e2:	f001 f90d 	bl	800a500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR7_Pin;
 80092e6:	2302      	movs	r3, #2
 80092e8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80092ea:	2302      	movs	r3, #2
 80092ec:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092ee:	2300      	movs	r3, #0
 80092f0:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80092f2:	2300      	movs	r3, #0
 80092f4:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80092f6:	2302      	movs	r3, #2
 80092f8:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(MOTOR7_GPIO_Port, &GPIO_InitStruct);
 80092fa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80092fe:	4619      	mov	r1, r3
 8009300:	487a      	ldr	r0, [pc, #488]	; (80094ec <HAL_TIM_MspPostInit+0x29c>)
 8009302:	f001 f8fd 	bl	800a500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR6_Pin;
 8009306:	2380      	movs	r3, #128	; 0x80
 8009308:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800930a:	2302      	movs	r3, #2
 800930c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800930e:	2300      	movs	r3, #0
 8009310:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009312:	2300      	movs	r3, #0
 8009314:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8009316:	2302      	movs	r3, #2
 8009318:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(MOTOR6_GPIO_Port, &GPIO_InitStruct);
 800931a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800931e:	4619      	mov	r1, r3
 8009320:	4873      	ldr	r0, [pc, #460]	; (80094f0 <HAL_TIM_MspPostInit+0x2a0>)
 8009322:	f001 f8ed 	bl	800a500 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8009326:	e119      	b.n	800955c <HAL_TIM_MspPostInit+0x30c>
  else if(timHandle->Instance==TIM4)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a71      	ldr	r2, [pc, #452]	; (80094f4 <HAL_TIM_MspPostInit+0x2a4>)
 800932e:	4293      	cmp	r3, r2
 8009330:	d11f      	bne.n	8009372 <HAL_TIM_MspPostInit+0x122>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009332:	2300      	movs	r3, #0
 8009334:	627b      	str	r3, [r7, #36]	; 0x24
 8009336:	4b6b      	ldr	r3, [pc, #428]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 8009338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800933a:	4a6a      	ldr	r2, [pc, #424]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 800933c:	f043 0308 	orr.w	r3, r3, #8
 8009340:	6313      	str	r3, [r2, #48]	; 0x30
 8009342:	4b68      	ldr	r3, [pc, #416]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 8009344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009346:	f003 0308 	and.w	r3, r3, #8
 800934a:	627b      	str	r3, [r7, #36]	; 0x24
 800934c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = MOTOR1_Pin|MOTOR2_Pin|MOTOR3_Pin|MOTOR4_Pin;
 800934e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8009352:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009354:	2302      	movs	r3, #2
 8009356:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009358:	2300      	movs	r3, #0
 800935a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800935c:	2300      	movs	r3, #0
 800935e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8009360:	2302      	movs	r3, #2
 8009362:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009364:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009368:	4619      	mov	r1, r3
 800936a:	4863      	ldr	r0, [pc, #396]	; (80094f8 <HAL_TIM_MspPostInit+0x2a8>)
 800936c:	f001 f8c8 	bl	800a500 <HAL_GPIO_Init>
}
 8009370:	e0f4      	b.n	800955c <HAL_TIM_MspPostInit+0x30c>
  else if(timHandle->Instance==TIM5)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4a61      	ldr	r2, [pc, #388]	; (80094fc <HAL_TIM_MspPostInit+0x2ac>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d11e      	bne.n	80093ba <HAL_TIM_MspPostInit+0x16a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800937c:	2300      	movs	r3, #0
 800937e:	623b      	str	r3, [r7, #32]
 8009380:	4b58      	ldr	r3, [pc, #352]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 8009382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009384:	4a57      	ldr	r2, [pc, #348]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 8009386:	f043 0301 	orr.w	r3, r3, #1
 800938a:	6313      	str	r3, [r2, #48]	; 0x30
 800938c:	4b55      	ldr	r3, [pc, #340]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 800938e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009390:	f003 0301 	and.w	r3, r3, #1
 8009394:	623b      	str	r3, [r7, #32]
 8009396:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin;
 8009398:	2306      	movs	r3, #6
 800939a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800939c:	2302      	movs	r3, #2
 800939e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093a0:	2300      	movs	r3, #0
 80093a2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80093a4:	2300      	movs	r3, #0
 80093a6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80093a8:	2302      	movs	r3, #2
 80093aa:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80093ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80093b0:	4619      	mov	r1, r3
 80093b2:	484d      	ldr	r0, [pc, #308]	; (80094e8 <HAL_TIM_MspPostInit+0x298>)
 80093b4:	f001 f8a4 	bl	800a500 <HAL_GPIO_Init>
}
 80093b8:	e0d0      	b.n	800955c <HAL_TIM_MspPostInit+0x30c>
  else if(timHandle->Instance==TIM8)
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4a50      	ldr	r2, [pc, #320]	; (8009500 <HAL_TIM_MspPostInit+0x2b0>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d11e      	bne.n	8009402 <HAL_TIM_MspPostInit+0x1b2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80093c4:	2300      	movs	r3, #0
 80093c6:	61fb      	str	r3, [r7, #28]
 80093c8:	4b46      	ldr	r3, [pc, #280]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 80093ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093cc:	4a45      	ldr	r2, [pc, #276]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 80093ce:	f043 0304 	orr.w	r3, r3, #4
 80093d2:	6313      	str	r3, [r2, #48]	; 0x30
 80093d4:	4b43      	ldr	r3, [pc, #268]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 80093d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093d8:	f003 0304 	and.w	r3, r3, #4
 80093dc:	61fb      	str	r3, [r7, #28]
 80093de:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = MOTOR8_Pin;
 80093e0:	2340      	movs	r3, #64	; 0x40
 80093e2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093e4:	2302      	movs	r3, #2
 80093e6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093e8:	2300      	movs	r3, #0
 80093ea:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80093ec:	2300      	movs	r3, #0
 80093ee:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80093f0:	2303      	movs	r3, #3
 80093f2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(MOTOR8_GPIO_Port, &GPIO_InitStruct);
 80093f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80093f8:	4619      	mov	r1, r3
 80093fa:	483d      	ldr	r0, [pc, #244]	; (80094f0 <HAL_TIM_MspPostInit+0x2a0>)
 80093fc:	f001 f880 	bl	800a500 <HAL_GPIO_Init>
}
 8009400:	e0ac      	b.n	800955c <HAL_TIM_MspPostInit+0x30c>
  else if(timHandle->Instance==TIM10)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	4a3f      	ldr	r2, [pc, #252]	; (8009504 <HAL_TIM_MspPostInit+0x2b4>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d11e      	bne.n	800944a <HAL_TIM_MspPostInit+0x1fa>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800940c:	2300      	movs	r3, #0
 800940e:	61bb      	str	r3, [r7, #24]
 8009410:	4b34      	ldr	r3, [pc, #208]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 8009412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009414:	4a33      	ldr	r2, [pc, #204]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 8009416:	f043 0320 	orr.w	r3, r3, #32
 800941a:	6313      	str	r3, [r2, #48]	; 0x30
 800941c:	4b31      	ldr	r3, [pc, #196]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 800941e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009420:	f003 0320 	and.w	r3, r3, #32
 8009424:	61bb      	str	r3, [r7, #24]
 8009426:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8009428:	2340      	movs	r3, #64	; 0x40
 800942a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800942c:	2302      	movs	r3, #2
 800942e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009430:	2300      	movs	r3, #0
 8009432:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009434:	2300      	movs	r3, #0
 8009436:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8009438:	2303      	movs	r3, #3
 800943a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 800943c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009440:	4619      	mov	r1, r3
 8009442:	4831      	ldr	r0, [pc, #196]	; (8009508 <HAL_TIM_MspPostInit+0x2b8>)
 8009444:	f001 f85c 	bl	800a500 <HAL_GPIO_Init>
}
 8009448:	e088      	b.n	800955c <HAL_TIM_MspPostInit+0x30c>
  else if(timHandle->Instance==TIM12)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	4a2f      	ldr	r2, [pc, #188]	; (800950c <HAL_TIM_MspPostInit+0x2bc>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d11f      	bne.n	8009494 <HAL_TIM_MspPostInit+0x244>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009454:	2300      	movs	r3, #0
 8009456:	617b      	str	r3, [r7, #20]
 8009458:	4b22      	ldr	r3, [pc, #136]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 800945a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800945c:	4a21      	ldr	r2, [pc, #132]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 800945e:	f043 0302 	orr.w	r3, r3, #2
 8009462:	6313      	str	r3, [r2, #48]	; 0x30
 8009464:	4b1f      	ldr	r3, [pc, #124]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 8009466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009468:	f003 0302 	and.w	r3, r3, #2
 800946c:	617b      	str	r3, [r7, #20]
 800946e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = SERVO3_Pin|SERVO4_Pin;
 8009470:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8009474:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009476:	2302      	movs	r3, #2
 8009478:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800947a:	2300      	movs	r3, #0
 800947c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800947e:	2300      	movs	r3, #0
 8009480:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8009482:	2309      	movs	r3, #9
 8009484:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009486:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800948a:	4619      	mov	r1, r3
 800948c:	4817      	ldr	r0, [pc, #92]	; (80094ec <HAL_TIM_MspPostInit+0x29c>)
 800948e:	f001 f837 	bl	800a500 <HAL_GPIO_Init>
}
 8009492:	e063      	b.n	800955c <HAL_TIM_MspPostInit+0x30c>
  else if(timHandle->Instance==TIM13)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4a1d      	ldr	r2, [pc, #116]	; (8009510 <HAL_TIM_MspPostInit+0x2c0>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d13a      	bne.n	8009514 <HAL_TIM_MspPostInit+0x2c4>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800949e:	2300      	movs	r3, #0
 80094a0:	613b      	str	r3, [r7, #16]
 80094a2:	4b10      	ldr	r3, [pc, #64]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 80094a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094a6:	4a0f      	ldr	r2, [pc, #60]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 80094a8:	f043 0320 	orr.w	r3, r3, #32
 80094ac:	6313      	str	r3, [r2, #48]	; 0x30
 80094ae:	4b0d      	ldr	r3, [pc, #52]	; (80094e4 <HAL_TIM_MspPostInit+0x294>)
 80094b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094b2:	f003 0320 	and.w	r3, r3, #32
 80094b6:	613b      	str	r3, [r7, #16]
 80094b8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SERVO5_Pin;
 80094ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80094be:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094c0:	2302      	movs	r3, #2
 80094c2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094c4:	2300      	movs	r3, #0
 80094c6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80094c8:	2300      	movs	r3, #0
 80094ca:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80094cc:	2309      	movs	r3, #9
 80094ce:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(SERVO5_GPIO_Port, &GPIO_InitStruct);
 80094d0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80094d4:	4619      	mov	r1, r3
 80094d6:	480c      	ldr	r0, [pc, #48]	; (8009508 <HAL_TIM_MspPostInit+0x2b8>)
 80094d8:	f001 f812 	bl	800a500 <HAL_GPIO_Init>
}
 80094dc:	e03e      	b.n	800955c <HAL_TIM_MspPostInit+0x30c>
 80094de:	bf00      	nop
 80094e0:	40000400 	.word	0x40000400
 80094e4:	40023800 	.word	0x40023800
 80094e8:	40020000 	.word	0x40020000
 80094ec:	40020400 	.word	0x40020400
 80094f0:	40020800 	.word	0x40020800
 80094f4:	40000800 	.word	0x40000800
 80094f8:	40020c00 	.word	0x40020c00
 80094fc:	40000c00 	.word	0x40000c00
 8009500:	40010400 	.word	0x40010400
 8009504:	40014400 	.word	0x40014400
 8009508:	40021400 	.word	0x40021400
 800950c:	40001800 	.word	0x40001800
 8009510:	40001c00 	.word	0x40001c00
  else if(timHandle->Instance==TIM14)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4a12      	ldr	r2, [pc, #72]	; (8009564 <HAL_TIM_MspPostInit+0x314>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d11e      	bne.n	800955c <HAL_TIM_MspPostInit+0x30c>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800951e:	2300      	movs	r3, #0
 8009520:	60fb      	str	r3, [r7, #12]
 8009522:	4b11      	ldr	r3, [pc, #68]	; (8009568 <HAL_TIM_MspPostInit+0x318>)
 8009524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009526:	4a10      	ldr	r2, [pc, #64]	; (8009568 <HAL_TIM_MspPostInit+0x318>)
 8009528:	f043 0320 	orr.w	r3, r3, #32
 800952c:	6313      	str	r3, [r2, #48]	; 0x30
 800952e:	4b0e      	ldr	r3, [pc, #56]	; (8009568 <HAL_TIM_MspPostInit+0x318>)
 8009530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009532:	f003 0320 	and.w	r3, r3, #32
 8009536:	60fb      	str	r3, [r7, #12]
 8009538:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO6_Pin;
 800953a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800953e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009540:	2302      	movs	r3, #2
 8009542:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009544:	2300      	movs	r3, #0
 8009546:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009548:	2300      	movs	r3, #0
 800954a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 800954c:	2309      	movs	r3, #9
 800954e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(SERVO6_GPIO_Port, &GPIO_InitStruct);
 8009550:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009554:	4619      	mov	r1, r3
 8009556:	4805      	ldr	r0, [pc, #20]	; (800956c <HAL_TIM_MspPostInit+0x31c>)
 8009558:	f000 ffd2 	bl	800a500 <HAL_GPIO_Init>
}
 800955c:	bf00      	nop
 800955e:	3748      	adds	r7, #72	; 0x48
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}
 8009564:	40002000 	.word	0x40002000
 8009568:	40023800 	.word	0x40023800
 800956c:	40021400 	.word	0x40021400

08009570 <MX_UART7_Init>:
DMA_HandleTypeDef hdma_uart7_rx;
DMA_HandleTypeDef hdma_uart8_rx;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
 8009574:	4b12      	ldr	r3, [pc, #72]	; (80095c0 <MX_UART7_Init+0x50>)
 8009576:	4a13      	ldr	r2, [pc, #76]	; (80095c4 <MX_UART7_Init+0x54>)
 8009578:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 100000;
 800957a:	4b11      	ldr	r3, [pc, #68]	; (80095c0 <MX_UART7_Init+0x50>)
 800957c:	4a12      	ldr	r2, [pc, #72]	; (80095c8 <MX_UART7_Init+0x58>)
 800957e:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_9B;
 8009580:	4b0f      	ldr	r3, [pc, #60]	; (80095c0 <MX_UART7_Init+0x50>)
 8009582:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009586:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_2;
 8009588:	4b0d      	ldr	r3, [pc, #52]	; (80095c0 <MX_UART7_Init+0x50>)
 800958a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800958e:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_EVEN;
 8009590:	4b0b      	ldr	r3, [pc, #44]	; (80095c0 <MX_UART7_Init+0x50>)
 8009592:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009596:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8009598:	4b09      	ldr	r3, [pc, #36]	; (80095c0 <MX_UART7_Init+0x50>)
 800959a:	220c      	movs	r2, #12
 800959c:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800959e:	4b08      	ldr	r3, [pc, #32]	; (80095c0 <MX_UART7_Init+0x50>)
 80095a0:	2200      	movs	r2, #0
 80095a2:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80095a4:	4b06      	ldr	r3, [pc, #24]	; (80095c0 <MX_UART7_Init+0x50>)
 80095a6:	2200      	movs	r2, #0
 80095a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80095aa:	4805      	ldr	r0, [pc, #20]	; (80095c0 <MX_UART7_Init+0x50>)
 80095ac:	f007 fb04 	bl	8010bb8 <HAL_UART_Init>
 80095b0:	4603      	mov	r3, r0
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d001      	beq.n	80095ba <MX_UART7_Init+0x4a>
  {
    Error_Handler();
 80095b6:	f7fe fd65 	bl	8008084 <Error_Handler>
  }

}
 80095ba:	bf00      	nop
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop
 80095c0:	20007420 	.word	0x20007420
 80095c4:	40007800 	.word	0x40007800
 80095c8:	000186a0 	.word	0x000186a0

080095cc <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	af00      	add	r7, sp, #0

  huart8.Instance = UART8;
 80095d0:	4b11      	ldr	r3, [pc, #68]	; (8009618 <MX_UART8_Init+0x4c>)
 80095d2:	4a12      	ldr	r2, [pc, #72]	; (800961c <MX_UART8_Init+0x50>)
 80095d4:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 38400;
 80095d6:	4b10      	ldr	r3, [pc, #64]	; (8009618 <MX_UART8_Init+0x4c>)
 80095d8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80095dc:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80095de:	4b0e      	ldr	r3, [pc, #56]	; (8009618 <MX_UART8_Init+0x4c>)
 80095e0:	2200      	movs	r2, #0
 80095e2:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80095e4:	4b0c      	ldr	r3, [pc, #48]	; (8009618 <MX_UART8_Init+0x4c>)
 80095e6:	2200      	movs	r2, #0
 80095e8:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80095ea:	4b0b      	ldr	r3, [pc, #44]	; (8009618 <MX_UART8_Init+0x4c>)
 80095ec:	2200      	movs	r2, #0
 80095ee:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80095f0:	4b09      	ldr	r3, [pc, #36]	; (8009618 <MX_UART8_Init+0x4c>)
 80095f2:	220c      	movs	r2, #12
 80095f4:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80095f6:	4b08      	ldr	r3, [pc, #32]	; (8009618 <MX_UART8_Init+0x4c>)
 80095f8:	2200      	movs	r2, #0
 80095fa:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80095fc:	4b06      	ldr	r3, [pc, #24]	; (8009618 <MX_UART8_Init+0x4c>)
 80095fe:	2200      	movs	r2, #0
 8009600:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8009602:	4805      	ldr	r0, [pc, #20]	; (8009618 <MX_UART8_Init+0x4c>)
 8009604:	f007 fad8 	bl	8010bb8 <HAL_UART_Init>
 8009608:	4603      	mov	r3, r0
 800960a:	2b00      	cmp	r3, #0
 800960c:	d001      	beq.n	8009612 <MX_UART8_Init+0x46>
  {
    Error_Handler();
 800960e:	f7fe fd39 	bl	8008084 <Error_Handler>
  }

}
 8009612:	bf00      	nop
 8009614:	bd80      	pop	{r7, pc}
 8009616:	bf00      	nop
 8009618:	20007560 	.word	0x20007560
 800961c:	40007c00 	.word	0x40007c00

08009620 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8009624:	4b11      	ldr	r3, [pc, #68]	; (800966c <MX_USART2_UART_Init+0x4c>)
 8009626:	4a12      	ldr	r2, [pc, #72]	; (8009670 <MX_USART2_UART_Init+0x50>)
 8009628:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800962a:	4b10      	ldr	r3, [pc, #64]	; (800966c <MX_USART2_UART_Init+0x4c>)
 800962c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009630:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8009632:	4b0e      	ldr	r3, [pc, #56]	; (800966c <MX_USART2_UART_Init+0x4c>)
 8009634:	2200      	movs	r2, #0
 8009636:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8009638:	4b0c      	ldr	r3, [pc, #48]	; (800966c <MX_USART2_UART_Init+0x4c>)
 800963a:	2200      	movs	r2, #0
 800963c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800963e:	4b0b      	ldr	r3, [pc, #44]	; (800966c <MX_USART2_UART_Init+0x4c>)
 8009640:	2200      	movs	r2, #0
 8009642:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8009644:	4b09      	ldr	r3, [pc, #36]	; (800966c <MX_USART2_UART_Init+0x4c>)
 8009646:	220c      	movs	r2, #12
 8009648:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800964a:	4b08      	ldr	r3, [pc, #32]	; (800966c <MX_USART2_UART_Init+0x4c>)
 800964c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8009650:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8009652:	4b06      	ldr	r3, [pc, #24]	; (800966c <MX_USART2_UART_Init+0x4c>)
 8009654:	2200      	movs	r2, #0
 8009656:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8009658:	4804      	ldr	r0, [pc, #16]	; (800966c <MX_USART2_UART_Init+0x4c>)
 800965a:	f007 faad 	bl	8010bb8 <HAL_UART_Init>
 800965e:	4603      	mov	r3, r0
 8009660:	2b00      	cmp	r3, #0
 8009662:	d001      	beq.n	8009668 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 8009664:	f7fe fd0e 	bl	8008084 <Error_Handler>
  }

}
 8009668:	bf00      	nop
 800966a:	bd80      	pop	{r7, pc}
 800966c:	200075a0 	.word	0x200075a0
 8009670:	40004400 	.word	0x40004400

08009674 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8009678:	4b11      	ldr	r3, [pc, #68]	; (80096c0 <MX_USART3_UART_Init+0x4c>)
 800967a:	4a12      	ldr	r2, [pc, #72]	; (80096c4 <MX_USART3_UART_Init+0x50>)
 800967c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 800967e:	4b10      	ldr	r3, [pc, #64]	; (80096c0 <MX_USART3_UART_Init+0x4c>)
 8009680:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8009684:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8009686:	4b0e      	ldr	r3, [pc, #56]	; (80096c0 <MX_USART3_UART_Init+0x4c>)
 8009688:	2200      	movs	r2, #0
 800968a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800968c:	4b0c      	ldr	r3, [pc, #48]	; (80096c0 <MX_USART3_UART_Init+0x4c>)
 800968e:	2200      	movs	r2, #0
 8009690:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8009692:	4b0b      	ldr	r3, [pc, #44]	; (80096c0 <MX_USART3_UART_Init+0x4c>)
 8009694:	2200      	movs	r2, #0
 8009696:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8009698:	4b09      	ldr	r3, [pc, #36]	; (80096c0 <MX_USART3_UART_Init+0x4c>)
 800969a:	220c      	movs	r2, #12
 800969c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800969e:	4b08      	ldr	r3, [pc, #32]	; (80096c0 <MX_USART3_UART_Init+0x4c>)
 80096a0:	2200      	movs	r2, #0
 80096a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80096a4:	4b06      	ldr	r3, [pc, #24]	; (80096c0 <MX_USART3_UART_Init+0x4c>)
 80096a6:	2200      	movs	r2, #0
 80096a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80096aa:	4805      	ldr	r0, [pc, #20]	; (80096c0 <MX_USART3_UART_Init+0x4c>)
 80096ac:	f007 fa84 	bl	8010bb8 <HAL_UART_Init>
 80096b0:	4603      	mov	r3, r0
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d001      	beq.n	80096ba <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80096b6:	f7fe fce5 	bl	8008084 <Error_Handler>
  }

}
 80096ba:	bf00      	nop
 80096bc:	bd80      	pop	{r7, pc}
 80096be:	bf00      	nop
 80096c0:	20007460 	.word	0x20007460
 80096c4:	40004800 	.word	0x40004800

080096c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b090      	sub	sp, #64	; 0x40
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80096d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80096d4:	2200      	movs	r2, #0
 80096d6:	601a      	str	r2, [r3, #0]
 80096d8:	605a      	str	r2, [r3, #4]
 80096da:	609a      	str	r2, [r3, #8]
 80096dc:	60da      	str	r2, [r3, #12]
 80096de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a8c      	ldr	r2, [pc, #560]	; (8009918 <HAL_UART_MspInit+0x250>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d15c      	bne.n	80097a4 <HAL_UART_MspInit+0xdc>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 80096ea:	2300      	movs	r3, #0
 80096ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80096ee:	4b8b      	ldr	r3, [pc, #556]	; (800991c <HAL_UART_MspInit+0x254>)
 80096f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096f2:	4a8a      	ldr	r2, [pc, #552]	; (800991c <HAL_UART_MspInit+0x254>)
 80096f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80096f8:	6413      	str	r3, [r2, #64]	; 0x40
 80096fa:	4b88      	ldr	r3, [pc, #544]	; (800991c <HAL_UART_MspInit+0x254>)
 80096fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096fe:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009702:	62bb      	str	r3, [r7, #40]	; 0x28
 8009704:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8009706:	2300      	movs	r3, #0
 8009708:	627b      	str	r3, [r7, #36]	; 0x24
 800970a:	4b84      	ldr	r3, [pc, #528]	; (800991c <HAL_UART_MspInit+0x254>)
 800970c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800970e:	4a83      	ldr	r2, [pc, #524]	; (800991c <HAL_UART_MspInit+0x254>)
 8009710:	f043 0310 	orr.w	r3, r3, #16
 8009714:	6313      	str	r3, [r2, #48]	; 0x30
 8009716:	4b81      	ldr	r3, [pc, #516]	; (800991c <HAL_UART_MspInit+0x254>)
 8009718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800971a:	f003 0310 	and.w	r3, r3, #16
 800971e:	627b      	str	r3, [r7, #36]	; 0x24
 8009720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**UART7 GPIO Configuration
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX
    */
    GPIO_InitStruct.Pin = UART7_RX_Pin|UART7_TX_Pin;
 8009722:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8009726:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009728:	2302      	movs	r3, #2
 800972a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800972c:	2301      	movs	r3, #1
 800972e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009730:	2303      	movs	r3, #3
 8009732:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8009734:	2308      	movs	r3, #8
 8009736:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009738:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800973c:	4619      	mov	r1, r3
 800973e:	4878      	ldr	r0, [pc, #480]	; (8009920 <HAL_UART_MspInit+0x258>)
 8009740:	f000 fede 	bl	800a500 <HAL_GPIO_Init>

    /* UART7 DMA Init */
    /* UART7_RX Init */
    hdma_uart7_rx.Instance = DMA1_Stream3;
 8009744:	4b77      	ldr	r3, [pc, #476]	; (8009924 <HAL_UART_MspInit+0x25c>)
 8009746:	4a78      	ldr	r2, [pc, #480]	; (8009928 <HAL_UART_MspInit+0x260>)
 8009748:	601a      	str	r2, [r3, #0]
    hdma_uart7_rx.Init.Channel = DMA_CHANNEL_5;
 800974a:	4b76      	ldr	r3, [pc, #472]	; (8009924 <HAL_UART_MspInit+0x25c>)
 800974c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8009750:	605a      	str	r2, [r3, #4]
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009752:	4b74      	ldr	r3, [pc, #464]	; (8009924 <HAL_UART_MspInit+0x25c>)
 8009754:	2200      	movs	r2, #0
 8009756:	609a      	str	r2, [r3, #8]
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009758:	4b72      	ldr	r3, [pc, #456]	; (8009924 <HAL_UART_MspInit+0x25c>)
 800975a:	2200      	movs	r2, #0
 800975c:	60da      	str	r2, [r3, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 800975e:	4b71      	ldr	r3, [pc, #452]	; (8009924 <HAL_UART_MspInit+0x25c>)
 8009760:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009764:	611a      	str	r2, [r3, #16]
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009766:	4b6f      	ldr	r3, [pc, #444]	; (8009924 <HAL_UART_MspInit+0x25c>)
 8009768:	2200      	movs	r2, #0
 800976a:	615a      	str	r2, [r3, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800976c:	4b6d      	ldr	r3, [pc, #436]	; (8009924 <HAL_UART_MspInit+0x25c>)
 800976e:	2200      	movs	r2, #0
 8009770:	619a      	str	r2, [r3, #24]
    hdma_uart7_rx.Init.Mode = DMA_CIRCULAR;
 8009772:	4b6c      	ldr	r3, [pc, #432]	; (8009924 <HAL_UART_MspInit+0x25c>)
 8009774:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009778:	61da      	str	r2, [r3, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 800977a:	4b6a      	ldr	r3, [pc, #424]	; (8009924 <HAL_UART_MspInit+0x25c>)
 800977c:	2200      	movs	r2, #0
 800977e:	621a      	str	r2, [r3, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8009780:	4b68      	ldr	r3, [pc, #416]	; (8009924 <HAL_UART_MspInit+0x25c>)
 8009782:	2200      	movs	r2, #0
 8009784:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 8009786:	4867      	ldr	r0, [pc, #412]	; (8009924 <HAL_UART_MspInit+0x25c>)
 8009788:	f000 fb10 	bl	8009dac <HAL_DMA_Init>
 800978c:	4603      	mov	r3, r0
 800978e:	2b00      	cmp	r3, #0
 8009790:	d001      	beq.n	8009796 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8009792:	f7fe fc77 	bl	8008084 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart7_rx);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	4a62      	ldr	r2, [pc, #392]	; (8009924 <HAL_UART_MspInit+0x25c>)
 800979a:	635a      	str	r2, [r3, #52]	; 0x34
 800979c:	4a61      	ldr	r2, [pc, #388]	; (8009924 <HAL_UART_MspInit+0x25c>)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80097a2:	e101      	b.n	80099a8 <HAL_UART_MspInit+0x2e0>
  else if(uartHandle->Instance==UART8)
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	4a60      	ldr	r2, [pc, #384]	; (800992c <HAL_UART_MspInit+0x264>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d15b      	bne.n	8009866 <HAL_UART_MspInit+0x19e>
    __HAL_RCC_UART8_CLK_ENABLE();
 80097ae:	2300      	movs	r3, #0
 80097b0:	623b      	str	r3, [r7, #32]
 80097b2:	4b5a      	ldr	r3, [pc, #360]	; (800991c <HAL_UART_MspInit+0x254>)
 80097b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097b6:	4a59      	ldr	r2, [pc, #356]	; (800991c <HAL_UART_MspInit+0x254>)
 80097b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80097bc:	6413      	str	r3, [r2, #64]	; 0x40
 80097be:	4b57      	ldr	r3, [pc, #348]	; (800991c <HAL_UART_MspInit+0x254>)
 80097c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80097c6:	623b      	str	r3, [r7, #32]
 80097c8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80097ca:	2300      	movs	r3, #0
 80097cc:	61fb      	str	r3, [r7, #28]
 80097ce:	4b53      	ldr	r3, [pc, #332]	; (800991c <HAL_UART_MspInit+0x254>)
 80097d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097d2:	4a52      	ldr	r2, [pc, #328]	; (800991c <HAL_UART_MspInit+0x254>)
 80097d4:	f043 0310 	orr.w	r3, r3, #16
 80097d8:	6313      	str	r3, [r2, #48]	; 0x30
 80097da:	4b50      	ldr	r3, [pc, #320]	; (800991c <HAL_UART_MspInit+0x254>)
 80097dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097de:	f003 0310 	and.w	r3, r3, #16
 80097e2:	61fb      	str	r3, [r7, #28]
 80097e4:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = UART8_RX_Pin|UART8_TX_Pin;
 80097e6:	2303      	movs	r3, #3
 80097e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80097ea:	2302      	movs	r3, #2
 80097ec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80097ee:	2301      	movs	r3, #1
 80097f0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80097f2:	2303      	movs	r3, #3
 80097f4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80097f6:	2308      	movs	r3, #8
 80097f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80097fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80097fe:	4619      	mov	r1, r3
 8009800:	4847      	ldr	r0, [pc, #284]	; (8009920 <HAL_UART_MspInit+0x258>)
 8009802:	f000 fe7d 	bl	800a500 <HAL_GPIO_Init>
    hdma_uart8_rx.Instance = DMA1_Stream6;
 8009806:	4b4a      	ldr	r3, [pc, #296]	; (8009930 <HAL_UART_MspInit+0x268>)
 8009808:	4a4a      	ldr	r2, [pc, #296]	; (8009934 <HAL_UART_MspInit+0x26c>)
 800980a:	601a      	str	r2, [r3, #0]
    hdma_uart8_rx.Init.Channel = DMA_CHANNEL_5;
 800980c:	4b48      	ldr	r3, [pc, #288]	; (8009930 <HAL_UART_MspInit+0x268>)
 800980e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8009812:	605a      	str	r2, [r3, #4]
    hdma_uart8_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009814:	4b46      	ldr	r3, [pc, #280]	; (8009930 <HAL_UART_MspInit+0x268>)
 8009816:	2200      	movs	r2, #0
 8009818:	609a      	str	r2, [r3, #8]
    hdma_uart8_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800981a:	4b45      	ldr	r3, [pc, #276]	; (8009930 <HAL_UART_MspInit+0x268>)
 800981c:	2200      	movs	r2, #0
 800981e:	60da      	str	r2, [r3, #12]
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009820:	4b43      	ldr	r3, [pc, #268]	; (8009930 <HAL_UART_MspInit+0x268>)
 8009822:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009826:	611a      	str	r2, [r3, #16]
    hdma_uart8_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009828:	4b41      	ldr	r3, [pc, #260]	; (8009930 <HAL_UART_MspInit+0x268>)
 800982a:	2200      	movs	r2, #0
 800982c:	615a      	str	r2, [r3, #20]
    hdma_uart8_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800982e:	4b40      	ldr	r3, [pc, #256]	; (8009930 <HAL_UART_MspInit+0x268>)
 8009830:	2200      	movs	r2, #0
 8009832:	619a      	str	r2, [r3, #24]
    hdma_uart8_rx.Init.Mode = DMA_CIRCULAR;
 8009834:	4b3e      	ldr	r3, [pc, #248]	; (8009930 <HAL_UART_MspInit+0x268>)
 8009836:	f44f 7280 	mov.w	r2, #256	; 0x100
 800983a:	61da      	str	r2, [r3, #28]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_LOW;
 800983c:	4b3c      	ldr	r3, [pc, #240]	; (8009930 <HAL_UART_MspInit+0x268>)
 800983e:	2200      	movs	r2, #0
 8009840:	621a      	str	r2, [r3, #32]
    hdma_uart8_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8009842:	4b3b      	ldr	r3, [pc, #236]	; (8009930 <HAL_UART_MspInit+0x268>)
 8009844:	2200      	movs	r2, #0
 8009846:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 8009848:	4839      	ldr	r0, [pc, #228]	; (8009930 <HAL_UART_MspInit+0x268>)
 800984a:	f000 faaf 	bl	8009dac <HAL_DMA_Init>
 800984e:	4603      	mov	r3, r0
 8009850:	2b00      	cmp	r3, #0
 8009852:	d001      	beq.n	8009858 <HAL_UART_MspInit+0x190>
      Error_Handler();
 8009854:	f7fe fc16 	bl	8008084 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart8_rx);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	4a35      	ldr	r2, [pc, #212]	; (8009930 <HAL_UART_MspInit+0x268>)
 800985c:	635a      	str	r2, [r3, #52]	; 0x34
 800985e:	4a34      	ldr	r2, [pc, #208]	; (8009930 <HAL_UART_MspInit+0x268>)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6393      	str	r3, [r2, #56]	; 0x38
}
 8009864:	e0a0      	b.n	80099a8 <HAL_UART_MspInit+0x2e0>
  else if(uartHandle->Instance==USART2)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	4a33      	ldr	r2, [pc, #204]	; (8009938 <HAL_UART_MspInit+0x270>)
 800986c:	4293      	cmp	r3, r2
 800986e:	d169      	bne.n	8009944 <HAL_UART_MspInit+0x27c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8009870:	2300      	movs	r3, #0
 8009872:	61bb      	str	r3, [r7, #24]
 8009874:	4b29      	ldr	r3, [pc, #164]	; (800991c <HAL_UART_MspInit+0x254>)
 8009876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009878:	4a28      	ldr	r2, [pc, #160]	; (800991c <HAL_UART_MspInit+0x254>)
 800987a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800987e:	6413      	str	r3, [r2, #64]	; 0x40
 8009880:	4b26      	ldr	r3, [pc, #152]	; (800991c <HAL_UART_MspInit+0x254>)
 8009882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009888:	61bb      	str	r3, [r7, #24]
 800988a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800988c:	2300      	movs	r3, #0
 800988e:	617b      	str	r3, [r7, #20]
 8009890:	4b22      	ldr	r3, [pc, #136]	; (800991c <HAL_UART_MspInit+0x254>)
 8009892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009894:	4a21      	ldr	r2, [pc, #132]	; (800991c <HAL_UART_MspInit+0x254>)
 8009896:	f043 0301 	orr.w	r3, r3, #1
 800989a:	6313      	str	r3, [r2, #48]	; 0x30
 800989c:	4b1f      	ldr	r3, [pc, #124]	; (800991c <HAL_UART_MspInit+0x254>)
 800989e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098a0:	f003 0301 	and.w	r3, r3, #1
 80098a4:	617b      	str	r3, [r7, #20]
 80098a6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80098a8:	2300      	movs	r3, #0
 80098aa:	613b      	str	r3, [r7, #16]
 80098ac:	4b1b      	ldr	r3, [pc, #108]	; (800991c <HAL_UART_MspInit+0x254>)
 80098ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098b0:	4a1a      	ldr	r2, [pc, #104]	; (800991c <HAL_UART_MspInit+0x254>)
 80098b2:	f043 0308 	orr.w	r3, r3, #8
 80098b6:	6313      	str	r3, [r2, #48]	; 0x30
 80098b8:	4b18      	ldr	r3, [pc, #96]	; (800991c <HAL_UART_MspInit+0x254>)
 80098ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098bc:	f003 0308 	and.w	r3, r3, #8
 80098c0:	613b      	str	r3, [r7, #16]
 80098c2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = USART2_CTS_Pin|USART2_RX_Pin;
 80098c4:	2309      	movs	r3, #9
 80098c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80098c8:	2302      	movs	r3, #2
 80098ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80098cc:	2300      	movs	r3, #0
 80098ce:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80098d0:	2303      	movs	r3, #3
 80098d2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80098d4:	2307      	movs	r3, #7
 80098d6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80098d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80098dc:	4619      	mov	r1, r3
 80098de:	4817      	ldr	r0, [pc, #92]	; (800993c <HAL_UART_MspInit+0x274>)
 80098e0:	f000 fe0e 	bl	800a500 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART2_RTS_Pin|USART2_TX_Pin;
 80098e4:	2330      	movs	r3, #48	; 0x30
 80098e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80098e8:	2302      	movs	r3, #2
 80098ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80098ec:	2300      	movs	r3, #0
 80098ee:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80098f0:	2303      	movs	r3, #3
 80098f2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80098f4:	2307      	movs	r3, #7
 80098f6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80098f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80098fc:	4619      	mov	r1, r3
 80098fe:	4810      	ldr	r0, [pc, #64]	; (8009940 <HAL_UART_MspInit+0x278>)
 8009900:	f000 fdfe 	bl	800a500 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8009904:	2200      	movs	r2, #0
 8009906:	2105      	movs	r1, #5
 8009908:	2026      	movs	r0, #38	; 0x26
 800990a:	f000 fa25 	bl	8009d58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800990e:	2026      	movs	r0, #38	; 0x26
 8009910:	f000 fa3e 	bl	8009d90 <HAL_NVIC_EnableIRQ>
}
 8009914:	e048      	b.n	80099a8 <HAL_UART_MspInit+0x2e0>
 8009916:	bf00      	nop
 8009918:	40007800 	.word	0x40007800
 800991c:	40023800 	.word	0x40023800
 8009920:	40021000 	.word	0x40021000
 8009924:	200074a0 	.word	0x200074a0
 8009928:	40026058 	.word	0x40026058
 800992c:	40007c00 	.word	0x40007c00
 8009930:	20007500 	.word	0x20007500
 8009934:	400260a0 	.word	0x400260a0
 8009938:	40004400 	.word	0x40004400
 800993c:	40020000 	.word	0x40020000
 8009940:	40020c00 	.word	0x40020c00
  else if(uartHandle->Instance==USART3)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	4a19      	ldr	r2, [pc, #100]	; (80099b0 <HAL_UART_MspInit+0x2e8>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d12c      	bne.n	80099a8 <HAL_UART_MspInit+0x2e0>
    __HAL_RCC_USART3_CLK_ENABLE();
 800994e:	2300      	movs	r3, #0
 8009950:	60fb      	str	r3, [r7, #12]
 8009952:	4b18      	ldr	r3, [pc, #96]	; (80099b4 <HAL_UART_MspInit+0x2ec>)
 8009954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009956:	4a17      	ldr	r2, [pc, #92]	; (80099b4 <HAL_UART_MspInit+0x2ec>)
 8009958:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800995c:	6413      	str	r3, [r2, #64]	; 0x40
 800995e:	4b15      	ldr	r3, [pc, #84]	; (80099b4 <HAL_UART_MspInit+0x2ec>)
 8009960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009962:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009966:	60fb      	str	r3, [r7, #12]
 8009968:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800996a:	2300      	movs	r3, #0
 800996c:	60bb      	str	r3, [r7, #8]
 800996e:	4b11      	ldr	r3, [pc, #68]	; (80099b4 <HAL_UART_MspInit+0x2ec>)
 8009970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009972:	4a10      	ldr	r2, [pc, #64]	; (80099b4 <HAL_UART_MspInit+0x2ec>)
 8009974:	f043 0308 	orr.w	r3, r3, #8
 8009978:	6313      	str	r3, [r2, #48]	; 0x30
 800997a:	4b0e      	ldr	r3, [pc, #56]	; (80099b4 <HAL_UART_MspInit+0x2ec>)
 800997c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800997e:	f003 0308 	and.w	r3, r3, #8
 8009982:	60bb      	str	r3, [r7, #8]
 8009984:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8009986:	f44f 7340 	mov.w	r3, #768	; 0x300
 800998a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800998c:	2302      	movs	r3, #2
 800998e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009990:	2300      	movs	r3, #0
 8009992:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009994:	2303      	movs	r3, #3
 8009996:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8009998:	2307      	movs	r3, #7
 800999a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800999c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80099a0:	4619      	mov	r1, r3
 80099a2:	4805      	ldr	r0, [pc, #20]	; (80099b8 <HAL_UART_MspInit+0x2f0>)
 80099a4:	f000 fdac 	bl	800a500 <HAL_GPIO_Init>
}
 80099a8:	bf00      	nop
 80099aa:	3740      	adds	r7, #64	; 0x40
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}
 80099b0:	40004800 	.word	0x40004800
 80099b4:	40023800 	.word	0x40023800
 80099b8:	40020c00 	.word	0x40020c00

080099bc <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	af00      	add	r7, sp, #0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80099c0:	4b14      	ldr	r3, [pc, #80]	; (8009a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80099c2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80099c6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80099c8:	4b12      	ldr	r3, [pc, #72]	; (8009a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80099ca:	2204      	movs	r2, #4
 80099cc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80099ce:	4b11      	ldr	r3, [pc, #68]	; (8009a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80099d0:	2202      	movs	r2, #2
 80099d2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80099d4:	4b0f      	ldr	r3, [pc, #60]	; (8009a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80099d6:	2200      	movs	r2, #0
 80099d8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80099da:	4b0e      	ldr	r3, [pc, #56]	; (8009a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80099dc:	2202      	movs	r2, #2
 80099de:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80099e0:	4b0c      	ldr	r3, [pc, #48]	; (8009a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80099e2:	2201      	movs	r2, #1
 80099e4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80099e6:	4b0b      	ldr	r3, [pc, #44]	; (8009a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80099e8:	2200      	movs	r2, #0
 80099ea:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80099ec:	4b09      	ldr	r3, [pc, #36]	; (8009a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80099ee:	2200      	movs	r2, #0
 80099f0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80099f2:	4b08      	ldr	r3, [pc, #32]	; (8009a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80099f4:	2201      	movs	r2, #1
 80099f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80099f8:	4b06      	ldr	r3, [pc, #24]	; (8009a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80099fa:	2200      	movs	r2, #0
 80099fc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80099fe:	4805      	ldr	r0, [pc, #20]	; (8009a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8009a00:	f003 fea6 	bl	800d750 <HAL_PCD_Init>
 8009a04:	4603      	mov	r3, r0
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d001      	beq.n	8009a0e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8009a0a:	f7fe fb3b 	bl	8008084 <Error_Handler>
  }

}
 8009a0e:	bf00      	nop
 8009a10:	bd80      	pop	{r7, pc}
 8009a12:	bf00      	nop
 8009a14:	200075e0 	.word	0x200075e0

08009a18 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b08a      	sub	sp, #40	; 0x28
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009a20:	f107 0314 	add.w	r3, r7, #20
 8009a24:	2200      	movs	r2, #0
 8009a26:	601a      	str	r2, [r3, #0]
 8009a28:	605a      	str	r2, [r3, #4]
 8009a2a:	609a      	str	r2, [r3, #8]
 8009a2c:	60da      	str	r2, [r3, #12]
 8009a2e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009a38:	d13f      	bne.n	8009aba <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	613b      	str	r3, [r7, #16]
 8009a3e:	4b21      	ldr	r3, [pc, #132]	; (8009ac4 <HAL_PCD_MspInit+0xac>)
 8009a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a42:	4a20      	ldr	r2, [pc, #128]	; (8009ac4 <HAL_PCD_MspInit+0xac>)
 8009a44:	f043 0301 	orr.w	r3, r3, #1
 8009a48:	6313      	str	r3, [r2, #48]	; 0x30
 8009a4a:	4b1e      	ldr	r3, [pc, #120]	; (8009ac4 <HAL_PCD_MspInit+0xac>)
 8009a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a4e:	f003 0301 	and.w	r3, r3, #1
 8009a52:	613b      	str	r3, [r7, #16]
 8009a54:	693b      	ldr	r3, [r7, #16]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 8009a56:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8009a5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009a5c:	2302      	movs	r3, #2
 8009a5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a60:	2300      	movs	r3, #0
 8009a62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009a64:	2303      	movs	r3, #3
 8009a66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009a68:	230a      	movs	r3, #10
 8009a6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009a6c:	f107 0314 	add.w	r3, r7, #20
 8009a70:	4619      	mov	r1, r3
 8009a72:	4815      	ldr	r0, [pc, #84]	; (8009ac8 <HAL_PCD_MspInit+0xb0>)
 8009a74:	f000 fd44 	bl	800a500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8009a78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a82:	2300      	movs	r3, #0
 8009a84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8009a86:	f107 0314 	add.w	r3, r7, #20
 8009a8a:	4619      	mov	r1, r3
 8009a8c:	480e      	ldr	r0, [pc, #56]	; (8009ac8 <HAL_PCD_MspInit+0xb0>)
 8009a8e:	f000 fd37 	bl	800a500 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009a92:	4b0c      	ldr	r3, [pc, #48]	; (8009ac4 <HAL_PCD_MspInit+0xac>)
 8009a94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a96:	4a0b      	ldr	r2, [pc, #44]	; (8009ac4 <HAL_PCD_MspInit+0xac>)
 8009a98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a9c:	6353      	str	r3, [r2, #52]	; 0x34
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	60fb      	str	r3, [r7, #12]
 8009aa2:	4b08      	ldr	r3, [pc, #32]	; (8009ac4 <HAL_PCD_MspInit+0xac>)
 8009aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009aa6:	4a07      	ldr	r2, [pc, #28]	; (8009ac4 <HAL_PCD_MspInit+0xac>)
 8009aa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009aac:	6453      	str	r3, [r2, #68]	; 0x44
 8009aae:	4b05      	ldr	r3, [pc, #20]	; (8009ac4 <HAL_PCD_MspInit+0xac>)
 8009ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ab2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009ab6:	60fb      	str	r3, [r7, #12]
 8009ab8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009aba:	bf00      	nop
 8009abc:	3728      	adds	r7, #40	; 0x28
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}
 8009ac2:	bf00      	nop
 8009ac4:	40023800 	.word	0x40023800
 8009ac8:	40020000 	.word	0x40020000

08009acc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8009acc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009b04 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009ad0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009ad2:	e003      	b.n	8009adc <LoopCopyDataInit>

08009ad4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009ad4:	4b0c      	ldr	r3, [pc, #48]	; (8009b08 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8009ad6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009ad8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8009ada:	3104      	adds	r1, #4

08009adc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009adc:	480b      	ldr	r0, [pc, #44]	; (8009b0c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8009ade:	4b0c      	ldr	r3, [pc, #48]	; (8009b10 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009ae0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009ae2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009ae4:	d3f6      	bcc.n	8009ad4 <CopyDataInit>
  ldr  r2, =_sbss
 8009ae6:	4a0b      	ldr	r2, [pc, #44]	; (8009b14 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8009ae8:	e002      	b.n	8009af0 <LoopFillZerobss>

08009aea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8009aea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8009aec:	f842 3b04 	str.w	r3, [r2], #4

08009af0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8009af0:	4b09      	ldr	r3, [pc, #36]	; (8009b18 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8009af2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009af4:	d3f9      	bcc.n	8009aea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8009af6:	f7fe fe89 	bl	800880c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009afa:	f010 fb35 	bl	801a168 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009afe:	f7fe f995 	bl	8007e2c <main>
  bx  lr    
 8009b02:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8009b04:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8009b08:	0801f73c 	.word	0x0801f73c
  ldr  r0, =_sdata
 8009b0c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009b10:	200002ec 	.word	0x200002ec
  ldr  r2, =_sbss
 8009b14:	200002f0 	.word	0x200002f0
  ldr  r3, = _ebss
 8009b18:	20009aa0 	.word	0x20009aa0

08009b1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009b1c:	e7fe      	b.n	8009b1c <ADC_IRQHandler>
	...

08009b20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009b24:	4b0e      	ldr	r3, [pc, #56]	; (8009b60 <HAL_Init+0x40>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4a0d      	ldr	r2, [pc, #52]	; (8009b60 <HAL_Init+0x40>)
 8009b2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009b2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8009b30:	4b0b      	ldr	r3, [pc, #44]	; (8009b60 <HAL_Init+0x40>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a0a      	ldr	r2, [pc, #40]	; (8009b60 <HAL_Init+0x40>)
 8009b36:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009b3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009b3c:	4b08      	ldr	r3, [pc, #32]	; (8009b60 <HAL_Init+0x40>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	4a07      	ldr	r2, [pc, #28]	; (8009b60 <HAL_Init+0x40>)
 8009b42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009b48:	2003      	movs	r0, #3
 8009b4a:	f000 f8fa 	bl	8009d42 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8009b4e:	2000      	movs	r0, #0
 8009b50:	f7fe fc82 	bl	8008458 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009b54:	f7fe fc54 	bl	8008400 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8009b58:	2300      	movs	r3, #0
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	bd80      	pop	{r7, pc}
 8009b5e:	bf00      	nop
 8009b60:	40023c00 	.word	0x40023c00

08009b64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009b64:	b480      	push	{r7}
 8009b66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009b68:	4b06      	ldr	r3, [pc, #24]	; (8009b84 <HAL_IncTick+0x20>)
 8009b6a:	781b      	ldrb	r3, [r3, #0]
 8009b6c:	461a      	mov	r2, r3
 8009b6e:	4b06      	ldr	r3, [pc, #24]	; (8009b88 <HAL_IncTick+0x24>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	4413      	add	r3, r2
 8009b74:	4a04      	ldr	r2, [pc, #16]	; (8009b88 <HAL_IncTick+0x24>)
 8009b76:	6013      	str	r3, [r2, #0]
}
 8009b78:	bf00      	nop
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b80:	4770      	bx	lr
 8009b82:	bf00      	nop
 8009b84:	20000110 	.word	0x20000110
 8009b88:	200079e8 	.word	0x200079e8

08009b8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	af00      	add	r7, sp, #0
  return uwTick;
 8009b90:	4b03      	ldr	r3, [pc, #12]	; (8009ba0 <HAL_GetTick+0x14>)
 8009b92:	681b      	ldr	r3, [r3, #0]
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	46bd      	mov	sp, r7
 8009b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9c:	4770      	bx	lr
 8009b9e:	bf00      	nop
 8009ba0:	200079e8 	.word	0x200079e8

08009ba4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009bac:	f7ff ffee 	bl	8009b8c <HAL_GetTick>
 8009bb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bbc:	d005      	beq.n	8009bca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009bbe:	4b09      	ldr	r3, [pc, #36]	; (8009be4 <HAL_Delay+0x40>)
 8009bc0:	781b      	ldrb	r3, [r3, #0]
 8009bc2:	461a      	mov	r2, r3
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	4413      	add	r3, r2
 8009bc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8009bca:	bf00      	nop
 8009bcc:	f7ff ffde 	bl	8009b8c <HAL_GetTick>
 8009bd0:	4602      	mov	r2, r0
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	1ad3      	subs	r3, r2, r3
 8009bd6:	68fa      	ldr	r2, [r7, #12]
 8009bd8:	429a      	cmp	r2, r3
 8009bda:	d8f7      	bhi.n	8009bcc <HAL_Delay+0x28>
  {
  }
}
 8009bdc:	bf00      	nop
 8009bde:	3710      	adds	r7, #16
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}
 8009be4:	20000110 	.word	0x20000110

08009be8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009be8:	b480      	push	{r7}
 8009bea:	b085      	sub	sp, #20
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	f003 0307 	and.w	r3, r3, #7
 8009bf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009bf8:	4b0c      	ldr	r3, [pc, #48]	; (8009c2c <__NVIC_SetPriorityGrouping+0x44>)
 8009bfa:	68db      	ldr	r3, [r3, #12]
 8009bfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009bfe:	68ba      	ldr	r2, [r7, #8]
 8009c00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009c04:	4013      	ands	r3, r2
 8009c06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009c0c:	68bb      	ldr	r3, [r7, #8]
 8009c0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009c10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009c14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009c18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009c1a:	4a04      	ldr	r2, [pc, #16]	; (8009c2c <__NVIC_SetPriorityGrouping+0x44>)
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	60d3      	str	r3, [r2, #12]
}
 8009c20:	bf00      	nop
 8009c22:	3714      	adds	r7, #20
 8009c24:	46bd      	mov	sp, r7
 8009c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2a:	4770      	bx	lr
 8009c2c:	e000ed00 	.word	0xe000ed00

08009c30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009c30:	b480      	push	{r7}
 8009c32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009c34:	4b04      	ldr	r3, [pc, #16]	; (8009c48 <__NVIC_GetPriorityGrouping+0x18>)
 8009c36:	68db      	ldr	r3, [r3, #12]
 8009c38:	0a1b      	lsrs	r3, r3, #8
 8009c3a:	f003 0307 	and.w	r3, r3, #7
}
 8009c3e:	4618      	mov	r0, r3
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr
 8009c48:	e000ed00 	.word	0xe000ed00

08009c4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009c4c:	b480      	push	{r7}
 8009c4e:	b083      	sub	sp, #12
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	4603      	mov	r3, r0
 8009c54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	db0b      	blt.n	8009c76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009c5e:	79fb      	ldrb	r3, [r7, #7]
 8009c60:	f003 021f 	and.w	r2, r3, #31
 8009c64:	4907      	ldr	r1, [pc, #28]	; (8009c84 <__NVIC_EnableIRQ+0x38>)
 8009c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009c6a:	095b      	lsrs	r3, r3, #5
 8009c6c:	2001      	movs	r0, #1
 8009c6e:	fa00 f202 	lsl.w	r2, r0, r2
 8009c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8009c76:	bf00      	nop
 8009c78:	370c      	adds	r7, #12
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr
 8009c82:	bf00      	nop
 8009c84:	e000e100 	.word	0xe000e100

08009c88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009c88:	b480      	push	{r7}
 8009c8a:	b083      	sub	sp, #12
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	4603      	mov	r3, r0
 8009c90:	6039      	str	r1, [r7, #0]
 8009c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	db0a      	blt.n	8009cb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	b2da      	uxtb	r2, r3
 8009ca0:	490c      	ldr	r1, [pc, #48]	; (8009cd4 <__NVIC_SetPriority+0x4c>)
 8009ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ca6:	0112      	lsls	r2, r2, #4
 8009ca8:	b2d2      	uxtb	r2, r2
 8009caa:	440b      	add	r3, r1
 8009cac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009cb0:	e00a      	b.n	8009cc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	b2da      	uxtb	r2, r3
 8009cb6:	4908      	ldr	r1, [pc, #32]	; (8009cd8 <__NVIC_SetPriority+0x50>)
 8009cb8:	79fb      	ldrb	r3, [r7, #7]
 8009cba:	f003 030f 	and.w	r3, r3, #15
 8009cbe:	3b04      	subs	r3, #4
 8009cc0:	0112      	lsls	r2, r2, #4
 8009cc2:	b2d2      	uxtb	r2, r2
 8009cc4:	440b      	add	r3, r1
 8009cc6:	761a      	strb	r2, [r3, #24]
}
 8009cc8:	bf00      	nop
 8009cca:	370c      	adds	r7, #12
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd2:	4770      	bx	lr
 8009cd4:	e000e100 	.word	0xe000e100
 8009cd8:	e000ed00 	.word	0xe000ed00

08009cdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009cdc:	b480      	push	{r7}
 8009cde:	b089      	sub	sp, #36	; 0x24
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	60f8      	str	r0, [r7, #12]
 8009ce4:	60b9      	str	r1, [r7, #8]
 8009ce6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	f003 0307 	and.w	r3, r3, #7
 8009cee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009cf0:	69fb      	ldr	r3, [r7, #28]
 8009cf2:	f1c3 0307 	rsb	r3, r3, #7
 8009cf6:	2b04      	cmp	r3, #4
 8009cf8:	bf28      	it	cs
 8009cfa:	2304      	movcs	r3, #4
 8009cfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009cfe:	69fb      	ldr	r3, [r7, #28]
 8009d00:	3304      	adds	r3, #4
 8009d02:	2b06      	cmp	r3, #6
 8009d04:	d902      	bls.n	8009d0c <NVIC_EncodePriority+0x30>
 8009d06:	69fb      	ldr	r3, [r7, #28]
 8009d08:	3b03      	subs	r3, #3
 8009d0a:	e000      	b.n	8009d0e <NVIC_EncodePriority+0x32>
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009d10:	f04f 32ff 	mov.w	r2, #4294967295
 8009d14:	69bb      	ldr	r3, [r7, #24]
 8009d16:	fa02 f303 	lsl.w	r3, r2, r3
 8009d1a:	43da      	mvns	r2, r3
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	401a      	ands	r2, r3
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009d24:	f04f 31ff 	mov.w	r1, #4294967295
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8009d2e:	43d9      	mvns	r1, r3
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009d34:	4313      	orrs	r3, r2
         );
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3724      	adds	r7, #36	; 0x24
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d40:	4770      	bx	lr

08009d42 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009d42:	b580      	push	{r7, lr}
 8009d44:	b082      	sub	sp, #8
 8009d46:	af00      	add	r7, sp, #0
 8009d48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009d4a:	6878      	ldr	r0, [r7, #4]
 8009d4c:	f7ff ff4c 	bl	8009be8 <__NVIC_SetPriorityGrouping>
}
 8009d50:	bf00      	nop
 8009d52:	3708      	adds	r7, #8
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}

08009d58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b086      	sub	sp, #24
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	4603      	mov	r3, r0
 8009d60:	60b9      	str	r1, [r7, #8]
 8009d62:	607a      	str	r2, [r7, #4]
 8009d64:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8009d66:	2300      	movs	r3, #0
 8009d68:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009d6a:	f7ff ff61 	bl	8009c30 <__NVIC_GetPriorityGrouping>
 8009d6e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009d70:	687a      	ldr	r2, [r7, #4]
 8009d72:	68b9      	ldr	r1, [r7, #8]
 8009d74:	6978      	ldr	r0, [r7, #20]
 8009d76:	f7ff ffb1 	bl	8009cdc <NVIC_EncodePriority>
 8009d7a:	4602      	mov	r2, r0
 8009d7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009d80:	4611      	mov	r1, r2
 8009d82:	4618      	mov	r0, r3
 8009d84:	f7ff ff80 	bl	8009c88 <__NVIC_SetPriority>
}
 8009d88:	bf00      	nop
 8009d8a:	3718      	adds	r7, #24
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	bd80      	pop	{r7, pc}

08009d90 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b082      	sub	sp, #8
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	4603      	mov	r3, r0
 8009d98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f7ff ff54 	bl	8009c4c <__NVIC_EnableIRQ>
}
 8009da4:	bf00      	nop
 8009da6:	3708      	adds	r7, #8
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}

08009dac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b086      	sub	sp, #24
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8009db4:	2300      	movs	r3, #0
 8009db6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8009db8:	f7ff fee8 	bl	8009b8c <HAL_GetTick>
 8009dbc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d101      	bne.n	8009dc8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	e099      	b.n	8009efc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2200      	movs	r2, #0
 8009dcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2202      	movs	r2, #2
 8009dd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	681a      	ldr	r2, [r3, #0]
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f022 0201 	bic.w	r2, r2, #1
 8009de6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009de8:	e00f      	b.n	8009e0a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009dea:	f7ff fecf 	bl	8009b8c <HAL_GetTick>
 8009dee:	4602      	mov	r2, r0
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	1ad3      	subs	r3, r2, r3
 8009df4:	2b05      	cmp	r3, #5
 8009df6:	d908      	bls.n	8009e0a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2220      	movs	r2, #32
 8009dfc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2203      	movs	r2, #3
 8009e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8009e06:	2303      	movs	r3, #3
 8009e08:	e078      	b.n	8009efc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	f003 0301 	and.w	r3, r3, #1
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d1e8      	bne.n	8009dea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8009e20:	697a      	ldr	r2, [r7, #20]
 8009e22:	4b38      	ldr	r3, [pc, #224]	; (8009f04 <HAL_DMA_Init+0x158>)
 8009e24:	4013      	ands	r3, r2
 8009e26:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	685a      	ldr	r2, [r3, #4]
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	689b      	ldr	r3, [r3, #8]
 8009e30:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009e36:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	691b      	ldr	r3, [r3, #16]
 8009e3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009e42:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	699b      	ldr	r3, [r3, #24]
 8009e48:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009e4e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	6a1b      	ldr	r3, [r3, #32]
 8009e54:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009e56:	697a      	ldr	r2, [r7, #20]
 8009e58:	4313      	orrs	r3, r2
 8009e5a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e60:	2b04      	cmp	r3, #4
 8009e62:	d107      	bne.n	8009e74 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e6c:	4313      	orrs	r3, r2
 8009e6e:	697a      	ldr	r2, [r7, #20]
 8009e70:	4313      	orrs	r3, r2
 8009e72:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	697a      	ldr	r2, [r7, #20]
 8009e7a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	695b      	ldr	r3, [r3, #20]
 8009e82:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8009e84:	697b      	ldr	r3, [r7, #20]
 8009e86:	f023 0307 	bic.w	r3, r3, #7
 8009e8a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e90:	697a      	ldr	r2, [r7, #20]
 8009e92:	4313      	orrs	r3, r2
 8009e94:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e9a:	2b04      	cmp	r3, #4
 8009e9c:	d117      	bne.n	8009ece <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ea2:	697a      	ldr	r2, [r7, #20]
 8009ea4:	4313      	orrs	r3, r2
 8009ea6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d00e      	beq.n	8009ece <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f000 faab 	bl	800a40c <DMA_CheckFifoParam>
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d008      	beq.n	8009ece <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2240      	movs	r2, #64	; 0x40
 8009ec0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	2201      	movs	r2, #1
 8009ec6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8009eca:	2301      	movs	r3, #1
 8009ecc:	e016      	b.n	8009efc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	697a      	ldr	r2, [r7, #20]
 8009ed4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f000 fa62 	bl	800a3a0 <DMA_CalcBaseAndBitshift>
 8009edc:	4603      	mov	r3, r0
 8009ede:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ee4:	223f      	movs	r2, #63	; 0x3f
 8009ee6:	409a      	lsls	r2, r3
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2200      	movs	r2, #0
 8009ef0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2201      	movs	r2, #1
 8009ef6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8009efa:	2300      	movs	r3, #0
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3718      	adds	r7, #24
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bd80      	pop	{r7, pc}
 8009f04:	f010803f 	.word	0xf010803f

08009f08 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b086      	sub	sp, #24
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	60f8      	str	r0, [r7, #12]
 8009f10:	60b9      	str	r1, [r7, #8]
 8009f12:	607a      	str	r2, [r7, #4]
 8009f14:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009f16:	2300      	movs	r3, #0
 8009f18:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f1e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009f26:	2b01      	cmp	r3, #1
 8009f28:	d101      	bne.n	8009f2e <HAL_DMA_Start_IT+0x26>
 8009f2a:	2302      	movs	r3, #2
 8009f2c:	e040      	b.n	8009fb0 <HAL_DMA_Start_IT+0xa8>
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2201      	movs	r2, #1
 8009f32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009f3c:	b2db      	uxtb	r3, r3
 8009f3e:	2b01      	cmp	r3, #1
 8009f40:	d12f      	bne.n	8009fa2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	2202      	movs	r2, #2
 8009f46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	687a      	ldr	r2, [r7, #4]
 8009f54:	68b9      	ldr	r1, [r7, #8]
 8009f56:	68f8      	ldr	r0, [r7, #12]
 8009f58:	f000 f9f4 	bl	800a344 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009f60:	223f      	movs	r2, #63	; 0x3f
 8009f62:	409a      	lsls	r2, r3
 8009f64:	693b      	ldr	r3, [r7, #16]
 8009f66:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	681a      	ldr	r2, [r3, #0]
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	f042 0216 	orr.w	r2, r2, #22
 8009f76:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d007      	beq.n	8009f90 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	681a      	ldr	r2, [r3, #0]
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f042 0208 	orr.w	r2, r2, #8
 8009f8e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	681a      	ldr	r2, [r3, #0]
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	f042 0201 	orr.w	r2, r2, #1
 8009f9e:	601a      	str	r2, [r3, #0]
 8009fa0:	e005      	b.n	8009fae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8009faa:	2302      	movs	r3, #2
 8009fac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8009fae:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	3718      	adds	r7, #24
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bd80      	pop	{r7, pc}

08009fb8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009fb8:	b480      	push	{r7}
 8009fba:	b083      	sub	sp, #12
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009fc6:	b2db      	uxtb	r3, r3
 8009fc8:	2b02      	cmp	r3, #2
 8009fca:	d004      	beq.n	8009fd6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2280      	movs	r2, #128	; 0x80
 8009fd0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	e00c      	b.n	8009ff0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2205      	movs	r2, #5
 8009fda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	681a      	ldr	r2, [r3, #0]
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f022 0201 	bic.w	r2, r2, #1
 8009fec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009fee:	2300      	movs	r3, #0
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	370c      	adds	r7, #12
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffa:	4770      	bx	lr

08009ffc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b086      	sub	sp, #24
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a004:	2300      	movs	r3, #0
 800a006:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a008:	4b92      	ldr	r3, [pc, #584]	; (800a254 <HAL_DMA_IRQHandler+0x258>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	4a92      	ldr	r2, [pc, #584]	; (800a258 <HAL_DMA_IRQHandler+0x25c>)
 800a00e:	fba2 2303 	umull	r2, r3, r2, r3
 800a012:	0a9b      	lsrs	r3, r3, #10
 800a014:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a01a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a01c:	693b      	ldr	r3, [r7, #16]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a026:	2208      	movs	r2, #8
 800a028:	409a      	lsls	r2, r3
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	4013      	ands	r3, r2
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d01a      	beq.n	800a068 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f003 0304 	and.w	r3, r3, #4
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d013      	beq.n	800a068 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	681a      	ldr	r2, [r3, #0]
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f022 0204 	bic.w	r2, r2, #4
 800a04e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a054:	2208      	movs	r2, #8
 800a056:	409a      	lsls	r2, r3
 800a058:	693b      	ldr	r3, [r7, #16]
 800a05a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a060:	f043 0201 	orr.w	r2, r3, #1
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a06c:	2201      	movs	r2, #1
 800a06e:	409a      	lsls	r2, r3
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	4013      	ands	r3, r2
 800a074:	2b00      	cmp	r3, #0
 800a076:	d012      	beq.n	800a09e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	695b      	ldr	r3, [r3, #20]
 800a07e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a082:	2b00      	cmp	r3, #0
 800a084:	d00b      	beq.n	800a09e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a08a:	2201      	movs	r2, #1
 800a08c:	409a      	lsls	r2, r3
 800a08e:	693b      	ldr	r3, [r7, #16]
 800a090:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a096:	f043 0202 	orr.w	r2, r3, #2
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0a2:	2204      	movs	r2, #4
 800a0a4:	409a      	lsls	r2, r3
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	4013      	ands	r3, r2
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d012      	beq.n	800a0d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f003 0302 	and.w	r3, r3, #2
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d00b      	beq.n	800a0d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0c0:	2204      	movs	r2, #4
 800a0c2:	409a      	lsls	r2, r3
 800a0c4:	693b      	ldr	r3, [r7, #16]
 800a0c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0cc:	f043 0204 	orr.w	r2, r3, #4
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0d8:	2210      	movs	r2, #16
 800a0da:	409a      	lsls	r2, r3
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	4013      	ands	r3, r2
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d043      	beq.n	800a16c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f003 0308 	and.w	r3, r3, #8
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d03c      	beq.n	800a16c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0f6:	2210      	movs	r2, #16
 800a0f8:	409a      	lsls	r2, r3
 800a0fa:	693b      	ldr	r3, [r7, #16]
 800a0fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d018      	beq.n	800a13e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a116:	2b00      	cmp	r3, #0
 800a118:	d108      	bne.n	800a12c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d024      	beq.n	800a16c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a126:	6878      	ldr	r0, [r7, #4]
 800a128:	4798      	blx	r3
 800a12a:	e01f      	b.n	800a16c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a130:	2b00      	cmp	r3, #0
 800a132:	d01b      	beq.n	800a16c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	4798      	blx	r3
 800a13c:	e016      	b.n	800a16c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d107      	bne.n	800a15c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	681a      	ldr	r2, [r3, #0]
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f022 0208 	bic.w	r2, r2, #8
 800a15a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a160:	2b00      	cmp	r3, #0
 800a162:	d003      	beq.n	800a16c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a170:	2220      	movs	r2, #32
 800a172:	409a      	lsls	r2, r3
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	4013      	ands	r3, r2
 800a178:	2b00      	cmp	r3, #0
 800a17a:	f000 808e 	beq.w	800a29a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f003 0310 	and.w	r3, r3, #16
 800a188:	2b00      	cmp	r3, #0
 800a18a:	f000 8086 	beq.w	800a29a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a192:	2220      	movs	r2, #32
 800a194:	409a      	lsls	r2, r3
 800a196:	693b      	ldr	r3, [r7, #16]
 800a198:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a1a0:	b2db      	uxtb	r3, r3
 800a1a2:	2b05      	cmp	r3, #5
 800a1a4:	d136      	bne.n	800a214 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	681a      	ldr	r2, [r3, #0]
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	f022 0216 	bic.w	r2, r2, #22
 800a1b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	695a      	ldr	r2, [r3, #20]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a1c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d103      	bne.n	800a1d6 <HAL_DMA_IRQHandler+0x1da>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d007      	beq.n	800a1e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f022 0208 	bic.w	r2, r2, #8
 800a1e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a1ea:	223f      	movs	r2, #63	; 0x3f
 800a1ec:	409a      	lsls	r2, r3
 800a1ee:	693b      	ldr	r3, [r7, #16]
 800a1f0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2201      	movs	r2, #1
 800a1fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a206:	2b00      	cmp	r3, #0
 800a208:	d07d      	beq.n	800a306 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	4798      	blx	r3
        }
        return;
 800a212:	e078      	b.n	800a306 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d01c      	beq.n	800a25c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d108      	bne.n	800a242 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a234:	2b00      	cmp	r3, #0
 800a236:	d030      	beq.n	800a29a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	4798      	blx	r3
 800a240:	e02b      	b.n	800a29a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a246:	2b00      	cmp	r3, #0
 800a248:	d027      	beq.n	800a29a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	4798      	blx	r3
 800a252:	e022      	b.n	800a29a <HAL_DMA_IRQHandler+0x29e>
 800a254:	20000108 	.word	0x20000108
 800a258:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a266:	2b00      	cmp	r3, #0
 800a268:	d10f      	bne.n	800a28a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	681a      	ldr	r2, [r3, #0]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f022 0210 	bic.w	r2, r2, #16
 800a278:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2200      	movs	r2, #0
 800a27e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2201      	movs	r2, #1
 800a286:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d003      	beq.n	800a29a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a296:	6878      	ldr	r0, [r7, #4]
 800a298:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d032      	beq.n	800a308 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2a6:	f003 0301 	and.w	r3, r3, #1
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d022      	beq.n	800a2f4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2205      	movs	r2, #5
 800a2b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	681a      	ldr	r2, [r3, #0]
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	f022 0201 	bic.w	r2, r2, #1
 800a2c4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800a2c6:	68bb      	ldr	r3, [r7, #8]
 800a2c8:	3301      	adds	r3, #1
 800a2ca:	60bb      	str	r3, [r7, #8]
 800a2cc:	697a      	ldr	r2, [r7, #20]
 800a2ce:	429a      	cmp	r2, r3
 800a2d0:	d307      	bcc.n	800a2e2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	f003 0301 	and.w	r3, r3, #1
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d1f2      	bne.n	800a2c6 <HAL_DMA_IRQHandler+0x2ca>
 800a2e0:	e000      	b.n	800a2e4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800a2e2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d005      	beq.n	800a308 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	4798      	blx	r3
 800a304:	e000      	b.n	800a308 <HAL_DMA_IRQHandler+0x30c>
        return;
 800a306:	bf00      	nop
    }
  }
}
 800a308:	3718      	adds	r7, #24
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}
 800a30e:	bf00      	nop

0800a310 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800a310:	b480      	push	{r7}
 800a312:	b083      	sub	sp, #12
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a31e:	b2db      	uxtb	r3, r3
}
 800a320:	4618      	mov	r0, r3
 800a322:	370c      	adds	r7, #12
 800a324:	46bd      	mov	sp, r7
 800a326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32a:	4770      	bx	lr

0800a32c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b083      	sub	sp, #12
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800a338:	4618      	mov	r0, r3
 800a33a:	370c      	adds	r7, #12
 800a33c:	46bd      	mov	sp, r7
 800a33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a342:	4770      	bx	lr

0800a344 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a344:	b480      	push	{r7}
 800a346:	b085      	sub	sp, #20
 800a348:	af00      	add	r7, sp, #0
 800a34a:	60f8      	str	r0, [r7, #12]
 800a34c:	60b9      	str	r1, [r7, #8]
 800a34e:	607a      	str	r2, [r7, #4]
 800a350:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	681a      	ldr	r2, [r3, #0]
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a360:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	683a      	ldr	r2, [r7, #0]
 800a368:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	2b40      	cmp	r3, #64	; 0x40
 800a370:	d108      	bne.n	800a384 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	687a      	ldr	r2, [r7, #4]
 800a378:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	68ba      	ldr	r2, [r7, #8]
 800a380:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800a382:	e007      	b.n	800a394 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	68ba      	ldr	r2, [r7, #8]
 800a38a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	687a      	ldr	r2, [r7, #4]
 800a392:	60da      	str	r2, [r3, #12]
}
 800a394:	bf00      	nop
 800a396:	3714      	adds	r7, #20
 800a398:	46bd      	mov	sp, r7
 800a39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39e:	4770      	bx	lr

0800a3a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b085      	sub	sp, #20
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	b2db      	uxtb	r3, r3
 800a3ae:	3b10      	subs	r3, #16
 800a3b0:	4a14      	ldr	r2, [pc, #80]	; (800a404 <DMA_CalcBaseAndBitshift+0x64>)
 800a3b2:	fba2 2303 	umull	r2, r3, r2, r3
 800a3b6:	091b      	lsrs	r3, r3, #4
 800a3b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800a3ba:	4a13      	ldr	r2, [pc, #76]	; (800a408 <DMA_CalcBaseAndBitshift+0x68>)
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	4413      	add	r3, r2
 800a3c0:	781b      	ldrb	r3, [r3, #0]
 800a3c2:	461a      	mov	r2, r3
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	2b03      	cmp	r3, #3
 800a3cc:	d909      	bls.n	800a3e2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a3d6:	f023 0303 	bic.w	r3, r3, #3
 800a3da:	1d1a      	adds	r2, r3, #4
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	659a      	str	r2, [r3, #88]	; 0x58
 800a3e0:	e007      	b.n	800a3f2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a3ea:	f023 0303 	bic.w	r3, r3, #3
 800a3ee:	687a      	ldr	r2, [r7, #4]
 800a3f0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	3714      	adds	r7, #20
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a400:	4770      	bx	lr
 800a402:	bf00      	nop
 800a404:	aaaaaaab 	.word	0xaaaaaaab
 800a408:	0801efb4 	.word	0x0801efb4

0800a40c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800a40c:	b480      	push	{r7}
 800a40e:	b085      	sub	sp, #20
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a414:	2300      	movs	r3, #0
 800a416:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a41c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	699b      	ldr	r3, [r3, #24]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d11f      	bne.n	800a466 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	2b03      	cmp	r3, #3
 800a42a:	d855      	bhi.n	800a4d8 <DMA_CheckFifoParam+0xcc>
 800a42c:	a201      	add	r2, pc, #4	; (adr r2, 800a434 <DMA_CheckFifoParam+0x28>)
 800a42e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a432:	bf00      	nop
 800a434:	0800a445 	.word	0x0800a445
 800a438:	0800a457 	.word	0x0800a457
 800a43c:	0800a445 	.word	0x0800a445
 800a440:	0800a4d9 	.word	0x0800a4d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a448:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d045      	beq.n	800a4dc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800a450:	2301      	movs	r3, #1
 800a452:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a454:	e042      	b.n	800a4dc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a45a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a45e:	d13f      	bne.n	800a4e0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800a460:	2301      	movs	r3, #1
 800a462:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a464:	e03c      	b.n	800a4e0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	699b      	ldr	r3, [r3, #24]
 800a46a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a46e:	d121      	bne.n	800a4b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800a470:	68bb      	ldr	r3, [r7, #8]
 800a472:	2b03      	cmp	r3, #3
 800a474:	d836      	bhi.n	800a4e4 <DMA_CheckFifoParam+0xd8>
 800a476:	a201      	add	r2, pc, #4	; (adr r2, 800a47c <DMA_CheckFifoParam+0x70>)
 800a478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a47c:	0800a48d 	.word	0x0800a48d
 800a480:	0800a493 	.word	0x0800a493
 800a484:	0800a48d 	.word	0x0800a48d
 800a488:	0800a4a5 	.word	0x0800a4a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800a48c:	2301      	movs	r3, #1
 800a48e:	73fb      	strb	r3, [r7, #15]
      break;
 800a490:	e02f      	b.n	800a4f2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a496:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d024      	beq.n	800a4e8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800a49e:	2301      	movs	r3, #1
 800a4a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a4a2:	e021      	b.n	800a4e8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4a8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a4ac:	d11e      	bne.n	800a4ec <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800a4b2:	e01b      	b.n	800a4ec <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	2b02      	cmp	r3, #2
 800a4b8:	d902      	bls.n	800a4c0 <DMA_CheckFifoParam+0xb4>
 800a4ba:	2b03      	cmp	r3, #3
 800a4bc:	d003      	beq.n	800a4c6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800a4be:	e018      	b.n	800a4f2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800a4c0:	2301      	movs	r3, #1
 800a4c2:	73fb      	strb	r3, [r7, #15]
      break;
 800a4c4:	e015      	b.n	800a4f2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d00e      	beq.n	800a4f0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	73fb      	strb	r3, [r7, #15]
      break;
 800a4d6:	e00b      	b.n	800a4f0 <DMA_CheckFifoParam+0xe4>
      break;
 800a4d8:	bf00      	nop
 800a4da:	e00a      	b.n	800a4f2 <DMA_CheckFifoParam+0xe6>
      break;
 800a4dc:	bf00      	nop
 800a4de:	e008      	b.n	800a4f2 <DMA_CheckFifoParam+0xe6>
      break;
 800a4e0:	bf00      	nop
 800a4e2:	e006      	b.n	800a4f2 <DMA_CheckFifoParam+0xe6>
      break;
 800a4e4:	bf00      	nop
 800a4e6:	e004      	b.n	800a4f2 <DMA_CheckFifoParam+0xe6>
      break;
 800a4e8:	bf00      	nop
 800a4ea:	e002      	b.n	800a4f2 <DMA_CheckFifoParam+0xe6>
      break;   
 800a4ec:	bf00      	nop
 800a4ee:	e000      	b.n	800a4f2 <DMA_CheckFifoParam+0xe6>
      break;
 800a4f0:	bf00      	nop
    }
  } 
  
  return status; 
 800a4f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	3714      	adds	r7, #20
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fe:	4770      	bx	lr

0800a500 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a500:	b480      	push	{r7}
 800a502:	b089      	sub	sp, #36	; 0x24
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
 800a508:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800a50a:	2300      	movs	r3, #0
 800a50c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800a50e:	2300      	movs	r3, #0
 800a510:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800a512:	2300      	movs	r3, #0
 800a514:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a516:	2300      	movs	r3, #0
 800a518:	61fb      	str	r3, [r7, #28]
 800a51a:	e177      	b.n	800a80c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800a51c:	2201      	movs	r2, #1
 800a51e:	69fb      	ldr	r3, [r7, #28]
 800a520:	fa02 f303 	lsl.w	r3, r2, r3
 800a524:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	697a      	ldr	r2, [r7, #20]
 800a52c:	4013      	ands	r3, r2
 800a52e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800a530:	693a      	ldr	r2, [r7, #16]
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	429a      	cmp	r2, r3
 800a536:	f040 8166 	bne.w	800a806 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	685b      	ldr	r3, [r3, #4]
 800a53e:	2b01      	cmp	r3, #1
 800a540:	d00b      	beq.n	800a55a <HAL_GPIO_Init+0x5a>
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	685b      	ldr	r3, [r3, #4]
 800a546:	2b02      	cmp	r3, #2
 800a548:	d007      	beq.n	800a55a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a54e:	2b11      	cmp	r3, #17
 800a550:	d003      	beq.n	800a55a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	685b      	ldr	r3, [r3, #4]
 800a556:	2b12      	cmp	r3, #18
 800a558:	d130      	bne.n	800a5bc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	689b      	ldr	r3, [r3, #8]
 800a55e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800a560:	69fb      	ldr	r3, [r7, #28]
 800a562:	005b      	lsls	r3, r3, #1
 800a564:	2203      	movs	r2, #3
 800a566:	fa02 f303 	lsl.w	r3, r2, r3
 800a56a:	43db      	mvns	r3, r3
 800a56c:	69ba      	ldr	r2, [r7, #24]
 800a56e:	4013      	ands	r3, r2
 800a570:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	68da      	ldr	r2, [r3, #12]
 800a576:	69fb      	ldr	r3, [r7, #28]
 800a578:	005b      	lsls	r3, r3, #1
 800a57a:	fa02 f303 	lsl.w	r3, r2, r3
 800a57e:	69ba      	ldr	r2, [r7, #24]
 800a580:	4313      	orrs	r3, r2
 800a582:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	69ba      	ldr	r2, [r7, #24]
 800a588:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800a590:	2201      	movs	r2, #1
 800a592:	69fb      	ldr	r3, [r7, #28]
 800a594:	fa02 f303 	lsl.w	r3, r2, r3
 800a598:	43db      	mvns	r3, r3
 800a59a:	69ba      	ldr	r2, [r7, #24]
 800a59c:	4013      	ands	r3, r2
 800a59e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	685b      	ldr	r3, [r3, #4]
 800a5a4:	091b      	lsrs	r3, r3, #4
 800a5a6:	f003 0201 	and.w	r2, r3, #1
 800a5aa:	69fb      	ldr	r3, [r7, #28]
 800a5ac:	fa02 f303 	lsl.w	r3, r2, r3
 800a5b0:	69ba      	ldr	r2, [r7, #24]
 800a5b2:	4313      	orrs	r3, r2
 800a5b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	69ba      	ldr	r2, [r7, #24]
 800a5ba:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	68db      	ldr	r3, [r3, #12]
 800a5c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800a5c2:	69fb      	ldr	r3, [r7, #28]
 800a5c4:	005b      	lsls	r3, r3, #1
 800a5c6:	2203      	movs	r2, #3
 800a5c8:	fa02 f303 	lsl.w	r3, r2, r3
 800a5cc:	43db      	mvns	r3, r3
 800a5ce:	69ba      	ldr	r2, [r7, #24]
 800a5d0:	4013      	ands	r3, r2
 800a5d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	689a      	ldr	r2, [r3, #8]
 800a5d8:	69fb      	ldr	r3, [r7, #28]
 800a5da:	005b      	lsls	r3, r3, #1
 800a5dc:	fa02 f303 	lsl.w	r3, r2, r3
 800a5e0:	69ba      	ldr	r2, [r7, #24]
 800a5e2:	4313      	orrs	r3, r2
 800a5e4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	69ba      	ldr	r2, [r7, #24]
 800a5ea:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	685b      	ldr	r3, [r3, #4]
 800a5f0:	2b02      	cmp	r3, #2
 800a5f2:	d003      	beq.n	800a5fc <HAL_GPIO_Init+0xfc>
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	685b      	ldr	r3, [r3, #4]
 800a5f8:	2b12      	cmp	r3, #18
 800a5fa:	d123      	bne.n	800a644 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a5fc:	69fb      	ldr	r3, [r7, #28]
 800a5fe:	08da      	lsrs	r2, r3, #3
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	3208      	adds	r2, #8
 800a604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a608:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800a60a:	69fb      	ldr	r3, [r7, #28]
 800a60c:	f003 0307 	and.w	r3, r3, #7
 800a610:	009b      	lsls	r3, r3, #2
 800a612:	220f      	movs	r2, #15
 800a614:	fa02 f303 	lsl.w	r3, r2, r3
 800a618:	43db      	mvns	r3, r3
 800a61a:	69ba      	ldr	r2, [r7, #24]
 800a61c:	4013      	ands	r3, r2
 800a61e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	691a      	ldr	r2, [r3, #16]
 800a624:	69fb      	ldr	r3, [r7, #28]
 800a626:	f003 0307 	and.w	r3, r3, #7
 800a62a:	009b      	lsls	r3, r3, #2
 800a62c:	fa02 f303 	lsl.w	r3, r2, r3
 800a630:	69ba      	ldr	r2, [r7, #24]
 800a632:	4313      	orrs	r3, r2
 800a634:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800a636:	69fb      	ldr	r3, [r7, #28]
 800a638:	08da      	lsrs	r2, r3, #3
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	3208      	adds	r2, #8
 800a63e:	69b9      	ldr	r1, [r7, #24]
 800a640:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800a64a:	69fb      	ldr	r3, [r7, #28]
 800a64c:	005b      	lsls	r3, r3, #1
 800a64e:	2203      	movs	r2, #3
 800a650:	fa02 f303 	lsl.w	r3, r2, r3
 800a654:	43db      	mvns	r3, r3
 800a656:	69ba      	ldr	r2, [r7, #24]
 800a658:	4013      	ands	r3, r2
 800a65a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	f003 0203 	and.w	r2, r3, #3
 800a664:	69fb      	ldr	r3, [r7, #28]
 800a666:	005b      	lsls	r3, r3, #1
 800a668:	fa02 f303 	lsl.w	r3, r2, r3
 800a66c:	69ba      	ldr	r2, [r7, #24]
 800a66e:	4313      	orrs	r3, r2
 800a670:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	69ba      	ldr	r2, [r7, #24]
 800a676:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	685b      	ldr	r3, [r3, #4]
 800a67c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a680:	2b00      	cmp	r3, #0
 800a682:	f000 80c0 	beq.w	800a806 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a686:	2300      	movs	r3, #0
 800a688:	60fb      	str	r3, [r7, #12]
 800a68a:	4b65      	ldr	r3, [pc, #404]	; (800a820 <HAL_GPIO_Init+0x320>)
 800a68c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a68e:	4a64      	ldr	r2, [pc, #400]	; (800a820 <HAL_GPIO_Init+0x320>)
 800a690:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a694:	6453      	str	r3, [r2, #68]	; 0x44
 800a696:	4b62      	ldr	r3, [pc, #392]	; (800a820 <HAL_GPIO_Init+0x320>)
 800a698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a69a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a69e:	60fb      	str	r3, [r7, #12]
 800a6a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a6a2:	4a60      	ldr	r2, [pc, #384]	; (800a824 <HAL_GPIO_Init+0x324>)
 800a6a4:	69fb      	ldr	r3, [r7, #28]
 800a6a6:	089b      	lsrs	r3, r3, #2
 800a6a8:	3302      	adds	r3, #2
 800a6aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800a6b0:	69fb      	ldr	r3, [r7, #28]
 800a6b2:	f003 0303 	and.w	r3, r3, #3
 800a6b6:	009b      	lsls	r3, r3, #2
 800a6b8:	220f      	movs	r2, #15
 800a6ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a6be:	43db      	mvns	r3, r3
 800a6c0:	69ba      	ldr	r2, [r7, #24]
 800a6c2:	4013      	ands	r3, r2
 800a6c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	4a57      	ldr	r2, [pc, #348]	; (800a828 <HAL_GPIO_Init+0x328>)
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	d037      	beq.n	800a73e <HAL_GPIO_Init+0x23e>
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	4a56      	ldr	r2, [pc, #344]	; (800a82c <HAL_GPIO_Init+0x32c>)
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	d031      	beq.n	800a73a <HAL_GPIO_Init+0x23a>
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	4a55      	ldr	r2, [pc, #340]	; (800a830 <HAL_GPIO_Init+0x330>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d02b      	beq.n	800a736 <HAL_GPIO_Init+0x236>
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	4a54      	ldr	r2, [pc, #336]	; (800a834 <HAL_GPIO_Init+0x334>)
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d025      	beq.n	800a732 <HAL_GPIO_Init+0x232>
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	4a53      	ldr	r2, [pc, #332]	; (800a838 <HAL_GPIO_Init+0x338>)
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	d01f      	beq.n	800a72e <HAL_GPIO_Init+0x22e>
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	4a52      	ldr	r2, [pc, #328]	; (800a83c <HAL_GPIO_Init+0x33c>)
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d019      	beq.n	800a72a <HAL_GPIO_Init+0x22a>
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	4a51      	ldr	r2, [pc, #324]	; (800a840 <HAL_GPIO_Init+0x340>)
 800a6fa:	4293      	cmp	r3, r2
 800a6fc:	d013      	beq.n	800a726 <HAL_GPIO_Init+0x226>
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	4a50      	ldr	r2, [pc, #320]	; (800a844 <HAL_GPIO_Init+0x344>)
 800a702:	4293      	cmp	r3, r2
 800a704:	d00d      	beq.n	800a722 <HAL_GPIO_Init+0x222>
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	4a4f      	ldr	r2, [pc, #316]	; (800a848 <HAL_GPIO_Init+0x348>)
 800a70a:	4293      	cmp	r3, r2
 800a70c:	d007      	beq.n	800a71e <HAL_GPIO_Init+0x21e>
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	4a4e      	ldr	r2, [pc, #312]	; (800a84c <HAL_GPIO_Init+0x34c>)
 800a712:	4293      	cmp	r3, r2
 800a714:	d101      	bne.n	800a71a <HAL_GPIO_Init+0x21a>
 800a716:	2309      	movs	r3, #9
 800a718:	e012      	b.n	800a740 <HAL_GPIO_Init+0x240>
 800a71a:	230a      	movs	r3, #10
 800a71c:	e010      	b.n	800a740 <HAL_GPIO_Init+0x240>
 800a71e:	2308      	movs	r3, #8
 800a720:	e00e      	b.n	800a740 <HAL_GPIO_Init+0x240>
 800a722:	2307      	movs	r3, #7
 800a724:	e00c      	b.n	800a740 <HAL_GPIO_Init+0x240>
 800a726:	2306      	movs	r3, #6
 800a728:	e00a      	b.n	800a740 <HAL_GPIO_Init+0x240>
 800a72a:	2305      	movs	r3, #5
 800a72c:	e008      	b.n	800a740 <HAL_GPIO_Init+0x240>
 800a72e:	2304      	movs	r3, #4
 800a730:	e006      	b.n	800a740 <HAL_GPIO_Init+0x240>
 800a732:	2303      	movs	r3, #3
 800a734:	e004      	b.n	800a740 <HAL_GPIO_Init+0x240>
 800a736:	2302      	movs	r3, #2
 800a738:	e002      	b.n	800a740 <HAL_GPIO_Init+0x240>
 800a73a:	2301      	movs	r3, #1
 800a73c:	e000      	b.n	800a740 <HAL_GPIO_Init+0x240>
 800a73e:	2300      	movs	r3, #0
 800a740:	69fa      	ldr	r2, [r7, #28]
 800a742:	f002 0203 	and.w	r2, r2, #3
 800a746:	0092      	lsls	r2, r2, #2
 800a748:	4093      	lsls	r3, r2
 800a74a:	69ba      	ldr	r2, [r7, #24]
 800a74c:	4313      	orrs	r3, r2
 800a74e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a750:	4934      	ldr	r1, [pc, #208]	; (800a824 <HAL_GPIO_Init+0x324>)
 800a752:	69fb      	ldr	r3, [r7, #28]
 800a754:	089b      	lsrs	r3, r3, #2
 800a756:	3302      	adds	r3, #2
 800a758:	69ba      	ldr	r2, [r7, #24]
 800a75a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800a75e:	4b3c      	ldr	r3, [pc, #240]	; (800a850 <HAL_GPIO_Init+0x350>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	43db      	mvns	r3, r3
 800a768:	69ba      	ldr	r2, [r7, #24]
 800a76a:	4013      	ands	r3, r2
 800a76c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	685b      	ldr	r3, [r3, #4]
 800a772:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a776:	2b00      	cmp	r3, #0
 800a778:	d003      	beq.n	800a782 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800a77a:	69ba      	ldr	r2, [r7, #24]
 800a77c:	693b      	ldr	r3, [r7, #16]
 800a77e:	4313      	orrs	r3, r2
 800a780:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800a782:	4a33      	ldr	r2, [pc, #204]	; (800a850 <HAL_GPIO_Init+0x350>)
 800a784:	69bb      	ldr	r3, [r7, #24]
 800a786:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800a788:	4b31      	ldr	r3, [pc, #196]	; (800a850 <HAL_GPIO_Init+0x350>)
 800a78a:	685b      	ldr	r3, [r3, #4]
 800a78c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	43db      	mvns	r3, r3
 800a792:	69ba      	ldr	r2, [r7, #24]
 800a794:	4013      	ands	r3, r2
 800a796:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	685b      	ldr	r3, [r3, #4]
 800a79c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d003      	beq.n	800a7ac <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800a7a4:	69ba      	ldr	r2, [r7, #24]
 800a7a6:	693b      	ldr	r3, [r7, #16]
 800a7a8:	4313      	orrs	r3, r2
 800a7aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800a7ac:	4a28      	ldr	r2, [pc, #160]	; (800a850 <HAL_GPIO_Init+0x350>)
 800a7ae:	69bb      	ldr	r3, [r7, #24]
 800a7b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800a7b2:	4b27      	ldr	r3, [pc, #156]	; (800a850 <HAL_GPIO_Init+0x350>)
 800a7b4:	689b      	ldr	r3, [r3, #8]
 800a7b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	43db      	mvns	r3, r3
 800a7bc:	69ba      	ldr	r2, [r7, #24]
 800a7be:	4013      	ands	r3, r2
 800a7c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	685b      	ldr	r3, [r3, #4]
 800a7c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d003      	beq.n	800a7d6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800a7ce:	69ba      	ldr	r2, [r7, #24]
 800a7d0:	693b      	ldr	r3, [r7, #16]
 800a7d2:	4313      	orrs	r3, r2
 800a7d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800a7d6:	4a1e      	ldr	r2, [pc, #120]	; (800a850 <HAL_GPIO_Init+0x350>)
 800a7d8:	69bb      	ldr	r3, [r7, #24]
 800a7da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800a7dc:	4b1c      	ldr	r3, [pc, #112]	; (800a850 <HAL_GPIO_Init+0x350>)
 800a7de:	68db      	ldr	r3, [r3, #12]
 800a7e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a7e2:	693b      	ldr	r3, [r7, #16]
 800a7e4:	43db      	mvns	r3, r3
 800a7e6:	69ba      	ldr	r2, [r7, #24]
 800a7e8:	4013      	ands	r3, r2
 800a7ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800a7ec:	683b      	ldr	r3, [r7, #0]
 800a7ee:	685b      	ldr	r3, [r3, #4]
 800a7f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d003      	beq.n	800a800 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800a7f8:	69ba      	ldr	r2, [r7, #24]
 800a7fa:	693b      	ldr	r3, [r7, #16]
 800a7fc:	4313      	orrs	r3, r2
 800a7fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800a800:	4a13      	ldr	r2, [pc, #76]	; (800a850 <HAL_GPIO_Init+0x350>)
 800a802:	69bb      	ldr	r3, [r7, #24]
 800a804:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a806:	69fb      	ldr	r3, [r7, #28]
 800a808:	3301      	adds	r3, #1
 800a80a:	61fb      	str	r3, [r7, #28]
 800a80c:	69fb      	ldr	r3, [r7, #28]
 800a80e:	2b0f      	cmp	r3, #15
 800a810:	f67f ae84 	bls.w	800a51c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800a814:	bf00      	nop
 800a816:	3724      	adds	r7, #36	; 0x24
 800a818:	46bd      	mov	sp, r7
 800a81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81e:	4770      	bx	lr
 800a820:	40023800 	.word	0x40023800
 800a824:	40013800 	.word	0x40013800
 800a828:	40020000 	.word	0x40020000
 800a82c:	40020400 	.word	0x40020400
 800a830:	40020800 	.word	0x40020800
 800a834:	40020c00 	.word	0x40020c00
 800a838:	40021000 	.word	0x40021000
 800a83c:	40021400 	.word	0x40021400
 800a840:	40021800 	.word	0x40021800
 800a844:	40021c00 	.word	0x40021c00
 800a848:	40022000 	.word	0x40022000
 800a84c:	40022400 	.word	0x40022400
 800a850:	40013c00 	.word	0x40013c00

0800a854 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a854:	b480      	push	{r7}
 800a856:	b085      	sub	sp, #20
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
 800a85c:	460b      	mov	r3, r1
 800a85e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	691a      	ldr	r2, [r3, #16]
 800a864:	887b      	ldrh	r3, [r7, #2]
 800a866:	4013      	ands	r3, r2
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d002      	beq.n	800a872 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a86c:	2301      	movs	r3, #1
 800a86e:	73fb      	strb	r3, [r7, #15]
 800a870:	e001      	b.n	800a876 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a872:	2300      	movs	r3, #0
 800a874:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a876:	7bfb      	ldrb	r3, [r7, #15]
}
 800a878:	4618      	mov	r0, r3
 800a87a:	3714      	adds	r7, #20
 800a87c:	46bd      	mov	sp, r7
 800a87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a882:	4770      	bx	lr

0800a884 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a884:	b480      	push	{r7}
 800a886:	b083      	sub	sp, #12
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
 800a88c:	460b      	mov	r3, r1
 800a88e:	807b      	strh	r3, [r7, #2]
 800a890:	4613      	mov	r3, r2
 800a892:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a894:	787b      	ldrb	r3, [r7, #1]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d003      	beq.n	800a8a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a89a:	887a      	ldrh	r2, [r7, #2]
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800a8a0:	e003      	b.n	800a8aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800a8a2:	887b      	ldrh	r3, [r7, #2]
 800a8a4:	041a      	lsls	r2, r3, #16
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	619a      	str	r2, [r3, #24]
}
 800a8aa:	bf00      	nop
 800a8ac:	370c      	adds	r7, #12
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b4:	4770      	bx	lr
	...

0800a8b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b084      	sub	sp, #16
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d101      	bne.n	800a8ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	e11f      	b.n	800ab0a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a8d0:	b2db      	uxtb	r3, r3
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d106      	bne.n	800a8e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2200      	movs	r2, #0
 800a8da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f7fd f9de 	bl	8007ca0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2224      	movs	r2, #36	; 0x24
 800a8e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	681a      	ldr	r2, [r3, #0]
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	f022 0201 	bic.w	r2, r2, #1
 800a8fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	681a      	ldr	r2, [r3, #0]
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a90a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	681a      	ldr	r2, [r3, #0]
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a91a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800a91c:	f003 fc70 	bl	800e200 <HAL_RCC_GetPCLK1Freq>
 800a920:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	685b      	ldr	r3, [r3, #4]
 800a926:	4a7b      	ldr	r2, [pc, #492]	; (800ab14 <HAL_I2C_Init+0x25c>)
 800a928:	4293      	cmp	r3, r2
 800a92a:	d807      	bhi.n	800a93c <HAL_I2C_Init+0x84>
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	4a7a      	ldr	r2, [pc, #488]	; (800ab18 <HAL_I2C_Init+0x260>)
 800a930:	4293      	cmp	r3, r2
 800a932:	bf94      	ite	ls
 800a934:	2301      	movls	r3, #1
 800a936:	2300      	movhi	r3, #0
 800a938:	b2db      	uxtb	r3, r3
 800a93a:	e006      	b.n	800a94a <HAL_I2C_Init+0x92>
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	4a77      	ldr	r2, [pc, #476]	; (800ab1c <HAL_I2C_Init+0x264>)
 800a940:	4293      	cmp	r3, r2
 800a942:	bf94      	ite	ls
 800a944:	2301      	movls	r3, #1
 800a946:	2300      	movhi	r3, #0
 800a948:	b2db      	uxtb	r3, r3
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d001      	beq.n	800a952 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800a94e:	2301      	movs	r3, #1
 800a950:	e0db      	b.n	800ab0a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	4a72      	ldr	r2, [pc, #456]	; (800ab20 <HAL_I2C_Init+0x268>)
 800a956:	fba2 2303 	umull	r2, r3, r2, r3
 800a95a:	0c9b      	lsrs	r3, r3, #18
 800a95c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	685b      	ldr	r3, [r3, #4]
 800a964:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	68ba      	ldr	r2, [r7, #8]
 800a96e:	430a      	orrs	r2, r1
 800a970:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	6a1b      	ldr	r3, [r3, #32]
 800a978:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	685b      	ldr	r3, [r3, #4]
 800a980:	4a64      	ldr	r2, [pc, #400]	; (800ab14 <HAL_I2C_Init+0x25c>)
 800a982:	4293      	cmp	r3, r2
 800a984:	d802      	bhi.n	800a98c <HAL_I2C_Init+0xd4>
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	3301      	adds	r3, #1
 800a98a:	e009      	b.n	800a9a0 <HAL_I2C_Init+0xe8>
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800a992:	fb02 f303 	mul.w	r3, r2, r3
 800a996:	4a63      	ldr	r2, [pc, #396]	; (800ab24 <HAL_I2C_Init+0x26c>)
 800a998:	fba2 2303 	umull	r2, r3, r2, r3
 800a99c:	099b      	lsrs	r3, r3, #6
 800a99e:	3301      	adds	r3, #1
 800a9a0:	687a      	ldr	r2, [r7, #4]
 800a9a2:	6812      	ldr	r2, [r2, #0]
 800a9a4:	430b      	orrs	r3, r1
 800a9a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	69db      	ldr	r3, [r3, #28]
 800a9ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800a9b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	685b      	ldr	r3, [r3, #4]
 800a9ba:	4956      	ldr	r1, [pc, #344]	; (800ab14 <HAL_I2C_Init+0x25c>)
 800a9bc:	428b      	cmp	r3, r1
 800a9be:	d80d      	bhi.n	800a9dc <HAL_I2C_Init+0x124>
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	1e59      	subs	r1, r3, #1
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	685b      	ldr	r3, [r3, #4]
 800a9c8:	005b      	lsls	r3, r3, #1
 800a9ca:	fbb1 f3f3 	udiv	r3, r1, r3
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a9d4:	2b04      	cmp	r3, #4
 800a9d6:	bf38      	it	cc
 800a9d8:	2304      	movcc	r3, #4
 800a9da:	e04f      	b.n	800aa7c <HAL_I2C_Init+0x1c4>
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	689b      	ldr	r3, [r3, #8]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d111      	bne.n	800aa08 <HAL_I2C_Init+0x150>
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	1e58      	subs	r0, r3, #1
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	6859      	ldr	r1, [r3, #4]
 800a9ec:	460b      	mov	r3, r1
 800a9ee:	005b      	lsls	r3, r3, #1
 800a9f0:	440b      	add	r3, r1
 800a9f2:	fbb0 f3f3 	udiv	r3, r0, r3
 800a9f6:	3301      	adds	r3, #1
 800a9f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	bf0c      	ite	eq
 800aa00:	2301      	moveq	r3, #1
 800aa02:	2300      	movne	r3, #0
 800aa04:	b2db      	uxtb	r3, r3
 800aa06:	e012      	b.n	800aa2e <HAL_I2C_Init+0x176>
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	1e58      	subs	r0, r3, #1
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	6859      	ldr	r1, [r3, #4]
 800aa10:	460b      	mov	r3, r1
 800aa12:	009b      	lsls	r3, r3, #2
 800aa14:	440b      	add	r3, r1
 800aa16:	0099      	lsls	r1, r3, #2
 800aa18:	440b      	add	r3, r1
 800aa1a:	fbb0 f3f3 	udiv	r3, r0, r3
 800aa1e:	3301      	adds	r3, #1
 800aa20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	bf0c      	ite	eq
 800aa28:	2301      	moveq	r3, #1
 800aa2a:	2300      	movne	r3, #0
 800aa2c:	b2db      	uxtb	r3, r3
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d001      	beq.n	800aa36 <HAL_I2C_Init+0x17e>
 800aa32:	2301      	movs	r3, #1
 800aa34:	e022      	b.n	800aa7c <HAL_I2C_Init+0x1c4>
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	689b      	ldr	r3, [r3, #8]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d10e      	bne.n	800aa5c <HAL_I2C_Init+0x1a4>
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	1e58      	subs	r0, r3, #1
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6859      	ldr	r1, [r3, #4]
 800aa46:	460b      	mov	r3, r1
 800aa48:	005b      	lsls	r3, r3, #1
 800aa4a:	440b      	add	r3, r1
 800aa4c:	fbb0 f3f3 	udiv	r3, r0, r3
 800aa50:	3301      	adds	r3, #1
 800aa52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800aa56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aa5a:	e00f      	b.n	800aa7c <HAL_I2C_Init+0x1c4>
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	1e58      	subs	r0, r3, #1
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	6859      	ldr	r1, [r3, #4]
 800aa64:	460b      	mov	r3, r1
 800aa66:	009b      	lsls	r3, r3, #2
 800aa68:	440b      	add	r3, r1
 800aa6a:	0099      	lsls	r1, r3, #2
 800aa6c:	440b      	add	r3, r1
 800aa6e:	fbb0 f3f3 	udiv	r3, r0, r3
 800aa72:	3301      	adds	r3, #1
 800aa74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800aa78:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800aa7c:	6879      	ldr	r1, [r7, #4]
 800aa7e:	6809      	ldr	r1, [r1, #0]
 800aa80:	4313      	orrs	r3, r2
 800aa82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	69da      	ldr	r2, [r3, #28]
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6a1b      	ldr	r3, [r3, #32]
 800aa96:	431a      	orrs	r2, r3
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	430a      	orrs	r2, r1
 800aa9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	689b      	ldr	r3, [r3, #8]
 800aaa6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800aaaa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800aaae:	687a      	ldr	r2, [r7, #4]
 800aab0:	6911      	ldr	r1, [r2, #16]
 800aab2:	687a      	ldr	r2, [r7, #4]
 800aab4:	68d2      	ldr	r2, [r2, #12]
 800aab6:	4311      	orrs	r1, r2
 800aab8:	687a      	ldr	r2, [r7, #4]
 800aaba:	6812      	ldr	r2, [r2, #0]
 800aabc:	430b      	orrs	r3, r1
 800aabe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	68db      	ldr	r3, [r3, #12]
 800aac6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	695a      	ldr	r2, [r3, #20]
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	699b      	ldr	r3, [r3, #24]
 800aad2:	431a      	orrs	r2, r3
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	430a      	orrs	r2, r1
 800aada:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	681a      	ldr	r2, [r3, #0]
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	f042 0201 	orr.w	r2, r2, #1
 800aaea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2220      	movs	r2, #32
 800aaf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2200      	movs	r2, #0
 800aafe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2200      	movs	r2, #0
 800ab04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ab08:	2300      	movs	r3, #0
}
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	3710      	adds	r7, #16
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	bd80      	pop	{r7, pc}
 800ab12:	bf00      	nop
 800ab14:	000186a0 	.word	0x000186a0
 800ab18:	001e847f 	.word	0x001e847f
 800ab1c:	003d08ff 	.word	0x003d08ff
 800ab20:	431bde83 	.word	0x431bde83
 800ab24:	10624dd3 	.word	0x10624dd3

0800ab28 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	b088      	sub	sp, #32
 800ab2c:	af02      	add	r7, sp, #8
 800ab2e:	60f8      	str	r0, [r7, #12]
 800ab30:	4608      	mov	r0, r1
 800ab32:	4611      	mov	r1, r2
 800ab34:	461a      	mov	r2, r3
 800ab36:	4603      	mov	r3, r0
 800ab38:	817b      	strh	r3, [r7, #10]
 800ab3a:	460b      	mov	r3, r1
 800ab3c:	813b      	strh	r3, [r7, #8]
 800ab3e:	4613      	mov	r3, r2
 800ab40:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800ab42:	f7ff f823 	bl	8009b8c <HAL_GetTick>
 800ab46:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab4e:	b2db      	uxtb	r3, r3
 800ab50:	2b20      	cmp	r3, #32
 800ab52:	f040 80d9 	bne.w	800ad08 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800ab56:	697b      	ldr	r3, [r7, #20]
 800ab58:	9300      	str	r3, [sp, #0]
 800ab5a:	2319      	movs	r3, #25
 800ab5c:	2201      	movs	r2, #1
 800ab5e:	496d      	ldr	r1, [pc, #436]	; (800ad14 <HAL_I2C_Mem_Write+0x1ec>)
 800ab60:	68f8      	ldr	r0, [r7, #12]
 800ab62:	f002 fb82 	bl	800d26a <I2C_WaitOnFlagUntilTimeout>
 800ab66:	4603      	mov	r3, r0
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d001      	beq.n	800ab70 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800ab6c:	2302      	movs	r3, #2
 800ab6e:	e0cc      	b.n	800ad0a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab76:	2b01      	cmp	r3, #1
 800ab78:	d101      	bne.n	800ab7e <HAL_I2C_Mem_Write+0x56>
 800ab7a:	2302      	movs	r3, #2
 800ab7c:	e0c5      	b.n	800ad0a <HAL_I2C_Mem_Write+0x1e2>
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	2201      	movs	r2, #1
 800ab82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f003 0301 	and.w	r3, r3, #1
 800ab90:	2b01      	cmp	r3, #1
 800ab92:	d007      	beq.n	800aba4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	681a      	ldr	r2, [r3, #0]
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f042 0201 	orr.w	r2, r2, #1
 800aba2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	681a      	ldr	r2, [r3, #0]
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800abb2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	2221      	movs	r2, #33	; 0x21
 800abb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	2240      	movs	r2, #64	; 0x40
 800abc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	2200      	movs	r2, #0
 800abc8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	6a3a      	ldr	r2, [r7, #32]
 800abce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800abd4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800abda:	b29a      	uxth	r2, r3
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	4a4d      	ldr	r2, [pc, #308]	; (800ad18 <HAL_I2C_Mem_Write+0x1f0>)
 800abe4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800abe6:	88f8      	ldrh	r0, [r7, #6]
 800abe8:	893a      	ldrh	r2, [r7, #8]
 800abea:	8979      	ldrh	r1, [r7, #10]
 800abec:	697b      	ldr	r3, [r7, #20]
 800abee:	9301      	str	r3, [sp, #4]
 800abf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abf2:	9300      	str	r3, [sp, #0]
 800abf4:	4603      	mov	r3, r0
 800abf6:	68f8      	ldr	r0, [r7, #12]
 800abf8:	f002 f82c 	bl	800cc54 <I2C_RequestMemoryWrite>
 800abfc:	4603      	mov	r3, r0
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d052      	beq.n	800aca8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800ac02:	2301      	movs	r3, #1
 800ac04:	e081      	b.n	800ad0a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ac06:	697a      	ldr	r2, [r7, #20]
 800ac08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ac0a:	68f8      	ldr	r0, [r7, #12]
 800ac0c:	f002 fc03 	bl	800d416 <I2C_WaitOnTXEFlagUntilTimeout>
 800ac10:	4603      	mov	r3, r0
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d00d      	beq.n	800ac32 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac1a:	2b04      	cmp	r3, #4
 800ac1c:	d107      	bne.n	800ac2e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	681a      	ldr	r2, [r3, #0]
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ac2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	e06b      	b.n	800ad0a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac36:	781a      	ldrb	r2, [r3, #0]
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac42:	1c5a      	adds	r2, r3, #1
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ac4c:	3b01      	subs	r3, #1
 800ac4e:	b29a      	uxth	r2, r3
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ac58:	b29b      	uxth	r3, r3
 800ac5a:	3b01      	subs	r3, #1
 800ac5c:	b29a      	uxth	r2, r3
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	695b      	ldr	r3, [r3, #20]
 800ac68:	f003 0304 	and.w	r3, r3, #4
 800ac6c:	2b04      	cmp	r3, #4
 800ac6e:	d11b      	bne.n	800aca8 <HAL_I2C_Mem_Write+0x180>
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d017      	beq.n	800aca8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac7c:	781a      	ldrb	r2, [r3, #0]
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac88:	1c5a      	adds	r2, r3, #1
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ac92:	3b01      	subs	r3, #1
 800ac94:	b29a      	uxth	r2, r3
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ac9e:	b29b      	uxth	r3, r3
 800aca0:	3b01      	subs	r3, #1
 800aca2:	b29a      	uxth	r2, r3
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800acac:	2b00      	cmp	r3, #0
 800acae:	d1aa      	bne.n	800ac06 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800acb0:	697a      	ldr	r2, [r7, #20]
 800acb2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800acb4:	68f8      	ldr	r0, [r7, #12]
 800acb6:	f002 fbef 	bl	800d498 <I2C_WaitOnBTFFlagUntilTimeout>
 800acba:	4603      	mov	r3, r0
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d00d      	beq.n	800acdc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acc4:	2b04      	cmp	r3, #4
 800acc6:	d107      	bne.n	800acd8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	681a      	ldr	r2, [r3, #0]
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800acd6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800acd8:	2301      	movs	r3, #1
 800acda:	e016      	b.n	800ad0a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	681a      	ldr	r2, [r3, #0]
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800acea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	2220      	movs	r2, #32
 800acf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	2200      	movs	r2, #0
 800acf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	2200      	movs	r2, #0
 800ad00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800ad04:	2300      	movs	r3, #0
 800ad06:	e000      	b.n	800ad0a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800ad08:	2302      	movs	r3, #2
  }
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	3718      	adds	r7, #24
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}
 800ad12:	bf00      	nop
 800ad14:	00100002 	.word	0x00100002
 800ad18:	ffff0000 	.word	0xffff0000

0800ad1c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b08c      	sub	sp, #48	; 0x30
 800ad20:	af02      	add	r7, sp, #8
 800ad22:	60f8      	str	r0, [r7, #12]
 800ad24:	4608      	mov	r0, r1
 800ad26:	4611      	mov	r1, r2
 800ad28:	461a      	mov	r2, r3
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	817b      	strh	r3, [r7, #10]
 800ad2e:	460b      	mov	r3, r1
 800ad30:	813b      	strh	r3, [r7, #8]
 800ad32:	4613      	mov	r3, r2
 800ad34:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800ad36:	f7fe ff29 	bl	8009b8c <HAL_GetTick>
 800ad3a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ad42:	b2db      	uxtb	r3, r3
 800ad44:	2b20      	cmp	r3, #32
 800ad46:	f040 8208 	bne.w	800b15a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800ad4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad4c:	9300      	str	r3, [sp, #0]
 800ad4e:	2319      	movs	r3, #25
 800ad50:	2201      	movs	r2, #1
 800ad52:	497b      	ldr	r1, [pc, #492]	; (800af40 <HAL_I2C_Mem_Read+0x224>)
 800ad54:	68f8      	ldr	r0, [r7, #12]
 800ad56:	f002 fa88 	bl	800d26a <I2C_WaitOnFlagUntilTimeout>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d001      	beq.n	800ad64 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800ad60:	2302      	movs	r3, #2
 800ad62:	e1fb      	b.n	800b15c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad6a:	2b01      	cmp	r3, #1
 800ad6c:	d101      	bne.n	800ad72 <HAL_I2C_Mem_Read+0x56>
 800ad6e:	2302      	movs	r3, #2
 800ad70:	e1f4      	b.n	800b15c <HAL_I2C_Mem_Read+0x440>
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	2201      	movs	r2, #1
 800ad76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	f003 0301 	and.w	r3, r3, #1
 800ad84:	2b01      	cmp	r3, #1
 800ad86:	d007      	beq.n	800ad98 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	681a      	ldr	r2, [r3, #0]
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	f042 0201 	orr.w	r2, r2, #1
 800ad96:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	681a      	ldr	r2, [r3, #0]
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ada6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	2222      	movs	r2, #34	; 0x22
 800adac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	2240      	movs	r2, #64	; 0x40
 800adb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	2200      	movs	r2, #0
 800adbc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800adc2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800adc8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800adce:	b29a      	uxth	r2, r3
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	4a5b      	ldr	r2, [pc, #364]	; (800af44 <HAL_I2C_Mem_Read+0x228>)
 800add8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800adda:	88f8      	ldrh	r0, [r7, #6]
 800addc:	893a      	ldrh	r2, [r7, #8]
 800adde:	8979      	ldrh	r1, [r7, #10]
 800ade0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ade2:	9301      	str	r3, [sp, #4]
 800ade4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ade6:	9300      	str	r3, [sp, #0]
 800ade8:	4603      	mov	r3, r0
 800adea:	68f8      	ldr	r0, [r7, #12]
 800adec:	f001 ffc6 	bl	800cd7c <I2C_RequestMemoryRead>
 800adf0:	4603      	mov	r3, r0
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d001      	beq.n	800adfa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800adf6:	2301      	movs	r3, #1
 800adf8:	e1b0      	b.n	800b15c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d113      	bne.n	800ae2a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ae02:	2300      	movs	r3, #0
 800ae04:	623b      	str	r3, [r7, #32]
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	695b      	ldr	r3, [r3, #20]
 800ae0c:	623b      	str	r3, [r7, #32]
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	699b      	ldr	r3, [r3, #24]
 800ae14:	623b      	str	r3, [r7, #32]
 800ae16:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	681a      	ldr	r2, [r3, #0]
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ae26:	601a      	str	r2, [r3, #0]
 800ae28:	e184      	b.n	800b134 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ae2e:	2b01      	cmp	r3, #1
 800ae30:	d11b      	bne.n	800ae6a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	681a      	ldr	r2, [r3, #0]
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ae40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ae42:	2300      	movs	r3, #0
 800ae44:	61fb      	str	r3, [r7, #28]
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	695b      	ldr	r3, [r3, #20]
 800ae4c:	61fb      	str	r3, [r7, #28]
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	699b      	ldr	r3, [r3, #24]
 800ae54:	61fb      	str	r3, [r7, #28]
 800ae56:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	681a      	ldr	r2, [r3, #0]
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ae66:	601a      	str	r2, [r3, #0]
 800ae68:	e164      	b.n	800b134 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ae6e:	2b02      	cmp	r3, #2
 800ae70:	d11b      	bne.n	800aeaa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	681a      	ldr	r2, [r3, #0]
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ae80:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	681a      	ldr	r2, [r3, #0]
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ae90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ae92:	2300      	movs	r3, #0
 800ae94:	61bb      	str	r3, [r7, #24]
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	695b      	ldr	r3, [r3, #20]
 800ae9c:	61bb      	str	r3, [r7, #24]
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	699b      	ldr	r3, [r3, #24]
 800aea4:	61bb      	str	r3, [r7, #24]
 800aea6:	69bb      	ldr	r3, [r7, #24]
 800aea8:	e144      	b.n	800b134 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800aeaa:	2300      	movs	r3, #0
 800aeac:	617b      	str	r3, [r7, #20]
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	695b      	ldr	r3, [r3, #20]
 800aeb4:	617b      	str	r3, [r7, #20]
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	699b      	ldr	r3, [r3, #24]
 800aebc:	617b      	str	r3, [r7, #20]
 800aebe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800aec0:	e138      	b.n	800b134 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800aec6:	2b03      	cmp	r3, #3
 800aec8:	f200 80f1 	bhi.w	800b0ae <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800aed0:	2b01      	cmp	r3, #1
 800aed2:	d123      	bne.n	800af1c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aed4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aed6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800aed8:	68f8      	ldr	r0, [r7, #12]
 800aeda:	f002 fb1e 	bl	800d51a <I2C_WaitOnRXNEFlagUntilTimeout>
 800aede:	4603      	mov	r3, r0
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d001      	beq.n	800aee8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800aee4:	2301      	movs	r3, #1
 800aee6:	e139      	b.n	800b15c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	691a      	ldr	r2, [r3, #16]
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aef2:	b2d2      	uxtb	r2, r2
 800aef4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aefa:	1c5a      	adds	r2, r3, #1
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800af04:	3b01      	subs	r3, #1
 800af06:	b29a      	uxth	r2, r3
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af10:	b29b      	uxth	r3, r3
 800af12:	3b01      	subs	r3, #1
 800af14:	b29a      	uxth	r2, r3
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	855a      	strh	r2, [r3, #42]	; 0x2a
 800af1a:	e10b      	b.n	800b134 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800af20:	2b02      	cmp	r3, #2
 800af22:	d14e      	bne.n	800afc2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800af24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af26:	9300      	str	r3, [sp, #0]
 800af28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af2a:	2200      	movs	r2, #0
 800af2c:	4906      	ldr	r1, [pc, #24]	; (800af48 <HAL_I2C_Mem_Read+0x22c>)
 800af2e:	68f8      	ldr	r0, [r7, #12]
 800af30:	f002 f99b 	bl	800d26a <I2C_WaitOnFlagUntilTimeout>
 800af34:	4603      	mov	r3, r0
 800af36:	2b00      	cmp	r3, #0
 800af38:	d008      	beq.n	800af4c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800af3a:	2301      	movs	r3, #1
 800af3c:	e10e      	b.n	800b15c <HAL_I2C_Mem_Read+0x440>
 800af3e:	bf00      	nop
 800af40:	00100002 	.word	0x00100002
 800af44:	ffff0000 	.word	0xffff0000
 800af48:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	681a      	ldr	r2, [r3, #0]
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800af5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	691a      	ldr	r2, [r3, #16]
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af66:	b2d2      	uxtb	r2, r2
 800af68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af6e:	1c5a      	adds	r2, r3, #1
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800af78:	3b01      	subs	r3, #1
 800af7a:	b29a      	uxth	r2, r3
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af84:	b29b      	uxth	r3, r3
 800af86:	3b01      	subs	r3, #1
 800af88:	b29a      	uxth	r2, r3
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	691a      	ldr	r2, [r3, #16]
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af98:	b2d2      	uxtb	r2, r2
 800af9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afa0:	1c5a      	adds	r2, r3, #1
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800afaa:	3b01      	subs	r3, #1
 800afac:	b29a      	uxth	r2, r3
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800afb6:	b29b      	uxth	r3, r3
 800afb8:	3b01      	subs	r3, #1
 800afba:	b29a      	uxth	r2, r3
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	855a      	strh	r2, [r3, #42]	; 0x2a
 800afc0:	e0b8      	b.n	800b134 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800afc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afc4:	9300      	str	r3, [sp, #0]
 800afc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afc8:	2200      	movs	r2, #0
 800afca:	4966      	ldr	r1, [pc, #408]	; (800b164 <HAL_I2C_Mem_Read+0x448>)
 800afcc:	68f8      	ldr	r0, [r7, #12]
 800afce:	f002 f94c 	bl	800d26a <I2C_WaitOnFlagUntilTimeout>
 800afd2:	4603      	mov	r3, r0
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d001      	beq.n	800afdc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800afd8:	2301      	movs	r3, #1
 800afda:	e0bf      	b.n	800b15c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	681a      	ldr	r2, [r3, #0]
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800afea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	691a      	ldr	r2, [r3, #16]
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aff6:	b2d2      	uxtb	r2, r2
 800aff8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800affe:	1c5a      	adds	r2, r3, #1
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b008:	3b01      	subs	r3, #1
 800b00a:	b29a      	uxth	r2, r3
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b014:	b29b      	uxth	r3, r3
 800b016:	3b01      	subs	r3, #1
 800b018:	b29a      	uxth	r2, r3
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b01e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b020:	9300      	str	r3, [sp, #0]
 800b022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b024:	2200      	movs	r2, #0
 800b026:	494f      	ldr	r1, [pc, #316]	; (800b164 <HAL_I2C_Mem_Read+0x448>)
 800b028:	68f8      	ldr	r0, [r7, #12]
 800b02a:	f002 f91e 	bl	800d26a <I2C_WaitOnFlagUntilTimeout>
 800b02e:	4603      	mov	r3, r0
 800b030:	2b00      	cmp	r3, #0
 800b032:	d001      	beq.n	800b038 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800b034:	2301      	movs	r3, #1
 800b036:	e091      	b.n	800b15c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	681a      	ldr	r2, [r3, #0]
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b046:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	691a      	ldr	r2, [r3, #16]
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b052:	b2d2      	uxtb	r2, r2
 800b054:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b05a:	1c5a      	adds	r2, r3, #1
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b064:	3b01      	subs	r3, #1
 800b066:	b29a      	uxth	r2, r3
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b070:	b29b      	uxth	r3, r3
 800b072:	3b01      	subs	r3, #1
 800b074:	b29a      	uxth	r2, r3
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	691a      	ldr	r2, [r3, #16]
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b084:	b2d2      	uxtb	r2, r2
 800b086:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b08c:	1c5a      	adds	r2, r3, #1
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b096:	3b01      	subs	r3, #1
 800b098:	b29a      	uxth	r2, r3
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b0a2:	b29b      	uxth	r3, r3
 800b0a4:	3b01      	subs	r3, #1
 800b0a6:	b29a      	uxth	r2, r3
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b0ac:	e042      	b.n	800b134 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b0ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b0b2:	68f8      	ldr	r0, [r7, #12]
 800b0b4:	f002 fa31 	bl	800d51a <I2C_WaitOnRXNEFlagUntilTimeout>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d001      	beq.n	800b0c2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800b0be:	2301      	movs	r3, #1
 800b0c0:	e04c      	b.n	800b15c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	691a      	ldr	r2, [r3, #16]
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0cc:	b2d2      	uxtb	r2, r2
 800b0ce:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0d4:	1c5a      	adds	r2, r3, #1
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b0de:	3b01      	subs	r3, #1
 800b0e0:	b29a      	uxth	r2, r3
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b0ea:	b29b      	uxth	r3, r3
 800b0ec:	3b01      	subs	r3, #1
 800b0ee:	b29a      	uxth	r2, r3
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	695b      	ldr	r3, [r3, #20]
 800b0fa:	f003 0304 	and.w	r3, r3, #4
 800b0fe:	2b04      	cmp	r3, #4
 800b100:	d118      	bne.n	800b134 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	691a      	ldr	r2, [r3, #16]
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b10c:	b2d2      	uxtb	r2, r2
 800b10e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b114:	1c5a      	adds	r2, r3, #1
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b11e:	3b01      	subs	r3, #1
 800b120:	b29a      	uxth	r2, r3
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b12a:	b29b      	uxth	r3, r3
 800b12c:	3b01      	subs	r3, #1
 800b12e:	b29a      	uxth	r2, r3
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b138:	2b00      	cmp	r3, #0
 800b13a:	f47f aec2 	bne.w	800aec2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	2220      	movs	r2, #32
 800b142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	2200      	movs	r2, #0
 800b14a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	2200      	movs	r2, #0
 800b152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b156:	2300      	movs	r3, #0
 800b158:	e000      	b.n	800b15c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800b15a:	2302      	movs	r3, #2
  }
}
 800b15c:	4618      	mov	r0, r3
 800b15e:	3728      	adds	r7, #40	; 0x28
 800b160:	46bd      	mov	sp, r7
 800b162:	bd80      	pop	{r7, pc}
 800b164:	00010004 	.word	0x00010004

0800b168 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800b168:	b480      	push	{r7}
 800b16a:	b087      	sub	sp, #28
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	60f8      	str	r0, [r7, #12]
 800b170:	4608      	mov	r0, r1
 800b172:	4611      	mov	r1, r2
 800b174:	461a      	mov	r2, r3
 800b176:	4603      	mov	r3, r0
 800b178:	817b      	strh	r3, [r7, #10]
 800b17a:	460b      	mov	r3, r1
 800b17c:	813b      	strh	r3, [r7, #8]
 800b17e:	4613      	mov	r3, r2
 800b180:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800b182:	2300      	movs	r3, #0
 800b184:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b18c:	b2db      	uxtb	r3, r3
 800b18e:	2b20      	cmp	r3, #32
 800b190:	f040 809a 	bne.w	800b2c8 <HAL_I2C_Mem_Read_IT+0x160>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800b194:	4b50      	ldr	r3, [pc, #320]	; (800b2d8 <HAL_I2C_Mem_Read_IT+0x170>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	08db      	lsrs	r3, r3, #3
 800b19a:	4a50      	ldr	r2, [pc, #320]	; (800b2dc <HAL_I2C_Mem_Read_IT+0x174>)
 800b19c:	fba2 2303 	umull	r2, r3, r2, r3
 800b1a0:	0a1a      	lsrs	r2, r3, #8
 800b1a2:	4613      	mov	r3, r2
 800b1a4:	009b      	lsls	r3, r3, #2
 800b1a6:	4413      	add	r3, r2
 800b1a8:	009a      	lsls	r2, r3, #2
 800b1aa:	4413      	add	r3, r2
 800b1ac:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	3b01      	subs	r3, #1
 800b1b2:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800b1b4:	697b      	ldr	r3, [r7, #20]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d116      	bne.n	800b1e8 <HAL_I2C_Mem_Read_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	2200      	movs	r2, #0
 800b1be:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	2220      	movs	r2, #32
 800b1c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1d4:	f043 0220 	orr.w	r2, r3, #32
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	2200      	movs	r2, #0
 800b1e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	e070      	b.n	800b2ca <HAL_I2C_Mem_Read_IT+0x162>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	699b      	ldr	r3, [r3, #24]
 800b1ee:	f003 0302 	and.w	r3, r3, #2
 800b1f2:	2b02      	cmp	r3, #2
 800b1f4:	d0db      	beq.n	800b1ae <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b1fc:	2b01      	cmp	r3, #1
 800b1fe:	d101      	bne.n	800b204 <HAL_I2C_Mem_Read_IT+0x9c>
 800b200:	2302      	movs	r3, #2
 800b202:	e062      	b.n	800b2ca <HAL_I2C_Mem_Read_IT+0x162>
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	2201      	movs	r2, #1
 800b208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	f003 0301 	and.w	r3, r3, #1
 800b216:	2b01      	cmp	r3, #1
 800b218:	d007      	beq.n	800b22a <HAL_I2C_Mem_Read_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	681a      	ldr	r2, [r3, #0]
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	f042 0201 	orr.w	r2, r2, #1
 800b228:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	681a      	ldr	r2, [r3, #0]
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b238:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	2222      	movs	r2, #34	; 0x22
 800b23e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	2240      	movs	r2, #64	; 0x40
 800b246:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	2200      	movs	r2, #0
 800b24e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	6a3a      	ldr	r2, [r7, #32]
 800b254:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b25a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b260:	b29a      	uxth	r2, r3
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	4a1d      	ldr	r2, [pc, #116]	; (800b2e0 <HAL_I2C_Mem_Read_IT+0x178>)
 800b26a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800b26c:	897a      	ldrh	r2, [r7, #10]
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 800b272:	893a      	ldrh	r2, [r7, #8]
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 800b278:	88fa      	ldrh	r2, [r7, #6]
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	2200      	movs	r2, #0
 800b282:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	681a      	ldr	r2, [r3, #0]
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b292:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	681a      	ldr	r2, [r3, #0]
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b2a2:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d007      	beq.n	800b2c4 <HAL_I2C_Mem_Read_IT+0x15c>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	685a      	ldr	r2, [r3, #4]
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800b2c2:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	e000      	b.n	800b2ca <HAL_I2C_Mem_Read_IT+0x162>
  }
  else
  {
    return HAL_BUSY;
 800b2c8:	2302      	movs	r3, #2
  }
}
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	371c      	adds	r7, #28
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d4:	4770      	bx	lr
 800b2d6:	bf00      	nop
 800b2d8:	20000108 	.word	0x20000108
 800b2dc:	14f8b589 	.word	0x14f8b589
 800b2e0:	ffff0000 	.word	0xffff0000

0800b2e4 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b08c      	sub	sp, #48	; 0x30
 800b2e8:	af02      	add	r7, sp, #8
 800b2ea:	60f8      	str	r0, [r7, #12]
 800b2ec:	4608      	mov	r0, r1
 800b2ee:	4611      	mov	r1, r2
 800b2f0:	461a      	mov	r2, r3
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	817b      	strh	r3, [r7, #10]
 800b2f6:	460b      	mov	r3, r1
 800b2f8:	813b      	strh	r3, [r7, #8]
 800b2fa:	4613      	mov	r3, r2
 800b2fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b2fe:	f7fe fc45 	bl	8009b8c <HAL_GetTick>
 800b302:	6278      	str	r0, [r7, #36]	; 0x24
  __IO uint32_t count = 0U;
 800b304:	2300      	movs	r3, #0
 800b306:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b30e:	b2db      	uxtb	r3, r3
 800b310:	2b20      	cmp	r3, #32
 800b312:	f040 8123 	bne.w	800b55c <HAL_I2C_Mem_Read_DMA+0x278>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800b316:	4b94      	ldr	r3, [pc, #592]	; (800b568 <HAL_I2C_Mem_Read_DMA+0x284>)
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	08db      	lsrs	r3, r3, #3
 800b31c:	4a93      	ldr	r2, [pc, #588]	; (800b56c <HAL_I2C_Mem_Read_DMA+0x288>)
 800b31e:	fba2 2303 	umull	r2, r3, r2, r3
 800b322:	0a1a      	lsrs	r2, r3, #8
 800b324:	4613      	mov	r3, r2
 800b326:	009b      	lsls	r3, r3, #2
 800b328:	4413      	add	r3, r2
 800b32a:	009a      	lsls	r2, r3, #2
 800b32c:	4413      	add	r3, r2
 800b32e:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 800b330:	69fb      	ldr	r3, [r7, #28]
 800b332:	3b01      	subs	r3, #1
 800b334:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 800b336:	69fb      	ldr	r3, [r7, #28]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d116      	bne.n	800b36a <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	2200      	movs	r2, #0
 800b340:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	2220      	movs	r2, #32
 800b346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	2200      	movs	r2, #0
 800b34e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b356:	f043 0220 	orr.w	r2, r3, #32
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	2200      	movs	r2, #0
 800b362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800b366:	2301      	movs	r3, #1
 800b368:	e0f9      	b.n	800b55e <HAL_I2C_Mem_Read_DMA+0x27a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	699b      	ldr	r3, [r3, #24]
 800b370:	f003 0302 	and.w	r3, r3, #2
 800b374:	2b02      	cmp	r3, #2
 800b376:	d0db      	beq.n	800b330 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b37e:	2b01      	cmp	r3, #1
 800b380:	d101      	bne.n	800b386 <HAL_I2C_Mem_Read_DMA+0xa2>
 800b382:	2302      	movs	r3, #2
 800b384:	e0eb      	b.n	800b55e <HAL_I2C_Mem_Read_DMA+0x27a>
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	2201      	movs	r2, #1
 800b38a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f003 0301 	and.w	r3, r3, #1
 800b398:	2b01      	cmp	r3, #1
 800b39a:	d007      	beq.n	800b3ac <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	681a      	ldr	r2, [r3, #0]
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f042 0201 	orr.w	r2, r2, #1
 800b3aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	681a      	ldr	r2, [r3, #0]
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b3ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	2222      	movs	r2, #34	; 0x22
 800b3c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	2240      	movs	r2, #64	; 0x40
 800b3c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b3d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800b3dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b3e2:	b29a      	uxth	r2, r3
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	4a61      	ldr	r2, [pc, #388]	; (800b570 <HAL_I2C_Mem_Read_DMA+0x28c>)
 800b3ec:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->XferSize > 0U)
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	f000 8085 	beq.w	800b502 <HAL_I2C_Mem_Read_DMA+0x21e>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3fc:	4a5d      	ldr	r2, [pc, #372]	; (800b574 <HAL_I2C_Mem_Read_DMA+0x290>)
 800b3fe:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b404:	4a5c      	ldr	r2, [pc, #368]	; (800b578 <HAL_I2C_Mem_Read_DMA+0x294>)
 800b406:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b40c:	2200      	movs	r2, #0
 800b40e:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferM1CpltCallback = NULL;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b414:	2200      	movs	r2, #0
 800b416:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b41c:	2200      	movs	r2, #0
 800b41e:	649a      	str	r2, [r3, #72]	; 0x48
      hi2c->hdmarx->XferAbortCallback = NULL;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b424:	2200      	movs	r2, #0
 800b426:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	3310      	adds	r3, #16
 800b432:	4619      	mov	r1, r3
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b438:	461a      	mov	r2, r3
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b43e:	f7fe fd63 	bl	8009f08 <HAL_DMA_Start_IT>
 800b442:	4603      	mov	r3, r0
 800b444:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

      if (dmaxferstatus == HAL_OK)
 800b448:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d144      	bne.n	800b4da <HAL_I2C_Mem_Read_DMA+0x1f6>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800b450:	88f8      	ldrh	r0, [r7, #6]
 800b452:	893a      	ldrh	r2, [r7, #8]
 800b454:	8979      	ldrh	r1, [r7, #10]
 800b456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b458:	9301      	str	r3, [sp, #4]
 800b45a:	2323      	movs	r3, #35	; 0x23
 800b45c:	9300      	str	r3, [sp, #0]
 800b45e:	4603      	mov	r3, r0
 800b460:	68f8      	ldr	r0, [r7, #12]
 800b462:	f001 fc8b 	bl	800cd7c <I2C_RequestMemoryRead>
 800b466:	4603      	mov	r3, r0
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d001      	beq.n	800b470 <HAL_I2C_Mem_Read_DMA+0x18c>
        {
          return HAL_ERROR;
 800b46c:	2301      	movs	r3, #1
 800b46e:	e076      	b.n	800b55e <HAL_I2C_Mem_Read_DMA+0x27a>
        }

        if (hi2c->XferSize == 1U)
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b474:	2b01      	cmp	r3, #1
 800b476:	d108      	bne.n	800b48a <HAL_I2C_Mem_Read_DMA+0x1a6>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	681a      	ldr	r2, [r3, #0]
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b486:	601a      	str	r2, [r3, #0]
 800b488:	e007      	b.n	800b49a <HAL_I2C_Mem_Read_DMA+0x1b6>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	685a      	ldr	r2, [r3, #4]
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b498:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b49a:	2300      	movs	r3, #0
 800b49c:	61bb      	str	r3, [r7, #24]
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	695b      	ldr	r3, [r3, #20]
 800b4a4:	61bb      	str	r3, [r7, #24]
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	699b      	ldr	r3, [r3, #24]
 800b4ac:	61bb      	str	r3, [r7, #24]
 800b4ae:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	685a      	ldr	r2, [r3, #4]
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b4c6:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	685a      	ldr	r2, [r3, #4]
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b4d6:	605a      	str	r2, [r3, #4]
 800b4d8:	e03e      	b.n	800b558 <HAL_I2C_Mem_Read_DMA+0x274>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	2220      	movs	r2, #32
 800b4de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4ee:	f043 0210 	orr.w	r2, r3, #16
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800b4fe:	2301      	movs	r3, #1
 800b500:	e02d      	b.n	800b55e <HAL_I2C_Mem_Read_DMA+0x27a>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800b502:	88f8      	ldrh	r0, [r7, #6]
 800b504:	893a      	ldrh	r2, [r7, #8]
 800b506:	8979      	ldrh	r1, [r7, #10]
 800b508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b50a:	9301      	str	r3, [sp, #4]
 800b50c:	2323      	movs	r3, #35	; 0x23
 800b50e:	9300      	str	r3, [sp, #0]
 800b510:	4603      	mov	r3, r0
 800b512:	68f8      	ldr	r0, [r7, #12]
 800b514:	f001 fc32 	bl	800cd7c <I2C_RequestMemoryRead>
 800b518:	4603      	mov	r3, r0
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d001      	beq.n	800b522 <HAL_I2C_Mem_Read_DMA+0x23e>
      {
        return HAL_ERROR;
 800b51e:	2301      	movs	r3, #1
 800b520:	e01d      	b.n	800b55e <HAL_I2C_Mem_Read_DMA+0x27a>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b522:	2300      	movs	r3, #0
 800b524:	617b      	str	r3, [r7, #20]
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	695b      	ldr	r3, [r3, #20]
 800b52c:	617b      	str	r3, [r7, #20]
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	699b      	ldr	r3, [r3, #24]
 800b534:	617b      	str	r3, [r7, #20]
 800b536:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	681a      	ldr	r2, [r3, #0]
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b546:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	2220      	movs	r2, #32
 800b54c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	2200      	movs	r2, #0
 800b554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    return HAL_OK;
 800b558:	2300      	movs	r3, #0
 800b55a:	e000      	b.n	800b55e <HAL_I2C_Mem_Read_DMA+0x27a>
  }
  else
  {
    return HAL_BUSY;
 800b55c:	2302      	movs	r3, #2
  }
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3728      	adds	r7, #40	; 0x28
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}
 800b566:	bf00      	nop
 800b568:	20000108 	.word	0x20000108
 800b56c:	14f8b589 	.word	0x14f8b589
 800b570:	ffff0000 	.word	0xffff0000
 800b574:	0800cf49 	.word	0x0800cf49
 800b578:	0800d0f3 	.word	0x0800d0f3

0800b57c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800b57c:	b580      	push	{r7, lr}
 800b57e:	b088      	sub	sp, #32
 800b580:	af00      	add	r7, sp, #0
 800b582:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800b584:	2300      	movs	r3, #0
 800b586:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	685b      	ldr	r3, [r3, #4]
 800b58e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b594:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b59c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b5a4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800b5a6:	7bfb      	ldrb	r3, [r7, #15]
 800b5a8:	2b10      	cmp	r3, #16
 800b5aa:	d003      	beq.n	800b5b4 <HAL_I2C_EV_IRQHandler+0x38>
 800b5ac:	7bfb      	ldrb	r3, [r7, #15]
 800b5ae:	2b40      	cmp	r3, #64	; 0x40
 800b5b0:	f040 80b6 	bne.w	800b720 <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	699b      	ldr	r3, [r3, #24]
 800b5ba:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	695b      	ldr	r3, [r3, #20]
 800b5c2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800b5c4:	69fb      	ldr	r3, [r7, #28]
 800b5c6:	f003 0301 	and.w	r3, r3, #1
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d10d      	bne.n	800b5ea <HAL_I2C_EV_IRQHandler+0x6e>
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800b5d4:	d003      	beq.n	800b5de <HAL_I2C_EV_IRQHandler+0x62>
 800b5d6:	693b      	ldr	r3, [r7, #16]
 800b5d8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800b5dc:	d101      	bne.n	800b5e2 <HAL_I2C_EV_IRQHandler+0x66>
 800b5de:	2301      	movs	r3, #1
 800b5e0:	e000      	b.n	800b5e4 <HAL_I2C_EV_IRQHandler+0x68>
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	2b01      	cmp	r3, #1
 800b5e6:	f000 8127 	beq.w	800b838 <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800b5ea:	69fb      	ldr	r3, [r7, #28]
 800b5ec:	f003 0301 	and.w	r3, r3, #1
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d00c      	beq.n	800b60e <HAL_I2C_EV_IRQHandler+0x92>
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	0a5b      	lsrs	r3, r3, #9
 800b5f8:	f003 0301 	and.w	r3, r3, #1
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d006      	beq.n	800b60e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f002 f80f 	bl	800d624 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800b606:	6878      	ldr	r0, [r7, #4]
 800b608:	f000 fd12 	bl	800c030 <I2C_Master_SB>
 800b60c:	e087      	b.n	800b71e <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800b60e:	69fb      	ldr	r3, [r7, #28]
 800b610:	08db      	lsrs	r3, r3, #3
 800b612:	f003 0301 	and.w	r3, r3, #1
 800b616:	2b00      	cmp	r3, #0
 800b618:	d009      	beq.n	800b62e <HAL_I2C_EV_IRQHandler+0xb2>
 800b61a:	697b      	ldr	r3, [r7, #20]
 800b61c:	0a5b      	lsrs	r3, r3, #9
 800b61e:	f003 0301 	and.w	r3, r3, #1
 800b622:	2b00      	cmp	r3, #0
 800b624:	d003      	beq.n	800b62e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800b626:	6878      	ldr	r0, [r7, #4]
 800b628:	f000 fd88 	bl	800c13c <I2C_Master_ADD10>
 800b62c:	e077      	b.n	800b71e <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800b62e:	69fb      	ldr	r3, [r7, #28]
 800b630:	085b      	lsrs	r3, r3, #1
 800b632:	f003 0301 	and.w	r3, r3, #1
 800b636:	2b00      	cmp	r3, #0
 800b638:	d009      	beq.n	800b64e <HAL_I2C_EV_IRQHandler+0xd2>
 800b63a:	697b      	ldr	r3, [r7, #20]
 800b63c:	0a5b      	lsrs	r3, r3, #9
 800b63e:	f003 0301 	and.w	r3, r3, #1
 800b642:	2b00      	cmp	r3, #0
 800b644:	d003      	beq.n	800b64e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800b646:	6878      	ldr	r0, [r7, #4]
 800b648:	f000 fda2 	bl	800c190 <I2C_Master_ADDR>
 800b64c:	e067      	b.n	800b71e <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800b64e:	69bb      	ldr	r3, [r7, #24]
 800b650:	089b      	lsrs	r3, r3, #2
 800b652:	f003 0301 	and.w	r3, r3, #1
 800b656:	2b00      	cmp	r3, #0
 800b658:	d030      	beq.n	800b6bc <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	685b      	ldr	r3, [r3, #4]
 800b660:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b664:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b668:	f000 80e8 	beq.w	800b83c <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800b66c:	69fb      	ldr	r3, [r7, #28]
 800b66e:	09db      	lsrs	r3, r3, #7
 800b670:	f003 0301 	and.w	r3, r3, #1
 800b674:	2b00      	cmp	r3, #0
 800b676:	d00f      	beq.n	800b698 <HAL_I2C_EV_IRQHandler+0x11c>
 800b678:	697b      	ldr	r3, [r7, #20]
 800b67a:	0a9b      	lsrs	r3, r3, #10
 800b67c:	f003 0301 	and.w	r3, r3, #1
 800b680:	2b00      	cmp	r3, #0
 800b682:	d009      	beq.n	800b698 <HAL_I2C_EV_IRQHandler+0x11c>
 800b684:	69fb      	ldr	r3, [r7, #28]
 800b686:	089b      	lsrs	r3, r3, #2
 800b688:	f003 0301 	and.w	r3, r3, #1
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d103      	bne.n	800b698 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800b690:	6878      	ldr	r0, [r7, #4]
 800b692:	f000 f9de 	bl	800ba52 <I2C_MasterTransmit_TXE>
 800b696:	e042      	b.n	800b71e <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800b698:	69fb      	ldr	r3, [r7, #28]
 800b69a:	089b      	lsrs	r3, r3, #2
 800b69c:	f003 0301 	and.w	r3, r3, #1
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	f000 80cb 	beq.w	800b83c <HAL_I2C_EV_IRQHandler+0x2c0>
 800b6a6:	697b      	ldr	r3, [r7, #20]
 800b6a8:	0a5b      	lsrs	r3, r3, #9
 800b6aa:	f003 0301 	and.w	r3, r3, #1
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	f000 80c4 	beq.w	800b83c <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f000 fa68 	bl	800bb8a <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800b6ba:	e0bf      	b.n	800b83c <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	685b      	ldr	r3, [r3, #4]
 800b6c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b6c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b6ca:	f000 80b7 	beq.w	800b83c <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800b6ce:	69fb      	ldr	r3, [r7, #28]
 800b6d0:	099b      	lsrs	r3, r3, #6
 800b6d2:	f003 0301 	and.w	r3, r3, #1
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d00f      	beq.n	800b6fa <HAL_I2C_EV_IRQHandler+0x17e>
 800b6da:	697b      	ldr	r3, [r7, #20]
 800b6dc:	0a9b      	lsrs	r3, r3, #10
 800b6de:	f003 0301 	and.w	r3, r3, #1
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d009      	beq.n	800b6fa <HAL_I2C_EV_IRQHandler+0x17e>
 800b6e6:	69fb      	ldr	r3, [r7, #28]
 800b6e8:	089b      	lsrs	r3, r3, #2
 800b6ea:	f003 0301 	and.w	r3, r3, #1
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d103      	bne.n	800b6fa <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800b6f2:	6878      	ldr	r0, [r7, #4]
 800b6f4:	f000 fb30 	bl	800bd58 <I2C_MasterReceive_RXNE>
 800b6f8:	e011      	b.n	800b71e <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800b6fa:	69fb      	ldr	r3, [r7, #28]
 800b6fc:	089b      	lsrs	r3, r3, #2
 800b6fe:	f003 0301 	and.w	r3, r3, #1
 800b702:	2b00      	cmp	r3, #0
 800b704:	f000 809a 	beq.w	800b83c <HAL_I2C_EV_IRQHandler+0x2c0>
 800b708:	697b      	ldr	r3, [r7, #20]
 800b70a:	0a5b      	lsrs	r3, r3, #9
 800b70c:	f003 0301 	and.w	r3, r3, #1
 800b710:	2b00      	cmp	r3, #0
 800b712:	f000 8093 	beq.w	800b83c <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 800b716:	6878      	ldr	r0, [r7, #4]
 800b718:	f000 fba0 	bl	800be5c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800b71c:	e08e      	b.n	800b83c <HAL_I2C_EV_IRQHandler+0x2c0>
 800b71e:	e08d      	b.n	800b83c <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b724:	2b00      	cmp	r3, #0
 800b726:	d004      	beq.n	800b732 <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	695b      	ldr	r3, [r3, #20]
 800b72e:	61fb      	str	r3, [r7, #28]
 800b730:	e007      	b.n	800b742 <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	699b      	ldr	r3, [r3, #24]
 800b738:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	695b      	ldr	r3, [r3, #20]
 800b740:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800b742:	69fb      	ldr	r3, [r7, #28]
 800b744:	085b      	lsrs	r3, r3, #1
 800b746:	f003 0301 	and.w	r3, r3, #1
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d012      	beq.n	800b774 <HAL_I2C_EV_IRQHandler+0x1f8>
 800b74e:	697b      	ldr	r3, [r7, #20]
 800b750:	0a5b      	lsrs	r3, r3, #9
 800b752:	f003 0301 	and.w	r3, r3, #1
 800b756:	2b00      	cmp	r3, #0
 800b758:	d00c      	beq.n	800b774 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d003      	beq.n	800b76a <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	699b      	ldr	r3, [r3, #24]
 800b768:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800b76a:	69b9      	ldr	r1, [r7, #24]
 800b76c:	6878      	ldr	r0, [r7, #4]
 800b76e:	f000 ff5e 	bl	800c62e <I2C_Slave_ADDR>
 800b772:	e066      	b.n	800b842 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800b774:	69fb      	ldr	r3, [r7, #28]
 800b776:	091b      	lsrs	r3, r3, #4
 800b778:	f003 0301 	and.w	r3, r3, #1
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d009      	beq.n	800b794 <HAL_I2C_EV_IRQHandler+0x218>
 800b780:	697b      	ldr	r3, [r7, #20]
 800b782:	0a5b      	lsrs	r3, r3, #9
 800b784:	f003 0301 	and.w	r3, r3, #1
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d003      	beq.n	800b794 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 800b78c:	6878      	ldr	r0, [r7, #4]
 800b78e:	f000 ff93 	bl	800c6b8 <I2C_Slave_STOPF>
 800b792:	e056      	b.n	800b842 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800b794:	7bbb      	ldrb	r3, [r7, #14]
 800b796:	2b21      	cmp	r3, #33	; 0x21
 800b798:	d002      	beq.n	800b7a0 <HAL_I2C_EV_IRQHandler+0x224>
 800b79a:	7bbb      	ldrb	r3, [r7, #14]
 800b79c:	2b29      	cmp	r3, #41	; 0x29
 800b79e:	d125      	bne.n	800b7ec <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800b7a0:	69fb      	ldr	r3, [r7, #28]
 800b7a2:	09db      	lsrs	r3, r3, #7
 800b7a4:	f003 0301 	and.w	r3, r3, #1
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d00f      	beq.n	800b7cc <HAL_I2C_EV_IRQHandler+0x250>
 800b7ac:	697b      	ldr	r3, [r7, #20]
 800b7ae:	0a9b      	lsrs	r3, r3, #10
 800b7b0:	f003 0301 	and.w	r3, r3, #1
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d009      	beq.n	800b7cc <HAL_I2C_EV_IRQHandler+0x250>
 800b7b8:	69fb      	ldr	r3, [r7, #28]
 800b7ba:	089b      	lsrs	r3, r3, #2
 800b7bc:	f003 0301 	and.w	r3, r3, #1
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d103      	bne.n	800b7cc <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800b7c4:	6878      	ldr	r0, [r7, #4]
 800b7c6:	f000 fe74 	bl	800c4b2 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800b7ca:	e039      	b.n	800b840 <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800b7cc:	69fb      	ldr	r3, [r7, #28]
 800b7ce:	089b      	lsrs	r3, r3, #2
 800b7d0:	f003 0301 	and.w	r3, r3, #1
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d033      	beq.n	800b840 <HAL_I2C_EV_IRQHandler+0x2c4>
 800b7d8:	697b      	ldr	r3, [r7, #20]
 800b7da:	0a5b      	lsrs	r3, r3, #9
 800b7dc:	f003 0301 	and.w	r3, r3, #1
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d02d      	beq.n	800b840 <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800b7e4:	6878      	ldr	r0, [r7, #4]
 800b7e6:	f000 fea1 	bl	800c52c <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800b7ea:	e029      	b.n	800b840 <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800b7ec:	69fb      	ldr	r3, [r7, #28]
 800b7ee:	099b      	lsrs	r3, r3, #6
 800b7f0:	f003 0301 	and.w	r3, r3, #1
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d00f      	beq.n	800b818 <HAL_I2C_EV_IRQHandler+0x29c>
 800b7f8:	697b      	ldr	r3, [r7, #20]
 800b7fa:	0a9b      	lsrs	r3, r3, #10
 800b7fc:	f003 0301 	and.w	r3, r3, #1
 800b800:	2b00      	cmp	r3, #0
 800b802:	d009      	beq.n	800b818 <HAL_I2C_EV_IRQHandler+0x29c>
 800b804:	69fb      	ldr	r3, [r7, #28]
 800b806:	089b      	lsrs	r3, r3, #2
 800b808:	f003 0301 	and.w	r3, r3, #1
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d103      	bne.n	800b818 <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	f000 feac 	bl	800c56e <I2C_SlaveReceive_RXNE>
 800b816:	e014      	b.n	800b842 <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800b818:	69fb      	ldr	r3, [r7, #28]
 800b81a:	089b      	lsrs	r3, r3, #2
 800b81c:	f003 0301 	and.w	r3, r3, #1
 800b820:	2b00      	cmp	r3, #0
 800b822:	d00e      	beq.n	800b842 <HAL_I2C_EV_IRQHandler+0x2c6>
 800b824:	697b      	ldr	r3, [r7, #20]
 800b826:	0a5b      	lsrs	r3, r3, #9
 800b828:	f003 0301 	and.w	r3, r3, #1
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d008      	beq.n	800b842 <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800b830:	6878      	ldr	r0, [r7, #4]
 800b832:	f000 feda 	bl	800c5ea <I2C_SlaveReceive_BTF>
 800b836:	e004      	b.n	800b842 <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 800b838:	bf00      	nop
 800b83a:	e002      	b.n	800b842 <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800b83c:	bf00      	nop
 800b83e:	e000      	b.n	800b842 <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800b840:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800b842:	3720      	adds	r7, #32
 800b844:	46bd      	mov	sp, r7
 800b846:	bd80      	pop	{r7, pc}

0800b848 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b08a      	sub	sp, #40	; 0x28
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	695b      	ldr	r3, [r3, #20]
 800b856:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	685b      	ldr	r3, [r3, #4]
 800b85e:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800b860:	2300      	movs	r3, #0
 800b862:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b86a:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800b86c:	6a3b      	ldr	r3, [r7, #32]
 800b86e:	0a1b      	lsrs	r3, r3, #8
 800b870:	f003 0301 	and.w	r3, r3, #1
 800b874:	2b00      	cmp	r3, #0
 800b876:	d00e      	beq.n	800b896 <HAL_I2C_ER_IRQHandler+0x4e>
 800b878:	69fb      	ldr	r3, [r7, #28]
 800b87a:	0a1b      	lsrs	r3, r3, #8
 800b87c:	f003 0301 	and.w	r3, r3, #1
 800b880:	2b00      	cmp	r3, #0
 800b882:	d008      	beq.n	800b896 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800b884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b886:	f043 0301 	orr.w	r3, r3, #1
 800b88a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800b894:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800b896:	6a3b      	ldr	r3, [r7, #32]
 800b898:	0a5b      	lsrs	r3, r3, #9
 800b89a:	f003 0301 	and.w	r3, r3, #1
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d00e      	beq.n	800b8c0 <HAL_I2C_ER_IRQHandler+0x78>
 800b8a2:	69fb      	ldr	r3, [r7, #28]
 800b8a4:	0a1b      	lsrs	r3, r3, #8
 800b8a6:	f003 0301 	and.w	r3, r3, #1
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d008      	beq.n	800b8c0 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800b8ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8b0:	f043 0302 	orr.w	r3, r3, #2
 800b8b4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800b8be:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800b8c0:	6a3b      	ldr	r3, [r7, #32]
 800b8c2:	0a9b      	lsrs	r3, r3, #10
 800b8c4:	f003 0301 	and.w	r3, r3, #1
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d03f      	beq.n	800b94c <HAL_I2C_ER_IRQHandler+0x104>
 800b8cc:	69fb      	ldr	r3, [r7, #28]
 800b8ce:	0a1b      	lsrs	r3, r3, #8
 800b8d0:	f003 0301 	and.w	r3, r3, #1
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d039      	beq.n	800b94c <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800b8d8:	7efb      	ldrb	r3, [r7, #27]
 800b8da:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b8e0:	b29b      	uxth	r3, r3
 800b8e2:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b8ea:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8f0:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800b8f2:	7ebb      	ldrb	r3, [r7, #26]
 800b8f4:	2b20      	cmp	r3, #32
 800b8f6:	d112      	bne.n	800b91e <HAL_I2C_ER_IRQHandler+0xd6>
 800b8f8:	697b      	ldr	r3, [r7, #20]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d10f      	bne.n	800b91e <HAL_I2C_ER_IRQHandler+0xd6>
 800b8fe:	7cfb      	ldrb	r3, [r7, #19]
 800b900:	2b21      	cmp	r3, #33	; 0x21
 800b902:	d008      	beq.n	800b916 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800b904:	7cfb      	ldrb	r3, [r7, #19]
 800b906:	2b29      	cmp	r3, #41	; 0x29
 800b908:	d005      	beq.n	800b916 <HAL_I2C_ER_IRQHandler+0xce>
 800b90a:	7cfb      	ldrb	r3, [r7, #19]
 800b90c:	2b28      	cmp	r3, #40	; 0x28
 800b90e:	d106      	bne.n	800b91e <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	2b21      	cmp	r3, #33	; 0x21
 800b914:	d103      	bne.n	800b91e <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800b916:	6878      	ldr	r0, [r7, #4]
 800b918:	f000 fffe 	bl	800c918 <I2C_Slave_AF>
 800b91c:	e016      	b.n	800b94c <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800b926:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800b928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b92a:	f043 0304 	orr.w	r3, r3, #4
 800b92e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800b930:	7efb      	ldrb	r3, [r7, #27]
 800b932:	2b10      	cmp	r3, #16
 800b934:	d002      	beq.n	800b93c <HAL_I2C_ER_IRQHandler+0xf4>
 800b936:	7efb      	ldrb	r3, [r7, #27]
 800b938:	2b40      	cmp	r3, #64	; 0x40
 800b93a:	d107      	bne.n	800b94c <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	681a      	ldr	r2, [r3, #0]
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b94a:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800b94c:	6a3b      	ldr	r3, [r7, #32]
 800b94e:	0adb      	lsrs	r3, r3, #11
 800b950:	f003 0301 	and.w	r3, r3, #1
 800b954:	2b00      	cmp	r3, #0
 800b956:	d00e      	beq.n	800b976 <HAL_I2C_ER_IRQHandler+0x12e>
 800b958:	69fb      	ldr	r3, [r7, #28]
 800b95a:	0a1b      	lsrs	r3, r3, #8
 800b95c:	f003 0301 	and.w	r3, r3, #1
 800b960:	2b00      	cmp	r3, #0
 800b962:	d008      	beq.n	800b976 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800b964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b966:	f043 0308 	orr.w	r3, r3, #8
 800b96a:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800b974:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800b976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d008      	beq.n	800b98e <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b982:	431a      	orrs	r2, r3
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800b988:	6878      	ldr	r0, [r7, #4]
 800b98a:	f001 f835 	bl	800c9f8 <I2C_ITError>
  }
}
 800b98e:	bf00      	nop
 800b990:	3728      	adds	r7, #40	; 0x28
 800b992:	46bd      	mov	sp, r7
 800b994:	bd80      	pop	{r7, pc}

0800b996 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b996:	b480      	push	{r7}
 800b998:	b083      	sub	sp, #12
 800b99a:	af00      	add	r7, sp, #0
 800b99c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800b99e:	bf00      	nop
 800b9a0:	370c      	adds	r7, #12
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a8:	4770      	bx	lr

0800b9aa <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b9aa:	b480      	push	{r7}
 800b9ac:	b083      	sub	sp, #12
 800b9ae:	af00      	add	r7, sp, #0
 800b9b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800b9b2:	bf00      	nop
 800b9b4:	370c      	adds	r7, #12
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9bc:	4770      	bx	lr

0800b9be <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b9be:	b480      	push	{r7}
 800b9c0:	b083      	sub	sp, #12
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800b9c6:	bf00      	nop
 800b9c8:	370c      	adds	r7, #12
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d0:	4770      	bx	lr

0800b9d2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b9d2:	b480      	push	{r7}
 800b9d4:	b083      	sub	sp, #12
 800b9d6:	af00      	add	r7, sp, #0
 800b9d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800b9da:	bf00      	nop
 800b9dc:	370c      	adds	r7, #12
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e4:	4770      	bx	lr

0800b9e6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800b9e6:	b480      	push	{r7}
 800b9e8:	b083      	sub	sp, #12
 800b9ea:	af00      	add	r7, sp, #0
 800b9ec:	6078      	str	r0, [r7, #4]
 800b9ee:	460b      	mov	r3, r1
 800b9f0:	70fb      	strb	r3, [r7, #3]
 800b9f2:	4613      	mov	r3, r2
 800b9f4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800b9f6:	bf00      	nop
 800b9f8:	370c      	adds	r7, #12
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba00:	4770      	bx	lr

0800ba02 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ba02:	b480      	push	{r7}
 800ba04:	b083      	sub	sp, #12
 800ba06:	af00      	add	r7, sp, #0
 800ba08:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800ba0a:	bf00      	nop
 800ba0c:	370c      	adds	r7, #12
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba14:	4770      	bx	lr

0800ba16 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ba16:	b480      	push	{r7}
 800ba18:	b083      	sub	sp, #12
 800ba1a:	af00      	add	r7, sp, #0
 800ba1c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800ba1e:	bf00      	nop
 800ba20:	370c      	adds	r7, #12
 800ba22:	46bd      	mov	sp, r7
 800ba24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba28:	4770      	bx	lr

0800ba2a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800ba2a:	b480      	push	{r7}
 800ba2c:	b083      	sub	sp, #12
 800ba2e:	af00      	add	r7, sp, #0
 800ba30:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800ba32:	bf00      	nop
 800ba34:	370c      	adds	r7, #12
 800ba36:	46bd      	mov	sp, r7
 800ba38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3c:	4770      	bx	lr

0800ba3e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ba3e:	b480      	push	{r7}
 800ba40:	b083      	sub	sp, #12
 800ba42:	af00      	add	r7, sp, #0
 800ba44:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800ba46:	bf00      	nop
 800ba48:	370c      	adds	r7, #12
 800ba4a:	46bd      	mov	sp, r7
 800ba4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba50:	4770      	bx	lr

0800ba52 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800ba52:	b580      	push	{r7, lr}
 800ba54:	b084      	sub	sp, #16
 800ba56:	af00      	add	r7, sp, #0
 800ba58:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ba60:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ba68:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba6e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d150      	bne.n	800bb1a <I2C_MasterTransmit_TXE+0xc8>
 800ba78:	7bfb      	ldrb	r3, [r7, #15]
 800ba7a:	2b21      	cmp	r3, #33	; 0x21
 800ba7c:	d14d      	bne.n	800bb1a <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	2b08      	cmp	r3, #8
 800ba82:	d01d      	beq.n	800bac0 <I2C_MasterTransmit_TXE+0x6e>
 800ba84:	68bb      	ldr	r3, [r7, #8]
 800ba86:	2b20      	cmp	r3, #32
 800ba88:	d01a      	beq.n	800bac0 <I2C_MasterTransmit_TXE+0x6e>
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800ba90:	d016      	beq.n	800bac0 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	685a      	ldr	r2, [r3, #4]
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800baa0:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	2211      	movs	r2, #17
 800baa6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	2200      	movs	r2, #0
 800baac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2220      	movs	r2, #32
 800bab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800bab8:	6878      	ldr	r0, [r7, #4]
 800baba:	f7ff ff6c 	bl	800b996 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800babe:	e060      	b.n	800bb82 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	685a      	ldr	r2, [r3, #4]
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800bace:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	681a      	ldr	r2, [r3, #0]
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bade:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	2200      	movs	r2, #0
 800bae4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	2220      	movs	r2, #32
 800baea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800baf4:	b2db      	uxtb	r3, r3
 800baf6:	2b40      	cmp	r3, #64	; 0x40
 800baf8:	d107      	bne.n	800bb0a <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	2200      	movs	r2, #0
 800bafe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f7ff ff87 	bl	800ba16 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800bb08:	e03b      	b.n	800bb82 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800bb12:	6878      	ldr	r0, [r7, #4]
 800bb14:	f7ff ff3f 	bl	800b996 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800bb18:	e033      	b.n	800bb82 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800bb1a:	7bfb      	ldrb	r3, [r7, #15]
 800bb1c:	2b21      	cmp	r3, #33	; 0x21
 800bb1e:	d005      	beq.n	800bb2c <I2C_MasterTransmit_TXE+0xda>
 800bb20:	7bbb      	ldrb	r3, [r7, #14]
 800bb22:	2b40      	cmp	r3, #64	; 0x40
 800bb24:	d12d      	bne.n	800bb82 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800bb26:	7bfb      	ldrb	r3, [r7, #15]
 800bb28:	2b22      	cmp	r3, #34	; 0x22
 800bb2a:	d12a      	bne.n	800bb82 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb30:	b29b      	uxth	r3, r3
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d108      	bne.n	800bb48 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	685a      	ldr	r2, [r3, #4]
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bb44:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800bb46:	e01c      	b.n	800bb82 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bb4e:	b2db      	uxtb	r3, r3
 800bb50:	2b40      	cmp	r3, #64	; 0x40
 800bb52:	d103      	bne.n	800bb5c <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800bb54:	6878      	ldr	r0, [r7, #4]
 800bb56:	f000 f898 	bl	800bc8a <I2C_MemoryTransmit_TXE_BTF>
}
 800bb5a:	e012      	b.n	800bb82 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb60:	781a      	ldrb	r2, [r3, #0]
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb6c:	1c5a      	adds	r2, r3, #1
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb76:	b29b      	uxth	r3, r3
 800bb78:	3b01      	subs	r3, #1
 800bb7a:	b29a      	uxth	r2, r3
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800bb80:	e7ff      	b.n	800bb82 <I2C_MasterTransmit_TXE+0x130>
 800bb82:	bf00      	nop
 800bb84:	3710      	adds	r7, #16
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bd80      	pop	{r7, pc}

0800bb8a <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800bb8a:	b580      	push	{r7, lr}
 800bb8c:	b084      	sub	sp, #16
 800bb8e:	af00      	add	r7, sp, #0
 800bb90:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb96:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bb9e:	b2db      	uxtb	r3, r3
 800bba0:	2b21      	cmp	r3, #33	; 0x21
 800bba2:	d165      	bne.n	800bc70 <I2C_MasterTransmit_BTF+0xe6>
  {
    if (hi2c->XferCount != 0U)
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bba8:	b29b      	uxth	r3, r3
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d012      	beq.n	800bbd4 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbb2:	781a      	ldrb	r2, [r3, #0]
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbbe:	1c5a      	adds	r2, r3, #1
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bbc8:	b29b      	uxth	r3, r3
 800bbca:	3b01      	subs	r3, #1
 800bbcc:	b29a      	uxth	r2, r3
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800bbd2:	e056      	b.n	800bc82 <I2C_MasterTransmit_BTF+0xf8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	2b08      	cmp	r3, #8
 800bbd8:	d01d      	beq.n	800bc16 <I2C_MasterTransmit_BTF+0x8c>
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	2b20      	cmp	r3, #32
 800bbde:	d01a      	beq.n	800bc16 <I2C_MasterTransmit_BTF+0x8c>
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800bbe6:	d016      	beq.n	800bc16 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	685a      	ldr	r2, [r3, #4]
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800bbf6:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	2211      	movs	r2, #17
 800bbfc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	2200      	movs	r2, #0
 800bc02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	2220      	movs	r2, #32
 800bc0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800bc0e:	6878      	ldr	r0, [r7, #4]
 800bc10:	f7ff fec1 	bl	800b996 <HAL_I2C_MasterTxCpltCallback>
}
 800bc14:	e035      	b.n	800bc82 <I2C_MasterTransmit_BTF+0xf8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	685a      	ldr	r2, [r3, #4]
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800bc24:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	681a      	ldr	r2, [r3, #0]
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bc34:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	2200      	movs	r2, #0
 800bc3a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2220      	movs	r2, #32
 800bc40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bc4a:	b2db      	uxtb	r3, r3
 800bc4c:	2b40      	cmp	r3, #64	; 0x40
 800bc4e:	d107      	bne.n	800bc60 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	2200      	movs	r2, #0
 800bc54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800bc58:	6878      	ldr	r0, [r7, #4]
 800bc5a:	f7ff fedc 	bl	800ba16 <HAL_I2C_MemTxCpltCallback>
}
 800bc5e:	e010      	b.n	800bc82 <I2C_MasterTransmit_BTF+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2200      	movs	r2, #0
 800bc64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800bc68:	6878      	ldr	r0, [r7, #4]
 800bc6a:	f7ff fe94 	bl	800b996 <HAL_I2C_MasterTxCpltCallback>
}
 800bc6e:	e008      	b.n	800bc82 <I2C_MasterTransmit_BTF+0xf8>
  else if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bc76:	b2db      	uxtb	r3, r3
 800bc78:	2b40      	cmp	r3, #64	; 0x40
 800bc7a:	d102      	bne.n	800bc82 <I2C_MasterTransmit_BTF+0xf8>
    I2C_MemoryTransmit_TXE_BTF(hi2c);
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f000 f804 	bl	800bc8a <I2C_MemoryTransmit_TXE_BTF>
}
 800bc82:	bf00      	nop
 800bc84:	3710      	adds	r7, #16
 800bc86:	46bd      	mov	sp, r7
 800bc88:	bd80      	pop	{r7, pc}

0800bc8a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800bc8a:	b480      	push	{r7}
 800bc8c:	b083      	sub	sp, #12
 800bc8e:	af00      	add	r7, sp, #0
 800bc90:	6078      	str	r0, [r7, #4]
  if (hi2c->EventCount == 0U)
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d11d      	bne.n	800bcd6 <I2C_MemoryTransmit_TXE_BTF+0x4c>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc9e:	2b01      	cmp	r3, #1
 800bca0:	d10b      	bne.n	800bcba <I2C_MemoryTransmit_TXE_BTF+0x30>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bca6:	b2da      	uxtb	r2, r3
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcb2:	1c9a      	adds	r2, r3, #2
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800bcb8:	e048      	b.n	800bd4c <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bcbe:	b29b      	uxth	r3, r3
 800bcc0:	121b      	asrs	r3, r3, #8
 800bcc2:	b2da      	uxtb	r2, r3
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcce:	1c5a      	adds	r2, r3, #1
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	651a      	str	r2, [r3, #80]	; 0x50
}
 800bcd4:	e03a      	b.n	800bd4c <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 1U)
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcda:	2b01      	cmp	r3, #1
 800bcdc:	d10b      	bne.n	800bcf6 <I2C_MemoryTransmit_TXE_BTF+0x6c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bce2:	b2da      	uxtb	r2, r3
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcee:	1c5a      	adds	r2, r3, #1
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	651a      	str	r2, [r3, #80]	; 0x50
}
 800bcf4:	e02a      	b.n	800bd4c <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 2U)
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcfa:	2b02      	cmp	r3, #2
 800bcfc:	d126      	bne.n	800bd4c <I2C_MemoryTransmit_TXE_BTF+0xc2>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd04:	b2db      	uxtb	r3, r3
 800bd06:	2b22      	cmp	r3, #34	; 0x22
 800bd08:	d108      	bne.n	800bd1c <I2C_MemoryTransmit_TXE_BTF+0x92>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	681a      	ldr	r2, [r3, #0]
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bd18:	601a      	str	r2, [r3, #0]
}
 800bd1a:	e017      	b.n	800bd4c <I2C_MemoryTransmit_TXE_BTF+0xc2>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd22:	b2db      	uxtb	r3, r3
 800bd24:	2b21      	cmp	r3, #33	; 0x21
 800bd26:	d111      	bne.n	800bd4c <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd2c:	781a      	ldrb	r2, [r3, #0]
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd38:	1c5a      	adds	r2, r3, #1
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd42:	b29b      	uxth	r3, r3
 800bd44:	3b01      	subs	r3, #1
 800bd46:	b29a      	uxth	r2, r3
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800bd4c:	bf00      	nop
 800bd4e:	370c      	adds	r7, #12
 800bd50:	46bd      	mov	sp, r7
 800bd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd56:	4770      	bx	lr

0800bd58 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b084      	sub	sp, #16
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd66:	b2db      	uxtb	r3, r3
 800bd68:	2b22      	cmp	r3, #34	; 0x22
 800bd6a:	d173      	bne.n	800be54 <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd70:	b29b      	uxth	r3, r3
 800bd72:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	2b03      	cmp	r3, #3
 800bd78:	d920      	bls.n	800bdbc <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	691a      	ldr	r2, [r3, #16]
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd84:	b2d2      	uxtb	r2, r2
 800bd86:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd8c:	1c5a      	adds	r2, r3, #1
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd96:	b29b      	uxth	r3, r3
 800bd98:	3b01      	subs	r3, #1
 800bd9a:	b29a      	uxth	r2, r3
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bda4:	b29b      	uxth	r3, r3
 800bda6:	2b03      	cmp	r3, #3
 800bda8:	d154      	bne.n	800be54 <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	685a      	ldr	r2, [r3, #4]
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bdb8:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800bdba:	e04b      	b.n	800be54 <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdc0:	2b02      	cmp	r3, #2
 800bdc2:	d047      	beq.n	800be54 <I2C_MasterReceive_RXNE+0xfc>
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	2b01      	cmp	r3, #1
 800bdc8:	d002      	beq.n	800bdd0 <I2C_MasterReceive_RXNE+0x78>
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d141      	bne.n	800be54 <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	681a      	ldr	r2, [r3, #0]
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bdde:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	685a      	ldr	r2, [r3, #4]
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800bdee:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	691a      	ldr	r2, [r3, #16]
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdfa:	b2d2      	uxtb	r2, r2
 800bdfc:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be02:	1c5a      	adds	r2, r3, #1
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800be0c:	b29b      	uxth	r3, r3
 800be0e:	3b01      	subs	r3, #1
 800be10:	b29a      	uxth	r2, r3
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	2220      	movs	r2, #32
 800be1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800be24:	b2db      	uxtb	r3, r3
 800be26:	2b40      	cmp	r3, #64	; 0x40
 800be28:	d10a      	bne.n	800be40 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	2200      	movs	r2, #0
 800be2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	2200      	movs	r2, #0
 800be36:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800be38:	6878      	ldr	r0, [r7, #4]
 800be3a:	f7fa ff3d 	bl	8006cb8 <HAL_I2C_MemRxCpltCallback>
}
 800be3e:	e009      	b.n	800be54 <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2200      	movs	r2, #0
 800be44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	2212      	movs	r2, #18
 800be4c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800be4e:	6878      	ldr	r0, [r7, #4]
 800be50:	f7ff fdab 	bl	800b9aa <HAL_I2C_MasterRxCpltCallback>
}
 800be54:	bf00      	nop
 800be56:	3710      	adds	r7, #16
 800be58:	46bd      	mov	sp, r7
 800be5a:	bd80      	pop	{r7, pc}

0800be5c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b084      	sub	sp, #16
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be68:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800be6e:	b29b      	uxth	r3, r3
 800be70:	2b04      	cmp	r3, #4
 800be72:	d11b      	bne.n	800beac <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	685a      	ldr	r2, [r3, #4]
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800be82:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	691a      	ldr	r2, [r3, #16]
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be8e:	b2d2      	uxtb	r2, r2
 800be90:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be96:	1c5a      	adds	r2, r3, #1
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bea0:	b29b      	uxth	r3, r3
 800bea2:	3b01      	subs	r3, #1
 800bea4:	b29a      	uxth	r2, r3
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800beaa:	e0bd      	b.n	800c028 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800beb0:	b29b      	uxth	r3, r3
 800beb2:	2b03      	cmp	r3, #3
 800beb4:	d129      	bne.n	800bf0a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	685a      	ldr	r2, [r3, #4]
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bec4:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	2b04      	cmp	r3, #4
 800beca:	d00a      	beq.n	800bee2 <I2C_MasterReceive_BTF+0x86>
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	2b02      	cmp	r3, #2
 800bed0:	d007      	beq.n	800bee2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	681a      	ldr	r2, [r3, #0]
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bee0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	691a      	ldr	r2, [r3, #16]
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beec:	b2d2      	uxtb	r2, r2
 800beee:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bef4:	1c5a      	adds	r2, r3, #1
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800befe:	b29b      	uxth	r3, r3
 800bf00:	3b01      	subs	r3, #1
 800bf02:	b29a      	uxth	r2, r3
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800bf08:	e08e      	b.n	800c028 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf0e:	b29b      	uxth	r3, r3
 800bf10:	2b02      	cmp	r3, #2
 800bf12:	d176      	bne.n	800c002 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	2b01      	cmp	r3, #1
 800bf18:	d002      	beq.n	800bf20 <I2C_MasterReceive_BTF+0xc4>
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	2b10      	cmp	r3, #16
 800bf1e:	d108      	bne.n	800bf32 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	681a      	ldr	r2, [r3, #0]
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bf2e:	601a      	str	r2, [r3, #0]
 800bf30:	e019      	b.n	800bf66 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	2b04      	cmp	r3, #4
 800bf36:	d002      	beq.n	800bf3e <I2C_MasterReceive_BTF+0xe2>
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	2b02      	cmp	r3, #2
 800bf3c:	d108      	bne.n	800bf50 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	681a      	ldr	r2, [r3, #0]
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800bf4c:	601a      	str	r2, [r3, #0]
 800bf4e:	e00a      	b.n	800bf66 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	2b10      	cmp	r3, #16
 800bf54:	d007      	beq.n	800bf66 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	681a      	ldr	r2, [r3, #0]
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bf64:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	691a      	ldr	r2, [r3, #16]
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf70:	b2d2      	uxtb	r2, r2
 800bf72:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf78:	1c5a      	adds	r2, r3, #1
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf82:	b29b      	uxth	r3, r3
 800bf84:	3b01      	subs	r3, #1
 800bf86:	b29a      	uxth	r2, r3
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	691a      	ldr	r2, [r3, #16]
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf96:	b2d2      	uxtb	r2, r2
 800bf98:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf9e:	1c5a      	adds	r2, r3, #1
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bfa8:	b29b      	uxth	r3, r3
 800bfaa:	3b01      	subs	r3, #1
 800bfac:	b29a      	uxth	r2, r3
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	685a      	ldr	r2, [r3, #4]
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800bfc0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	2220      	movs	r2, #32
 800bfc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bfd0:	b2db      	uxtb	r3, r3
 800bfd2:	2b40      	cmp	r3, #64	; 0x40
 800bfd4:	d10a      	bne.n	800bfec <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	2200      	movs	r2, #0
 800bfda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	f7fa fe67 	bl	8006cb8 <HAL_I2C_MemRxCpltCallback>
}
 800bfea:	e01d      	b.n	800c028 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	2200      	movs	r2, #0
 800bff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	2212      	movs	r2, #18
 800bff8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800bffa:	6878      	ldr	r0, [r7, #4]
 800bffc:	f7ff fcd5 	bl	800b9aa <HAL_I2C_MasterRxCpltCallback>
}
 800c000:	e012      	b.n	800c028 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	691a      	ldr	r2, [r3, #16]
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c00c:	b2d2      	uxtb	r2, r2
 800c00e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c014:	1c5a      	adds	r2, r3, #1
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c01e:	b29b      	uxth	r3, r3
 800c020:	3b01      	subs	r3, #1
 800c022:	b29a      	uxth	r2, r3
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800c028:	bf00      	nop
 800c02a:	3710      	adds	r7, #16
 800c02c:	46bd      	mov	sp, r7
 800c02e:	bd80      	pop	{r7, pc}

0800c030 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800c030:	b480      	push	{r7}
 800c032:	b083      	sub	sp, #12
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c03e:	b2db      	uxtb	r3, r3
 800c040:	2b40      	cmp	r3, #64	; 0x40
 800c042:	d117      	bne.n	800c074 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d109      	bne.n	800c060 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c050:	b2db      	uxtb	r3, r3
 800c052:	461a      	mov	r2, r3
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800c05c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800c05e:	e067      	b.n	800c130 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c064:	b2db      	uxtb	r3, r3
 800c066:	f043 0301 	orr.w	r3, r3, #1
 800c06a:	b2da      	uxtb	r2, r3
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	611a      	str	r2, [r3, #16]
}
 800c072:	e05d      	b.n	800c130 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	691b      	ldr	r3, [r3, #16]
 800c078:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c07c:	d133      	bne.n	800c0e6 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c084:	b2db      	uxtb	r3, r3
 800c086:	2b21      	cmp	r3, #33	; 0x21
 800c088:	d109      	bne.n	800c09e <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c08e:	b2db      	uxtb	r3, r3
 800c090:	461a      	mov	r2, r3
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800c09a:	611a      	str	r2, [r3, #16]
 800c09c:	e008      	b.n	800c0b0 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0a2:	b2db      	uxtb	r3, r3
 800c0a4:	f043 0301 	orr.w	r3, r3, #1
 800c0a8:	b2da      	uxtb	r2, r3
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d004      	beq.n	800c0c2 <I2C_Master_SB+0x92>
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c0bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d108      	bne.n	800c0d4 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d032      	beq.n	800c130 <I2C_Master_SB+0x100>
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d02d      	beq.n	800c130 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	685a      	ldr	r2, [r3, #4]
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c0e2:	605a      	str	r2, [r3, #4]
}
 800c0e4:	e024      	b.n	800c130 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d10e      	bne.n	800c10c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0f2:	b29b      	uxth	r3, r3
 800c0f4:	11db      	asrs	r3, r3, #7
 800c0f6:	b2db      	uxtb	r3, r3
 800c0f8:	f003 0306 	and.w	r3, r3, #6
 800c0fc:	b2db      	uxtb	r3, r3
 800c0fe:	f063 030f 	orn	r3, r3, #15
 800c102:	b2da      	uxtb	r2, r3
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	611a      	str	r2, [r3, #16]
}
 800c10a:	e011      	b.n	800c130 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c110:	2b01      	cmp	r3, #1
 800c112:	d10d      	bne.n	800c130 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c118:	b29b      	uxth	r3, r3
 800c11a:	11db      	asrs	r3, r3, #7
 800c11c:	b2db      	uxtb	r3, r3
 800c11e:	f003 0306 	and.w	r3, r3, #6
 800c122:	b2db      	uxtb	r3, r3
 800c124:	f063 030e 	orn	r3, r3, #14
 800c128:	b2da      	uxtb	r2, r3
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	611a      	str	r2, [r3, #16]
}
 800c130:	bf00      	nop
 800c132:	370c      	adds	r7, #12
 800c134:	46bd      	mov	sp, r7
 800c136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13a:	4770      	bx	lr

0800c13c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800c13c:	b480      	push	{r7}
 800c13e:	b083      	sub	sp, #12
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c148:	b2da      	uxtb	r2, r3
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c154:	2b00      	cmp	r3, #0
 800c156:	d103      	bne.n	800c160 <I2C_Master_ADD10+0x24>
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d011      	beq.n	800c184 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c166:	2b00      	cmp	r3, #0
 800c168:	d104      	bne.n	800c174 <I2C_Master_ADD10+0x38>
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c16e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c170:	2b00      	cmp	r3, #0
 800c172:	d007      	beq.n	800c184 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	685a      	ldr	r2, [r3, #4]
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c182:	605a      	str	r2, [r3, #4]
    }
  }
}
 800c184:	bf00      	nop
 800c186:	370c      	adds	r7, #12
 800c188:	46bd      	mov	sp, r7
 800c18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c18e:	4770      	bx	lr

0800c190 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800c190:	b480      	push	{r7}
 800c192:	b091      	sub	sp, #68	; 0x44
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c19e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1a6:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1ac:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c1b4:	b2db      	uxtb	r3, r3
 800c1b6:	2b22      	cmp	r3, #34	; 0x22
 800c1b8:	f040 8169 	bne.w	800c48e <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d10f      	bne.n	800c1e4 <I2C_Master_ADDR+0x54>
 800c1c4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c1c8:	2b40      	cmp	r3, #64	; 0x40
 800c1ca:	d10b      	bne.n	800c1e4 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	633b      	str	r3, [r7, #48]	; 0x30
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	695b      	ldr	r3, [r3, #20]
 800c1d6:	633b      	str	r3, [r7, #48]	; 0x30
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	699b      	ldr	r3, [r3, #24]
 800c1de:	633b      	str	r3, [r7, #48]	; 0x30
 800c1e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1e2:	e160      	b.n	800c4a6 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d11d      	bne.n	800c228 <I2C_Master_ADDR+0x98>
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	691b      	ldr	r3, [r3, #16]
 800c1f0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800c1f4:	d118      	bne.n	800c228 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	695b      	ldr	r3, [r3, #20]
 800c200:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	699b      	ldr	r3, [r3, #24]
 800c208:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c20a:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	681a      	ldr	r2, [r3, #0]
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c21a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c220:	1c5a      	adds	r2, r3, #1
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	651a      	str	r2, [r3, #80]	; 0x50
 800c226:	e13e      	b.n	800c4a6 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c22c:	b29b      	uxth	r3, r3
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d113      	bne.n	800c25a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c232:	2300      	movs	r3, #0
 800c234:	62bb      	str	r3, [r7, #40]	; 0x28
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	695b      	ldr	r3, [r3, #20]
 800c23c:	62bb      	str	r3, [r7, #40]	; 0x28
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	699b      	ldr	r3, [r3, #24]
 800c244:	62bb      	str	r3, [r7, #40]	; 0x28
 800c246:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	681a      	ldr	r2, [r3, #0]
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c256:	601a      	str	r2, [r3, #0]
 800c258:	e115      	b.n	800c486 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c25e:	b29b      	uxth	r3, r3
 800c260:	2b01      	cmp	r3, #1
 800c262:	f040 808a 	bne.w	800c37a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800c266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c268:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c26c:	d137      	bne.n	800c2de <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	681a      	ldr	r2, [r3, #0]
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c27c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	685b      	ldr	r3, [r3, #4]
 800c284:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c288:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c28c:	d113      	bne.n	800c2b6 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	681a      	ldr	r2, [r3, #0]
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c29c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c29e:	2300      	movs	r3, #0
 800c2a0:	627b      	str	r3, [r7, #36]	; 0x24
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	695b      	ldr	r3, [r3, #20]
 800c2a8:	627b      	str	r3, [r7, #36]	; 0x24
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	699b      	ldr	r3, [r3, #24]
 800c2b0:	627b      	str	r3, [r7, #36]	; 0x24
 800c2b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2b4:	e0e7      	b.n	800c486 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	623b      	str	r3, [r7, #32]
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	695b      	ldr	r3, [r3, #20]
 800c2c0:	623b      	str	r3, [r7, #32]
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	699b      	ldr	r3, [r3, #24]
 800c2c8:	623b      	str	r3, [r7, #32]
 800c2ca:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	681a      	ldr	r2, [r3, #0]
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c2da:	601a      	str	r2, [r3, #0]
 800c2dc:	e0d3      	b.n	800c486 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800c2de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2e0:	2b08      	cmp	r3, #8
 800c2e2:	d02e      	beq.n	800c342 <I2C_Master_ADDR+0x1b2>
 800c2e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2e6:	2b20      	cmp	r3, #32
 800c2e8:	d02b      	beq.n	800c342 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800c2ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2ec:	2b12      	cmp	r3, #18
 800c2ee:	d102      	bne.n	800c2f6 <I2C_Master_ADDR+0x166>
 800c2f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2f2:	2b01      	cmp	r3, #1
 800c2f4:	d125      	bne.n	800c342 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800c2f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2f8:	2b04      	cmp	r3, #4
 800c2fa:	d00e      	beq.n	800c31a <I2C_Master_ADDR+0x18a>
 800c2fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2fe:	2b02      	cmp	r3, #2
 800c300:	d00b      	beq.n	800c31a <I2C_Master_ADDR+0x18a>
 800c302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c304:	2b10      	cmp	r3, #16
 800c306:	d008      	beq.n	800c31a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	681a      	ldr	r2, [r3, #0]
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c316:	601a      	str	r2, [r3, #0]
 800c318:	e007      	b.n	800c32a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	681a      	ldr	r2, [r3, #0]
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c328:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c32a:	2300      	movs	r3, #0
 800c32c:	61fb      	str	r3, [r7, #28]
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	695b      	ldr	r3, [r3, #20]
 800c334:	61fb      	str	r3, [r7, #28]
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	699b      	ldr	r3, [r3, #24]
 800c33c:	61fb      	str	r3, [r7, #28]
 800c33e:	69fb      	ldr	r3, [r7, #28]
 800c340:	e0a1      	b.n	800c486 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	681a      	ldr	r2, [r3, #0]
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c350:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c352:	2300      	movs	r3, #0
 800c354:	61bb      	str	r3, [r7, #24]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	695b      	ldr	r3, [r3, #20]
 800c35c:	61bb      	str	r3, [r7, #24]
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	699b      	ldr	r3, [r3, #24]
 800c364:	61bb      	str	r3, [r7, #24]
 800c366:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	681a      	ldr	r2, [r3, #0]
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c376:	601a      	str	r2, [r3, #0]
 800c378:	e085      	b.n	800c486 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c37e:	b29b      	uxth	r3, r3
 800c380:	2b02      	cmp	r3, #2
 800c382:	d14d      	bne.n	800c420 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800c384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c386:	2b04      	cmp	r3, #4
 800c388:	d016      	beq.n	800c3b8 <I2C_Master_ADDR+0x228>
 800c38a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c38c:	2b02      	cmp	r3, #2
 800c38e:	d013      	beq.n	800c3b8 <I2C_Master_ADDR+0x228>
 800c390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c392:	2b10      	cmp	r3, #16
 800c394:	d010      	beq.n	800c3b8 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	681a      	ldr	r2, [r3, #0]
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c3a4:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	681a      	ldr	r2, [r3, #0]
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c3b4:	601a      	str	r2, [r3, #0]
 800c3b6:	e007      	b.n	800c3c8 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	681a      	ldr	r2, [r3, #0]
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c3c6:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	685b      	ldr	r3, [r3, #4]
 800c3ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c3d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c3d6:	d117      	bne.n	800c408 <I2C_Master_ADDR+0x278>
 800c3d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3da:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c3de:	d00b      	beq.n	800c3f8 <I2C_Master_ADDR+0x268>
 800c3e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3e2:	2b01      	cmp	r3, #1
 800c3e4:	d008      	beq.n	800c3f8 <I2C_Master_ADDR+0x268>
 800c3e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3e8:	2b08      	cmp	r3, #8
 800c3ea:	d005      	beq.n	800c3f8 <I2C_Master_ADDR+0x268>
 800c3ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3ee:	2b10      	cmp	r3, #16
 800c3f0:	d002      	beq.n	800c3f8 <I2C_Master_ADDR+0x268>
 800c3f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3f4:	2b20      	cmp	r3, #32
 800c3f6:	d107      	bne.n	800c408 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	685a      	ldr	r2, [r3, #4]
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c406:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c408:	2300      	movs	r3, #0
 800c40a:	617b      	str	r3, [r7, #20]
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	695b      	ldr	r3, [r3, #20]
 800c412:	617b      	str	r3, [r7, #20]
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	699b      	ldr	r3, [r3, #24]
 800c41a:	617b      	str	r3, [r7, #20]
 800c41c:	697b      	ldr	r3, [r7, #20]
 800c41e:	e032      	b.n	800c486 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	681a      	ldr	r2, [r3, #0]
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c42e:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	685b      	ldr	r3, [r3, #4]
 800c436:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c43a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c43e:	d117      	bne.n	800c470 <I2C_Master_ADDR+0x2e0>
 800c440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c442:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c446:	d00b      	beq.n	800c460 <I2C_Master_ADDR+0x2d0>
 800c448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c44a:	2b01      	cmp	r3, #1
 800c44c:	d008      	beq.n	800c460 <I2C_Master_ADDR+0x2d0>
 800c44e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c450:	2b08      	cmp	r3, #8
 800c452:	d005      	beq.n	800c460 <I2C_Master_ADDR+0x2d0>
 800c454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c456:	2b10      	cmp	r3, #16
 800c458:	d002      	beq.n	800c460 <I2C_Master_ADDR+0x2d0>
 800c45a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c45c:	2b20      	cmp	r3, #32
 800c45e:	d107      	bne.n	800c470 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	685a      	ldr	r2, [r3, #4]
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c46e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c470:	2300      	movs	r3, #0
 800c472:	613b      	str	r3, [r7, #16]
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	695b      	ldr	r3, [r3, #20]
 800c47a:	613b      	str	r3, [r7, #16]
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	699b      	ldr	r3, [r3, #24]
 800c482:	613b      	str	r3, [r7, #16]
 800c484:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	2200      	movs	r2, #0
 800c48a:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800c48c:	e00b      	b.n	800c4a6 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c48e:	2300      	movs	r3, #0
 800c490:	60fb      	str	r3, [r7, #12]
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	695b      	ldr	r3, [r3, #20]
 800c498:	60fb      	str	r3, [r7, #12]
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	699b      	ldr	r3, [r3, #24]
 800c4a0:	60fb      	str	r3, [r7, #12]
 800c4a2:	68fb      	ldr	r3, [r7, #12]
}
 800c4a4:	e7ff      	b.n	800c4a6 <I2C_Master_ADDR+0x316>
 800c4a6:	bf00      	nop
 800c4a8:	3744      	adds	r7, #68	; 0x44
 800c4aa:	46bd      	mov	sp, r7
 800c4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b0:	4770      	bx	lr

0800c4b2 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800c4b2:	b580      	push	{r7, lr}
 800c4b4:	b084      	sub	sp, #16
 800c4b6:	af00      	add	r7, sp, #0
 800c4b8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c4c0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c4c6:	b29b      	uxth	r3, r3
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d02b      	beq.n	800c524 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4d0:	781a      	ldrb	r2, [r3, #0]
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4dc:	1c5a      	adds	r2, r3, #1
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c4e6:	b29b      	uxth	r3, r3
 800c4e8:	3b01      	subs	r3, #1
 800c4ea:	b29a      	uxth	r2, r3
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c4f4:	b29b      	uxth	r3, r3
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d114      	bne.n	800c524 <I2C_SlaveTransmit_TXE+0x72>
 800c4fa:	7bfb      	ldrb	r3, [r7, #15]
 800c4fc:	2b29      	cmp	r3, #41	; 0x29
 800c4fe:	d111      	bne.n	800c524 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	685a      	ldr	r2, [r3, #4]
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c50e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	2221      	movs	r2, #33	; 0x21
 800c514:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	2228      	movs	r2, #40	; 0x28
 800c51a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800c51e:	6878      	ldr	r0, [r7, #4]
 800c520:	f7ff fa4d 	bl	800b9be <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800c524:	bf00      	nop
 800c526:	3710      	adds	r7, #16
 800c528:	46bd      	mov	sp, r7
 800c52a:	bd80      	pop	{r7, pc}

0800c52c <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800c52c:	b480      	push	{r7}
 800c52e:	b083      	sub	sp, #12
 800c530:	af00      	add	r7, sp, #0
 800c532:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c538:	b29b      	uxth	r3, r3
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d011      	beq.n	800c562 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c542:	781a      	ldrb	r2, [r3, #0]
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c54e:	1c5a      	adds	r2, r3, #1
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c558:	b29b      	uxth	r3, r3
 800c55a:	3b01      	subs	r3, #1
 800c55c:	b29a      	uxth	r2, r3
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800c562:	bf00      	nop
 800c564:	370c      	adds	r7, #12
 800c566:	46bd      	mov	sp, r7
 800c568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56c:	4770      	bx	lr

0800c56e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800c56e:	b580      	push	{r7, lr}
 800c570:	b084      	sub	sp, #16
 800c572:	af00      	add	r7, sp, #0
 800c574:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c57c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c582:	b29b      	uxth	r3, r3
 800c584:	2b00      	cmp	r3, #0
 800c586:	d02c      	beq.n	800c5e2 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	691a      	ldr	r2, [r3, #16]
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c592:	b2d2      	uxtb	r2, r2
 800c594:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c59a:	1c5a      	adds	r2, r3, #1
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c5a4:	b29b      	uxth	r3, r3
 800c5a6:	3b01      	subs	r3, #1
 800c5a8:	b29a      	uxth	r2, r3
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c5b2:	b29b      	uxth	r3, r3
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d114      	bne.n	800c5e2 <I2C_SlaveReceive_RXNE+0x74>
 800c5b8:	7bfb      	ldrb	r3, [r7, #15]
 800c5ba:	2b2a      	cmp	r3, #42	; 0x2a
 800c5bc:	d111      	bne.n	800c5e2 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	685a      	ldr	r2, [r3, #4]
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c5cc:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	2222      	movs	r2, #34	; 0x22
 800c5d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	2228      	movs	r2, #40	; 0x28
 800c5d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c5dc:	6878      	ldr	r0, [r7, #4]
 800c5de:	f7ff f9f8 	bl	800b9d2 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800c5e2:	bf00      	nop
 800c5e4:	3710      	adds	r7, #16
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	bd80      	pop	{r7, pc}

0800c5ea <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800c5ea:	b480      	push	{r7}
 800c5ec:	b083      	sub	sp, #12
 800c5ee:	af00      	add	r7, sp, #0
 800c5f0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c5f6:	b29b      	uxth	r3, r3
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d012      	beq.n	800c622 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	691a      	ldr	r2, [r3, #16]
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c606:	b2d2      	uxtb	r2, r2
 800c608:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c60e:	1c5a      	adds	r2, r3, #1
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c618:	b29b      	uxth	r3, r3
 800c61a:	3b01      	subs	r3, #1
 800c61c:	b29a      	uxth	r2, r3
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800c622:	bf00      	nop
 800c624:	370c      	adds	r7, #12
 800c626:	46bd      	mov	sp, r7
 800c628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62c:	4770      	bx	lr

0800c62e <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800c62e:	b580      	push	{r7, lr}
 800c630:	b084      	sub	sp, #16
 800c632:	af00      	add	r7, sp, #0
 800c634:	6078      	str	r0, [r7, #4]
 800c636:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800c638:	2300      	movs	r3, #0
 800c63a:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c642:	b2db      	uxtb	r3, r3
 800c644:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800c648:	2b28      	cmp	r3, #40	; 0x28
 800c64a:	d127      	bne.n	800c69c <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	685a      	ldr	r2, [r3, #4]
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c65a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	089b      	lsrs	r3, r3, #2
 800c660:	f003 0301 	and.w	r3, r3, #1
 800c664:	2b00      	cmp	r3, #0
 800c666:	d101      	bne.n	800c66c <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800c668:	2301      	movs	r3, #1
 800c66a:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	09db      	lsrs	r3, r3, #7
 800c670:	f003 0301 	and.w	r3, r3, #1
 800c674:	2b00      	cmp	r3, #0
 800c676:	d103      	bne.n	800c680 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	68db      	ldr	r3, [r3, #12]
 800c67c:	81bb      	strh	r3, [r7, #12]
 800c67e:	e002      	b.n	800c686 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	699b      	ldr	r3, [r3, #24]
 800c684:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	2200      	movs	r2, #0
 800c68a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800c68e:	89ba      	ldrh	r2, [r7, #12]
 800c690:	7bfb      	ldrb	r3, [r7, #15]
 800c692:	4619      	mov	r1, r3
 800c694:	6878      	ldr	r0, [r7, #4]
 800c696:	f7ff f9a6 	bl	800b9e6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800c69a:	e008      	b.n	800c6ae <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	f06f 0202 	mvn.w	r2, #2
 800c6a4:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	2200      	movs	r2, #0
 800c6aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800c6ae:	bf00      	nop
 800c6b0:	3710      	adds	r7, #16
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	bd80      	pop	{r7, pc}
	...

0800c6b8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b084      	sub	sp, #16
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c6c6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	685a      	ldr	r2, [r3, #4]
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800c6d6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800c6d8:	2300      	movs	r3, #0
 800c6da:	60bb      	str	r3, [r7, #8]
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	695b      	ldr	r3, [r3, #20]
 800c6e2:	60bb      	str	r3, [r7, #8]
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	681a      	ldr	r2, [r3, #0]
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	f042 0201 	orr.w	r2, r2, #1
 800c6f2:	601a      	str	r2, [r3, #0]
 800c6f4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	681a      	ldr	r2, [r3, #0]
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c704:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	685b      	ldr	r3, [r3, #4]
 800c70c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c710:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c714:	d172      	bne.n	800c7fc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800c716:	7bfb      	ldrb	r3, [r7, #15]
 800c718:	2b22      	cmp	r3, #34	; 0x22
 800c71a:	d002      	beq.n	800c722 <I2C_Slave_STOPF+0x6a>
 800c71c:	7bfb      	ldrb	r3, [r7, #15]
 800c71e:	2b2a      	cmp	r3, #42	; 0x2a
 800c720:	d135      	bne.n	800c78e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	685b      	ldr	r3, [r3, #4]
 800c72a:	b29a      	uxth	r2, r3
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c734:	b29b      	uxth	r3, r3
 800c736:	2b00      	cmp	r3, #0
 800c738:	d005      	beq.n	800c746 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c73e:	f043 0204 	orr.w	r2, r3, #4
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	685a      	ldr	r2, [r3, #4]
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c754:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c75a:	4618      	mov	r0, r3
 800c75c:	f7fd fdd8 	bl	800a310 <HAL_DMA_GetState>
 800c760:	4603      	mov	r3, r0
 800c762:	2b01      	cmp	r3, #1
 800c764:	d049      	beq.n	800c7fa <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c76a:	4a69      	ldr	r2, [pc, #420]	; (800c910 <I2C_Slave_STOPF+0x258>)
 800c76c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c772:	4618      	mov	r0, r3
 800c774:	f7fd fc20 	bl	8009fb8 <HAL_DMA_Abort_IT>
 800c778:	4603      	mov	r3, r0
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d03d      	beq.n	800c7fa <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c782:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c784:	687a      	ldr	r2, [r7, #4]
 800c786:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800c788:	4610      	mov	r0, r2
 800c78a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c78c:	e035      	b.n	800c7fa <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	685b      	ldr	r3, [r3, #4]
 800c796:	b29a      	uxth	r2, r3
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c7a0:	b29b      	uxth	r3, r3
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d005      	beq.n	800c7b2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7aa:	f043 0204 	orr.w	r2, r3, #4
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	685a      	ldr	r2, [r3, #4]
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c7c0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	f7fd fda2 	bl	800a310 <HAL_DMA_GetState>
 800c7cc:	4603      	mov	r3, r0
 800c7ce:	2b01      	cmp	r3, #1
 800c7d0:	d014      	beq.n	800c7fc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c7d6:	4a4e      	ldr	r2, [pc, #312]	; (800c910 <I2C_Slave_STOPF+0x258>)
 800c7d8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c7de:	4618      	mov	r0, r3
 800c7e0:	f7fd fbea 	bl	8009fb8 <HAL_DMA_Abort_IT>
 800c7e4:	4603      	mov	r3, r0
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d008      	beq.n	800c7fc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c7ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c7f0:	687a      	ldr	r2, [r7, #4]
 800c7f2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800c7f4:	4610      	mov	r0, r2
 800c7f6:	4798      	blx	r3
 800c7f8:	e000      	b.n	800c7fc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c7fa:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c800:	b29b      	uxth	r3, r3
 800c802:	2b00      	cmp	r3, #0
 800c804:	d03e      	beq.n	800c884 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	695b      	ldr	r3, [r3, #20]
 800c80c:	f003 0304 	and.w	r3, r3, #4
 800c810:	2b04      	cmp	r3, #4
 800c812:	d112      	bne.n	800c83a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	691a      	ldr	r2, [r3, #16]
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c81e:	b2d2      	uxtb	r2, r2
 800c820:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c826:	1c5a      	adds	r2, r3, #1
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c830:	b29b      	uxth	r3, r3
 800c832:	3b01      	subs	r3, #1
 800c834:	b29a      	uxth	r2, r3
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	695b      	ldr	r3, [r3, #20]
 800c840:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c844:	2b40      	cmp	r3, #64	; 0x40
 800c846:	d112      	bne.n	800c86e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	691a      	ldr	r2, [r3, #16]
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c852:	b2d2      	uxtb	r2, r2
 800c854:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c85a:	1c5a      	adds	r2, r3, #1
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c864:	b29b      	uxth	r3, r3
 800c866:	3b01      	subs	r3, #1
 800c868:	b29a      	uxth	r2, r3
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c872:	b29b      	uxth	r3, r3
 800c874:	2b00      	cmp	r3, #0
 800c876:	d005      	beq.n	800c884 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c87c:	f043 0204 	orr.w	r2, r3, #4
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d003      	beq.n	800c894 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800c88c:	6878      	ldr	r0, [r7, #4]
 800c88e:	f000 f8b3 	bl	800c9f8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800c892:	e039      	b.n	800c908 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800c894:	7bfb      	ldrb	r3, [r7, #15]
 800c896:	2b2a      	cmp	r3, #42	; 0x2a
 800c898:	d109      	bne.n	800c8ae <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2200      	movs	r2, #0
 800c89e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	2228      	movs	r2, #40	; 0x28
 800c8a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f7ff f892 	bl	800b9d2 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c8b4:	b2db      	uxtb	r3, r3
 800c8b6:	2b28      	cmp	r3, #40	; 0x28
 800c8b8:	d111      	bne.n	800c8de <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	4a15      	ldr	r2, [pc, #84]	; (800c914 <I2C_Slave_STOPF+0x25c>)
 800c8be:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	2220      	movs	r2, #32
 800c8ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	2200      	movs	r2, #0
 800c8d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	f7ff f893 	bl	800ba02 <HAL_I2C_ListenCpltCallback>
}
 800c8dc:	e014      	b.n	800c908 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8e2:	2b22      	cmp	r3, #34	; 0x22
 800c8e4:	d002      	beq.n	800c8ec <I2C_Slave_STOPF+0x234>
 800c8e6:	7bfb      	ldrb	r3, [r7, #15]
 800c8e8:	2b22      	cmp	r3, #34	; 0x22
 800c8ea:	d10d      	bne.n	800c908 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	2220      	movs	r2, #32
 800c8f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c902:	6878      	ldr	r0, [r7, #4]
 800c904:	f7ff f865 	bl	800b9d2 <HAL_I2C_SlaveRxCpltCallback>
}
 800c908:	bf00      	nop
 800c90a:	3710      	adds	r7, #16
 800c90c:	46bd      	mov	sp, r7
 800c90e:	bd80      	pop	{r7, pc}
 800c910:	0800d16d 	.word	0x0800d16d
 800c914:	ffff0000 	.word	0xffff0000

0800c918 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b084      	sub	sp, #16
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c926:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c92c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	2b08      	cmp	r3, #8
 800c932:	d002      	beq.n	800c93a <I2C_Slave_AF+0x22>
 800c934:	68bb      	ldr	r3, [r7, #8]
 800c936:	2b20      	cmp	r3, #32
 800c938:	d129      	bne.n	800c98e <I2C_Slave_AF+0x76>
 800c93a:	7bfb      	ldrb	r3, [r7, #15]
 800c93c:	2b28      	cmp	r3, #40	; 0x28
 800c93e:	d126      	bne.n	800c98e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	4a2c      	ldr	r2, [pc, #176]	; (800c9f4 <I2C_Slave_AF+0xdc>)
 800c944:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	685a      	ldr	r2, [r3, #4]
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800c954:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800c95e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	681a      	ldr	r2, [r3, #0]
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c96e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	2200      	movs	r2, #0
 800c974:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	2220      	movs	r2, #32
 800c97a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	2200      	movs	r2, #0
 800c982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800c986:	6878      	ldr	r0, [r7, #4]
 800c988:	f7ff f83b 	bl	800ba02 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800c98c:	e02e      	b.n	800c9ec <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800c98e:	7bfb      	ldrb	r3, [r7, #15]
 800c990:	2b21      	cmp	r3, #33	; 0x21
 800c992:	d126      	bne.n	800c9e2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	4a17      	ldr	r2, [pc, #92]	; (800c9f4 <I2C_Slave_AF+0xdc>)
 800c998:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	2221      	movs	r2, #33	; 0x21
 800c99e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	2220      	movs	r2, #32
 800c9a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	685a      	ldr	r2, [r3, #4]
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800c9be:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800c9c8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	681a      	ldr	r2, [r3, #0]
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c9d8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800c9da:	6878      	ldr	r0, [r7, #4]
 800c9dc:	f7fe ffef 	bl	800b9be <HAL_I2C_SlaveTxCpltCallback>
}
 800c9e0:	e004      	b.n	800c9ec <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800c9ea:	615a      	str	r2, [r3, #20]
}
 800c9ec:	bf00      	nop
 800c9ee:	3710      	adds	r7, #16
 800c9f0:	46bd      	mov	sp, r7
 800c9f2:	bd80      	pop	{r7, pc}
 800c9f4:	ffff0000 	.word	0xffff0000

0800c9f8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800c9f8:	b580      	push	{r7, lr}
 800c9fa:	b084      	sub	sp, #16
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ca06:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentError;

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ca0e:	b2db      	uxtb	r3, r3
 800ca10:	2b10      	cmp	r3, #16
 800ca12:	d10a      	bne.n	800ca2a <I2C_ITError+0x32>
 800ca14:	7bfb      	ldrb	r3, [r7, #15]
 800ca16:	2b22      	cmp	r3, #34	; 0x22
 800ca18:	d107      	bne.n	800ca2a <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	681a      	ldr	r2, [r3, #0]
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ca28:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800ca2a:	7bfb      	ldrb	r3, [r7, #15]
 800ca2c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800ca30:	2b28      	cmp	r3, #40	; 0x28
 800ca32:	d107      	bne.n	800ca44 <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	2200      	movs	r2, #0
 800ca38:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	2228      	movs	r2, #40	; 0x28
 800ca3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800ca42:	e015      	b.n	800ca70 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	685b      	ldr	r3, [r3, #4]
 800ca4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ca4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ca52:	d006      	beq.n	800ca62 <I2C_ITError+0x6a>
 800ca54:	7bfb      	ldrb	r3, [r7, #15]
 800ca56:	2b60      	cmp	r3, #96	; 0x60
 800ca58:	d003      	beq.n	800ca62 <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2220      	movs	r2, #32
 800ca5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	2200      	movs	r2, #0
 800ca66:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2200      	movs	r2, #0
 800ca6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	685b      	ldr	r3, [r3, #4]
 800ca76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ca7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ca7e:	d162      	bne.n	800cb46 <I2C_ITError+0x14e>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	685a      	ldr	r2, [r3, #4]
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ca8e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800ca98:	b2db      	uxtb	r3, r3
 800ca9a:	2b01      	cmp	r3, #1
 800ca9c:	d020      	beq.n	800cae0 <I2C_ITError+0xe8>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800caa2:	4a6a      	ldr	r2, [pc, #424]	; (800cc4c <I2C_ITError+0x254>)
 800caa4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800caaa:	4618      	mov	r0, r3
 800caac:	f7fd fa84 	bl	8009fb8 <HAL_DMA_Abort_IT>
 800cab0:	4603      	mov	r3, r0
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	f000 8089 	beq.w	800cbca <I2C_ITError+0x1d2>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	681a      	ldr	r2, [r3, #0]
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	f022 0201 	bic.w	r2, r2, #1
 800cac6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2220      	movs	r2, #32
 800cacc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cad4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cad6:	687a      	ldr	r2, [r7, #4]
 800cad8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800cada:	4610      	mov	r0, r2
 800cadc:	4798      	blx	r3
 800cade:	e074      	b.n	800cbca <I2C_ITError+0x1d2>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cae4:	4a59      	ldr	r2, [pc, #356]	; (800cc4c <I2C_ITError+0x254>)
 800cae6:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800caec:	4618      	mov	r0, r3
 800caee:	f7fd fa63 	bl	8009fb8 <HAL_DMA_Abort_IT>
 800caf2:	4603      	mov	r3, r0
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d068      	beq.n	800cbca <I2C_ITError+0x1d2>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	695b      	ldr	r3, [r3, #20]
 800cafe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb02:	2b40      	cmp	r3, #64	; 0x40
 800cb04:	d10b      	bne.n	800cb1e <I2C_ITError+0x126>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	691a      	ldr	r2, [r3, #16]
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb10:	b2d2      	uxtb	r2, r2
 800cb12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb18:	1c5a      	adds	r2, r3, #1
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	681a      	ldr	r2, [r3, #0]
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	f022 0201 	bic.w	r2, r2, #1
 800cb2c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	2220      	movs	r2, #32
 800cb32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb3c:	687a      	ldr	r2, [r7, #4]
 800cb3e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800cb40:	4610      	mov	r0, r2
 800cb42:	4798      	blx	r3
 800cb44:	e041      	b.n	800cbca <I2C_ITError+0x1d2>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cb4c:	b2db      	uxtb	r3, r3
 800cb4e:	2b60      	cmp	r3, #96	; 0x60
 800cb50:	d125      	bne.n	800cb9e <I2C_ITError+0x1a6>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	2220      	movs	r2, #32
 800cb56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	695b      	ldr	r3, [r3, #20]
 800cb66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb6a:	2b40      	cmp	r3, #64	; 0x40
 800cb6c:	d10b      	bne.n	800cb86 <I2C_ITError+0x18e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	691a      	ldr	r2, [r3, #16]
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb78:	b2d2      	uxtb	r2, r2
 800cb7a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb80:	1c5a      	adds	r2, r3, #1
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	681a      	ldr	r2, [r3, #0]
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	f022 0201 	bic.w	r2, r2, #1
 800cb94:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800cb96:	6878      	ldr	r0, [r7, #4]
 800cb98:	f7fe ff51 	bl	800ba3e <HAL_I2C_AbortCpltCallback>
 800cb9c:	e015      	b.n	800cbca <I2C_ITError+0x1d2>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	695b      	ldr	r3, [r3, #20]
 800cba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cba8:	2b40      	cmp	r3, #64	; 0x40
 800cbaa:	d10b      	bne.n	800cbc4 <I2C_ITError+0x1cc>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	691a      	ldr	r2, [r3, #16]
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbb6:	b2d2      	uxtb	r2, r2
 800cbb8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbbe:	1c5a      	adds	r2, r3, #1
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800cbc4:	6878      	ldr	r0, [r7, #4]
 800cbc6:	f7fe ff30 	bl	800ba2a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbce:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800cbd0:	68bb      	ldr	r3, [r7, #8]
 800cbd2:	f003 0301 	and.w	r3, r3, #1
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d10e      	bne.n	800cbf8 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800cbda:	68bb      	ldr	r3, [r7, #8]
 800cbdc:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d109      	bne.n	800cbf8 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800cbe4:	68bb      	ldr	r3, [r7, #8]
 800cbe6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d104      	bne.n	800cbf8 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800cbee:	68bb      	ldr	r3, [r7, #8]
 800cbf0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d007      	beq.n	800cc08 <I2C_ITError+0x210>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	685a      	ldr	r2, [r3, #4]
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800cc06:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cc0e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc14:	f003 0304 	and.w	r3, r3, #4
 800cc18:	2b04      	cmp	r3, #4
 800cc1a:	d113      	bne.n	800cc44 <I2C_ITError+0x24c>
 800cc1c:	7bfb      	ldrb	r3, [r7, #15]
 800cc1e:	2b28      	cmp	r3, #40	; 0x28
 800cc20:	d110      	bne.n	800cc44 <I2C_ITError+0x24c>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	4a0a      	ldr	r2, [pc, #40]	; (800cc50 <I2C_ITError+0x258>)
 800cc26:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	2220      	movs	r2, #32
 800cc32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	2200      	movs	r2, #0
 800cc3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800cc3e:	6878      	ldr	r0, [r7, #4]
 800cc40:	f7fe fedf 	bl	800ba02 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800cc44:	bf00      	nop
 800cc46:	3710      	adds	r7, #16
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	bd80      	pop	{r7, pc}
 800cc4c:	0800d16d 	.word	0x0800d16d
 800cc50:	ffff0000 	.word	0xffff0000

0800cc54 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b088      	sub	sp, #32
 800cc58:	af02      	add	r7, sp, #8
 800cc5a:	60f8      	str	r0, [r7, #12]
 800cc5c:	4608      	mov	r0, r1
 800cc5e:	4611      	mov	r1, r2
 800cc60:	461a      	mov	r2, r3
 800cc62:	4603      	mov	r3, r0
 800cc64:	817b      	strh	r3, [r7, #10]
 800cc66:	460b      	mov	r3, r1
 800cc68:	813b      	strh	r3, [r7, #8]
 800cc6a:	4613      	mov	r3, r2
 800cc6c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	681a      	ldr	r2, [r3, #0]
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cc7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800cc7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc80:	9300      	str	r3, [sp, #0]
 800cc82:	6a3b      	ldr	r3, [r7, #32]
 800cc84:	2200      	movs	r2, #0
 800cc86:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800cc8a:	68f8      	ldr	r0, [r7, #12]
 800cc8c:	f000 faed 	bl	800d26a <I2C_WaitOnFlagUntilTimeout>
 800cc90:	4603      	mov	r3, r0
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d00c      	beq.n	800ccb0 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d003      	beq.n	800ccac <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ccaa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800ccac:	2303      	movs	r3, #3
 800ccae:	e05f      	b.n	800cd70 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800ccb0:	897b      	ldrh	r3, [r7, #10]
 800ccb2:	b2db      	uxtb	r3, r3
 800ccb4:	461a      	mov	r2, r3
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800ccbe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800ccc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccc2:	6a3a      	ldr	r2, [r7, #32]
 800ccc4:	492c      	ldr	r1, [pc, #176]	; (800cd78 <I2C_RequestMemoryWrite+0x124>)
 800ccc6:	68f8      	ldr	r0, [r7, #12]
 800ccc8:	f000 fb26 	bl	800d318 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800cccc:	4603      	mov	r3, r0
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d001      	beq.n	800ccd6 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 800ccd2:	2301      	movs	r3, #1
 800ccd4:	e04c      	b.n	800cd70 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	617b      	str	r3, [r7, #20]
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	695b      	ldr	r3, [r3, #20]
 800cce0:	617b      	str	r3, [r7, #20]
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	699b      	ldr	r3, [r3, #24]
 800cce8:	617b      	str	r3, [r7, #20]
 800ccea:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ccec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ccee:	6a39      	ldr	r1, [r7, #32]
 800ccf0:	68f8      	ldr	r0, [r7, #12]
 800ccf2:	f000 fb90 	bl	800d416 <I2C_WaitOnTXEFlagUntilTimeout>
 800ccf6:	4603      	mov	r3, r0
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d00d      	beq.n	800cd18 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd00:	2b04      	cmp	r3, #4
 800cd02:	d107      	bne.n	800cd14 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	681a      	ldr	r2, [r3, #0]
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cd12:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800cd14:	2301      	movs	r3, #1
 800cd16:	e02b      	b.n	800cd70 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800cd18:	88fb      	ldrh	r3, [r7, #6]
 800cd1a:	2b01      	cmp	r3, #1
 800cd1c:	d105      	bne.n	800cd2a <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800cd1e:	893b      	ldrh	r3, [r7, #8]
 800cd20:	b2da      	uxtb	r2, r3
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	611a      	str	r2, [r3, #16]
 800cd28:	e021      	b.n	800cd6e <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800cd2a:	893b      	ldrh	r3, [r7, #8]
 800cd2c:	0a1b      	lsrs	r3, r3, #8
 800cd2e:	b29b      	uxth	r3, r3
 800cd30:	b2da      	uxtb	r2, r3
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800cd38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cd3a:	6a39      	ldr	r1, [r7, #32]
 800cd3c:	68f8      	ldr	r0, [r7, #12]
 800cd3e:	f000 fb6a 	bl	800d416 <I2C_WaitOnTXEFlagUntilTimeout>
 800cd42:	4603      	mov	r3, r0
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d00d      	beq.n	800cd64 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd4c:	2b04      	cmp	r3, #4
 800cd4e:	d107      	bne.n	800cd60 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	681a      	ldr	r2, [r3, #0]
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cd5e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800cd60:	2301      	movs	r3, #1
 800cd62:	e005      	b.n	800cd70 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800cd64:	893b      	ldrh	r3, [r7, #8]
 800cd66:	b2da      	uxtb	r2, r3
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800cd6e:	2300      	movs	r3, #0
}
 800cd70:	4618      	mov	r0, r3
 800cd72:	3718      	adds	r7, #24
 800cd74:	46bd      	mov	sp, r7
 800cd76:	bd80      	pop	{r7, pc}
 800cd78:	00010002 	.word	0x00010002

0800cd7c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b088      	sub	sp, #32
 800cd80:	af02      	add	r7, sp, #8
 800cd82:	60f8      	str	r0, [r7, #12]
 800cd84:	4608      	mov	r0, r1
 800cd86:	4611      	mov	r1, r2
 800cd88:	461a      	mov	r2, r3
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	817b      	strh	r3, [r7, #10]
 800cd8e:	460b      	mov	r3, r1
 800cd90:	813b      	strh	r3, [r7, #8]
 800cd92:	4613      	mov	r3, r2
 800cd94:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	681a      	ldr	r2, [r3, #0]
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800cda4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	681a      	ldr	r2, [r3, #0]
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cdb4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800cdb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdb8:	9300      	str	r3, [sp, #0]
 800cdba:	6a3b      	ldr	r3, [r7, #32]
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800cdc2:	68f8      	ldr	r0, [r7, #12]
 800cdc4:	f000 fa51 	bl	800d26a <I2C_WaitOnFlagUntilTimeout>
 800cdc8:	4603      	mov	r3, r0
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d00c      	beq.n	800cde8 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d003      	beq.n	800cde4 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cde2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800cde4:	2303      	movs	r3, #3
 800cde6:	e0a9      	b.n	800cf3c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800cde8:	897b      	ldrh	r3, [r7, #10]
 800cdea:	b2db      	uxtb	r3, r3
 800cdec:	461a      	mov	r2, r3
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800cdf6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800cdf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdfa:	6a3a      	ldr	r2, [r7, #32]
 800cdfc:	4951      	ldr	r1, [pc, #324]	; (800cf44 <I2C_RequestMemoryRead+0x1c8>)
 800cdfe:	68f8      	ldr	r0, [r7, #12]
 800ce00:	f000 fa8a 	bl	800d318 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ce04:	4603      	mov	r3, r0
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d001      	beq.n	800ce0e <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 800ce0a:	2301      	movs	r3, #1
 800ce0c:	e096      	b.n	800cf3c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ce0e:	2300      	movs	r3, #0
 800ce10:	617b      	str	r3, [r7, #20]
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	695b      	ldr	r3, [r3, #20]
 800ce18:	617b      	str	r3, [r7, #20]
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	699b      	ldr	r3, [r3, #24]
 800ce20:	617b      	str	r3, [r7, #20]
 800ce22:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ce24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ce26:	6a39      	ldr	r1, [r7, #32]
 800ce28:	68f8      	ldr	r0, [r7, #12]
 800ce2a:	f000 faf4 	bl	800d416 <I2C_WaitOnTXEFlagUntilTimeout>
 800ce2e:	4603      	mov	r3, r0
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d00d      	beq.n	800ce50 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce38:	2b04      	cmp	r3, #4
 800ce3a:	d107      	bne.n	800ce4c <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	681a      	ldr	r2, [r3, #0]
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ce4a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800ce4c:	2301      	movs	r3, #1
 800ce4e:	e075      	b.n	800cf3c <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ce50:	88fb      	ldrh	r3, [r7, #6]
 800ce52:	2b01      	cmp	r3, #1
 800ce54:	d105      	bne.n	800ce62 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800ce56:	893b      	ldrh	r3, [r7, #8]
 800ce58:	b2da      	uxtb	r2, r3
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	611a      	str	r2, [r3, #16]
 800ce60:	e021      	b.n	800cea6 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800ce62:	893b      	ldrh	r3, [r7, #8]
 800ce64:	0a1b      	lsrs	r3, r3, #8
 800ce66:	b29b      	uxth	r3, r3
 800ce68:	b2da      	uxtb	r2, r3
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ce70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ce72:	6a39      	ldr	r1, [r7, #32]
 800ce74:	68f8      	ldr	r0, [r7, #12]
 800ce76:	f000 face 	bl	800d416 <I2C_WaitOnTXEFlagUntilTimeout>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d00d      	beq.n	800ce9c <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce84:	2b04      	cmp	r3, #4
 800ce86:	d107      	bne.n	800ce98 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	681a      	ldr	r2, [r3, #0]
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ce96:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800ce98:	2301      	movs	r3, #1
 800ce9a:	e04f      	b.n	800cf3c <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800ce9c:	893b      	ldrh	r3, [r7, #8]
 800ce9e:	b2da      	uxtb	r2, r3
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800cea6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cea8:	6a39      	ldr	r1, [r7, #32]
 800ceaa:	68f8      	ldr	r0, [r7, #12]
 800ceac:	f000 fab3 	bl	800d416 <I2C_WaitOnTXEFlagUntilTimeout>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d00d      	beq.n	800ced2 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ceba:	2b04      	cmp	r3, #4
 800cebc:	d107      	bne.n	800cece <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	681a      	ldr	r2, [r3, #0]
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cecc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800cece:	2301      	movs	r3, #1
 800ced0:	e034      	b.n	800cf3c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	681a      	ldr	r2, [r3, #0]
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cee0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800cee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cee4:	9300      	str	r3, [sp, #0]
 800cee6:	6a3b      	ldr	r3, [r7, #32]
 800cee8:	2200      	movs	r2, #0
 800ceea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800ceee:	68f8      	ldr	r0, [r7, #12]
 800cef0:	f000 f9bb 	bl	800d26a <I2C_WaitOnFlagUntilTimeout>
 800cef4:	4603      	mov	r3, r0
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d00c      	beq.n	800cf14 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d003      	beq.n	800cf10 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cf0e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800cf10:	2303      	movs	r3, #3
 800cf12:	e013      	b.n	800cf3c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800cf14:	897b      	ldrh	r3, [r7, #10]
 800cf16:	b2db      	uxtb	r3, r3
 800cf18:	f043 0301 	orr.w	r3, r3, #1
 800cf1c:	b2da      	uxtb	r2, r3
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800cf24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf26:	6a3a      	ldr	r2, [r7, #32]
 800cf28:	4906      	ldr	r1, [pc, #24]	; (800cf44 <I2C_RequestMemoryRead+0x1c8>)
 800cf2a:	68f8      	ldr	r0, [r7, #12]
 800cf2c:	f000 f9f4 	bl	800d318 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800cf30:	4603      	mov	r3, r0
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d001      	beq.n	800cf3a <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 800cf36:	2301      	movs	r3, #1
 800cf38:	e000      	b.n	800cf3c <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 800cf3a:	2300      	movs	r3, #0
}
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	3718      	adds	r7, #24
 800cf40:	46bd      	mov	sp, r7
 800cf42:	bd80      	pop	{r7, pc}
 800cf44:	00010002 	.word	0x00010002

0800cf48 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b086      	sub	sp, #24
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf54:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800cf56:	697b      	ldr	r3, [r7, #20]
 800cf58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cf5c:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800cf5e:	697b      	ldr	r3, [r7, #20]
 800cf60:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800cf64:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800cf66:	697b      	ldr	r3, [r7, #20]
 800cf68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf6a:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800cf6c:	697b      	ldr	r3, [r7, #20]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	685a      	ldr	r2, [r3, #4]
 800cf72:	697b      	ldr	r3, [r7, #20]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800cf7a:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800cf7c:	697b      	ldr	r3, [r7, #20]
 800cf7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d003      	beq.n	800cf8c <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800cf84:	697b      	ldr	r3, [r7, #20]
 800cf86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cf88:	2200      	movs	r2, #0
 800cf8a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800cf8c:	697b      	ldr	r3, [r7, #20]
 800cf8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d003      	beq.n	800cf9c <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800cf94:	697b      	ldr	r3, [r7, #20]
 800cf96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf98:	2200      	movs	r2, #0
 800cf9a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 800cf9c:	7cfb      	ldrb	r3, [r7, #19]
 800cf9e:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800cfa2:	2b21      	cmp	r3, #33	; 0x21
 800cfa4:	d007      	beq.n	800cfb6 <I2C_DMAXferCplt+0x6e>
 800cfa6:	7cfb      	ldrb	r3, [r7, #19]
 800cfa8:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800cfac:	2b22      	cmp	r3, #34	; 0x22
 800cfae:	d131      	bne.n	800d014 <I2C_DMAXferCplt+0xcc>
 800cfb0:	7cbb      	ldrb	r3, [r7, #18]
 800cfb2:	2b20      	cmp	r3, #32
 800cfb4:	d12e      	bne.n	800d014 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800cfb6:	697b      	ldr	r3, [r7, #20]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	685a      	ldr	r2, [r3, #4]
 800cfbc:	697b      	ldr	r3, [r7, #20]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cfc4:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800cfc6:	697b      	ldr	r3, [r7, #20]
 800cfc8:	2200      	movs	r2, #0
 800cfca:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800cfcc:	7cfb      	ldrb	r3, [r7, #19]
 800cfce:	2b29      	cmp	r3, #41	; 0x29
 800cfd0:	d10a      	bne.n	800cfe8 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800cfd2:	697b      	ldr	r3, [r7, #20]
 800cfd4:	2221      	movs	r2, #33	; 0x21
 800cfd6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800cfd8:	697b      	ldr	r3, [r7, #20]
 800cfda:	2228      	movs	r2, #40	; 0x28
 800cfdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800cfe0:	6978      	ldr	r0, [r7, #20]
 800cfe2:	f7fe fcec 	bl	800b9be <HAL_I2C_SlaveTxCpltCallback>
 800cfe6:	e00c      	b.n	800d002 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800cfe8:	7cfb      	ldrb	r3, [r7, #19]
 800cfea:	2b2a      	cmp	r3, #42	; 0x2a
 800cfec:	d109      	bne.n	800d002 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800cfee:	697b      	ldr	r3, [r7, #20]
 800cff0:	2222      	movs	r2, #34	; 0x22
 800cff2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800cff4:	697b      	ldr	r3, [r7, #20]
 800cff6:	2228      	movs	r2, #40	; 0x28
 800cff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800cffc:	6978      	ldr	r0, [r7, #20]
 800cffe:	f7fe fce8 	bl	800b9d2 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800d002:	697b      	ldr	r3, [r7, #20]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	685a      	ldr	r2, [r3, #4]
 800d008:	697b      	ldr	r3, [r7, #20]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800d010:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800d012:	e06a      	b.n	800d0ea <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800d014:	697b      	ldr	r3, [r7, #20]
 800d016:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d01a:	b2db      	uxtb	r3, r3
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d064      	beq.n	800d0ea <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 800d020:	697b      	ldr	r3, [r7, #20]
 800d022:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d024:	b29b      	uxth	r3, r3
 800d026:	2b01      	cmp	r3, #1
 800d028:	d107      	bne.n	800d03a <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d02a:	697b      	ldr	r3, [r7, #20]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	681a      	ldr	r2, [r3, #0]
 800d030:	697b      	ldr	r3, [r7, #20]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d038:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800d03a:	697b      	ldr	r3, [r7, #20]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	685a      	ldr	r2, [r3, #4]
 800d040:	697b      	ldr	r3, [r7, #20]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800d048:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800d050:	d009      	beq.n	800d066 <I2C_DMAXferCplt+0x11e>
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	2b08      	cmp	r3, #8
 800d056:	d006      	beq.n	800d066 <I2C_DMAXferCplt+0x11e>
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800d05e:	d002      	beq.n	800d066 <I2C_DMAXferCplt+0x11e>
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	2b20      	cmp	r3, #32
 800d064:	d107      	bne.n	800d076 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d066:	697b      	ldr	r3, [r7, #20]
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	681a      	ldr	r2, [r3, #0]
 800d06c:	697b      	ldr	r3, [r7, #20]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d074:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800d076:	697b      	ldr	r3, [r7, #20]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	685a      	ldr	r2, [r3, #4]
 800d07c:	697b      	ldr	r3, [r7, #20]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800d084:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800d086:	697b      	ldr	r3, [r7, #20]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	685a      	ldr	r2, [r3, #4]
 800d08c:	697b      	ldr	r3, [r7, #20]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d094:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800d096:	697b      	ldr	r3, [r7, #20]
 800d098:	2200      	movs	r2, #0
 800d09a:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800d09c:	697b      	ldr	r3, [r7, #20]
 800d09e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d003      	beq.n	800d0ac <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 800d0a4:	6978      	ldr	r0, [r7, #20]
 800d0a6:	f7fe fcc0 	bl	800ba2a <HAL_I2C_ErrorCallback>
}
 800d0aa:	e01e      	b.n	800d0ea <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 800d0ac:	697b      	ldr	r3, [r7, #20]
 800d0ae:	2220      	movs	r2, #32
 800d0b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800d0b4:	697b      	ldr	r3, [r7, #20]
 800d0b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d0ba:	b2db      	uxtb	r3, r3
 800d0bc:	2b40      	cmp	r3, #64	; 0x40
 800d0be:	d10a      	bne.n	800d0d6 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d0c0:	697b      	ldr	r3, [r7, #20]
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 800d0c8:	697b      	ldr	r3, [r7, #20]
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800d0ce:	6978      	ldr	r0, [r7, #20]
 800d0d0:	f7f9 fdf2 	bl	8006cb8 <HAL_I2C_MemRxCpltCallback>
}
 800d0d4:	e009      	b.n	800d0ea <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d0d6:	697b      	ldr	r3, [r7, #20]
 800d0d8:	2200      	movs	r2, #0
 800d0da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800d0de:	697b      	ldr	r3, [r7, #20]
 800d0e0:	2212      	movs	r2, #18
 800d0e2:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800d0e4:	6978      	ldr	r0, [r7, #20]
 800d0e6:	f7fe fc60 	bl	800b9aa <HAL_I2C_MasterRxCpltCallback>
}
 800d0ea:	bf00      	nop
 800d0ec:	3718      	adds	r7, #24
 800d0ee:	46bd      	mov	sp, r7
 800d0f0:	bd80      	pop	{r7, pc}

0800d0f2 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800d0f2:	b580      	push	{r7, lr}
 800d0f4:	b084      	sub	sp, #16
 800d0f6:	af00      	add	r7, sp, #0
 800d0f8:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d0fe:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d104:	2b00      	cmp	r3, #0
 800d106:	d003      	beq.n	800d110 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d10c:	2200      	movs	r2, #0
 800d10e:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d114:	2b00      	cmp	r3, #0
 800d116:	d003      	beq.n	800d120 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d11c:	2200      	movs	r2, #0
 800d11e:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800d120:	6878      	ldr	r0, [r7, #4]
 800d122:	f7fd f903 	bl	800a32c <HAL_DMA_GetError>
 800d126:	4603      	mov	r3, r0
 800d128:	2b02      	cmp	r3, #2
 800d12a:	d01b      	beq.n	800d164 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	681a      	ldr	r2, [r3, #0]
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d13a:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	2200      	movs	r2, #0
 800d140:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	2220      	movs	r2, #32
 800d146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	2200      	movs	r2, #0
 800d14e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d156:	f043 0210 	orr.w	r2, r3, #16
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800d15e:	68f8      	ldr	r0, [r7, #12]
 800d160:	f7fe fc63 	bl	800ba2a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800d164:	bf00      	nop
 800d166:	3710      	adds	r7, #16
 800d168:	46bd      	mov	sp, r7
 800d16a:	bd80      	pop	{r7, pc}

0800d16c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b084      	sub	sp, #16
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d178:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d180:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d186:	2b00      	cmp	r3, #0
 800d188:	d003      	beq.n	800d192 <I2C_DMAAbort+0x26>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d18e:	2200      	movs	r2, #0
 800d190:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d196:	2b00      	cmp	r3, #0
 800d198:	d003      	beq.n	800d1a2 <I2C_DMAAbort+0x36>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d19e:	2200      	movs	r2, #0
 800d1a0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	681a      	ldr	r2, [r3, #0]
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d1b0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	2200      	movs	r2, #0
 800d1b6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d003      	beq.n	800d1c8 <I2C_DMAAbort+0x5c>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1c4:	2200      	movs	r2, #0
 800d1c6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d003      	beq.n	800d1d8 <I2C_DMAAbort+0x6c>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1d4:	2200      	movs	r2, #0
 800d1d6:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	681a      	ldr	r2, [r3, #0]
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	f022 0201 	bic.w	r2, r2, #1
 800d1e6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d1ee:	b2db      	uxtb	r3, r3
 800d1f0:	2b60      	cmp	r3, #96	; 0x60
 800d1f2:	d10e      	bne.n	800d212 <I2C_DMAAbort+0xa6>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	2220      	movs	r2, #32
 800d1f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	2200      	movs	r2, #0
 800d200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	2200      	movs	r2, #0
 800d208:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800d20a:	68f8      	ldr	r0, [r7, #12]
 800d20c:	f7fe fc17 	bl	800ba3e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800d210:	e027      	b.n	800d262 <I2C_DMAAbort+0xf6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800d212:	7afb      	ldrb	r3, [r7, #11]
 800d214:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800d218:	2b28      	cmp	r3, #40	; 0x28
 800d21a:	d117      	bne.n	800d24c <I2C_DMAAbort+0xe0>
      __HAL_I2C_ENABLE(hi2c);
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	681a      	ldr	r2, [r3, #0]
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	f042 0201 	orr.w	r2, r2, #1
 800d22a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	681a      	ldr	r2, [r3, #0]
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d23a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	2200      	movs	r2, #0
 800d240:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	2228      	movs	r2, #40	; 0x28
 800d246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800d24a:	e007      	b.n	800d25c <I2C_DMAAbort+0xf0>
      hi2c->State = HAL_I2C_STATE_READY;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	2220      	movs	r2, #32
 800d250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	2200      	movs	r2, #0
 800d258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800d25c:	68f8      	ldr	r0, [r7, #12]
 800d25e:	f7fe fbe4 	bl	800ba2a <HAL_I2C_ErrorCallback>
}
 800d262:	bf00      	nop
 800d264:	3710      	adds	r7, #16
 800d266:	46bd      	mov	sp, r7
 800d268:	bd80      	pop	{r7, pc}

0800d26a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800d26a:	b580      	push	{r7, lr}
 800d26c:	b084      	sub	sp, #16
 800d26e:	af00      	add	r7, sp, #0
 800d270:	60f8      	str	r0, [r7, #12]
 800d272:	60b9      	str	r1, [r7, #8]
 800d274:	603b      	str	r3, [r7, #0]
 800d276:	4613      	mov	r3, r2
 800d278:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d27a:	e025      	b.n	800d2c8 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d27c:	683b      	ldr	r3, [r7, #0]
 800d27e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d282:	d021      	beq.n	800d2c8 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d284:	f7fc fc82 	bl	8009b8c <HAL_GetTick>
 800d288:	4602      	mov	r2, r0
 800d28a:	69bb      	ldr	r3, [r7, #24]
 800d28c:	1ad3      	subs	r3, r2, r3
 800d28e:	683a      	ldr	r2, [r7, #0]
 800d290:	429a      	cmp	r2, r3
 800d292:	d302      	bcc.n	800d29a <I2C_WaitOnFlagUntilTimeout+0x30>
 800d294:	683b      	ldr	r3, [r7, #0]
 800d296:	2b00      	cmp	r3, #0
 800d298:	d116      	bne.n	800d2c8 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	2200      	movs	r2, #0
 800d29e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	2220      	movs	r2, #32
 800d2a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	2200      	movs	r2, #0
 800d2ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d2b4:	f043 0220 	orr.w	r2, r3, #32
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	2200      	movs	r2, #0
 800d2c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d2c4:	2301      	movs	r3, #1
 800d2c6:	e023      	b.n	800d310 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d2c8:	68bb      	ldr	r3, [r7, #8]
 800d2ca:	0c1b      	lsrs	r3, r3, #16
 800d2cc:	b2db      	uxtb	r3, r3
 800d2ce:	2b01      	cmp	r3, #1
 800d2d0:	d10d      	bne.n	800d2ee <I2C_WaitOnFlagUntilTimeout+0x84>
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	695b      	ldr	r3, [r3, #20]
 800d2d8:	43da      	mvns	r2, r3
 800d2da:	68bb      	ldr	r3, [r7, #8]
 800d2dc:	4013      	ands	r3, r2
 800d2de:	b29b      	uxth	r3, r3
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	bf0c      	ite	eq
 800d2e4:	2301      	moveq	r3, #1
 800d2e6:	2300      	movne	r3, #0
 800d2e8:	b2db      	uxtb	r3, r3
 800d2ea:	461a      	mov	r2, r3
 800d2ec:	e00c      	b.n	800d308 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	699b      	ldr	r3, [r3, #24]
 800d2f4:	43da      	mvns	r2, r3
 800d2f6:	68bb      	ldr	r3, [r7, #8]
 800d2f8:	4013      	ands	r3, r2
 800d2fa:	b29b      	uxth	r3, r3
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	bf0c      	ite	eq
 800d300:	2301      	moveq	r3, #1
 800d302:	2300      	movne	r3, #0
 800d304:	b2db      	uxtb	r3, r3
 800d306:	461a      	mov	r2, r3
 800d308:	79fb      	ldrb	r3, [r7, #7]
 800d30a:	429a      	cmp	r2, r3
 800d30c:	d0b6      	beq.n	800d27c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800d30e:	2300      	movs	r3, #0
}
 800d310:	4618      	mov	r0, r3
 800d312:	3710      	adds	r7, #16
 800d314:	46bd      	mov	sp, r7
 800d316:	bd80      	pop	{r7, pc}

0800d318 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800d318:	b580      	push	{r7, lr}
 800d31a:	b084      	sub	sp, #16
 800d31c:	af00      	add	r7, sp, #0
 800d31e:	60f8      	str	r0, [r7, #12]
 800d320:	60b9      	str	r1, [r7, #8]
 800d322:	607a      	str	r2, [r7, #4]
 800d324:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800d326:	e051      	b.n	800d3cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	695b      	ldr	r3, [r3, #20]
 800d32e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d332:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d336:	d123      	bne.n	800d380 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	681a      	ldr	r2, [r3, #0]
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d346:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d350:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	2200      	movs	r2, #0
 800d356:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	2220      	movs	r2, #32
 800d35c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	2200      	movs	r2, #0
 800d364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d36c:	f043 0204 	orr.w	r2, r3, #4
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	2200      	movs	r2, #0
 800d378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d37c:	2301      	movs	r3, #1
 800d37e:	e046      	b.n	800d40e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d386:	d021      	beq.n	800d3cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d388:	f7fc fc00 	bl	8009b8c <HAL_GetTick>
 800d38c:	4602      	mov	r2, r0
 800d38e:	683b      	ldr	r3, [r7, #0]
 800d390:	1ad3      	subs	r3, r2, r3
 800d392:	687a      	ldr	r2, [r7, #4]
 800d394:	429a      	cmp	r2, r3
 800d396:	d302      	bcc.n	800d39e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d116      	bne.n	800d3cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	2200      	movs	r2, #0
 800d3a2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	2220      	movs	r2, #32
 800d3a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d3b8:	f043 0220 	orr.w	r2, r3, #32
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	2200      	movs	r2, #0
 800d3c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d3c8:	2301      	movs	r3, #1
 800d3ca:	e020      	b.n	800d40e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800d3cc:	68bb      	ldr	r3, [r7, #8]
 800d3ce:	0c1b      	lsrs	r3, r3, #16
 800d3d0:	b2db      	uxtb	r3, r3
 800d3d2:	2b01      	cmp	r3, #1
 800d3d4:	d10c      	bne.n	800d3f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	695b      	ldr	r3, [r3, #20]
 800d3dc:	43da      	mvns	r2, r3
 800d3de:	68bb      	ldr	r3, [r7, #8]
 800d3e0:	4013      	ands	r3, r2
 800d3e2:	b29b      	uxth	r3, r3
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	bf14      	ite	ne
 800d3e8:	2301      	movne	r3, #1
 800d3ea:	2300      	moveq	r3, #0
 800d3ec:	b2db      	uxtb	r3, r3
 800d3ee:	e00b      	b.n	800d408 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	699b      	ldr	r3, [r3, #24]
 800d3f6:	43da      	mvns	r2, r3
 800d3f8:	68bb      	ldr	r3, [r7, #8]
 800d3fa:	4013      	ands	r3, r2
 800d3fc:	b29b      	uxth	r3, r3
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	bf14      	ite	ne
 800d402:	2301      	movne	r3, #1
 800d404:	2300      	moveq	r3, #0
 800d406:	b2db      	uxtb	r3, r3
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d18d      	bne.n	800d328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800d40c:	2300      	movs	r3, #0
}
 800d40e:	4618      	mov	r0, r3
 800d410:	3710      	adds	r7, #16
 800d412:	46bd      	mov	sp, r7
 800d414:	bd80      	pop	{r7, pc}

0800d416 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d416:	b580      	push	{r7, lr}
 800d418:	b084      	sub	sp, #16
 800d41a:	af00      	add	r7, sp, #0
 800d41c:	60f8      	str	r0, [r7, #12]
 800d41e:	60b9      	str	r1, [r7, #8]
 800d420:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d422:	e02d      	b.n	800d480 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800d424:	68f8      	ldr	r0, [r7, #12]
 800d426:	f000 f8ce 	bl	800d5c6 <I2C_IsAcknowledgeFailed>
 800d42a:	4603      	mov	r3, r0
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d001      	beq.n	800d434 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800d430:	2301      	movs	r3, #1
 800d432:	e02d      	b.n	800d490 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d434:	68bb      	ldr	r3, [r7, #8]
 800d436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d43a:	d021      	beq.n	800d480 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d43c:	f7fc fba6 	bl	8009b8c <HAL_GetTick>
 800d440:	4602      	mov	r2, r0
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	1ad3      	subs	r3, r2, r3
 800d446:	68ba      	ldr	r2, [r7, #8]
 800d448:	429a      	cmp	r2, r3
 800d44a:	d302      	bcc.n	800d452 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800d44c:	68bb      	ldr	r3, [r7, #8]
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d116      	bne.n	800d480 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	2200      	movs	r2, #0
 800d456:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	2220      	movs	r2, #32
 800d45c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	2200      	movs	r2, #0
 800d464:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d46c:	f043 0220 	orr.w	r2, r3, #32
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	2200      	movs	r2, #0
 800d478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d47c:	2301      	movs	r3, #1
 800d47e:	e007      	b.n	800d490 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	695b      	ldr	r3, [r3, #20]
 800d486:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d48a:	2b80      	cmp	r3, #128	; 0x80
 800d48c:	d1ca      	bne.n	800d424 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d48e:	2300      	movs	r3, #0
}
 800d490:	4618      	mov	r0, r3
 800d492:	3710      	adds	r7, #16
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}

0800d498 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b084      	sub	sp, #16
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	60f8      	str	r0, [r7, #12]
 800d4a0:	60b9      	str	r1, [r7, #8]
 800d4a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800d4a4:	e02d      	b.n	800d502 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800d4a6:	68f8      	ldr	r0, [r7, #12]
 800d4a8:	f000 f88d 	bl	800d5c6 <I2C_IsAcknowledgeFailed>
 800d4ac:	4603      	mov	r3, r0
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d001      	beq.n	800d4b6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800d4b2:	2301      	movs	r3, #1
 800d4b4:	e02d      	b.n	800d512 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d4b6:	68bb      	ldr	r3, [r7, #8]
 800d4b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4bc:	d021      	beq.n	800d502 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d4be:	f7fc fb65 	bl	8009b8c <HAL_GetTick>
 800d4c2:	4602      	mov	r2, r0
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	1ad3      	subs	r3, r2, r3
 800d4c8:	68ba      	ldr	r2, [r7, #8]
 800d4ca:	429a      	cmp	r2, r3
 800d4cc:	d302      	bcc.n	800d4d4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800d4ce:	68bb      	ldr	r3, [r7, #8]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d116      	bne.n	800d502 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	2220      	movs	r2, #32
 800d4de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4ee:	f043 0220 	orr.w	r2, r3, #32
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	2200      	movs	r2, #0
 800d4fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d4fe:	2301      	movs	r3, #1
 800d500:	e007      	b.n	800d512 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	695b      	ldr	r3, [r3, #20]
 800d508:	f003 0304 	and.w	r3, r3, #4
 800d50c:	2b04      	cmp	r3, #4
 800d50e:	d1ca      	bne.n	800d4a6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d510:	2300      	movs	r3, #0
}
 800d512:	4618      	mov	r0, r3
 800d514:	3710      	adds	r7, #16
 800d516:	46bd      	mov	sp, r7
 800d518:	bd80      	pop	{r7, pc}

0800d51a <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d51a:	b580      	push	{r7, lr}
 800d51c:	b084      	sub	sp, #16
 800d51e:	af00      	add	r7, sp, #0
 800d520:	60f8      	str	r0, [r7, #12]
 800d522:	60b9      	str	r1, [r7, #8]
 800d524:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800d526:	e042      	b.n	800d5ae <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	695b      	ldr	r3, [r3, #20]
 800d52e:	f003 0310 	and.w	r3, r3, #16
 800d532:	2b10      	cmp	r3, #16
 800d534:	d119      	bne.n	800d56a <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	f06f 0210 	mvn.w	r2, #16
 800d53e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	2200      	movs	r2, #0
 800d544:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	2220      	movs	r2, #32
 800d54a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	2200      	movs	r2, #0
 800d552:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	2200      	movs	r2, #0
 800d562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d566:	2301      	movs	r3, #1
 800d568:	e029      	b.n	800d5be <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d56a:	f7fc fb0f 	bl	8009b8c <HAL_GetTick>
 800d56e:	4602      	mov	r2, r0
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	1ad3      	subs	r3, r2, r3
 800d574:	68ba      	ldr	r2, [r7, #8]
 800d576:	429a      	cmp	r2, r3
 800d578:	d302      	bcc.n	800d580 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800d57a:	68bb      	ldr	r3, [r7, #8]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d116      	bne.n	800d5ae <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	2200      	movs	r2, #0
 800d584:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	2220      	movs	r2, #32
 800d58a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	2200      	movs	r2, #0
 800d592:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d59a:	f043 0220 	orr.w	r2, r3, #32
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	2200      	movs	r2, #0
 800d5a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d5aa:	2301      	movs	r3, #1
 800d5ac:	e007      	b.n	800d5be <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	695b      	ldr	r3, [r3, #20]
 800d5b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d5b8:	2b40      	cmp	r3, #64	; 0x40
 800d5ba:	d1b5      	bne.n	800d528 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800d5bc:	2300      	movs	r3, #0
}
 800d5be:	4618      	mov	r0, r3
 800d5c0:	3710      	adds	r7, #16
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	bd80      	pop	{r7, pc}

0800d5c6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800d5c6:	b480      	push	{r7}
 800d5c8:	b083      	sub	sp, #12
 800d5ca:	af00      	add	r7, sp, #0
 800d5cc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	695b      	ldr	r3, [r3, #20]
 800d5d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d5d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d5dc:	d11b      	bne.n	800d616 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d5e6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	2220      	movs	r2, #32
 800d5f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	2200      	movs	r2, #0
 800d5fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d602:	f043 0204 	orr.w	r2, r3, #4
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	2200      	movs	r2, #0
 800d60e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800d612:	2301      	movs	r3, #1
 800d614:	e000      	b.n	800d618 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800d616:	2300      	movs	r3, #0
}
 800d618:	4618      	mov	r0, r3
 800d61a:	370c      	adds	r7, #12
 800d61c:	46bd      	mov	sp, r7
 800d61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d622:	4770      	bx	lr

0800d624 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800d624:	b480      	push	{r7}
 800d626:	b083      	sub	sp, #12
 800d628:	af00      	add	r7, sp, #0
 800d62a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d630:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800d634:	d103      	bne.n	800d63e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	2201      	movs	r2, #1
 800d63a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800d63c:	e007      	b.n	800d64e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d642:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800d646:	d102      	bne.n	800d64e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	2208      	movs	r2, #8
 800d64c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800d64e:	bf00      	nop
 800d650:	370c      	adds	r7, #12
 800d652:	46bd      	mov	sp, r7
 800d654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d658:	4770      	bx	lr

0800d65a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800d65a:	b480      	push	{r7}
 800d65c:	b083      	sub	sp, #12
 800d65e:	af00      	add	r7, sp, #0
 800d660:	6078      	str	r0, [r7, #4]
 800d662:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d66a:	b2db      	uxtb	r3, r3
 800d66c:	2b20      	cmp	r3, #32
 800d66e:	d129      	bne.n	800d6c4 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	2224      	movs	r2, #36	; 0x24
 800d674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	681a      	ldr	r2, [r3, #0]
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	f022 0201 	bic.w	r2, r2, #1
 800d686:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	f022 0210 	bic.w	r2, r2, #16
 800d696:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	683a      	ldr	r2, [r7, #0]
 800d6a4:	430a      	orrs	r2, r1
 800d6a6:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	681a      	ldr	r2, [r3, #0]
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	f042 0201 	orr.w	r2, r2, #1
 800d6b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	2220      	movs	r2, #32
 800d6bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	e000      	b.n	800d6c6 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800d6c4:	2302      	movs	r3, #2
  }
}
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	370c      	adds	r7, #12
 800d6ca:	46bd      	mov	sp, r7
 800d6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d0:	4770      	bx	lr

0800d6d2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800d6d2:	b480      	push	{r7}
 800d6d4:	b085      	sub	sp, #20
 800d6d6:	af00      	add	r7, sp, #0
 800d6d8:	6078      	str	r0, [r7, #4]
 800d6da:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800d6dc:	2300      	movs	r3, #0
 800d6de:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d6e6:	b2db      	uxtb	r3, r3
 800d6e8:	2b20      	cmp	r3, #32
 800d6ea:	d12a      	bne.n	800d742 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	2224      	movs	r2, #36	; 0x24
 800d6f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	681a      	ldr	r2, [r3, #0]
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	f022 0201 	bic.w	r2, r2, #1
 800d702:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d70a:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800d70c:	89fb      	ldrh	r3, [r7, #14]
 800d70e:	f023 030f 	bic.w	r3, r3, #15
 800d712:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800d714:	683b      	ldr	r3, [r7, #0]
 800d716:	b29a      	uxth	r2, r3
 800d718:	89fb      	ldrh	r3, [r7, #14]
 800d71a:	4313      	orrs	r3, r2
 800d71c:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	89fa      	ldrh	r2, [r7, #14]
 800d724:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	681a      	ldr	r2, [r3, #0]
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	f042 0201 	orr.w	r2, r2, #1
 800d734:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	2220      	movs	r2, #32
 800d73a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800d73e:	2300      	movs	r3, #0
 800d740:	e000      	b.n	800d744 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800d742:	2302      	movs	r3, #2
  }
}
 800d744:	4618      	mov	r0, r3
 800d746:	3714      	adds	r7, #20
 800d748:	46bd      	mov	sp, r7
 800d74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74e:	4770      	bx	lr

0800d750 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800d750:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d752:	b08f      	sub	sp, #60	; 0x3c
 800d754:	af0a      	add	r7, sp, #40	; 0x28
 800d756:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d101      	bne.n	800d762 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800d75e:	2301      	movs	r3, #1
 800d760:	e10f      	b.n	800d982 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800d76e:	b2db      	uxtb	r3, r3
 800d770:	2b00      	cmp	r3, #0
 800d772:	d106      	bne.n	800d782 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	2200      	movs	r2, #0
 800d778:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800d77c:	6878      	ldr	r0, [r7, #4]
 800d77e:	f7fc f94b 	bl	8009a18 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	2203      	movs	r2, #3
 800d786:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800d78a:	68bb      	ldr	r3, [r7, #8]
 800d78c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d78e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d792:	2b00      	cmp	r3, #0
 800d794:	d102      	bne.n	800d79c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	2200      	movs	r2, #0
 800d79a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	f004 fefa 	bl	801259a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	603b      	str	r3, [r7, #0]
 800d7ac:	687e      	ldr	r6, [r7, #4]
 800d7ae:	466d      	mov	r5, sp
 800d7b0:	f106 0410 	add.w	r4, r6, #16
 800d7b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d7b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d7b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d7ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d7bc:	e894 0003 	ldmia.w	r4, {r0, r1}
 800d7c0:	e885 0003 	stmia.w	r5, {r0, r1}
 800d7c4:	1d33      	adds	r3, r6, #4
 800d7c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d7c8:	6838      	ldr	r0, [r7, #0]
 800d7ca:	f004 fe85 	bl	80124d8 <USB_CoreInit>
 800d7ce:	4603      	mov	r3, r0
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d005      	beq.n	800d7e0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2202      	movs	r2, #2
 800d7d8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800d7dc:	2301      	movs	r3, #1
 800d7de:	e0d0      	b.n	800d982 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	2100      	movs	r1, #0
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	f004 fee8 	bl	80125bc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	73fb      	strb	r3, [r7, #15]
 800d7f0:	e04a      	b.n	800d888 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800d7f2:	7bfa      	ldrb	r2, [r7, #15]
 800d7f4:	6879      	ldr	r1, [r7, #4]
 800d7f6:	4613      	mov	r3, r2
 800d7f8:	00db      	lsls	r3, r3, #3
 800d7fa:	1a9b      	subs	r3, r3, r2
 800d7fc:	009b      	lsls	r3, r3, #2
 800d7fe:	440b      	add	r3, r1
 800d800:	333d      	adds	r3, #61	; 0x3d
 800d802:	2201      	movs	r2, #1
 800d804:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800d806:	7bfa      	ldrb	r2, [r7, #15]
 800d808:	6879      	ldr	r1, [r7, #4]
 800d80a:	4613      	mov	r3, r2
 800d80c:	00db      	lsls	r3, r3, #3
 800d80e:	1a9b      	subs	r3, r3, r2
 800d810:	009b      	lsls	r3, r3, #2
 800d812:	440b      	add	r3, r1
 800d814:	333c      	adds	r3, #60	; 0x3c
 800d816:	7bfa      	ldrb	r2, [r7, #15]
 800d818:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800d81a:	7bfa      	ldrb	r2, [r7, #15]
 800d81c:	7bfb      	ldrb	r3, [r7, #15]
 800d81e:	b298      	uxth	r0, r3
 800d820:	6879      	ldr	r1, [r7, #4]
 800d822:	4613      	mov	r3, r2
 800d824:	00db      	lsls	r3, r3, #3
 800d826:	1a9b      	subs	r3, r3, r2
 800d828:	009b      	lsls	r3, r3, #2
 800d82a:	440b      	add	r3, r1
 800d82c:	3342      	adds	r3, #66	; 0x42
 800d82e:	4602      	mov	r2, r0
 800d830:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800d832:	7bfa      	ldrb	r2, [r7, #15]
 800d834:	6879      	ldr	r1, [r7, #4]
 800d836:	4613      	mov	r3, r2
 800d838:	00db      	lsls	r3, r3, #3
 800d83a:	1a9b      	subs	r3, r3, r2
 800d83c:	009b      	lsls	r3, r3, #2
 800d83e:	440b      	add	r3, r1
 800d840:	333f      	adds	r3, #63	; 0x3f
 800d842:	2200      	movs	r2, #0
 800d844:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800d846:	7bfa      	ldrb	r2, [r7, #15]
 800d848:	6879      	ldr	r1, [r7, #4]
 800d84a:	4613      	mov	r3, r2
 800d84c:	00db      	lsls	r3, r3, #3
 800d84e:	1a9b      	subs	r3, r3, r2
 800d850:	009b      	lsls	r3, r3, #2
 800d852:	440b      	add	r3, r1
 800d854:	3344      	adds	r3, #68	; 0x44
 800d856:	2200      	movs	r2, #0
 800d858:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800d85a:	7bfa      	ldrb	r2, [r7, #15]
 800d85c:	6879      	ldr	r1, [r7, #4]
 800d85e:	4613      	mov	r3, r2
 800d860:	00db      	lsls	r3, r3, #3
 800d862:	1a9b      	subs	r3, r3, r2
 800d864:	009b      	lsls	r3, r3, #2
 800d866:	440b      	add	r3, r1
 800d868:	3348      	adds	r3, #72	; 0x48
 800d86a:	2200      	movs	r2, #0
 800d86c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800d86e:	7bfa      	ldrb	r2, [r7, #15]
 800d870:	6879      	ldr	r1, [r7, #4]
 800d872:	4613      	mov	r3, r2
 800d874:	00db      	lsls	r3, r3, #3
 800d876:	1a9b      	subs	r3, r3, r2
 800d878:	009b      	lsls	r3, r3, #2
 800d87a:	440b      	add	r3, r1
 800d87c:	3350      	adds	r3, #80	; 0x50
 800d87e:	2200      	movs	r2, #0
 800d880:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d882:	7bfb      	ldrb	r3, [r7, #15]
 800d884:	3301      	adds	r3, #1
 800d886:	73fb      	strb	r3, [r7, #15]
 800d888:	7bfa      	ldrb	r2, [r7, #15]
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	685b      	ldr	r3, [r3, #4]
 800d88e:	429a      	cmp	r2, r3
 800d890:	d3af      	bcc.n	800d7f2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d892:	2300      	movs	r3, #0
 800d894:	73fb      	strb	r3, [r7, #15]
 800d896:	e044      	b.n	800d922 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800d898:	7bfa      	ldrb	r2, [r7, #15]
 800d89a:	6879      	ldr	r1, [r7, #4]
 800d89c:	4613      	mov	r3, r2
 800d89e:	00db      	lsls	r3, r3, #3
 800d8a0:	1a9b      	subs	r3, r3, r2
 800d8a2:	009b      	lsls	r3, r3, #2
 800d8a4:	440b      	add	r3, r1
 800d8a6:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800d8ae:	7bfa      	ldrb	r2, [r7, #15]
 800d8b0:	6879      	ldr	r1, [r7, #4]
 800d8b2:	4613      	mov	r3, r2
 800d8b4:	00db      	lsls	r3, r3, #3
 800d8b6:	1a9b      	subs	r3, r3, r2
 800d8b8:	009b      	lsls	r3, r3, #2
 800d8ba:	440b      	add	r3, r1
 800d8bc:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800d8c0:	7bfa      	ldrb	r2, [r7, #15]
 800d8c2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800d8c4:	7bfa      	ldrb	r2, [r7, #15]
 800d8c6:	6879      	ldr	r1, [r7, #4]
 800d8c8:	4613      	mov	r3, r2
 800d8ca:	00db      	lsls	r3, r3, #3
 800d8cc:	1a9b      	subs	r3, r3, r2
 800d8ce:	009b      	lsls	r3, r3, #2
 800d8d0:	440b      	add	r3, r1
 800d8d2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800d8da:	7bfa      	ldrb	r2, [r7, #15]
 800d8dc:	6879      	ldr	r1, [r7, #4]
 800d8de:	4613      	mov	r3, r2
 800d8e0:	00db      	lsls	r3, r3, #3
 800d8e2:	1a9b      	subs	r3, r3, r2
 800d8e4:	009b      	lsls	r3, r3, #2
 800d8e6:	440b      	add	r3, r1
 800d8e8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800d8ec:	2200      	movs	r2, #0
 800d8ee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800d8f0:	7bfa      	ldrb	r2, [r7, #15]
 800d8f2:	6879      	ldr	r1, [r7, #4]
 800d8f4:	4613      	mov	r3, r2
 800d8f6:	00db      	lsls	r3, r3, #3
 800d8f8:	1a9b      	subs	r3, r3, r2
 800d8fa:	009b      	lsls	r3, r3, #2
 800d8fc:	440b      	add	r3, r1
 800d8fe:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800d902:	2200      	movs	r2, #0
 800d904:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800d906:	7bfa      	ldrb	r2, [r7, #15]
 800d908:	6879      	ldr	r1, [r7, #4]
 800d90a:	4613      	mov	r3, r2
 800d90c:	00db      	lsls	r3, r3, #3
 800d90e:	1a9b      	subs	r3, r3, r2
 800d910:	009b      	lsls	r3, r3, #2
 800d912:	440b      	add	r3, r1
 800d914:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800d918:	2200      	movs	r2, #0
 800d91a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d91c:	7bfb      	ldrb	r3, [r7, #15]
 800d91e:	3301      	adds	r3, #1
 800d920:	73fb      	strb	r3, [r7, #15]
 800d922:	7bfa      	ldrb	r2, [r7, #15]
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	685b      	ldr	r3, [r3, #4]
 800d928:	429a      	cmp	r2, r3
 800d92a:	d3b5      	bcc.n	800d898 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	603b      	str	r3, [r7, #0]
 800d932:	687e      	ldr	r6, [r7, #4]
 800d934:	466d      	mov	r5, sp
 800d936:	f106 0410 	add.w	r4, r6, #16
 800d93a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d93c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d93e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d940:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d942:	e894 0003 	ldmia.w	r4, {r0, r1}
 800d946:	e885 0003 	stmia.w	r5, {r0, r1}
 800d94a:	1d33      	adds	r3, r6, #4
 800d94c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d94e:	6838      	ldr	r0, [r7, #0]
 800d950:	f004 fe5e 	bl	8012610 <USB_DevInit>
 800d954:	4603      	mov	r3, r0
 800d956:	2b00      	cmp	r3, #0
 800d958:	d005      	beq.n	800d966 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	2202      	movs	r2, #2
 800d95e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800d962:	2301      	movs	r3, #1
 800d964:	e00d      	b.n	800d982 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	2200      	movs	r2, #0
 800d96a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2201      	movs	r2, #1
 800d972:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	4618      	mov	r0, r3
 800d97c:	f005 f80d 	bl	801299a <USB_DevDisconnect>

  return HAL_OK;
 800d980:	2300      	movs	r3, #0
}
 800d982:	4618      	mov	r0, r3
 800d984:	3714      	adds	r7, #20
 800d986:	46bd      	mov	sp, r7
 800d988:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800d98c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b086      	sub	sp, #24
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d101      	bne.n	800d99e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d99a:	2301      	movs	r3, #1
 800d99c:	e25b      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	f003 0301 	and.w	r3, r3, #1
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d075      	beq.n	800da96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d9aa:	4ba3      	ldr	r3, [pc, #652]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800d9ac:	689b      	ldr	r3, [r3, #8]
 800d9ae:	f003 030c 	and.w	r3, r3, #12
 800d9b2:	2b04      	cmp	r3, #4
 800d9b4:	d00c      	beq.n	800d9d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d9b6:	4ba0      	ldr	r3, [pc, #640]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800d9b8:	689b      	ldr	r3, [r3, #8]
 800d9ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d9be:	2b08      	cmp	r3, #8
 800d9c0:	d112      	bne.n	800d9e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d9c2:	4b9d      	ldr	r3, [pc, #628]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800d9c4:	685b      	ldr	r3, [r3, #4]
 800d9c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d9ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d9ce:	d10b      	bne.n	800d9e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d9d0:	4b99      	ldr	r3, [pc, #612]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d05b      	beq.n	800da94 <HAL_RCC_OscConfig+0x108>
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	685b      	ldr	r3, [r3, #4]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d157      	bne.n	800da94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d9e4:	2301      	movs	r3, #1
 800d9e6:	e236      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	685b      	ldr	r3, [r3, #4]
 800d9ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d9f0:	d106      	bne.n	800da00 <HAL_RCC_OscConfig+0x74>
 800d9f2:	4b91      	ldr	r3, [pc, #580]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	4a90      	ldr	r2, [pc, #576]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800d9f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d9fc:	6013      	str	r3, [r2, #0]
 800d9fe:	e01d      	b.n	800da3c <HAL_RCC_OscConfig+0xb0>
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	685b      	ldr	r3, [r3, #4]
 800da04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800da08:	d10c      	bne.n	800da24 <HAL_RCC_OscConfig+0x98>
 800da0a:	4b8b      	ldr	r3, [pc, #556]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	4a8a      	ldr	r2, [pc, #552]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800da10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800da14:	6013      	str	r3, [r2, #0]
 800da16:	4b88      	ldr	r3, [pc, #544]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	4a87      	ldr	r2, [pc, #540]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800da1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800da20:	6013      	str	r3, [r2, #0]
 800da22:	e00b      	b.n	800da3c <HAL_RCC_OscConfig+0xb0>
 800da24:	4b84      	ldr	r3, [pc, #528]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	4a83      	ldr	r2, [pc, #524]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800da2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800da2e:	6013      	str	r3, [r2, #0]
 800da30:	4b81      	ldr	r3, [pc, #516]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	4a80      	ldr	r2, [pc, #512]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800da36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800da3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	685b      	ldr	r3, [r3, #4]
 800da40:	2b00      	cmp	r3, #0
 800da42:	d013      	beq.n	800da6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800da44:	f7fc f8a2 	bl	8009b8c <HAL_GetTick>
 800da48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800da4a:	e008      	b.n	800da5e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800da4c:	f7fc f89e 	bl	8009b8c <HAL_GetTick>
 800da50:	4602      	mov	r2, r0
 800da52:	693b      	ldr	r3, [r7, #16]
 800da54:	1ad3      	subs	r3, r2, r3
 800da56:	2b64      	cmp	r3, #100	; 0x64
 800da58:	d901      	bls.n	800da5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800da5a:	2303      	movs	r3, #3
 800da5c:	e1fb      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800da5e:	4b76      	ldr	r3, [pc, #472]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800da66:	2b00      	cmp	r3, #0
 800da68:	d0f0      	beq.n	800da4c <HAL_RCC_OscConfig+0xc0>
 800da6a:	e014      	b.n	800da96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800da6c:	f7fc f88e 	bl	8009b8c <HAL_GetTick>
 800da70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800da72:	e008      	b.n	800da86 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800da74:	f7fc f88a 	bl	8009b8c <HAL_GetTick>
 800da78:	4602      	mov	r2, r0
 800da7a:	693b      	ldr	r3, [r7, #16]
 800da7c:	1ad3      	subs	r3, r2, r3
 800da7e:	2b64      	cmp	r3, #100	; 0x64
 800da80:	d901      	bls.n	800da86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800da82:	2303      	movs	r3, #3
 800da84:	e1e7      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800da86:	4b6c      	ldr	r3, [pc, #432]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d1f0      	bne.n	800da74 <HAL_RCC_OscConfig+0xe8>
 800da92:	e000      	b.n	800da96 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800da94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	f003 0302 	and.w	r3, r3, #2
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d063      	beq.n	800db6a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800daa2:	4b65      	ldr	r3, [pc, #404]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800daa4:	689b      	ldr	r3, [r3, #8]
 800daa6:	f003 030c 	and.w	r3, r3, #12
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d00b      	beq.n	800dac6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800daae:	4b62      	ldr	r3, [pc, #392]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800dab0:	689b      	ldr	r3, [r3, #8]
 800dab2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800dab6:	2b08      	cmp	r3, #8
 800dab8:	d11c      	bne.n	800daf4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800daba:	4b5f      	ldr	r3, [pc, #380]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800dabc:	685b      	ldr	r3, [r3, #4]
 800dabe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d116      	bne.n	800daf4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800dac6:	4b5c      	ldr	r3, [pc, #368]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	f003 0302 	and.w	r3, r3, #2
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d005      	beq.n	800dade <HAL_RCC_OscConfig+0x152>
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	68db      	ldr	r3, [r3, #12]
 800dad6:	2b01      	cmp	r3, #1
 800dad8:	d001      	beq.n	800dade <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800dada:	2301      	movs	r3, #1
 800dadc:	e1bb      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dade:	4b56      	ldr	r3, [pc, #344]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	691b      	ldr	r3, [r3, #16]
 800daea:	00db      	lsls	r3, r3, #3
 800daec:	4952      	ldr	r1, [pc, #328]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800daee:	4313      	orrs	r3, r2
 800daf0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800daf2:	e03a      	b.n	800db6a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	68db      	ldr	r3, [r3, #12]
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d020      	beq.n	800db3e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800dafc:	4b4f      	ldr	r3, [pc, #316]	; (800dc3c <HAL_RCC_OscConfig+0x2b0>)
 800dafe:	2201      	movs	r2, #1
 800db00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800db02:	f7fc f843 	bl	8009b8c <HAL_GetTick>
 800db06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800db08:	e008      	b.n	800db1c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800db0a:	f7fc f83f 	bl	8009b8c <HAL_GetTick>
 800db0e:	4602      	mov	r2, r0
 800db10:	693b      	ldr	r3, [r7, #16]
 800db12:	1ad3      	subs	r3, r2, r3
 800db14:	2b02      	cmp	r3, #2
 800db16:	d901      	bls.n	800db1c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800db18:	2303      	movs	r3, #3
 800db1a:	e19c      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800db1c:	4b46      	ldr	r3, [pc, #280]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	f003 0302 	and.w	r3, r3, #2
 800db24:	2b00      	cmp	r3, #0
 800db26:	d0f0      	beq.n	800db0a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800db28:	4b43      	ldr	r3, [pc, #268]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	691b      	ldr	r3, [r3, #16]
 800db34:	00db      	lsls	r3, r3, #3
 800db36:	4940      	ldr	r1, [pc, #256]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800db38:	4313      	orrs	r3, r2
 800db3a:	600b      	str	r3, [r1, #0]
 800db3c:	e015      	b.n	800db6a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800db3e:	4b3f      	ldr	r3, [pc, #252]	; (800dc3c <HAL_RCC_OscConfig+0x2b0>)
 800db40:	2200      	movs	r2, #0
 800db42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800db44:	f7fc f822 	bl	8009b8c <HAL_GetTick>
 800db48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800db4a:	e008      	b.n	800db5e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800db4c:	f7fc f81e 	bl	8009b8c <HAL_GetTick>
 800db50:	4602      	mov	r2, r0
 800db52:	693b      	ldr	r3, [r7, #16]
 800db54:	1ad3      	subs	r3, r2, r3
 800db56:	2b02      	cmp	r3, #2
 800db58:	d901      	bls.n	800db5e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800db5a:	2303      	movs	r3, #3
 800db5c:	e17b      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800db5e:	4b36      	ldr	r3, [pc, #216]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	f003 0302 	and.w	r3, r3, #2
 800db66:	2b00      	cmp	r3, #0
 800db68:	d1f0      	bne.n	800db4c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	f003 0308 	and.w	r3, r3, #8
 800db72:	2b00      	cmp	r3, #0
 800db74:	d030      	beq.n	800dbd8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	695b      	ldr	r3, [r3, #20]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d016      	beq.n	800dbac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800db7e:	4b30      	ldr	r3, [pc, #192]	; (800dc40 <HAL_RCC_OscConfig+0x2b4>)
 800db80:	2201      	movs	r2, #1
 800db82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800db84:	f7fc f802 	bl	8009b8c <HAL_GetTick>
 800db88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800db8a:	e008      	b.n	800db9e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800db8c:	f7fb fffe 	bl	8009b8c <HAL_GetTick>
 800db90:	4602      	mov	r2, r0
 800db92:	693b      	ldr	r3, [r7, #16]
 800db94:	1ad3      	subs	r3, r2, r3
 800db96:	2b02      	cmp	r3, #2
 800db98:	d901      	bls.n	800db9e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800db9a:	2303      	movs	r3, #3
 800db9c:	e15b      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800db9e:	4b26      	ldr	r3, [pc, #152]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800dba0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dba2:	f003 0302 	and.w	r3, r3, #2
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d0f0      	beq.n	800db8c <HAL_RCC_OscConfig+0x200>
 800dbaa:	e015      	b.n	800dbd8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800dbac:	4b24      	ldr	r3, [pc, #144]	; (800dc40 <HAL_RCC_OscConfig+0x2b4>)
 800dbae:	2200      	movs	r2, #0
 800dbb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800dbb2:	f7fb ffeb 	bl	8009b8c <HAL_GetTick>
 800dbb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800dbb8:	e008      	b.n	800dbcc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800dbba:	f7fb ffe7 	bl	8009b8c <HAL_GetTick>
 800dbbe:	4602      	mov	r2, r0
 800dbc0:	693b      	ldr	r3, [r7, #16]
 800dbc2:	1ad3      	subs	r3, r2, r3
 800dbc4:	2b02      	cmp	r3, #2
 800dbc6:	d901      	bls.n	800dbcc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800dbc8:	2303      	movs	r3, #3
 800dbca:	e144      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800dbcc:	4b1a      	ldr	r3, [pc, #104]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800dbce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dbd0:	f003 0302 	and.w	r3, r3, #2
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d1f0      	bne.n	800dbba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	f003 0304 	and.w	r3, r3, #4
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	f000 80a0 	beq.w	800dd26 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800dbea:	4b13      	ldr	r3, [pc, #76]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800dbec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d10f      	bne.n	800dc16 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	60bb      	str	r3, [r7, #8]
 800dbfa:	4b0f      	ldr	r3, [pc, #60]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800dbfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbfe:	4a0e      	ldr	r2, [pc, #56]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800dc00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dc04:	6413      	str	r3, [r2, #64]	; 0x40
 800dc06:	4b0c      	ldr	r3, [pc, #48]	; (800dc38 <HAL_RCC_OscConfig+0x2ac>)
 800dc08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dc0e:	60bb      	str	r3, [r7, #8]
 800dc10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800dc12:	2301      	movs	r3, #1
 800dc14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800dc16:	4b0b      	ldr	r3, [pc, #44]	; (800dc44 <HAL_RCC_OscConfig+0x2b8>)
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d121      	bne.n	800dc66 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800dc22:	4b08      	ldr	r3, [pc, #32]	; (800dc44 <HAL_RCC_OscConfig+0x2b8>)
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	4a07      	ldr	r2, [pc, #28]	; (800dc44 <HAL_RCC_OscConfig+0x2b8>)
 800dc28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dc2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800dc2e:	f7fb ffad 	bl	8009b8c <HAL_GetTick>
 800dc32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800dc34:	e011      	b.n	800dc5a <HAL_RCC_OscConfig+0x2ce>
 800dc36:	bf00      	nop
 800dc38:	40023800 	.word	0x40023800
 800dc3c:	42470000 	.word	0x42470000
 800dc40:	42470e80 	.word	0x42470e80
 800dc44:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800dc48:	f7fb ffa0 	bl	8009b8c <HAL_GetTick>
 800dc4c:	4602      	mov	r2, r0
 800dc4e:	693b      	ldr	r3, [r7, #16]
 800dc50:	1ad3      	subs	r3, r2, r3
 800dc52:	2b02      	cmp	r3, #2
 800dc54:	d901      	bls.n	800dc5a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800dc56:	2303      	movs	r3, #3
 800dc58:	e0fd      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800dc5a:	4b81      	ldr	r3, [pc, #516]	; (800de60 <HAL_RCC_OscConfig+0x4d4>)
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d0f0      	beq.n	800dc48 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	689b      	ldr	r3, [r3, #8]
 800dc6a:	2b01      	cmp	r3, #1
 800dc6c:	d106      	bne.n	800dc7c <HAL_RCC_OscConfig+0x2f0>
 800dc6e:	4b7d      	ldr	r3, [pc, #500]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dc70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dc72:	4a7c      	ldr	r2, [pc, #496]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dc74:	f043 0301 	orr.w	r3, r3, #1
 800dc78:	6713      	str	r3, [r2, #112]	; 0x70
 800dc7a:	e01c      	b.n	800dcb6 <HAL_RCC_OscConfig+0x32a>
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	689b      	ldr	r3, [r3, #8]
 800dc80:	2b05      	cmp	r3, #5
 800dc82:	d10c      	bne.n	800dc9e <HAL_RCC_OscConfig+0x312>
 800dc84:	4b77      	ldr	r3, [pc, #476]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dc86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dc88:	4a76      	ldr	r2, [pc, #472]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dc8a:	f043 0304 	orr.w	r3, r3, #4
 800dc8e:	6713      	str	r3, [r2, #112]	; 0x70
 800dc90:	4b74      	ldr	r3, [pc, #464]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dc92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dc94:	4a73      	ldr	r2, [pc, #460]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dc96:	f043 0301 	orr.w	r3, r3, #1
 800dc9a:	6713      	str	r3, [r2, #112]	; 0x70
 800dc9c:	e00b      	b.n	800dcb6 <HAL_RCC_OscConfig+0x32a>
 800dc9e:	4b71      	ldr	r3, [pc, #452]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dca0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dca2:	4a70      	ldr	r2, [pc, #448]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dca4:	f023 0301 	bic.w	r3, r3, #1
 800dca8:	6713      	str	r3, [r2, #112]	; 0x70
 800dcaa:	4b6e      	ldr	r3, [pc, #440]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dcac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dcae:	4a6d      	ldr	r2, [pc, #436]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dcb0:	f023 0304 	bic.w	r3, r3, #4
 800dcb4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	689b      	ldr	r3, [r3, #8]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d015      	beq.n	800dcea <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dcbe:	f7fb ff65 	bl	8009b8c <HAL_GetTick>
 800dcc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800dcc4:	e00a      	b.n	800dcdc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800dcc6:	f7fb ff61 	bl	8009b8c <HAL_GetTick>
 800dcca:	4602      	mov	r2, r0
 800dccc:	693b      	ldr	r3, [r7, #16]
 800dcce:	1ad3      	subs	r3, r2, r3
 800dcd0:	f241 3288 	movw	r2, #5000	; 0x1388
 800dcd4:	4293      	cmp	r3, r2
 800dcd6:	d901      	bls.n	800dcdc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800dcd8:	2303      	movs	r3, #3
 800dcda:	e0bc      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800dcdc:	4b61      	ldr	r3, [pc, #388]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dcde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dce0:	f003 0302 	and.w	r3, r3, #2
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d0ee      	beq.n	800dcc6 <HAL_RCC_OscConfig+0x33a>
 800dce8:	e014      	b.n	800dd14 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800dcea:	f7fb ff4f 	bl	8009b8c <HAL_GetTick>
 800dcee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800dcf0:	e00a      	b.n	800dd08 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800dcf2:	f7fb ff4b 	bl	8009b8c <HAL_GetTick>
 800dcf6:	4602      	mov	r2, r0
 800dcf8:	693b      	ldr	r3, [r7, #16]
 800dcfa:	1ad3      	subs	r3, r2, r3
 800dcfc:	f241 3288 	movw	r2, #5000	; 0x1388
 800dd00:	4293      	cmp	r3, r2
 800dd02:	d901      	bls.n	800dd08 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800dd04:	2303      	movs	r3, #3
 800dd06:	e0a6      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800dd08:	4b56      	ldr	r3, [pc, #344]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dd0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dd0c:	f003 0302 	and.w	r3, r3, #2
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d1ee      	bne.n	800dcf2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800dd14:	7dfb      	ldrb	r3, [r7, #23]
 800dd16:	2b01      	cmp	r3, #1
 800dd18:	d105      	bne.n	800dd26 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800dd1a:	4b52      	ldr	r3, [pc, #328]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dd1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd1e:	4a51      	ldr	r2, [pc, #324]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dd20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dd24:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	699b      	ldr	r3, [r3, #24]
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	f000 8092 	beq.w	800de54 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800dd30:	4b4c      	ldr	r3, [pc, #304]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dd32:	689b      	ldr	r3, [r3, #8]
 800dd34:	f003 030c 	and.w	r3, r3, #12
 800dd38:	2b08      	cmp	r3, #8
 800dd3a:	d05c      	beq.n	800ddf6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	699b      	ldr	r3, [r3, #24]
 800dd40:	2b02      	cmp	r3, #2
 800dd42:	d141      	bne.n	800ddc8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dd44:	4b48      	ldr	r3, [pc, #288]	; (800de68 <HAL_RCC_OscConfig+0x4dc>)
 800dd46:	2200      	movs	r2, #0
 800dd48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dd4a:	f7fb ff1f 	bl	8009b8c <HAL_GetTick>
 800dd4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dd50:	e008      	b.n	800dd64 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800dd52:	f7fb ff1b 	bl	8009b8c <HAL_GetTick>
 800dd56:	4602      	mov	r2, r0
 800dd58:	693b      	ldr	r3, [r7, #16]
 800dd5a:	1ad3      	subs	r3, r2, r3
 800dd5c:	2b02      	cmp	r3, #2
 800dd5e:	d901      	bls.n	800dd64 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800dd60:	2303      	movs	r3, #3
 800dd62:	e078      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dd64:	4b3f      	ldr	r3, [pc, #252]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d1f0      	bne.n	800dd52 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	69da      	ldr	r2, [r3, #28]
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	6a1b      	ldr	r3, [r3, #32]
 800dd78:	431a      	orrs	r2, r3
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd7e:	019b      	lsls	r3, r3, #6
 800dd80:	431a      	orrs	r2, r3
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd86:	085b      	lsrs	r3, r3, #1
 800dd88:	3b01      	subs	r3, #1
 800dd8a:	041b      	lsls	r3, r3, #16
 800dd8c:	431a      	orrs	r2, r3
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd92:	061b      	lsls	r3, r3, #24
 800dd94:	4933      	ldr	r1, [pc, #204]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800dd96:	4313      	orrs	r3, r2
 800dd98:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800dd9a:	4b33      	ldr	r3, [pc, #204]	; (800de68 <HAL_RCC_OscConfig+0x4dc>)
 800dd9c:	2201      	movs	r2, #1
 800dd9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dda0:	f7fb fef4 	bl	8009b8c <HAL_GetTick>
 800dda4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dda6:	e008      	b.n	800ddba <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800dda8:	f7fb fef0 	bl	8009b8c <HAL_GetTick>
 800ddac:	4602      	mov	r2, r0
 800ddae:	693b      	ldr	r3, [r7, #16]
 800ddb0:	1ad3      	subs	r3, r2, r3
 800ddb2:	2b02      	cmp	r3, #2
 800ddb4:	d901      	bls.n	800ddba <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800ddb6:	2303      	movs	r3, #3
 800ddb8:	e04d      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ddba:	4b2a      	ldr	r3, [pc, #168]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d0f0      	beq.n	800dda8 <HAL_RCC_OscConfig+0x41c>
 800ddc6:	e045      	b.n	800de54 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ddc8:	4b27      	ldr	r3, [pc, #156]	; (800de68 <HAL_RCC_OscConfig+0x4dc>)
 800ddca:	2200      	movs	r2, #0
 800ddcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ddce:	f7fb fedd 	bl	8009b8c <HAL_GetTick>
 800ddd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ddd4:	e008      	b.n	800dde8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ddd6:	f7fb fed9 	bl	8009b8c <HAL_GetTick>
 800ddda:	4602      	mov	r2, r0
 800dddc:	693b      	ldr	r3, [r7, #16]
 800ddde:	1ad3      	subs	r3, r2, r3
 800dde0:	2b02      	cmp	r3, #2
 800dde2:	d901      	bls.n	800dde8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800dde4:	2303      	movs	r3, #3
 800dde6:	e036      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dde8:	4b1e      	ldr	r3, [pc, #120]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d1f0      	bne.n	800ddd6 <HAL_RCC_OscConfig+0x44a>
 800ddf4:	e02e      	b.n	800de54 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	699b      	ldr	r3, [r3, #24]
 800ddfa:	2b01      	cmp	r3, #1
 800ddfc:	d101      	bne.n	800de02 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800ddfe:	2301      	movs	r3, #1
 800de00:	e029      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800de02:	4b18      	ldr	r3, [pc, #96]	; (800de64 <HAL_RCC_OscConfig+0x4d8>)
 800de04:	685b      	ldr	r3, [r3, #4]
 800de06:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	69db      	ldr	r3, [r3, #28]
 800de12:	429a      	cmp	r2, r3
 800de14:	d11c      	bne.n	800de50 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800de20:	429a      	cmp	r2, r3
 800de22:	d115      	bne.n	800de50 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800de24:	68fa      	ldr	r2, [r7, #12]
 800de26:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800de2a:	4013      	ands	r3, r2
 800de2c:	687a      	ldr	r2, [r7, #4]
 800de2e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800de30:	4293      	cmp	r3, r2
 800de32:	d10d      	bne.n	800de50 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800de3e:	429a      	cmp	r2, r3
 800de40:	d106      	bne.n	800de50 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800de4c:	429a      	cmp	r2, r3
 800de4e:	d001      	beq.n	800de54 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800de50:	2301      	movs	r3, #1
 800de52:	e000      	b.n	800de56 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800de54:	2300      	movs	r3, #0
}
 800de56:	4618      	mov	r0, r3
 800de58:	3718      	adds	r7, #24
 800de5a:	46bd      	mov	sp, r7
 800de5c:	bd80      	pop	{r7, pc}
 800de5e:	bf00      	nop
 800de60:	40007000 	.word	0x40007000
 800de64:	40023800 	.word	0x40023800
 800de68:	42470060 	.word	0x42470060

0800de6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b084      	sub	sp, #16
 800de70:	af00      	add	r7, sp, #0
 800de72:	6078      	str	r0, [r7, #4]
 800de74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d101      	bne.n	800de80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800de7c:	2301      	movs	r3, #1
 800de7e:	e0cc      	b.n	800e01a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800de80:	4b68      	ldr	r3, [pc, #416]	; (800e024 <HAL_RCC_ClockConfig+0x1b8>)
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	f003 030f 	and.w	r3, r3, #15
 800de88:	683a      	ldr	r2, [r7, #0]
 800de8a:	429a      	cmp	r2, r3
 800de8c:	d90c      	bls.n	800dea8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800de8e:	4b65      	ldr	r3, [pc, #404]	; (800e024 <HAL_RCC_ClockConfig+0x1b8>)
 800de90:	683a      	ldr	r2, [r7, #0]
 800de92:	b2d2      	uxtb	r2, r2
 800de94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800de96:	4b63      	ldr	r3, [pc, #396]	; (800e024 <HAL_RCC_ClockConfig+0x1b8>)
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	f003 030f 	and.w	r3, r3, #15
 800de9e:	683a      	ldr	r2, [r7, #0]
 800dea0:	429a      	cmp	r2, r3
 800dea2:	d001      	beq.n	800dea8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800dea4:	2301      	movs	r3, #1
 800dea6:	e0b8      	b.n	800e01a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	f003 0302 	and.w	r3, r3, #2
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d020      	beq.n	800def6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	f003 0304 	and.w	r3, r3, #4
 800debc:	2b00      	cmp	r3, #0
 800debe:	d005      	beq.n	800decc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800dec0:	4b59      	ldr	r3, [pc, #356]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800dec2:	689b      	ldr	r3, [r3, #8]
 800dec4:	4a58      	ldr	r2, [pc, #352]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800dec6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800deca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	f003 0308 	and.w	r3, r3, #8
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d005      	beq.n	800dee4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800ded8:	4b53      	ldr	r3, [pc, #332]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800deda:	689b      	ldr	r3, [r3, #8]
 800dedc:	4a52      	ldr	r2, [pc, #328]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800dede:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800dee2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dee4:	4b50      	ldr	r3, [pc, #320]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800dee6:	689b      	ldr	r3, [r3, #8]
 800dee8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	689b      	ldr	r3, [r3, #8]
 800def0:	494d      	ldr	r1, [pc, #308]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800def2:	4313      	orrs	r3, r2
 800def4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	f003 0301 	and.w	r3, r3, #1
 800defe:	2b00      	cmp	r3, #0
 800df00:	d044      	beq.n	800df8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	685b      	ldr	r3, [r3, #4]
 800df06:	2b01      	cmp	r3, #1
 800df08:	d107      	bne.n	800df1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800df0a:	4b47      	ldr	r3, [pc, #284]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800df12:	2b00      	cmp	r3, #0
 800df14:	d119      	bne.n	800df4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800df16:	2301      	movs	r3, #1
 800df18:	e07f      	b.n	800e01a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	685b      	ldr	r3, [r3, #4]
 800df1e:	2b02      	cmp	r3, #2
 800df20:	d003      	beq.n	800df2a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800df26:	2b03      	cmp	r3, #3
 800df28:	d107      	bne.n	800df3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800df2a:	4b3f      	ldr	r3, [pc, #252]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800df32:	2b00      	cmp	r3, #0
 800df34:	d109      	bne.n	800df4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800df36:	2301      	movs	r3, #1
 800df38:	e06f      	b.n	800e01a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800df3a:	4b3b      	ldr	r3, [pc, #236]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	f003 0302 	and.w	r3, r3, #2
 800df42:	2b00      	cmp	r3, #0
 800df44:	d101      	bne.n	800df4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800df46:	2301      	movs	r3, #1
 800df48:	e067      	b.n	800e01a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800df4a:	4b37      	ldr	r3, [pc, #220]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800df4c:	689b      	ldr	r3, [r3, #8]
 800df4e:	f023 0203 	bic.w	r2, r3, #3
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	685b      	ldr	r3, [r3, #4]
 800df56:	4934      	ldr	r1, [pc, #208]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800df58:	4313      	orrs	r3, r2
 800df5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800df5c:	f7fb fe16 	bl	8009b8c <HAL_GetTick>
 800df60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800df62:	e00a      	b.n	800df7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800df64:	f7fb fe12 	bl	8009b8c <HAL_GetTick>
 800df68:	4602      	mov	r2, r0
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	1ad3      	subs	r3, r2, r3
 800df6e:	f241 3288 	movw	r2, #5000	; 0x1388
 800df72:	4293      	cmp	r3, r2
 800df74:	d901      	bls.n	800df7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800df76:	2303      	movs	r3, #3
 800df78:	e04f      	b.n	800e01a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800df7a:	4b2b      	ldr	r3, [pc, #172]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800df7c:	689b      	ldr	r3, [r3, #8]
 800df7e:	f003 020c 	and.w	r2, r3, #12
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	685b      	ldr	r3, [r3, #4]
 800df86:	009b      	lsls	r3, r3, #2
 800df88:	429a      	cmp	r2, r3
 800df8a:	d1eb      	bne.n	800df64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800df8c:	4b25      	ldr	r3, [pc, #148]	; (800e024 <HAL_RCC_ClockConfig+0x1b8>)
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	f003 030f 	and.w	r3, r3, #15
 800df94:	683a      	ldr	r2, [r7, #0]
 800df96:	429a      	cmp	r2, r3
 800df98:	d20c      	bcs.n	800dfb4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800df9a:	4b22      	ldr	r3, [pc, #136]	; (800e024 <HAL_RCC_ClockConfig+0x1b8>)
 800df9c:	683a      	ldr	r2, [r7, #0]
 800df9e:	b2d2      	uxtb	r2, r2
 800dfa0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800dfa2:	4b20      	ldr	r3, [pc, #128]	; (800e024 <HAL_RCC_ClockConfig+0x1b8>)
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	f003 030f 	and.w	r3, r3, #15
 800dfaa:	683a      	ldr	r2, [r7, #0]
 800dfac:	429a      	cmp	r2, r3
 800dfae:	d001      	beq.n	800dfb4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800dfb0:	2301      	movs	r3, #1
 800dfb2:	e032      	b.n	800e01a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	f003 0304 	and.w	r3, r3, #4
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d008      	beq.n	800dfd2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800dfc0:	4b19      	ldr	r3, [pc, #100]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800dfc2:	689b      	ldr	r3, [r3, #8]
 800dfc4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	68db      	ldr	r3, [r3, #12]
 800dfcc:	4916      	ldr	r1, [pc, #88]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800dfce:	4313      	orrs	r3, r2
 800dfd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	f003 0308 	and.w	r3, r3, #8
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d009      	beq.n	800dff2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800dfde:	4b12      	ldr	r3, [pc, #72]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800dfe0:	689b      	ldr	r3, [r3, #8]
 800dfe2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	691b      	ldr	r3, [r3, #16]
 800dfea:	00db      	lsls	r3, r3, #3
 800dfec:	490e      	ldr	r1, [pc, #56]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800dfee:	4313      	orrs	r3, r2
 800dff0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800dff2:	f000 f821 	bl	800e038 <HAL_RCC_GetSysClockFreq>
 800dff6:	4601      	mov	r1, r0
 800dff8:	4b0b      	ldr	r3, [pc, #44]	; (800e028 <HAL_RCC_ClockConfig+0x1bc>)
 800dffa:	689b      	ldr	r3, [r3, #8]
 800dffc:	091b      	lsrs	r3, r3, #4
 800dffe:	f003 030f 	and.w	r3, r3, #15
 800e002:	4a0a      	ldr	r2, [pc, #40]	; (800e02c <HAL_RCC_ClockConfig+0x1c0>)
 800e004:	5cd3      	ldrb	r3, [r2, r3]
 800e006:	fa21 f303 	lsr.w	r3, r1, r3
 800e00a:	4a09      	ldr	r2, [pc, #36]	; (800e030 <HAL_RCC_ClockConfig+0x1c4>)
 800e00c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800e00e:	4b09      	ldr	r3, [pc, #36]	; (800e034 <HAL_RCC_ClockConfig+0x1c8>)
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	4618      	mov	r0, r3
 800e014:	f7fa fa20 	bl	8008458 <HAL_InitTick>

  return HAL_OK;
 800e018:	2300      	movs	r3, #0
}
 800e01a:	4618      	mov	r0, r3
 800e01c:	3710      	adds	r7, #16
 800e01e:	46bd      	mov	sp, r7
 800e020:	bd80      	pop	{r7, pc}
 800e022:	bf00      	nop
 800e024:	40023c00 	.word	0x40023c00
 800e028:	40023800 	.word	0x40023800
 800e02c:	0801ef9c 	.word	0x0801ef9c
 800e030:	20000108 	.word	0x20000108
 800e034:	2000010c 	.word	0x2000010c

0800e038 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e038:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e03a:	b085      	sub	sp, #20
 800e03c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800e03e:	2300      	movs	r3, #0
 800e040:	607b      	str	r3, [r7, #4]
 800e042:	2300      	movs	r3, #0
 800e044:	60fb      	str	r3, [r7, #12]
 800e046:	2300      	movs	r3, #0
 800e048:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800e04a:	2300      	movs	r3, #0
 800e04c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800e04e:	4b63      	ldr	r3, [pc, #396]	; (800e1dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800e050:	689b      	ldr	r3, [r3, #8]
 800e052:	f003 030c 	and.w	r3, r3, #12
 800e056:	2b04      	cmp	r3, #4
 800e058:	d007      	beq.n	800e06a <HAL_RCC_GetSysClockFreq+0x32>
 800e05a:	2b08      	cmp	r3, #8
 800e05c:	d008      	beq.n	800e070 <HAL_RCC_GetSysClockFreq+0x38>
 800e05e:	2b00      	cmp	r3, #0
 800e060:	f040 80b4 	bne.w	800e1cc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800e064:	4b5e      	ldr	r3, [pc, #376]	; (800e1e0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800e066:	60bb      	str	r3, [r7, #8]
       break;
 800e068:	e0b3      	b.n	800e1d2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800e06a:	4b5e      	ldr	r3, [pc, #376]	; (800e1e4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800e06c:	60bb      	str	r3, [r7, #8]
      break;
 800e06e:	e0b0      	b.n	800e1d2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800e070:	4b5a      	ldr	r3, [pc, #360]	; (800e1dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800e072:	685b      	ldr	r3, [r3, #4]
 800e074:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e078:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800e07a:	4b58      	ldr	r3, [pc, #352]	; (800e1dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800e07c:	685b      	ldr	r3, [r3, #4]
 800e07e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e082:	2b00      	cmp	r3, #0
 800e084:	d04a      	beq.n	800e11c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e086:	4b55      	ldr	r3, [pc, #340]	; (800e1dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800e088:	685b      	ldr	r3, [r3, #4]
 800e08a:	099b      	lsrs	r3, r3, #6
 800e08c:	f04f 0400 	mov.w	r4, #0
 800e090:	f240 11ff 	movw	r1, #511	; 0x1ff
 800e094:	f04f 0200 	mov.w	r2, #0
 800e098:	ea03 0501 	and.w	r5, r3, r1
 800e09c:	ea04 0602 	and.w	r6, r4, r2
 800e0a0:	4629      	mov	r1, r5
 800e0a2:	4632      	mov	r2, r6
 800e0a4:	f04f 0300 	mov.w	r3, #0
 800e0a8:	f04f 0400 	mov.w	r4, #0
 800e0ac:	0154      	lsls	r4, r2, #5
 800e0ae:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800e0b2:	014b      	lsls	r3, r1, #5
 800e0b4:	4619      	mov	r1, r3
 800e0b6:	4622      	mov	r2, r4
 800e0b8:	1b49      	subs	r1, r1, r5
 800e0ba:	eb62 0206 	sbc.w	r2, r2, r6
 800e0be:	f04f 0300 	mov.w	r3, #0
 800e0c2:	f04f 0400 	mov.w	r4, #0
 800e0c6:	0194      	lsls	r4, r2, #6
 800e0c8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800e0cc:	018b      	lsls	r3, r1, #6
 800e0ce:	1a5b      	subs	r3, r3, r1
 800e0d0:	eb64 0402 	sbc.w	r4, r4, r2
 800e0d4:	f04f 0100 	mov.w	r1, #0
 800e0d8:	f04f 0200 	mov.w	r2, #0
 800e0dc:	00e2      	lsls	r2, r4, #3
 800e0de:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800e0e2:	00d9      	lsls	r1, r3, #3
 800e0e4:	460b      	mov	r3, r1
 800e0e6:	4614      	mov	r4, r2
 800e0e8:	195b      	adds	r3, r3, r5
 800e0ea:	eb44 0406 	adc.w	r4, r4, r6
 800e0ee:	f04f 0100 	mov.w	r1, #0
 800e0f2:	f04f 0200 	mov.w	r2, #0
 800e0f6:	0262      	lsls	r2, r4, #9
 800e0f8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800e0fc:	0259      	lsls	r1, r3, #9
 800e0fe:	460b      	mov	r3, r1
 800e100:	4614      	mov	r4, r2
 800e102:	4618      	mov	r0, r3
 800e104:	4621      	mov	r1, r4
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	f04f 0400 	mov.w	r4, #0
 800e10c:	461a      	mov	r2, r3
 800e10e:	4623      	mov	r3, r4
 800e110:	f7f2 ff28 	bl	8000f64 <__aeabi_uldivmod>
 800e114:	4603      	mov	r3, r0
 800e116:	460c      	mov	r4, r1
 800e118:	60fb      	str	r3, [r7, #12]
 800e11a:	e049      	b.n	800e1b0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e11c:	4b2f      	ldr	r3, [pc, #188]	; (800e1dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800e11e:	685b      	ldr	r3, [r3, #4]
 800e120:	099b      	lsrs	r3, r3, #6
 800e122:	f04f 0400 	mov.w	r4, #0
 800e126:	f240 11ff 	movw	r1, #511	; 0x1ff
 800e12a:	f04f 0200 	mov.w	r2, #0
 800e12e:	ea03 0501 	and.w	r5, r3, r1
 800e132:	ea04 0602 	and.w	r6, r4, r2
 800e136:	4629      	mov	r1, r5
 800e138:	4632      	mov	r2, r6
 800e13a:	f04f 0300 	mov.w	r3, #0
 800e13e:	f04f 0400 	mov.w	r4, #0
 800e142:	0154      	lsls	r4, r2, #5
 800e144:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800e148:	014b      	lsls	r3, r1, #5
 800e14a:	4619      	mov	r1, r3
 800e14c:	4622      	mov	r2, r4
 800e14e:	1b49      	subs	r1, r1, r5
 800e150:	eb62 0206 	sbc.w	r2, r2, r6
 800e154:	f04f 0300 	mov.w	r3, #0
 800e158:	f04f 0400 	mov.w	r4, #0
 800e15c:	0194      	lsls	r4, r2, #6
 800e15e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800e162:	018b      	lsls	r3, r1, #6
 800e164:	1a5b      	subs	r3, r3, r1
 800e166:	eb64 0402 	sbc.w	r4, r4, r2
 800e16a:	f04f 0100 	mov.w	r1, #0
 800e16e:	f04f 0200 	mov.w	r2, #0
 800e172:	00e2      	lsls	r2, r4, #3
 800e174:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800e178:	00d9      	lsls	r1, r3, #3
 800e17a:	460b      	mov	r3, r1
 800e17c:	4614      	mov	r4, r2
 800e17e:	195b      	adds	r3, r3, r5
 800e180:	eb44 0406 	adc.w	r4, r4, r6
 800e184:	f04f 0100 	mov.w	r1, #0
 800e188:	f04f 0200 	mov.w	r2, #0
 800e18c:	02a2      	lsls	r2, r4, #10
 800e18e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800e192:	0299      	lsls	r1, r3, #10
 800e194:	460b      	mov	r3, r1
 800e196:	4614      	mov	r4, r2
 800e198:	4618      	mov	r0, r3
 800e19a:	4621      	mov	r1, r4
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	f04f 0400 	mov.w	r4, #0
 800e1a2:	461a      	mov	r2, r3
 800e1a4:	4623      	mov	r3, r4
 800e1a6:	f7f2 fedd 	bl	8000f64 <__aeabi_uldivmod>
 800e1aa:	4603      	mov	r3, r0
 800e1ac:	460c      	mov	r4, r1
 800e1ae:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800e1b0:	4b0a      	ldr	r3, [pc, #40]	; (800e1dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800e1b2:	685b      	ldr	r3, [r3, #4]
 800e1b4:	0c1b      	lsrs	r3, r3, #16
 800e1b6:	f003 0303 	and.w	r3, r3, #3
 800e1ba:	3301      	adds	r3, #1
 800e1bc:	005b      	lsls	r3, r3, #1
 800e1be:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800e1c0:	68fa      	ldr	r2, [r7, #12]
 800e1c2:	683b      	ldr	r3, [r7, #0]
 800e1c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1c8:	60bb      	str	r3, [r7, #8]
      break;
 800e1ca:	e002      	b.n	800e1d2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800e1cc:	4b04      	ldr	r3, [pc, #16]	; (800e1e0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800e1ce:	60bb      	str	r3, [r7, #8]
      break;
 800e1d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800e1d2:	68bb      	ldr	r3, [r7, #8]
}
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	3714      	adds	r7, #20
 800e1d8:	46bd      	mov	sp, r7
 800e1da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e1dc:	40023800 	.word	0x40023800
 800e1e0:	00f42400 	.word	0x00f42400
 800e1e4:	007a1200 	.word	0x007a1200

0800e1e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e1e8:	b480      	push	{r7}
 800e1ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e1ec:	4b03      	ldr	r3, [pc, #12]	; (800e1fc <HAL_RCC_GetHCLKFreq+0x14>)
 800e1ee:	681b      	ldr	r3, [r3, #0]
}
 800e1f0:	4618      	mov	r0, r3
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f8:	4770      	bx	lr
 800e1fa:	bf00      	nop
 800e1fc:	20000108 	.word	0x20000108

0800e200 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e200:	b580      	push	{r7, lr}
 800e202:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800e204:	f7ff fff0 	bl	800e1e8 <HAL_RCC_GetHCLKFreq>
 800e208:	4601      	mov	r1, r0
 800e20a:	4b05      	ldr	r3, [pc, #20]	; (800e220 <HAL_RCC_GetPCLK1Freq+0x20>)
 800e20c:	689b      	ldr	r3, [r3, #8]
 800e20e:	0a9b      	lsrs	r3, r3, #10
 800e210:	f003 0307 	and.w	r3, r3, #7
 800e214:	4a03      	ldr	r2, [pc, #12]	; (800e224 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e216:	5cd3      	ldrb	r3, [r2, r3]
 800e218:	fa21 f303 	lsr.w	r3, r1, r3
}
 800e21c:	4618      	mov	r0, r3
 800e21e:	bd80      	pop	{r7, pc}
 800e220:	40023800 	.word	0x40023800
 800e224:	0801efac 	.word	0x0801efac

0800e228 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e228:	b580      	push	{r7, lr}
 800e22a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800e22c:	f7ff ffdc 	bl	800e1e8 <HAL_RCC_GetHCLKFreq>
 800e230:	4601      	mov	r1, r0
 800e232:	4b05      	ldr	r3, [pc, #20]	; (800e248 <HAL_RCC_GetPCLK2Freq+0x20>)
 800e234:	689b      	ldr	r3, [r3, #8]
 800e236:	0b5b      	lsrs	r3, r3, #13
 800e238:	f003 0307 	and.w	r3, r3, #7
 800e23c:	4a03      	ldr	r2, [pc, #12]	; (800e24c <HAL_RCC_GetPCLK2Freq+0x24>)
 800e23e:	5cd3      	ldrb	r3, [r2, r3]
 800e240:	fa21 f303 	lsr.w	r3, r1, r3
}
 800e244:	4618      	mov	r0, r3
 800e246:	bd80      	pop	{r7, pc}
 800e248:	40023800 	.word	0x40023800
 800e24c:	0801efac 	.word	0x0801efac

0800e250 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800e250:	b480      	push	{r7}
 800e252:	b083      	sub	sp, #12
 800e254:	af00      	add	r7, sp, #0
 800e256:	6078      	str	r0, [r7, #4]
 800e258:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	220f      	movs	r2, #15
 800e25e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800e260:	4b12      	ldr	r3, [pc, #72]	; (800e2ac <HAL_RCC_GetClockConfig+0x5c>)
 800e262:	689b      	ldr	r3, [r3, #8]
 800e264:	f003 0203 	and.w	r2, r3, #3
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800e26c:	4b0f      	ldr	r3, [pc, #60]	; (800e2ac <HAL_RCC_GetClockConfig+0x5c>)
 800e26e:	689b      	ldr	r3, [r3, #8]
 800e270:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800e278:	4b0c      	ldr	r3, [pc, #48]	; (800e2ac <HAL_RCC_GetClockConfig+0x5c>)
 800e27a:	689b      	ldr	r3, [r3, #8]
 800e27c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800e284:	4b09      	ldr	r3, [pc, #36]	; (800e2ac <HAL_RCC_GetClockConfig+0x5c>)
 800e286:	689b      	ldr	r3, [r3, #8]
 800e288:	08db      	lsrs	r3, r3, #3
 800e28a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800e292:	4b07      	ldr	r3, [pc, #28]	; (800e2b0 <HAL_RCC_GetClockConfig+0x60>)
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	f003 020f 	and.w	r2, r3, #15
 800e29a:	683b      	ldr	r3, [r7, #0]
 800e29c:	601a      	str	r2, [r3, #0]
}
 800e29e:	bf00      	nop
 800e2a0:	370c      	adds	r7, #12
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a8:	4770      	bx	lr
 800e2aa:	bf00      	nop
 800e2ac:	40023800 	.word	0x40023800
 800e2b0:	40023c00 	.word	0x40023c00

0800e2b4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b082      	sub	sp, #8
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d101      	bne.n	800e2c6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800e2c2:	2301      	movs	r3, #1
 800e2c4:	e022      	b.n	800e30c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e2cc:	b2db      	uxtb	r3, r3
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d105      	bne.n	800e2de <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	2200      	movs	r2, #0
 800e2d6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800e2d8:	6878      	ldr	r0, [r7, #4]
 800e2da:	f7f9 fefb 	bl	80080d4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	2203      	movs	r2, #3
 800e2e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800e2e6:	6878      	ldr	r0, [r7, #4]
 800e2e8:	f000 f814 	bl	800e314 <HAL_SD_InitCard>
 800e2ec:	4603      	mov	r3, r0
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d001      	beq.n	800e2f6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800e2f2:	2301      	movs	r3, #1
 800e2f4:	e00a      	b.n	800e30c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	2200      	movs	r2, #0
 800e2fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	2200      	movs	r2, #0
 800e300:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	2201      	movs	r2, #1
 800e306:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800e30a:	2300      	movs	r3, #0
}
 800e30c:	4618      	mov	r0, r3
 800e30e:	3708      	adds	r7, #8
 800e310:	46bd      	mov	sp, r7
 800e312:	bd80      	pop	{r7, pc}

0800e314 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e314:	b5b0      	push	{r4, r5, r7, lr}
 800e316:	b08e      	sub	sp, #56	; 0x38
 800e318:	af04      	add	r7, sp, #16
 800e31a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800e31c:	2300      	movs	r3, #0
 800e31e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800e320:	2300      	movs	r3, #0
 800e322:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800e324:	2300      	movs	r3, #0
 800e326:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800e328:	2300      	movs	r3, #0
 800e32a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800e32c:	2300      	movs	r3, #0
 800e32e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800e330:	2376      	movs	r3, #118	; 0x76
 800e332:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	681d      	ldr	r5, [r3, #0]
 800e338:	466c      	mov	r4, sp
 800e33a:	f107 0314 	add.w	r3, r7, #20
 800e33e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e342:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e346:	f107 0308 	add.w	r3, r7, #8
 800e34a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e34c:	4628      	mov	r0, r5
 800e34e:	f003 fb5f 	bl	8011a10 <SDIO_Init>
 800e352:	4603      	mov	r3, r0
 800e354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800e358:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d001      	beq.n	800e364 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800e360:	2301      	movs	r3, #1
 800e362:	e031      	b.n	800e3c8 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800e364:	4b1a      	ldr	r3, [pc, #104]	; (800e3d0 <HAL_SD_InitCard+0xbc>)
 800e366:	2200      	movs	r2, #0
 800e368:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	4618      	mov	r0, r3
 800e370:	f003 fb97 	bl	8011aa2 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800e374:	4b16      	ldr	r3, [pc, #88]	; (800e3d0 <HAL_SD_InitCard+0xbc>)
 800e376:	2201      	movs	r2, #1
 800e378:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800e37a:	6878      	ldr	r0, [r7, #4]
 800e37c:	f000 ffdc 	bl	800f338 <SD_PowerON>
 800e380:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e382:	6a3b      	ldr	r3, [r7, #32]
 800e384:	2b00      	cmp	r3, #0
 800e386:	d00b      	beq.n	800e3a0 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	2201      	movs	r2, #1
 800e38c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e394:	6a3b      	ldr	r3, [r7, #32]
 800e396:	431a      	orrs	r2, r3
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800e39c:	2301      	movs	r3, #1
 800e39e:	e013      	b.n	800e3c8 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800e3a0:	6878      	ldr	r0, [r7, #4]
 800e3a2:	f000 fefb 	bl	800f19c <SD_InitCard>
 800e3a6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e3a8:	6a3b      	ldr	r3, [r7, #32]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d00b      	beq.n	800e3c6 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	2201      	movs	r2, #1
 800e3b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e3ba:	6a3b      	ldr	r3, [r7, #32]
 800e3bc:	431a      	orrs	r2, r3
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800e3c2:	2301      	movs	r3, #1
 800e3c4:	e000      	b.n	800e3c8 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800e3c6:	2300      	movs	r3, #0
}
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	3728      	adds	r7, #40	; 0x28
 800e3cc:	46bd      	mov	sp, r7
 800e3ce:	bdb0      	pop	{r4, r5, r7, pc}
 800e3d0:	422580a0 	.word	0x422580a0

0800e3d4 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800e3d4:	b580      	push	{r7, lr}
 800e3d6:	b08c      	sub	sp, #48	; 0x30
 800e3d8:	af00      	add	r7, sp, #0
 800e3da:	60f8      	str	r0, [r7, #12]
 800e3dc:	60b9      	str	r1, [r7, #8]
 800e3de:	607a      	str	r2, [r7, #4]
 800e3e0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800e3e6:	68bb      	ldr	r3, [r7, #8]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d107      	bne.n	800e3fc <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e3f0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800e3f8:	2301      	movs	r3, #1
 800e3fa:	e0c9      	b.n	800e590 <HAL_SD_ReadBlocks_DMA+0x1bc>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e402:	b2db      	uxtb	r3, r3
 800e404:	2b01      	cmp	r3, #1
 800e406:	f040 80c2 	bne.w	800e58e <HAL_SD_ReadBlocks_DMA+0x1ba>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	2200      	movs	r2, #0
 800e40e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e410:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e412:	683b      	ldr	r3, [r7, #0]
 800e414:	441a      	add	r2, r3
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e41a:	429a      	cmp	r2, r3
 800e41c:	d907      	bls.n	800e42e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e422:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800e42a:	2301      	movs	r3, #1
 800e42c:	e0b0      	b.n	800e590 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	2203      	movs	r2, #3
 800e432:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	2200      	movs	r2, #0
 800e43c:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	681b      	ldr	r3, [r3, #0]
 800e442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e444:	68fa      	ldr	r2, [r7, #12]
 800e446:	6812      	ldr	r2, [r2, #0]
 800e448:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 800e44c:	f043 0302 	orr.w	r3, r3, #2
 800e450:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e456:	4a50      	ldr	r2, [pc, #320]	; (800e598 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800e458:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e45e:	4a4f      	ldr	r2, [pc, #316]	; (800e59c <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800e460:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e466:	2200      	movs	r2, #0
 800e468:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	3380      	adds	r3, #128	; 0x80
 800e474:	4619      	mov	r1, r3
 800e476:	68ba      	ldr	r2, [r7, #8]
 800e478:	683b      	ldr	r3, [r7, #0]
 800e47a:	025b      	lsls	r3, r3, #9
 800e47c:	089b      	lsrs	r3, r3, #2
 800e47e:	f7fb fd43 	bl	8009f08 <HAL_DMA_Start_IT>
 800e482:	4603      	mov	r3, r0
 800e484:	2b00      	cmp	r3, #0
 800e486:	d017      	beq.n	800e4b8 <HAL_SD_ReadBlocks_DMA+0xe4>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800e496:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	4a40      	ldr	r2, [pc, #256]	; (800e5a0 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800e49e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e4a4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	2201      	movs	r2, #1
 800e4b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800e4b4:	2301      	movs	r3, #1
 800e4b6:	e06b      	b.n	800e590 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800e4b8:	4b3a      	ldr	r3, [pc, #232]	; (800e5a4 <HAL_SD_ReadBlocks_DMA+0x1d0>)
 800e4ba:	2201      	movs	r2, #1
 800e4bc:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e4c2:	2b01      	cmp	r3, #1
 800e4c4:	d002      	beq.n	800e4cc <HAL_SD_ReadBlocks_DMA+0xf8>
      {
        add *= 512U;
 800e4c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4c8:	025b      	lsls	r3, r3, #9
 800e4ca:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e4d4:	4618      	mov	r0, r3
 800e4d6:	f003 fb77 	bl	8011bc8 <SDMMC_CmdBlockLength>
 800e4da:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800e4dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d00f      	beq.n	800e502 <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	4a2e      	ldr	r2, [pc, #184]	; (800e5a0 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800e4e8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e4ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4f0:	431a      	orrs	r2, r3
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	2201      	movs	r2, #1
 800e4fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800e4fe:	2301      	movs	r3, #1
 800e500:	e046      	b.n	800e590 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e502:	f04f 33ff 	mov.w	r3, #4294967295
 800e506:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e508:	683b      	ldr	r3, [r7, #0]
 800e50a:	025b      	lsls	r3, r3, #9
 800e50c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800e50e:	2390      	movs	r3, #144	; 0x90
 800e510:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800e512:	2302      	movs	r3, #2
 800e514:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800e516:	2300      	movs	r3, #0
 800e518:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800e51a:	2301      	movs	r3, #1
 800e51c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	f107 0210 	add.w	r2, r7, #16
 800e526:	4611      	mov	r1, r2
 800e528:	4618      	mov	r0, r3
 800e52a:	f003 fb21 	bl	8011b70 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800e52e:	683b      	ldr	r3, [r7, #0]
 800e530:	2b01      	cmp	r3, #1
 800e532:	d90a      	bls.n	800e54a <HAL_SD_ReadBlocks_DMA+0x176>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	2282      	movs	r2, #130	; 0x82
 800e538:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e540:	4618      	mov	r0, r3
 800e542:	f003 fb85 	bl	8011c50 <SDMMC_CmdReadMultiBlock>
 800e546:	62f8      	str	r0, [r7, #44]	; 0x2c
 800e548:	e009      	b.n	800e55e <HAL_SD_ReadBlocks_DMA+0x18a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	2281      	movs	r2, #129	; 0x81
 800e54e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e556:	4618      	mov	r0, r3
 800e558:	f003 fb58 	bl	8011c0c <SDMMC_CmdReadSingleBlock>
 800e55c:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800e55e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e560:	2b00      	cmp	r3, #0
 800e562:	d012      	beq.n	800e58a <HAL_SD_ReadBlocks_DMA+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	4a0d      	ldr	r2, [pc, #52]	; (800e5a0 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800e56a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e572:	431a      	orrs	r2, r3
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	2201      	movs	r2, #1
 800e57c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	2200      	movs	r2, #0
 800e584:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800e586:	2301      	movs	r3, #1
 800e588:	e002      	b.n	800e590 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      return HAL_OK;
 800e58a:	2300      	movs	r3, #0
 800e58c:	e000      	b.n	800e590 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
  }
  else
  {
    return HAL_BUSY;
 800e58e:	2302      	movs	r3, #2
  }
}
 800e590:	4618      	mov	r0, r3
 800e592:	3730      	adds	r7, #48	; 0x30
 800e594:	46bd      	mov	sp, r7
 800e596:	bd80      	pop	{r7, pc}
 800e598:	0800efab 	.word	0x0800efab
 800e59c:	0800f01d 	.word	0x0800f01d
 800e5a0:	004005ff 	.word	0x004005ff
 800e5a4:	4225858c 	.word	0x4225858c

0800e5a8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800e5a8:	b580      	push	{r7, lr}
 800e5aa:	b08c      	sub	sp, #48	; 0x30
 800e5ac:	af00      	add	r7, sp, #0
 800e5ae:	60f8      	str	r0, [r7, #12]
 800e5b0:	60b9      	str	r1, [r7, #8]
 800e5b2:	607a      	str	r2, [r7, #4]
 800e5b4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800e5ba:	68bb      	ldr	r3, [r7, #8]
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d107      	bne.n	800e5d0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e5c4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800e5cc:	2301      	movs	r3, #1
 800e5ce:	e0ce      	b.n	800e76e <HAL_SD_WriteBlocks_DMA+0x1c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e5d6:	b2db      	uxtb	r3, r3
 800e5d8:	2b01      	cmp	r3, #1
 800e5da:	f040 80c7 	bne.w	800e76c <HAL_SD_WriteBlocks_DMA+0x1c4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	2200      	movs	r2, #0
 800e5e2:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e5e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e5e6:	683b      	ldr	r3, [r7, #0]
 800e5e8:	441a      	add	r2, r3
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e5ee:	429a      	cmp	r2, r3
 800e5f0:	d907      	bls.n	800e602 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e5f6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800e5fe:	2301      	movs	r3, #1
 800e600:	e0b5      	b.n	800e76e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	2203      	movs	r2, #3
 800e606:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	2200      	movs	r2, #0
 800e610:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e618:	68fa      	ldr	r2, [r7, #12]
 800e61a:	6812      	ldr	r2, [r2, #0]
 800e61c:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 800e620:	f043 0302 	orr.w	r3, r3, #2
 800e624:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e62a:	4a53      	ldr	r2, [pc, #332]	; (800e778 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800e62c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e632:	4a52      	ldr	r2, [pc, #328]	; (800e77c <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800e634:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e63a:	2200      	movs	r2, #0
 800e63c:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e642:	2b01      	cmp	r3, #1
 800e644:	d002      	beq.n	800e64c <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 800e646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e648:	025b      	lsls	r3, r3, #9
 800e64a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e654:	4618      	mov	r0, r3
 800e656:	f003 fab7 	bl	8011bc8 <SDMMC_CmdBlockLength>
 800e65a:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e65c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d00f      	beq.n	800e682 <HAL_SD_WriteBlocks_DMA+0xda>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	4a46      	ldr	r2, [pc, #280]	; (800e780 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800e668:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e66e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e670:	431a      	orrs	r2, r3
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	2201      	movs	r2, #1
 800e67a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800e67e:	2301      	movs	r3, #1
 800e680:	e075      	b.n	800e76e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800e682:	683b      	ldr	r3, [r7, #0]
 800e684:	2b01      	cmp	r3, #1
 800e686:	d90a      	bls.n	800e69e <HAL_SD_WriteBlocks_DMA+0xf6>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	22a0      	movs	r2, #160	; 0xa0
 800e68c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e694:	4618      	mov	r0, r3
 800e696:	f003 fb1f 	bl	8011cd8 <SDMMC_CmdWriteMultiBlock>
 800e69a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800e69c:	e009      	b.n	800e6b2 <HAL_SD_WriteBlocks_DMA+0x10a>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	2290      	movs	r2, #144	; 0x90
 800e6a2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e6aa:	4618      	mov	r0, r3
 800e6ac:	f003 faf2 	bl	8011c94 <SDMMC_CmdWriteSingleBlock>
 800e6b0:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800e6b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d012      	beq.n	800e6de <HAL_SD_WriteBlocks_DMA+0x136>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	4a30      	ldr	r2, [pc, #192]	; (800e780 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800e6be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e6c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6c6:	431a      	orrs	r2, r3
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	2201      	movs	r2, #1
 800e6d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	2200      	movs	r2, #0
 800e6d8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800e6da:	2301      	movs	r3, #1
 800e6dc:	e047      	b.n	800e76e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800e6de:	4b29      	ldr	r3, [pc, #164]	; (800e784 <HAL_SD_WriteBlocks_DMA+0x1dc>)
 800e6e0:	2201      	movs	r2, #1
 800e6e2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800e6e8:	68b9      	ldr	r1, [r7, #8]
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	3380      	adds	r3, #128	; 0x80
 800e6f0:	461a      	mov	r2, r3
 800e6f2:	683b      	ldr	r3, [r7, #0]
 800e6f4:	025b      	lsls	r3, r3, #9
 800e6f6:	089b      	lsrs	r3, r3, #2
 800e6f8:	f7fb fc06 	bl	8009f08 <HAL_DMA_Start_IT>
 800e6fc:	4603      	mov	r3, r0
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d01c      	beq.n	800e73c <HAL_SD_WriteBlocks_DMA+0x194>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e708:	68fa      	ldr	r2, [r7, #12]
 800e70a:	6812      	ldr	r2, [r2, #0]
 800e70c:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 800e710:	f023 0302 	bic.w	r3, r3, #2
 800e714:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	4a19      	ldr	r2, [pc, #100]	; (800e780 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800e71c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e722:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	2201      	movs	r2, #1
 800e72e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	2200      	movs	r2, #0
 800e736:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800e738:	2301      	movs	r3, #1
 800e73a:	e018      	b.n	800e76e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e73c:	f04f 33ff 	mov.w	r3, #4294967295
 800e740:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e742:	683b      	ldr	r3, [r7, #0]
 800e744:	025b      	lsls	r3, r3, #9
 800e746:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800e748:	2390      	movs	r3, #144	; 0x90
 800e74a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800e74c:	2300      	movs	r3, #0
 800e74e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800e750:	2300      	movs	r3, #0
 800e752:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800e754:	2301      	movs	r3, #1
 800e756:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	f107 0210 	add.w	r2, r7, #16
 800e760:	4611      	mov	r1, r2
 800e762:	4618      	mov	r0, r3
 800e764:	f003 fa04 	bl	8011b70 <SDIO_ConfigData>

      return HAL_OK;
 800e768:	2300      	movs	r3, #0
 800e76a:	e000      	b.n	800e76e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
  }
  else
  {
    return HAL_BUSY;
 800e76c:	2302      	movs	r3, #2
  }
}
 800e76e:	4618      	mov	r0, r3
 800e770:	3730      	adds	r7, #48	; 0x30
 800e772:	46bd      	mov	sp, r7
 800e774:	bd80      	pop	{r7, pc}
 800e776:	bf00      	nop
 800e778:	0800ef81 	.word	0x0800ef81
 800e77c:	0800f01d 	.word	0x0800f01d
 800e780:	004005ff 	.word	0x004005ff
 800e784:	4225858c 	.word	0x4225858c

0800e788 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800e788:	b580      	push	{r7, lr}
 800e78a:	b084      	sub	sp, #16
 800e78c:	af00      	add	r7, sp, #0
 800e78e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e794:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e79c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d008      	beq.n	800e7b6 <HAL_SD_IRQHandler+0x2e>
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	f003 0308 	and.w	r3, r3, #8
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d003      	beq.n	800e7b6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800e7ae:	6878      	ldr	r0, [r7, #4]
 800e7b0:	f000 ffd8 	bl	800f764 <SD_Read_IT>
 800e7b4:	e165      	b.n	800ea82 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e7bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	f000 808f 	beq.w	800e8e4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e7ce:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e7d6:	687a      	ldr	r2, [r7, #4]
 800e7d8:	6812      	ldr	r2, [r2, #0]
 800e7da:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 800e7de:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800e7e2:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	f022 0201 	bic.w	r2, r2, #1
 800e7f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	f003 0308 	and.w	r3, r3, #8
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d039      	beq.n	800e872 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	f003 0302 	and.w	r3, r3, #2
 800e804:	2b00      	cmp	r3, #0
 800e806:	d104      	bne.n	800e812 <HAL_SD_IRQHandler+0x8a>
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	f003 0320 	and.w	r3, r3, #32
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d011      	beq.n	800e836 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	4618      	mov	r0, r3
 800e818:	f003 fa80 	bl	8011d1c <SDMMC_CmdStopTransfer>
 800e81c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800e81e:	68bb      	ldr	r3, [r7, #8]
 800e820:	2b00      	cmp	r3, #0
 800e822:	d008      	beq.n	800e836 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e828:	68bb      	ldr	r3, [r7, #8]
 800e82a:	431a      	orrs	r2, r3
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800e830:	6878      	ldr	r0, [r7, #4]
 800e832:	f000 f92f 	bl	800ea94 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	f240 523a 	movw	r2, #1338	; 0x53a
 800e83e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	2201      	movs	r2, #1
 800e844:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	2200      	movs	r2, #0
 800e84c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	f003 0301 	and.w	r3, r3, #1
 800e854:	2b00      	cmp	r3, #0
 800e856:	d104      	bne.n	800e862 <HAL_SD_IRQHandler+0xda>
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	f003 0302 	and.w	r3, r3, #2
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d003      	beq.n	800e86a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800e862:	6878      	ldr	r0, [r7, #4]
 800e864:	f004 f98c 	bl	8012b80 <HAL_SD_RxCpltCallback>
 800e868:	e10b      	b.n	800ea82 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800e86a:	6878      	ldr	r0, [r7, #4]
 800e86c:	f004 f97e 	bl	8012b6c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800e870:	e107      	b.n	800ea82 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e878:	2b00      	cmp	r3, #0
 800e87a:	f000 8102 	beq.w	800ea82 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	f003 0320 	and.w	r3, r3, #32
 800e884:	2b00      	cmp	r3, #0
 800e886:	d011      	beq.n	800e8ac <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	4618      	mov	r0, r3
 800e88e:	f003 fa45 	bl	8011d1c <SDMMC_CmdStopTransfer>
 800e892:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800e894:	68bb      	ldr	r3, [r7, #8]
 800e896:	2b00      	cmp	r3, #0
 800e898:	d008      	beq.n	800e8ac <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e89e:	68bb      	ldr	r3, [r7, #8]
 800e8a0:	431a      	orrs	r2, r3
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800e8a6:	6878      	ldr	r0, [r7, #4]
 800e8a8:	f000 f8f4 	bl	800ea94 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	f003 0301 	and.w	r3, r3, #1
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	f040 80e5 	bne.w	800ea82 <HAL_SD_IRQHandler+0x2fa>
 800e8b8:	68fb      	ldr	r3, [r7, #12]
 800e8ba:	f003 0302 	and.w	r3, r3, #2
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	f040 80df 	bne.w	800ea82 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	f022 0208 	bic.w	r2, r2, #8
 800e8d2:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	2201      	movs	r2, #1
 800e8d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800e8dc:	6878      	ldr	r0, [r7, #4]
 800e8de:	f004 f945 	bl	8012b6c <HAL_SD_TxCpltCallback>
}
 800e8e2:	e0ce      	b.n	800ea82 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d008      	beq.n	800e904 <HAL_SD_IRQHandler+0x17c>
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	f003 0308 	and.w	r3, r3, #8
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d003      	beq.n	800e904 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800e8fc:	6878      	ldr	r0, [r7, #4]
 800e8fe:	f000 ff82 	bl	800f806 <SD_Write_IT>
 800e902:	e0be      	b.n	800ea82 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e90a:	f240 233a 	movw	r3, #570	; 0x23a
 800e90e:	4013      	ands	r3, r2
 800e910:	2b00      	cmp	r3, #0
 800e912:	f000 80b6 	beq.w	800ea82 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e91c:	f003 0302 	and.w	r3, r3, #2
 800e920:	2b00      	cmp	r3, #0
 800e922:	d005      	beq.n	800e930 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e928:	f043 0202 	orr.w	r2, r3, #2
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e936:	f003 0308 	and.w	r3, r3, #8
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d005      	beq.n	800e94a <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e942:	f043 0208 	orr.w	r2, r3, #8
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e950:	f003 0320 	and.w	r3, r3, #32
 800e954:	2b00      	cmp	r3, #0
 800e956:	d005      	beq.n	800e964 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e95c:	f043 0220 	orr.w	r2, r3, #32
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e96a:	f003 0310 	and.w	r3, r3, #16
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d005      	beq.n	800e97e <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e976:	f043 0210 	orr.w	r2, r3, #16
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e984:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d005      	beq.n	800e998 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e990:	f043 0208 	orr.w	r2, r3, #8
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	f240 723a 	movw	r2, #1850	; 0x73a
 800e9a0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e9a8:	687a      	ldr	r2, [r7, #4]
 800e9aa:	6812      	ldr	r2, [r2, #0]
 800e9ac:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 800e9b0:	f023 0302 	bic.w	r3, r3, #2
 800e9b4:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	4618      	mov	r0, r3
 800e9bc:	f003 f9ae 	bl	8011d1c <SDMMC_CmdStopTransfer>
 800e9c0:	4602      	mov	r2, r0
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9c6:	431a      	orrs	r2, r3
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	f003 0308 	and.w	r3, r3, #8
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d00a      	beq.n	800e9ec <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	2201      	movs	r2, #1
 800e9da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	2200      	movs	r2, #0
 800e9e2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800e9e4:	6878      	ldr	r0, [r7, #4]
 800e9e6:	f000 f855 	bl	800ea94 <HAL_SD_ErrorCallback>
}
 800e9ea:	e04a      	b.n	800ea82 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d045      	beq.n	800ea82 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	f003 0310 	and.w	r3, r3, #16
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d104      	bne.n	800ea0a <HAL_SD_IRQHandler+0x282>
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	f003 0320 	and.w	r3, r3, #32
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d011      	beq.n	800ea2e <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea0e:	4a1f      	ldr	r2, [pc, #124]	; (800ea8c <HAL_SD_IRQHandler+0x304>)
 800ea10:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea16:	4618      	mov	r0, r3
 800ea18:	f7fb face 	bl	8009fb8 <HAL_DMA_Abort_IT>
 800ea1c:	4603      	mov	r3, r0
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d02f      	beq.n	800ea82 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea26:	4618      	mov	r0, r3
 800ea28:	f000 fb4a 	bl	800f0c0 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800ea2c:	e029      	b.n	800ea82 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	f003 0301 	and.w	r3, r3, #1
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d104      	bne.n	800ea42 <HAL_SD_IRQHandler+0x2ba>
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	f003 0302 	and.w	r3, r3, #2
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d011      	beq.n	800ea66 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea46:	4a12      	ldr	r2, [pc, #72]	; (800ea90 <HAL_SD_IRQHandler+0x308>)
 800ea48:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea4e:	4618      	mov	r0, r3
 800ea50:	f7fb fab2 	bl	8009fb8 <HAL_DMA_Abort_IT>
 800ea54:	4603      	mov	r3, r0
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d013      	beq.n	800ea82 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea5e:	4618      	mov	r0, r3
 800ea60:	f000 fb65 	bl	800f12e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800ea64:	e00d      	b.n	800ea82 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	2200      	movs	r2, #0
 800ea6a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	2201      	movs	r2, #1
 800ea70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	2200      	movs	r2, #0
 800ea78:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800ea7a:	6878      	ldr	r0, [r7, #4]
 800ea7c:	f004 f86c 	bl	8012b58 <HAL_SD_AbortCallback>
}
 800ea80:	e7ff      	b.n	800ea82 <HAL_SD_IRQHandler+0x2fa>
 800ea82:	bf00      	nop
 800ea84:	3710      	adds	r7, #16
 800ea86:	46bd      	mov	sp, r7
 800ea88:	bd80      	pop	{r7, pc}
 800ea8a:	bf00      	nop
 800ea8c:	0800f0c1 	.word	0x0800f0c1
 800ea90:	0800f12f 	.word	0x0800f12f

0800ea94 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800ea94:	b480      	push	{r7}
 800ea96:	b083      	sub	sp, #12
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800ea9c:	bf00      	nop
 800ea9e:	370c      	adds	r7, #12
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa6:	4770      	bx	lr

0800eaa8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800eaa8:	b480      	push	{r7}
 800eaaa:	b083      	sub	sp, #12
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
 800eab0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eab6:	0f9b      	lsrs	r3, r3, #30
 800eab8:	b2da      	uxtb	r2, r3
 800eaba:	683b      	ldr	r3, [r7, #0]
 800eabc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eac2:	0e9b      	lsrs	r3, r3, #26
 800eac4:	b2db      	uxtb	r3, r3
 800eac6:	f003 030f 	and.w	r3, r3, #15
 800eaca:	b2da      	uxtb	r2, r3
 800eacc:	683b      	ldr	r3, [r7, #0]
 800eace:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ead4:	0e1b      	lsrs	r3, r3, #24
 800ead6:	b2db      	uxtb	r3, r3
 800ead8:	f003 0303 	and.w	r3, r3, #3
 800eadc:	b2da      	uxtb	r2, r3
 800eade:	683b      	ldr	r3, [r7, #0]
 800eae0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eae6:	0c1b      	lsrs	r3, r3, #16
 800eae8:	b2da      	uxtb	r2, r3
 800eaea:	683b      	ldr	r3, [r7, #0]
 800eaec:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eaf2:	0a1b      	lsrs	r3, r3, #8
 800eaf4:	b2da      	uxtb	r2, r3
 800eaf6:	683b      	ldr	r3, [r7, #0]
 800eaf8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eafe:	b2da      	uxtb	r2, r3
 800eb00:	683b      	ldr	r3, [r7, #0]
 800eb02:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb08:	0d1b      	lsrs	r3, r3, #20
 800eb0a:	b29a      	uxth	r2, r3
 800eb0c:	683b      	ldr	r3, [r7, #0]
 800eb0e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb14:	0c1b      	lsrs	r3, r3, #16
 800eb16:	b2db      	uxtb	r3, r3
 800eb18:	f003 030f 	and.w	r3, r3, #15
 800eb1c:	b2da      	uxtb	r2, r3
 800eb1e:	683b      	ldr	r3, [r7, #0]
 800eb20:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb26:	0bdb      	lsrs	r3, r3, #15
 800eb28:	b2db      	uxtb	r3, r3
 800eb2a:	f003 0301 	and.w	r3, r3, #1
 800eb2e:	b2da      	uxtb	r2, r3
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb38:	0b9b      	lsrs	r3, r3, #14
 800eb3a:	b2db      	uxtb	r3, r3
 800eb3c:	f003 0301 	and.w	r3, r3, #1
 800eb40:	b2da      	uxtb	r2, r3
 800eb42:	683b      	ldr	r3, [r7, #0]
 800eb44:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb4a:	0b5b      	lsrs	r3, r3, #13
 800eb4c:	b2db      	uxtb	r3, r3
 800eb4e:	f003 0301 	and.w	r3, r3, #1
 800eb52:	b2da      	uxtb	r2, r3
 800eb54:	683b      	ldr	r3, [r7, #0]
 800eb56:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb5c:	0b1b      	lsrs	r3, r3, #12
 800eb5e:	b2db      	uxtb	r3, r3
 800eb60:	f003 0301 	and.w	r3, r3, #1
 800eb64:	b2da      	uxtb	r2, r3
 800eb66:	683b      	ldr	r3, [r7, #0]
 800eb68:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800eb6a:	683b      	ldr	r3, [r7, #0]
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d163      	bne.n	800ec40 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb7c:	009a      	lsls	r2, r3, #2
 800eb7e:	f640 73fc 	movw	r3, #4092	; 0xffc
 800eb82:	4013      	ands	r3, r2
 800eb84:	687a      	ldr	r2, [r7, #4]
 800eb86:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800eb88:	0f92      	lsrs	r2, r2, #30
 800eb8a:	431a      	orrs	r2, r3
 800eb8c:	683b      	ldr	r3, [r7, #0]
 800eb8e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eb94:	0edb      	lsrs	r3, r3, #27
 800eb96:	b2db      	uxtb	r3, r3
 800eb98:	f003 0307 	and.w	r3, r3, #7
 800eb9c:	b2da      	uxtb	r2, r3
 800eb9e:	683b      	ldr	r3, [r7, #0]
 800eba0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eba6:	0e1b      	lsrs	r3, r3, #24
 800eba8:	b2db      	uxtb	r3, r3
 800ebaa:	f003 0307 	and.w	r3, r3, #7
 800ebae:	b2da      	uxtb	r2, r3
 800ebb0:	683b      	ldr	r3, [r7, #0]
 800ebb2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ebb8:	0d5b      	lsrs	r3, r3, #21
 800ebba:	b2db      	uxtb	r3, r3
 800ebbc:	f003 0307 	and.w	r3, r3, #7
 800ebc0:	b2da      	uxtb	r2, r3
 800ebc2:	683b      	ldr	r3, [r7, #0]
 800ebc4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ebca:	0c9b      	lsrs	r3, r3, #18
 800ebcc:	b2db      	uxtb	r3, r3
 800ebce:	f003 0307 	and.w	r3, r3, #7
 800ebd2:	b2da      	uxtb	r2, r3
 800ebd4:	683b      	ldr	r3, [r7, #0]
 800ebd6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ebdc:	0bdb      	lsrs	r3, r3, #15
 800ebde:	b2db      	uxtb	r3, r3
 800ebe0:	f003 0307 	and.w	r3, r3, #7
 800ebe4:	b2da      	uxtb	r2, r3
 800ebe6:	683b      	ldr	r3, [r7, #0]
 800ebe8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800ebea:	683b      	ldr	r3, [r7, #0]
 800ebec:	691b      	ldr	r3, [r3, #16]
 800ebee:	1c5a      	adds	r2, r3, #1
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	7e1b      	ldrb	r3, [r3, #24]
 800ebf8:	b2db      	uxtb	r3, r3
 800ebfa:	f003 0307 	and.w	r3, r3, #7
 800ebfe:	3302      	adds	r3, #2
 800ec00:	2201      	movs	r2, #1
 800ec02:	fa02 f303 	lsl.w	r3, r2, r3
 800ec06:	687a      	ldr	r2, [r7, #4]
 800ec08:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800ec0a:	fb02 f203 	mul.w	r2, r2, r3
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800ec12:	683b      	ldr	r3, [r7, #0]
 800ec14:	7a1b      	ldrb	r3, [r3, #8]
 800ec16:	b2db      	uxtb	r3, r3
 800ec18:	f003 030f 	and.w	r3, r3, #15
 800ec1c:	2201      	movs	r2, #1
 800ec1e:	409a      	lsls	r2, r3
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec28:	687a      	ldr	r2, [r7, #4]
 800ec2a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800ec2c:	0a52      	lsrs	r2, r2, #9
 800ec2e:	fb02 f203 	mul.w	r2, r2, r3
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ec3c:	661a      	str	r2, [r3, #96]	; 0x60
 800ec3e:	e031      	b.n	800eca4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ec44:	2b01      	cmp	r3, #1
 800ec46:	d11d      	bne.n	800ec84 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ec4c:	041b      	lsls	r3, r3, #16
 800ec4e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ec56:	0c1b      	lsrs	r3, r3, #16
 800ec58:	431a      	orrs	r2, r3
 800ec5a:	683b      	ldr	r3, [r7, #0]
 800ec5c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800ec5e:	683b      	ldr	r3, [r7, #0]
 800ec60:	691b      	ldr	r3, [r3, #16]
 800ec62:	3301      	adds	r3, #1
 800ec64:	029a      	lsls	r2, r3, #10
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ec78:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	661a      	str	r2, [r3, #96]	; 0x60
 800ec82:	e00f      	b.n	800eca4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	4a58      	ldr	r2, [pc, #352]	; (800edec <HAL_SD_GetCardCSD+0x344>)
 800ec8a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec90:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	2201      	movs	r2, #1
 800ec9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800eca0:	2301      	movs	r3, #1
 800eca2:	e09d      	b.n	800ede0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eca8:	0b9b      	lsrs	r3, r3, #14
 800ecaa:	b2db      	uxtb	r3, r3
 800ecac:	f003 0301 	and.w	r3, r3, #1
 800ecb0:	b2da      	uxtb	r2, r3
 800ecb2:	683b      	ldr	r3, [r7, #0]
 800ecb4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ecba:	09db      	lsrs	r3, r3, #7
 800ecbc:	b2db      	uxtb	r3, r3
 800ecbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ecc2:	b2da      	uxtb	r2, r3
 800ecc4:	683b      	ldr	r3, [r7, #0]
 800ecc6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eccc:	b2db      	uxtb	r3, r3
 800ecce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ecd2:	b2da      	uxtb	r2, r3
 800ecd4:	683b      	ldr	r3, [r7, #0]
 800ecd6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ecdc:	0fdb      	lsrs	r3, r3, #31
 800ecde:	b2da      	uxtb	r2, r3
 800ece0:	683b      	ldr	r3, [r7, #0]
 800ece2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ece8:	0f5b      	lsrs	r3, r3, #29
 800ecea:	b2db      	uxtb	r3, r3
 800ecec:	f003 0303 	and.w	r3, r3, #3
 800ecf0:	b2da      	uxtb	r2, r3
 800ecf2:	683b      	ldr	r3, [r7, #0]
 800ecf4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ecfa:	0e9b      	lsrs	r3, r3, #26
 800ecfc:	b2db      	uxtb	r3, r3
 800ecfe:	f003 0307 	and.w	r3, r3, #7
 800ed02:	b2da      	uxtb	r2, r3
 800ed04:	683b      	ldr	r3, [r7, #0]
 800ed06:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ed0c:	0d9b      	lsrs	r3, r3, #22
 800ed0e:	b2db      	uxtb	r3, r3
 800ed10:	f003 030f 	and.w	r3, r3, #15
 800ed14:	b2da      	uxtb	r2, r3
 800ed16:	683b      	ldr	r3, [r7, #0]
 800ed18:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ed1e:	0d5b      	lsrs	r3, r3, #21
 800ed20:	b2db      	uxtb	r3, r3
 800ed22:	f003 0301 	and.w	r3, r3, #1
 800ed26:	b2da      	uxtb	r2, r3
 800ed28:	683b      	ldr	r3, [r7, #0]
 800ed2a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800ed2e:	683b      	ldr	r3, [r7, #0]
 800ed30:	2200      	movs	r2, #0
 800ed32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ed3a:	0c1b      	lsrs	r3, r3, #16
 800ed3c:	b2db      	uxtb	r3, r3
 800ed3e:	f003 0301 	and.w	r3, r3, #1
 800ed42:	b2da      	uxtb	r2, r3
 800ed44:	683b      	ldr	r3, [r7, #0]
 800ed46:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ed4e:	0bdb      	lsrs	r3, r3, #15
 800ed50:	b2db      	uxtb	r3, r3
 800ed52:	f003 0301 	and.w	r3, r3, #1
 800ed56:	b2da      	uxtb	r2, r3
 800ed58:	683b      	ldr	r3, [r7, #0]
 800ed5a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ed62:	0b9b      	lsrs	r3, r3, #14
 800ed64:	b2db      	uxtb	r3, r3
 800ed66:	f003 0301 	and.w	r3, r3, #1
 800ed6a:	b2da      	uxtb	r2, r3
 800ed6c:	683b      	ldr	r3, [r7, #0]
 800ed6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ed76:	0b5b      	lsrs	r3, r3, #13
 800ed78:	b2db      	uxtb	r3, r3
 800ed7a:	f003 0301 	and.w	r3, r3, #1
 800ed7e:	b2da      	uxtb	r2, r3
 800ed80:	683b      	ldr	r3, [r7, #0]
 800ed82:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ed8a:	0b1b      	lsrs	r3, r3, #12
 800ed8c:	b2db      	uxtb	r3, r3
 800ed8e:	f003 0301 	and.w	r3, r3, #1
 800ed92:	b2da      	uxtb	r2, r3
 800ed94:	683b      	ldr	r3, [r7, #0]
 800ed96:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ed9e:	0a9b      	lsrs	r3, r3, #10
 800eda0:	b2db      	uxtb	r3, r3
 800eda2:	f003 0303 	and.w	r3, r3, #3
 800eda6:	b2da      	uxtb	r2, r3
 800eda8:	683b      	ldr	r3, [r7, #0]
 800edaa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800edb2:	0a1b      	lsrs	r3, r3, #8
 800edb4:	b2db      	uxtb	r3, r3
 800edb6:	f003 0303 	and.w	r3, r3, #3
 800edba:	b2da      	uxtb	r2, r3
 800edbc:	683b      	ldr	r3, [r7, #0]
 800edbe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800edc6:	085b      	lsrs	r3, r3, #1
 800edc8:	b2db      	uxtb	r3, r3
 800edca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800edce:	b2da      	uxtb	r2, r3
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800edd6:	683b      	ldr	r3, [r7, #0]
 800edd8:	2201      	movs	r2, #1
 800edda:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800edde:	2300      	movs	r3, #0
}
 800ede0:	4618      	mov	r0, r3
 800ede2:	370c      	adds	r7, #12
 800ede4:	46bd      	mov	sp, r7
 800ede6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edea:	4770      	bx	lr
 800edec:	004005ff 	.word	0x004005ff

0800edf0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800edf0:	b480      	push	{r7}
 800edf2:	b083      	sub	sp, #12
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	6078      	str	r0, [r7, #4]
 800edf8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800edfe:	683b      	ldr	r3, [r7, #0]
 800ee00:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ee06:	683b      	ldr	r3, [r7, #0]
 800ee08:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ee0e:	683b      	ldr	r3, [r7, #0]
 800ee10:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ee16:	683b      	ldr	r3, [r7, #0]
 800ee18:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ee26:	683b      	ldr	r3, [r7, #0]
 800ee28:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ee2e:	683b      	ldr	r3, [r7, #0]
 800ee30:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800ee36:	683b      	ldr	r3, [r7, #0]
 800ee38:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800ee3a:	2300      	movs	r3, #0
}
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	370c      	adds	r7, #12
 800ee40:	46bd      	mov	sp, r7
 800ee42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee46:	4770      	bx	lr

0800ee48 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800ee48:	b5b0      	push	{r4, r5, r7, lr}
 800ee4a:	b08e      	sub	sp, #56	; 0x38
 800ee4c:	af04      	add	r7, sp, #16
 800ee4e:	6078      	str	r0, [r7, #4]
 800ee50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	2203      	movs	r2, #3
 800ee56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ee5e:	2b03      	cmp	r3, #3
 800ee60:	d02e      	beq.n	800eec0 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800ee62:	683b      	ldr	r3, [r7, #0]
 800ee64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ee68:	d106      	bne.n	800ee78 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee6e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	639a      	str	r2, [r3, #56]	; 0x38
 800ee76:	e029      	b.n	800eecc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800ee78:	683b      	ldr	r3, [r7, #0]
 800ee7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ee7e:	d10a      	bne.n	800ee96 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800ee80:	6878      	ldr	r0, [r7, #4]
 800ee82:	f000 fb0f 	bl	800f4a4 <SD_WideBus_Enable>
 800ee86:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ee8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee8e:	431a      	orrs	r2, r3
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	639a      	str	r2, [r3, #56]	; 0x38
 800ee94:	e01a      	b.n	800eecc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800ee96:	683b      	ldr	r3, [r7, #0]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d10a      	bne.n	800eeb2 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800ee9c:	6878      	ldr	r0, [r7, #4]
 800ee9e:	f000 fb4c 	bl	800f53a <SD_WideBus_Disable>
 800eea2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800eea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eeaa:	431a      	orrs	r2, r3
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	639a      	str	r2, [r3, #56]	; 0x38
 800eeb0:	e00c      	b.n	800eecc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eeb6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	639a      	str	r2, [r3, #56]	; 0x38
 800eebe:	e005      	b.n	800eecc <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eec4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d009      	beq.n	800eee8 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	4a18      	ldr	r2, [pc, #96]	; (800ef3c <HAL_SD_ConfigWideBusOperation+0xf4>)
 800eeda:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	2201      	movs	r2, #1
 800eee0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800eee4:	2301      	movs	r3, #1
 800eee6:	e024      	b.n	800ef32 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	685b      	ldr	r3, [r3, #4]
 800eeec:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	689b      	ldr	r3, [r3, #8]
 800eef2:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	68db      	ldr	r3, [r3, #12]
 800eef8:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800eefa:	683b      	ldr	r3, [r7, #0]
 800eefc:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	695b      	ldr	r3, [r3, #20]
 800ef02:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	699b      	ldr	r3, [r3, #24]
 800ef08:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	681d      	ldr	r5, [r3, #0]
 800ef0e:	466c      	mov	r4, sp
 800ef10:	f107 0318 	add.w	r3, r7, #24
 800ef14:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ef18:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ef1c:	f107 030c 	add.w	r3, r7, #12
 800ef20:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ef22:	4628      	mov	r0, r5
 800ef24:	f002 fd74 	bl	8011a10 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	2201      	movs	r2, #1
 800ef2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800ef30:	2300      	movs	r3, #0
}
 800ef32:	4618      	mov	r0, r3
 800ef34:	3728      	adds	r7, #40	; 0x28
 800ef36:	46bd      	mov	sp, r7
 800ef38:	bdb0      	pop	{r4, r5, r7, pc}
 800ef3a:	bf00      	nop
 800ef3c:	004005ff 	.word	0x004005ff

0800ef40 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800ef40:	b580      	push	{r7, lr}
 800ef42:	b086      	sub	sp, #24
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800ef48:	2300      	movs	r3, #0
 800ef4a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800ef4c:	f107 030c 	add.w	r3, r7, #12
 800ef50:	4619      	mov	r1, r3
 800ef52:	6878      	ldr	r0, [r7, #4]
 800ef54:	f000 fa7e 	bl	800f454 <SD_SendStatus>
 800ef58:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ef5a:	697b      	ldr	r3, [r7, #20]
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	d005      	beq.n	800ef6c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ef64:	697b      	ldr	r3, [r7, #20]
 800ef66:	431a      	orrs	r2, r3
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800ef6c:	68fb      	ldr	r3, [r7, #12]
 800ef6e:	0a5b      	lsrs	r3, r3, #9
 800ef70:	f003 030f 	and.w	r3, r3, #15
 800ef74:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800ef76:	693b      	ldr	r3, [r7, #16]
}
 800ef78:	4618      	mov	r0, r3
 800ef7a:	3718      	adds	r7, #24
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	bd80      	pop	{r7, pc}

0800ef80 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ef80:	b480      	push	{r7}
 800ef82:	b085      	sub	sp, #20
 800ef84:	af00      	add	r7, sp, #0
 800ef86:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef8c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ef9c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800ef9e:	bf00      	nop
 800efa0:	3714      	adds	r7, #20
 800efa2:	46bd      	mov	sp, r7
 800efa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efa8:	4770      	bx	lr

0800efaa <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800efaa:	b580      	push	{r7, lr}
 800efac:	b084      	sub	sp, #16
 800efae:	af00      	add	r7, sp, #0
 800efb0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800efb6:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800efbc:	2b82      	cmp	r3, #130	; 0x82
 800efbe:	d111      	bne.n	800efe4 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	4618      	mov	r0, r3
 800efc6:	f002 fea9 	bl	8011d1c <SDMMC_CmdStopTransfer>
 800efca:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800efcc:	68bb      	ldr	r3, [r7, #8]
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d008      	beq.n	800efe4 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800efd6:	68bb      	ldr	r3, [r7, #8]
 800efd8:	431a      	orrs	r2, r3
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800efde:	68f8      	ldr	r0, [r7, #12]
 800efe0:	f7ff fd58 	bl	800ea94 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	f022 0208 	bic.w	r2, r2, #8
 800eff2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	f240 523a 	movw	r2, #1338	; 0x53a
 800effc:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	2201      	movs	r2, #1
 800f002:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	2200      	movs	r2, #0
 800f00a:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800f00c:	68f8      	ldr	r0, [r7, #12]
 800f00e:	f003 fdb7 	bl	8012b80 <HAL_SD_RxCpltCallback>
#endif
}
 800f012:	bf00      	nop
 800f014:	3710      	adds	r7, #16
 800f016:	46bd      	mov	sp, r7
 800f018:	bd80      	pop	{r7, pc}
	...

0800f01c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800f01c:	b580      	push	{r7, lr}
 800f01e:	b086      	sub	sp, #24
 800f020:	af00      	add	r7, sp, #0
 800f022:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f028:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800f02a:	6878      	ldr	r0, [r7, #4]
 800f02c:	f7fb f97e 	bl	800a32c <HAL_DMA_GetError>
 800f030:	4603      	mov	r3, r0
 800f032:	2b02      	cmp	r3, #2
 800f034:	d03e      	beq.n	800f0b4 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800f036:	697b      	ldr	r3, [r7, #20]
 800f038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f03a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f03c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800f03e:	697b      	ldr	r3, [r7, #20]
 800f040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f042:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f044:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800f046:	693b      	ldr	r3, [r7, #16]
 800f048:	2b01      	cmp	r3, #1
 800f04a:	d002      	beq.n	800f052 <SD_DMAError+0x36>
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	2b01      	cmp	r3, #1
 800f050:	d12d      	bne.n	800f0ae <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800f052:	697b      	ldr	r3, [r7, #20]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	4a19      	ldr	r2, [pc, #100]	; (800f0bc <SD_DMAError+0xa0>)
 800f058:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800f05a:	697b      	ldr	r3, [r7, #20]
 800f05c:	681b      	ldr	r3, [r3, #0]
 800f05e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f060:	697b      	ldr	r3, [r7, #20]
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800f068:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800f06a:	697b      	ldr	r3, [r7, #20]
 800f06c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f06e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f072:	697b      	ldr	r3, [r7, #20]
 800f074:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800f076:	6978      	ldr	r0, [r7, #20]
 800f078:	f7ff ff62 	bl	800ef40 <HAL_SD_GetCardState>
 800f07c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800f07e:	68bb      	ldr	r3, [r7, #8]
 800f080:	2b06      	cmp	r3, #6
 800f082:	d002      	beq.n	800f08a <SD_DMAError+0x6e>
 800f084:	68bb      	ldr	r3, [r7, #8]
 800f086:	2b05      	cmp	r3, #5
 800f088:	d10a      	bne.n	800f0a0 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800f08a:	697b      	ldr	r3, [r7, #20]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	4618      	mov	r0, r3
 800f090:	f002 fe44 	bl	8011d1c <SDMMC_CmdStopTransfer>
 800f094:	4602      	mov	r2, r0
 800f096:	697b      	ldr	r3, [r7, #20]
 800f098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f09a:	431a      	orrs	r2, r3
 800f09c:	697b      	ldr	r3, [r7, #20]
 800f09e:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800f0a0:	697b      	ldr	r3, [r7, #20]
 800f0a2:	2201      	movs	r2, #1
 800f0a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800f0a8:	697b      	ldr	r3, [r7, #20]
 800f0aa:	2200      	movs	r2, #0
 800f0ac:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800f0ae:	6978      	ldr	r0, [r7, #20]
 800f0b0:	f7ff fcf0 	bl	800ea94 <HAL_SD_ErrorCallback>
#endif
  }
}
 800f0b4:	bf00      	nop
 800f0b6:	3718      	adds	r7, #24
 800f0b8:	46bd      	mov	sp, r7
 800f0ba:	bd80      	pop	{r7, pc}
 800f0bc:	004005ff 	.word	0x004005ff

0800f0c0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800f0c0:	b580      	push	{r7, lr}
 800f0c2:	b084      	sub	sp, #16
 800f0c4:	af00      	add	r7, sp, #0
 800f0c6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f0cc:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	f240 523a 	movw	r2, #1338	; 0x53a
 800f0d6:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800f0d8:	68f8      	ldr	r0, [r7, #12]
 800f0da:	f7ff ff31 	bl	800ef40 <HAL_SD_GetCardState>
 800f0de:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	2201      	movs	r2, #1
 800f0e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	2200      	movs	r2, #0
 800f0ec:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800f0ee:	68bb      	ldr	r3, [r7, #8]
 800f0f0:	2b06      	cmp	r3, #6
 800f0f2:	d002      	beq.n	800f0fa <SD_DMATxAbort+0x3a>
 800f0f4:	68bb      	ldr	r3, [r7, #8]
 800f0f6:	2b05      	cmp	r3, #5
 800f0f8:	d10a      	bne.n	800f110 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	4618      	mov	r0, r3
 800f100:	f002 fe0c 	bl	8011d1c <SDMMC_CmdStopTransfer>
 800f104:	4602      	mov	r2, r0
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f10a:	431a      	orrs	r2, r3
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f114:	2b00      	cmp	r3, #0
 800f116:	d103      	bne.n	800f120 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800f118:	68f8      	ldr	r0, [r7, #12]
 800f11a:	f003 fd1d 	bl	8012b58 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800f11e:	e002      	b.n	800f126 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800f120:	68f8      	ldr	r0, [r7, #12]
 800f122:	f7ff fcb7 	bl	800ea94 <HAL_SD_ErrorCallback>
}
 800f126:	bf00      	nop
 800f128:	3710      	adds	r7, #16
 800f12a:	46bd      	mov	sp, r7
 800f12c:	bd80      	pop	{r7, pc}

0800f12e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800f12e:	b580      	push	{r7, lr}
 800f130:	b084      	sub	sp, #16
 800f132:	af00      	add	r7, sp, #0
 800f134:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f13a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	f240 523a 	movw	r2, #1338	; 0x53a
 800f144:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800f146:	68f8      	ldr	r0, [r7, #12]
 800f148:	f7ff fefa 	bl	800ef40 <HAL_SD_GetCardState>
 800f14c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	2201      	movs	r2, #1
 800f152:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800f156:	68fb      	ldr	r3, [r7, #12]
 800f158:	2200      	movs	r2, #0
 800f15a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800f15c:	68bb      	ldr	r3, [r7, #8]
 800f15e:	2b06      	cmp	r3, #6
 800f160:	d002      	beq.n	800f168 <SD_DMARxAbort+0x3a>
 800f162:	68bb      	ldr	r3, [r7, #8]
 800f164:	2b05      	cmp	r3, #5
 800f166:	d10a      	bne.n	800f17e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	4618      	mov	r0, r3
 800f16e:	f002 fdd5 	bl	8011d1c <SDMMC_CmdStopTransfer>
 800f172:	4602      	mov	r2, r0
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f178:	431a      	orrs	r2, r3
 800f17a:	68fb      	ldr	r3, [r7, #12]
 800f17c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f182:	2b00      	cmp	r3, #0
 800f184:	d103      	bne.n	800f18e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800f186:	68f8      	ldr	r0, [r7, #12]
 800f188:	f003 fce6 	bl	8012b58 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800f18c:	e002      	b.n	800f194 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800f18e:	68f8      	ldr	r0, [r7, #12]
 800f190:	f7ff fc80 	bl	800ea94 <HAL_SD_ErrorCallback>
}
 800f194:	bf00      	nop
 800f196:	3710      	adds	r7, #16
 800f198:	46bd      	mov	sp, r7
 800f19a:	bd80      	pop	{r7, pc}

0800f19c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800f19c:	b5b0      	push	{r4, r5, r7, lr}
 800f19e:	b094      	sub	sp, #80	; 0x50
 800f1a0:	af04      	add	r7, sp, #16
 800f1a2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800f1a4:	2301      	movs	r3, #1
 800f1a6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	f002 fc87 	bl	8011ac0 <SDIO_GetPowerState>
 800f1b2:	4603      	mov	r3, r0
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d102      	bne.n	800f1be <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f1b8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800f1bc:	e0b7      	b.n	800f32e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f1c2:	2b03      	cmp	r3, #3
 800f1c4:	d02f      	beq.n	800f226 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	4618      	mov	r0, r3
 800f1cc:	f002 feb0 	bl	8011f30 <SDMMC_CmdSendCID>
 800f1d0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800f1d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d001      	beq.n	800f1dc <SD_InitCard+0x40>
    {
      return errorstate;
 800f1d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1da:	e0a8      	b.n	800f32e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	2100      	movs	r1, #0
 800f1e2:	4618      	mov	r0, r3
 800f1e4:	f002 fcb1 	bl	8011b4a <SDIO_GetResponse>
 800f1e8:	4602      	mov	r2, r0
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	2104      	movs	r1, #4
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	f002 fca8 	bl	8011b4a <SDIO_GetResponse>
 800f1fa:	4602      	mov	r2, r0
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	2108      	movs	r1, #8
 800f206:	4618      	mov	r0, r3
 800f208:	f002 fc9f 	bl	8011b4a <SDIO_GetResponse>
 800f20c:	4602      	mov	r2, r0
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	210c      	movs	r1, #12
 800f218:	4618      	mov	r0, r3
 800f21a:	f002 fc96 	bl	8011b4a <SDIO_GetResponse>
 800f21e:	4602      	mov	r2, r0
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f22a:	2b03      	cmp	r3, #3
 800f22c:	d00d      	beq.n	800f24a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	f107 020e 	add.w	r2, r7, #14
 800f236:	4611      	mov	r1, r2
 800f238:	4618      	mov	r0, r3
 800f23a:	f002 feb6 	bl	8011faa <SDMMC_CmdSetRelAdd>
 800f23e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800f240:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f242:	2b00      	cmp	r3, #0
 800f244:	d001      	beq.n	800f24a <SD_InitCard+0xae>
    {
      return errorstate;
 800f246:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f248:	e071      	b.n	800f32e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f24e:	2b03      	cmp	r3, #3
 800f250:	d036      	beq.n	800f2c0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800f252:	89fb      	ldrh	r3, [r7, #14]
 800f254:	461a      	mov	r2, r3
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	681a      	ldr	r2, [r3, #0]
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f262:	041b      	lsls	r3, r3, #16
 800f264:	4619      	mov	r1, r3
 800f266:	4610      	mov	r0, r2
 800f268:	f002 fe80 	bl	8011f6c <SDMMC_CmdSendCSD>
 800f26c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800f26e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f270:	2b00      	cmp	r3, #0
 800f272:	d001      	beq.n	800f278 <SD_InitCard+0xdc>
    {
      return errorstate;
 800f274:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f276:	e05a      	b.n	800f32e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	2100      	movs	r1, #0
 800f27e:	4618      	mov	r0, r3
 800f280:	f002 fc63 	bl	8011b4a <SDIO_GetResponse>
 800f284:	4602      	mov	r2, r0
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	2104      	movs	r1, #4
 800f290:	4618      	mov	r0, r3
 800f292:	f002 fc5a 	bl	8011b4a <SDIO_GetResponse>
 800f296:	4602      	mov	r2, r0
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	2108      	movs	r1, #8
 800f2a2:	4618      	mov	r0, r3
 800f2a4:	f002 fc51 	bl	8011b4a <SDIO_GetResponse>
 800f2a8:	4602      	mov	r2, r0
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	210c      	movs	r1, #12
 800f2b4:	4618      	mov	r0, r3
 800f2b6:	f002 fc48 	bl	8011b4a <SDIO_GetResponse>
 800f2ba:	4602      	mov	r2, r0
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	2104      	movs	r1, #4
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	f002 fc3f 	bl	8011b4a <SDIO_GetResponse>
 800f2cc:	4603      	mov	r3, r0
 800f2ce:	0d1a      	lsrs	r2, r3, #20
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800f2d4:	f107 0310 	add.w	r3, r7, #16
 800f2d8:	4619      	mov	r1, r3
 800f2da:	6878      	ldr	r0, [r7, #4]
 800f2dc:	f7ff fbe4 	bl	800eaa8 <HAL_SD_GetCardCSD>
 800f2e0:	4603      	mov	r3, r0
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d002      	beq.n	800f2ec <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f2e6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f2ea:	e020      	b.n	800f32e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	6819      	ldr	r1, [r3, #0]
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f2f4:	041b      	lsls	r3, r3, #16
 800f2f6:	f04f 0400 	mov.w	r4, #0
 800f2fa:	461a      	mov	r2, r3
 800f2fc:	4623      	mov	r3, r4
 800f2fe:	4608      	mov	r0, r1
 800f300:	f002 fd2e 	bl	8011d60 <SDMMC_CmdSelDesel>
 800f304:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800f306:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d001      	beq.n	800f310 <SD_InitCard+0x174>
  {
    return errorstate;
 800f30c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f30e:	e00e      	b.n	800f32e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	681d      	ldr	r5, [r3, #0]
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	466c      	mov	r4, sp
 800f318:	f103 0210 	add.w	r2, r3, #16
 800f31c:	ca07      	ldmia	r2, {r0, r1, r2}
 800f31e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f322:	3304      	adds	r3, #4
 800f324:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f326:	4628      	mov	r0, r5
 800f328:	f002 fb72 	bl	8011a10 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800f32c:	2300      	movs	r3, #0
}
 800f32e:	4618      	mov	r0, r3
 800f330:	3740      	adds	r7, #64	; 0x40
 800f332:	46bd      	mov	sp, r7
 800f334:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800f338 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800f338:	b580      	push	{r7, lr}
 800f33a:	b086      	sub	sp, #24
 800f33c:	af00      	add	r7, sp, #0
 800f33e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f340:	2300      	movs	r3, #0
 800f342:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800f344:	2300      	movs	r3, #0
 800f346:	617b      	str	r3, [r7, #20]
 800f348:	2300      	movs	r3, #0
 800f34a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	4618      	mov	r0, r3
 800f352:	f002 fd28 	bl	8011da6 <SDMMC_CmdGoIdleState>
 800f356:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d001      	beq.n	800f362 <SD_PowerON+0x2a>
  {
    return errorstate;
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	e072      	b.n	800f448 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	4618      	mov	r0, r3
 800f368:	f002 fd3b 	bl	8011de2 <SDMMC_CmdOperCond>
 800f36c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	2b00      	cmp	r3, #0
 800f372:	d00d      	beq.n	800f390 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	2200      	movs	r2, #0
 800f378:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	4618      	mov	r0, r3
 800f380:	f002 fd11 	bl	8011da6 <SDMMC_CmdGoIdleState>
 800f384:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d004      	beq.n	800f396 <SD_PowerON+0x5e>
    {
      return errorstate;
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	e05b      	b.n	800f448 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	2201      	movs	r2, #1
 800f394:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f39a:	2b01      	cmp	r3, #1
 800f39c:	d137      	bne.n	800f40e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	2100      	movs	r1, #0
 800f3a4:	4618      	mov	r0, r3
 800f3a6:	f002 fd3b 	bl	8011e20 <SDMMC_CmdAppCommand>
 800f3aa:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d02d      	beq.n	800f40e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f3b2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f3b6:	e047      	b.n	800f448 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	2100      	movs	r1, #0
 800f3be:	4618      	mov	r0, r3
 800f3c0:	f002 fd2e 	bl	8011e20 <SDMMC_CmdAppCommand>
 800f3c4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d001      	beq.n	800f3d0 <SD_PowerON+0x98>
    {
      return errorstate;
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	e03b      	b.n	800f448 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	491e      	ldr	r1, [pc, #120]	; (800f450 <SD_PowerON+0x118>)
 800f3d6:	4618      	mov	r0, r3
 800f3d8:	f002 fd44 	bl	8011e64 <SDMMC_CmdAppOperCommand>
 800f3dc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d002      	beq.n	800f3ea <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f3e4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f3e8:	e02e      	b.n	800f448 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	2100      	movs	r1, #0
 800f3f0:	4618      	mov	r0, r3
 800f3f2:	f002 fbaa 	bl	8011b4a <SDIO_GetResponse>
 800f3f6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800f3f8:	697b      	ldr	r3, [r7, #20]
 800f3fa:	0fdb      	lsrs	r3, r3, #31
 800f3fc:	2b01      	cmp	r3, #1
 800f3fe:	d101      	bne.n	800f404 <SD_PowerON+0xcc>
 800f400:	2301      	movs	r3, #1
 800f402:	e000      	b.n	800f406 <SD_PowerON+0xce>
 800f404:	2300      	movs	r3, #0
 800f406:	613b      	str	r3, [r7, #16]

    count++;
 800f408:	68bb      	ldr	r3, [r7, #8]
 800f40a:	3301      	adds	r3, #1
 800f40c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800f40e:	68bb      	ldr	r3, [r7, #8]
 800f410:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f414:	4293      	cmp	r3, r2
 800f416:	d802      	bhi.n	800f41e <SD_PowerON+0xe6>
 800f418:	693b      	ldr	r3, [r7, #16]
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d0cc      	beq.n	800f3b8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800f41e:	68bb      	ldr	r3, [r7, #8]
 800f420:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f424:	4293      	cmp	r3, r2
 800f426:	d902      	bls.n	800f42e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800f428:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800f42c:	e00c      	b.n	800f448 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800f42e:	697b      	ldr	r3, [r7, #20]
 800f430:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f434:	2b00      	cmp	r3, #0
 800f436:	d003      	beq.n	800f440 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	2201      	movs	r2, #1
 800f43c:	645a      	str	r2, [r3, #68]	; 0x44
 800f43e:	e002      	b.n	800f446 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	2200      	movs	r2, #0
 800f444:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800f446:	2300      	movs	r3, #0
}
 800f448:	4618      	mov	r0, r3
 800f44a:	3718      	adds	r7, #24
 800f44c:	46bd      	mov	sp, r7
 800f44e:	bd80      	pop	{r7, pc}
 800f450:	c1100000 	.word	0xc1100000

0800f454 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800f454:	b580      	push	{r7, lr}
 800f456:	b084      	sub	sp, #16
 800f458:	af00      	add	r7, sp, #0
 800f45a:	6078      	str	r0, [r7, #4]
 800f45c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800f45e:	683b      	ldr	r3, [r7, #0]
 800f460:	2b00      	cmp	r3, #0
 800f462:	d102      	bne.n	800f46a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800f464:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f468:	e018      	b.n	800f49c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	681a      	ldr	r2, [r3, #0]
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f472:	041b      	lsls	r3, r3, #16
 800f474:	4619      	mov	r1, r3
 800f476:	4610      	mov	r0, r2
 800f478:	f002 fdb8 	bl	8011fec <SDMMC_CmdSendStatus>
 800f47c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d001      	beq.n	800f488 <SD_SendStatus+0x34>
  {
    return errorstate;
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	e009      	b.n	800f49c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	2100      	movs	r1, #0
 800f48e:	4618      	mov	r0, r3
 800f490:	f002 fb5b 	bl	8011b4a <SDIO_GetResponse>
 800f494:	4602      	mov	r2, r0
 800f496:	683b      	ldr	r3, [r7, #0]
 800f498:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800f49a:	2300      	movs	r3, #0
}
 800f49c:	4618      	mov	r0, r3
 800f49e:	3710      	adds	r7, #16
 800f4a0:	46bd      	mov	sp, r7
 800f4a2:	bd80      	pop	{r7, pc}

0800f4a4 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800f4a4:	b580      	push	{r7, lr}
 800f4a6:	b086      	sub	sp, #24
 800f4a8:	af00      	add	r7, sp, #0
 800f4aa:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	60fb      	str	r3, [r7, #12]
 800f4b0:	2300      	movs	r3, #0
 800f4b2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	681b      	ldr	r3, [r3, #0]
 800f4b8:	2100      	movs	r1, #0
 800f4ba:	4618      	mov	r0, r3
 800f4bc:	f002 fb45 	bl	8011b4a <SDIO_GetResponse>
 800f4c0:	4603      	mov	r3, r0
 800f4c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f4c6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f4ca:	d102      	bne.n	800f4d2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f4cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f4d0:	e02f      	b.n	800f532 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f4d2:	f107 030c 	add.w	r3, r7, #12
 800f4d6:	4619      	mov	r1, r3
 800f4d8:	6878      	ldr	r0, [r7, #4]
 800f4da:	f000 f879 	bl	800f5d0 <SD_FindSCR>
 800f4de:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f4e0:	697b      	ldr	r3, [r7, #20]
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d001      	beq.n	800f4ea <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800f4e6:	697b      	ldr	r3, [r7, #20]
 800f4e8:	e023      	b.n	800f532 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f4ea:	693b      	ldr	r3, [r7, #16]
 800f4ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d01c      	beq.n	800f52e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	681a      	ldr	r2, [r3, #0]
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f4fc:	041b      	lsls	r3, r3, #16
 800f4fe:	4619      	mov	r1, r3
 800f500:	4610      	mov	r0, r2
 800f502:	f002 fc8d 	bl	8011e20 <SDMMC_CmdAppCommand>
 800f506:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f508:	697b      	ldr	r3, [r7, #20]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d001      	beq.n	800f512 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800f50e:	697b      	ldr	r3, [r7, #20]
 800f510:	e00f      	b.n	800f532 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	681b      	ldr	r3, [r3, #0]
 800f516:	2102      	movs	r1, #2
 800f518:	4618      	mov	r0, r3
 800f51a:	f002 fcc6 	bl	8011eaa <SDMMC_CmdBusWidth>
 800f51e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f520:	697b      	ldr	r3, [r7, #20]
 800f522:	2b00      	cmp	r3, #0
 800f524:	d001      	beq.n	800f52a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800f526:	697b      	ldr	r3, [r7, #20]
 800f528:	e003      	b.n	800f532 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f52a:	2300      	movs	r3, #0
 800f52c:	e001      	b.n	800f532 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f52e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800f532:	4618      	mov	r0, r3
 800f534:	3718      	adds	r7, #24
 800f536:	46bd      	mov	sp, r7
 800f538:	bd80      	pop	{r7, pc}

0800f53a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800f53a:	b580      	push	{r7, lr}
 800f53c:	b086      	sub	sp, #24
 800f53e:	af00      	add	r7, sp, #0
 800f540:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800f542:	2300      	movs	r3, #0
 800f544:	60fb      	str	r3, [r7, #12]
 800f546:	2300      	movs	r3, #0
 800f548:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	2100      	movs	r1, #0
 800f550:	4618      	mov	r0, r3
 800f552:	f002 fafa 	bl	8011b4a <SDIO_GetResponse>
 800f556:	4603      	mov	r3, r0
 800f558:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f55c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f560:	d102      	bne.n	800f568 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f562:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f566:	e02f      	b.n	800f5c8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f568:	f107 030c 	add.w	r3, r7, #12
 800f56c:	4619      	mov	r1, r3
 800f56e:	6878      	ldr	r0, [r7, #4]
 800f570:	f000 f82e 	bl	800f5d0 <SD_FindSCR>
 800f574:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f576:	697b      	ldr	r3, [r7, #20]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d001      	beq.n	800f580 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800f57c:	697b      	ldr	r3, [r7, #20]
 800f57e:	e023      	b.n	800f5c8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f580:	693b      	ldr	r3, [r7, #16]
 800f582:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f586:	2b00      	cmp	r3, #0
 800f588:	d01c      	beq.n	800f5c4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	681a      	ldr	r2, [r3, #0]
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f592:	041b      	lsls	r3, r3, #16
 800f594:	4619      	mov	r1, r3
 800f596:	4610      	mov	r0, r2
 800f598:	f002 fc42 	bl	8011e20 <SDMMC_CmdAppCommand>
 800f59c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f59e:	697b      	ldr	r3, [r7, #20]
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d001      	beq.n	800f5a8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800f5a4:	697b      	ldr	r3, [r7, #20]
 800f5a6:	e00f      	b.n	800f5c8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	2100      	movs	r1, #0
 800f5ae:	4618      	mov	r0, r3
 800f5b0:	f002 fc7b 	bl	8011eaa <SDMMC_CmdBusWidth>
 800f5b4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f5b6:	697b      	ldr	r3, [r7, #20]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d001      	beq.n	800f5c0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800f5bc:	697b      	ldr	r3, [r7, #20]
 800f5be:	e003      	b.n	800f5c8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f5c0:	2300      	movs	r3, #0
 800f5c2:	e001      	b.n	800f5c8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f5c4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800f5c8:	4618      	mov	r0, r3
 800f5ca:	3718      	adds	r7, #24
 800f5cc:	46bd      	mov	sp, r7
 800f5ce:	bd80      	pop	{r7, pc}

0800f5d0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800f5d0:	b590      	push	{r4, r7, lr}
 800f5d2:	b08f      	sub	sp, #60	; 0x3c
 800f5d4:	af00      	add	r7, sp, #0
 800f5d6:	6078      	str	r0, [r7, #4]
 800f5d8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800f5da:	f7fa fad7 	bl	8009b8c <HAL_GetTick>
 800f5de:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800f5e0:	2300      	movs	r3, #0
 800f5e2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	60bb      	str	r3, [r7, #8]
 800f5e8:	2300      	movs	r3, #0
 800f5ea:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800f5ec:	683b      	ldr	r3, [r7, #0]
 800f5ee:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	2108      	movs	r1, #8
 800f5f6:	4618      	mov	r0, r3
 800f5f8:	f002 fae6 	bl	8011bc8 <SDMMC_CmdBlockLength>
 800f5fc:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800f5fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f600:	2b00      	cmp	r3, #0
 800f602:	d001      	beq.n	800f608 <SD_FindSCR+0x38>
  {
    return errorstate;
 800f604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f606:	e0a9      	b.n	800f75c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	681a      	ldr	r2, [r3, #0]
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f610:	041b      	lsls	r3, r3, #16
 800f612:	4619      	mov	r1, r3
 800f614:	4610      	mov	r0, r2
 800f616:	f002 fc03 	bl	8011e20 <SDMMC_CmdAppCommand>
 800f61a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800f61c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d001      	beq.n	800f626 <SD_FindSCR+0x56>
  {
    return errorstate;
 800f622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f624:	e09a      	b.n	800f75c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f626:	f04f 33ff 	mov.w	r3, #4294967295
 800f62a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800f62c:	2308      	movs	r3, #8
 800f62e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800f630:	2330      	movs	r3, #48	; 0x30
 800f632:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800f634:	2302      	movs	r3, #2
 800f636:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800f638:	2300      	movs	r3, #0
 800f63a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800f63c:	2301      	movs	r3, #1
 800f63e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	f107 0210 	add.w	r2, r7, #16
 800f648:	4611      	mov	r1, r2
 800f64a:	4618      	mov	r0, r3
 800f64c:	f002 fa90 	bl	8011b70 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	681b      	ldr	r3, [r3, #0]
 800f654:	4618      	mov	r0, r3
 800f656:	f002 fc4a 	bl	8011eee <SDMMC_CmdSendSCR>
 800f65a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800f65c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d022      	beq.n	800f6a8 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800f662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f664:	e07a      	b.n	800f75c <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f66c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f670:	2b00      	cmp	r3, #0
 800f672:	d00e      	beq.n	800f692 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	6819      	ldr	r1, [r3, #0]
 800f678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f67a:	009b      	lsls	r3, r3, #2
 800f67c:	f107 0208 	add.w	r2, r7, #8
 800f680:	18d4      	adds	r4, r2, r3
 800f682:	4608      	mov	r0, r1
 800f684:	f002 f9ef 	bl	8011a66 <SDIO_ReadFIFO>
 800f688:	4603      	mov	r3, r0
 800f68a:	6023      	str	r3, [r4, #0]
      index++;
 800f68c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f68e:	3301      	adds	r3, #1
 800f690:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800f692:	f7fa fa7b 	bl	8009b8c <HAL_GetTick>
 800f696:	4602      	mov	r2, r0
 800f698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f69a:	1ad3      	subs	r3, r2, r3
 800f69c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6a0:	d102      	bne.n	800f6a8 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f6a2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f6a6:	e059      	b.n	800f75c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f6ae:	f240 432a 	movw	r3, #1066	; 0x42a
 800f6b2:	4013      	ands	r3, r2
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d0d6      	beq.n	800f666 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6be:	f003 0308 	and.w	r3, r3, #8
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d005      	beq.n	800f6d2 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	2208      	movs	r2, #8
 800f6cc:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800f6ce:	2308      	movs	r3, #8
 800f6d0:	e044      	b.n	800f75c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6d8:	f003 0302 	and.w	r3, r3, #2
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d005      	beq.n	800f6ec <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	2202      	movs	r2, #2
 800f6e6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800f6e8:	2302      	movs	r3, #2
 800f6ea:	e037      	b.n	800f75c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6f2:	f003 0320 	and.w	r3, r3, #32
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d005      	beq.n	800f706 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	2220      	movs	r2, #32
 800f700:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800f702:	2320      	movs	r3, #32
 800f704:	e02a      	b.n	800f75c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	f240 523a 	movw	r2, #1338	; 0x53a
 800f70e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	061a      	lsls	r2, r3, #24
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	021b      	lsls	r3, r3, #8
 800f718:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f71c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	0a1b      	lsrs	r3, r3, #8
 800f722:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800f726:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	0e1b      	lsrs	r3, r3, #24
 800f72c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800f72e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f730:	601a      	str	r2, [r3, #0]
    scr++;
 800f732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f734:	3304      	adds	r3, #4
 800f736:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800f738:	68bb      	ldr	r3, [r7, #8]
 800f73a:	061a      	lsls	r2, r3, #24
 800f73c:	68bb      	ldr	r3, [r7, #8]
 800f73e:	021b      	lsls	r3, r3, #8
 800f740:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f744:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800f746:	68bb      	ldr	r3, [r7, #8]
 800f748:	0a1b      	lsrs	r3, r3, #8
 800f74a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800f74e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800f750:	68bb      	ldr	r3, [r7, #8]
 800f752:	0e1b      	lsrs	r3, r3, #24
 800f754:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800f756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f758:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800f75a:	2300      	movs	r3, #0
}
 800f75c:	4618      	mov	r0, r3
 800f75e:	373c      	adds	r7, #60	; 0x3c
 800f760:	46bd      	mov	sp, r7
 800f762:	bd90      	pop	{r4, r7, pc}

0800f764 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800f764:	b580      	push	{r7, lr}
 800f766:	b086      	sub	sp, #24
 800f768:	af00      	add	r7, sp, #0
 800f76a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f770:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f776:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800f778:	693b      	ldr	r3, [r7, #16]
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d03f      	beq.n	800f7fe <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800f77e:	2300      	movs	r3, #0
 800f780:	617b      	str	r3, [r7, #20]
 800f782:	e033      	b.n	800f7ec <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	4618      	mov	r0, r3
 800f78a:	f002 f96c 	bl	8011a66 <SDIO_ReadFIFO>
 800f78e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800f790:	68bb      	ldr	r3, [r7, #8]
 800f792:	b2da      	uxtb	r2, r3
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	3301      	adds	r3, #1
 800f79c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f79e:	693b      	ldr	r3, [r7, #16]
 800f7a0:	3b01      	subs	r3, #1
 800f7a2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800f7a4:	68bb      	ldr	r3, [r7, #8]
 800f7a6:	0a1b      	lsrs	r3, r3, #8
 800f7a8:	b2da      	uxtb	r2, r3
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	3301      	adds	r3, #1
 800f7b2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f7b4:	693b      	ldr	r3, [r7, #16]
 800f7b6:	3b01      	subs	r3, #1
 800f7b8:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800f7ba:	68bb      	ldr	r3, [r7, #8]
 800f7bc:	0c1b      	lsrs	r3, r3, #16
 800f7be:	b2da      	uxtb	r2, r3
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	3301      	adds	r3, #1
 800f7c8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f7ca:	693b      	ldr	r3, [r7, #16]
 800f7cc:	3b01      	subs	r3, #1
 800f7ce:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800f7d0:	68bb      	ldr	r3, [r7, #8]
 800f7d2:	0e1b      	lsrs	r3, r3, #24
 800f7d4:	b2da      	uxtb	r2, r3
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f7da:	68fb      	ldr	r3, [r7, #12]
 800f7dc:	3301      	adds	r3, #1
 800f7de:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f7e0:	693b      	ldr	r3, [r7, #16]
 800f7e2:	3b01      	subs	r3, #1
 800f7e4:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800f7e6:	697b      	ldr	r3, [r7, #20]
 800f7e8:	3301      	adds	r3, #1
 800f7ea:	617b      	str	r3, [r7, #20]
 800f7ec:	697b      	ldr	r3, [r7, #20]
 800f7ee:	2b07      	cmp	r3, #7
 800f7f0:	d9c8      	bls.n	800f784 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	68fa      	ldr	r2, [r7, #12]
 800f7f6:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	693a      	ldr	r2, [r7, #16]
 800f7fc:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800f7fe:	bf00      	nop
 800f800:	3718      	adds	r7, #24
 800f802:	46bd      	mov	sp, r7
 800f804:	bd80      	pop	{r7, pc}

0800f806 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800f806:	b580      	push	{r7, lr}
 800f808:	b086      	sub	sp, #24
 800f80a:	af00      	add	r7, sp, #0
 800f80c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	6a1b      	ldr	r3, [r3, #32]
 800f812:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f818:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800f81a:	693b      	ldr	r3, [r7, #16]
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d043      	beq.n	800f8a8 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800f820:	2300      	movs	r3, #0
 800f822:	617b      	str	r3, [r7, #20]
 800f824:	e037      	b.n	800f896 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800f826:	68fb      	ldr	r3, [r7, #12]
 800f828:	781b      	ldrb	r3, [r3, #0]
 800f82a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800f82c:	68fb      	ldr	r3, [r7, #12]
 800f82e:	3301      	adds	r3, #1
 800f830:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f832:	693b      	ldr	r3, [r7, #16]
 800f834:	3b01      	subs	r3, #1
 800f836:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	781b      	ldrb	r3, [r3, #0]
 800f83c:	021a      	lsls	r2, r3, #8
 800f83e:	68bb      	ldr	r3, [r7, #8]
 800f840:	4313      	orrs	r3, r2
 800f842:	60bb      	str	r3, [r7, #8]
      tmp++;
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	3301      	adds	r3, #1
 800f848:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f84a:	693b      	ldr	r3, [r7, #16]
 800f84c:	3b01      	subs	r3, #1
 800f84e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	781b      	ldrb	r3, [r3, #0]
 800f854:	041a      	lsls	r2, r3, #16
 800f856:	68bb      	ldr	r3, [r7, #8]
 800f858:	4313      	orrs	r3, r2
 800f85a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	3301      	adds	r3, #1
 800f860:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f862:	693b      	ldr	r3, [r7, #16]
 800f864:	3b01      	subs	r3, #1
 800f866:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	781b      	ldrb	r3, [r3, #0]
 800f86c:	061a      	lsls	r2, r3, #24
 800f86e:	68bb      	ldr	r3, [r7, #8]
 800f870:	4313      	orrs	r3, r2
 800f872:	60bb      	str	r3, [r7, #8]
      tmp++;
 800f874:	68fb      	ldr	r3, [r7, #12]
 800f876:	3301      	adds	r3, #1
 800f878:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f87a:	693b      	ldr	r3, [r7, #16]
 800f87c:	3b01      	subs	r3, #1
 800f87e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	681b      	ldr	r3, [r3, #0]
 800f884:	f107 0208 	add.w	r2, r7, #8
 800f888:	4611      	mov	r1, r2
 800f88a:	4618      	mov	r0, r3
 800f88c:	f002 f8f8 	bl	8011a80 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800f890:	697b      	ldr	r3, [r7, #20]
 800f892:	3301      	adds	r3, #1
 800f894:	617b      	str	r3, [r7, #20]
 800f896:	697b      	ldr	r3, [r7, #20]
 800f898:	2b07      	cmp	r3, #7
 800f89a:	d9c4      	bls.n	800f826 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	68fa      	ldr	r2, [r7, #12]
 800f8a0:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	693a      	ldr	r2, [r7, #16]
 800f8a6:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800f8a8:	bf00      	nop
 800f8aa:	3718      	adds	r7, #24
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	bd80      	pop	{r7, pc}

0800f8b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b082      	sub	sp, #8
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d101      	bne.n	800f8c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f8be:	2301      	movs	r3, #1
 800f8c0:	e056      	b.n	800f970 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	2200      	movs	r2, #0
 800f8c6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f8ce:	b2db      	uxtb	r3, r3
 800f8d0:	2b00      	cmp	r3, #0
 800f8d2:	d106      	bne.n	800f8e2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f8dc:	6878      	ldr	r0, [r7, #4]
 800f8de:	f7f8 fd27 	bl	8008330 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	2202      	movs	r2, #2
 800f8e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	681a      	ldr	r2, [r3, #0]
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f8f8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	685a      	ldr	r2, [r3, #4]
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	689b      	ldr	r3, [r3, #8]
 800f902:	431a      	orrs	r2, r3
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	68db      	ldr	r3, [r3, #12]
 800f908:	431a      	orrs	r2, r3
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	691b      	ldr	r3, [r3, #16]
 800f90e:	431a      	orrs	r2, r3
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	695b      	ldr	r3, [r3, #20]
 800f914:	431a      	orrs	r2, r3
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	699b      	ldr	r3, [r3, #24]
 800f91a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f91e:	431a      	orrs	r2, r3
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	69db      	ldr	r3, [r3, #28]
 800f924:	431a      	orrs	r2, r3
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	6a1b      	ldr	r3, [r3, #32]
 800f92a:	ea42 0103 	orr.w	r1, r2, r3
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	430a      	orrs	r2, r1
 800f938:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	699b      	ldr	r3, [r3, #24]
 800f93e:	0c1b      	lsrs	r3, r3, #16
 800f940:	f003 0104 	and.w	r1, r3, #4
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	430a      	orrs	r2, r1
 800f94e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	681b      	ldr	r3, [r3, #0]
 800f954:	69da      	ldr	r2, [r3, #28]
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f95e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	2200      	movs	r2, #0
 800f964:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	2201      	movs	r2, #1
 800f96a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800f96e:	2300      	movs	r3, #0
}
 800f970:	4618      	mov	r0, r3
 800f972:	3708      	adds	r7, #8
 800f974:	46bd      	mov	sp, r7
 800f976:	bd80      	pop	{r7, pc}

0800f978 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f978:	b580      	push	{r7, lr}
 800f97a:	b082      	sub	sp, #8
 800f97c:	af00      	add	r7, sp, #0
 800f97e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	2b00      	cmp	r3, #0
 800f984:	d101      	bne.n	800f98a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f986:	2301      	movs	r3, #1
 800f988:	e01d      	b.n	800f9c6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f990:	b2db      	uxtb	r3, r3
 800f992:	2b00      	cmp	r3, #0
 800f994:	d106      	bne.n	800f9a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	2200      	movs	r2, #0
 800f99a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f99e:	6878      	ldr	r0, [r7, #4]
 800f9a0:	f7f9 fb2c 	bl	8008ffc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	2202      	movs	r2, #2
 800f9a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	681a      	ldr	r2, [r3, #0]
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	3304      	adds	r3, #4
 800f9b4:	4619      	mov	r1, r3
 800f9b6:	4610      	mov	r0, r2
 800f9b8:	f000 fc08 	bl	80101cc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	2201      	movs	r2, #1
 800f9c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f9c4:	2300      	movs	r3, #0
}
 800f9c6:	4618      	mov	r0, r3
 800f9c8:	3708      	adds	r7, #8
 800f9ca:	46bd      	mov	sp, r7
 800f9cc:	bd80      	pop	{r7, pc}

0800f9ce <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f9ce:	b480      	push	{r7}
 800f9d0:	b085      	sub	sp, #20
 800f9d2:	af00      	add	r7, sp, #0
 800f9d4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	68da      	ldr	r2, [r3, #12]
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	f042 0201 	orr.w	r2, r2, #1
 800f9e4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	689b      	ldr	r3, [r3, #8]
 800f9ec:	f003 0307 	and.w	r3, r3, #7
 800f9f0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	2b06      	cmp	r3, #6
 800f9f6:	d007      	beq.n	800fa08 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	681a      	ldr	r2, [r3, #0]
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	f042 0201 	orr.w	r2, r2, #1
 800fa06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800fa08:	2300      	movs	r3, #0
}
 800fa0a:	4618      	mov	r0, r3
 800fa0c:	3714      	adds	r7, #20
 800fa0e:	46bd      	mov	sp, r7
 800fa10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa14:	4770      	bx	lr

0800fa16 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800fa16:	b580      	push	{r7, lr}
 800fa18:	b082      	sub	sp, #8
 800fa1a:	af00      	add	r7, sp, #0
 800fa1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d101      	bne.n	800fa28 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800fa24:	2301      	movs	r3, #1
 800fa26:	e01d      	b.n	800fa64 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fa2e:	b2db      	uxtb	r3, r3
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d106      	bne.n	800fa42 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	2200      	movs	r2, #0
 800fa38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800fa3c:	6878      	ldr	r0, [r7, #4]
 800fa3e:	f7f9 fb6b 	bl	8009118 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	2202      	movs	r2, #2
 800fa46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	681a      	ldr	r2, [r3, #0]
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	3304      	adds	r3, #4
 800fa52:	4619      	mov	r1, r3
 800fa54:	4610      	mov	r0, r2
 800fa56:	f000 fbb9 	bl	80101cc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	2201      	movs	r2, #1
 800fa5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800fa62:	2300      	movs	r3, #0
}
 800fa64:	4618      	mov	r0, r3
 800fa66:	3708      	adds	r7, #8
 800fa68:	46bd      	mov	sp, r7
 800fa6a:	bd80      	pop	{r7, pc}

0800fa6c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800fa6c:	b580      	push	{r7, lr}
 800fa6e:	b082      	sub	sp, #8
 800fa70:	af00      	add	r7, sp, #0
 800fa72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d101      	bne.n	800fa7e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800fa7a:	2301      	movs	r3, #1
 800fa7c:	e01d      	b.n	800faba <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fa84:	b2db      	uxtb	r3, r3
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d106      	bne.n	800fa98 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	2200      	movs	r2, #0
 800fa8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800fa92:	6878      	ldr	r0, [r7, #4]
 800fa94:	f7f9 fb94 	bl	80091c0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	2202      	movs	r2, #2
 800fa9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	681a      	ldr	r2, [r3, #0]
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	3304      	adds	r3, #4
 800faa8:	4619      	mov	r1, r3
 800faaa:	4610      	mov	r0, r2
 800faac:	f000 fb8e 	bl	80101cc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	2201      	movs	r2, #1
 800fab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800fab8:	2300      	movs	r3, #0
}
 800faba:	4618      	mov	r0, r3
 800fabc:	3708      	adds	r7, #8
 800fabe:	46bd      	mov	sp, r7
 800fac0:	bd80      	pop	{r7, pc}

0800fac2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800fac2:	b580      	push	{r7, lr}
 800fac4:	b082      	sub	sp, #8
 800fac6:	af00      	add	r7, sp, #0
 800fac8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	691b      	ldr	r3, [r3, #16]
 800fad0:	f003 0302 	and.w	r3, r3, #2
 800fad4:	2b02      	cmp	r3, #2
 800fad6:	d122      	bne.n	800fb1e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	68db      	ldr	r3, [r3, #12]
 800fade:	f003 0302 	and.w	r3, r3, #2
 800fae2:	2b02      	cmp	r3, #2
 800fae4:	d11b      	bne.n	800fb1e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	681b      	ldr	r3, [r3, #0]
 800faea:	f06f 0202 	mvn.w	r2, #2
 800faee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	2201      	movs	r2, #1
 800faf4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	699b      	ldr	r3, [r3, #24]
 800fafc:	f003 0303 	and.w	r3, r3, #3
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d003      	beq.n	800fb0c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800fb04:	6878      	ldr	r0, [r7, #4]
 800fb06:	f7f7 f9e9 	bl	8006edc <HAL_TIM_IC_CaptureCallback>
 800fb0a:	e005      	b.n	800fb18 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800fb0c:	6878      	ldr	r0, [r7, #4]
 800fb0e:	f000 fb3f 	bl	8010190 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fb12:	6878      	ldr	r0, [r7, #4]
 800fb14:	f000 fb46 	bl	80101a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	2200      	movs	r2, #0
 800fb1c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	691b      	ldr	r3, [r3, #16]
 800fb24:	f003 0304 	and.w	r3, r3, #4
 800fb28:	2b04      	cmp	r3, #4
 800fb2a:	d122      	bne.n	800fb72 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	68db      	ldr	r3, [r3, #12]
 800fb32:	f003 0304 	and.w	r3, r3, #4
 800fb36:	2b04      	cmp	r3, #4
 800fb38:	d11b      	bne.n	800fb72 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	f06f 0204 	mvn.w	r2, #4
 800fb42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	2202      	movs	r2, #2
 800fb48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	699b      	ldr	r3, [r3, #24]
 800fb50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d003      	beq.n	800fb60 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fb58:	6878      	ldr	r0, [r7, #4]
 800fb5a:	f7f7 f9bf 	bl	8006edc <HAL_TIM_IC_CaptureCallback>
 800fb5e:	e005      	b.n	800fb6c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fb60:	6878      	ldr	r0, [r7, #4]
 800fb62:	f000 fb15 	bl	8010190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fb66:	6878      	ldr	r0, [r7, #4]
 800fb68:	f000 fb1c 	bl	80101a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	2200      	movs	r2, #0
 800fb70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	691b      	ldr	r3, [r3, #16]
 800fb78:	f003 0308 	and.w	r3, r3, #8
 800fb7c:	2b08      	cmp	r3, #8
 800fb7e:	d122      	bne.n	800fbc6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	68db      	ldr	r3, [r3, #12]
 800fb86:	f003 0308 	and.w	r3, r3, #8
 800fb8a:	2b08      	cmp	r3, #8
 800fb8c:	d11b      	bne.n	800fbc6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	f06f 0208 	mvn.w	r2, #8
 800fb96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	2204      	movs	r2, #4
 800fb9c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	69db      	ldr	r3, [r3, #28]
 800fba4:	f003 0303 	and.w	r3, r3, #3
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d003      	beq.n	800fbb4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fbac:	6878      	ldr	r0, [r7, #4]
 800fbae:	f7f7 f995 	bl	8006edc <HAL_TIM_IC_CaptureCallback>
 800fbb2:	e005      	b.n	800fbc0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fbb4:	6878      	ldr	r0, [r7, #4]
 800fbb6:	f000 faeb 	bl	8010190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fbba:	6878      	ldr	r0, [r7, #4]
 800fbbc:	f000 faf2 	bl	80101a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	2200      	movs	r2, #0
 800fbc4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	691b      	ldr	r3, [r3, #16]
 800fbcc:	f003 0310 	and.w	r3, r3, #16
 800fbd0:	2b10      	cmp	r3, #16
 800fbd2:	d122      	bne.n	800fc1a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	68db      	ldr	r3, [r3, #12]
 800fbda:	f003 0310 	and.w	r3, r3, #16
 800fbde:	2b10      	cmp	r3, #16
 800fbe0:	d11b      	bne.n	800fc1a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	f06f 0210 	mvn.w	r2, #16
 800fbea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	2208      	movs	r2, #8
 800fbf0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	69db      	ldr	r3, [r3, #28]
 800fbf8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d003      	beq.n	800fc08 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fc00:	6878      	ldr	r0, [r7, #4]
 800fc02:	f7f7 f96b 	bl	8006edc <HAL_TIM_IC_CaptureCallback>
 800fc06:	e005      	b.n	800fc14 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fc08:	6878      	ldr	r0, [r7, #4]
 800fc0a:	f000 fac1 	bl	8010190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fc0e:	6878      	ldr	r0, [r7, #4]
 800fc10:	f000 fac8 	bl	80101a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	2200      	movs	r2, #0
 800fc18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	691b      	ldr	r3, [r3, #16]
 800fc20:	f003 0301 	and.w	r3, r3, #1
 800fc24:	2b01      	cmp	r3, #1
 800fc26:	d10e      	bne.n	800fc46 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	68db      	ldr	r3, [r3, #12]
 800fc2e:	f003 0301 	and.w	r3, r3, #1
 800fc32:	2b01      	cmp	r3, #1
 800fc34:	d107      	bne.n	800fc46 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	f06f 0201 	mvn.w	r2, #1
 800fc3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800fc40:	6878      	ldr	r0, [r7, #4]
 800fc42:	f7f8 fa07 	bl	8008054 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	681b      	ldr	r3, [r3, #0]
 800fc4a:	691b      	ldr	r3, [r3, #16]
 800fc4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fc50:	2b80      	cmp	r3, #128	; 0x80
 800fc52:	d10e      	bne.n	800fc72 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	68db      	ldr	r3, [r3, #12]
 800fc5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fc5e:	2b80      	cmp	r3, #128	; 0x80
 800fc60:	d107      	bne.n	800fc72 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800fc6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800fc6c:	6878      	ldr	r0, [r7, #4]
 800fc6e:	f000 ff99 	bl	8010ba4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	691b      	ldr	r3, [r3, #16]
 800fc78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fc7c:	2b40      	cmp	r3, #64	; 0x40
 800fc7e:	d10e      	bne.n	800fc9e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	68db      	ldr	r3, [r3, #12]
 800fc86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fc8a:	2b40      	cmp	r3, #64	; 0x40
 800fc8c:	d107      	bne.n	800fc9e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800fc96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800fc98:	6878      	ldr	r0, [r7, #4]
 800fc9a:	f000 fa8d 	bl	80101b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	691b      	ldr	r3, [r3, #16]
 800fca4:	f003 0320 	and.w	r3, r3, #32
 800fca8:	2b20      	cmp	r3, #32
 800fcaa:	d10e      	bne.n	800fcca <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	68db      	ldr	r3, [r3, #12]
 800fcb2:	f003 0320 	and.w	r3, r3, #32
 800fcb6:	2b20      	cmp	r3, #32
 800fcb8:	d107      	bne.n	800fcca <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	681b      	ldr	r3, [r3, #0]
 800fcbe:	f06f 0220 	mvn.w	r2, #32
 800fcc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800fcc4:	6878      	ldr	r0, [r7, #4]
 800fcc6:	f000 ff63 	bl	8010b90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800fcca:	bf00      	nop
 800fccc:	3708      	adds	r7, #8
 800fcce:	46bd      	mov	sp, r7
 800fcd0:	bd80      	pop	{r7, pc}

0800fcd2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800fcd2:	b580      	push	{r7, lr}
 800fcd4:	b084      	sub	sp, #16
 800fcd6:	af00      	add	r7, sp, #0
 800fcd8:	60f8      	str	r0, [r7, #12]
 800fcda:	60b9      	str	r1, [r7, #8]
 800fcdc:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fce4:	2b01      	cmp	r3, #1
 800fce6:	d101      	bne.n	800fcec <HAL_TIM_IC_ConfigChannel+0x1a>
 800fce8:	2302      	movs	r3, #2
 800fcea:	e08a      	b.n	800fe02 <HAL_TIM_IC_ConfigChannel+0x130>
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	2201      	movs	r2, #1
 800fcf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	2202      	movs	r2, #2
 800fcf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d11b      	bne.n	800fd3a <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	6818      	ldr	r0, [r3, #0]
 800fd06:	68bb      	ldr	r3, [r7, #8]
 800fd08:	6819      	ldr	r1, [r3, #0]
 800fd0a:	68bb      	ldr	r3, [r7, #8]
 800fd0c:	685a      	ldr	r2, [r3, #4]
 800fd0e:	68bb      	ldr	r3, [r7, #8]
 800fd10:	68db      	ldr	r3, [r3, #12]
 800fd12:	f000 fcab 	bl	801066c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800fd16:	68fb      	ldr	r3, [r7, #12]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	699a      	ldr	r2, [r3, #24]
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	f022 020c 	bic.w	r2, r2, #12
 800fd24:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	6999      	ldr	r1, [r3, #24]
 800fd2c:	68bb      	ldr	r3, [r7, #8]
 800fd2e:	689a      	ldr	r2, [r3, #8]
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	430a      	orrs	r2, r1
 800fd36:	619a      	str	r2, [r3, #24]
 800fd38:	e05a      	b.n	800fdf0 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	2b04      	cmp	r3, #4
 800fd3e:	d11c      	bne.n	800fd7a <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	6818      	ldr	r0, [r3, #0]
 800fd44:	68bb      	ldr	r3, [r7, #8]
 800fd46:	6819      	ldr	r1, [r3, #0]
 800fd48:	68bb      	ldr	r3, [r7, #8]
 800fd4a:	685a      	ldr	r2, [r3, #4]
 800fd4c:	68bb      	ldr	r3, [r7, #8]
 800fd4e:	68db      	ldr	r3, [r3, #12]
 800fd50:	f000 fd2f 	bl	80107b2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800fd54:	68fb      	ldr	r3, [r7, #12]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	699a      	ldr	r2, [r3, #24]
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800fd62:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	6999      	ldr	r1, [r3, #24]
 800fd6a:	68bb      	ldr	r3, [r7, #8]
 800fd6c:	689b      	ldr	r3, [r3, #8]
 800fd6e:	021a      	lsls	r2, r3, #8
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	430a      	orrs	r2, r1
 800fd76:	619a      	str	r2, [r3, #24]
 800fd78:	e03a      	b.n	800fdf0 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	2b08      	cmp	r3, #8
 800fd7e:	d11b      	bne.n	800fdb8 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800fd80:	68fb      	ldr	r3, [r7, #12]
 800fd82:	6818      	ldr	r0, [r3, #0]
 800fd84:	68bb      	ldr	r3, [r7, #8]
 800fd86:	6819      	ldr	r1, [r3, #0]
 800fd88:	68bb      	ldr	r3, [r7, #8]
 800fd8a:	685a      	ldr	r2, [r3, #4]
 800fd8c:	68bb      	ldr	r3, [r7, #8]
 800fd8e:	68db      	ldr	r3, [r3, #12]
 800fd90:	f000 fd7c 	bl	801088c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	69da      	ldr	r2, [r3, #28]
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	f022 020c 	bic.w	r2, r2, #12
 800fda2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	69d9      	ldr	r1, [r3, #28]
 800fdaa:	68bb      	ldr	r3, [r7, #8]
 800fdac:	689a      	ldr	r2, [r3, #8]
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	430a      	orrs	r2, r1
 800fdb4:	61da      	str	r2, [r3, #28]
 800fdb6:	e01b      	b.n	800fdf0 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	6818      	ldr	r0, [r3, #0]
 800fdbc:	68bb      	ldr	r3, [r7, #8]
 800fdbe:	6819      	ldr	r1, [r3, #0]
 800fdc0:	68bb      	ldr	r3, [r7, #8]
 800fdc2:	685a      	ldr	r2, [r3, #4]
 800fdc4:	68bb      	ldr	r3, [r7, #8]
 800fdc6:	68db      	ldr	r3, [r3, #12]
 800fdc8:	f000 fd9c 	bl	8010904 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	69da      	ldr	r2, [r3, #28]
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800fdda:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	69d9      	ldr	r1, [r3, #28]
 800fde2:	68bb      	ldr	r3, [r7, #8]
 800fde4:	689b      	ldr	r3, [r3, #8]
 800fde6:	021a      	lsls	r2, r3, #8
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	430a      	orrs	r2, r1
 800fdee:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	2201      	movs	r2, #1
 800fdf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	2200      	movs	r2, #0
 800fdfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fe00:	2300      	movs	r3, #0
}
 800fe02:	4618      	mov	r0, r3
 800fe04:	3710      	adds	r7, #16
 800fe06:	46bd      	mov	sp, r7
 800fe08:	bd80      	pop	{r7, pc}
	...

0800fe0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800fe0c:	b580      	push	{r7, lr}
 800fe0e:	b084      	sub	sp, #16
 800fe10:	af00      	add	r7, sp, #0
 800fe12:	60f8      	str	r0, [r7, #12]
 800fe14:	60b9      	str	r1, [r7, #8]
 800fe16:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fe1e:	2b01      	cmp	r3, #1
 800fe20:	d101      	bne.n	800fe26 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800fe22:	2302      	movs	r3, #2
 800fe24:	e0b4      	b.n	800ff90 <HAL_TIM_PWM_ConfigChannel+0x184>
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	2201      	movs	r2, #1
 800fe2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800fe2e:	68fb      	ldr	r3, [r7, #12]
 800fe30:	2202      	movs	r2, #2
 800fe32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	2b0c      	cmp	r3, #12
 800fe3a:	f200 809f 	bhi.w	800ff7c <HAL_TIM_PWM_ConfigChannel+0x170>
 800fe3e:	a201      	add	r2, pc, #4	; (adr r2, 800fe44 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800fe40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe44:	0800fe79 	.word	0x0800fe79
 800fe48:	0800ff7d 	.word	0x0800ff7d
 800fe4c:	0800ff7d 	.word	0x0800ff7d
 800fe50:	0800ff7d 	.word	0x0800ff7d
 800fe54:	0800feb9 	.word	0x0800feb9
 800fe58:	0800ff7d 	.word	0x0800ff7d
 800fe5c:	0800ff7d 	.word	0x0800ff7d
 800fe60:	0800ff7d 	.word	0x0800ff7d
 800fe64:	0800fefb 	.word	0x0800fefb
 800fe68:	0800ff7d 	.word	0x0800ff7d
 800fe6c:	0800ff7d 	.word	0x0800ff7d
 800fe70:	0800ff7d 	.word	0x0800ff7d
 800fe74:	0800ff3b 	.word	0x0800ff3b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	68b9      	ldr	r1, [r7, #8]
 800fe7e:	4618      	mov	r0, r3
 800fe80:	f000 fa44 	bl	801030c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800fe84:	68fb      	ldr	r3, [r7, #12]
 800fe86:	681b      	ldr	r3, [r3, #0]
 800fe88:	699a      	ldr	r2, [r3, #24]
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	f042 0208 	orr.w	r2, r2, #8
 800fe92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	699a      	ldr	r2, [r3, #24]
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	f022 0204 	bic.w	r2, r2, #4
 800fea2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800fea4:	68fb      	ldr	r3, [r7, #12]
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	6999      	ldr	r1, [r3, #24]
 800feaa:	68bb      	ldr	r3, [r7, #8]
 800feac:	691a      	ldr	r2, [r3, #16]
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	430a      	orrs	r2, r1
 800feb4:	619a      	str	r2, [r3, #24]
      break;
 800feb6:	e062      	b.n	800ff7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	68b9      	ldr	r1, [r7, #8]
 800febe:	4618      	mov	r0, r3
 800fec0:	f000 fa94 	bl	80103ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800fec4:	68fb      	ldr	r3, [r7, #12]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	699a      	ldr	r2, [r3, #24]
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fed2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	699a      	ldr	r2, [r3, #24]
 800feda:	68fb      	ldr	r3, [r7, #12]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800fee2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800fee4:	68fb      	ldr	r3, [r7, #12]
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	6999      	ldr	r1, [r3, #24]
 800feea:	68bb      	ldr	r3, [r7, #8]
 800feec:	691b      	ldr	r3, [r3, #16]
 800feee:	021a      	lsls	r2, r3, #8
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	430a      	orrs	r2, r1
 800fef6:	619a      	str	r2, [r3, #24]
      break;
 800fef8:	e041      	b.n	800ff7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800fefa:	68fb      	ldr	r3, [r7, #12]
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	68b9      	ldr	r1, [r7, #8]
 800ff00:	4618      	mov	r0, r3
 800ff02:	f000 fae9 	bl	80104d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ff06:	68fb      	ldr	r3, [r7, #12]
 800ff08:	681b      	ldr	r3, [r3, #0]
 800ff0a:	69da      	ldr	r2, [r3, #28]
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	f042 0208 	orr.w	r2, r2, #8
 800ff14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	69da      	ldr	r2, [r3, #28]
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	f022 0204 	bic.w	r2, r2, #4
 800ff24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	69d9      	ldr	r1, [r3, #28]
 800ff2c:	68bb      	ldr	r3, [r7, #8]
 800ff2e:	691a      	ldr	r2, [r3, #16]
 800ff30:	68fb      	ldr	r3, [r7, #12]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	430a      	orrs	r2, r1
 800ff36:	61da      	str	r2, [r3, #28]
      break;
 800ff38:	e021      	b.n	800ff7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	68b9      	ldr	r1, [r7, #8]
 800ff40:	4618      	mov	r0, r3
 800ff42:	f000 fb3d 	bl	80105c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	69da      	ldr	r2, [r3, #28]
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ff54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ff56:	68fb      	ldr	r3, [r7, #12]
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	69da      	ldr	r2, [r3, #28]
 800ff5c:	68fb      	ldr	r3, [r7, #12]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ff64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	69d9      	ldr	r1, [r3, #28]
 800ff6c:	68bb      	ldr	r3, [r7, #8]
 800ff6e:	691b      	ldr	r3, [r3, #16]
 800ff70:	021a      	lsls	r2, r3, #8
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	430a      	orrs	r2, r1
 800ff78:	61da      	str	r2, [r3, #28]
      break;
 800ff7a:	e000      	b.n	800ff7e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800ff7c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	2201      	movs	r2, #1
 800ff82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ff86:	68fb      	ldr	r3, [r7, #12]
 800ff88:	2200      	movs	r2, #0
 800ff8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ff8e:	2300      	movs	r3, #0
}
 800ff90:	4618      	mov	r0, r3
 800ff92:	3710      	adds	r7, #16
 800ff94:	46bd      	mov	sp, r7
 800ff96:	bd80      	pop	{r7, pc}

0800ff98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ff98:	b580      	push	{r7, lr}
 800ff9a:	b084      	sub	sp, #16
 800ff9c:	af00      	add	r7, sp, #0
 800ff9e:	6078      	str	r0, [r7, #4]
 800ffa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ffa8:	2b01      	cmp	r3, #1
 800ffaa:	d101      	bne.n	800ffb0 <HAL_TIM_ConfigClockSource+0x18>
 800ffac:	2302      	movs	r3, #2
 800ffae:	e0a6      	b.n	80100fe <HAL_TIM_ConfigClockSource+0x166>
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	2201      	movs	r2, #1
 800ffb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	2202      	movs	r2, #2
 800ffbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	689b      	ldr	r3, [r3, #8]
 800ffc6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ffc8:	68fb      	ldr	r3, [r7, #12]
 800ffca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ffce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ffd6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	681b      	ldr	r3, [r3, #0]
 800ffdc:	68fa      	ldr	r2, [r7, #12]
 800ffde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ffe0:	683b      	ldr	r3, [r7, #0]
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	2b40      	cmp	r3, #64	; 0x40
 800ffe6:	d067      	beq.n	80100b8 <HAL_TIM_ConfigClockSource+0x120>
 800ffe8:	2b40      	cmp	r3, #64	; 0x40
 800ffea:	d80b      	bhi.n	8010004 <HAL_TIM_ConfigClockSource+0x6c>
 800ffec:	2b10      	cmp	r3, #16
 800ffee:	d073      	beq.n	80100d8 <HAL_TIM_ConfigClockSource+0x140>
 800fff0:	2b10      	cmp	r3, #16
 800fff2:	d802      	bhi.n	800fffa <HAL_TIM_ConfigClockSource+0x62>
 800fff4:	2b00      	cmp	r3, #0
 800fff6:	d06f      	beq.n	80100d8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800fff8:	e078      	b.n	80100ec <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800fffa:	2b20      	cmp	r3, #32
 800fffc:	d06c      	beq.n	80100d8 <HAL_TIM_ConfigClockSource+0x140>
 800fffe:	2b30      	cmp	r3, #48	; 0x30
 8010000:	d06a      	beq.n	80100d8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8010002:	e073      	b.n	80100ec <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8010004:	2b70      	cmp	r3, #112	; 0x70
 8010006:	d00d      	beq.n	8010024 <HAL_TIM_ConfigClockSource+0x8c>
 8010008:	2b70      	cmp	r3, #112	; 0x70
 801000a:	d804      	bhi.n	8010016 <HAL_TIM_ConfigClockSource+0x7e>
 801000c:	2b50      	cmp	r3, #80	; 0x50
 801000e:	d033      	beq.n	8010078 <HAL_TIM_ConfigClockSource+0xe0>
 8010010:	2b60      	cmp	r3, #96	; 0x60
 8010012:	d041      	beq.n	8010098 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8010014:	e06a      	b.n	80100ec <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8010016:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801001a:	d066      	beq.n	80100ea <HAL_TIM_ConfigClockSource+0x152>
 801001c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8010020:	d017      	beq.n	8010052 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8010022:	e063      	b.n	80100ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	6818      	ldr	r0, [r3, #0]
 8010028:	683b      	ldr	r3, [r7, #0]
 801002a:	6899      	ldr	r1, [r3, #8]
 801002c:	683b      	ldr	r3, [r7, #0]
 801002e:	685a      	ldr	r2, [r3, #4]
 8010030:	683b      	ldr	r3, [r7, #0]
 8010032:	68db      	ldr	r3, [r3, #12]
 8010034:	f000 fcbe 	bl	80109b4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	689b      	ldr	r3, [r3, #8]
 801003e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8010046:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	68fa      	ldr	r2, [r7, #12]
 801004e:	609a      	str	r2, [r3, #8]
      break;
 8010050:	e04c      	b.n	80100ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	6818      	ldr	r0, [r3, #0]
 8010056:	683b      	ldr	r3, [r7, #0]
 8010058:	6899      	ldr	r1, [r3, #8]
 801005a:	683b      	ldr	r3, [r7, #0]
 801005c:	685a      	ldr	r2, [r3, #4]
 801005e:	683b      	ldr	r3, [r7, #0]
 8010060:	68db      	ldr	r3, [r3, #12]
 8010062:	f000 fca7 	bl	80109b4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	689a      	ldr	r2, [r3, #8]
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8010074:	609a      	str	r2, [r3, #8]
      break;
 8010076:	e039      	b.n	80100ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	6818      	ldr	r0, [r3, #0]
 801007c:	683b      	ldr	r3, [r7, #0]
 801007e:	6859      	ldr	r1, [r3, #4]
 8010080:	683b      	ldr	r3, [r7, #0]
 8010082:	68db      	ldr	r3, [r3, #12]
 8010084:	461a      	mov	r2, r3
 8010086:	f000 fb65 	bl	8010754 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	2150      	movs	r1, #80	; 0x50
 8010090:	4618      	mov	r0, r3
 8010092:	f000 fc74 	bl	801097e <TIM_ITRx_SetConfig>
      break;
 8010096:	e029      	b.n	80100ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	6818      	ldr	r0, [r3, #0]
 801009c:	683b      	ldr	r3, [r7, #0]
 801009e:	6859      	ldr	r1, [r3, #4]
 80100a0:	683b      	ldr	r3, [r7, #0]
 80100a2:	68db      	ldr	r3, [r3, #12]
 80100a4:	461a      	mov	r2, r3
 80100a6:	f000 fbc1 	bl	801082c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	2160      	movs	r1, #96	; 0x60
 80100b0:	4618      	mov	r0, r3
 80100b2:	f000 fc64 	bl	801097e <TIM_ITRx_SetConfig>
      break;
 80100b6:	e019      	b.n	80100ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	6818      	ldr	r0, [r3, #0]
 80100bc:	683b      	ldr	r3, [r7, #0]
 80100be:	6859      	ldr	r1, [r3, #4]
 80100c0:	683b      	ldr	r3, [r7, #0]
 80100c2:	68db      	ldr	r3, [r3, #12]
 80100c4:	461a      	mov	r2, r3
 80100c6:	f000 fb45 	bl	8010754 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	681b      	ldr	r3, [r3, #0]
 80100ce:	2140      	movs	r1, #64	; 0x40
 80100d0:	4618      	mov	r0, r3
 80100d2:	f000 fc54 	bl	801097e <TIM_ITRx_SetConfig>
      break;
 80100d6:	e009      	b.n	80100ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	681a      	ldr	r2, [r3, #0]
 80100dc:	683b      	ldr	r3, [r7, #0]
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	4619      	mov	r1, r3
 80100e2:	4610      	mov	r0, r2
 80100e4:	f000 fc4b 	bl	801097e <TIM_ITRx_SetConfig>
      break;
 80100e8:	e000      	b.n	80100ec <HAL_TIM_ConfigClockSource+0x154>
      break;
 80100ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	2201      	movs	r2, #1
 80100f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	2200      	movs	r2, #0
 80100f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80100fc:	2300      	movs	r3, #0
}
 80100fe:	4618      	mov	r0, r3
 8010100:	3710      	adds	r7, #16
 8010102:	46bd      	mov	sp, r7
 8010104:	bd80      	pop	{r7, pc}
	...

08010108 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8010108:	b480      	push	{r7}
 801010a:	b085      	sub	sp, #20
 801010c:	af00      	add	r7, sp, #0
 801010e:	6078      	str	r0, [r7, #4]
 8010110:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8010112:	2300      	movs	r3, #0
 8010114:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8010116:	683b      	ldr	r3, [r7, #0]
 8010118:	2b0c      	cmp	r3, #12
 801011a:	d831      	bhi.n	8010180 <HAL_TIM_ReadCapturedValue+0x78>
 801011c:	a201      	add	r2, pc, #4	; (adr r2, 8010124 <HAL_TIM_ReadCapturedValue+0x1c>)
 801011e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010122:	bf00      	nop
 8010124:	08010159 	.word	0x08010159
 8010128:	08010181 	.word	0x08010181
 801012c:	08010181 	.word	0x08010181
 8010130:	08010181 	.word	0x08010181
 8010134:	08010163 	.word	0x08010163
 8010138:	08010181 	.word	0x08010181
 801013c:	08010181 	.word	0x08010181
 8010140:	08010181 	.word	0x08010181
 8010144:	0801016d 	.word	0x0801016d
 8010148:	08010181 	.word	0x08010181
 801014c:	08010181 	.word	0x08010181
 8010150:	08010181 	.word	0x08010181
 8010154:	08010177 	.word	0x08010177
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801015e:	60fb      	str	r3, [r7, #12]

      break;
 8010160:	e00f      	b.n	8010182 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010168:	60fb      	str	r3, [r7, #12]

      break;
 801016a:	e00a      	b.n	8010182 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010172:	60fb      	str	r3, [r7, #12]

      break;
 8010174:	e005      	b.n	8010182 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801017c:	60fb      	str	r3, [r7, #12]

      break;
 801017e:	e000      	b.n	8010182 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8010180:	bf00      	nop
  }

  return tmpreg;
 8010182:	68fb      	ldr	r3, [r7, #12]
}
 8010184:	4618      	mov	r0, r3
 8010186:	3714      	adds	r7, #20
 8010188:	46bd      	mov	sp, r7
 801018a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801018e:	4770      	bx	lr

08010190 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010190:	b480      	push	{r7}
 8010192:	b083      	sub	sp, #12
 8010194:	af00      	add	r7, sp, #0
 8010196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010198:	bf00      	nop
 801019a:	370c      	adds	r7, #12
 801019c:	46bd      	mov	sp, r7
 801019e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101a2:	4770      	bx	lr

080101a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80101a4:	b480      	push	{r7}
 80101a6:	b083      	sub	sp, #12
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80101ac:	bf00      	nop
 80101ae:	370c      	adds	r7, #12
 80101b0:	46bd      	mov	sp, r7
 80101b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b6:	4770      	bx	lr

080101b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80101b8:	b480      	push	{r7}
 80101ba:	b083      	sub	sp, #12
 80101bc:	af00      	add	r7, sp, #0
 80101be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80101c0:	bf00      	nop
 80101c2:	370c      	adds	r7, #12
 80101c4:	46bd      	mov	sp, r7
 80101c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ca:	4770      	bx	lr

080101cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80101cc:	b480      	push	{r7}
 80101ce:	b085      	sub	sp, #20
 80101d0:	af00      	add	r7, sp, #0
 80101d2:	6078      	str	r0, [r7, #4]
 80101d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	4a40      	ldr	r2, [pc, #256]	; (80102e0 <TIM_Base_SetConfig+0x114>)
 80101e0:	4293      	cmp	r3, r2
 80101e2:	d013      	beq.n	801020c <TIM_Base_SetConfig+0x40>
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80101ea:	d00f      	beq.n	801020c <TIM_Base_SetConfig+0x40>
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	4a3d      	ldr	r2, [pc, #244]	; (80102e4 <TIM_Base_SetConfig+0x118>)
 80101f0:	4293      	cmp	r3, r2
 80101f2:	d00b      	beq.n	801020c <TIM_Base_SetConfig+0x40>
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	4a3c      	ldr	r2, [pc, #240]	; (80102e8 <TIM_Base_SetConfig+0x11c>)
 80101f8:	4293      	cmp	r3, r2
 80101fa:	d007      	beq.n	801020c <TIM_Base_SetConfig+0x40>
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	4a3b      	ldr	r2, [pc, #236]	; (80102ec <TIM_Base_SetConfig+0x120>)
 8010200:	4293      	cmp	r3, r2
 8010202:	d003      	beq.n	801020c <TIM_Base_SetConfig+0x40>
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	4a3a      	ldr	r2, [pc, #232]	; (80102f0 <TIM_Base_SetConfig+0x124>)
 8010208:	4293      	cmp	r3, r2
 801020a:	d108      	bne.n	801021e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010212:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010214:	683b      	ldr	r3, [r7, #0]
 8010216:	685b      	ldr	r3, [r3, #4]
 8010218:	68fa      	ldr	r2, [r7, #12]
 801021a:	4313      	orrs	r3, r2
 801021c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	4a2f      	ldr	r2, [pc, #188]	; (80102e0 <TIM_Base_SetConfig+0x114>)
 8010222:	4293      	cmp	r3, r2
 8010224:	d02b      	beq.n	801027e <TIM_Base_SetConfig+0xb2>
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801022c:	d027      	beq.n	801027e <TIM_Base_SetConfig+0xb2>
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	4a2c      	ldr	r2, [pc, #176]	; (80102e4 <TIM_Base_SetConfig+0x118>)
 8010232:	4293      	cmp	r3, r2
 8010234:	d023      	beq.n	801027e <TIM_Base_SetConfig+0xb2>
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	4a2b      	ldr	r2, [pc, #172]	; (80102e8 <TIM_Base_SetConfig+0x11c>)
 801023a:	4293      	cmp	r3, r2
 801023c:	d01f      	beq.n	801027e <TIM_Base_SetConfig+0xb2>
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	4a2a      	ldr	r2, [pc, #168]	; (80102ec <TIM_Base_SetConfig+0x120>)
 8010242:	4293      	cmp	r3, r2
 8010244:	d01b      	beq.n	801027e <TIM_Base_SetConfig+0xb2>
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	4a29      	ldr	r2, [pc, #164]	; (80102f0 <TIM_Base_SetConfig+0x124>)
 801024a:	4293      	cmp	r3, r2
 801024c:	d017      	beq.n	801027e <TIM_Base_SetConfig+0xb2>
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	4a28      	ldr	r2, [pc, #160]	; (80102f4 <TIM_Base_SetConfig+0x128>)
 8010252:	4293      	cmp	r3, r2
 8010254:	d013      	beq.n	801027e <TIM_Base_SetConfig+0xb2>
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	4a27      	ldr	r2, [pc, #156]	; (80102f8 <TIM_Base_SetConfig+0x12c>)
 801025a:	4293      	cmp	r3, r2
 801025c:	d00f      	beq.n	801027e <TIM_Base_SetConfig+0xb2>
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	4a26      	ldr	r2, [pc, #152]	; (80102fc <TIM_Base_SetConfig+0x130>)
 8010262:	4293      	cmp	r3, r2
 8010264:	d00b      	beq.n	801027e <TIM_Base_SetConfig+0xb2>
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	4a25      	ldr	r2, [pc, #148]	; (8010300 <TIM_Base_SetConfig+0x134>)
 801026a:	4293      	cmp	r3, r2
 801026c:	d007      	beq.n	801027e <TIM_Base_SetConfig+0xb2>
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	4a24      	ldr	r2, [pc, #144]	; (8010304 <TIM_Base_SetConfig+0x138>)
 8010272:	4293      	cmp	r3, r2
 8010274:	d003      	beq.n	801027e <TIM_Base_SetConfig+0xb2>
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	4a23      	ldr	r2, [pc, #140]	; (8010308 <TIM_Base_SetConfig+0x13c>)
 801027a:	4293      	cmp	r3, r2
 801027c:	d108      	bne.n	8010290 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010284:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010286:	683b      	ldr	r3, [r7, #0]
 8010288:	68db      	ldr	r3, [r3, #12]
 801028a:	68fa      	ldr	r2, [r7, #12]
 801028c:	4313      	orrs	r3, r2
 801028e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8010296:	683b      	ldr	r3, [r7, #0]
 8010298:	695b      	ldr	r3, [r3, #20]
 801029a:	4313      	orrs	r3, r2
 801029c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	68fa      	ldr	r2, [r7, #12]
 80102a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80102a4:	683b      	ldr	r3, [r7, #0]
 80102a6:	689a      	ldr	r2, [r3, #8]
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80102ac:	683b      	ldr	r3, [r7, #0]
 80102ae:	681a      	ldr	r2, [r3, #0]
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	4a0a      	ldr	r2, [pc, #40]	; (80102e0 <TIM_Base_SetConfig+0x114>)
 80102b8:	4293      	cmp	r3, r2
 80102ba:	d003      	beq.n	80102c4 <TIM_Base_SetConfig+0xf8>
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	4a0c      	ldr	r2, [pc, #48]	; (80102f0 <TIM_Base_SetConfig+0x124>)
 80102c0:	4293      	cmp	r3, r2
 80102c2:	d103      	bne.n	80102cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80102c4:	683b      	ldr	r3, [r7, #0]
 80102c6:	691a      	ldr	r2, [r3, #16]
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	2201      	movs	r2, #1
 80102d0:	615a      	str	r2, [r3, #20]
}
 80102d2:	bf00      	nop
 80102d4:	3714      	adds	r7, #20
 80102d6:	46bd      	mov	sp, r7
 80102d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102dc:	4770      	bx	lr
 80102de:	bf00      	nop
 80102e0:	40010000 	.word	0x40010000
 80102e4:	40000400 	.word	0x40000400
 80102e8:	40000800 	.word	0x40000800
 80102ec:	40000c00 	.word	0x40000c00
 80102f0:	40010400 	.word	0x40010400
 80102f4:	40014000 	.word	0x40014000
 80102f8:	40014400 	.word	0x40014400
 80102fc:	40014800 	.word	0x40014800
 8010300:	40001800 	.word	0x40001800
 8010304:	40001c00 	.word	0x40001c00
 8010308:	40002000 	.word	0x40002000

0801030c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 801030c:	b480      	push	{r7}
 801030e:	b087      	sub	sp, #28
 8010310:	af00      	add	r7, sp, #0
 8010312:	6078      	str	r0, [r7, #4]
 8010314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	6a1b      	ldr	r3, [r3, #32]
 801031a:	f023 0201 	bic.w	r2, r3, #1
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	6a1b      	ldr	r3, [r3, #32]
 8010326:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	685b      	ldr	r3, [r3, #4]
 801032c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	699b      	ldr	r3, [r3, #24]
 8010332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8010334:	68fb      	ldr	r3, [r7, #12]
 8010336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801033a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 801033c:	68fb      	ldr	r3, [r7, #12]
 801033e:	f023 0303 	bic.w	r3, r3, #3
 8010342:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010344:	683b      	ldr	r3, [r7, #0]
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	68fa      	ldr	r2, [r7, #12]
 801034a:	4313      	orrs	r3, r2
 801034c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801034e:	697b      	ldr	r3, [r7, #20]
 8010350:	f023 0302 	bic.w	r3, r3, #2
 8010354:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8010356:	683b      	ldr	r3, [r7, #0]
 8010358:	689b      	ldr	r3, [r3, #8]
 801035a:	697a      	ldr	r2, [r7, #20]
 801035c:	4313      	orrs	r3, r2
 801035e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	4a20      	ldr	r2, [pc, #128]	; (80103e4 <TIM_OC1_SetConfig+0xd8>)
 8010364:	4293      	cmp	r3, r2
 8010366:	d003      	beq.n	8010370 <TIM_OC1_SetConfig+0x64>
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	4a1f      	ldr	r2, [pc, #124]	; (80103e8 <TIM_OC1_SetConfig+0xdc>)
 801036c:	4293      	cmp	r3, r2
 801036e:	d10c      	bne.n	801038a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8010370:	697b      	ldr	r3, [r7, #20]
 8010372:	f023 0308 	bic.w	r3, r3, #8
 8010376:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8010378:	683b      	ldr	r3, [r7, #0]
 801037a:	68db      	ldr	r3, [r3, #12]
 801037c:	697a      	ldr	r2, [r7, #20]
 801037e:	4313      	orrs	r3, r2
 8010380:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8010382:	697b      	ldr	r3, [r7, #20]
 8010384:	f023 0304 	bic.w	r3, r3, #4
 8010388:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	4a15      	ldr	r2, [pc, #84]	; (80103e4 <TIM_OC1_SetConfig+0xd8>)
 801038e:	4293      	cmp	r3, r2
 8010390:	d003      	beq.n	801039a <TIM_OC1_SetConfig+0x8e>
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	4a14      	ldr	r2, [pc, #80]	; (80103e8 <TIM_OC1_SetConfig+0xdc>)
 8010396:	4293      	cmp	r3, r2
 8010398:	d111      	bne.n	80103be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801039a:	693b      	ldr	r3, [r7, #16]
 801039c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80103a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80103a2:	693b      	ldr	r3, [r7, #16]
 80103a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80103a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80103aa:	683b      	ldr	r3, [r7, #0]
 80103ac:	695b      	ldr	r3, [r3, #20]
 80103ae:	693a      	ldr	r2, [r7, #16]
 80103b0:	4313      	orrs	r3, r2
 80103b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80103b4:	683b      	ldr	r3, [r7, #0]
 80103b6:	699b      	ldr	r3, [r3, #24]
 80103b8:	693a      	ldr	r2, [r7, #16]
 80103ba:	4313      	orrs	r3, r2
 80103bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	693a      	ldr	r2, [r7, #16]
 80103c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	68fa      	ldr	r2, [r7, #12]
 80103c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80103ca:	683b      	ldr	r3, [r7, #0]
 80103cc:	685a      	ldr	r2, [r3, #4]
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	697a      	ldr	r2, [r7, #20]
 80103d6:	621a      	str	r2, [r3, #32]
}
 80103d8:	bf00      	nop
 80103da:	371c      	adds	r7, #28
 80103dc:	46bd      	mov	sp, r7
 80103de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103e2:	4770      	bx	lr
 80103e4:	40010000 	.word	0x40010000
 80103e8:	40010400 	.word	0x40010400

080103ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80103ec:	b480      	push	{r7}
 80103ee:	b087      	sub	sp, #28
 80103f0:	af00      	add	r7, sp, #0
 80103f2:	6078      	str	r0, [r7, #4]
 80103f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	6a1b      	ldr	r3, [r3, #32]
 80103fa:	f023 0210 	bic.w	r2, r3, #16
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	6a1b      	ldr	r3, [r3, #32]
 8010406:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	685b      	ldr	r3, [r3, #4]
 801040c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	699b      	ldr	r3, [r3, #24]
 8010412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801041a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 801041c:	68fb      	ldr	r3, [r7, #12]
 801041e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010422:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010424:	683b      	ldr	r3, [r7, #0]
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	021b      	lsls	r3, r3, #8
 801042a:	68fa      	ldr	r2, [r7, #12]
 801042c:	4313      	orrs	r3, r2
 801042e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8010430:	697b      	ldr	r3, [r7, #20]
 8010432:	f023 0320 	bic.w	r3, r3, #32
 8010436:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010438:	683b      	ldr	r3, [r7, #0]
 801043a:	689b      	ldr	r3, [r3, #8]
 801043c:	011b      	lsls	r3, r3, #4
 801043e:	697a      	ldr	r2, [r7, #20]
 8010440:	4313      	orrs	r3, r2
 8010442:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	4a22      	ldr	r2, [pc, #136]	; (80104d0 <TIM_OC2_SetConfig+0xe4>)
 8010448:	4293      	cmp	r3, r2
 801044a:	d003      	beq.n	8010454 <TIM_OC2_SetConfig+0x68>
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	4a21      	ldr	r2, [pc, #132]	; (80104d4 <TIM_OC2_SetConfig+0xe8>)
 8010450:	4293      	cmp	r3, r2
 8010452:	d10d      	bne.n	8010470 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8010454:	697b      	ldr	r3, [r7, #20]
 8010456:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801045a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 801045c:	683b      	ldr	r3, [r7, #0]
 801045e:	68db      	ldr	r3, [r3, #12]
 8010460:	011b      	lsls	r3, r3, #4
 8010462:	697a      	ldr	r2, [r7, #20]
 8010464:	4313      	orrs	r3, r2
 8010466:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8010468:	697b      	ldr	r3, [r7, #20]
 801046a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801046e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	4a17      	ldr	r2, [pc, #92]	; (80104d0 <TIM_OC2_SetConfig+0xe4>)
 8010474:	4293      	cmp	r3, r2
 8010476:	d003      	beq.n	8010480 <TIM_OC2_SetConfig+0x94>
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	4a16      	ldr	r2, [pc, #88]	; (80104d4 <TIM_OC2_SetConfig+0xe8>)
 801047c:	4293      	cmp	r3, r2
 801047e:	d113      	bne.n	80104a8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8010480:	693b      	ldr	r3, [r7, #16]
 8010482:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010486:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8010488:	693b      	ldr	r3, [r7, #16]
 801048a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801048e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8010490:	683b      	ldr	r3, [r7, #0]
 8010492:	695b      	ldr	r3, [r3, #20]
 8010494:	009b      	lsls	r3, r3, #2
 8010496:	693a      	ldr	r2, [r7, #16]
 8010498:	4313      	orrs	r3, r2
 801049a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801049c:	683b      	ldr	r3, [r7, #0]
 801049e:	699b      	ldr	r3, [r3, #24]
 80104a0:	009b      	lsls	r3, r3, #2
 80104a2:	693a      	ldr	r2, [r7, #16]
 80104a4:	4313      	orrs	r3, r2
 80104a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	693a      	ldr	r2, [r7, #16]
 80104ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	68fa      	ldr	r2, [r7, #12]
 80104b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80104b4:	683b      	ldr	r3, [r7, #0]
 80104b6:	685a      	ldr	r2, [r3, #4]
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	697a      	ldr	r2, [r7, #20]
 80104c0:	621a      	str	r2, [r3, #32]
}
 80104c2:	bf00      	nop
 80104c4:	371c      	adds	r7, #28
 80104c6:	46bd      	mov	sp, r7
 80104c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104cc:	4770      	bx	lr
 80104ce:	bf00      	nop
 80104d0:	40010000 	.word	0x40010000
 80104d4:	40010400 	.word	0x40010400

080104d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80104d8:	b480      	push	{r7}
 80104da:	b087      	sub	sp, #28
 80104dc:	af00      	add	r7, sp, #0
 80104de:	6078      	str	r0, [r7, #4]
 80104e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	6a1b      	ldr	r3, [r3, #32]
 80104e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	6a1b      	ldr	r3, [r3, #32]
 80104f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	685b      	ldr	r3, [r3, #4]
 80104f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	69db      	ldr	r3, [r3, #28]
 80104fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010506:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	f023 0303 	bic.w	r3, r3, #3
 801050e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010510:	683b      	ldr	r3, [r7, #0]
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	68fa      	ldr	r2, [r7, #12]
 8010516:	4313      	orrs	r3, r2
 8010518:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801051a:	697b      	ldr	r3, [r7, #20]
 801051c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010520:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8010522:	683b      	ldr	r3, [r7, #0]
 8010524:	689b      	ldr	r3, [r3, #8]
 8010526:	021b      	lsls	r3, r3, #8
 8010528:	697a      	ldr	r2, [r7, #20]
 801052a:	4313      	orrs	r3, r2
 801052c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	4a21      	ldr	r2, [pc, #132]	; (80105b8 <TIM_OC3_SetConfig+0xe0>)
 8010532:	4293      	cmp	r3, r2
 8010534:	d003      	beq.n	801053e <TIM_OC3_SetConfig+0x66>
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	4a20      	ldr	r2, [pc, #128]	; (80105bc <TIM_OC3_SetConfig+0xe4>)
 801053a:	4293      	cmp	r3, r2
 801053c:	d10d      	bne.n	801055a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 801053e:	697b      	ldr	r3, [r7, #20]
 8010540:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010544:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8010546:	683b      	ldr	r3, [r7, #0]
 8010548:	68db      	ldr	r3, [r3, #12]
 801054a:	021b      	lsls	r3, r3, #8
 801054c:	697a      	ldr	r2, [r7, #20]
 801054e:	4313      	orrs	r3, r2
 8010550:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8010552:	697b      	ldr	r3, [r7, #20]
 8010554:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010558:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	4a16      	ldr	r2, [pc, #88]	; (80105b8 <TIM_OC3_SetConfig+0xe0>)
 801055e:	4293      	cmp	r3, r2
 8010560:	d003      	beq.n	801056a <TIM_OC3_SetConfig+0x92>
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	4a15      	ldr	r2, [pc, #84]	; (80105bc <TIM_OC3_SetConfig+0xe4>)
 8010566:	4293      	cmp	r3, r2
 8010568:	d113      	bne.n	8010592 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 801056a:	693b      	ldr	r3, [r7, #16]
 801056c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010570:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8010572:	693b      	ldr	r3, [r7, #16]
 8010574:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010578:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801057a:	683b      	ldr	r3, [r7, #0]
 801057c:	695b      	ldr	r3, [r3, #20]
 801057e:	011b      	lsls	r3, r3, #4
 8010580:	693a      	ldr	r2, [r7, #16]
 8010582:	4313      	orrs	r3, r2
 8010584:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8010586:	683b      	ldr	r3, [r7, #0]
 8010588:	699b      	ldr	r3, [r3, #24]
 801058a:	011b      	lsls	r3, r3, #4
 801058c:	693a      	ldr	r2, [r7, #16]
 801058e:	4313      	orrs	r3, r2
 8010590:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	693a      	ldr	r2, [r7, #16]
 8010596:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	68fa      	ldr	r2, [r7, #12]
 801059c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801059e:	683b      	ldr	r3, [r7, #0]
 80105a0:	685a      	ldr	r2, [r3, #4]
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	697a      	ldr	r2, [r7, #20]
 80105aa:	621a      	str	r2, [r3, #32]
}
 80105ac:	bf00      	nop
 80105ae:	371c      	adds	r7, #28
 80105b0:	46bd      	mov	sp, r7
 80105b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b6:	4770      	bx	lr
 80105b8:	40010000 	.word	0x40010000
 80105bc:	40010400 	.word	0x40010400

080105c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80105c0:	b480      	push	{r7}
 80105c2:	b087      	sub	sp, #28
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	6078      	str	r0, [r7, #4]
 80105c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	6a1b      	ldr	r3, [r3, #32]
 80105ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	6a1b      	ldr	r3, [r3, #32]
 80105da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	685b      	ldr	r3, [r3, #4]
 80105e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	69db      	ldr	r3, [r3, #28]
 80105e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80105e8:	68fb      	ldr	r3, [r7, #12]
 80105ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80105ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80105f0:	68fb      	ldr	r3, [r7, #12]
 80105f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80105f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80105f8:	683b      	ldr	r3, [r7, #0]
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	021b      	lsls	r3, r3, #8
 80105fe:	68fa      	ldr	r2, [r7, #12]
 8010600:	4313      	orrs	r3, r2
 8010602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010604:	693b      	ldr	r3, [r7, #16]
 8010606:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801060a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801060c:	683b      	ldr	r3, [r7, #0]
 801060e:	689b      	ldr	r3, [r3, #8]
 8010610:	031b      	lsls	r3, r3, #12
 8010612:	693a      	ldr	r2, [r7, #16]
 8010614:	4313      	orrs	r3, r2
 8010616:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	4a12      	ldr	r2, [pc, #72]	; (8010664 <TIM_OC4_SetConfig+0xa4>)
 801061c:	4293      	cmp	r3, r2
 801061e:	d003      	beq.n	8010628 <TIM_OC4_SetConfig+0x68>
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	4a11      	ldr	r2, [pc, #68]	; (8010668 <TIM_OC4_SetConfig+0xa8>)
 8010624:	4293      	cmp	r3, r2
 8010626:	d109      	bne.n	801063c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010628:	697b      	ldr	r3, [r7, #20]
 801062a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801062e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010630:	683b      	ldr	r3, [r7, #0]
 8010632:	695b      	ldr	r3, [r3, #20]
 8010634:	019b      	lsls	r3, r3, #6
 8010636:	697a      	ldr	r2, [r7, #20]
 8010638:	4313      	orrs	r3, r2
 801063a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	697a      	ldr	r2, [r7, #20]
 8010640:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	68fa      	ldr	r2, [r7, #12]
 8010646:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010648:	683b      	ldr	r3, [r7, #0]
 801064a:	685a      	ldr	r2, [r3, #4]
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	693a      	ldr	r2, [r7, #16]
 8010654:	621a      	str	r2, [r3, #32]
}
 8010656:	bf00      	nop
 8010658:	371c      	adds	r7, #28
 801065a:	46bd      	mov	sp, r7
 801065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010660:	4770      	bx	lr
 8010662:	bf00      	nop
 8010664:	40010000 	.word	0x40010000
 8010668:	40010400 	.word	0x40010400

0801066c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 801066c:	b480      	push	{r7}
 801066e:	b087      	sub	sp, #28
 8010670:	af00      	add	r7, sp, #0
 8010672:	60f8      	str	r0, [r7, #12]
 8010674:	60b9      	str	r1, [r7, #8]
 8010676:	607a      	str	r2, [r7, #4]
 8010678:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	6a1b      	ldr	r3, [r3, #32]
 801067e:	f023 0201 	bic.w	r2, r3, #1
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	699b      	ldr	r3, [r3, #24]
 801068a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	6a1b      	ldr	r3, [r3, #32]
 8010690:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8010692:	68fb      	ldr	r3, [r7, #12]
 8010694:	4a28      	ldr	r2, [pc, #160]	; (8010738 <TIM_TI1_SetConfig+0xcc>)
 8010696:	4293      	cmp	r3, r2
 8010698:	d01b      	beq.n	80106d2 <TIM_TI1_SetConfig+0x66>
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80106a0:	d017      	beq.n	80106d2 <TIM_TI1_SetConfig+0x66>
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	4a25      	ldr	r2, [pc, #148]	; (801073c <TIM_TI1_SetConfig+0xd0>)
 80106a6:	4293      	cmp	r3, r2
 80106a8:	d013      	beq.n	80106d2 <TIM_TI1_SetConfig+0x66>
 80106aa:	68fb      	ldr	r3, [r7, #12]
 80106ac:	4a24      	ldr	r2, [pc, #144]	; (8010740 <TIM_TI1_SetConfig+0xd4>)
 80106ae:	4293      	cmp	r3, r2
 80106b0:	d00f      	beq.n	80106d2 <TIM_TI1_SetConfig+0x66>
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	4a23      	ldr	r2, [pc, #140]	; (8010744 <TIM_TI1_SetConfig+0xd8>)
 80106b6:	4293      	cmp	r3, r2
 80106b8:	d00b      	beq.n	80106d2 <TIM_TI1_SetConfig+0x66>
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	4a22      	ldr	r2, [pc, #136]	; (8010748 <TIM_TI1_SetConfig+0xdc>)
 80106be:	4293      	cmp	r3, r2
 80106c0:	d007      	beq.n	80106d2 <TIM_TI1_SetConfig+0x66>
 80106c2:	68fb      	ldr	r3, [r7, #12]
 80106c4:	4a21      	ldr	r2, [pc, #132]	; (801074c <TIM_TI1_SetConfig+0xe0>)
 80106c6:	4293      	cmp	r3, r2
 80106c8:	d003      	beq.n	80106d2 <TIM_TI1_SetConfig+0x66>
 80106ca:	68fb      	ldr	r3, [r7, #12]
 80106cc:	4a20      	ldr	r2, [pc, #128]	; (8010750 <TIM_TI1_SetConfig+0xe4>)
 80106ce:	4293      	cmp	r3, r2
 80106d0:	d101      	bne.n	80106d6 <TIM_TI1_SetConfig+0x6a>
 80106d2:	2301      	movs	r3, #1
 80106d4:	e000      	b.n	80106d8 <TIM_TI1_SetConfig+0x6c>
 80106d6:	2300      	movs	r3, #0
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d008      	beq.n	80106ee <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80106dc:	697b      	ldr	r3, [r7, #20]
 80106de:	f023 0303 	bic.w	r3, r3, #3
 80106e2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80106e4:	697a      	ldr	r2, [r7, #20]
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	4313      	orrs	r3, r2
 80106ea:	617b      	str	r3, [r7, #20]
 80106ec:	e003      	b.n	80106f6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80106ee:	697b      	ldr	r3, [r7, #20]
 80106f0:	f043 0301 	orr.w	r3, r3, #1
 80106f4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80106f6:	697b      	ldr	r3, [r7, #20]
 80106f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80106fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80106fe:	683b      	ldr	r3, [r7, #0]
 8010700:	011b      	lsls	r3, r3, #4
 8010702:	b2db      	uxtb	r3, r3
 8010704:	697a      	ldr	r2, [r7, #20]
 8010706:	4313      	orrs	r3, r2
 8010708:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801070a:	693b      	ldr	r3, [r7, #16]
 801070c:	f023 030a 	bic.w	r3, r3, #10
 8010710:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8010712:	68bb      	ldr	r3, [r7, #8]
 8010714:	f003 030a 	and.w	r3, r3, #10
 8010718:	693a      	ldr	r2, [r7, #16]
 801071a:	4313      	orrs	r3, r2
 801071c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	697a      	ldr	r2, [r7, #20]
 8010722:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010724:	68fb      	ldr	r3, [r7, #12]
 8010726:	693a      	ldr	r2, [r7, #16]
 8010728:	621a      	str	r2, [r3, #32]
}
 801072a:	bf00      	nop
 801072c:	371c      	adds	r7, #28
 801072e:	46bd      	mov	sp, r7
 8010730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010734:	4770      	bx	lr
 8010736:	bf00      	nop
 8010738:	40010000 	.word	0x40010000
 801073c:	40000400 	.word	0x40000400
 8010740:	40000800 	.word	0x40000800
 8010744:	40000c00 	.word	0x40000c00
 8010748:	40010400 	.word	0x40010400
 801074c:	40014000 	.word	0x40014000
 8010750:	40001800 	.word	0x40001800

08010754 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010754:	b480      	push	{r7}
 8010756:	b087      	sub	sp, #28
 8010758:	af00      	add	r7, sp, #0
 801075a:	60f8      	str	r0, [r7, #12]
 801075c:	60b9      	str	r1, [r7, #8]
 801075e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	6a1b      	ldr	r3, [r3, #32]
 8010764:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010766:	68fb      	ldr	r3, [r7, #12]
 8010768:	6a1b      	ldr	r3, [r3, #32]
 801076a:	f023 0201 	bic.w	r2, r3, #1
 801076e:	68fb      	ldr	r3, [r7, #12]
 8010770:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	699b      	ldr	r3, [r3, #24]
 8010776:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010778:	693b      	ldr	r3, [r7, #16]
 801077a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 801077e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	011b      	lsls	r3, r3, #4
 8010784:	693a      	ldr	r2, [r7, #16]
 8010786:	4313      	orrs	r3, r2
 8010788:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801078a:	697b      	ldr	r3, [r7, #20]
 801078c:	f023 030a 	bic.w	r3, r3, #10
 8010790:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010792:	697a      	ldr	r2, [r7, #20]
 8010794:	68bb      	ldr	r3, [r7, #8]
 8010796:	4313      	orrs	r3, r2
 8010798:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801079a:	68fb      	ldr	r3, [r7, #12]
 801079c:	693a      	ldr	r2, [r7, #16]
 801079e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80107a0:	68fb      	ldr	r3, [r7, #12]
 80107a2:	697a      	ldr	r2, [r7, #20]
 80107a4:	621a      	str	r2, [r3, #32]
}
 80107a6:	bf00      	nop
 80107a8:	371c      	adds	r7, #28
 80107aa:	46bd      	mov	sp, r7
 80107ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107b0:	4770      	bx	lr

080107b2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80107b2:	b480      	push	{r7}
 80107b4:	b087      	sub	sp, #28
 80107b6:	af00      	add	r7, sp, #0
 80107b8:	60f8      	str	r0, [r7, #12]
 80107ba:	60b9      	str	r1, [r7, #8]
 80107bc:	607a      	str	r2, [r7, #4]
 80107be:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80107c0:	68fb      	ldr	r3, [r7, #12]
 80107c2:	6a1b      	ldr	r3, [r3, #32]
 80107c4:	f023 0210 	bic.w	r2, r3, #16
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	699b      	ldr	r3, [r3, #24]
 80107d0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80107d2:	68fb      	ldr	r3, [r7, #12]
 80107d4:	6a1b      	ldr	r3, [r3, #32]
 80107d6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80107d8:	697b      	ldr	r3, [r7, #20]
 80107da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80107de:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	021b      	lsls	r3, r3, #8
 80107e4:	697a      	ldr	r2, [r7, #20]
 80107e6:	4313      	orrs	r3, r2
 80107e8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80107ea:	697b      	ldr	r3, [r7, #20]
 80107ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80107f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80107f2:	683b      	ldr	r3, [r7, #0]
 80107f4:	031b      	lsls	r3, r3, #12
 80107f6:	b29b      	uxth	r3, r3
 80107f8:	697a      	ldr	r2, [r7, #20]
 80107fa:	4313      	orrs	r3, r2
 80107fc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80107fe:	693b      	ldr	r3, [r7, #16]
 8010800:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010804:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8010806:	68bb      	ldr	r3, [r7, #8]
 8010808:	011b      	lsls	r3, r3, #4
 801080a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 801080e:	693a      	ldr	r2, [r7, #16]
 8010810:	4313      	orrs	r3, r2
 8010812:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010814:	68fb      	ldr	r3, [r7, #12]
 8010816:	697a      	ldr	r2, [r7, #20]
 8010818:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	693a      	ldr	r2, [r7, #16]
 801081e:	621a      	str	r2, [r3, #32]
}
 8010820:	bf00      	nop
 8010822:	371c      	adds	r7, #28
 8010824:	46bd      	mov	sp, r7
 8010826:	f85d 7b04 	ldr.w	r7, [sp], #4
 801082a:	4770      	bx	lr

0801082c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801082c:	b480      	push	{r7}
 801082e:	b087      	sub	sp, #28
 8010830:	af00      	add	r7, sp, #0
 8010832:	60f8      	str	r0, [r7, #12]
 8010834:	60b9      	str	r1, [r7, #8]
 8010836:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010838:	68fb      	ldr	r3, [r7, #12]
 801083a:	6a1b      	ldr	r3, [r3, #32]
 801083c:	f023 0210 	bic.w	r2, r3, #16
 8010840:	68fb      	ldr	r3, [r7, #12]
 8010842:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010844:	68fb      	ldr	r3, [r7, #12]
 8010846:	699b      	ldr	r3, [r3, #24]
 8010848:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	6a1b      	ldr	r3, [r3, #32]
 801084e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010850:	697b      	ldr	r3, [r7, #20]
 8010852:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8010856:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	031b      	lsls	r3, r3, #12
 801085c:	697a      	ldr	r2, [r7, #20]
 801085e:	4313      	orrs	r3, r2
 8010860:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010862:	693b      	ldr	r3, [r7, #16]
 8010864:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010868:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 801086a:	68bb      	ldr	r3, [r7, #8]
 801086c:	011b      	lsls	r3, r3, #4
 801086e:	693a      	ldr	r2, [r7, #16]
 8010870:	4313      	orrs	r3, r2
 8010872:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	697a      	ldr	r2, [r7, #20]
 8010878:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	693a      	ldr	r2, [r7, #16]
 801087e:	621a      	str	r2, [r3, #32]
}
 8010880:	bf00      	nop
 8010882:	371c      	adds	r7, #28
 8010884:	46bd      	mov	sp, r7
 8010886:	f85d 7b04 	ldr.w	r7, [sp], #4
 801088a:	4770      	bx	lr

0801088c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 801088c:	b480      	push	{r7}
 801088e:	b087      	sub	sp, #28
 8010890:	af00      	add	r7, sp, #0
 8010892:	60f8      	str	r0, [r7, #12]
 8010894:	60b9      	str	r1, [r7, #8]
 8010896:	607a      	str	r2, [r7, #4]
 8010898:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	6a1b      	ldr	r3, [r3, #32]
 801089e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80108a6:	68fb      	ldr	r3, [r7, #12]
 80108a8:	69db      	ldr	r3, [r3, #28]
 80108aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	6a1b      	ldr	r3, [r3, #32]
 80108b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80108b2:	697b      	ldr	r3, [r7, #20]
 80108b4:	f023 0303 	bic.w	r3, r3, #3
 80108b8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80108ba:	697a      	ldr	r2, [r7, #20]
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	4313      	orrs	r3, r2
 80108c0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80108c2:	697b      	ldr	r3, [r7, #20]
 80108c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80108c8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80108ca:	683b      	ldr	r3, [r7, #0]
 80108cc:	011b      	lsls	r3, r3, #4
 80108ce:	b2db      	uxtb	r3, r3
 80108d0:	697a      	ldr	r2, [r7, #20]
 80108d2:	4313      	orrs	r3, r2
 80108d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80108d6:	693b      	ldr	r3, [r7, #16]
 80108d8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80108dc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80108de:	68bb      	ldr	r3, [r7, #8]
 80108e0:	021b      	lsls	r3, r3, #8
 80108e2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80108e6:	693a      	ldr	r2, [r7, #16]
 80108e8:	4313      	orrs	r3, r2
 80108ea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	697a      	ldr	r2, [r7, #20]
 80108f0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80108f2:	68fb      	ldr	r3, [r7, #12]
 80108f4:	693a      	ldr	r2, [r7, #16]
 80108f6:	621a      	str	r2, [r3, #32]
}
 80108f8:	bf00      	nop
 80108fa:	371c      	adds	r7, #28
 80108fc:	46bd      	mov	sp, r7
 80108fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010902:	4770      	bx	lr

08010904 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8010904:	b480      	push	{r7}
 8010906:	b087      	sub	sp, #28
 8010908:	af00      	add	r7, sp, #0
 801090a:	60f8      	str	r0, [r7, #12]
 801090c:	60b9      	str	r1, [r7, #8]
 801090e:	607a      	str	r2, [r7, #4]
 8010910:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	6a1b      	ldr	r3, [r3, #32]
 8010916:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	69db      	ldr	r3, [r3, #28]
 8010922:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	6a1b      	ldr	r3, [r3, #32]
 8010928:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 801092a:	697b      	ldr	r3, [r7, #20]
 801092c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010930:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	021b      	lsls	r3, r3, #8
 8010936:	697a      	ldr	r2, [r7, #20]
 8010938:	4313      	orrs	r3, r2
 801093a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 801093c:	697b      	ldr	r3, [r7, #20]
 801093e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8010942:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8010944:	683b      	ldr	r3, [r7, #0]
 8010946:	031b      	lsls	r3, r3, #12
 8010948:	b29b      	uxth	r3, r3
 801094a:	697a      	ldr	r2, [r7, #20]
 801094c:	4313      	orrs	r3, r2
 801094e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8010950:	693b      	ldr	r3, [r7, #16]
 8010952:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8010956:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8010958:	68bb      	ldr	r3, [r7, #8]
 801095a:	031b      	lsls	r3, r3, #12
 801095c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8010960:	693a      	ldr	r2, [r7, #16]
 8010962:	4313      	orrs	r3, r2
 8010964:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	697a      	ldr	r2, [r7, #20]
 801096a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	693a      	ldr	r2, [r7, #16]
 8010970:	621a      	str	r2, [r3, #32]
}
 8010972:	bf00      	nop
 8010974:	371c      	adds	r7, #28
 8010976:	46bd      	mov	sp, r7
 8010978:	f85d 7b04 	ldr.w	r7, [sp], #4
 801097c:	4770      	bx	lr

0801097e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801097e:	b480      	push	{r7}
 8010980:	b085      	sub	sp, #20
 8010982:	af00      	add	r7, sp, #0
 8010984:	6078      	str	r0, [r7, #4]
 8010986:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	689b      	ldr	r3, [r3, #8]
 801098c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010994:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010996:	683a      	ldr	r2, [r7, #0]
 8010998:	68fb      	ldr	r3, [r7, #12]
 801099a:	4313      	orrs	r3, r2
 801099c:	f043 0307 	orr.w	r3, r3, #7
 80109a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	68fa      	ldr	r2, [r7, #12]
 80109a6:	609a      	str	r2, [r3, #8]
}
 80109a8:	bf00      	nop
 80109aa:	3714      	adds	r7, #20
 80109ac:	46bd      	mov	sp, r7
 80109ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b2:	4770      	bx	lr

080109b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80109b4:	b480      	push	{r7}
 80109b6:	b087      	sub	sp, #28
 80109b8:	af00      	add	r7, sp, #0
 80109ba:	60f8      	str	r0, [r7, #12]
 80109bc:	60b9      	str	r1, [r7, #8]
 80109be:	607a      	str	r2, [r7, #4]
 80109c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80109c2:	68fb      	ldr	r3, [r7, #12]
 80109c4:	689b      	ldr	r3, [r3, #8]
 80109c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80109c8:	697b      	ldr	r3, [r7, #20]
 80109ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80109ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80109d0:	683b      	ldr	r3, [r7, #0]
 80109d2:	021a      	lsls	r2, r3, #8
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	431a      	orrs	r2, r3
 80109d8:	68bb      	ldr	r3, [r7, #8]
 80109da:	4313      	orrs	r3, r2
 80109dc:	697a      	ldr	r2, [r7, #20]
 80109de:	4313      	orrs	r3, r2
 80109e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80109e2:	68fb      	ldr	r3, [r7, #12]
 80109e4:	697a      	ldr	r2, [r7, #20]
 80109e6:	609a      	str	r2, [r3, #8]
}
 80109e8:	bf00      	nop
 80109ea:	371c      	adds	r7, #28
 80109ec:	46bd      	mov	sp, r7
 80109ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f2:	4770      	bx	lr

080109f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80109f4:	b480      	push	{r7}
 80109f6:	b085      	sub	sp, #20
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	6078      	str	r0, [r7, #4]
 80109fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010a04:	2b01      	cmp	r3, #1
 8010a06:	d101      	bne.n	8010a0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010a08:	2302      	movs	r3, #2
 8010a0a:	e05a      	b.n	8010ac2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	2201      	movs	r2, #1
 8010a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	2202      	movs	r2, #2
 8010a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	685b      	ldr	r3, [r3, #4]
 8010a22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	689b      	ldr	r3, [r3, #8]
 8010a2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010a2c:	68fb      	ldr	r3, [r7, #12]
 8010a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010a32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010a34:	683b      	ldr	r3, [r7, #0]
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	68fa      	ldr	r2, [r7, #12]
 8010a3a:	4313      	orrs	r3, r2
 8010a3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	68fa      	ldr	r2, [r7, #12]
 8010a44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	4a21      	ldr	r2, [pc, #132]	; (8010ad0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8010a4c:	4293      	cmp	r3, r2
 8010a4e:	d022      	beq.n	8010a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010a58:	d01d      	beq.n	8010a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	681b      	ldr	r3, [r3, #0]
 8010a5e:	4a1d      	ldr	r2, [pc, #116]	; (8010ad4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8010a60:	4293      	cmp	r3, r2
 8010a62:	d018      	beq.n	8010a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	4a1b      	ldr	r2, [pc, #108]	; (8010ad8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8010a6a:	4293      	cmp	r3, r2
 8010a6c:	d013      	beq.n	8010a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	4a1a      	ldr	r2, [pc, #104]	; (8010adc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8010a74:	4293      	cmp	r3, r2
 8010a76:	d00e      	beq.n	8010a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	681b      	ldr	r3, [r3, #0]
 8010a7c:	4a18      	ldr	r2, [pc, #96]	; (8010ae0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8010a7e:	4293      	cmp	r3, r2
 8010a80:	d009      	beq.n	8010a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	4a17      	ldr	r2, [pc, #92]	; (8010ae4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8010a88:	4293      	cmp	r3, r2
 8010a8a:	d004      	beq.n	8010a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	4a15      	ldr	r2, [pc, #84]	; (8010ae8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8010a92:	4293      	cmp	r3, r2
 8010a94:	d10c      	bne.n	8010ab0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010a96:	68bb      	ldr	r3, [r7, #8]
 8010a98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010a9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010a9e:	683b      	ldr	r3, [r7, #0]
 8010aa0:	685b      	ldr	r3, [r3, #4]
 8010aa2:	68ba      	ldr	r2, [r7, #8]
 8010aa4:	4313      	orrs	r3, r2
 8010aa6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	681b      	ldr	r3, [r3, #0]
 8010aac:	68ba      	ldr	r2, [r7, #8]
 8010aae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	2201      	movs	r2, #1
 8010ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	2200      	movs	r2, #0
 8010abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010ac0:	2300      	movs	r3, #0
}
 8010ac2:	4618      	mov	r0, r3
 8010ac4:	3714      	adds	r7, #20
 8010ac6:	46bd      	mov	sp, r7
 8010ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010acc:	4770      	bx	lr
 8010ace:	bf00      	nop
 8010ad0:	40010000 	.word	0x40010000
 8010ad4:	40000400 	.word	0x40000400
 8010ad8:	40000800 	.word	0x40000800
 8010adc:	40000c00 	.word	0x40000c00
 8010ae0:	40010400 	.word	0x40010400
 8010ae4:	40014000 	.word	0x40014000
 8010ae8:	40001800 	.word	0x40001800

08010aec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8010aec:	b480      	push	{r7}
 8010aee:	b085      	sub	sp, #20
 8010af0:	af00      	add	r7, sp, #0
 8010af2:	6078      	str	r0, [r7, #4]
 8010af4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8010af6:	2300      	movs	r3, #0
 8010af8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010b00:	2b01      	cmp	r3, #1
 8010b02:	d101      	bne.n	8010b08 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8010b04:	2302      	movs	r3, #2
 8010b06:	e03d      	b.n	8010b84 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	2201      	movs	r2, #1
 8010b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8010b16:	683b      	ldr	r3, [r7, #0]
 8010b18:	68db      	ldr	r3, [r3, #12]
 8010b1a:	4313      	orrs	r3, r2
 8010b1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8010b24:	683b      	ldr	r3, [r7, #0]
 8010b26:	689b      	ldr	r3, [r3, #8]
 8010b28:	4313      	orrs	r3, r2
 8010b2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8010b32:	683b      	ldr	r3, [r7, #0]
 8010b34:	685b      	ldr	r3, [r3, #4]
 8010b36:	4313      	orrs	r3, r2
 8010b38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8010b40:	683b      	ldr	r3, [r7, #0]
 8010b42:	681b      	ldr	r3, [r3, #0]
 8010b44:	4313      	orrs	r3, r2
 8010b46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010b48:	68fb      	ldr	r3, [r7, #12]
 8010b4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010b4e:	683b      	ldr	r3, [r7, #0]
 8010b50:	691b      	ldr	r3, [r3, #16]
 8010b52:	4313      	orrs	r3, r2
 8010b54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8010b5c:	683b      	ldr	r3, [r7, #0]
 8010b5e:	695b      	ldr	r3, [r3, #20]
 8010b60:	4313      	orrs	r3, r2
 8010b62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8010b6a:	683b      	ldr	r3, [r7, #0]
 8010b6c:	69db      	ldr	r3, [r3, #28]
 8010b6e:	4313      	orrs	r3, r2
 8010b70:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	68fa      	ldr	r2, [r7, #12]
 8010b78:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	2200      	movs	r2, #0
 8010b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010b82:	2300      	movs	r3, #0
}
 8010b84:	4618      	mov	r0, r3
 8010b86:	3714      	adds	r7, #20
 8010b88:	46bd      	mov	sp, r7
 8010b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b8e:	4770      	bx	lr

08010b90 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010b90:	b480      	push	{r7}
 8010b92:	b083      	sub	sp, #12
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010b98:	bf00      	nop
 8010b9a:	370c      	adds	r7, #12
 8010b9c:	46bd      	mov	sp, r7
 8010b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba2:	4770      	bx	lr

08010ba4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010ba4:	b480      	push	{r7}
 8010ba6:	b083      	sub	sp, #12
 8010ba8:	af00      	add	r7, sp, #0
 8010baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010bac:	bf00      	nop
 8010bae:	370c      	adds	r7, #12
 8010bb0:	46bd      	mov	sp, r7
 8010bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bb6:	4770      	bx	lr

08010bb8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010bb8:	b580      	push	{r7, lr}
 8010bba:	b082      	sub	sp, #8
 8010bbc:	af00      	add	r7, sp, #0
 8010bbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d101      	bne.n	8010bca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010bc6:	2301      	movs	r3, #1
 8010bc8:	e03f      	b.n	8010c4a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8010bd0:	b2db      	uxtb	r3, r3
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d106      	bne.n	8010be4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	2200      	movs	r2, #0
 8010bda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010bde:	6878      	ldr	r0, [r7, #4]
 8010be0:	f7f8 fd72 	bl	80096c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	2224      	movs	r2, #36	; 0x24
 8010be8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	68da      	ldr	r2, [r3, #12]
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	681b      	ldr	r3, [r3, #0]
 8010bf6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8010bfa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8010bfc:	6878      	ldr	r0, [r7, #4]
 8010bfe:	f000 fb8b 	bl	8011318 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	681b      	ldr	r3, [r3, #0]
 8010c06:	691a      	ldr	r2, [r3, #16]
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010c10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	681b      	ldr	r3, [r3, #0]
 8010c16:	695a      	ldr	r2, [r3, #20]
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	681b      	ldr	r3, [r3, #0]
 8010c1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010c20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	68da      	ldr	r2, [r3, #12]
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8010c30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	2200      	movs	r2, #0
 8010c36:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	2220      	movs	r2, #32
 8010c3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	2220      	movs	r2, #32
 8010c44:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8010c48:	2300      	movs	r3, #0
}
 8010c4a:	4618      	mov	r0, r3
 8010c4c:	3708      	adds	r7, #8
 8010c4e:	46bd      	mov	sp, r7
 8010c50:	bd80      	pop	{r7, pc}
	...

08010c54 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010c54:	b580      	push	{r7, lr}
 8010c56:	b086      	sub	sp, #24
 8010c58:	af00      	add	r7, sp, #0
 8010c5a:	60f8      	str	r0, [r7, #12]
 8010c5c:	60b9      	str	r1, [r7, #8]
 8010c5e:	4613      	mov	r3, r2
 8010c60:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8010c68:	b2db      	uxtb	r3, r3
 8010c6a:	2b20      	cmp	r3, #32
 8010c6c:	d166      	bne.n	8010d3c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8010c6e:	68bb      	ldr	r3, [r7, #8]
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d002      	beq.n	8010c7a <HAL_UART_Receive_DMA+0x26>
 8010c74:	88fb      	ldrh	r3, [r7, #6]
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d101      	bne.n	8010c7e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8010c7a:	2301      	movs	r3, #1
 8010c7c:	e05f      	b.n	8010d3e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010c84:	2b01      	cmp	r3, #1
 8010c86:	d101      	bne.n	8010c8c <HAL_UART_Receive_DMA+0x38>
 8010c88:	2302      	movs	r3, #2
 8010c8a:	e058      	b.n	8010d3e <HAL_UART_Receive_DMA+0xea>
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	2201      	movs	r2, #1
 8010c90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8010c94:	68ba      	ldr	r2, [r7, #8]
 8010c96:	68fb      	ldr	r3, [r7, #12]
 8010c98:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	88fa      	ldrh	r2, [r7, #6]
 8010c9e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	2200      	movs	r2, #0
 8010ca4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	2222      	movs	r2, #34	; 0x22
 8010caa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010cae:	68fb      	ldr	r3, [r7, #12]
 8010cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010cb2:	4a25      	ldr	r2, [pc, #148]	; (8010d48 <HAL_UART_Receive_DMA+0xf4>)
 8010cb4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010cb6:	68fb      	ldr	r3, [r7, #12]
 8010cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010cba:	4a24      	ldr	r2, [pc, #144]	; (8010d4c <HAL_UART_Receive_DMA+0xf8>)
 8010cbc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010cc2:	4a23      	ldr	r2, [pc, #140]	; (8010d50 <HAL_UART_Receive_DMA+0xfc>)
 8010cc4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8010cc6:	68fb      	ldr	r3, [r7, #12]
 8010cc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010cca:	2200      	movs	r2, #0
 8010ccc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8010cce:	f107 0308 	add.w	r3, r7, #8
 8010cd2:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8010cd4:	68fb      	ldr	r3, [r7, #12]
 8010cd6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8010cd8:	68fb      	ldr	r3, [r7, #12]
 8010cda:	681b      	ldr	r3, [r3, #0]
 8010cdc:	3304      	adds	r3, #4
 8010cde:	4619      	mov	r1, r3
 8010ce0:	697b      	ldr	r3, [r7, #20]
 8010ce2:	681a      	ldr	r2, [r3, #0]
 8010ce4:	88fb      	ldrh	r3, [r7, #6]
 8010ce6:	f7f9 f90f 	bl	8009f08 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8010cea:	2300      	movs	r3, #0
 8010cec:	613b      	str	r3, [r7, #16]
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	681b      	ldr	r3, [r3, #0]
 8010cf4:	613b      	str	r3, [r7, #16]
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	681b      	ldr	r3, [r3, #0]
 8010cfa:	685b      	ldr	r3, [r3, #4]
 8010cfc:	613b      	str	r3, [r7, #16]
 8010cfe:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	2200      	movs	r2, #0
 8010d04:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010d08:	68fb      	ldr	r3, [r7, #12]
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	68da      	ldr	r2, [r3, #12]
 8010d0e:	68fb      	ldr	r3, [r7, #12]
 8010d10:	681b      	ldr	r3, [r3, #0]
 8010d12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010d16:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010d18:	68fb      	ldr	r3, [r7, #12]
 8010d1a:	681b      	ldr	r3, [r3, #0]
 8010d1c:	695a      	ldr	r2, [r3, #20]
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	f042 0201 	orr.w	r2, r2, #1
 8010d26:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	695a      	ldr	r2, [r3, #20]
 8010d2e:	68fb      	ldr	r3, [r7, #12]
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010d36:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8010d38:	2300      	movs	r3, #0
 8010d3a:	e000      	b.n	8010d3e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8010d3c:	2302      	movs	r3, #2
  }
}
 8010d3e:	4618      	mov	r0, r3
 8010d40:	3718      	adds	r7, #24
 8010d42:	46bd      	mov	sp, r7
 8010d44:	bd80      	pop	{r7, pc}
 8010d46:	bf00      	nop
 8010d48:	08010f91 	.word	0x08010f91
 8010d4c:	08010ff9 	.word	0x08010ff9
 8010d50:	08011015 	.word	0x08011015

08010d54 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010d54:	b580      	push	{r7, lr}
 8010d56:	b088      	sub	sp, #32
 8010d58:	af00      	add	r7, sp, #0
 8010d5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	68db      	ldr	r3, [r3, #12]
 8010d6a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	695b      	ldr	r3, [r3, #20]
 8010d72:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8010d74:	2300      	movs	r3, #0
 8010d76:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8010d78:	2300      	movs	r3, #0
 8010d7a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8010d7c:	69fb      	ldr	r3, [r7, #28]
 8010d7e:	f003 030f 	and.w	r3, r3, #15
 8010d82:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8010d84:	693b      	ldr	r3, [r7, #16]
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d10d      	bne.n	8010da6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8010d8a:	69fb      	ldr	r3, [r7, #28]
 8010d8c:	f003 0320 	and.w	r3, r3, #32
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d008      	beq.n	8010da6 <HAL_UART_IRQHandler+0x52>
 8010d94:	69bb      	ldr	r3, [r7, #24]
 8010d96:	f003 0320 	and.w	r3, r3, #32
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d003      	beq.n	8010da6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8010d9e:	6878      	ldr	r0, [r7, #4]
 8010da0:	f000 fa38 	bl	8011214 <UART_Receive_IT>
      return;
 8010da4:	e0d1      	b.n	8010f4a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8010da6:	693b      	ldr	r3, [r7, #16]
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	f000 80b0 	beq.w	8010f0e <HAL_UART_IRQHandler+0x1ba>
 8010dae:	697b      	ldr	r3, [r7, #20]
 8010db0:	f003 0301 	and.w	r3, r3, #1
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d105      	bne.n	8010dc4 <HAL_UART_IRQHandler+0x70>
 8010db8:	69bb      	ldr	r3, [r7, #24]
 8010dba:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	f000 80a5 	beq.w	8010f0e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8010dc4:	69fb      	ldr	r3, [r7, #28]
 8010dc6:	f003 0301 	and.w	r3, r3, #1
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d00a      	beq.n	8010de4 <HAL_UART_IRQHandler+0x90>
 8010dce:	69bb      	ldr	r3, [r7, #24]
 8010dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d005      	beq.n	8010de4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010ddc:	f043 0201 	orr.w	r2, r3, #1
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8010de4:	69fb      	ldr	r3, [r7, #28]
 8010de6:	f003 0304 	and.w	r3, r3, #4
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d00a      	beq.n	8010e04 <HAL_UART_IRQHandler+0xb0>
 8010dee:	697b      	ldr	r3, [r7, #20]
 8010df0:	f003 0301 	and.w	r3, r3, #1
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d005      	beq.n	8010e04 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010dfc:	f043 0202 	orr.w	r2, r3, #2
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8010e04:	69fb      	ldr	r3, [r7, #28]
 8010e06:	f003 0302 	and.w	r3, r3, #2
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d00a      	beq.n	8010e24 <HAL_UART_IRQHandler+0xd0>
 8010e0e:	697b      	ldr	r3, [r7, #20]
 8010e10:	f003 0301 	and.w	r3, r3, #1
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	d005      	beq.n	8010e24 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010e1c:	f043 0204 	orr.w	r2, r3, #4
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8010e24:	69fb      	ldr	r3, [r7, #28]
 8010e26:	f003 0308 	and.w	r3, r3, #8
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d00f      	beq.n	8010e4e <HAL_UART_IRQHandler+0xfa>
 8010e2e:	69bb      	ldr	r3, [r7, #24]
 8010e30:	f003 0320 	and.w	r3, r3, #32
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d104      	bne.n	8010e42 <HAL_UART_IRQHandler+0xee>
 8010e38:	697b      	ldr	r3, [r7, #20]
 8010e3a:	f003 0301 	and.w	r3, r3, #1
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d005      	beq.n	8010e4e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010e46:	f043 0208 	orr.w	r2, r3, #8
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d078      	beq.n	8010f48 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8010e56:	69fb      	ldr	r3, [r7, #28]
 8010e58:	f003 0320 	and.w	r3, r3, #32
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d007      	beq.n	8010e70 <HAL_UART_IRQHandler+0x11c>
 8010e60:	69bb      	ldr	r3, [r7, #24]
 8010e62:	f003 0320 	and.w	r3, r3, #32
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	d002      	beq.n	8010e70 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8010e6a:	6878      	ldr	r0, [r7, #4]
 8010e6c:	f000 f9d2 	bl	8011214 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	695b      	ldr	r3, [r3, #20]
 8010e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010e7a:	2b40      	cmp	r3, #64	; 0x40
 8010e7c:	bf0c      	ite	eq
 8010e7e:	2301      	moveq	r3, #1
 8010e80:	2300      	movne	r3, #0
 8010e82:	b2db      	uxtb	r3, r3
 8010e84:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010e8a:	f003 0308 	and.w	r3, r3, #8
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d102      	bne.n	8010e98 <HAL_UART_IRQHandler+0x144>
 8010e92:	68fb      	ldr	r3, [r7, #12]
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d031      	beq.n	8010efc <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010e98:	6878      	ldr	r0, [r7, #4]
 8010e9a:	f000 f91b 	bl	80110d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	695b      	ldr	r3, [r3, #20]
 8010ea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010ea8:	2b40      	cmp	r3, #64	; 0x40
 8010eaa:	d123      	bne.n	8010ef4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	681b      	ldr	r3, [r3, #0]
 8010eb0:	695a      	ldr	r2, [r3, #20]
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010eba:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d013      	beq.n	8010eec <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ec8:	4a21      	ldr	r2, [pc, #132]	; (8010f50 <HAL_UART_IRQHandler+0x1fc>)
 8010eca:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ed0:	4618      	mov	r0, r3
 8010ed2:	f7f9 f871 	bl	8009fb8 <HAL_DMA_Abort_IT>
 8010ed6:	4603      	mov	r3, r0
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d016      	beq.n	8010f0a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ee0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010ee2:	687a      	ldr	r2, [r7, #4]
 8010ee4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8010ee6:	4610      	mov	r0, r2
 8010ee8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010eea:	e00e      	b.n	8010f0a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010eec:	6878      	ldr	r0, [r7, #4]
 8010eee:	f000 f845 	bl	8010f7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010ef2:	e00a      	b.n	8010f0a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010ef4:	6878      	ldr	r0, [r7, #4]
 8010ef6:	f000 f841 	bl	8010f7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010efa:	e006      	b.n	8010f0a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010efc:	6878      	ldr	r0, [r7, #4]
 8010efe:	f000 f83d 	bl	8010f7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	2200      	movs	r2, #0
 8010f06:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8010f08:	e01e      	b.n	8010f48 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f0a:	bf00      	nop
    return;
 8010f0c:	e01c      	b.n	8010f48 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8010f0e:	69fb      	ldr	r3, [r7, #28]
 8010f10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d008      	beq.n	8010f2a <HAL_UART_IRQHandler+0x1d6>
 8010f18:	69bb      	ldr	r3, [r7, #24]
 8010f1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d003      	beq.n	8010f2a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8010f22:	6878      	ldr	r0, [r7, #4]
 8010f24:	f000 f908 	bl	8011138 <UART_Transmit_IT>
    return;
 8010f28:	e00f      	b.n	8010f4a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8010f2a:	69fb      	ldr	r3, [r7, #28]
 8010f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d00a      	beq.n	8010f4a <HAL_UART_IRQHandler+0x1f6>
 8010f34:	69bb      	ldr	r3, [r7, #24]
 8010f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d005      	beq.n	8010f4a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8010f3e:	6878      	ldr	r0, [r7, #4]
 8010f40:	f000 f950 	bl	80111e4 <UART_EndTransmit_IT>
    return;
 8010f44:	bf00      	nop
 8010f46:	e000      	b.n	8010f4a <HAL_UART_IRQHandler+0x1f6>
    return;
 8010f48:	bf00      	nop
  }
}
 8010f4a:	3720      	adds	r7, #32
 8010f4c:	46bd      	mov	sp, r7
 8010f4e:	bd80      	pop	{r7, pc}
 8010f50:	08011111 	.word	0x08011111

08010f54 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8010f54:	b480      	push	{r7}
 8010f56:	b083      	sub	sp, #12
 8010f58:	af00      	add	r7, sp, #0
 8010f5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8010f5c:	bf00      	nop
 8010f5e:	370c      	adds	r7, #12
 8010f60:	46bd      	mov	sp, r7
 8010f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f66:	4770      	bx	lr

08010f68 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010f68:	b480      	push	{r7}
 8010f6a:	b083      	sub	sp, #12
 8010f6c:	af00      	add	r7, sp, #0
 8010f6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8010f70:	bf00      	nop
 8010f72:	370c      	adds	r7, #12
 8010f74:	46bd      	mov	sp, r7
 8010f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f7a:	4770      	bx	lr

08010f7c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010f7c:	b480      	push	{r7}
 8010f7e:	b083      	sub	sp, #12
 8010f80:	af00      	add	r7, sp, #0
 8010f82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8010f84:	bf00      	nop
 8010f86:	370c      	adds	r7, #12
 8010f88:	46bd      	mov	sp, r7
 8010f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f8e:	4770      	bx	lr

08010f90 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010f90:	b580      	push	{r7, lr}
 8010f92:	b084      	sub	sp, #16
 8010f94:	af00      	add	r7, sp, #0
 8010f96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f9c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d11e      	bne.n	8010fea <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8010fac:	68fb      	ldr	r3, [r7, #12]
 8010fae:	2200      	movs	r2, #0
 8010fb0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010fb2:	68fb      	ldr	r3, [r7, #12]
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	68da      	ldr	r2, [r3, #12]
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	681b      	ldr	r3, [r3, #0]
 8010fbc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010fc0:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	681b      	ldr	r3, [r3, #0]
 8010fc6:	695a      	ldr	r2, [r3, #20]
 8010fc8:	68fb      	ldr	r3, [r7, #12]
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	f022 0201 	bic.w	r2, r2, #1
 8010fd0:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	681b      	ldr	r3, [r3, #0]
 8010fd6:	695a      	ldr	r2, [r3, #20]
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010fe0:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	2220      	movs	r2, #32
 8010fe6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8010fea:	68f8      	ldr	r0, [r7, #12]
 8010fec:	f7f5 fed8 	bl	8006da0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010ff0:	bf00      	nop
 8010ff2:	3710      	adds	r7, #16
 8010ff4:	46bd      	mov	sp, r7
 8010ff6:	bd80      	pop	{r7, pc}

08010ff8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010ff8:	b580      	push	{r7, lr}
 8010ffa:	b084      	sub	sp, #16
 8010ffc:	af00      	add	r7, sp, #0
 8010ffe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011004:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8011006:	68f8      	ldr	r0, [r7, #12]
 8011008:	f7ff ffae 	bl	8010f68 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801100c:	bf00      	nop
 801100e:	3710      	adds	r7, #16
 8011010:	46bd      	mov	sp, r7
 8011012:	bd80      	pop	{r7, pc}

08011014 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8011014:	b580      	push	{r7, lr}
 8011016:	b084      	sub	sp, #16
 8011018:	af00      	add	r7, sp, #0
 801101a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 801101c:	2300      	movs	r3, #0
 801101e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011024:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8011026:	68bb      	ldr	r3, [r7, #8]
 8011028:	681b      	ldr	r3, [r3, #0]
 801102a:	695b      	ldr	r3, [r3, #20]
 801102c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011030:	2b80      	cmp	r3, #128	; 0x80
 8011032:	bf0c      	ite	eq
 8011034:	2301      	moveq	r3, #1
 8011036:	2300      	movne	r3, #0
 8011038:	b2db      	uxtb	r3, r3
 801103a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 801103c:	68bb      	ldr	r3, [r7, #8]
 801103e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8011042:	b2db      	uxtb	r3, r3
 8011044:	2b21      	cmp	r3, #33	; 0x21
 8011046:	d108      	bne.n	801105a <UART_DMAError+0x46>
 8011048:	68fb      	ldr	r3, [r7, #12]
 801104a:	2b00      	cmp	r3, #0
 801104c:	d005      	beq.n	801105a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 801104e:	68bb      	ldr	r3, [r7, #8]
 8011050:	2200      	movs	r2, #0
 8011052:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8011054:	68b8      	ldr	r0, [r7, #8]
 8011056:	f000 f827 	bl	80110a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 801105a:	68bb      	ldr	r3, [r7, #8]
 801105c:	681b      	ldr	r3, [r3, #0]
 801105e:	695b      	ldr	r3, [r3, #20]
 8011060:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011064:	2b40      	cmp	r3, #64	; 0x40
 8011066:	bf0c      	ite	eq
 8011068:	2301      	moveq	r3, #1
 801106a:	2300      	movne	r3, #0
 801106c:	b2db      	uxtb	r3, r3
 801106e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8011070:	68bb      	ldr	r3, [r7, #8]
 8011072:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8011076:	b2db      	uxtb	r3, r3
 8011078:	2b22      	cmp	r3, #34	; 0x22
 801107a:	d108      	bne.n	801108e <UART_DMAError+0x7a>
 801107c:	68fb      	ldr	r3, [r7, #12]
 801107e:	2b00      	cmp	r3, #0
 8011080:	d005      	beq.n	801108e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8011082:	68bb      	ldr	r3, [r7, #8]
 8011084:	2200      	movs	r2, #0
 8011086:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8011088:	68b8      	ldr	r0, [r7, #8]
 801108a:	f000 f823 	bl	80110d4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 801108e:	68bb      	ldr	r3, [r7, #8]
 8011090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011092:	f043 0210 	orr.w	r2, r3, #16
 8011096:	68bb      	ldr	r3, [r7, #8]
 8011098:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801109a:	68b8      	ldr	r0, [r7, #8]
 801109c:	f7ff ff6e 	bl	8010f7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80110a0:	bf00      	nop
 80110a2:	3710      	adds	r7, #16
 80110a4:	46bd      	mov	sp, r7
 80110a6:	bd80      	pop	{r7, pc}

080110a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80110a8:	b480      	push	{r7}
 80110aa:	b083      	sub	sp, #12
 80110ac:	af00      	add	r7, sp, #0
 80110ae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	68da      	ldr	r2, [r3, #12]
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80110be:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	2220      	movs	r2, #32
 80110c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80110c8:	bf00      	nop
 80110ca:	370c      	adds	r7, #12
 80110cc:	46bd      	mov	sp, r7
 80110ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110d2:	4770      	bx	lr

080110d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80110d4:	b480      	push	{r7}
 80110d6:	b083      	sub	sp, #12
 80110d8:	af00      	add	r7, sp, #0
 80110da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	681b      	ldr	r3, [r3, #0]
 80110e0:	68da      	ldr	r2, [r3, #12]
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80110ea:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	681b      	ldr	r3, [r3, #0]
 80110f0:	695a      	ldr	r2, [r3, #20]
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	f022 0201 	bic.w	r2, r2, #1
 80110fa:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80110fc:	687b      	ldr	r3, [r7, #4]
 80110fe:	2220      	movs	r2, #32
 8011100:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8011104:	bf00      	nop
 8011106:	370c      	adds	r7, #12
 8011108:	46bd      	mov	sp, r7
 801110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801110e:	4770      	bx	lr

08011110 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011110:	b580      	push	{r7, lr}
 8011112:	b084      	sub	sp, #16
 8011114:	af00      	add	r7, sp, #0
 8011116:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801111c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	2200      	movs	r2, #0
 8011122:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8011124:	68fb      	ldr	r3, [r7, #12]
 8011126:	2200      	movs	r2, #0
 8011128:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801112a:	68f8      	ldr	r0, [r7, #12]
 801112c:	f7ff ff26 	bl	8010f7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011130:	bf00      	nop
 8011132:	3710      	adds	r7, #16
 8011134:	46bd      	mov	sp, r7
 8011136:	bd80      	pop	{r7, pc}

08011138 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8011138:	b480      	push	{r7}
 801113a:	b085      	sub	sp, #20
 801113c:	af00      	add	r7, sp, #0
 801113e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8011146:	b2db      	uxtb	r3, r3
 8011148:	2b21      	cmp	r3, #33	; 0x21
 801114a:	d144      	bne.n	80111d6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	689b      	ldr	r3, [r3, #8]
 8011150:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011154:	d11a      	bne.n	801118c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	6a1b      	ldr	r3, [r3, #32]
 801115a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 801115c:	68fb      	ldr	r3, [r7, #12]
 801115e:	881b      	ldrh	r3, [r3, #0]
 8011160:	461a      	mov	r2, r3
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801116a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	691b      	ldr	r3, [r3, #16]
 8011170:	2b00      	cmp	r3, #0
 8011172:	d105      	bne.n	8011180 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	6a1b      	ldr	r3, [r3, #32]
 8011178:	1c9a      	adds	r2, r3, #2
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	621a      	str	r2, [r3, #32]
 801117e:	e00e      	b.n	801119e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	6a1b      	ldr	r3, [r3, #32]
 8011184:	1c5a      	adds	r2, r3, #1
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	621a      	str	r2, [r3, #32]
 801118a:	e008      	b.n	801119e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	6a1b      	ldr	r3, [r3, #32]
 8011190:	1c59      	adds	r1, r3, #1
 8011192:	687a      	ldr	r2, [r7, #4]
 8011194:	6211      	str	r1, [r2, #32]
 8011196:	781a      	ldrb	r2, [r3, #0]
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80111a2:	b29b      	uxth	r3, r3
 80111a4:	3b01      	subs	r3, #1
 80111a6:	b29b      	uxth	r3, r3
 80111a8:	687a      	ldr	r2, [r7, #4]
 80111aa:	4619      	mov	r1, r3
 80111ac:	84d1      	strh	r1, [r2, #38]	; 0x26
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d10f      	bne.n	80111d2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	681b      	ldr	r3, [r3, #0]
 80111b6:	68da      	ldr	r2, [r3, #12]
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	681b      	ldr	r3, [r3, #0]
 80111bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80111c0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	68da      	ldr	r2, [r3, #12]
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	681b      	ldr	r3, [r3, #0]
 80111cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80111d0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80111d2:	2300      	movs	r3, #0
 80111d4:	e000      	b.n	80111d8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80111d6:	2302      	movs	r3, #2
  }
}
 80111d8:	4618      	mov	r0, r3
 80111da:	3714      	adds	r7, #20
 80111dc:	46bd      	mov	sp, r7
 80111de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111e2:	4770      	bx	lr

080111e4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80111e4:	b580      	push	{r7, lr}
 80111e6:	b082      	sub	sp, #8
 80111e8:	af00      	add	r7, sp, #0
 80111ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	681b      	ldr	r3, [r3, #0]
 80111f0:	68da      	ldr	r2, [r3, #12]
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	681b      	ldr	r3, [r3, #0]
 80111f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80111fa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	2220      	movs	r2, #32
 8011200:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011204:	6878      	ldr	r0, [r7, #4]
 8011206:	f7ff fea5 	bl	8010f54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 801120a:	2300      	movs	r3, #0
}
 801120c:	4618      	mov	r0, r3
 801120e:	3708      	adds	r7, #8
 8011210:	46bd      	mov	sp, r7
 8011212:	bd80      	pop	{r7, pc}

08011214 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8011214:	b580      	push	{r7, lr}
 8011216:	b084      	sub	sp, #16
 8011218:	af00      	add	r7, sp, #0
 801121a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8011222:	b2db      	uxtb	r3, r3
 8011224:	2b22      	cmp	r3, #34	; 0x22
 8011226:	d171      	bne.n	801130c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	689b      	ldr	r3, [r3, #8]
 801122c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011230:	d123      	bne.n	801127a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011236:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	691b      	ldr	r3, [r3, #16]
 801123c:	2b00      	cmp	r3, #0
 801123e:	d10e      	bne.n	801125e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	685b      	ldr	r3, [r3, #4]
 8011246:	b29b      	uxth	r3, r3
 8011248:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801124c:	b29a      	uxth	r2, r3
 801124e:	68fb      	ldr	r3, [r7, #12]
 8011250:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011256:	1c9a      	adds	r2, r3, #2
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	629a      	str	r2, [r3, #40]	; 0x28
 801125c:	e029      	b.n	80112b2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	685b      	ldr	r3, [r3, #4]
 8011264:	b29b      	uxth	r3, r3
 8011266:	b2db      	uxtb	r3, r3
 8011268:	b29a      	uxth	r2, r3
 801126a:	68fb      	ldr	r3, [r7, #12]
 801126c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011272:	1c5a      	adds	r2, r3, #1
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	629a      	str	r2, [r3, #40]	; 0x28
 8011278:	e01b      	b.n	80112b2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	691b      	ldr	r3, [r3, #16]
 801127e:	2b00      	cmp	r3, #0
 8011280:	d10a      	bne.n	8011298 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	681b      	ldr	r3, [r3, #0]
 8011286:	6858      	ldr	r0, [r3, #4]
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801128c:	1c59      	adds	r1, r3, #1
 801128e:	687a      	ldr	r2, [r7, #4]
 8011290:	6291      	str	r1, [r2, #40]	; 0x28
 8011292:	b2c2      	uxtb	r2, r0
 8011294:	701a      	strb	r2, [r3, #0]
 8011296:	e00c      	b.n	80112b2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	681b      	ldr	r3, [r3, #0]
 801129c:	685b      	ldr	r3, [r3, #4]
 801129e:	b2da      	uxtb	r2, r3
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112a4:	1c58      	adds	r0, r3, #1
 80112a6:	6879      	ldr	r1, [r7, #4]
 80112a8:	6288      	str	r0, [r1, #40]	; 0x28
 80112aa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80112ae:	b2d2      	uxtb	r2, r2
 80112b0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80112b6:	b29b      	uxth	r3, r3
 80112b8:	3b01      	subs	r3, #1
 80112ba:	b29b      	uxth	r3, r3
 80112bc:	687a      	ldr	r2, [r7, #4]
 80112be:	4619      	mov	r1, r3
 80112c0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d120      	bne.n	8011308 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	68da      	ldr	r2, [r3, #12]
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	681b      	ldr	r3, [r3, #0]
 80112d0:	f022 0220 	bic.w	r2, r2, #32
 80112d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	681b      	ldr	r3, [r3, #0]
 80112da:	68da      	ldr	r2, [r3, #12]
 80112dc:	687b      	ldr	r3, [r7, #4]
 80112de:	681b      	ldr	r3, [r3, #0]
 80112e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80112e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	695a      	ldr	r2, [r3, #20]
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	681b      	ldr	r3, [r3, #0]
 80112f0:	f022 0201 	bic.w	r2, r2, #1
 80112f4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	2220      	movs	r2, #32
 80112fa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80112fe:	6878      	ldr	r0, [r7, #4]
 8011300:	f7f5 fd4e 	bl	8006da0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8011304:	2300      	movs	r3, #0
 8011306:	e002      	b.n	801130e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8011308:	2300      	movs	r3, #0
 801130a:	e000      	b.n	801130e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 801130c:	2302      	movs	r3, #2
  }
}
 801130e:	4618      	mov	r0, r3
 8011310:	3710      	adds	r7, #16
 8011312:	46bd      	mov	sp, r7
 8011314:	bd80      	pop	{r7, pc}
	...

08011318 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801131c:	b085      	sub	sp, #20
 801131e:	af00      	add	r7, sp, #0
 8011320:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	681b      	ldr	r3, [r3, #0]
 8011326:	691b      	ldr	r3, [r3, #16]
 8011328:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	68da      	ldr	r2, [r3, #12]
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	430a      	orrs	r2, r1
 8011336:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	689a      	ldr	r2, [r3, #8]
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	691b      	ldr	r3, [r3, #16]
 8011340:	431a      	orrs	r2, r3
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	695b      	ldr	r3, [r3, #20]
 8011346:	431a      	orrs	r2, r3
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	69db      	ldr	r3, [r3, #28]
 801134c:	4313      	orrs	r3, r2
 801134e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	68db      	ldr	r3, [r3, #12]
 8011356:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 801135a:	f023 030c 	bic.w	r3, r3, #12
 801135e:	687a      	ldr	r2, [r7, #4]
 8011360:	6812      	ldr	r2, [r2, #0]
 8011362:	68f9      	ldr	r1, [r7, #12]
 8011364:	430b      	orrs	r3, r1
 8011366:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	695b      	ldr	r3, [r3, #20]
 801136e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	699a      	ldr	r2, [r3, #24]
 8011376:	687b      	ldr	r3, [r7, #4]
 8011378:	681b      	ldr	r3, [r3, #0]
 801137a:	430a      	orrs	r2, r1
 801137c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	69db      	ldr	r3, [r3, #28]
 8011382:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011386:	f040 818b 	bne.w	80116a0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	4ac1      	ldr	r2, [pc, #772]	; (8011694 <UART_SetConfig+0x37c>)
 8011390:	4293      	cmp	r3, r2
 8011392:	d005      	beq.n	80113a0 <UART_SetConfig+0x88>
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	4abf      	ldr	r2, [pc, #764]	; (8011698 <UART_SetConfig+0x380>)
 801139a:	4293      	cmp	r3, r2
 801139c:	f040 80bd 	bne.w	801151a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80113a0:	f7fc ff42 	bl	800e228 <HAL_RCC_GetPCLK2Freq>
 80113a4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80113a6:	68bb      	ldr	r3, [r7, #8]
 80113a8:	461d      	mov	r5, r3
 80113aa:	f04f 0600 	mov.w	r6, #0
 80113ae:	46a8      	mov	r8, r5
 80113b0:	46b1      	mov	r9, r6
 80113b2:	eb18 0308 	adds.w	r3, r8, r8
 80113b6:	eb49 0409 	adc.w	r4, r9, r9
 80113ba:	4698      	mov	r8, r3
 80113bc:	46a1      	mov	r9, r4
 80113be:	eb18 0805 	adds.w	r8, r8, r5
 80113c2:	eb49 0906 	adc.w	r9, r9, r6
 80113c6:	f04f 0100 	mov.w	r1, #0
 80113ca:	f04f 0200 	mov.w	r2, #0
 80113ce:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80113d2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80113d6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80113da:	4688      	mov	r8, r1
 80113dc:	4691      	mov	r9, r2
 80113de:	eb18 0005 	adds.w	r0, r8, r5
 80113e2:	eb49 0106 	adc.w	r1, r9, r6
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	685b      	ldr	r3, [r3, #4]
 80113ea:	461d      	mov	r5, r3
 80113ec:	f04f 0600 	mov.w	r6, #0
 80113f0:	196b      	adds	r3, r5, r5
 80113f2:	eb46 0406 	adc.w	r4, r6, r6
 80113f6:	461a      	mov	r2, r3
 80113f8:	4623      	mov	r3, r4
 80113fa:	f7ef fdb3 	bl	8000f64 <__aeabi_uldivmod>
 80113fe:	4603      	mov	r3, r0
 8011400:	460c      	mov	r4, r1
 8011402:	461a      	mov	r2, r3
 8011404:	4ba5      	ldr	r3, [pc, #660]	; (801169c <UART_SetConfig+0x384>)
 8011406:	fba3 2302 	umull	r2, r3, r3, r2
 801140a:	095b      	lsrs	r3, r3, #5
 801140c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8011410:	68bb      	ldr	r3, [r7, #8]
 8011412:	461d      	mov	r5, r3
 8011414:	f04f 0600 	mov.w	r6, #0
 8011418:	46a9      	mov	r9, r5
 801141a:	46b2      	mov	sl, r6
 801141c:	eb19 0309 	adds.w	r3, r9, r9
 8011420:	eb4a 040a 	adc.w	r4, sl, sl
 8011424:	4699      	mov	r9, r3
 8011426:	46a2      	mov	sl, r4
 8011428:	eb19 0905 	adds.w	r9, r9, r5
 801142c:	eb4a 0a06 	adc.w	sl, sl, r6
 8011430:	f04f 0100 	mov.w	r1, #0
 8011434:	f04f 0200 	mov.w	r2, #0
 8011438:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801143c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8011440:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8011444:	4689      	mov	r9, r1
 8011446:	4692      	mov	sl, r2
 8011448:	eb19 0005 	adds.w	r0, r9, r5
 801144c:	eb4a 0106 	adc.w	r1, sl, r6
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	685b      	ldr	r3, [r3, #4]
 8011454:	461d      	mov	r5, r3
 8011456:	f04f 0600 	mov.w	r6, #0
 801145a:	196b      	adds	r3, r5, r5
 801145c:	eb46 0406 	adc.w	r4, r6, r6
 8011460:	461a      	mov	r2, r3
 8011462:	4623      	mov	r3, r4
 8011464:	f7ef fd7e 	bl	8000f64 <__aeabi_uldivmod>
 8011468:	4603      	mov	r3, r0
 801146a:	460c      	mov	r4, r1
 801146c:	461a      	mov	r2, r3
 801146e:	4b8b      	ldr	r3, [pc, #556]	; (801169c <UART_SetConfig+0x384>)
 8011470:	fba3 1302 	umull	r1, r3, r3, r2
 8011474:	095b      	lsrs	r3, r3, #5
 8011476:	2164      	movs	r1, #100	; 0x64
 8011478:	fb01 f303 	mul.w	r3, r1, r3
 801147c:	1ad3      	subs	r3, r2, r3
 801147e:	00db      	lsls	r3, r3, #3
 8011480:	3332      	adds	r3, #50	; 0x32
 8011482:	4a86      	ldr	r2, [pc, #536]	; (801169c <UART_SetConfig+0x384>)
 8011484:	fba2 2303 	umull	r2, r3, r2, r3
 8011488:	095b      	lsrs	r3, r3, #5
 801148a:	005b      	lsls	r3, r3, #1
 801148c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8011490:	4498      	add	r8, r3
 8011492:	68bb      	ldr	r3, [r7, #8]
 8011494:	461d      	mov	r5, r3
 8011496:	f04f 0600 	mov.w	r6, #0
 801149a:	46a9      	mov	r9, r5
 801149c:	46b2      	mov	sl, r6
 801149e:	eb19 0309 	adds.w	r3, r9, r9
 80114a2:	eb4a 040a 	adc.w	r4, sl, sl
 80114a6:	4699      	mov	r9, r3
 80114a8:	46a2      	mov	sl, r4
 80114aa:	eb19 0905 	adds.w	r9, r9, r5
 80114ae:	eb4a 0a06 	adc.w	sl, sl, r6
 80114b2:	f04f 0100 	mov.w	r1, #0
 80114b6:	f04f 0200 	mov.w	r2, #0
 80114ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80114be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80114c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80114c6:	4689      	mov	r9, r1
 80114c8:	4692      	mov	sl, r2
 80114ca:	eb19 0005 	adds.w	r0, r9, r5
 80114ce:	eb4a 0106 	adc.w	r1, sl, r6
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	685b      	ldr	r3, [r3, #4]
 80114d6:	461d      	mov	r5, r3
 80114d8:	f04f 0600 	mov.w	r6, #0
 80114dc:	196b      	adds	r3, r5, r5
 80114de:	eb46 0406 	adc.w	r4, r6, r6
 80114e2:	461a      	mov	r2, r3
 80114e4:	4623      	mov	r3, r4
 80114e6:	f7ef fd3d 	bl	8000f64 <__aeabi_uldivmod>
 80114ea:	4603      	mov	r3, r0
 80114ec:	460c      	mov	r4, r1
 80114ee:	461a      	mov	r2, r3
 80114f0:	4b6a      	ldr	r3, [pc, #424]	; (801169c <UART_SetConfig+0x384>)
 80114f2:	fba3 1302 	umull	r1, r3, r3, r2
 80114f6:	095b      	lsrs	r3, r3, #5
 80114f8:	2164      	movs	r1, #100	; 0x64
 80114fa:	fb01 f303 	mul.w	r3, r1, r3
 80114fe:	1ad3      	subs	r3, r2, r3
 8011500:	00db      	lsls	r3, r3, #3
 8011502:	3332      	adds	r3, #50	; 0x32
 8011504:	4a65      	ldr	r2, [pc, #404]	; (801169c <UART_SetConfig+0x384>)
 8011506:	fba2 2303 	umull	r2, r3, r2, r3
 801150a:	095b      	lsrs	r3, r3, #5
 801150c:	f003 0207 	and.w	r2, r3, #7
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	681b      	ldr	r3, [r3, #0]
 8011514:	4442      	add	r2, r8
 8011516:	609a      	str	r2, [r3, #8]
 8011518:	e26f      	b.n	80119fa <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 801151a:	f7fc fe71 	bl	800e200 <HAL_RCC_GetPCLK1Freq>
 801151e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8011520:	68bb      	ldr	r3, [r7, #8]
 8011522:	461d      	mov	r5, r3
 8011524:	f04f 0600 	mov.w	r6, #0
 8011528:	46a8      	mov	r8, r5
 801152a:	46b1      	mov	r9, r6
 801152c:	eb18 0308 	adds.w	r3, r8, r8
 8011530:	eb49 0409 	adc.w	r4, r9, r9
 8011534:	4698      	mov	r8, r3
 8011536:	46a1      	mov	r9, r4
 8011538:	eb18 0805 	adds.w	r8, r8, r5
 801153c:	eb49 0906 	adc.w	r9, r9, r6
 8011540:	f04f 0100 	mov.w	r1, #0
 8011544:	f04f 0200 	mov.w	r2, #0
 8011548:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 801154c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8011550:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8011554:	4688      	mov	r8, r1
 8011556:	4691      	mov	r9, r2
 8011558:	eb18 0005 	adds.w	r0, r8, r5
 801155c:	eb49 0106 	adc.w	r1, r9, r6
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	685b      	ldr	r3, [r3, #4]
 8011564:	461d      	mov	r5, r3
 8011566:	f04f 0600 	mov.w	r6, #0
 801156a:	196b      	adds	r3, r5, r5
 801156c:	eb46 0406 	adc.w	r4, r6, r6
 8011570:	461a      	mov	r2, r3
 8011572:	4623      	mov	r3, r4
 8011574:	f7ef fcf6 	bl	8000f64 <__aeabi_uldivmod>
 8011578:	4603      	mov	r3, r0
 801157a:	460c      	mov	r4, r1
 801157c:	461a      	mov	r2, r3
 801157e:	4b47      	ldr	r3, [pc, #284]	; (801169c <UART_SetConfig+0x384>)
 8011580:	fba3 2302 	umull	r2, r3, r3, r2
 8011584:	095b      	lsrs	r3, r3, #5
 8011586:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801158a:	68bb      	ldr	r3, [r7, #8]
 801158c:	461d      	mov	r5, r3
 801158e:	f04f 0600 	mov.w	r6, #0
 8011592:	46a9      	mov	r9, r5
 8011594:	46b2      	mov	sl, r6
 8011596:	eb19 0309 	adds.w	r3, r9, r9
 801159a:	eb4a 040a 	adc.w	r4, sl, sl
 801159e:	4699      	mov	r9, r3
 80115a0:	46a2      	mov	sl, r4
 80115a2:	eb19 0905 	adds.w	r9, r9, r5
 80115a6:	eb4a 0a06 	adc.w	sl, sl, r6
 80115aa:	f04f 0100 	mov.w	r1, #0
 80115ae:	f04f 0200 	mov.w	r2, #0
 80115b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80115b6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80115ba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80115be:	4689      	mov	r9, r1
 80115c0:	4692      	mov	sl, r2
 80115c2:	eb19 0005 	adds.w	r0, r9, r5
 80115c6:	eb4a 0106 	adc.w	r1, sl, r6
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	685b      	ldr	r3, [r3, #4]
 80115ce:	461d      	mov	r5, r3
 80115d0:	f04f 0600 	mov.w	r6, #0
 80115d4:	196b      	adds	r3, r5, r5
 80115d6:	eb46 0406 	adc.w	r4, r6, r6
 80115da:	461a      	mov	r2, r3
 80115dc:	4623      	mov	r3, r4
 80115de:	f7ef fcc1 	bl	8000f64 <__aeabi_uldivmod>
 80115e2:	4603      	mov	r3, r0
 80115e4:	460c      	mov	r4, r1
 80115e6:	461a      	mov	r2, r3
 80115e8:	4b2c      	ldr	r3, [pc, #176]	; (801169c <UART_SetConfig+0x384>)
 80115ea:	fba3 1302 	umull	r1, r3, r3, r2
 80115ee:	095b      	lsrs	r3, r3, #5
 80115f0:	2164      	movs	r1, #100	; 0x64
 80115f2:	fb01 f303 	mul.w	r3, r1, r3
 80115f6:	1ad3      	subs	r3, r2, r3
 80115f8:	00db      	lsls	r3, r3, #3
 80115fa:	3332      	adds	r3, #50	; 0x32
 80115fc:	4a27      	ldr	r2, [pc, #156]	; (801169c <UART_SetConfig+0x384>)
 80115fe:	fba2 2303 	umull	r2, r3, r2, r3
 8011602:	095b      	lsrs	r3, r3, #5
 8011604:	005b      	lsls	r3, r3, #1
 8011606:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 801160a:	4498      	add	r8, r3
 801160c:	68bb      	ldr	r3, [r7, #8]
 801160e:	461d      	mov	r5, r3
 8011610:	f04f 0600 	mov.w	r6, #0
 8011614:	46a9      	mov	r9, r5
 8011616:	46b2      	mov	sl, r6
 8011618:	eb19 0309 	adds.w	r3, r9, r9
 801161c:	eb4a 040a 	adc.w	r4, sl, sl
 8011620:	4699      	mov	r9, r3
 8011622:	46a2      	mov	sl, r4
 8011624:	eb19 0905 	adds.w	r9, r9, r5
 8011628:	eb4a 0a06 	adc.w	sl, sl, r6
 801162c:	f04f 0100 	mov.w	r1, #0
 8011630:	f04f 0200 	mov.w	r2, #0
 8011634:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8011638:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801163c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8011640:	4689      	mov	r9, r1
 8011642:	4692      	mov	sl, r2
 8011644:	eb19 0005 	adds.w	r0, r9, r5
 8011648:	eb4a 0106 	adc.w	r1, sl, r6
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	685b      	ldr	r3, [r3, #4]
 8011650:	461d      	mov	r5, r3
 8011652:	f04f 0600 	mov.w	r6, #0
 8011656:	196b      	adds	r3, r5, r5
 8011658:	eb46 0406 	adc.w	r4, r6, r6
 801165c:	461a      	mov	r2, r3
 801165e:	4623      	mov	r3, r4
 8011660:	f7ef fc80 	bl	8000f64 <__aeabi_uldivmod>
 8011664:	4603      	mov	r3, r0
 8011666:	460c      	mov	r4, r1
 8011668:	461a      	mov	r2, r3
 801166a:	4b0c      	ldr	r3, [pc, #48]	; (801169c <UART_SetConfig+0x384>)
 801166c:	fba3 1302 	umull	r1, r3, r3, r2
 8011670:	095b      	lsrs	r3, r3, #5
 8011672:	2164      	movs	r1, #100	; 0x64
 8011674:	fb01 f303 	mul.w	r3, r1, r3
 8011678:	1ad3      	subs	r3, r2, r3
 801167a:	00db      	lsls	r3, r3, #3
 801167c:	3332      	adds	r3, #50	; 0x32
 801167e:	4a07      	ldr	r2, [pc, #28]	; (801169c <UART_SetConfig+0x384>)
 8011680:	fba2 2303 	umull	r2, r3, r2, r3
 8011684:	095b      	lsrs	r3, r3, #5
 8011686:	f003 0207 	and.w	r2, r3, #7
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	4442      	add	r2, r8
 8011690:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8011692:	e1b2      	b.n	80119fa <UART_SetConfig+0x6e2>
 8011694:	40011000 	.word	0x40011000
 8011698:	40011400 	.word	0x40011400
 801169c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	681b      	ldr	r3, [r3, #0]
 80116a4:	4ad7      	ldr	r2, [pc, #860]	; (8011a04 <UART_SetConfig+0x6ec>)
 80116a6:	4293      	cmp	r3, r2
 80116a8:	d005      	beq.n	80116b6 <UART_SetConfig+0x39e>
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	681b      	ldr	r3, [r3, #0]
 80116ae:	4ad6      	ldr	r2, [pc, #856]	; (8011a08 <UART_SetConfig+0x6f0>)
 80116b0:	4293      	cmp	r3, r2
 80116b2:	f040 80d1 	bne.w	8011858 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80116b6:	f7fc fdb7 	bl	800e228 <HAL_RCC_GetPCLK2Freq>
 80116ba:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80116bc:	68bb      	ldr	r3, [r7, #8]
 80116be:	469a      	mov	sl, r3
 80116c0:	f04f 0b00 	mov.w	fp, #0
 80116c4:	46d0      	mov	r8, sl
 80116c6:	46d9      	mov	r9, fp
 80116c8:	eb18 0308 	adds.w	r3, r8, r8
 80116cc:	eb49 0409 	adc.w	r4, r9, r9
 80116d0:	4698      	mov	r8, r3
 80116d2:	46a1      	mov	r9, r4
 80116d4:	eb18 080a 	adds.w	r8, r8, sl
 80116d8:	eb49 090b 	adc.w	r9, r9, fp
 80116dc:	f04f 0100 	mov.w	r1, #0
 80116e0:	f04f 0200 	mov.w	r2, #0
 80116e4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80116e8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80116ec:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80116f0:	4688      	mov	r8, r1
 80116f2:	4691      	mov	r9, r2
 80116f4:	eb1a 0508 	adds.w	r5, sl, r8
 80116f8:	eb4b 0609 	adc.w	r6, fp, r9
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	685b      	ldr	r3, [r3, #4]
 8011700:	4619      	mov	r1, r3
 8011702:	f04f 0200 	mov.w	r2, #0
 8011706:	f04f 0300 	mov.w	r3, #0
 801170a:	f04f 0400 	mov.w	r4, #0
 801170e:	0094      	lsls	r4, r2, #2
 8011710:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8011714:	008b      	lsls	r3, r1, #2
 8011716:	461a      	mov	r2, r3
 8011718:	4623      	mov	r3, r4
 801171a:	4628      	mov	r0, r5
 801171c:	4631      	mov	r1, r6
 801171e:	f7ef fc21 	bl	8000f64 <__aeabi_uldivmod>
 8011722:	4603      	mov	r3, r0
 8011724:	460c      	mov	r4, r1
 8011726:	461a      	mov	r2, r3
 8011728:	4bb8      	ldr	r3, [pc, #736]	; (8011a0c <UART_SetConfig+0x6f4>)
 801172a:	fba3 2302 	umull	r2, r3, r3, r2
 801172e:	095b      	lsrs	r3, r3, #5
 8011730:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8011734:	68bb      	ldr	r3, [r7, #8]
 8011736:	469b      	mov	fp, r3
 8011738:	f04f 0c00 	mov.w	ip, #0
 801173c:	46d9      	mov	r9, fp
 801173e:	46e2      	mov	sl, ip
 8011740:	eb19 0309 	adds.w	r3, r9, r9
 8011744:	eb4a 040a 	adc.w	r4, sl, sl
 8011748:	4699      	mov	r9, r3
 801174a:	46a2      	mov	sl, r4
 801174c:	eb19 090b 	adds.w	r9, r9, fp
 8011750:	eb4a 0a0c 	adc.w	sl, sl, ip
 8011754:	f04f 0100 	mov.w	r1, #0
 8011758:	f04f 0200 	mov.w	r2, #0
 801175c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8011760:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8011764:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8011768:	4689      	mov	r9, r1
 801176a:	4692      	mov	sl, r2
 801176c:	eb1b 0509 	adds.w	r5, fp, r9
 8011770:	eb4c 060a 	adc.w	r6, ip, sl
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	685b      	ldr	r3, [r3, #4]
 8011778:	4619      	mov	r1, r3
 801177a:	f04f 0200 	mov.w	r2, #0
 801177e:	f04f 0300 	mov.w	r3, #0
 8011782:	f04f 0400 	mov.w	r4, #0
 8011786:	0094      	lsls	r4, r2, #2
 8011788:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801178c:	008b      	lsls	r3, r1, #2
 801178e:	461a      	mov	r2, r3
 8011790:	4623      	mov	r3, r4
 8011792:	4628      	mov	r0, r5
 8011794:	4631      	mov	r1, r6
 8011796:	f7ef fbe5 	bl	8000f64 <__aeabi_uldivmod>
 801179a:	4603      	mov	r3, r0
 801179c:	460c      	mov	r4, r1
 801179e:	461a      	mov	r2, r3
 80117a0:	4b9a      	ldr	r3, [pc, #616]	; (8011a0c <UART_SetConfig+0x6f4>)
 80117a2:	fba3 1302 	umull	r1, r3, r3, r2
 80117a6:	095b      	lsrs	r3, r3, #5
 80117a8:	2164      	movs	r1, #100	; 0x64
 80117aa:	fb01 f303 	mul.w	r3, r1, r3
 80117ae:	1ad3      	subs	r3, r2, r3
 80117b0:	011b      	lsls	r3, r3, #4
 80117b2:	3332      	adds	r3, #50	; 0x32
 80117b4:	4a95      	ldr	r2, [pc, #596]	; (8011a0c <UART_SetConfig+0x6f4>)
 80117b6:	fba2 2303 	umull	r2, r3, r2, r3
 80117ba:	095b      	lsrs	r3, r3, #5
 80117bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80117c0:	4498      	add	r8, r3
 80117c2:	68bb      	ldr	r3, [r7, #8]
 80117c4:	469b      	mov	fp, r3
 80117c6:	f04f 0c00 	mov.w	ip, #0
 80117ca:	46d9      	mov	r9, fp
 80117cc:	46e2      	mov	sl, ip
 80117ce:	eb19 0309 	adds.w	r3, r9, r9
 80117d2:	eb4a 040a 	adc.w	r4, sl, sl
 80117d6:	4699      	mov	r9, r3
 80117d8:	46a2      	mov	sl, r4
 80117da:	eb19 090b 	adds.w	r9, r9, fp
 80117de:	eb4a 0a0c 	adc.w	sl, sl, ip
 80117e2:	f04f 0100 	mov.w	r1, #0
 80117e6:	f04f 0200 	mov.w	r2, #0
 80117ea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80117ee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80117f2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80117f6:	4689      	mov	r9, r1
 80117f8:	4692      	mov	sl, r2
 80117fa:	eb1b 0509 	adds.w	r5, fp, r9
 80117fe:	eb4c 060a 	adc.w	r6, ip, sl
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	685b      	ldr	r3, [r3, #4]
 8011806:	4619      	mov	r1, r3
 8011808:	f04f 0200 	mov.w	r2, #0
 801180c:	f04f 0300 	mov.w	r3, #0
 8011810:	f04f 0400 	mov.w	r4, #0
 8011814:	0094      	lsls	r4, r2, #2
 8011816:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801181a:	008b      	lsls	r3, r1, #2
 801181c:	461a      	mov	r2, r3
 801181e:	4623      	mov	r3, r4
 8011820:	4628      	mov	r0, r5
 8011822:	4631      	mov	r1, r6
 8011824:	f7ef fb9e 	bl	8000f64 <__aeabi_uldivmod>
 8011828:	4603      	mov	r3, r0
 801182a:	460c      	mov	r4, r1
 801182c:	461a      	mov	r2, r3
 801182e:	4b77      	ldr	r3, [pc, #476]	; (8011a0c <UART_SetConfig+0x6f4>)
 8011830:	fba3 1302 	umull	r1, r3, r3, r2
 8011834:	095b      	lsrs	r3, r3, #5
 8011836:	2164      	movs	r1, #100	; 0x64
 8011838:	fb01 f303 	mul.w	r3, r1, r3
 801183c:	1ad3      	subs	r3, r2, r3
 801183e:	011b      	lsls	r3, r3, #4
 8011840:	3332      	adds	r3, #50	; 0x32
 8011842:	4a72      	ldr	r2, [pc, #456]	; (8011a0c <UART_SetConfig+0x6f4>)
 8011844:	fba2 2303 	umull	r2, r3, r2, r3
 8011848:	095b      	lsrs	r3, r3, #5
 801184a:	f003 020f 	and.w	r2, r3, #15
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	681b      	ldr	r3, [r3, #0]
 8011852:	4442      	add	r2, r8
 8011854:	609a      	str	r2, [r3, #8]
 8011856:	e0d0      	b.n	80119fa <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8011858:	f7fc fcd2 	bl	800e200 <HAL_RCC_GetPCLK1Freq>
 801185c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 801185e:	68bb      	ldr	r3, [r7, #8]
 8011860:	469a      	mov	sl, r3
 8011862:	f04f 0b00 	mov.w	fp, #0
 8011866:	46d0      	mov	r8, sl
 8011868:	46d9      	mov	r9, fp
 801186a:	eb18 0308 	adds.w	r3, r8, r8
 801186e:	eb49 0409 	adc.w	r4, r9, r9
 8011872:	4698      	mov	r8, r3
 8011874:	46a1      	mov	r9, r4
 8011876:	eb18 080a 	adds.w	r8, r8, sl
 801187a:	eb49 090b 	adc.w	r9, r9, fp
 801187e:	f04f 0100 	mov.w	r1, #0
 8011882:	f04f 0200 	mov.w	r2, #0
 8011886:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 801188a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 801188e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8011892:	4688      	mov	r8, r1
 8011894:	4691      	mov	r9, r2
 8011896:	eb1a 0508 	adds.w	r5, sl, r8
 801189a:	eb4b 0609 	adc.w	r6, fp, r9
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	685b      	ldr	r3, [r3, #4]
 80118a2:	4619      	mov	r1, r3
 80118a4:	f04f 0200 	mov.w	r2, #0
 80118a8:	f04f 0300 	mov.w	r3, #0
 80118ac:	f04f 0400 	mov.w	r4, #0
 80118b0:	0094      	lsls	r4, r2, #2
 80118b2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80118b6:	008b      	lsls	r3, r1, #2
 80118b8:	461a      	mov	r2, r3
 80118ba:	4623      	mov	r3, r4
 80118bc:	4628      	mov	r0, r5
 80118be:	4631      	mov	r1, r6
 80118c0:	f7ef fb50 	bl	8000f64 <__aeabi_uldivmod>
 80118c4:	4603      	mov	r3, r0
 80118c6:	460c      	mov	r4, r1
 80118c8:	461a      	mov	r2, r3
 80118ca:	4b50      	ldr	r3, [pc, #320]	; (8011a0c <UART_SetConfig+0x6f4>)
 80118cc:	fba3 2302 	umull	r2, r3, r3, r2
 80118d0:	095b      	lsrs	r3, r3, #5
 80118d2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80118d6:	68bb      	ldr	r3, [r7, #8]
 80118d8:	469b      	mov	fp, r3
 80118da:	f04f 0c00 	mov.w	ip, #0
 80118de:	46d9      	mov	r9, fp
 80118e0:	46e2      	mov	sl, ip
 80118e2:	eb19 0309 	adds.w	r3, r9, r9
 80118e6:	eb4a 040a 	adc.w	r4, sl, sl
 80118ea:	4699      	mov	r9, r3
 80118ec:	46a2      	mov	sl, r4
 80118ee:	eb19 090b 	adds.w	r9, r9, fp
 80118f2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80118f6:	f04f 0100 	mov.w	r1, #0
 80118fa:	f04f 0200 	mov.w	r2, #0
 80118fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8011902:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8011906:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801190a:	4689      	mov	r9, r1
 801190c:	4692      	mov	sl, r2
 801190e:	eb1b 0509 	adds.w	r5, fp, r9
 8011912:	eb4c 060a 	adc.w	r6, ip, sl
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	685b      	ldr	r3, [r3, #4]
 801191a:	4619      	mov	r1, r3
 801191c:	f04f 0200 	mov.w	r2, #0
 8011920:	f04f 0300 	mov.w	r3, #0
 8011924:	f04f 0400 	mov.w	r4, #0
 8011928:	0094      	lsls	r4, r2, #2
 801192a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801192e:	008b      	lsls	r3, r1, #2
 8011930:	461a      	mov	r2, r3
 8011932:	4623      	mov	r3, r4
 8011934:	4628      	mov	r0, r5
 8011936:	4631      	mov	r1, r6
 8011938:	f7ef fb14 	bl	8000f64 <__aeabi_uldivmod>
 801193c:	4603      	mov	r3, r0
 801193e:	460c      	mov	r4, r1
 8011940:	461a      	mov	r2, r3
 8011942:	4b32      	ldr	r3, [pc, #200]	; (8011a0c <UART_SetConfig+0x6f4>)
 8011944:	fba3 1302 	umull	r1, r3, r3, r2
 8011948:	095b      	lsrs	r3, r3, #5
 801194a:	2164      	movs	r1, #100	; 0x64
 801194c:	fb01 f303 	mul.w	r3, r1, r3
 8011950:	1ad3      	subs	r3, r2, r3
 8011952:	011b      	lsls	r3, r3, #4
 8011954:	3332      	adds	r3, #50	; 0x32
 8011956:	4a2d      	ldr	r2, [pc, #180]	; (8011a0c <UART_SetConfig+0x6f4>)
 8011958:	fba2 2303 	umull	r2, r3, r2, r3
 801195c:	095b      	lsrs	r3, r3, #5
 801195e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011962:	4498      	add	r8, r3
 8011964:	68bb      	ldr	r3, [r7, #8]
 8011966:	469b      	mov	fp, r3
 8011968:	f04f 0c00 	mov.w	ip, #0
 801196c:	46d9      	mov	r9, fp
 801196e:	46e2      	mov	sl, ip
 8011970:	eb19 0309 	adds.w	r3, r9, r9
 8011974:	eb4a 040a 	adc.w	r4, sl, sl
 8011978:	4699      	mov	r9, r3
 801197a:	46a2      	mov	sl, r4
 801197c:	eb19 090b 	adds.w	r9, r9, fp
 8011980:	eb4a 0a0c 	adc.w	sl, sl, ip
 8011984:	f04f 0100 	mov.w	r1, #0
 8011988:	f04f 0200 	mov.w	r2, #0
 801198c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8011990:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8011994:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8011998:	4689      	mov	r9, r1
 801199a:	4692      	mov	sl, r2
 801199c:	eb1b 0509 	adds.w	r5, fp, r9
 80119a0:	eb4c 060a 	adc.w	r6, ip, sl
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	685b      	ldr	r3, [r3, #4]
 80119a8:	4619      	mov	r1, r3
 80119aa:	f04f 0200 	mov.w	r2, #0
 80119ae:	f04f 0300 	mov.w	r3, #0
 80119b2:	f04f 0400 	mov.w	r4, #0
 80119b6:	0094      	lsls	r4, r2, #2
 80119b8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80119bc:	008b      	lsls	r3, r1, #2
 80119be:	461a      	mov	r2, r3
 80119c0:	4623      	mov	r3, r4
 80119c2:	4628      	mov	r0, r5
 80119c4:	4631      	mov	r1, r6
 80119c6:	f7ef facd 	bl	8000f64 <__aeabi_uldivmod>
 80119ca:	4603      	mov	r3, r0
 80119cc:	460c      	mov	r4, r1
 80119ce:	461a      	mov	r2, r3
 80119d0:	4b0e      	ldr	r3, [pc, #56]	; (8011a0c <UART_SetConfig+0x6f4>)
 80119d2:	fba3 1302 	umull	r1, r3, r3, r2
 80119d6:	095b      	lsrs	r3, r3, #5
 80119d8:	2164      	movs	r1, #100	; 0x64
 80119da:	fb01 f303 	mul.w	r3, r1, r3
 80119de:	1ad3      	subs	r3, r2, r3
 80119e0:	011b      	lsls	r3, r3, #4
 80119e2:	3332      	adds	r3, #50	; 0x32
 80119e4:	4a09      	ldr	r2, [pc, #36]	; (8011a0c <UART_SetConfig+0x6f4>)
 80119e6:	fba2 2303 	umull	r2, r3, r2, r3
 80119ea:	095b      	lsrs	r3, r3, #5
 80119ec:	f003 020f 	and.w	r2, r3, #15
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	681b      	ldr	r3, [r3, #0]
 80119f4:	4442      	add	r2, r8
 80119f6:	609a      	str	r2, [r3, #8]
}
 80119f8:	e7ff      	b.n	80119fa <UART_SetConfig+0x6e2>
 80119fa:	bf00      	nop
 80119fc:	3714      	adds	r7, #20
 80119fe:	46bd      	mov	sp, r7
 8011a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a04:	40011000 	.word	0x40011000
 8011a08:	40011400 	.word	0x40011400
 8011a0c:	51eb851f 	.word	0x51eb851f

08011a10 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8011a10:	b084      	sub	sp, #16
 8011a12:	b480      	push	{r7}
 8011a14:	b085      	sub	sp, #20
 8011a16:	af00      	add	r7, sp, #0
 8011a18:	6078      	str	r0, [r7, #4]
 8011a1a:	f107 001c 	add.w	r0, r7, #28
 8011a1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8011a22:	2300      	movs	r3, #0
 8011a24:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8011a26:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8011a28:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8011a2a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8011a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8011a2e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8011a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8011a32:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8011a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8011a36:	431a      	orrs	r2, r3
             Init.ClockDiv
 8011a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8011a3a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8011a3c:	68fa      	ldr	r2, [r7, #12]
 8011a3e:	4313      	orrs	r3, r2
 8011a40:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	685b      	ldr	r3, [r3, #4]
 8011a46:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8011a4a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011a4e:	68fa      	ldr	r2, [r7, #12]
 8011a50:	431a      	orrs	r2, r3
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8011a56:	2300      	movs	r3, #0
}
 8011a58:	4618      	mov	r0, r3
 8011a5a:	3714      	adds	r7, #20
 8011a5c:	46bd      	mov	sp, r7
 8011a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a62:	b004      	add	sp, #16
 8011a64:	4770      	bx	lr

08011a66 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8011a66:	b480      	push	{r7}
 8011a68:	b083      	sub	sp, #12
 8011a6a:	af00      	add	r7, sp, #0
 8011a6c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8011a74:	4618      	mov	r0, r3
 8011a76:	370c      	adds	r7, #12
 8011a78:	46bd      	mov	sp, r7
 8011a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a7e:	4770      	bx	lr

08011a80 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8011a80:	b480      	push	{r7}
 8011a82:	b083      	sub	sp, #12
 8011a84:	af00      	add	r7, sp, #0
 8011a86:	6078      	str	r0, [r7, #4]
 8011a88:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8011a8a:	683b      	ldr	r3, [r7, #0]
 8011a8c:	681a      	ldr	r2, [r3, #0]
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011a94:	2300      	movs	r3, #0
}
 8011a96:	4618      	mov	r0, r3
 8011a98:	370c      	adds	r7, #12
 8011a9a:	46bd      	mov	sp, r7
 8011a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aa0:	4770      	bx	lr

08011aa2 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8011aa2:	b580      	push	{r7, lr}
 8011aa4:	b082      	sub	sp, #8
 8011aa6:	af00      	add	r7, sp, #0
 8011aa8:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	2203      	movs	r2, #3
 8011aae:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8011ab0:	2002      	movs	r0, #2
 8011ab2:	f7f8 f877 	bl	8009ba4 <HAL_Delay>
  
  return HAL_OK;
 8011ab6:	2300      	movs	r3, #0
}
 8011ab8:	4618      	mov	r0, r3
 8011aba:	3708      	adds	r7, #8
 8011abc:	46bd      	mov	sp, r7
 8011abe:	bd80      	pop	{r7, pc}

08011ac0 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8011ac0:	b480      	push	{r7}
 8011ac2:	b083      	sub	sp, #12
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	681b      	ldr	r3, [r3, #0]
 8011acc:	f003 0303 	and.w	r3, r3, #3
}
 8011ad0:	4618      	mov	r0, r3
 8011ad2:	370c      	adds	r7, #12
 8011ad4:	46bd      	mov	sp, r7
 8011ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ada:	4770      	bx	lr

08011adc <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8011adc:	b480      	push	{r7}
 8011ade:	b085      	sub	sp, #20
 8011ae0:	af00      	add	r7, sp, #0
 8011ae2:	6078      	str	r0, [r7, #4]
 8011ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011ae6:	2300      	movs	r3, #0
 8011ae8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8011aea:	683b      	ldr	r3, [r7, #0]
 8011aec:	681a      	ldr	r2, [r3, #0]
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011af2:	683b      	ldr	r3, [r7, #0]
 8011af4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8011af6:	683b      	ldr	r3, [r7, #0]
 8011af8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011afa:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8011afc:	683b      	ldr	r3, [r7, #0]
 8011afe:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8011b00:	431a      	orrs	r2, r3
                       Command->CPSM);
 8011b02:	683b      	ldr	r3, [r7, #0]
 8011b04:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8011b06:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011b08:	68fa      	ldr	r2, [r7, #12]
 8011b0a:	4313      	orrs	r3, r2
 8011b0c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	68db      	ldr	r3, [r3, #12]
 8011b12:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8011b16:	f023 030f 	bic.w	r3, r3, #15
 8011b1a:	68fa      	ldr	r2, [r7, #12]
 8011b1c:	431a      	orrs	r2, r3
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8011b22:	2300      	movs	r3, #0
}
 8011b24:	4618      	mov	r0, r3
 8011b26:	3714      	adds	r7, #20
 8011b28:	46bd      	mov	sp, r7
 8011b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b2e:	4770      	bx	lr

08011b30 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8011b30:	b480      	push	{r7}
 8011b32:	b083      	sub	sp, #12
 8011b34:	af00      	add	r7, sp, #0
 8011b36:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	691b      	ldr	r3, [r3, #16]
 8011b3c:	b2db      	uxtb	r3, r3
}
 8011b3e:	4618      	mov	r0, r3
 8011b40:	370c      	adds	r7, #12
 8011b42:	46bd      	mov	sp, r7
 8011b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b48:	4770      	bx	lr

08011b4a <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8011b4a:	b480      	push	{r7}
 8011b4c:	b085      	sub	sp, #20
 8011b4e:	af00      	add	r7, sp, #0
 8011b50:	6078      	str	r0, [r7, #4]
 8011b52:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	3314      	adds	r3, #20
 8011b58:	461a      	mov	r2, r3
 8011b5a:	683b      	ldr	r3, [r7, #0]
 8011b5c:	4413      	add	r3, r2
 8011b5e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	681b      	ldr	r3, [r3, #0]
}  
 8011b64:	4618      	mov	r0, r3
 8011b66:	3714      	adds	r7, #20
 8011b68:	46bd      	mov	sp, r7
 8011b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b6e:	4770      	bx	lr

08011b70 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8011b70:	b480      	push	{r7}
 8011b72:	b085      	sub	sp, #20
 8011b74:	af00      	add	r7, sp, #0
 8011b76:	6078      	str	r0, [r7, #4]
 8011b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011b7a:	2300      	movs	r3, #0
 8011b7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8011b7e:	683b      	ldr	r3, [r7, #0]
 8011b80:	681a      	ldr	r2, [r3, #0]
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8011b86:	683b      	ldr	r3, [r7, #0]
 8011b88:	685a      	ldr	r2, [r3, #4]
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8011b8e:	683b      	ldr	r3, [r7, #0]
 8011b90:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8011b92:	683b      	ldr	r3, [r7, #0]
 8011b94:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8011b96:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8011b98:	683b      	ldr	r3, [r7, #0]
 8011b9a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8011b9c:	431a      	orrs	r2, r3
                       Data->DPSM);
 8011b9e:	683b      	ldr	r3, [r7, #0]
 8011ba0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8011ba2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8011ba4:	68fa      	ldr	r2, [r7, #12]
 8011ba6:	4313      	orrs	r3, r2
 8011ba8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011bae:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8011bb2:	68fb      	ldr	r3, [r7, #12]
 8011bb4:	431a      	orrs	r2, r3
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8011bba:	2300      	movs	r3, #0

}
 8011bbc:	4618      	mov	r0, r3
 8011bbe:	3714      	adds	r7, #20
 8011bc0:	46bd      	mov	sp, r7
 8011bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bc6:	4770      	bx	lr

08011bc8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8011bc8:	b580      	push	{r7, lr}
 8011bca:	b088      	sub	sp, #32
 8011bcc:	af00      	add	r7, sp, #0
 8011bce:	6078      	str	r0, [r7, #4]
 8011bd0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8011bd2:	683b      	ldr	r3, [r7, #0]
 8011bd4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8011bd6:	2310      	movs	r3, #16
 8011bd8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011bda:	2340      	movs	r3, #64	; 0x40
 8011bdc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011bde:	2300      	movs	r3, #0
 8011be0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011be2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011be6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011be8:	f107 0308 	add.w	r3, r7, #8
 8011bec:	4619      	mov	r1, r3
 8011bee:	6878      	ldr	r0, [r7, #4]
 8011bf0:	f7ff ff74 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8011bf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8011bf8:	2110      	movs	r1, #16
 8011bfa:	6878      	ldr	r0, [r7, #4]
 8011bfc:	f000 fa40 	bl	8012080 <SDMMC_GetCmdResp1>
 8011c00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011c02:	69fb      	ldr	r3, [r7, #28]
}
 8011c04:	4618      	mov	r0, r3
 8011c06:	3720      	adds	r7, #32
 8011c08:	46bd      	mov	sp, r7
 8011c0a:	bd80      	pop	{r7, pc}

08011c0c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8011c0c:	b580      	push	{r7, lr}
 8011c0e:	b088      	sub	sp, #32
 8011c10:	af00      	add	r7, sp, #0
 8011c12:	6078      	str	r0, [r7, #4]
 8011c14:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8011c16:	683b      	ldr	r3, [r7, #0]
 8011c18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8011c1a:	2311      	movs	r3, #17
 8011c1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011c1e:	2340      	movs	r3, #64	; 0x40
 8011c20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011c22:	2300      	movs	r3, #0
 8011c24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011c26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011c2a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011c2c:	f107 0308 	add.w	r3, r7, #8
 8011c30:	4619      	mov	r1, r3
 8011c32:	6878      	ldr	r0, [r7, #4]
 8011c34:	f7ff ff52 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8011c38:	f241 3288 	movw	r2, #5000	; 0x1388
 8011c3c:	2111      	movs	r1, #17
 8011c3e:	6878      	ldr	r0, [r7, #4]
 8011c40:	f000 fa1e 	bl	8012080 <SDMMC_GetCmdResp1>
 8011c44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011c46:	69fb      	ldr	r3, [r7, #28]
}
 8011c48:	4618      	mov	r0, r3
 8011c4a:	3720      	adds	r7, #32
 8011c4c:	46bd      	mov	sp, r7
 8011c4e:	bd80      	pop	{r7, pc}

08011c50 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8011c50:	b580      	push	{r7, lr}
 8011c52:	b088      	sub	sp, #32
 8011c54:	af00      	add	r7, sp, #0
 8011c56:	6078      	str	r0, [r7, #4]
 8011c58:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8011c5a:	683b      	ldr	r3, [r7, #0]
 8011c5c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8011c5e:	2312      	movs	r3, #18
 8011c60:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011c62:	2340      	movs	r3, #64	; 0x40
 8011c64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011c66:	2300      	movs	r3, #0
 8011c68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011c6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011c6e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011c70:	f107 0308 	add.w	r3, r7, #8
 8011c74:	4619      	mov	r1, r3
 8011c76:	6878      	ldr	r0, [r7, #4]
 8011c78:	f7ff ff30 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8011c7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8011c80:	2112      	movs	r1, #18
 8011c82:	6878      	ldr	r0, [r7, #4]
 8011c84:	f000 f9fc 	bl	8012080 <SDMMC_GetCmdResp1>
 8011c88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011c8a:	69fb      	ldr	r3, [r7, #28]
}
 8011c8c:	4618      	mov	r0, r3
 8011c8e:	3720      	adds	r7, #32
 8011c90:	46bd      	mov	sp, r7
 8011c92:	bd80      	pop	{r7, pc}

08011c94 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8011c94:	b580      	push	{r7, lr}
 8011c96:	b088      	sub	sp, #32
 8011c98:	af00      	add	r7, sp, #0
 8011c9a:	6078      	str	r0, [r7, #4]
 8011c9c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8011c9e:	683b      	ldr	r3, [r7, #0]
 8011ca0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8011ca2:	2318      	movs	r3, #24
 8011ca4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011ca6:	2340      	movs	r3, #64	; 0x40
 8011ca8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011caa:	2300      	movs	r3, #0
 8011cac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011cae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011cb2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011cb4:	f107 0308 	add.w	r3, r7, #8
 8011cb8:	4619      	mov	r1, r3
 8011cba:	6878      	ldr	r0, [r7, #4]
 8011cbc:	f7ff ff0e 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8011cc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8011cc4:	2118      	movs	r1, #24
 8011cc6:	6878      	ldr	r0, [r7, #4]
 8011cc8:	f000 f9da 	bl	8012080 <SDMMC_GetCmdResp1>
 8011ccc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011cce:	69fb      	ldr	r3, [r7, #28]
}
 8011cd0:	4618      	mov	r0, r3
 8011cd2:	3720      	adds	r7, #32
 8011cd4:	46bd      	mov	sp, r7
 8011cd6:	bd80      	pop	{r7, pc}

08011cd8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8011cd8:	b580      	push	{r7, lr}
 8011cda:	b088      	sub	sp, #32
 8011cdc:	af00      	add	r7, sp, #0
 8011cde:	6078      	str	r0, [r7, #4]
 8011ce0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8011ce2:	683b      	ldr	r3, [r7, #0]
 8011ce4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8011ce6:	2319      	movs	r3, #25
 8011ce8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011cea:	2340      	movs	r3, #64	; 0x40
 8011cec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011cee:	2300      	movs	r3, #0
 8011cf0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011cf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011cf6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011cf8:	f107 0308 	add.w	r3, r7, #8
 8011cfc:	4619      	mov	r1, r3
 8011cfe:	6878      	ldr	r0, [r7, #4]
 8011d00:	f7ff feec 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8011d04:	f241 3288 	movw	r2, #5000	; 0x1388
 8011d08:	2119      	movs	r1, #25
 8011d0a:	6878      	ldr	r0, [r7, #4]
 8011d0c:	f000 f9b8 	bl	8012080 <SDMMC_GetCmdResp1>
 8011d10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011d12:	69fb      	ldr	r3, [r7, #28]
}
 8011d14:	4618      	mov	r0, r3
 8011d16:	3720      	adds	r7, #32
 8011d18:	46bd      	mov	sp, r7
 8011d1a:	bd80      	pop	{r7, pc}

08011d1c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8011d1c:	b580      	push	{r7, lr}
 8011d1e:	b088      	sub	sp, #32
 8011d20:	af00      	add	r7, sp, #0
 8011d22:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8011d24:	2300      	movs	r3, #0
 8011d26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8011d28:	230c      	movs	r3, #12
 8011d2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011d2c:	2340      	movs	r3, #64	; 0x40
 8011d2e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011d30:	2300      	movs	r3, #0
 8011d32:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011d34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011d38:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011d3a:	f107 0308 	add.w	r3, r7, #8
 8011d3e:	4619      	mov	r1, r3
 8011d40:	6878      	ldr	r0, [r7, #4]
 8011d42:	f7ff fecb 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8011d46:	4a05      	ldr	r2, [pc, #20]	; (8011d5c <SDMMC_CmdStopTransfer+0x40>)
 8011d48:	210c      	movs	r1, #12
 8011d4a:	6878      	ldr	r0, [r7, #4]
 8011d4c:	f000 f998 	bl	8012080 <SDMMC_GetCmdResp1>
 8011d50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011d52:	69fb      	ldr	r3, [r7, #28]
}
 8011d54:	4618      	mov	r0, r3
 8011d56:	3720      	adds	r7, #32
 8011d58:	46bd      	mov	sp, r7
 8011d5a:	bd80      	pop	{r7, pc}
 8011d5c:	05f5e100 	.word	0x05f5e100

08011d60 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8011d60:	b580      	push	{r7, lr}
 8011d62:	b08a      	sub	sp, #40	; 0x28
 8011d64:	af00      	add	r7, sp, #0
 8011d66:	60f8      	str	r0, [r7, #12]
 8011d68:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8011d6c:	683b      	ldr	r3, [r7, #0]
 8011d6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8011d70:	2307      	movs	r3, #7
 8011d72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011d74:	2340      	movs	r3, #64	; 0x40
 8011d76:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011d78:	2300      	movs	r3, #0
 8011d7a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011d7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011d80:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011d82:	f107 0310 	add.w	r3, r7, #16
 8011d86:	4619      	mov	r1, r3
 8011d88:	68f8      	ldr	r0, [r7, #12]
 8011d8a:	f7ff fea7 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8011d8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8011d92:	2107      	movs	r1, #7
 8011d94:	68f8      	ldr	r0, [r7, #12]
 8011d96:	f000 f973 	bl	8012080 <SDMMC_GetCmdResp1>
 8011d9a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8011d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011d9e:	4618      	mov	r0, r3
 8011da0:	3728      	adds	r7, #40	; 0x28
 8011da2:	46bd      	mov	sp, r7
 8011da4:	bd80      	pop	{r7, pc}

08011da6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8011da6:	b580      	push	{r7, lr}
 8011da8:	b088      	sub	sp, #32
 8011daa:	af00      	add	r7, sp, #0
 8011dac:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8011dae:	2300      	movs	r3, #0
 8011db0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8011db2:	2300      	movs	r3, #0
 8011db4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8011db6:	2300      	movs	r3, #0
 8011db8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011dba:	2300      	movs	r3, #0
 8011dbc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011dbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011dc2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011dc4:	f107 0308 	add.w	r3, r7, #8
 8011dc8:	4619      	mov	r1, r3
 8011dca:	6878      	ldr	r0, [r7, #4]
 8011dcc:	f7ff fe86 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8011dd0:	6878      	ldr	r0, [r7, #4]
 8011dd2:	f000 f92d 	bl	8012030 <SDMMC_GetCmdError>
 8011dd6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011dd8:	69fb      	ldr	r3, [r7, #28]
}
 8011dda:	4618      	mov	r0, r3
 8011ddc:	3720      	adds	r7, #32
 8011dde:	46bd      	mov	sp, r7
 8011de0:	bd80      	pop	{r7, pc}

08011de2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8011de2:	b580      	push	{r7, lr}
 8011de4:	b088      	sub	sp, #32
 8011de6:	af00      	add	r7, sp, #0
 8011de8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8011dea:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8011dee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8011df0:	2308      	movs	r3, #8
 8011df2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011df4:	2340      	movs	r3, #64	; 0x40
 8011df6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011df8:	2300      	movs	r3, #0
 8011dfa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011dfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011e00:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011e02:	f107 0308 	add.w	r3, r7, #8
 8011e06:	4619      	mov	r1, r3
 8011e08:	6878      	ldr	r0, [r7, #4]
 8011e0a:	f7ff fe67 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8011e0e:	6878      	ldr	r0, [r7, #4]
 8011e10:	f000 fb16 	bl	8012440 <SDMMC_GetCmdResp7>
 8011e14:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011e16:	69fb      	ldr	r3, [r7, #28]
}
 8011e18:	4618      	mov	r0, r3
 8011e1a:	3720      	adds	r7, #32
 8011e1c:	46bd      	mov	sp, r7
 8011e1e:	bd80      	pop	{r7, pc}

08011e20 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8011e20:	b580      	push	{r7, lr}
 8011e22:	b088      	sub	sp, #32
 8011e24:	af00      	add	r7, sp, #0
 8011e26:	6078      	str	r0, [r7, #4]
 8011e28:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8011e2a:	683b      	ldr	r3, [r7, #0]
 8011e2c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8011e2e:	2337      	movs	r3, #55	; 0x37
 8011e30:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011e32:	2340      	movs	r3, #64	; 0x40
 8011e34:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011e36:	2300      	movs	r3, #0
 8011e38:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011e3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011e3e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011e40:	f107 0308 	add.w	r3, r7, #8
 8011e44:	4619      	mov	r1, r3
 8011e46:	6878      	ldr	r0, [r7, #4]
 8011e48:	f7ff fe48 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8011e4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8011e50:	2137      	movs	r1, #55	; 0x37
 8011e52:	6878      	ldr	r0, [r7, #4]
 8011e54:	f000 f914 	bl	8012080 <SDMMC_GetCmdResp1>
 8011e58:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011e5a:	69fb      	ldr	r3, [r7, #28]
}
 8011e5c:	4618      	mov	r0, r3
 8011e5e:	3720      	adds	r7, #32
 8011e60:	46bd      	mov	sp, r7
 8011e62:	bd80      	pop	{r7, pc}

08011e64 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8011e64:	b580      	push	{r7, lr}
 8011e66:	b088      	sub	sp, #32
 8011e68:	af00      	add	r7, sp, #0
 8011e6a:	6078      	str	r0, [r7, #4]
 8011e6c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8011e6e:	683b      	ldr	r3, [r7, #0]
 8011e70:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011e74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011e78:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8011e7a:	2329      	movs	r3, #41	; 0x29
 8011e7c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011e7e:	2340      	movs	r3, #64	; 0x40
 8011e80:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011e82:	2300      	movs	r3, #0
 8011e84:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011e86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011e8a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011e8c:	f107 0308 	add.w	r3, r7, #8
 8011e90:	4619      	mov	r1, r3
 8011e92:	6878      	ldr	r0, [r7, #4]
 8011e94:	f7ff fe22 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8011e98:	6878      	ldr	r0, [r7, #4]
 8011e9a:	f000 fa23 	bl	80122e4 <SDMMC_GetCmdResp3>
 8011e9e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011ea0:	69fb      	ldr	r3, [r7, #28]
}
 8011ea2:	4618      	mov	r0, r3
 8011ea4:	3720      	adds	r7, #32
 8011ea6:	46bd      	mov	sp, r7
 8011ea8:	bd80      	pop	{r7, pc}

08011eaa <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8011eaa:	b580      	push	{r7, lr}
 8011eac:	b088      	sub	sp, #32
 8011eae:	af00      	add	r7, sp, #0
 8011eb0:	6078      	str	r0, [r7, #4]
 8011eb2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8011eb4:	683b      	ldr	r3, [r7, #0]
 8011eb6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8011eb8:	2306      	movs	r3, #6
 8011eba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011ebc:	2340      	movs	r3, #64	; 0x40
 8011ebe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011ec0:	2300      	movs	r3, #0
 8011ec2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011ec4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011ec8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011eca:	f107 0308 	add.w	r3, r7, #8
 8011ece:	4619      	mov	r1, r3
 8011ed0:	6878      	ldr	r0, [r7, #4]
 8011ed2:	f7ff fe03 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8011ed6:	f241 3288 	movw	r2, #5000	; 0x1388
 8011eda:	2106      	movs	r1, #6
 8011edc:	6878      	ldr	r0, [r7, #4]
 8011ede:	f000 f8cf 	bl	8012080 <SDMMC_GetCmdResp1>
 8011ee2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011ee4:	69fb      	ldr	r3, [r7, #28]
}
 8011ee6:	4618      	mov	r0, r3
 8011ee8:	3720      	adds	r7, #32
 8011eea:	46bd      	mov	sp, r7
 8011eec:	bd80      	pop	{r7, pc}

08011eee <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8011eee:	b580      	push	{r7, lr}
 8011ef0:	b088      	sub	sp, #32
 8011ef2:	af00      	add	r7, sp, #0
 8011ef4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8011ef6:	2300      	movs	r3, #0
 8011ef8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8011efa:	2333      	movs	r3, #51	; 0x33
 8011efc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011efe:	2340      	movs	r3, #64	; 0x40
 8011f00:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011f02:	2300      	movs	r3, #0
 8011f04:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011f06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011f0a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011f0c:	f107 0308 	add.w	r3, r7, #8
 8011f10:	4619      	mov	r1, r3
 8011f12:	6878      	ldr	r0, [r7, #4]
 8011f14:	f7ff fde2 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8011f18:	f241 3288 	movw	r2, #5000	; 0x1388
 8011f1c:	2133      	movs	r1, #51	; 0x33
 8011f1e:	6878      	ldr	r0, [r7, #4]
 8011f20:	f000 f8ae 	bl	8012080 <SDMMC_GetCmdResp1>
 8011f24:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011f26:	69fb      	ldr	r3, [r7, #28]
}
 8011f28:	4618      	mov	r0, r3
 8011f2a:	3720      	adds	r7, #32
 8011f2c:	46bd      	mov	sp, r7
 8011f2e:	bd80      	pop	{r7, pc}

08011f30 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8011f30:	b580      	push	{r7, lr}
 8011f32:	b088      	sub	sp, #32
 8011f34:	af00      	add	r7, sp, #0
 8011f36:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8011f38:	2300      	movs	r3, #0
 8011f3a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8011f3c:	2302      	movs	r3, #2
 8011f3e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8011f40:	23c0      	movs	r3, #192	; 0xc0
 8011f42:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011f44:	2300      	movs	r3, #0
 8011f46:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011f48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011f4c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011f4e:	f107 0308 	add.w	r3, r7, #8
 8011f52:	4619      	mov	r1, r3
 8011f54:	6878      	ldr	r0, [r7, #4]
 8011f56:	f7ff fdc1 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8011f5a:	6878      	ldr	r0, [r7, #4]
 8011f5c:	f000 f97c 	bl	8012258 <SDMMC_GetCmdResp2>
 8011f60:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011f62:	69fb      	ldr	r3, [r7, #28]
}
 8011f64:	4618      	mov	r0, r3
 8011f66:	3720      	adds	r7, #32
 8011f68:	46bd      	mov	sp, r7
 8011f6a:	bd80      	pop	{r7, pc}

08011f6c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8011f6c:	b580      	push	{r7, lr}
 8011f6e:	b088      	sub	sp, #32
 8011f70:	af00      	add	r7, sp, #0
 8011f72:	6078      	str	r0, [r7, #4]
 8011f74:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8011f76:	683b      	ldr	r3, [r7, #0]
 8011f78:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8011f7a:	2309      	movs	r3, #9
 8011f7c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8011f7e:	23c0      	movs	r3, #192	; 0xc0
 8011f80:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011f82:	2300      	movs	r3, #0
 8011f84:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011f86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011f8a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011f8c:	f107 0308 	add.w	r3, r7, #8
 8011f90:	4619      	mov	r1, r3
 8011f92:	6878      	ldr	r0, [r7, #4]
 8011f94:	f7ff fda2 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8011f98:	6878      	ldr	r0, [r7, #4]
 8011f9a:	f000 f95d 	bl	8012258 <SDMMC_GetCmdResp2>
 8011f9e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011fa0:	69fb      	ldr	r3, [r7, #28]
}
 8011fa2:	4618      	mov	r0, r3
 8011fa4:	3720      	adds	r7, #32
 8011fa6:	46bd      	mov	sp, r7
 8011fa8:	bd80      	pop	{r7, pc}

08011faa <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8011faa:	b580      	push	{r7, lr}
 8011fac:	b088      	sub	sp, #32
 8011fae:	af00      	add	r7, sp, #0
 8011fb0:	6078      	str	r0, [r7, #4]
 8011fb2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8011fb4:	2300      	movs	r3, #0
 8011fb6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8011fb8:	2303      	movs	r3, #3
 8011fba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011fbc:	2340      	movs	r3, #64	; 0x40
 8011fbe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011fc0:	2300      	movs	r3, #0
 8011fc2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011fc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011fc8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011fca:	f107 0308 	add.w	r3, r7, #8
 8011fce:	4619      	mov	r1, r3
 8011fd0:	6878      	ldr	r0, [r7, #4]
 8011fd2:	f7ff fd83 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8011fd6:	683a      	ldr	r2, [r7, #0]
 8011fd8:	2103      	movs	r1, #3
 8011fda:	6878      	ldr	r0, [r7, #4]
 8011fdc:	f000 f9bc 	bl	8012358 <SDMMC_GetCmdResp6>
 8011fe0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011fe2:	69fb      	ldr	r3, [r7, #28]
}
 8011fe4:	4618      	mov	r0, r3
 8011fe6:	3720      	adds	r7, #32
 8011fe8:	46bd      	mov	sp, r7
 8011fea:	bd80      	pop	{r7, pc}

08011fec <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8011fec:	b580      	push	{r7, lr}
 8011fee:	b088      	sub	sp, #32
 8011ff0:	af00      	add	r7, sp, #0
 8011ff2:	6078      	str	r0, [r7, #4]
 8011ff4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8011ff6:	683b      	ldr	r3, [r7, #0]
 8011ff8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8011ffa:	230d      	movs	r3, #13
 8011ffc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011ffe:	2340      	movs	r3, #64	; 0x40
 8012000:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8012002:	2300      	movs	r3, #0
 8012004:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8012006:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801200a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801200c:	f107 0308 	add.w	r3, r7, #8
 8012010:	4619      	mov	r1, r3
 8012012:	6878      	ldr	r0, [r7, #4]
 8012014:	f7ff fd62 	bl	8011adc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8012018:	f241 3288 	movw	r2, #5000	; 0x1388
 801201c:	210d      	movs	r1, #13
 801201e:	6878      	ldr	r0, [r7, #4]
 8012020:	f000 f82e 	bl	8012080 <SDMMC_GetCmdResp1>
 8012024:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012026:	69fb      	ldr	r3, [r7, #28]
}
 8012028:	4618      	mov	r0, r3
 801202a:	3720      	adds	r7, #32
 801202c:	46bd      	mov	sp, r7
 801202e:	bd80      	pop	{r7, pc}

08012030 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8012030:	b490      	push	{r4, r7}
 8012032:	b082      	sub	sp, #8
 8012034:	af00      	add	r7, sp, #0
 8012036:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012038:	4b0f      	ldr	r3, [pc, #60]	; (8012078 <SDMMC_GetCmdError+0x48>)
 801203a:	681b      	ldr	r3, [r3, #0]
 801203c:	4a0f      	ldr	r2, [pc, #60]	; (801207c <SDMMC_GetCmdError+0x4c>)
 801203e:	fba2 2303 	umull	r2, r3, r2, r3
 8012042:	0a5b      	lsrs	r3, r3, #9
 8012044:	f241 3288 	movw	r2, #5000	; 0x1388
 8012048:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 801204c:	4623      	mov	r3, r4
 801204e:	1e5c      	subs	r4, r3, #1
 8012050:	2b00      	cmp	r3, #0
 8012052:	d102      	bne.n	801205a <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012054:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012058:	e009      	b.n	801206e <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801205e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012062:	2b00      	cmp	r3, #0
 8012064:	d0f2      	beq.n	801204c <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	22c5      	movs	r2, #197	; 0xc5
 801206a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 801206c:	2300      	movs	r3, #0
}
 801206e:	4618      	mov	r0, r3
 8012070:	3708      	adds	r7, #8
 8012072:	46bd      	mov	sp, r7
 8012074:	bc90      	pop	{r4, r7}
 8012076:	4770      	bx	lr
 8012078:	20000108 	.word	0x20000108
 801207c:	10624dd3 	.word	0x10624dd3

08012080 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8012080:	b590      	push	{r4, r7, lr}
 8012082:	b087      	sub	sp, #28
 8012084:	af00      	add	r7, sp, #0
 8012086:	60f8      	str	r0, [r7, #12]
 8012088:	460b      	mov	r3, r1
 801208a:	607a      	str	r2, [r7, #4]
 801208c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 801208e:	4b6f      	ldr	r3, [pc, #444]	; (801224c <SDMMC_GetCmdResp1+0x1cc>)
 8012090:	681b      	ldr	r3, [r3, #0]
 8012092:	4a6f      	ldr	r2, [pc, #444]	; (8012250 <SDMMC_GetCmdResp1+0x1d0>)
 8012094:	fba2 2303 	umull	r2, r3, r2, r3
 8012098:	0a5b      	lsrs	r3, r3, #9
 801209a:	687a      	ldr	r2, [r7, #4]
 801209c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80120a0:	4623      	mov	r3, r4
 80120a2:	1e5c      	subs	r4, r3, #1
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d102      	bne.n	80120ae <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80120a8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80120ac:	e0c9      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 80120ae:	68fb      	ldr	r3, [r7, #12]
 80120b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80120b2:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80120b4:	697b      	ldr	r3, [r7, #20]
 80120b6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	d0f0      	beq.n	80120a0 <SDMMC_GetCmdResp1+0x20>
 80120be:	697b      	ldr	r3, [r7, #20]
 80120c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d1eb      	bne.n	80120a0 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80120c8:	68fb      	ldr	r3, [r7, #12]
 80120ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80120cc:	f003 0304 	and.w	r3, r3, #4
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d004      	beq.n	80120de <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80120d4:	68fb      	ldr	r3, [r7, #12]
 80120d6:	2204      	movs	r2, #4
 80120d8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80120da:	2304      	movs	r3, #4
 80120dc:	e0b1      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80120de:	68fb      	ldr	r3, [r7, #12]
 80120e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80120e2:	f003 0301 	and.w	r3, r3, #1
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d004      	beq.n	80120f4 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80120ea:	68fb      	ldr	r3, [r7, #12]
 80120ec:	2201      	movs	r2, #1
 80120ee:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80120f0:	2301      	movs	r3, #1
 80120f2:	e0a6      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80120f4:	68fb      	ldr	r3, [r7, #12]
 80120f6:	22c5      	movs	r2, #197	; 0xc5
 80120f8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80120fa:	68f8      	ldr	r0, [r7, #12]
 80120fc:	f7ff fd18 	bl	8011b30 <SDIO_GetCommandResponse>
 8012100:	4603      	mov	r3, r0
 8012102:	461a      	mov	r2, r3
 8012104:	7afb      	ldrb	r3, [r7, #11]
 8012106:	4293      	cmp	r3, r2
 8012108:	d001      	beq.n	801210e <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801210a:	2301      	movs	r3, #1
 801210c:	e099      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 801210e:	2100      	movs	r1, #0
 8012110:	68f8      	ldr	r0, [r7, #12]
 8012112:	f7ff fd1a 	bl	8011b4a <SDIO_GetResponse>
 8012116:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8012118:	693a      	ldr	r2, [r7, #16]
 801211a:	4b4e      	ldr	r3, [pc, #312]	; (8012254 <SDMMC_GetCmdResp1+0x1d4>)
 801211c:	4013      	ands	r3, r2
 801211e:	2b00      	cmp	r3, #0
 8012120:	d101      	bne.n	8012126 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8012122:	2300      	movs	r3, #0
 8012124:	e08d      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8012126:	693b      	ldr	r3, [r7, #16]
 8012128:	2b00      	cmp	r3, #0
 801212a:	da02      	bge.n	8012132 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 801212c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012130:	e087      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8012132:	693b      	ldr	r3, [r7, #16]
 8012134:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8012138:	2b00      	cmp	r3, #0
 801213a:	d001      	beq.n	8012140 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 801213c:	2340      	movs	r3, #64	; 0x40
 801213e:	e080      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8012140:	693b      	ldr	r3, [r7, #16]
 8012142:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8012146:	2b00      	cmp	r3, #0
 8012148:	d001      	beq.n	801214e <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 801214a:	2380      	movs	r3, #128	; 0x80
 801214c:	e079      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801214e:	693b      	ldr	r3, [r7, #16]
 8012150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012154:	2b00      	cmp	r3, #0
 8012156:	d002      	beq.n	801215e <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8012158:	f44f 7380 	mov.w	r3, #256	; 0x100
 801215c:	e071      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801215e:	693b      	ldr	r3, [r7, #16]
 8012160:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8012164:	2b00      	cmp	r3, #0
 8012166:	d002      	beq.n	801216e <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8012168:	f44f 7300 	mov.w	r3, #512	; 0x200
 801216c:	e069      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 801216e:	693b      	ldr	r3, [r7, #16]
 8012170:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8012174:	2b00      	cmp	r3, #0
 8012176:	d002      	beq.n	801217e <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8012178:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801217c:	e061      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 801217e:	693b      	ldr	r3, [r7, #16]
 8012180:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8012184:	2b00      	cmp	r3, #0
 8012186:	d002      	beq.n	801218e <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8012188:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801218c:	e059      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 801218e:	693b      	ldr	r3, [r7, #16]
 8012190:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8012194:	2b00      	cmp	r3, #0
 8012196:	d002      	beq.n	801219e <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8012198:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801219c:	e051      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 801219e:	693b      	ldr	r3, [r7, #16]
 80121a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d002      	beq.n	80121ae <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80121a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80121ac:	e049      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80121ae:	693b      	ldr	r3, [r7, #16]
 80121b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	d002      	beq.n	80121be <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80121b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80121bc:	e041      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80121be:	693b      	ldr	r3, [r7, #16]
 80121c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	d002      	beq.n	80121ce <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 80121c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80121cc:	e039      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80121ce:	693b      	ldr	r3, [r7, #16]
 80121d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d002      	beq.n	80121de <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80121d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80121dc:	e031      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80121de:	693b      	ldr	r3, [r7, #16]
 80121e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d002      	beq.n	80121ee <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80121e8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80121ec:	e029      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80121ee:	693b      	ldr	r3, [r7, #16]
 80121f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d002      	beq.n	80121fe <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80121f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80121fc:	e021      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80121fe:	693b      	ldr	r3, [r7, #16]
 8012200:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8012204:	2b00      	cmp	r3, #0
 8012206:	d002      	beq.n	801220e <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8012208:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801220c:	e019      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 801220e:	693b      	ldr	r3, [r7, #16]
 8012210:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012214:	2b00      	cmp	r3, #0
 8012216:	d002      	beq.n	801221e <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8012218:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801221c:	e011      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 801221e:	693b      	ldr	r3, [r7, #16]
 8012220:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8012224:	2b00      	cmp	r3, #0
 8012226:	d002      	beq.n	801222e <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8012228:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 801222c:	e009      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 801222e:	693b      	ldr	r3, [r7, #16]
 8012230:	f003 0308 	and.w	r3, r3, #8
 8012234:	2b00      	cmp	r3, #0
 8012236:	d002      	beq.n	801223e <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8012238:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 801223c:	e001      	b.n	8012242 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801223e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8012242:	4618      	mov	r0, r3
 8012244:	371c      	adds	r7, #28
 8012246:	46bd      	mov	sp, r7
 8012248:	bd90      	pop	{r4, r7, pc}
 801224a:	bf00      	nop
 801224c:	20000108 	.word	0x20000108
 8012250:	10624dd3 	.word	0x10624dd3
 8012254:	fdffe008 	.word	0xfdffe008

08012258 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8012258:	b490      	push	{r4, r7}
 801225a:	b084      	sub	sp, #16
 801225c:	af00      	add	r7, sp, #0
 801225e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012260:	4b1e      	ldr	r3, [pc, #120]	; (80122dc <SDMMC_GetCmdResp2+0x84>)
 8012262:	681b      	ldr	r3, [r3, #0]
 8012264:	4a1e      	ldr	r2, [pc, #120]	; (80122e0 <SDMMC_GetCmdResp2+0x88>)
 8012266:	fba2 2303 	umull	r2, r3, r2, r3
 801226a:	0a5b      	lsrs	r3, r3, #9
 801226c:	f241 3288 	movw	r2, #5000	; 0x1388
 8012270:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8012274:	4623      	mov	r3, r4
 8012276:	1e5c      	subs	r4, r3, #1
 8012278:	2b00      	cmp	r3, #0
 801227a:	d102      	bne.n	8012282 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 801227c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012280:	e026      	b.n	80122d0 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012286:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8012288:	68fb      	ldr	r3, [r7, #12]
 801228a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 801228e:	2b00      	cmp	r3, #0
 8012290:	d0f0      	beq.n	8012274 <SDMMC_GetCmdResp2+0x1c>
 8012292:	68fb      	ldr	r3, [r7, #12]
 8012294:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8012298:	2b00      	cmp	r3, #0
 801229a:	d1eb      	bne.n	8012274 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80122a0:	f003 0304 	and.w	r3, r3, #4
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d004      	beq.n	80122b2 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	2204      	movs	r2, #4
 80122ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80122ae:	2304      	movs	r3, #4
 80122b0:	e00e      	b.n	80122d0 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80122b6:	f003 0301 	and.w	r3, r3, #1
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d004      	beq.n	80122c8 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	2201      	movs	r2, #1
 80122c2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80122c4:	2301      	movs	r3, #1
 80122c6:	e003      	b.n	80122d0 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	22c5      	movs	r2, #197	; 0xc5
 80122cc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80122ce:	2300      	movs	r3, #0
}
 80122d0:	4618      	mov	r0, r3
 80122d2:	3710      	adds	r7, #16
 80122d4:	46bd      	mov	sp, r7
 80122d6:	bc90      	pop	{r4, r7}
 80122d8:	4770      	bx	lr
 80122da:	bf00      	nop
 80122dc:	20000108 	.word	0x20000108
 80122e0:	10624dd3 	.word	0x10624dd3

080122e4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80122e4:	b490      	push	{r4, r7}
 80122e6:	b084      	sub	sp, #16
 80122e8:	af00      	add	r7, sp, #0
 80122ea:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80122ec:	4b18      	ldr	r3, [pc, #96]	; (8012350 <SDMMC_GetCmdResp3+0x6c>)
 80122ee:	681b      	ldr	r3, [r3, #0]
 80122f0:	4a18      	ldr	r2, [pc, #96]	; (8012354 <SDMMC_GetCmdResp3+0x70>)
 80122f2:	fba2 2303 	umull	r2, r3, r2, r3
 80122f6:	0a5b      	lsrs	r3, r3, #9
 80122f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80122fc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8012300:	4623      	mov	r3, r4
 8012302:	1e5c      	subs	r4, r3, #1
 8012304:	2b00      	cmp	r3, #0
 8012306:	d102      	bne.n	801230e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012308:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801230c:	e01b      	b.n	8012346 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012312:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8012314:	68fb      	ldr	r3, [r7, #12]
 8012316:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 801231a:	2b00      	cmp	r3, #0
 801231c:	d0f0      	beq.n	8012300 <SDMMC_GetCmdResp3+0x1c>
 801231e:	68fb      	ldr	r3, [r7, #12]
 8012320:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8012324:	2b00      	cmp	r3, #0
 8012326:	d1eb      	bne.n	8012300 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801232c:	f003 0304 	and.w	r3, r3, #4
 8012330:	2b00      	cmp	r3, #0
 8012332:	d004      	beq.n	801233e <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	2204      	movs	r2, #4
 8012338:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801233a:	2304      	movs	r3, #4
 801233c:	e003      	b.n	8012346 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	22c5      	movs	r2, #197	; 0xc5
 8012342:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8012344:	2300      	movs	r3, #0
}
 8012346:	4618      	mov	r0, r3
 8012348:	3710      	adds	r7, #16
 801234a:	46bd      	mov	sp, r7
 801234c:	bc90      	pop	{r4, r7}
 801234e:	4770      	bx	lr
 8012350:	20000108 	.word	0x20000108
 8012354:	10624dd3 	.word	0x10624dd3

08012358 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8012358:	b590      	push	{r4, r7, lr}
 801235a:	b087      	sub	sp, #28
 801235c:	af00      	add	r7, sp, #0
 801235e:	60f8      	str	r0, [r7, #12]
 8012360:	460b      	mov	r3, r1
 8012362:	607a      	str	r2, [r7, #4]
 8012364:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012366:	4b34      	ldr	r3, [pc, #208]	; (8012438 <SDMMC_GetCmdResp6+0xe0>)
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	4a34      	ldr	r2, [pc, #208]	; (801243c <SDMMC_GetCmdResp6+0xe4>)
 801236c:	fba2 2303 	umull	r2, r3, r2, r3
 8012370:	0a5b      	lsrs	r3, r3, #9
 8012372:	f241 3288 	movw	r2, #5000	; 0x1388
 8012376:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 801237a:	4623      	mov	r3, r4
 801237c:	1e5c      	subs	r4, r3, #1
 801237e:	2b00      	cmp	r3, #0
 8012380:	d102      	bne.n	8012388 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012382:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012386:	e052      	b.n	801242e <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8012388:	68fb      	ldr	r3, [r7, #12]
 801238a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801238c:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801238e:	697b      	ldr	r3, [r7, #20]
 8012390:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8012394:	2b00      	cmp	r3, #0
 8012396:	d0f0      	beq.n	801237a <SDMMC_GetCmdResp6+0x22>
 8012398:	697b      	ldr	r3, [r7, #20]
 801239a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d1eb      	bne.n	801237a <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80123a2:	68fb      	ldr	r3, [r7, #12]
 80123a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80123a6:	f003 0304 	and.w	r3, r3, #4
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	d004      	beq.n	80123b8 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80123ae:	68fb      	ldr	r3, [r7, #12]
 80123b0:	2204      	movs	r2, #4
 80123b2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80123b4:	2304      	movs	r3, #4
 80123b6:	e03a      	b.n	801242e <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80123b8:	68fb      	ldr	r3, [r7, #12]
 80123ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80123bc:	f003 0301 	and.w	r3, r3, #1
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	d004      	beq.n	80123ce <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80123c4:	68fb      	ldr	r3, [r7, #12]
 80123c6:	2201      	movs	r2, #1
 80123c8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80123ca:	2301      	movs	r3, #1
 80123cc:	e02f      	b.n	801242e <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80123ce:	68f8      	ldr	r0, [r7, #12]
 80123d0:	f7ff fbae 	bl	8011b30 <SDIO_GetCommandResponse>
 80123d4:	4603      	mov	r3, r0
 80123d6:	461a      	mov	r2, r3
 80123d8:	7afb      	ldrb	r3, [r7, #11]
 80123da:	4293      	cmp	r3, r2
 80123dc:	d001      	beq.n	80123e2 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80123de:	2301      	movs	r3, #1
 80123e0:	e025      	b.n	801242e <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80123e2:	68fb      	ldr	r3, [r7, #12]
 80123e4:	22c5      	movs	r2, #197	; 0xc5
 80123e6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80123e8:	2100      	movs	r1, #0
 80123ea:	68f8      	ldr	r0, [r7, #12]
 80123ec:	f7ff fbad 	bl	8011b4a <SDIO_GetResponse>
 80123f0:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80123f2:	693b      	ldr	r3, [r7, #16]
 80123f4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d106      	bne.n	801240a <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80123fc:	693b      	ldr	r3, [r7, #16]
 80123fe:	0c1b      	lsrs	r3, r3, #16
 8012400:	b29a      	uxth	r2, r3
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8012406:	2300      	movs	r3, #0
 8012408:	e011      	b.n	801242e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 801240a:	693b      	ldr	r3, [r7, #16]
 801240c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012410:	2b00      	cmp	r3, #0
 8012412:	d002      	beq.n	801241a <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8012414:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8012418:	e009      	b.n	801242e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 801241a:	693b      	ldr	r3, [r7, #16]
 801241c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8012420:	2b00      	cmp	r3, #0
 8012422:	d002      	beq.n	801242a <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8012424:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012428:	e001      	b.n	801242e <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801242a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 801242e:	4618      	mov	r0, r3
 8012430:	371c      	adds	r7, #28
 8012432:	46bd      	mov	sp, r7
 8012434:	bd90      	pop	{r4, r7, pc}
 8012436:	bf00      	nop
 8012438:	20000108 	.word	0x20000108
 801243c:	10624dd3 	.word	0x10624dd3

08012440 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8012440:	b490      	push	{r4, r7}
 8012442:	b084      	sub	sp, #16
 8012444:	af00      	add	r7, sp, #0
 8012446:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012448:	4b21      	ldr	r3, [pc, #132]	; (80124d0 <SDMMC_GetCmdResp7+0x90>)
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	4a21      	ldr	r2, [pc, #132]	; (80124d4 <SDMMC_GetCmdResp7+0x94>)
 801244e:	fba2 2303 	umull	r2, r3, r2, r3
 8012452:	0a5b      	lsrs	r3, r3, #9
 8012454:	f241 3288 	movw	r2, #5000	; 0x1388
 8012458:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 801245c:	4623      	mov	r3, r4
 801245e:	1e5c      	subs	r4, r3, #1
 8012460:	2b00      	cmp	r3, #0
 8012462:	d102      	bne.n	801246a <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012464:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012468:	e02c      	b.n	80124c4 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 801246a:	687b      	ldr	r3, [r7, #4]
 801246c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801246e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8012470:	68fb      	ldr	r3, [r7, #12]
 8012472:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8012476:	2b00      	cmp	r3, #0
 8012478:	d0f0      	beq.n	801245c <SDMMC_GetCmdResp7+0x1c>
 801247a:	68fb      	ldr	r3, [r7, #12]
 801247c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8012480:	2b00      	cmp	r3, #0
 8012482:	d1eb      	bne.n	801245c <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012488:	f003 0304 	and.w	r3, r3, #4
 801248c:	2b00      	cmp	r3, #0
 801248e:	d004      	beq.n	801249a <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	2204      	movs	r2, #4
 8012494:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8012496:	2304      	movs	r3, #4
 8012498:	e014      	b.n	80124c4 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801249e:	f003 0301 	and.w	r3, r3, #1
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	d004      	beq.n	80124b0 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	2201      	movs	r2, #1
 80124aa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80124ac:	2301      	movs	r3, #1
 80124ae:	e009      	b.n	80124c4 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80124b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d002      	beq.n	80124c2 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	2240      	movs	r2, #64	; 0x40
 80124c0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80124c2:	2300      	movs	r3, #0
  
}
 80124c4:	4618      	mov	r0, r3
 80124c6:	3710      	adds	r7, #16
 80124c8:	46bd      	mov	sp, r7
 80124ca:	bc90      	pop	{r4, r7}
 80124cc:	4770      	bx	lr
 80124ce:	bf00      	nop
 80124d0:	20000108 	.word	0x20000108
 80124d4:	10624dd3 	.word	0x10624dd3

080124d8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80124d8:	b084      	sub	sp, #16
 80124da:	b580      	push	{r7, lr}
 80124dc:	b084      	sub	sp, #16
 80124de:	af00      	add	r7, sp, #0
 80124e0:	6078      	str	r0, [r7, #4]
 80124e2:	f107 001c 	add.w	r0, r7, #28
 80124e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80124ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80124ec:	2b01      	cmp	r3, #1
 80124ee:	d122      	bne.n	8012536 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80124f0:	687b      	ldr	r3, [r7, #4]
 80124f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80124f4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	68db      	ldr	r3, [r3, #12]
 8012500:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8012504:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012508:	687a      	ldr	r2, [r7, #4]
 801250a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	68db      	ldr	r3, [r3, #12]
 8012510:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8012518:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801251a:	2b01      	cmp	r3, #1
 801251c:	d105      	bne.n	801252a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	68db      	ldr	r3, [r3, #12]
 8012522:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 801252a:	6878      	ldr	r0, [r7, #4]
 801252c:	f000 fa4e 	bl	80129cc <USB_CoreReset>
 8012530:	4603      	mov	r3, r0
 8012532:	73fb      	strb	r3, [r7, #15]
 8012534:	e01a      	b.n	801256c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	68db      	ldr	r3, [r3, #12]
 801253a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8012542:	6878      	ldr	r0, [r7, #4]
 8012544:	f000 fa42 	bl	80129cc <USB_CoreReset>
 8012548:	4603      	mov	r3, r0
 801254a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 801254c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801254e:	2b00      	cmp	r3, #0
 8012550:	d106      	bne.n	8012560 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012556:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	639a      	str	r2, [r3, #56]	; 0x38
 801255e:	e005      	b.n	801256c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8012560:	687b      	ldr	r3, [r7, #4]
 8012562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012564:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 801256c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801256e:	2b01      	cmp	r3, #1
 8012570:	d10b      	bne.n	801258a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	689b      	ldr	r3, [r3, #8]
 8012576:	f043 0206 	orr.w	r2, r3, #6
 801257a:	687b      	ldr	r3, [r7, #4]
 801257c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	689b      	ldr	r3, [r3, #8]
 8012582:	f043 0220 	orr.w	r2, r3, #32
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801258a:	7bfb      	ldrb	r3, [r7, #15]
}
 801258c:	4618      	mov	r0, r3
 801258e:	3710      	adds	r7, #16
 8012590:	46bd      	mov	sp, r7
 8012592:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012596:	b004      	add	sp, #16
 8012598:	4770      	bx	lr

0801259a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801259a:	b480      	push	{r7}
 801259c:	b083      	sub	sp, #12
 801259e:	af00      	add	r7, sp, #0
 80125a0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	689b      	ldr	r3, [r3, #8]
 80125a6:	f023 0201 	bic.w	r2, r3, #1
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80125ae:	2300      	movs	r3, #0
}
 80125b0:	4618      	mov	r0, r3
 80125b2:	370c      	adds	r7, #12
 80125b4:	46bd      	mov	sp, r7
 80125b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125ba:	4770      	bx	lr

080125bc <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80125bc:	b580      	push	{r7, lr}
 80125be:	b082      	sub	sp, #8
 80125c0:	af00      	add	r7, sp, #0
 80125c2:	6078      	str	r0, [r7, #4]
 80125c4:	460b      	mov	r3, r1
 80125c6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	68db      	ldr	r3, [r3, #12]
 80125cc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80125d4:	78fb      	ldrb	r3, [r7, #3]
 80125d6:	2b01      	cmp	r3, #1
 80125d8:	d106      	bne.n	80125e8 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	68db      	ldr	r3, [r3, #12]
 80125de:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	60da      	str	r2, [r3, #12]
 80125e6:	e00b      	b.n	8012600 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80125e8:	78fb      	ldrb	r3, [r7, #3]
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d106      	bne.n	80125fc <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	68db      	ldr	r3, [r3, #12]
 80125f2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80125f6:	687b      	ldr	r3, [r7, #4]
 80125f8:	60da      	str	r2, [r3, #12]
 80125fa:	e001      	b.n	8012600 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80125fc:	2301      	movs	r3, #1
 80125fe:	e003      	b.n	8012608 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8012600:	2032      	movs	r0, #50	; 0x32
 8012602:	f7f7 facf 	bl	8009ba4 <HAL_Delay>

  return HAL_OK;
 8012606:	2300      	movs	r3, #0
}
 8012608:	4618      	mov	r0, r3
 801260a:	3708      	adds	r7, #8
 801260c:	46bd      	mov	sp, r7
 801260e:	bd80      	pop	{r7, pc}

08012610 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012610:	b084      	sub	sp, #16
 8012612:	b580      	push	{r7, lr}
 8012614:	b086      	sub	sp, #24
 8012616:	af00      	add	r7, sp, #0
 8012618:	6078      	str	r0, [r7, #4]
 801261a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 801261e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8012622:	2300      	movs	r3, #0
 8012624:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012626:	687b      	ldr	r3, [r7, #4]
 8012628:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801262a:	2300      	movs	r3, #0
 801262c:	613b      	str	r3, [r7, #16]
 801262e:	e009      	b.n	8012644 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8012630:	687a      	ldr	r2, [r7, #4]
 8012632:	693b      	ldr	r3, [r7, #16]
 8012634:	3340      	adds	r3, #64	; 0x40
 8012636:	009b      	lsls	r3, r3, #2
 8012638:	4413      	add	r3, r2
 801263a:	2200      	movs	r2, #0
 801263c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801263e:	693b      	ldr	r3, [r7, #16]
 8012640:	3301      	adds	r3, #1
 8012642:	613b      	str	r3, [r7, #16]
 8012644:	693b      	ldr	r3, [r7, #16]
 8012646:	2b0e      	cmp	r3, #14
 8012648:	d9f2      	bls.n	8012630 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801264a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801264c:	2b00      	cmp	r3, #0
 801264e:	d11c      	bne.n	801268a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8012650:	68fb      	ldr	r3, [r7, #12]
 8012652:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012656:	685b      	ldr	r3, [r3, #4]
 8012658:	68fa      	ldr	r2, [r7, #12]
 801265a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801265e:	f043 0302 	orr.w	r3, r3, #2
 8012662:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012668:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012674:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012680:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	639a      	str	r2, [r3, #56]	; 0x38
 8012688:	e00b      	b.n	80126a2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801268e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8012692:	687b      	ldr	r3, [r7, #4]
 8012694:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801269a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80126a2:	68fb      	ldr	r3, [r7, #12]
 80126a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80126a8:	461a      	mov	r2, r3
 80126aa:	2300      	movs	r3, #0
 80126ac:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80126ae:	68fb      	ldr	r3, [r7, #12]
 80126b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80126b4:	4619      	mov	r1, r3
 80126b6:	68fb      	ldr	r3, [r7, #12]
 80126b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80126bc:	461a      	mov	r2, r3
 80126be:	680b      	ldr	r3, [r1, #0]
 80126c0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80126c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126c4:	2b01      	cmp	r3, #1
 80126c6:	d10c      	bne.n	80126e2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80126c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d104      	bne.n	80126d8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80126ce:	2100      	movs	r1, #0
 80126d0:	6878      	ldr	r0, [r7, #4]
 80126d2:	f000 f949 	bl	8012968 <USB_SetDevSpeed>
 80126d6:	e008      	b.n	80126ea <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80126d8:	2101      	movs	r1, #1
 80126da:	6878      	ldr	r0, [r7, #4]
 80126dc:	f000 f944 	bl	8012968 <USB_SetDevSpeed>
 80126e0:	e003      	b.n	80126ea <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80126e2:	2103      	movs	r1, #3
 80126e4:	6878      	ldr	r0, [r7, #4]
 80126e6:	f000 f93f 	bl	8012968 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80126ea:	2110      	movs	r1, #16
 80126ec:	6878      	ldr	r0, [r7, #4]
 80126ee:	f000 f8f3 	bl	80128d8 <USB_FlushTxFifo>
 80126f2:	4603      	mov	r3, r0
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d001      	beq.n	80126fc <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80126f8:	2301      	movs	r3, #1
 80126fa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80126fc:	6878      	ldr	r0, [r7, #4]
 80126fe:	f000 f911 	bl	8012924 <USB_FlushRxFifo>
 8012702:	4603      	mov	r3, r0
 8012704:	2b00      	cmp	r3, #0
 8012706:	d001      	beq.n	801270c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8012708:	2301      	movs	r3, #1
 801270a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 801270c:	68fb      	ldr	r3, [r7, #12]
 801270e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012712:	461a      	mov	r2, r3
 8012714:	2300      	movs	r3, #0
 8012716:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8012718:	68fb      	ldr	r3, [r7, #12]
 801271a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801271e:	461a      	mov	r2, r3
 8012720:	2300      	movs	r3, #0
 8012722:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8012724:	68fb      	ldr	r3, [r7, #12]
 8012726:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801272a:	461a      	mov	r2, r3
 801272c:	2300      	movs	r3, #0
 801272e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012730:	2300      	movs	r3, #0
 8012732:	613b      	str	r3, [r7, #16]
 8012734:	e043      	b.n	80127be <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8012736:	693b      	ldr	r3, [r7, #16]
 8012738:	015a      	lsls	r2, r3, #5
 801273a:	68fb      	ldr	r3, [r7, #12]
 801273c:	4413      	add	r3, r2
 801273e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012748:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801274c:	d118      	bne.n	8012780 <USB_DevInit+0x170>
    {
      if (i == 0U)
 801274e:	693b      	ldr	r3, [r7, #16]
 8012750:	2b00      	cmp	r3, #0
 8012752:	d10a      	bne.n	801276a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8012754:	693b      	ldr	r3, [r7, #16]
 8012756:	015a      	lsls	r2, r3, #5
 8012758:	68fb      	ldr	r3, [r7, #12]
 801275a:	4413      	add	r3, r2
 801275c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012760:	461a      	mov	r2, r3
 8012762:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8012766:	6013      	str	r3, [r2, #0]
 8012768:	e013      	b.n	8012792 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 801276a:	693b      	ldr	r3, [r7, #16]
 801276c:	015a      	lsls	r2, r3, #5
 801276e:	68fb      	ldr	r3, [r7, #12]
 8012770:	4413      	add	r3, r2
 8012772:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012776:	461a      	mov	r2, r3
 8012778:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 801277c:	6013      	str	r3, [r2, #0]
 801277e:	e008      	b.n	8012792 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8012780:	693b      	ldr	r3, [r7, #16]
 8012782:	015a      	lsls	r2, r3, #5
 8012784:	68fb      	ldr	r3, [r7, #12]
 8012786:	4413      	add	r3, r2
 8012788:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801278c:	461a      	mov	r2, r3
 801278e:	2300      	movs	r3, #0
 8012790:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8012792:	693b      	ldr	r3, [r7, #16]
 8012794:	015a      	lsls	r2, r3, #5
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	4413      	add	r3, r2
 801279a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801279e:	461a      	mov	r2, r3
 80127a0:	2300      	movs	r3, #0
 80127a2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80127a4:	693b      	ldr	r3, [r7, #16]
 80127a6:	015a      	lsls	r2, r3, #5
 80127a8:	68fb      	ldr	r3, [r7, #12]
 80127aa:	4413      	add	r3, r2
 80127ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80127b0:	461a      	mov	r2, r3
 80127b2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80127b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80127b8:	693b      	ldr	r3, [r7, #16]
 80127ba:	3301      	adds	r3, #1
 80127bc:	613b      	str	r3, [r7, #16]
 80127be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127c0:	693a      	ldr	r2, [r7, #16]
 80127c2:	429a      	cmp	r2, r3
 80127c4:	d3b7      	bcc.n	8012736 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80127c6:	2300      	movs	r3, #0
 80127c8:	613b      	str	r3, [r7, #16]
 80127ca:	e043      	b.n	8012854 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80127cc:	693b      	ldr	r3, [r7, #16]
 80127ce:	015a      	lsls	r2, r3, #5
 80127d0:	68fb      	ldr	r3, [r7, #12]
 80127d2:	4413      	add	r3, r2
 80127d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80127d8:	681b      	ldr	r3, [r3, #0]
 80127da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80127de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80127e2:	d118      	bne.n	8012816 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80127e4:	693b      	ldr	r3, [r7, #16]
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d10a      	bne.n	8012800 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80127ea:	693b      	ldr	r3, [r7, #16]
 80127ec:	015a      	lsls	r2, r3, #5
 80127ee:	68fb      	ldr	r3, [r7, #12]
 80127f0:	4413      	add	r3, r2
 80127f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80127f6:	461a      	mov	r2, r3
 80127f8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80127fc:	6013      	str	r3, [r2, #0]
 80127fe:	e013      	b.n	8012828 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8012800:	693b      	ldr	r3, [r7, #16]
 8012802:	015a      	lsls	r2, r3, #5
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	4413      	add	r3, r2
 8012808:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801280c:	461a      	mov	r2, r3
 801280e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8012812:	6013      	str	r3, [r2, #0]
 8012814:	e008      	b.n	8012828 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8012816:	693b      	ldr	r3, [r7, #16]
 8012818:	015a      	lsls	r2, r3, #5
 801281a:	68fb      	ldr	r3, [r7, #12]
 801281c:	4413      	add	r3, r2
 801281e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012822:	461a      	mov	r2, r3
 8012824:	2300      	movs	r3, #0
 8012826:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8012828:	693b      	ldr	r3, [r7, #16]
 801282a:	015a      	lsls	r2, r3, #5
 801282c:	68fb      	ldr	r3, [r7, #12]
 801282e:	4413      	add	r3, r2
 8012830:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012834:	461a      	mov	r2, r3
 8012836:	2300      	movs	r3, #0
 8012838:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 801283a:	693b      	ldr	r3, [r7, #16]
 801283c:	015a      	lsls	r2, r3, #5
 801283e:	68fb      	ldr	r3, [r7, #12]
 8012840:	4413      	add	r3, r2
 8012842:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012846:	461a      	mov	r2, r3
 8012848:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 801284c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801284e:	693b      	ldr	r3, [r7, #16]
 8012850:	3301      	adds	r3, #1
 8012852:	613b      	str	r3, [r7, #16]
 8012854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012856:	693a      	ldr	r2, [r7, #16]
 8012858:	429a      	cmp	r2, r3
 801285a:	d3b7      	bcc.n	80127cc <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 801285c:	68fb      	ldr	r3, [r7, #12]
 801285e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012862:	691b      	ldr	r3, [r3, #16]
 8012864:	68fa      	ldr	r2, [r7, #12]
 8012866:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801286a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801286e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	2200      	movs	r2, #0
 8012874:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 801287c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 801287e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012880:	2b00      	cmp	r3, #0
 8012882:	d105      	bne.n	8012890 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	699b      	ldr	r3, [r3, #24]
 8012888:	f043 0210 	orr.w	r2, r3, #16
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	699a      	ldr	r2, [r3, #24]
 8012894:	4b0f      	ldr	r3, [pc, #60]	; (80128d4 <USB_DevInit+0x2c4>)
 8012896:	4313      	orrs	r3, r2
 8012898:	687a      	ldr	r2, [r7, #4]
 801289a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 801289c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d005      	beq.n	80128ae <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	699b      	ldr	r3, [r3, #24]
 80128a6:	f043 0208 	orr.w	r2, r3, #8
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80128ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80128b0:	2b01      	cmp	r3, #1
 80128b2:	d107      	bne.n	80128c4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	699b      	ldr	r3, [r3, #24]
 80128b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80128bc:	f043 0304 	orr.w	r3, r3, #4
 80128c0:	687a      	ldr	r2, [r7, #4]
 80128c2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80128c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80128c6:	4618      	mov	r0, r3
 80128c8:	3718      	adds	r7, #24
 80128ca:	46bd      	mov	sp, r7
 80128cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80128d0:	b004      	add	sp, #16
 80128d2:	4770      	bx	lr
 80128d4:	803c3800 	.word	0x803c3800

080128d8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80128d8:	b480      	push	{r7}
 80128da:	b085      	sub	sp, #20
 80128dc:	af00      	add	r7, sp, #0
 80128de:	6078      	str	r0, [r7, #4]
 80128e0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80128e2:	2300      	movs	r3, #0
 80128e4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80128e6:	683b      	ldr	r3, [r7, #0]
 80128e8:	019b      	lsls	r3, r3, #6
 80128ea:	f043 0220 	orr.w	r2, r3, #32
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80128f2:	68fb      	ldr	r3, [r7, #12]
 80128f4:	3301      	adds	r3, #1
 80128f6:	60fb      	str	r3, [r7, #12]
 80128f8:	68fb      	ldr	r3, [r7, #12]
 80128fa:	4a09      	ldr	r2, [pc, #36]	; (8012920 <USB_FlushTxFifo+0x48>)
 80128fc:	4293      	cmp	r3, r2
 80128fe:	d901      	bls.n	8012904 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8012900:	2303      	movs	r3, #3
 8012902:	e006      	b.n	8012912 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	691b      	ldr	r3, [r3, #16]
 8012908:	f003 0320 	and.w	r3, r3, #32
 801290c:	2b20      	cmp	r3, #32
 801290e:	d0f0      	beq.n	80128f2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8012910:	2300      	movs	r3, #0
}
 8012912:	4618      	mov	r0, r3
 8012914:	3714      	adds	r7, #20
 8012916:	46bd      	mov	sp, r7
 8012918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801291c:	4770      	bx	lr
 801291e:	bf00      	nop
 8012920:	00030d40 	.word	0x00030d40

08012924 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8012924:	b480      	push	{r7}
 8012926:	b085      	sub	sp, #20
 8012928:	af00      	add	r7, sp, #0
 801292a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 801292c:	2300      	movs	r3, #0
 801292e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	2210      	movs	r2, #16
 8012934:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8012936:	68fb      	ldr	r3, [r7, #12]
 8012938:	3301      	adds	r3, #1
 801293a:	60fb      	str	r3, [r7, #12]
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	4a09      	ldr	r2, [pc, #36]	; (8012964 <USB_FlushRxFifo+0x40>)
 8012940:	4293      	cmp	r3, r2
 8012942:	d901      	bls.n	8012948 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8012944:	2303      	movs	r3, #3
 8012946:	e006      	b.n	8012956 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	691b      	ldr	r3, [r3, #16]
 801294c:	f003 0310 	and.w	r3, r3, #16
 8012950:	2b10      	cmp	r3, #16
 8012952:	d0f0      	beq.n	8012936 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8012954:	2300      	movs	r3, #0
}
 8012956:	4618      	mov	r0, r3
 8012958:	3714      	adds	r7, #20
 801295a:	46bd      	mov	sp, r7
 801295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012960:	4770      	bx	lr
 8012962:	bf00      	nop
 8012964:	00030d40 	.word	0x00030d40

08012968 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8012968:	b480      	push	{r7}
 801296a:	b085      	sub	sp, #20
 801296c:	af00      	add	r7, sp, #0
 801296e:	6078      	str	r0, [r7, #4]
 8012970:	460b      	mov	r3, r1
 8012972:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801297e:	681a      	ldr	r2, [r3, #0]
 8012980:	78fb      	ldrb	r3, [r7, #3]
 8012982:	68f9      	ldr	r1, [r7, #12]
 8012984:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012988:	4313      	orrs	r3, r2
 801298a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 801298c:	2300      	movs	r3, #0
}
 801298e:	4618      	mov	r0, r3
 8012990:	3714      	adds	r7, #20
 8012992:	46bd      	mov	sp, r7
 8012994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012998:	4770      	bx	lr

0801299a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 801299a:	b580      	push	{r7, lr}
 801299c:	b084      	sub	sp, #16
 801299e:	af00      	add	r7, sp, #0
 80129a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80129a6:	68fb      	ldr	r3, [r7, #12]
 80129a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80129ac:	685b      	ldr	r3, [r3, #4]
 80129ae:	68fa      	ldr	r2, [r7, #12]
 80129b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80129b4:	f043 0302 	orr.w	r3, r3, #2
 80129b8:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80129ba:	2003      	movs	r0, #3
 80129bc:	f7f7 f8f2 	bl	8009ba4 <HAL_Delay>

  return HAL_OK;
 80129c0:	2300      	movs	r3, #0
}
 80129c2:	4618      	mov	r0, r3
 80129c4:	3710      	adds	r7, #16
 80129c6:	46bd      	mov	sp, r7
 80129c8:	bd80      	pop	{r7, pc}
	...

080129cc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80129cc:	b480      	push	{r7}
 80129ce:	b085      	sub	sp, #20
 80129d0:	af00      	add	r7, sp, #0
 80129d2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80129d4:	2300      	movs	r3, #0
 80129d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80129d8:	68fb      	ldr	r3, [r7, #12]
 80129da:	3301      	adds	r3, #1
 80129dc:	60fb      	str	r3, [r7, #12]
 80129de:	68fb      	ldr	r3, [r7, #12]
 80129e0:	4a13      	ldr	r2, [pc, #76]	; (8012a30 <USB_CoreReset+0x64>)
 80129e2:	4293      	cmp	r3, r2
 80129e4:	d901      	bls.n	80129ea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80129e6:	2303      	movs	r3, #3
 80129e8:	e01b      	b.n	8012a22 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	691b      	ldr	r3, [r3, #16]
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	daf2      	bge.n	80129d8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80129f2:	2300      	movs	r3, #0
 80129f4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	691b      	ldr	r3, [r3, #16]
 80129fa:	f043 0201 	orr.w	r2, r3, #1
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8012a02:	68fb      	ldr	r3, [r7, #12]
 8012a04:	3301      	adds	r3, #1
 8012a06:	60fb      	str	r3, [r7, #12]
 8012a08:	68fb      	ldr	r3, [r7, #12]
 8012a0a:	4a09      	ldr	r2, [pc, #36]	; (8012a30 <USB_CoreReset+0x64>)
 8012a0c:	4293      	cmp	r3, r2
 8012a0e:	d901      	bls.n	8012a14 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8012a10:	2303      	movs	r3, #3
 8012a12:	e006      	b.n	8012a22 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	691b      	ldr	r3, [r3, #16]
 8012a18:	f003 0301 	and.w	r3, r3, #1
 8012a1c:	2b01      	cmp	r3, #1
 8012a1e:	d0f0      	beq.n	8012a02 <USB_CoreReset+0x36>

  return HAL_OK;
 8012a20:	2300      	movs	r3, #0
}
 8012a22:	4618      	mov	r0, r3
 8012a24:	3714      	adds	r7, #20
 8012a26:	46bd      	mov	sp, r7
 8012a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a2c:	4770      	bx	lr
 8012a2e:	bf00      	nop
 8012a30:	00030d40 	.word	0x00030d40

08012a34 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8012a34:	b580      	push	{r7, lr}
 8012a36:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8012a38:	4904      	ldr	r1, [pc, #16]	; (8012a4c <MX_FATFS_Init+0x18>)
 8012a3a:	4805      	ldr	r0, [pc, #20]	; (8012a50 <MX_FATFS_Init+0x1c>)
 8012a3c:	f002 fda6 	bl	801558c <FATFS_LinkDriver>
 8012a40:	4603      	mov	r3, r0
 8012a42:	461a      	mov	r2, r3
 8012a44:	4b03      	ldr	r3, [pc, #12]	; (8012a54 <MX_FATFS_Init+0x20>)
 8012a46:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8012a48:	bf00      	nop
 8012a4a:	bd80      	pop	{r7, pc}
 8012a4c:	200079f0 	.word	0x200079f0
 8012a50:	0801efbc 	.word	0x0801efbc
 8012a54:	200079ec 	.word	0x200079ec

08012a58 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8012a58:	b480      	push	{r7}
 8012a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8012a5c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8012a5e:	4618      	mov	r0, r3
 8012a60:	46bd      	mov	sp, r7
 8012a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a66:	4770      	bx	lr

08012a68 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8012a68:	b580      	push	{r7, lr}
 8012a6a:	b082      	sub	sp, #8
 8012a6c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8012a6e:	2300      	movs	r3, #0
 8012a70:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8012a72:	f000 f896 	bl	8012ba2 <BSP_SD_IsDetected>
 8012a76:	4603      	mov	r3, r0
 8012a78:	2b01      	cmp	r3, #1
 8012a7a:	d001      	beq.n	8012a80 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8012a7c:	2301      	movs	r3, #1
 8012a7e:	e012      	b.n	8012aa6 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8012a80:	480b      	ldr	r0, [pc, #44]	; (8012ab0 <BSP_SD_Init+0x48>)
 8012a82:	f7fb fc17 	bl	800e2b4 <HAL_SD_Init>
 8012a86:	4603      	mov	r3, r0
 8012a88:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8012a8a:	79fb      	ldrb	r3, [r7, #7]
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	d109      	bne.n	8012aa4 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8012a90:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8012a94:	4806      	ldr	r0, [pc, #24]	; (8012ab0 <BSP_SD_Init+0x48>)
 8012a96:	f7fc f9d7 	bl	800ee48 <HAL_SD_ConfigWideBusOperation>
 8012a9a:	4603      	mov	r3, r0
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	d001      	beq.n	8012aa4 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8012aa0:	2301      	movs	r3, #1
 8012aa2:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8012aa4:	79fb      	ldrb	r3, [r7, #7]
}
 8012aa6:	4618      	mov	r0, r3
 8012aa8:	3708      	adds	r7, #8
 8012aaa:	46bd      	mov	sp, r7
 8012aac:	bd80      	pop	{r7, pc}
 8012aae:	bf00      	nop
 8012ab0:	20007084 	.word	0x20007084

08012ab4 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8012ab4:	b580      	push	{r7, lr}
 8012ab6:	b086      	sub	sp, #24
 8012ab8:	af00      	add	r7, sp, #0
 8012aba:	60f8      	str	r0, [r7, #12]
 8012abc:	60b9      	str	r1, [r7, #8]
 8012abe:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012ac0:	2300      	movs	r3, #0
 8012ac2:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	68ba      	ldr	r2, [r7, #8]
 8012ac8:	68f9      	ldr	r1, [r7, #12]
 8012aca:	4806      	ldr	r0, [pc, #24]	; (8012ae4 <BSP_SD_ReadBlocks_DMA+0x30>)
 8012acc:	f7fb fc82 	bl	800e3d4 <HAL_SD_ReadBlocks_DMA>
 8012ad0:	4603      	mov	r3, r0
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	d001      	beq.n	8012ada <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8012ad6:	2301      	movs	r3, #1
 8012ad8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8012ada:	7dfb      	ldrb	r3, [r7, #23]
}
 8012adc:	4618      	mov	r0, r3
 8012ade:	3718      	adds	r7, #24
 8012ae0:	46bd      	mov	sp, r7
 8012ae2:	bd80      	pop	{r7, pc}
 8012ae4:	20007084 	.word	0x20007084

08012ae8 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8012ae8:	b580      	push	{r7, lr}
 8012aea:	b086      	sub	sp, #24
 8012aec:	af00      	add	r7, sp, #0
 8012aee:	60f8      	str	r0, [r7, #12]
 8012af0:	60b9      	str	r1, [r7, #8]
 8012af2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012af4:	2300      	movs	r3, #0
 8012af6:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	68ba      	ldr	r2, [r7, #8]
 8012afc:	68f9      	ldr	r1, [r7, #12]
 8012afe:	4806      	ldr	r0, [pc, #24]	; (8012b18 <BSP_SD_WriteBlocks_DMA+0x30>)
 8012b00:	f7fb fd52 	bl	800e5a8 <HAL_SD_WriteBlocks_DMA>
 8012b04:	4603      	mov	r3, r0
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	d001      	beq.n	8012b0e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8012b0a:	2301      	movs	r3, #1
 8012b0c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8012b0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012b10:	4618      	mov	r0, r3
 8012b12:	3718      	adds	r7, #24
 8012b14:	46bd      	mov	sp, r7
 8012b16:	bd80      	pop	{r7, pc}
 8012b18:	20007084 	.word	0x20007084

08012b1c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8012b1c:	b580      	push	{r7, lr}
 8012b1e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8012b20:	4805      	ldr	r0, [pc, #20]	; (8012b38 <BSP_SD_GetCardState+0x1c>)
 8012b22:	f7fc fa0d 	bl	800ef40 <HAL_SD_GetCardState>
 8012b26:	4603      	mov	r3, r0
 8012b28:	2b04      	cmp	r3, #4
 8012b2a:	bf14      	ite	ne
 8012b2c:	2301      	movne	r3, #1
 8012b2e:	2300      	moveq	r3, #0
 8012b30:	b2db      	uxtb	r3, r3
}
 8012b32:	4618      	mov	r0, r3
 8012b34:	bd80      	pop	{r7, pc}
 8012b36:	bf00      	nop
 8012b38:	20007084 	.word	0x20007084

08012b3c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8012b3c:	b580      	push	{r7, lr}
 8012b3e:	b082      	sub	sp, #8
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8012b44:	6879      	ldr	r1, [r7, #4]
 8012b46:	4803      	ldr	r0, [pc, #12]	; (8012b54 <BSP_SD_GetCardInfo+0x18>)
 8012b48:	f7fc f952 	bl	800edf0 <HAL_SD_GetCardInfo>
}
 8012b4c:	bf00      	nop
 8012b4e:	3708      	adds	r7, #8
 8012b50:	46bd      	mov	sp, r7
 8012b52:	bd80      	pop	{r7, pc}
 8012b54:	20007084 	.word	0x20007084

08012b58 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8012b58:	b580      	push	{r7, lr}
 8012b5a:	b082      	sub	sp, #8
 8012b5c:	af00      	add	r7, sp, #0
 8012b5e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8012b60:	f000 f818 	bl	8012b94 <BSP_SD_AbortCallback>
}
 8012b64:	bf00      	nop
 8012b66:	3708      	adds	r7, #8
 8012b68:	46bd      	mov	sp, r7
 8012b6a:	bd80      	pop	{r7, pc}

08012b6c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8012b6c:	b580      	push	{r7, lr}
 8012b6e:	b082      	sub	sp, #8
 8012b70:	af00      	add	r7, sp, #0
 8012b72:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8012b74:	f000 f9b4 	bl	8012ee0 <BSP_SD_WriteCpltCallback>
}
 8012b78:	bf00      	nop
 8012b7a:	3708      	adds	r7, #8
 8012b7c:	46bd      	mov	sp, r7
 8012b7e:	bd80      	pop	{r7, pc}

08012b80 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8012b80:	b580      	push	{r7, lr}
 8012b82:	b082      	sub	sp, #8
 8012b84:	af00      	add	r7, sp, #0
 8012b86:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8012b88:	f000 f9bc 	bl	8012f04 <BSP_SD_ReadCpltCallback>
}
 8012b8c:	bf00      	nop
 8012b8e:	3708      	adds	r7, #8
 8012b90:	46bd      	mov	sp, r7
 8012b92:	bd80      	pop	{r7, pc}

08012b94 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8012b94:	b480      	push	{r7}
 8012b96:	af00      	add	r7, sp, #0

}
 8012b98:	bf00      	nop
 8012b9a:	46bd      	mov	sp, r7
 8012b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ba0:	4770      	bx	lr

08012ba2 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8012ba2:	b580      	push	{r7, lr}
 8012ba4:	b082      	sub	sp, #8
 8012ba6:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8012ba8:	2301      	movs	r3, #1
 8012baa:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8012bac:	f000 f80c 	bl	8012bc8 <BSP_PlatformIsDetected>
 8012bb0:	4603      	mov	r3, r0
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d101      	bne.n	8012bba <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8012bb6:	2300      	movs	r3, #0
 8012bb8:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8012bba:	79fb      	ldrb	r3, [r7, #7]
 8012bbc:	b2db      	uxtb	r3, r3
}
 8012bbe:	4618      	mov	r0, r3
 8012bc0:	3708      	adds	r7, #8
 8012bc2:	46bd      	mov	sp, r7
 8012bc4:	bd80      	pop	{r7, pc}
	...

08012bc8 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8012bc8:	b580      	push	{r7, lr}
 8012bca:	b082      	sub	sp, #8
 8012bcc:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8012bce:	2301      	movs	r3, #1
 8012bd0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8012bd2:	2108      	movs	r1, #8
 8012bd4:	4806      	ldr	r0, [pc, #24]	; (8012bf0 <BSP_PlatformIsDetected+0x28>)
 8012bd6:	f7f7 fe3d 	bl	800a854 <HAL_GPIO_ReadPin>
 8012bda:	4603      	mov	r3, r0
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	d001      	beq.n	8012be4 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8012be0:	2300      	movs	r3, #0
 8012be2:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8012be4:	79fb      	ldrb	r3, [r7, #7]
}
 8012be6:	4618      	mov	r0, r3
 8012be8:	3708      	adds	r7, #8
 8012bea:	46bd      	mov	sp, r7
 8012bec:	bd80      	pop	{r7, pc}
 8012bee:	bf00      	nop
 8012bf0:	40021800 	.word	0x40021800

08012bf4 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8012bf4:	b580      	push	{r7, lr}
 8012bf6:	b084      	sub	sp, #16
 8012bf8:	af00      	add	r7, sp, #0
 8012bfa:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripherial is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 8012bfc:	f002 fdb0 	bl	8015760 <osKernelGetTickCount>
 8012c00:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 8012c02:	e006      	b.n	8012c12 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012c04:	f7ff ff8a 	bl	8012b1c <BSP_SD_GetCardState>
 8012c08:	4603      	mov	r3, r0
 8012c0a:	2b00      	cmp	r3, #0
 8012c0c:	d101      	bne.n	8012c12 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8012c0e:	2300      	movs	r3, #0
 8012c10:	e009      	b.n	8012c26 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 8012c12:	f002 fda5 	bl	8015760 <osKernelGetTickCount>
 8012c16:	4602      	mov	r2, r0
 8012c18:	68fb      	ldr	r3, [r7, #12]
 8012c1a:	1ad3      	subs	r3, r2, r3
 8012c1c:	687a      	ldr	r2, [r7, #4]
 8012c1e:	429a      	cmp	r2, r3
 8012c20:	d8f0      	bhi.n	8012c04 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8012c22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8012c26:	4618      	mov	r0, r3
 8012c28:	3710      	adds	r7, #16
 8012c2a:	46bd      	mov	sp, r7
 8012c2c:	bd80      	pop	{r7, pc}
	...

08012c30 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8012c30:	b580      	push	{r7, lr}
 8012c32:	b082      	sub	sp, #8
 8012c34:	af00      	add	r7, sp, #0
 8012c36:	4603      	mov	r3, r0
 8012c38:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8012c3a:	4b0b      	ldr	r3, [pc, #44]	; (8012c68 <SD_CheckStatus+0x38>)
 8012c3c:	2201      	movs	r2, #1
 8012c3e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012c40:	f7ff ff6c 	bl	8012b1c <BSP_SD_GetCardState>
 8012c44:	4603      	mov	r3, r0
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d107      	bne.n	8012c5a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8012c4a:	4b07      	ldr	r3, [pc, #28]	; (8012c68 <SD_CheckStatus+0x38>)
 8012c4c:	781b      	ldrb	r3, [r3, #0]
 8012c4e:	b2db      	uxtb	r3, r3
 8012c50:	f023 0301 	bic.w	r3, r3, #1
 8012c54:	b2da      	uxtb	r2, r3
 8012c56:	4b04      	ldr	r3, [pc, #16]	; (8012c68 <SD_CheckStatus+0x38>)
 8012c58:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8012c5a:	4b03      	ldr	r3, [pc, #12]	; (8012c68 <SD_CheckStatus+0x38>)
 8012c5c:	781b      	ldrb	r3, [r3, #0]
 8012c5e:	b2db      	uxtb	r3, r3
}
 8012c60:	4618      	mov	r0, r3
 8012c62:	3708      	adds	r7, #8
 8012c64:	46bd      	mov	sp, r7
 8012c66:	bd80      	pop	{r7, pc}
 8012c68:	20000111 	.word	0x20000111

08012c6c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8012c6c:	b580      	push	{r7, lr}
 8012c6e:	b082      	sub	sp, #8
 8012c70:	af00      	add	r7, sp, #0
 8012c72:	4603      	mov	r3, r0
 8012c74:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8012c76:	4b1c      	ldr	r3, [pc, #112]	; (8012ce8 <SD_initialize+0x7c>)
 8012c78:	2201      	movs	r2, #1
 8012c7a:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 8012c7c:	f002 fd18 	bl	80156b0 <osKernelGetState>
 8012c80:	4603      	mov	r3, r0
 8012c82:	2b02      	cmp	r3, #2
 8012c84:	d129      	bne.n	8012cda <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8012c86:	f7ff feef 	bl	8012a68 <BSP_SD_Init>
 8012c8a:	4603      	mov	r3, r0
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d107      	bne.n	8012ca0 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8012c90:	79fb      	ldrb	r3, [r7, #7]
 8012c92:	4618      	mov	r0, r3
 8012c94:	f7ff ffcc 	bl	8012c30 <SD_CheckStatus>
 8012c98:	4603      	mov	r3, r0
 8012c9a:	461a      	mov	r2, r3
 8012c9c:	4b12      	ldr	r3, [pc, #72]	; (8012ce8 <SD_initialize+0x7c>)
 8012c9e:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8012ca0:	4b11      	ldr	r3, [pc, #68]	; (8012ce8 <SD_initialize+0x7c>)
 8012ca2:	781b      	ldrb	r3, [r3, #0]
 8012ca4:	b2db      	uxtb	r3, r3
 8012ca6:	2b01      	cmp	r3, #1
 8012ca8:	d017      	beq.n	8012cda <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 8012caa:	4b10      	ldr	r3, [pc, #64]	; (8012cec <SD_initialize+0x80>)
 8012cac:	681b      	ldr	r3, [r3, #0]
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	d107      	bne.n	8012cc2 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 8012cb2:	2200      	movs	r2, #0
 8012cb4:	2102      	movs	r1, #2
 8012cb6:	200a      	movs	r0, #10
 8012cb8:	f002 ffe0 	bl	8015c7c <osMessageQueueNew>
 8012cbc:	4602      	mov	r2, r0
 8012cbe:	4b0b      	ldr	r3, [pc, #44]	; (8012cec <SD_initialize+0x80>)
 8012cc0:	601a      	str	r2, [r3, #0]
#endif
      }

      if (SDQueueID == NULL)
 8012cc2:	4b0a      	ldr	r3, [pc, #40]	; (8012cec <SD_initialize+0x80>)
 8012cc4:	681b      	ldr	r3, [r3, #0]
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d107      	bne.n	8012cda <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 8012cca:	4b07      	ldr	r3, [pc, #28]	; (8012ce8 <SD_initialize+0x7c>)
 8012ccc:	781b      	ldrb	r3, [r3, #0]
 8012cce:	b2db      	uxtb	r3, r3
 8012cd0:	f043 0301 	orr.w	r3, r3, #1
 8012cd4:	b2da      	uxtb	r2, r3
 8012cd6:	4b04      	ldr	r3, [pc, #16]	; (8012ce8 <SD_initialize+0x7c>)
 8012cd8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8012cda:	4b03      	ldr	r3, [pc, #12]	; (8012ce8 <SD_initialize+0x7c>)
 8012cdc:	781b      	ldrb	r3, [r3, #0]
 8012cde:	b2db      	uxtb	r3, r3
}
 8012ce0:	4618      	mov	r0, r3
 8012ce2:	3708      	adds	r7, #8
 8012ce4:	46bd      	mov	sp, r7
 8012ce6:	bd80      	pop	{r7, pc}
 8012ce8:	20000111 	.word	0x20000111
 8012cec:	20000990 	.word	0x20000990

08012cf0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8012cf0:	b580      	push	{r7, lr}
 8012cf2:	b082      	sub	sp, #8
 8012cf4:	af00      	add	r7, sp, #0
 8012cf6:	4603      	mov	r3, r0
 8012cf8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8012cfa:	79fb      	ldrb	r3, [r7, #7]
 8012cfc:	4618      	mov	r0, r3
 8012cfe:	f7ff ff97 	bl	8012c30 <SD_CheckStatus>
 8012d02:	4603      	mov	r3, r0
}
 8012d04:	4618      	mov	r0, r3
 8012d06:	3708      	adds	r7, #8
 8012d08:	46bd      	mov	sp, r7
 8012d0a:	bd80      	pop	{r7, pc}

08012d0c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8012d0c:	b580      	push	{r7, lr}
 8012d0e:	b088      	sub	sp, #32
 8012d10:	af00      	add	r7, sp, #0
 8012d12:	60b9      	str	r1, [r7, #8]
 8012d14:	607a      	str	r2, [r7, #4]
 8012d16:	603b      	str	r3, [r7, #0]
 8012d18:	4603      	mov	r3, r0
 8012d1a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8012d1c:	2301      	movs	r3, #1
 8012d1e:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8012d20:	f247 5030 	movw	r0, #30000	; 0x7530
 8012d24:	f7ff ff66 	bl	8012bf4 <SD_CheckStatusWithTimeout>
 8012d28:	4603      	mov	r3, r0
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	da01      	bge.n	8012d32 <SD_read+0x26>
  {
    return res;
 8012d2e:	7ffb      	ldrb	r3, [r7, #31]
 8012d30:	e02f      	b.n	8012d92 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    uint8_t ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8012d32:	683a      	ldr	r2, [r7, #0]
 8012d34:	6879      	ldr	r1, [r7, #4]
 8012d36:	68b8      	ldr	r0, [r7, #8]
 8012d38:	f7ff febc 	bl	8012ab4 <BSP_SD_ReadBlocks_DMA>
 8012d3c:	4603      	mov	r3, r0
 8012d3e:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 8012d40:	7fbb      	ldrb	r3, [r7, #30]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d124      	bne.n	8012d90 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 8012d46:	4b15      	ldr	r3, [pc, #84]	; (8012d9c <SD_read+0x90>)
 8012d48:	6818      	ldr	r0, [r3, #0]
 8012d4a:	f107 0112 	add.w	r1, r7, #18
 8012d4e:	f247 5330 	movw	r3, #30000	; 0x7530
 8012d52:	2200      	movs	r2, #0
 8012d54:	f003 f88c 	bl	8015e70 <osMessageQueueGet>
 8012d58:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 8012d5a:	69bb      	ldr	r3, [r7, #24]
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d117      	bne.n	8012d90 <SD_read+0x84>
 8012d60:	8a7b      	ldrh	r3, [r7, #18]
 8012d62:	2b01      	cmp	r3, #1
 8012d64:	d114      	bne.n	8012d90 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 8012d66:	f002 fcfb 	bl	8015760 <osKernelGetTickCount>
 8012d6a:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 8012d6c:	e007      	b.n	8012d7e <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012d6e:	f7ff fed5 	bl	8012b1c <BSP_SD_GetCardState>
 8012d72:	4603      	mov	r3, r0
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	d102      	bne.n	8012d7e <SD_read+0x72>
              {
                res = RES_OK;
 8012d78:	2300      	movs	r3, #0
 8012d7a:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 8012d7c:	e008      	b.n	8012d90 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 8012d7e:	f002 fcef 	bl	8015760 <osKernelGetTickCount>
 8012d82:	4602      	mov	r2, r0
 8012d84:	697b      	ldr	r3, [r7, #20]
 8012d86:	1ad3      	subs	r3, r2, r3
 8012d88:	f247 522f 	movw	r2, #29999	; 0x752f
 8012d8c:	4293      	cmp	r3, r2
 8012d8e:	d9ee      	bls.n	8012d6e <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 8012d90:	7ffb      	ldrb	r3, [r7, #31]
}
 8012d92:	4618      	mov	r0, r3
 8012d94:	3720      	adds	r7, #32
 8012d96:	46bd      	mov	sp, r7
 8012d98:	bd80      	pop	{r7, pc}
 8012d9a:	bf00      	nop
 8012d9c:	20000990 	.word	0x20000990

08012da0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8012da0:	b580      	push	{r7, lr}
 8012da2:	b088      	sub	sp, #32
 8012da4:	af00      	add	r7, sp, #0
 8012da6:	60b9      	str	r1, [r7, #8]
 8012da8:	607a      	str	r2, [r7, #4]
 8012daa:	603b      	str	r3, [r7, #0]
 8012dac:	4603      	mov	r3, r0
 8012dae:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8012db0:	2301      	movs	r3, #1
 8012db2:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8012db4:	f247 5030 	movw	r0, #30000	; 0x7530
 8012db8:	f7ff ff1c 	bl	8012bf4 <SD_CheckStatusWithTimeout>
 8012dbc:	4603      	mov	r3, r0
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	da01      	bge.n	8012dc6 <SD_write+0x26>
  {
    return res;
 8012dc2:	7ffb      	ldrb	r3, [r7, #31]
 8012dc4:	e02d      	b.n	8012e22 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8012dc6:	683a      	ldr	r2, [r7, #0]
 8012dc8:	6879      	ldr	r1, [r7, #4]
 8012dca:	68b8      	ldr	r0, [r7, #8]
 8012dcc:	f7ff fe8c 	bl	8012ae8 <BSP_SD_WriteBlocks_DMA>
 8012dd0:	4603      	mov	r3, r0
 8012dd2:	2b00      	cmp	r3, #0
 8012dd4:	d124      	bne.n	8012e20 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 8012dd6:	4b15      	ldr	r3, [pc, #84]	; (8012e2c <SD_write+0x8c>)
 8012dd8:	6818      	ldr	r0, [r3, #0]
 8012dda:	f107 0112 	add.w	r1, r7, #18
 8012dde:	f247 5330 	movw	r3, #30000	; 0x7530
 8012de2:	2200      	movs	r2, #0
 8012de4:	f003 f844 	bl	8015e70 <osMessageQueueGet>
 8012de8:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 8012dea:	69bb      	ldr	r3, [r7, #24]
 8012dec:	2b00      	cmp	r3, #0
 8012dee:	d117      	bne.n	8012e20 <SD_write+0x80>
 8012df0:	8a7b      	ldrh	r3, [r7, #18]
 8012df2:	2b02      	cmp	r3, #2
 8012df4:	d114      	bne.n	8012e20 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 8012df6:	f002 fcb3 	bl	8015760 <osKernelGetTickCount>
 8012dfa:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 8012dfc:	e007      	b.n	8012e0e <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012dfe:	f7ff fe8d 	bl	8012b1c <BSP_SD_GetCardState>
 8012e02:	4603      	mov	r3, r0
 8012e04:	2b00      	cmp	r3, #0
 8012e06:	d102      	bne.n	8012e0e <SD_write+0x6e>
          {
            res = RES_OK;
 8012e08:	2300      	movs	r3, #0
 8012e0a:	77fb      	strb	r3, [r7, #31]
            break;
 8012e0c:	e008      	b.n	8012e20 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 8012e0e:	f002 fca7 	bl	8015760 <osKernelGetTickCount>
 8012e12:	4602      	mov	r2, r0
 8012e14:	697b      	ldr	r3, [r7, #20]
 8012e16:	1ad3      	subs	r3, r2, r3
 8012e18:	f247 522f 	movw	r2, #29999	; 0x752f
 8012e1c:	4293      	cmp	r3, r2
 8012e1e:	d9ee      	bls.n	8012dfe <SD_write+0x5e>
    }

  }
#endif

  return res;
 8012e20:	7ffb      	ldrb	r3, [r7, #31]
}
 8012e22:	4618      	mov	r0, r3
 8012e24:	3720      	adds	r7, #32
 8012e26:	46bd      	mov	sp, r7
 8012e28:	bd80      	pop	{r7, pc}
 8012e2a:	bf00      	nop
 8012e2c:	20000990 	.word	0x20000990

08012e30 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8012e30:	b580      	push	{r7, lr}
 8012e32:	b08c      	sub	sp, #48	; 0x30
 8012e34:	af00      	add	r7, sp, #0
 8012e36:	4603      	mov	r3, r0
 8012e38:	603a      	str	r2, [r7, #0]
 8012e3a:	71fb      	strb	r3, [r7, #7]
 8012e3c:	460b      	mov	r3, r1
 8012e3e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8012e40:	2301      	movs	r3, #1
 8012e42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8012e46:	4b25      	ldr	r3, [pc, #148]	; (8012edc <SD_ioctl+0xac>)
 8012e48:	781b      	ldrb	r3, [r3, #0]
 8012e4a:	b2db      	uxtb	r3, r3
 8012e4c:	f003 0301 	and.w	r3, r3, #1
 8012e50:	2b00      	cmp	r3, #0
 8012e52:	d001      	beq.n	8012e58 <SD_ioctl+0x28>
 8012e54:	2303      	movs	r3, #3
 8012e56:	e03c      	b.n	8012ed2 <SD_ioctl+0xa2>

  switch (cmd)
 8012e58:	79bb      	ldrb	r3, [r7, #6]
 8012e5a:	2b03      	cmp	r3, #3
 8012e5c:	d834      	bhi.n	8012ec8 <SD_ioctl+0x98>
 8012e5e:	a201      	add	r2, pc, #4	; (adr r2, 8012e64 <SD_ioctl+0x34>)
 8012e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e64:	08012e75 	.word	0x08012e75
 8012e68:	08012e7d 	.word	0x08012e7d
 8012e6c:	08012e95 	.word	0x08012e95
 8012e70:	08012eaf 	.word	0x08012eaf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8012e74:	2300      	movs	r3, #0
 8012e76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8012e7a:	e028      	b.n	8012ece <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8012e7c:	f107 030c 	add.w	r3, r7, #12
 8012e80:	4618      	mov	r0, r3
 8012e82:	f7ff fe5b 	bl	8012b3c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8012e86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012e88:	683b      	ldr	r3, [r7, #0]
 8012e8a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012e8c:	2300      	movs	r3, #0
 8012e8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8012e92:	e01c      	b.n	8012ece <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012e94:	f107 030c 	add.w	r3, r7, #12
 8012e98:	4618      	mov	r0, r3
 8012e9a:	f7ff fe4f 	bl	8012b3c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8012e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ea0:	b29a      	uxth	r2, r3
 8012ea2:	683b      	ldr	r3, [r7, #0]
 8012ea4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8012ea6:	2300      	movs	r3, #0
 8012ea8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8012eac:	e00f      	b.n	8012ece <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012eae:	f107 030c 	add.w	r3, r7, #12
 8012eb2:	4618      	mov	r0, r3
 8012eb4:	f7ff fe42 	bl	8012b3c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8012eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012eba:	0a5a      	lsrs	r2, r3, #9
 8012ebc:	683b      	ldr	r3, [r7, #0]
 8012ebe:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012ec0:	2300      	movs	r3, #0
 8012ec2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8012ec6:	e002      	b.n	8012ece <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8012ec8:	2304      	movs	r3, #4
 8012eca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8012ece:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8012ed2:	4618      	mov	r0, r3
 8012ed4:	3730      	adds	r7, #48	; 0x30
 8012ed6:	46bd      	mov	sp, r7
 8012ed8:	bd80      	pop	{r7, pc}
 8012eda:	bf00      	nop
 8012edc:	20000111 	.word	0x20000111

08012ee0 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8012ee0:	b580      	push	{r7, lr}
 8012ee2:	b082      	sub	sp, #8
 8012ee4:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 8012ee6:	2302      	movs	r3, #2
 8012ee8:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 8012eea:	4b05      	ldr	r3, [pc, #20]	; (8012f00 <BSP_SD_WriteCpltCallback+0x20>)
 8012eec:	6818      	ldr	r0, [r3, #0]
 8012eee:	1db9      	adds	r1, r7, #6
 8012ef0:	2300      	movs	r3, #0
 8012ef2:	2200      	movs	r2, #0
 8012ef4:	f002 ff48 	bl	8015d88 <osMessageQueuePut>
#endif
}
 8012ef8:	bf00      	nop
 8012efa:	3708      	adds	r7, #8
 8012efc:	46bd      	mov	sp, r7
 8012efe:	bd80      	pop	{r7, pc}
 8012f00:	20000990 	.word	0x20000990

08012f04 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8012f04:	b580      	push	{r7, lr}
 8012f06:	b082      	sub	sp, #8
 8012f08:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 8012f0a:	2301      	movs	r3, #1
 8012f0c:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 8012f0e:	4b05      	ldr	r3, [pc, #20]	; (8012f24 <BSP_SD_ReadCpltCallback+0x20>)
 8012f10:	6818      	ldr	r0, [r3, #0]
 8012f12:	1db9      	adds	r1, r7, #6
 8012f14:	2300      	movs	r3, #0
 8012f16:	2200      	movs	r2, #0
 8012f18:	f002 ff36 	bl	8015d88 <osMessageQueuePut>
#endif
}
 8012f1c:	bf00      	nop
 8012f1e:	3708      	adds	r7, #8
 8012f20:	46bd      	mov	sp, r7
 8012f22:	bd80      	pop	{r7, pc}
 8012f24:	20000990 	.word	0x20000990

08012f28 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8012f28:	b580      	push	{r7, lr}
 8012f2a:	b084      	sub	sp, #16
 8012f2c:	af00      	add	r7, sp, #0
 8012f2e:	4603      	mov	r3, r0
 8012f30:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8012f32:	79fb      	ldrb	r3, [r7, #7]
 8012f34:	4a08      	ldr	r2, [pc, #32]	; (8012f58 <disk_status+0x30>)
 8012f36:	009b      	lsls	r3, r3, #2
 8012f38:	4413      	add	r3, r2
 8012f3a:	685b      	ldr	r3, [r3, #4]
 8012f3c:	685b      	ldr	r3, [r3, #4]
 8012f3e:	79fa      	ldrb	r2, [r7, #7]
 8012f40:	4905      	ldr	r1, [pc, #20]	; (8012f58 <disk_status+0x30>)
 8012f42:	440a      	add	r2, r1
 8012f44:	7a12      	ldrb	r2, [r2, #8]
 8012f46:	4610      	mov	r0, r2
 8012f48:	4798      	blx	r3
 8012f4a:	4603      	mov	r3, r0
 8012f4c:	73fb      	strb	r3, [r7, #15]
  return stat;
 8012f4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f50:	4618      	mov	r0, r3
 8012f52:	3710      	adds	r7, #16
 8012f54:	46bd      	mov	sp, r7
 8012f56:	bd80      	pop	{r7, pc}
 8012f58:	200009bc 	.word	0x200009bc

08012f5c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8012f5c:	b580      	push	{r7, lr}
 8012f5e:	b084      	sub	sp, #16
 8012f60:	af00      	add	r7, sp, #0
 8012f62:	4603      	mov	r3, r0
 8012f64:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8012f66:	2300      	movs	r3, #0
 8012f68:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8012f6a:	79fb      	ldrb	r3, [r7, #7]
 8012f6c:	4a0d      	ldr	r2, [pc, #52]	; (8012fa4 <disk_initialize+0x48>)
 8012f6e:	5cd3      	ldrb	r3, [r2, r3]
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d111      	bne.n	8012f98 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8012f74:	79fb      	ldrb	r3, [r7, #7]
 8012f76:	4a0b      	ldr	r2, [pc, #44]	; (8012fa4 <disk_initialize+0x48>)
 8012f78:	2101      	movs	r1, #1
 8012f7a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8012f7c:	79fb      	ldrb	r3, [r7, #7]
 8012f7e:	4a09      	ldr	r2, [pc, #36]	; (8012fa4 <disk_initialize+0x48>)
 8012f80:	009b      	lsls	r3, r3, #2
 8012f82:	4413      	add	r3, r2
 8012f84:	685b      	ldr	r3, [r3, #4]
 8012f86:	681b      	ldr	r3, [r3, #0]
 8012f88:	79fa      	ldrb	r2, [r7, #7]
 8012f8a:	4906      	ldr	r1, [pc, #24]	; (8012fa4 <disk_initialize+0x48>)
 8012f8c:	440a      	add	r2, r1
 8012f8e:	7a12      	ldrb	r2, [r2, #8]
 8012f90:	4610      	mov	r0, r2
 8012f92:	4798      	blx	r3
 8012f94:	4603      	mov	r3, r0
 8012f96:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8012f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f9a:	4618      	mov	r0, r3
 8012f9c:	3710      	adds	r7, #16
 8012f9e:	46bd      	mov	sp, r7
 8012fa0:	bd80      	pop	{r7, pc}
 8012fa2:	bf00      	nop
 8012fa4:	200009bc 	.word	0x200009bc

08012fa8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8012fa8:	b590      	push	{r4, r7, lr}
 8012faa:	b087      	sub	sp, #28
 8012fac:	af00      	add	r7, sp, #0
 8012fae:	60b9      	str	r1, [r7, #8]
 8012fb0:	607a      	str	r2, [r7, #4]
 8012fb2:	603b      	str	r3, [r7, #0]
 8012fb4:	4603      	mov	r3, r0
 8012fb6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8012fb8:	7bfb      	ldrb	r3, [r7, #15]
 8012fba:	4a0a      	ldr	r2, [pc, #40]	; (8012fe4 <disk_read+0x3c>)
 8012fbc:	009b      	lsls	r3, r3, #2
 8012fbe:	4413      	add	r3, r2
 8012fc0:	685b      	ldr	r3, [r3, #4]
 8012fc2:	689c      	ldr	r4, [r3, #8]
 8012fc4:	7bfb      	ldrb	r3, [r7, #15]
 8012fc6:	4a07      	ldr	r2, [pc, #28]	; (8012fe4 <disk_read+0x3c>)
 8012fc8:	4413      	add	r3, r2
 8012fca:	7a18      	ldrb	r0, [r3, #8]
 8012fcc:	683b      	ldr	r3, [r7, #0]
 8012fce:	687a      	ldr	r2, [r7, #4]
 8012fd0:	68b9      	ldr	r1, [r7, #8]
 8012fd2:	47a0      	blx	r4
 8012fd4:	4603      	mov	r3, r0
 8012fd6:	75fb      	strb	r3, [r7, #23]
  return res;
 8012fd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8012fda:	4618      	mov	r0, r3
 8012fdc:	371c      	adds	r7, #28
 8012fde:	46bd      	mov	sp, r7
 8012fe0:	bd90      	pop	{r4, r7, pc}
 8012fe2:	bf00      	nop
 8012fe4:	200009bc 	.word	0x200009bc

08012fe8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8012fe8:	b590      	push	{r4, r7, lr}
 8012fea:	b087      	sub	sp, #28
 8012fec:	af00      	add	r7, sp, #0
 8012fee:	60b9      	str	r1, [r7, #8]
 8012ff0:	607a      	str	r2, [r7, #4]
 8012ff2:	603b      	str	r3, [r7, #0]
 8012ff4:	4603      	mov	r3, r0
 8012ff6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8012ff8:	7bfb      	ldrb	r3, [r7, #15]
 8012ffa:	4a0a      	ldr	r2, [pc, #40]	; (8013024 <disk_write+0x3c>)
 8012ffc:	009b      	lsls	r3, r3, #2
 8012ffe:	4413      	add	r3, r2
 8013000:	685b      	ldr	r3, [r3, #4]
 8013002:	68dc      	ldr	r4, [r3, #12]
 8013004:	7bfb      	ldrb	r3, [r7, #15]
 8013006:	4a07      	ldr	r2, [pc, #28]	; (8013024 <disk_write+0x3c>)
 8013008:	4413      	add	r3, r2
 801300a:	7a18      	ldrb	r0, [r3, #8]
 801300c:	683b      	ldr	r3, [r7, #0]
 801300e:	687a      	ldr	r2, [r7, #4]
 8013010:	68b9      	ldr	r1, [r7, #8]
 8013012:	47a0      	blx	r4
 8013014:	4603      	mov	r3, r0
 8013016:	75fb      	strb	r3, [r7, #23]
  return res;
 8013018:	7dfb      	ldrb	r3, [r7, #23]
}
 801301a:	4618      	mov	r0, r3
 801301c:	371c      	adds	r7, #28
 801301e:	46bd      	mov	sp, r7
 8013020:	bd90      	pop	{r4, r7, pc}
 8013022:	bf00      	nop
 8013024:	200009bc 	.word	0x200009bc

08013028 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8013028:	b580      	push	{r7, lr}
 801302a:	b084      	sub	sp, #16
 801302c:	af00      	add	r7, sp, #0
 801302e:	4603      	mov	r3, r0
 8013030:	603a      	str	r2, [r7, #0]
 8013032:	71fb      	strb	r3, [r7, #7]
 8013034:	460b      	mov	r3, r1
 8013036:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8013038:	79fb      	ldrb	r3, [r7, #7]
 801303a:	4a09      	ldr	r2, [pc, #36]	; (8013060 <disk_ioctl+0x38>)
 801303c:	009b      	lsls	r3, r3, #2
 801303e:	4413      	add	r3, r2
 8013040:	685b      	ldr	r3, [r3, #4]
 8013042:	691b      	ldr	r3, [r3, #16]
 8013044:	79fa      	ldrb	r2, [r7, #7]
 8013046:	4906      	ldr	r1, [pc, #24]	; (8013060 <disk_ioctl+0x38>)
 8013048:	440a      	add	r2, r1
 801304a:	7a10      	ldrb	r0, [r2, #8]
 801304c:	79b9      	ldrb	r1, [r7, #6]
 801304e:	683a      	ldr	r2, [r7, #0]
 8013050:	4798      	blx	r3
 8013052:	4603      	mov	r3, r0
 8013054:	73fb      	strb	r3, [r7, #15]
  return res;
 8013056:	7bfb      	ldrb	r3, [r7, #15]
}
 8013058:	4618      	mov	r0, r3
 801305a:	3710      	adds	r7, #16
 801305c:	46bd      	mov	sp, r7
 801305e:	bd80      	pop	{r7, pc}
 8013060:	200009bc 	.word	0x200009bc

08013064 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8013064:	b480      	push	{r7}
 8013066:	b085      	sub	sp, #20
 8013068:	af00      	add	r7, sp, #0
 801306a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	3301      	adds	r3, #1
 8013070:	781b      	ldrb	r3, [r3, #0]
 8013072:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8013074:	89fb      	ldrh	r3, [r7, #14]
 8013076:	021b      	lsls	r3, r3, #8
 8013078:	b21a      	sxth	r2, r3
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	781b      	ldrb	r3, [r3, #0]
 801307e:	b21b      	sxth	r3, r3
 8013080:	4313      	orrs	r3, r2
 8013082:	b21b      	sxth	r3, r3
 8013084:	81fb      	strh	r3, [r7, #14]
	return rv;
 8013086:	89fb      	ldrh	r3, [r7, #14]
}
 8013088:	4618      	mov	r0, r3
 801308a:	3714      	adds	r7, #20
 801308c:	46bd      	mov	sp, r7
 801308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013092:	4770      	bx	lr

08013094 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8013094:	b480      	push	{r7}
 8013096:	b085      	sub	sp, #20
 8013098:	af00      	add	r7, sp, #0
 801309a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	3303      	adds	r3, #3
 80130a0:	781b      	ldrb	r3, [r3, #0]
 80130a2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80130a4:	68fb      	ldr	r3, [r7, #12]
 80130a6:	021b      	lsls	r3, r3, #8
 80130a8:	687a      	ldr	r2, [r7, #4]
 80130aa:	3202      	adds	r2, #2
 80130ac:	7812      	ldrb	r2, [r2, #0]
 80130ae:	4313      	orrs	r3, r2
 80130b0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80130b2:	68fb      	ldr	r3, [r7, #12]
 80130b4:	021b      	lsls	r3, r3, #8
 80130b6:	687a      	ldr	r2, [r7, #4]
 80130b8:	3201      	adds	r2, #1
 80130ba:	7812      	ldrb	r2, [r2, #0]
 80130bc:	4313      	orrs	r3, r2
 80130be:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80130c0:	68fb      	ldr	r3, [r7, #12]
 80130c2:	021b      	lsls	r3, r3, #8
 80130c4:	687a      	ldr	r2, [r7, #4]
 80130c6:	7812      	ldrb	r2, [r2, #0]
 80130c8:	4313      	orrs	r3, r2
 80130ca:	60fb      	str	r3, [r7, #12]
	return rv;
 80130cc:	68fb      	ldr	r3, [r7, #12]
}
 80130ce:	4618      	mov	r0, r3
 80130d0:	3714      	adds	r7, #20
 80130d2:	46bd      	mov	sp, r7
 80130d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130d8:	4770      	bx	lr

080130da <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80130da:	b480      	push	{r7}
 80130dc:	b083      	sub	sp, #12
 80130de:	af00      	add	r7, sp, #0
 80130e0:	6078      	str	r0, [r7, #4]
 80130e2:	460b      	mov	r3, r1
 80130e4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80130e6:	687b      	ldr	r3, [r7, #4]
 80130e8:	1c5a      	adds	r2, r3, #1
 80130ea:	607a      	str	r2, [r7, #4]
 80130ec:	887a      	ldrh	r2, [r7, #2]
 80130ee:	b2d2      	uxtb	r2, r2
 80130f0:	701a      	strb	r2, [r3, #0]
 80130f2:	887b      	ldrh	r3, [r7, #2]
 80130f4:	0a1b      	lsrs	r3, r3, #8
 80130f6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	1c5a      	adds	r2, r3, #1
 80130fc:	607a      	str	r2, [r7, #4]
 80130fe:	887a      	ldrh	r2, [r7, #2]
 8013100:	b2d2      	uxtb	r2, r2
 8013102:	701a      	strb	r2, [r3, #0]
}
 8013104:	bf00      	nop
 8013106:	370c      	adds	r7, #12
 8013108:	46bd      	mov	sp, r7
 801310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801310e:	4770      	bx	lr

08013110 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8013110:	b480      	push	{r7}
 8013112:	b083      	sub	sp, #12
 8013114:	af00      	add	r7, sp, #0
 8013116:	6078      	str	r0, [r7, #4]
 8013118:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	1c5a      	adds	r2, r3, #1
 801311e:	607a      	str	r2, [r7, #4]
 8013120:	683a      	ldr	r2, [r7, #0]
 8013122:	b2d2      	uxtb	r2, r2
 8013124:	701a      	strb	r2, [r3, #0]
 8013126:	683b      	ldr	r3, [r7, #0]
 8013128:	0a1b      	lsrs	r3, r3, #8
 801312a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	1c5a      	adds	r2, r3, #1
 8013130:	607a      	str	r2, [r7, #4]
 8013132:	683a      	ldr	r2, [r7, #0]
 8013134:	b2d2      	uxtb	r2, r2
 8013136:	701a      	strb	r2, [r3, #0]
 8013138:	683b      	ldr	r3, [r7, #0]
 801313a:	0a1b      	lsrs	r3, r3, #8
 801313c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	1c5a      	adds	r2, r3, #1
 8013142:	607a      	str	r2, [r7, #4]
 8013144:	683a      	ldr	r2, [r7, #0]
 8013146:	b2d2      	uxtb	r2, r2
 8013148:	701a      	strb	r2, [r3, #0]
 801314a:	683b      	ldr	r3, [r7, #0]
 801314c:	0a1b      	lsrs	r3, r3, #8
 801314e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	1c5a      	adds	r2, r3, #1
 8013154:	607a      	str	r2, [r7, #4]
 8013156:	683a      	ldr	r2, [r7, #0]
 8013158:	b2d2      	uxtb	r2, r2
 801315a:	701a      	strb	r2, [r3, #0]
}
 801315c:	bf00      	nop
 801315e:	370c      	adds	r7, #12
 8013160:	46bd      	mov	sp, r7
 8013162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013166:	4770      	bx	lr

08013168 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8013168:	b480      	push	{r7}
 801316a:	b087      	sub	sp, #28
 801316c:	af00      	add	r7, sp, #0
 801316e:	60f8      	str	r0, [r7, #12]
 8013170:	60b9      	str	r1, [r7, #8]
 8013172:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8013174:	68fb      	ldr	r3, [r7, #12]
 8013176:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8013178:	68bb      	ldr	r3, [r7, #8]
 801317a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	2b00      	cmp	r3, #0
 8013180:	d00d      	beq.n	801319e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8013182:	693a      	ldr	r2, [r7, #16]
 8013184:	1c53      	adds	r3, r2, #1
 8013186:	613b      	str	r3, [r7, #16]
 8013188:	697b      	ldr	r3, [r7, #20]
 801318a:	1c59      	adds	r1, r3, #1
 801318c:	6179      	str	r1, [r7, #20]
 801318e:	7812      	ldrb	r2, [r2, #0]
 8013190:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	3b01      	subs	r3, #1
 8013196:	607b      	str	r3, [r7, #4]
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	2b00      	cmp	r3, #0
 801319c:	d1f1      	bne.n	8013182 <mem_cpy+0x1a>
	}
}
 801319e:	bf00      	nop
 80131a0:	371c      	adds	r7, #28
 80131a2:	46bd      	mov	sp, r7
 80131a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131a8:	4770      	bx	lr

080131aa <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80131aa:	b480      	push	{r7}
 80131ac:	b087      	sub	sp, #28
 80131ae:	af00      	add	r7, sp, #0
 80131b0:	60f8      	str	r0, [r7, #12]
 80131b2:	60b9      	str	r1, [r7, #8]
 80131b4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80131b6:	68fb      	ldr	r3, [r7, #12]
 80131b8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80131ba:	697b      	ldr	r3, [r7, #20]
 80131bc:	1c5a      	adds	r2, r3, #1
 80131be:	617a      	str	r2, [r7, #20]
 80131c0:	68ba      	ldr	r2, [r7, #8]
 80131c2:	b2d2      	uxtb	r2, r2
 80131c4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	3b01      	subs	r3, #1
 80131ca:	607b      	str	r3, [r7, #4]
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d1f3      	bne.n	80131ba <mem_set+0x10>
}
 80131d2:	bf00      	nop
 80131d4:	371c      	adds	r7, #28
 80131d6:	46bd      	mov	sp, r7
 80131d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131dc:	4770      	bx	lr

080131de <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80131de:	b480      	push	{r7}
 80131e0:	b089      	sub	sp, #36	; 0x24
 80131e2:	af00      	add	r7, sp, #0
 80131e4:	60f8      	str	r0, [r7, #12]
 80131e6:	60b9      	str	r1, [r7, #8]
 80131e8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80131ea:	68fb      	ldr	r3, [r7, #12]
 80131ec:	61fb      	str	r3, [r7, #28]
 80131ee:	68bb      	ldr	r3, [r7, #8]
 80131f0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80131f2:	2300      	movs	r3, #0
 80131f4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80131f6:	69fb      	ldr	r3, [r7, #28]
 80131f8:	1c5a      	adds	r2, r3, #1
 80131fa:	61fa      	str	r2, [r7, #28]
 80131fc:	781b      	ldrb	r3, [r3, #0]
 80131fe:	4619      	mov	r1, r3
 8013200:	69bb      	ldr	r3, [r7, #24]
 8013202:	1c5a      	adds	r2, r3, #1
 8013204:	61ba      	str	r2, [r7, #24]
 8013206:	781b      	ldrb	r3, [r3, #0]
 8013208:	1acb      	subs	r3, r1, r3
 801320a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	3b01      	subs	r3, #1
 8013210:	607b      	str	r3, [r7, #4]
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	2b00      	cmp	r3, #0
 8013216:	d002      	beq.n	801321e <mem_cmp+0x40>
 8013218:	697b      	ldr	r3, [r7, #20]
 801321a:	2b00      	cmp	r3, #0
 801321c:	d0eb      	beq.n	80131f6 <mem_cmp+0x18>

	return r;
 801321e:	697b      	ldr	r3, [r7, #20]
}
 8013220:	4618      	mov	r0, r3
 8013222:	3724      	adds	r7, #36	; 0x24
 8013224:	46bd      	mov	sp, r7
 8013226:	f85d 7b04 	ldr.w	r7, [sp], #4
 801322a:	4770      	bx	lr

0801322c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 801322c:	b480      	push	{r7}
 801322e:	b083      	sub	sp, #12
 8013230:	af00      	add	r7, sp, #0
 8013232:	6078      	str	r0, [r7, #4]
 8013234:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8013236:	e002      	b.n	801323e <chk_chr+0x12>
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	3301      	adds	r3, #1
 801323c:	607b      	str	r3, [r7, #4]
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	781b      	ldrb	r3, [r3, #0]
 8013242:	2b00      	cmp	r3, #0
 8013244:	d005      	beq.n	8013252 <chk_chr+0x26>
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	781b      	ldrb	r3, [r3, #0]
 801324a:	461a      	mov	r2, r3
 801324c:	683b      	ldr	r3, [r7, #0]
 801324e:	4293      	cmp	r3, r2
 8013250:	d1f2      	bne.n	8013238 <chk_chr+0xc>
	return *str;
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	781b      	ldrb	r3, [r3, #0]
}
 8013256:	4618      	mov	r0, r3
 8013258:	370c      	adds	r7, #12
 801325a:	46bd      	mov	sp, r7
 801325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013260:	4770      	bx	lr

08013262 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8013262:	b580      	push	{r7, lr}
 8013264:	b082      	sub	sp, #8
 8013266:	af00      	add	r7, sp, #0
 8013268:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	2b00      	cmp	r3, #0
 801326e:	d009      	beq.n	8013284 <lock_fs+0x22>
 8013270:	687b      	ldr	r3, [r7, #4]
 8013272:	691b      	ldr	r3, [r3, #16]
 8013274:	4618      	mov	r0, r3
 8013276:	f002 f9bf 	bl	80155f8 <ff_req_grant>
 801327a:	4603      	mov	r3, r0
 801327c:	2b00      	cmp	r3, #0
 801327e:	d001      	beq.n	8013284 <lock_fs+0x22>
 8013280:	2301      	movs	r3, #1
 8013282:	e000      	b.n	8013286 <lock_fs+0x24>
 8013284:	2300      	movs	r3, #0
}
 8013286:	4618      	mov	r0, r3
 8013288:	3708      	adds	r7, #8
 801328a:	46bd      	mov	sp, r7
 801328c:	bd80      	pop	{r7, pc}

0801328e <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 801328e:	b580      	push	{r7, lr}
 8013290:	b082      	sub	sp, #8
 8013292:	af00      	add	r7, sp, #0
 8013294:	6078      	str	r0, [r7, #4]
 8013296:	460b      	mov	r3, r1
 8013298:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 801329a:	687b      	ldr	r3, [r7, #4]
 801329c:	2b00      	cmp	r3, #0
 801329e:	d00d      	beq.n	80132bc <unlock_fs+0x2e>
 80132a0:	78fb      	ldrb	r3, [r7, #3]
 80132a2:	2b0c      	cmp	r3, #12
 80132a4:	d00a      	beq.n	80132bc <unlock_fs+0x2e>
 80132a6:	78fb      	ldrb	r3, [r7, #3]
 80132a8:	2b0b      	cmp	r3, #11
 80132aa:	d007      	beq.n	80132bc <unlock_fs+0x2e>
 80132ac:	78fb      	ldrb	r3, [r7, #3]
 80132ae:	2b0f      	cmp	r3, #15
 80132b0:	d004      	beq.n	80132bc <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	691b      	ldr	r3, [r3, #16]
 80132b6:	4618      	mov	r0, r3
 80132b8:	f002 f9b3 	bl	8015622 <ff_rel_grant>
	}
}
 80132bc:	bf00      	nop
 80132be:	3708      	adds	r7, #8
 80132c0:	46bd      	mov	sp, r7
 80132c2:	bd80      	pop	{r7, pc}

080132c4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80132c4:	b480      	push	{r7}
 80132c6:	b085      	sub	sp, #20
 80132c8:	af00      	add	r7, sp, #0
 80132ca:	6078      	str	r0, [r7, #4]
 80132cc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80132ce:	2300      	movs	r3, #0
 80132d0:	60bb      	str	r3, [r7, #8]
 80132d2:	68bb      	ldr	r3, [r7, #8]
 80132d4:	60fb      	str	r3, [r7, #12]
 80132d6:	e029      	b.n	801332c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80132d8:	4a27      	ldr	r2, [pc, #156]	; (8013378 <chk_lock+0xb4>)
 80132da:	68fb      	ldr	r3, [r7, #12]
 80132dc:	011b      	lsls	r3, r3, #4
 80132de:	4413      	add	r3, r2
 80132e0:	681b      	ldr	r3, [r3, #0]
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d01d      	beq.n	8013322 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80132e6:	4a24      	ldr	r2, [pc, #144]	; (8013378 <chk_lock+0xb4>)
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	011b      	lsls	r3, r3, #4
 80132ec:	4413      	add	r3, r2
 80132ee:	681a      	ldr	r2, [r3, #0]
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	681b      	ldr	r3, [r3, #0]
 80132f4:	429a      	cmp	r2, r3
 80132f6:	d116      	bne.n	8013326 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80132f8:	4a1f      	ldr	r2, [pc, #124]	; (8013378 <chk_lock+0xb4>)
 80132fa:	68fb      	ldr	r3, [r7, #12]
 80132fc:	011b      	lsls	r3, r3, #4
 80132fe:	4413      	add	r3, r2
 8013300:	3304      	adds	r3, #4
 8013302:	681a      	ldr	r2, [r3, #0]
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8013308:	429a      	cmp	r2, r3
 801330a:	d10c      	bne.n	8013326 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801330c:	4a1a      	ldr	r2, [pc, #104]	; (8013378 <chk_lock+0xb4>)
 801330e:	68fb      	ldr	r3, [r7, #12]
 8013310:	011b      	lsls	r3, r3, #4
 8013312:	4413      	add	r3, r2
 8013314:	3308      	adds	r3, #8
 8013316:	681a      	ldr	r2, [r3, #0]
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 801331c:	429a      	cmp	r2, r3
 801331e:	d102      	bne.n	8013326 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8013320:	e007      	b.n	8013332 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8013322:	2301      	movs	r3, #1
 8013324:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8013326:	68fb      	ldr	r3, [r7, #12]
 8013328:	3301      	adds	r3, #1
 801332a:	60fb      	str	r3, [r7, #12]
 801332c:	68fb      	ldr	r3, [r7, #12]
 801332e:	2b01      	cmp	r3, #1
 8013330:	d9d2      	bls.n	80132d8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8013332:	68fb      	ldr	r3, [r7, #12]
 8013334:	2b02      	cmp	r3, #2
 8013336:	d109      	bne.n	801334c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8013338:	68bb      	ldr	r3, [r7, #8]
 801333a:	2b00      	cmp	r3, #0
 801333c:	d102      	bne.n	8013344 <chk_lock+0x80>
 801333e:	683b      	ldr	r3, [r7, #0]
 8013340:	2b02      	cmp	r3, #2
 8013342:	d101      	bne.n	8013348 <chk_lock+0x84>
 8013344:	2300      	movs	r3, #0
 8013346:	e010      	b.n	801336a <chk_lock+0xa6>
 8013348:	2312      	movs	r3, #18
 801334a:	e00e      	b.n	801336a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 801334c:	683b      	ldr	r3, [r7, #0]
 801334e:	2b00      	cmp	r3, #0
 8013350:	d108      	bne.n	8013364 <chk_lock+0xa0>
 8013352:	4a09      	ldr	r2, [pc, #36]	; (8013378 <chk_lock+0xb4>)
 8013354:	68fb      	ldr	r3, [r7, #12]
 8013356:	011b      	lsls	r3, r3, #4
 8013358:	4413      	add	r3, r2
 801335a:	330c      	adds	r3, #12
 801335c:	881b      	ldrh	r3, [r3, #0]
 801335e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013362:	d101      	bne.n	8013368 <chk_lock+0xa4>
 8013364:	2310      	movs	r3, #16
 8013366:	e000      	b.n	801336a <chk_lock+0xa6>
 8013368:	2300      	movs	r3, #0
}
 801336a:	4618      	mov	r0, r3
 801336c:	3714      	adds	r7, #20
 801336e:	46bd      	mov	sp, r7
 8013370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013374:	4770      	bx	lr
 8013376:	bf00      	nop
 8013378:	2000099c 	.word	0x2000099c

0801337c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 801337c:	b480      	push	{r7}
 801337e:	b083      	sub	sp, #12
 8013380:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8013382:	2300      	movs	r3, #0
 8013384:	607b      	str	r3, [r7, #4]
 8013386:	e002      	b.n	801338e <enq_lock+0x12>
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	3301      	adds	r3, #1
 801338c:	607b      	str	r3, [r7, #4]
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	2b01      	cmp	r3, #1
 8013392:	d806      	bhi.n	80133a2 <enq_lock+0x26>
 8013394:	4a09      	ldr	r2, [pc, #36]	; (80133bc <enq_lock+0x40>)
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	011b      	lsls	r3, r3, #4
 801339a:	4413      	add	r3, r2
 801339c:	681b      	ldr	r3, [r3, #0]
 801339e:	2b00      	cmp	r3, #0
 80133a0:	d1f2      	bne.n	8013388 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	2b02      	cmp	r3, #2
 80133a6:	bf14      	ite	ne
 80133a8:	2301      	movne	r3, #1
 80133aa:	2300      	moveq	r3, #0
 80133ac:	b2db      	uxtb	r3, r3
}
 80133ae:	4618      	mov	r0, r3
 80133b0:	370c      	adds	r7, #12
 80133b2:	46bd      	mov	sp, r7
 80133b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133b8:	4770      	bx	lr
 80133ba:	bf00      	nop
 80133bc:	2000099c 	.word	0x2000099c

080133c0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80133c0:	b480      	push	{r7}
 80133c2:	b085      	sub	sp, #20
 80133c4:	af00      	add	r7, sp, #0
 80133c6:	6078      	str	r0, [r7, #4]
 80133c8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80133ca:	2300      	movs	r3, #0
 80133cc:	60fb      	str	r3, [r7, #12]
 80133ce:	e01f      	b.n	8013410 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80133d0:	4a41      	ldr	r2, [pc, #260]	; (80134d8 <inc_lock+0x118>)
 80133d2:	68fb      	ldr	r3, [r7, #12]
 80133d4:	011b      	lsls	r3, r3, #4
 80133d6:	4413      	add	r3, r2
 80133d8:	681a      	ldr	r2, [r3, #0]
 80133da:	687b      	ldr	r3, [r7, #4]
 80133dc:	681b      	ldr	r3, [r3, #0]
 80133de:	429a      	cmp	r2, r3
 80133e0:	d113      	bne.n	801340a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80133e2:	4a3d      	ldr	r2, [pc, #244]	; (80134d8 <inc_lock+0x118>)
 80133e4:	68fb      	ldr	r3, [r7, #12]
 80133e6:	011b      	lsls	r3, r3, #4
 80133e8:	4413      	add	r3, r2
 80133ea:	3304      	adds	r3, #4
 80133ec:	681a      	ldr	r2, [r3, #0]
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80133f2:	429a      	cmp	r2, r3
 80133f4:	d109      	bne.n	801340a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80133f6:	4a38      	ldr	r2, [pc, #224]	; (80134d8 <inc_lock+0x118>)
 80133f8:	68fb      	ldr	r3, [r7, #12]
 80133fa:	011b      	lsls	r3, r3, #4
 80133fc:	4413      	add	r3, r2
 80133fe:	3308      	adds	r3, #8
 8013400:	681a      	ldr	r2, [r3, #0]
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8013406:	429a      	cmp	r2, r3
 8013408:	d006      	beq.n	8013418 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801340a:	68fb      	ldr	r3, [r7, #12]
 801340c:	3301      	adds	r3, #1
 801340e:	60fb      	str	r3, [r7, #12]
 8013410:	68fb      	ldr	r3, [r7, #12]
 8013412:	2b01      	cmp	r3, #1
 8013414:	d9dc      	bls.n	80133d0 <inc_lock+0x10>
 8013416:	e000      	b.n	801341a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8013418:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 801341a:	68fb      	ldr	r3, [r7, #12]
 801341c:	2b02      	cmp	r3, #2
 801341e:	d132      	bne.n	8013486 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8013420:	2300      	movs	r3, #0
 8013422:	60fb      	str	r3, [r7, #12]
 8013424:	e002      	b.n	801342c <inc_lock+0x6c>
 8013426:	68fb      	ldr	r3, [r7, #12]
 8013428:	3301      	adds	r3, #1
 801342a:	60fb      	str	r3, [r7, #12]
 801342c:	68fb      	ldr	r3, [r7, #12]
 801342e:	2b01      	cmp	r3, #1
 8013430:	d806      	bhi.n	8013440 <inc_lock+0x80>
 8013432:	4a29      	ldr	r2, [pc, #164]	; (80134d8 <inc_lock+0x118>)
 8013434:	68fb      	ldr	r3, [r7, #12]
 8013436:	011b      	lsls	r3, r3, #4
 8013438:	4413      	add	r3, r2
 801343a:	681b      	ldr	r3, [r3, #0]
 801343c:	2b00      	cmp	r3, #0
 801343e:	d1f2      	bne.n	8013426 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8013440:	68fb      	ldr	r3, [r7, #12]
 8013442:	2b02      	cmp	r3, #2
 8013444:	d101      	bne.n	801344a <inc_lock+0x8a>
 8013446:	2300      	movs	r3, #0
 8013448:	e040      	b.n	80134cc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	681a      	ldr	r2, [r3, #0]
 801344e:	4922      	ldr	r1, [pc, #136]	; (80134d8 <inc_lock+0x118>)
 8013450:	68fb      	ldr	r3, [r7, #12]
 8013452:	011b      	lsls	r3, r3, #4
 8013454:	440b      	add	r3, r1
 8013456:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	689a      	ldr	r2, [r3, #8]
 801345c:	491e      	ldr	r1, [pc, #120]	; (80134d8 <inc_lock+0x118>)
 801345e:	68fb      	ldr	r3, [r7, #12]
 8013460:	011b      	lsls	r3, r3, #4
 8013462:	440b      	add	r3, r1
 8013464:	3304      	adds	r3, #4
 8013466:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8013468:	687b      	ldr	r3, [r7, #4]
 801346a:	695a      	ldr	r2, [r3, #20]
 801346c:	491a      	ldr	r1, [pc, #104]	; (80134d8 <inc_lock+0x118>)
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	011b      	lsls	r3, r3, #4
 8013472:	440b      	add	r3, r1
 8013474:	3308      	adds	r3, #8
 8013476:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8013478:	4a17      	ldr	r2, [pc, #92]	; (80134d8 <inc_lock+0x118>)
 801347a:	68fb      	ldr	r3, [r7, #12]
 801347c:	011b      	lsls	r3, r3, #4
 801347e:	4413      	add	r3, r2
 8013480:	330c      	adds	r3, #12
 8013482:	2200      	movs	r2, #0
 8013484:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8013486:	683b      	ldr	r3, [r7, #0]
 8013488:	2b00      	cmp	r3, #0
 801348a:	d009      	beq.n	80134a0 <inc_lock+0xe0>
 801348c:	4a12      	ldr	r2, [pc, #72]	; (80134d8 <inc_lock+0x118>)
 801348e:	68fb      	ldr	r3, [r7, #12]
 8013490:	011b      	lsls	r3, r3, #4
 8013492:	4413      	add	r3, r2
 8013494:	330c      	adds	r3, #12
 8013496:	881b      	ldrh	r3, [r3, #0]
 8013498:	2b00      	cmp	r3, #0
 801349a:	d001      	beq.n	80134a0 <inc_lock+0xe0>
 801349c:	2300      	movs	r3, #0
 801349e:	e015      	b.n	80134cc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80134a0:	683b      	ldr	r3, [r7, #0]
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d108      	bne.n	80134b8 <inc_lock+0xf8>
 80134a6:	4a0c      	ldr	r2, [pc, #48]	; (80134d8 <inc_lock+0x118>)
 80134a8:	68fb      	ldr	r3, [r7, #12]
 80134aa:	011b      	lsls	r3, r3, #4
 80134ac:	4413      	add	r3, r2
 80134ae:	330c      	adds	r3, #12
 80134b0:	881b      	ldrh	r3, [r3, #0]
 80134b2:	3301      	adds	r3, #1
 80134b4:	b29a      	uxth	r2, r3
 80134b6:	e001      	b.n	80134bc <inc_lock+0xfc>
 80134b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80134bc:	4906      	ldr	r1, [pc, #24]	; (80134d8 <inc_lock+0x118>)
 80134be:	68fb      	ldr	r3, [r7, #12]
 80134c0:	011b      	lsls	r3, r3, #4
 80134c2:	440b      	add	r3, r1
 80134c4:	330c      	adds	r3, #12
 80134c6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80134c8:	68fb      	ldr	r3, [r7, #12]
 80134ca:	3301      	adds	r3, #1
}
 80134cc:	4618      	mov	r0, r3
 80134ce:	3714      	adds	r7, #20
 80134d0:	46bd      	mov	sp, r7
 80134d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134d6:	4770      	bx	lr
 80134d8:	2000099c 	.word	0x2000099c

080134dc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80134dc:	b480      	push	{r7}
 80134de:	b085      	sub	sp, #20
 80134e0:	af00      	add	r7, sp, #0
 80134e2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	3b01      	subs	r3, #1
 80134e8:	607b      	str	r3, [r7, #4]
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	2b01      	cmp	r3, #1
 80134ee:	d825      	bhi.n	801353c <dec_lock+0x60>
		n = Files[i].ctr;
 80134f0:	4a17      	ldr	r2, [pc, #92]	; (8013550 <dec_lock+0x74>)
 80134f2:	687b      	ldr	r3, [r7, #4]
 80134f4:	011b      	lsls	r3, r3, #4
 80134f6:	4413      	add	r3, r2
 80134f8:	330c      	adds	r3, #12
 80134fa:	881b      	ldrh	r3, [r3, #0]
 80134fc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80134fe:	89fb      	ldrh	r3, [r7, #14]
 8013500:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013504:	d101      	bne.n	801350a <dec_lock+0x2e>
 8013506:	2300      	movs	r3, #0
 8013508:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 801350a:	89fb      	ldrh	r3, [r7, #14]
 801350c:	2b00      	cmp	r3, #0
 801350e:	d002      	beq.n	8013516 <dec_lock+0x3a>
 8013510:	89fb      	ldrh	r3, [r7, #14]
 8013512:	3b01      	subs	r3, #1
 8013514:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8013516:	4a0e      	ldr	r2, [pc, #56]	; (8013550 <dec_lock+0x74>)
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	011b      	lsls	r3, r3, #4
 801351c:	4413      	add	r3, r2
 801351e:	330c      	adds	r3, #12
 8013520:	89fa      	ldrh	r2, [r7, #14]
 8013522:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8013524:	89fb      	ldrh	r3, [r7, #14]
 8013526:	2b00      	cmp	r3, #0
 8013528:	d105      	bne.n	8013536 <dec_lock+0x5a>
 801352a:	4a09      	ldr	r2, [pc, #36]	; (8013550 <dec_lock+0x74>)
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	011b      	lsls	r3, r3, #4
 8013530:	4413      	add	r3, r2
 8013532:	2200      	movs	r2, #0
 8013534:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8013536:	2300      	movs	r3, #0
 8013538:	737b      	strb	r3, [r7, #13]
 801353a:	e001      	b.n	8013540 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 801353c:	2302      	movs	r3, #2
 801353e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8013540:	7b7b      	ldrb	r3, [r7, #13]
}
 8013542:	4618      	mov	r0, r3
 8013544:	3714      	adds	r7, #20
 8013546:	46bd      	mov	sp, r7
 8013548:	f85d 7b04 	ldr.w	r7, [sp], #4
 801354c:	4770      	bx	lr
 801354e:	bf00      	nop
 8013550:	2000099c 	.word	0x2000099c

08013554 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8013554:	b480      	push	{r7}
 8013556:	b085      	sub	sp, #20
 8013558:	af00      	add	r7, sp, #0
 801355a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 801355c:	2300      	movs	r3, #0
 801355e:	60fb      	str	r3, [r7, #12]
 8013560:	e010      	b.n	8013584 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8013562:	4a0d      	ldr	r2, [pc, #52]	; (8013598 <clear_lock+0x44>)
 8013564:	68fb      	ldr	r3, [r7, #12]
 8013566:	011b      	lsls	r3, r3, #4
 8013568:	4413      	add	r3, r2
 801356a:	681b      	ldr	r3, [r3, #0]
 801356c:	687a      	ldr	r2, [r7, #4]
 801356e:	429a      	cmp	r2, r3
 8013570:	d105      	bne.n	801357e <clear_lock+0x2a>
 8013572:	4a09      	ldr	r2, [pc, #36]	; (8013598 <clear_lock+0x44>)
 8013574:	68fb      	ldr	r3, [r7, #12]
 8013576:	011b      	lsls	r3, r3, #4
 8013578:	4413      	add	r3, r2
 801357a:	2200      	movs	r2, #0
 801357c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801357e:	68fb      	ldr	r3, [r7, #12]
 8013580:	3301      	adds	r3, #1
 8013582:	60fb      	str	r3, [r7, #12]
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	2b01      	cmp	r3, #1
 8013588:	d9eb      	bls.n	8013562 <clear_lock+0xe>
	}
}
 801358a:	bf00      	nop
 801358c:	3714      	adds	r7, #20
 801358e:	46bd      	mov	sp, r7
 8013590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013594:	4770      	bx	lr
 8013596:	bf00      	nop
 8013598:	2000099c 	.word	0x2000099c

0801359c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 801359c:	b580      	push	{r7, lr}
 801359e:	b086      	sub	sp, #24
 80135a0:	af00      	add	r7, sp, #0
 80135a2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80135a4:	2300      	movs	r3, #0
 80135a6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80135a8:	687b      	ldr	r3, [r7, #4]
 80135aa:	78db      	ldrb	r3, [r3, #3]
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	d034      	beq.n	801361a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80135b0:	687b      	ldr	r3, [r7, #4]
 80135b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80135b4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80135b6:	687b      	ldr	r3, [r7, #4]
 80135b8:	7858      	ldrb	r0, [r3, #1]
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80135c0:	2301      	movs	r3, #1
 80135c2:	697a      	ldr	r2, [r7, #20]
 80135c4:	f7ff fd10 	bl	8012fe8 <disk_write>
 80135c8:	4603      	mov	r3, r0
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	d002      	beq.n	80135d4 <sync_window+0x38>
			res = FR_DISK_ERR;
 80135ce:	2301      	movs	r3, #1
 80135d0:	73fb      	strb	r3, [r7, #15]
 80135d2:	e022      	b.n	801361a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	2200      	movs	r2, #0
 80135d8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80135de:	697a      	ldr	r2, [r7, #20]
 80135e0:	1ad2      	subs	r2, r2, r3
 80135e2:	687b      	ldr	r3, [r7, #4]
 80135e4:	6a1b      	ldr	r3, [r3, #32]
 80135e6:	429a      	cmp	r2, r3
 80135e8:	d217      	bcs.n	801361a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	789b      	ldrb	r3, [r3, #2]
 80135ee:	613b      	str	r3, [r7, #16]
 80135f0:	e010      	b.n	8013614 <sync_window+0x78>
					wsect += fs->fsize;
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	6a1b      	ldr	r3, [r3, #32]
 80135f6:	697a      	ldr	r2, [r7, #20]
 80135f8:	4413      	add	r3, r2
 80135fa:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	7858      	ldrb	r0, [r3, #1]
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8013606:	2301      	movs	r3, #1
 8013608:	697a      	ldr	r2, [r7, #20]
 801360a:	f7ff fced 	bl	8012fe8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801360e:	693b      	ldr	r3, [r7, #16]
 8013610:	3b01      	subs	r3, #1
 8013612:	613b      	str	r3, [r7, #16]
 8013614:	693b      	ldr	r3, [r7, #16]
 8013616:	2b01      	cmp	r3, #1
 8013618:	d8eb      	bhi.n	80135f2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 801361a:	7bfb      	ldrb	r3, [r7, #15]
}
 801361c:	4618      	mov	r0, r3
 801361e:	3718      	adds	r7, #24
 8013620:	46bd      	mov	sp, r7
 8013622:	bd80      	pop	{r7, pc}

08013624 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8013624:	b580      	push	{r7, lr}
 8013626:	b084      	sub	sp, #16
 8013628:	af00      	add	r7, sp, #0
 801362a:	6078      	str	r0, [r7, #4]
 801362c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 801362e:	2300      	movs	r3, #0
 8013630:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013636:	683a      	ldr	r2, [r7, #0]
 8013638:	429a      	cmp	r2, r3
 801363a:	d01b      	beq.n	8013674 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 801363c:	6878      	ldr	r0, [r7, #4]
 801363e:	f7ff ffad 	bl	801359c <sync_window>
 8013642:	4603      	mov	r3, r0
 8013644:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8013646:	7bfb      	ldrb	r3, [r7, #15]
 8013648:	2b00      	cmp	r3, #0
 801364a:	d113      	bne.n	8013674 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	7858      	ldrb	r0, [r3, #1]
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8013656:	2301      	movs	r3, #1
 8013658:	683a      	ldr	r2, [r7, #0]
 801365a:	f7ff fca5 	bl	8012fa8 <disk_read>
 801365e:	4603      	mov	r3, r0
 8013660:	2b00      	cmp	r3, #0
 8013662:	d004      	beq.n	801366e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8013664:	f04f 33ff 	mov.w	r3, #4294967295
 8013668:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 801366a:	2301      	movs	r3, #1
 801366c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	683a      	ldr	r2, [r7, #0]
 8013672:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8013674:	7bfb      	ldrb	r3, [r7, #15]
}
 8013676:	4618      	mov	r0, r3
 8013678:	3710      	adds	r7, #16
 801367a:	46bd      	mov	sp, r7
 801367c:	bd80      	pop	{r7, pc}
	...

08013680 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8013680:	b580      	push	{r7, lr}
 8013682:	b084      	sub	sp, #16
 8013684:	af00      	add	r7, sp, #0
 8013686:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8013688:	6878      	ldr	r0, [r7, #4]
 801368a:	f7ff ff87 	bl	801359c <sync_window>
 801368e:	4603      	mov	r3, r0
 8013690:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8013692:	7bfb      	ldrb	r3, [r7, #15]
 8013694:	2b00      	cmp	r3, #0
 8013696:	d159      	bne.n	801374c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	781b      	ldrb	r3, [r3, #0]
 801369c:	2b03      	cmp	r3, #3
 801369e:	d149      	bne.n	8013734 <sync_fs+0xb4>
 80136a0:	687b      	ldr	r3, [r7, #4]
 80136a2:	791b      	ldrb	r3, [r3, #4]
 80136a4:	2b01      	cmp	r3, #1
 80136a6:	d145      	bne.n	8013734 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80136ae:	687b      	ldr	r3, [r7, #4]
 80136b0:	899b      	ldrh	r3, [r3, #12]
 80136b2:	461a      	mov	r2, r3
 80136b4:	2100      	movs	r1, #0
 80136b6:	f7ff fd78 	bl	80131aa <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	3338      	adds	r3, #56	; 0x38
 80136be:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80136c2:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80136c6:	4618      	mov	r0, r3
 80136c8:	f7ff fd07 	bl	80130da <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	3338      	adds	r3, #56	; 0x38
 80136d0:	4921      	ldr	r1, [pc, #132]	; (8013758 <sync_fs+0xd8>)
 80136d2:	4618      	mov	r0, r3
 80136d4:	f7ff fd1c 	bl	8013110 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	3338      	adds	r3, #56	; 0x38
 80136dc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80136e0:	491e      	ldr	r1, [pc, #120]	; (801375c <sync_fs+0xdc>)
 80136e2:	4618      	mov	r0, r3
 80136e4:	f7ff fd14 	bl	8013110 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	3338      	adds	r3, #56	; 0x38
 80136ec:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80136f0:	687b      	ldr	r3, [r7, #4]
 80136f2:	699b      	ldr	r3, [r3, #24]
 80136f4:	4619      	mov	r1, r3
 80136f6:	4610      	mov	r0, r2
 80136f8:	f7ff fd0a 	bl	8013110 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	3338      	adds	r3, #56	; 0x38
 8013700:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	695b      	ldr	r3, [r3, #20]
 8013708:	4619      	mov	r1, r3
 801370a:	4610      	mov	r0, r2
 801370c:	f7ff fd00 	bl	8013110 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013714:	1c5a      	adds	r2, r3, #1
 8013716:	687b      	ldr	r3, [r7, #4]
 8013718:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	7858      	ldrb	r0, [r3, #1]
 801371e:	687b      	ldr	r3, [r7, #4]
 8013720:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013728:	2301      	movs	r3, #1
 801372a:	f7ff fc5d 	bl	8012fe8 <disk_write>
			fs->fsi_flag = 0;
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	2200      	movs	r2, #0
 8013732:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	785b      	ldrb	r3, [r3, #1]
 8013738:	2200      	movs	r2, #0
 801373a:	2100      	movs	r1, #0
 801373c:	4618      	mov	r0, r3
 801373e:	f7ff fc73 	bl	8013028 <disk_ioctl>
 8013742:	4603      	mov	r3, r0
 8013744:	2b00      	cmp	r3, #0
 8013746:	d001      	beq.n	801374c <sync_fs+0xcc>
 8013748:	2301      	movs	r3, #1
 801374a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 801374c:	7bfb      	ldrb	r3, [r7, #15]
}
 801374e:	4618      	mov	r0, r3
 8013750:	3710      	adds	r7, #16
 8013752:	46bd      	mov	sp, r7
 8013754:	bd80      	pop	{r7, pc}
 8013756:	bf00      	nop
 8013758:	41615252 	.word	0x41615252
 801375c:	61417272 	.word	0x61417272

08013760 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8013760:	b480      	push	{r7}
 8013762:	b083      	sub	sp, #12
 8013764:	af00      	add	r7, sp, #0
 8013766:	6078      	str	r0, [r7, #4]
 8013768:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801376a:	683b      	ldr	r3, [r7, #0]
 801376c:	3b02      	subs	r3, #2
 801376e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	69db      	ldr	r3, [r3, #28]
 8013774:	3b02      	subs	r3, #2
 8013776:	683a      	ldr	r2, [r7, #0]
 8013778:	429a      	cmp	r2, r3
 801377a:	d301      	bcc.n	8013780 <clust2sect+0x20>
 801377c:	2300      	movs	r3, #0
 801377e:	e008      	b.n	8013792 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8013780:	687b      	ldr	r3, [r7, #4]
 8013782:	895b      	ldrh	r3, [r3, #10]
 8013784:	461a      	mov	r2, r3
 8013786:	683b      	ldr	r3, [r7, #0]
 8013788:	fb03 f202 	mul.w	r2, r3, r2
 801378c:	687b      	ldr	r3, [r7, #4]
 801378e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013790:	4413      	add	r3, r2
}
 8013792:	4618      	mov	r0, r3
 8013794:	370c      	adds	r7, #12
 8013796:	46bd      	mov	sp, r7
 8013798:	f85d 7b04 	ldr.w	r7, [sp], #4
 801379c:	4770      	bx	lr

0801379e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 801379e:	b580      	push	{r7, lr}
 80137a0:	b086      	sub	sp, #24
 80137a2:	af00      	add	r7, sp, #0
 80137a4:	6078      	str	r0, [r7, #4]
 80137a6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80137a8:	687b      	ldr	r3, [r7, #4]
 80137aa:	681b      	ldr	r3, [r3, #0]
 80137ac:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80137ae:	683b      	ldr	r3, [r7, #0]
 80137b0:	2b01      	cmp	r3, #1
 80137b2:	d904      	bls.n	80137be <get_fat+0x20>
 80137b4:	693b      	ldr	r3, [r7, #16]
 80137b6:	69db      	ldr	r3, [r3, #28]
 80137b8:	683a      	ldr	r2, [r7, #0]
 80137ba:	429a      	cmp	r2, r3
 80137bc:	d302      	bcc.n	80137c4 <get_fat+0x26>
		val = 1;	/* Internal error */
 80137be:	2301      	movs	r3, #1
 80137c0:	617b      	str	r3, [r7, #20]
 80137c2:	e0b7      	b.n	8013934 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80137c4:	f04f 33ff 	mov.w	r3, #4294967295
 80137c8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80137ca:	693b      	ldr	r3, [r7, #16]
 80137cc:	781b      	ldrb	r3, [r3, #0]
 80137ce:	2b02      	cmp	r3, #2
 80137d0:	d05a      	beq.n	8013888 <get_fat+0xea>
 80137d2:	2b03      	cmp	r3, #3
 80137d4:	d07d      	beq.n	80138d2 <get_fat+0x134>
 80137d6:	2b01      	cmp	r3, #1
 80137d8:	f040 80a2 	bne.w	8013920 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80137dc:	683b      	ldr	r3, [r7, #0]
 80137de:	60fb      	str	r3, [r7, #12]
 80137e0:	68fb      	ldr	r3, [r7, #12]
 80137e2:	085b      	lsrs	r3, r3, #1
 80137e4:	68fa      	ldr	r2, [r7, #12]
 80137e6:	4413      	add	r3, r2
 80137e8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80137ea:	693b      	ldr	r3, [r7, #16]
 80137ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80137ee:	693b      	ldr	r3, [r7, #16]
 80137f0:	899b      	ldrh	r3, [r3, #12]
 80137f2:	4619      	mov	r1, r3
 80137f4:	68fb      	ldr	r3, [r7, #12]
 80137f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80137fa:	4413      	add	r3, r2
 80137fc:	4619      	mov	r1, r3
 80137fe:	6938      	ldr	r0, [r7, #16]
 8013800:	f7ff ff10 	bl	8013624 <move_window>
 8013804:	4603      	mov	r3, r0
 8013806:	2b00      	cmp	r3, #0
 8013808:	f040 808d 	bne.w	8013926 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 801380c:	68fb      	ldr	r3, [r7, #12]
 801380e:	1c5a      	adds	r2, r3, #1
 8013810:	60fa      	str	r2, [r7, #12]
 8013812:	693a      	ldr	r2, [r7, #16]
 8013814:	8992      	ldrh	r2, [r2, #12]
 8013816:	fbb3 f1f2 	udiv	r1, r3, r2
 801381a:	fb02 f201 	mul.w	r2, r2, r1
 801381e:	1a9b      	subs	r3, r3, r2
 8013820:	693a      	ldr	r2, [r7, #16]
 8013822:	4413      	add	r3, r2
 8013824:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8013828:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801382a:	693b      	ldr	r3, [r7, #16]
 801382c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801382e:	693b      	ldr	r3, [r7, #16]
 8013830:	899b      	ldrh	r3, [r3, #12]
 8013832:	4619      	mov	r1, r3
 8013834:	68fb      	ldr	r3, [r7, #12]
 8013836:	fbb3 f3f1 	udiv	r3, r3, r1
 801383a:	4413      	add	r3, r2
 801383c:	4619      	mov	r1, r3
 801383e:	6938      	ldr	r0, [r7, #16]
 8013840:	f7ff fef0 	bl	8013624 <move_window>
 8013844:	4603      	mov	r3, r0
 8013846:	2b00      	cmp	r3, #0
 8013848:	d16f      	bne.n	801392a <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 801384a:	693b      	ldr	r3, [r7, #16]
 801384c:	899b      	ldrh	r3, [r3, #12]
 801384e:	461a      	mov	r2, r3
 8013850:	68fb      	ldr	r3, [r7, #12]
 8013852:	fbb3 f1f2 	udiv	r1, r3, r2
 8013856:	fb02 f201 	mul.w	r2, r2, r1
 801385a:	1a9b      	subs	r3, r3, r2
 801385c:	693a      	ldr	r2, [r7, #16]
 801385e:	4413      	add	r3, r2
 8013860:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8013864:	021b      	lsls	r3, r3, #8
 8013866:	461a      	mov	r2, r3
 8013868:	68bb      	ldr	r3, [r7, #8]
 801386a:	4313      	orrs	r3, r2
 801386c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801386e:	683b      	ldr	r3, [r7, #0]
 8013870:	f003 0301 	and.w	r3, r3, #1
 8013874:	2b00      	cmp	r3, #0
 8013876:	d002      	beq.n	801387e <get_fat+0xe0>
 8013878:	68bb      	ldr	r3, [r7, #8]
 801387a:	091b      	lsrs	r3, r3, #4
 801387c:	e002      	b.n	8013884 <get_fat+0xe6>
 801387e:	68bb      	ldr	r3, [r7, #8]
 8013880:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013884:	617b      	str	r3, [r7, #20]
			break;
 8013886:	e055      	b.n	8013934 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8013888:	693b      	ldr	r3, [r7, #16]
 801388a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801388c:	693b      	ldr	r3, [r7, #16]
 801388e:	899b      	ldrh	r3, [r3, #12]
 8013890:	085b      	lsrs	r3, r3, #1
 8013892:	b29b      	uxth	r3, r3
 8013894:	4619      	mov	r1, r3
 8013896:	683b      	ldr	r3, [r7, #0]
 8013898:	fbb3 f3f1 	udiv	r3, r3, r1
 801389c:	4413      	add	r3, r2
 801389e:	4619      	mov	r1, r3
 80138a0:	6938      	ldr	r0, [r7, #16]
 80138a2:	f7ff febf 	bl	8013624 <move_window>
 80138a6:	4603      	mov	r3, r0
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	d140      	bne.n	801392e <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80138ac:	693b      	ldr	r3, [r7, #16]
 80138ae:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80138b2:	683b      	ldr	r3, [r7, #0]
 80138b4:	005b      	lsls	r3, r3, #1
 80138b6:	693a      	ldr	r2, [r7, #16]
 80138b8:	8992      	ldrh	r2, [r2, #12]
 80138ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80138be:	fb02 f200 	mul.w	r2, r2, r0
 80138c2:	1a9b      	subs	r3, r3, r2
 80138c4:	440b      	add	r3, r1
 80138c6:	4618      	mov	r0, r3
 80138c8:	f7ff fbcc 	bl	8013064 <ld_word>
 80138cc:	4603      	mov	r3, r0
 80138ce:	617b      	str	r3, [r7, #20]
			break;
 80138d0:	e030      	b.n	8013934 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80138d2:	693b      	ldr	r3, [r7, #16]
 80138d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80138d6:	693b      	ldr	r3, [r7, #16]
 80138d8:	899b      	ldrh	r3, [r3, #12]
 80138da:	089b      	lsrs	r3, r3, #2
 80138dc:	b29b      	uxth	r3, r3
 80138de:	4619      	mov	r1, r3
 80138e0:	683b      	ldr	r3, [r7, #0]
 80138e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80138e6:	4413      	add	r3, r2
 80138e8:	4619      	mov	r1, r3
 80138ea:	6938      	ldr	r0, [r7, #16]
 80138ec:	f7ff fe9a 	bl	8013624 <move_window>
 80138f0:	4603      	mov	r3, r0
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d11d      	bne.n	8013932 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80138f6:	693b      	ldr	r3, [r7, #16]
 80138f8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80138fc:	683b      	ldr	r3, [r7, #0]
 80138fe:	009b      	lsls	r3, r3, #2
 8013900:	693a      	ldr	r2, [r7, #16]
 8013902:	8992      	ldrh	r2, [r2, #12]
 8013904:	fbb3 f0f2 	udiv	r0, r3, r2
 8013908:	fb02 f200 	mul.w	r2, r2, r0
 801390c:	1a9b      	subs	r3, r3, r2
 801390e:	440b      	add	r3, r1
 8013910:	4618      	mov	r0, r3
 8013912:	f7ff fbbf 	bl	8013094 <ld_dword>
 8013916:	4603      	mov	r3, r0
 8013918:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 801391c:	617b      	str	r3, [r7, #20]
			break;
 801391e:	e009      	b.n	8013934 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8013920:	2301      	movs	r3, #1
 8013922:	617b      	str	r3, [r7, #20]
 8013924:	e006      	b.n	8013934 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013926:	bf00      	nop
 8013928:	e004      	b.n	8013934 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801392a:	bf00      	nop
 801392c:	e002      	b.n	8013934 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801392e:	bf00      	nop
 8013930:	e000      	b.n	8013934 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8013932:	bf00      	nop
		}
	}

	return val;
 8013934:	697b      	ldr	r3, [r7, #20]
}
 8013936:	4618      	mov	r0, r3
 8013938:	3718      	adds	r7, #24
 801393a:	46bd      	mov	sp, r7
 801393c:	bd80      	pop	{r7, pc}

0801393e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 801393e:	b590      	push	{r4, r7, lr}
 8013940:	b089      	sub	sp, #36	; 0x24
 8013942:	af00      	add	r7, sp, #0
 8013944:	60f8      	str	r0, [r7, #12]
 8013946:	60b9      	str	r1, [r7, #8]
 8013948:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 801394a:	2302      	movs	r3, #2
 801394c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 801394e:	68bb      	ldr	r3, [r7, #8]
 8013950:	2b01      	cmp	r3, #1
 8013952:	f240 8106 	bls.w	8013b62 <put_fat+0x224>
 8013956:	68fb      	ldr	r3, [r7, #12]
 8013958:	69db      	ldr	r3, [r3, #28]
 801395a:	68ba      	ldr	r2, [r7, #8]
 801395c:	429a      	cmp	r2, r3
 801395e:	f080 8100 	bcs.w	8013b62 <put_fat+0x224>
		switch (fs->fs_type) {
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	781b      	ldrb	r3, [r3, #0]
 8013966:	2b02      	cmp	r3, #2
 8013968:	f000 8088 	beq.w	8013a7c <put_fat+0x13e>
 801396c:	2b03      	cmp	r3, #3
 801396e:	f000 80b0 	beq.w	8013ad2 <put_fat+0x194>
 8013972:	2b01      	cmp	r3, #1
 8013974:	f040 80f5 	bne.w	8013b62 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8013978:	68bb      	ldr	r3, [r7, #8]
 801397a:	61bb      	str	r3, [r7, #24]
 801397c:	69bb      	ldr	r3, [r7, #24]
 801397e:	085b      	lsrs	r3, r3, #1
 8013980:	69ba      	ldr	r2, [r7, #24]
 8013982:	4413      	add	r3, r2
 8013984:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8013986:	68fb      	ldr	r3, [r7, #12]
 8013988:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801398a:	68fb      	ldr	r3, [r7, #12]
 801398c:	899b      	ldrh	r3, [r3, #12]
 801398e:	4619      	mov	r1, r3
 8013990:	69bb      	ldr	r3, [r7, #24]
 8013992:	fbb3 f3f1 	udiv	r3, r3, r1
 8013996:	4413      	add	r3, r2
 8013998:	4619      	mov	r1, r3
 801399a:	68f8      	ldr	r0, [r7, #12]
 801399c:	f7ff fe42 	bl	8013624 <move_window>
 80139a0:	4603      	mov	r3, r0
 80139a2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80139a4:	7ffb      	ldrb	r3, [r7, #31]
 80139a6:	2b00      	cmp	r3, #0
 80139a8:	f040 80d4 	bne.w	8013b54 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 80139ac:	68fb      	ldr	r3, [r7, #12]
 80139ae:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80139b2:	69bb      	ldr	r3, [r7, #24]
 80139b4:	1c5a      	adds	r2, r3, #1
 80139b6:	61ba      	str	r2, [r7, #24]
 80139b8:	68fa      	ldr	r2, [r7, #12]
 80139ba:	8992      	ldrh	r2, [r2, #12]
 80139bc:	fbb3 f0f2 	udiv	r0, r3, r2
 80139c0:	fb02 f200 	mul.w	r2, r2, r0
 80139c4:	1a9b      	subs	r3, r3, r2
 80139c6:	440b      	add	r3, r1
 80139c8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80139ca:	68bb      	ldr	r3, [r7, #8]
 80139cc:	f003 0301 	and.w	r3, r3, #1
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d00d      	beq.n	80139f0 <put_fat+0xb2>
 80139d4:	697b      	ldr	r3, [r7, #20]
 80139d6:	781b      	ldrb	r3, [r3, #0]
 80139d8:	b25b      	sxtb	r3, r3
 80139da:	f003 030f 	and.w	r3, r3, #15
 80139de:	b25a      	sxtb	r2, r3
 80139e0:	687b      	ldr	r3, [r7, #4]
 80139e2:	b2db      	uxtb	r3, r3
 80139e4:	011b      	lsls	r3, r3, #4
 80139e6:	b25b      	sxtb	r3, r3
 80139e8:	4313      	orrs	r3, r2
 80139ea:	b25b      	sxtb	r3, r3
 80139ec:	b2db      	uxtb	r3, r3
 80139ee:	e001      	b.n	80139f4 <put_fat+0xb6>
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	b2db      	uxtb	r3, r3
 80139f4:	697a      	ldr	r2, [r7, #20]
 80139f6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80139f8:	68fb      	ldr	r3, [r7, #12]
 80139fa:	2201      	movs	r2, #1
 80139fc:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80139fe:	68fb      	ldr	r3, [r7, #12]
 8013a00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	899b      	ldrh	r3, [r3, #12]
 8013a06:	4619      	mov	r1, r3
 8013a08:	69bb      	ldr	r3, [r7, #24]
 8013a0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8013a0e:	4413      	add	r3, r2
 8013a10:	4619      	mov	r1, r3
 8013a12:	68f8      	ldr	r0, [r7, #12]
 8013a14:	f7ff fe06 	bl	8013624 <move_window>
 8013a18:	4603      	mov	r3, r0
 8013a1a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8013a1c:	7ffb      	ldrb	r3, [r7, #31]
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	f040 809a 	bne.w	8013b58 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8013a24:	68fb      	ldr	r3, [r7, #12]
 8013a26:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8013a2a:	68fb      	ldr	r3, [r7, #12]
 8013a2c:	899b      	ldrh	r3, [r3, #12]
 8013a2e:	461a      	mov	r2, r3
 8013a30:	69bb      	ldr	r3, [r7, #24]
 8013a32:	fbb3 f0f2 	udiv	r0, r3, r2
 8013a36:	fb02 f200 	mul.w	r2, r2, r0
 8013a3a:	1a9b      	subs	r3, r3, r2
 8013a3c:	440b      	add	r3, r1
 8013a3e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8013a40:	68bb      	ldr	r3, [r7, #8]
 8013a42:	f003 0301 	and.w	r3, r3, #1
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d003      	beq.n	8013a52 <put_fat+0x114>
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	091b      	lsrs	r3, r3, #4
 8013a4e:	b2db      	uxtb	r3, r3
 8013a50:	e00e      	b.n	8013a70 <put_fat+0x132>
 8013a52:	697b      	ldr	r3, [r7, #20]
 8013a54:	781b      	ldrb	r3, [r3, #0]
 8013a56:	b25b      	sxtb	r3, r3
 8013a58:	f023 030f 	bic.w	r3, r3, #15
 8013a5c:	b25a      	sxtb	r2, r3
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	0a1b      	lsrs	r3, r3, #8
 8013a62:	b25b      	sxtb	r3, r3
 8013a64:	f003 030f 	and.w	r3, r3, #15
 8013a68:	b25b      	sxtb	r3, r3
 8013a6a:	4313      	orrs	r3, r2
 8013a6c:	b25b      	sxtb	r3, r3
 8013a6e:	b2db      	uxtb	r3, r3
 8013a70:	697a      	ldr	r2, [r7, #20]
 8013a72:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8013a74:	68fb      	ldr	r3, [r7, #12]
 8013a76:	2201      	movs	r2, #1
 8013a78:	70da      	strb	r2, [r3, #3]
			break;
 8013a7a:	e072      	b.n	8013b62 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8013a7c:	68fb      	ldr	r3, [r7, #12]
 8013a7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013a80:	68fb      	ldr	r3, [r7, #12]
 8013a82:	899b      	ldrh	r3, [r3, #12]
 8013a84:	085b      	lsrs	r3, r3, #1
 8013a86:	b29b      	uxth	r3, r3
 8013a88:	4619      	mov	r1, r3
 8013a8a:	68bb      	ldr	r3, [r7, #8]
 8013a8c:	fbb3 f3f1 	udiv	r3, r3, r1
 8013a90:	4413      	add	r3, r2
 8013a92:	4619      	mov	r1, r3
 8013a94:	68f8      	ldr	r0, [r7, #12]
 8013a96:	f7ff fdc5 	bl	8013624 <move_window>
 8013a9a:	4603      	mov	r3, r0
 8013a9c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8013a9e:	7ffb      	ldrb	r3, [r7, #31]
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	d15b      	bne.n	8013b5c <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8013aa4:	68fb      	ldr	r3, [r7, #12]
 8013aa6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8013aaa:	68bb      	ldr	r3, [r7, #8]
 8013aac:	005b      	lsls	r3, r3, #1
 8013aae:	68fa      	ldr	r2, [r7, #12]
 8013ab0:	8992      	ldrh	r2, [r2, #12]
 8013ab2:	fbb3 f0f2 	udiv	r0, r3, r2
 8013ab6:	fb02 f200 	mul.w	r2, r2, r0
 8013aba:	1a9b      	subs	r3, r3, r2
 8013abc:	440b      	add	r3, r1
 8013abe:	687a      	ldr	r2, [r7, #4]
 8013ac0:	b292      	uxth	r2, r2
 8013ac2:	4611      	mov	r1, r2
 8013ac4:	4618      	mov	r0, r3
 8013ac6:	f7ff fb08 	bl	80130da <st_word>
			fs->wflag = 1;
 8013aca:	68fb      	ldr	r3, [r7, #12]
 8013acc:	2201      	movs	r2, #1
 8013ace:	70da      	strb	r2, [r3, #3]
			break;
 8013ad0:	e047      	b.n	8013b62 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8013ad2:	68fb      	ldr	r3, [r7, #12]
 8013ad4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013ad6:	68fb      	ldr	r3, [r7, #12]
 8013ad8:	899b      	ldrh	r3, [r3, #12]
 8013ada:	089b      	lsrs	r3, r3, #2
 8013adc:	b29b      	uxth	r3, r3
 8013ade:	4619      	mov	r1, r3
 8013ae0:	68bb      	ldr	r3, [r7, #8]
 8013ae2:	fbb3 f3f1 	udiv	r3, r3, r1
 8013ae6:	4413      	add	r3, r2
 8013ae8:	4619      	mov	r1, r3
 8013aea:	68f8      	ldr	r0, [r7, #12]
 8013aec:	f7ff fd9a 	bl	8013624 <move_window>
 8013af0:	4603      	mov	r3, r0
 8013af2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8013af4:	7ffb      	ldrb	r3, [r7, #31]
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	d132      	bne.n	8013b60 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8013b00:	68fb      	ldr	r3, [r7, #12]
 8013b02:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8013b06:	68bb      	ldr	r3, [r7, #8]
 8013b08:	009b      	lsls	r3, r3, #2
 8013b0a:	68fa      	ldr	r2, [r7, #12]
 8013b0c:	8992      	ldrh	r2, [r2, #12]
 8013b0e:	fbb3 f0f2 	udiv	r0, r3, r2
 8013b12:	fb02 f200 	mul.w	r2, r2, r0
 8013b16:	1a9b      	subs	r3, r3, r2
 8013b18:	440b      	add	r3, r1
 8013b1a:	4618      	mov	r0, r3
 8013b1c:	f7ff faba 	bl	8013094 <ld_dword>
 8013b20:	4603      	mov	r3, r0
 8013b22:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8013b26:	4323      	orrs	r3, r4
 8013b28:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8013b2a:	68fb      	ldr	r3, [r7, #12]
 8013b2c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8013b30:	68bb      	ldr	r3, [r7, #8]
 8013b32:	009b      	lsls	r3, r3, #2
 8013b34:	68fa      	ldr	r2, [r7, #12]
 8013b36:	8992      	ldrh	r2, [r2, #12]
 8013b38:	fbb3 f0f2 	udiv	r0, r3, r2
 8013b3c:	fb02 f200 	mul.w	r2, r2, r0
 8013b40:	1a9b      	subs	r3, r3, r2
 8013b42:	440b      	add	r3, r1
 8013b44:	6879      	ldr	r1, [r7, #4]
 8013b46:	4618      	mov	r0, r3
 8013b48:	f7ff fae2 	bl	8013110 <st_dword>
			fs->wflag = 1;
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	2201      	movs	r2, #1
 8013b50:	70da      	strb	r2, [r3, #3]
			break;
 8013b52:	e006      	b.n	8013b62 <put_fat+0x224>
			if (res != FR_OK) break;
 8013b54:	bf00      	nop
 8013b56:	e004      	b.n	8013b62 <put_fat+0x224>
			if (res != FR_OK) break;
 8013b58:	bf00      	nop
 8013b5a:	e002      	b.n	8013b62 <put_fat+0x224>
			if (res != FR_OK) break;
 8013b5c:	bf00      	nop
 8013b5e:	e000      	b.n	8013b62 <put_fat+0x224>
			if (res != FR_OK) break;
 8013b60:	bf00      	nop
		}
	}
	return res;
 8013b62:	7ffb      	ldrb	r3, [r7, #31]
}
 8013b64:	4618      	mov	r0, r3
 8013b66:	3724      	adds	r7, #36	; 0x24
 8013b68:	46bd      	mov	sp, r7
 8013b6a:	bd90      	pop	{r4, r7, pc}

08013b6c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8013b6c:	b580      	push	{r7, lr}
 8013b6e:	b088      	sub	sp, #32
 8013b70:	af00      	add	r7, sp, #0
 8013b72:	60f8      	str	r0, [r7, #12]
 8013b74:	60b9      	str	r1, [r7, #8]
 8013b76:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8013b78:	2300      	movs	r3, #0
 8013b7a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8013b7c:	68fb      	ldr	r3, [r7, #12]
 8013b7e:	681b      	ldr	r3, [r3, #0]
 8013b80:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8013b82:	68bb      	ldr	r3, [r7, #8]
 8013b84:	2b01      	cmp	r3, #1
 8013b86:	d904      	bls.n	8013b92 <remove_chain+0x26>
 8013b88:	69bb      	ldr	r3, [r7, #24]
 8013b8a:	69db      	ldr	r3, [r3, #28]
 8013b8c:	68ba      	ldr	r2, [r7, #8]
 8013b8e:	429a      	cmp	r2, r3
 8013b90:	d301      	bcc.n	8013b96 <remove_chain+0x2a>
 8013b92:	2302      	movs	r3, #2
 8013b94:	e04b      	b.n	8013c2e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8013b96:	687b      	ldr	r3, [r7, #4]
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d00c      	beq.n	8013bb6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8013b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8013ba0:	6879      	ldr	r1, [r7, #4]
 8013ba2:	69b8      	ldr	r0, [r7, #24]
 8013ba4:	f7ff fecb 	bl	801393e <put_fat>
 8013ba8:	4603      	mov	r3, r0
 8013baa:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8013bac:	7ffb      	ldrb	r3, [r7, #31]
 8013bae:	2b00      	cmp	r3, #0
 8013bb0:	d001      	beq.n	8013bb6 <remove_chain+0x4a>
 8013bb2:	7ffb      	ldrb	r3, [r7, #31]
 8013bb4:	e03b      	b.n	8013c2e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8013bb6:	68b9      	ldr	r1, [r7, #8]
 8013bb8:	68f8      	ldr	r0, [r7, #12]
 8013bba:	f7ff fdf0 	bl	801379e <get_fat>
 8013bbe:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8013bc0:	697b      	ldr	r3, [r7, #20]
 8013bc2:	2b00      	cmp	r3, #0
 8013bc4:	d031      	beq.n	8013c2a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8013bc6:	697b      	ldr	r3, [r7, #20]
 8013bc8:	2b01      	cmp	r3, #1
 8013bca:	d101      	bne.n	8013bd0 <remove_chain+0x64>
 8013bcc:	2302      	movs	r3, #2
 8013bce:	e02e      	b.n	8013c2e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8013bd0:	697b      	ldr	r3, [r7, #20]
 8013bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013bd6:	d101      	bne.n	8013bdc <remove_chain+0x70>
 8013bd8:	2301      	movs	r3, #1
 8013bda:	e028      	b.n	8013c2e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8013bdc:	2200      	movs	r2, #0
 8013bde:	68b9      	ldr	r1, [r7, #8]
 8013be0:	69b8      	ldr	r0, [r7, #24]
 8013be2:	f7ff feac 	bl	801393e <put_fat>
 8013be6:	4603      	mov	r3, r0
 8013be8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8013bea:	7ffb      	ldrb	r3, [r7, #31]
 8013bec:	2b00      	cmp	r3, #0
 8013bee:	d001      	beq.n	8013bf4 <remove_chain+0x88>
 8013bf0:	7ffb      	ldrb	r3, [r7, #31]
 8013bf2:	e01c      	b.n	8013c2e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8013bf4:	69bb      	ldr	r3, [r7, #24]
 8013bf6:	699a      	ldr	r2, [r3, #24]
 8013bf8:	69bb      	ldr	r3, [r7, #24]
 8013bfa:	69db      	ldr	r3, [r3, #28]
 8013bfc:	3b02      	subs	r3, #2
 8013bfe:	429a      	cmp	r2, r3
 8013c00:	d20b      	bcs.n	8013c1a <remove_chain+0xae>
			fs->free_clst++;
 8013c02:	69bb      	ldr	r3, [r7, #24]
 8013c04:	699b      	ldr	r3, [r3, #24]
 8013c06:	1c5a      	adds	r2, r3, #1
 8013c08:	69bb      	ldr	r3, [r7, #24]
 8013c0a:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8013c0c:	69bb      	ldr	r3, [r7, #24]
 8013c0e:	791b      	ldrb	r3, [r3, #4]
 8013c10:	f043 0301 	orr.w	r3, r3, #1
 8013c14:	b2da      	uxtb	r2, r3
 8013c16:	69bb      	ldr	r3, [r7, #24]
 8013c18:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8013c1a:	697b      	ldr	r3, [r7, #20]
 8013c1c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8013c1e:	69bb      	ldr	r3, [r7, #24]
 8013c20:	69db      	ldr	r3, [r3, #28]
 8013c22:	68ba      	ldr	r2, [r7, #8]
 8013c24:	429a      	cmp	r2, r3
 8013c26:	d3c6      	bcc.n	8013bb6 <remove_chain+0x4a>
 8013c28:	e000      	b.n	8013c2c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8013c2a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8013c2c:	2300      	movs	r3, #0
}
 8013c2e:	4618      	mov	r0, r3
 8013c30:	3720      	adds	r7, #32
 8013c32:	46bd      	mov	sp, r7
 8013c34:	bd80      	pop	{r7, pc}

08013c36 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8013c36:	b580      	push	{r7, lr}
 8013c38:	b088      	sub	sp, #32
 8013c3a:	af00      	add	r7, sp, #0
 8013c3c:	6078      	str	r0, [r7, #4]
 8013c3e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8013c40:	687b      	ldr	r3, [r7, #4]
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8013c46:	683b      	ldr	r3, [r7, #0]
 8013c48:	2b00      	cmp	r3, #0
 8013c4a:	d10d      	bne.n	8013c68 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8013c4c:	693b      	ldr	r3, [r7, #16]
 8013c4e:	695b      	ldr	r3, [r3, #20]
 8013c50:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8013c52:	69bb      	ldr	r3, [r7, #24]
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d004      	beq.n	8013c62 <create_chain+0x2c>
 8013c58:	693b      	ldr	r3, [r7, #16]
 8013c5a:	69db      	ldr	r3, [r3, #28]
 8013c5c:	69ba      	ldr	r2, [r7, #24]
 8013c5e:	429a      	cmp	r2, r3
 8013c60:	d31b      	bcc.n	8013c9a <create_chain+0x64>
 8013c62:	2301      	movs	r3, #1
 8013c64:	61bb      	str	r3, [r7, #24]
 8013c66:	e018      	b.n	8013c9a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8013c68:	6839      	ldr	r1, [r7, #0]
 8013c6a:	6878      	ldr	r0, [r7, #4]
 8013c6c:	f7ff fd97 	bl	801379e <get_fat>
 8013c70:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8013c72:	68fb      	ldr	r3, [r7, #12]
 8013c74:	2b01      	cmp	r3, #1
 8013c76:	d801      	bhi.n	8013c7c <create_chain+0x46>
 8013c78:	2301      	movs	r3, #1
 8013c7a:	e070      	b.n	8013d5e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8013c7c:	68fb      	ldr	r3, [r7, #12]
 8013c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c82:	d101      	bne.n	8013c88 <create_chain+0x52>
 8013c84:	68fb      	ldr	r3, [r7, #12]
 8013c86:	e06a      	b.n	8013d5e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8013c88:	693b      	ldr	r3, [r7, #16]
 8013c8a:	69db      	ldr	r3, [r3, #28]
 8013c8c:	68fa      	ldr	r2, [r7, #12]
 8013c8e:	429a      	cmp	r2, r3
 8013c90:	d201      	bcs.n	8013c96 <create_chain+0x60>
 8013c92:	68fb      	ldr	r3, [r7, #12]
 8013c94:	e063      	b.n	8013d5e <create_chain+0x128>
		scl = clst;
 8013c96:	683b      	ldr	r3, [r7, #0]
 8013c98:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8013c9a:	69bb      	ldr	r3, [r7, #24]
 8013c9c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8013c9e:	69fb      	ldr	r3, [r7, #28]
 8013ca0:	3301      	adds	r3, #1
 8013ca2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8013ca4:	693b      	ldr	r3, [r7, #16]
 8013ca6:	69db      	ldr	r3, [r3, #28]
 8013ca8:	69fa      	ldr	r2, [r7, #28]
 8013caa:	429a      	cmp	r2, r3
 8013cac:	d307      	bcc.n	8013cbe <create_chain+0x88>
				ncl = 2;
 8013cae:	2302      	movs	r3, #2
 8013cb0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8013cb2:	69fa      	ldr	r2, [r7, #28]
 8013cb4:	69bb      	ldr	r3, [r7, #24]
 8013cb6:	429a      	cmp	r2, r3
 8013cb8:	d901      	bls.n	8013cbe <create_chain+0x88>
 8013cba:	2300      	movs	r3, #0
 8013cbc:	e04f      	b.n	8013d5e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8013cbe:	69f9      	ldr	r1, [r7, #28]
 8013cc0:	6878      	ldr	r0, [r7, #4]
 8013cc2:	f7ff fd6c 	bl	801379e <get_fat>
 8013cc6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8013cc8:	68fb      	ldr	r3, [r7, #12]
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d00e      	beq.n	8013cec <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8013cce:	68fb      	ldr	r3, [r7, #12]
 8013cd0:	2b01      	cmp	r3, #1
 8013cd2:	d003      	beq.n	8013cdc <create_chain+0xa6>
 8013cd4:	68fb      	ldr	r3, [r7, #12]
 8013cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013cda:	d101      	bne.n	8013ce0 <create_chain+0xaa>
 8013cdc:	68fb      	ldr	r3, [r7, #12]
 8013cde:	e03e      	b.n	8013d5e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8013ce0:	69fa      	ldr	r2, [r7, #28]
 8013ce2:	69bb      	ldr	r3, [r7, #24]
 8013ce4:	429a      	cmp	r2, r3
 8013ce6:	d1da      	bne.n	8013c9e <create_chain+0x68>
 8013ce8:	2300      	movs	r3, #0
 8013cea:	e038      	b.n	8013d5e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8013cec:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8013cee:	f04f 32ff 	mov.w	r2, #4294967295
 8013cf2:	69f9      	ldr	r1, [r7, #28]
 8013cf4:	6938      	ldr	r0, [r7, #16]
 8013cf6:	f7ff fe22 	bl	801393e <put_fat>
 8013cfa:	4603      	mov	r3, r0
 8013cfc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8013cfe:	7dfb      	ldrb	r3, [r7, #23]
 8013d00:	2b00      	cmp	r3, #0
 8013d02:	d109      	bne.n	8013d18 <create_chain+0xe2>
 8013d04:	683b      	ldr	r3, [r7, #0]
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	d006      	beq.n	8013d18 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8013d0a:	69fa      	ldr	r2, [r7, #28]
 8013d0c:	6839      	ldr	r1, [r7, #0]
 8013d0e:	6938      	ldr	r0, [r7, #16]
 8013d10:	f7ff fe15 	bl	801393e <put_fat>
 8013d14:	4603      	mov	r3, r0
 8013d16:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8013d18:	7dfb      	ldrb	r3, [r7, #23]
 8013d1a:	2b00      	cmp	r3, #0
 8013d1c:	d116      	bne.n	8013d4c <create_chain+0x116>
		fs->last_clst = ncl;
 8013d1e:	693b      	ldr	r3, [r7, #16]
 8013d20:	69fa      	ldr	r2, [r7, #28]
 8013d22:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8013d24:	693b      	ldr	r3, [r7, #16]
 8013d26:	699a      	ldr	r2, [r3, #24]
 8013d28:	693b      	ldr	r3, [r7, #16]
 8013d2a:	69db      	ldr	r3, [r3, #28]
 8013d2c:	3b02      	subs	r3, #2
 8013d2e:	429a      	cmp	r2, r3
 8013d30:	d804      	bhi.n	8013d3c <create_chain+0x106>
 8013d32:	693b      	ldr	r3, [r7, #16]
 8013d34:	699b      	ldr	r3, [r3, #24]
 8013d36:	1e5a      	subs	r2, r3, #1
 8013d38:	693b      	ldr	r3, [r7, #16]
 8013d3a:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8013d3c:	693b      	ldr	r3, [r7, #16]
 8013d3e:	791b      	ldrb	r3, [r3, #4]
 8013d40:	f043 0301 	orr.w	r3, r3, #1
 8013d44:	b2da      	uxtb	r2, r3
 8013d46:	693b      	ldr	r3, [r7, #16]
 8013d48:	711a      	strb	r2, [r3, #4]
 8013d4a:	e007      	b.n	8013d5c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8013d4c:	7dfb      	ldrb	r3, [r7, #23]
 8013d4e:	2b01      	cmp	r3, #1
 8013d50:	d102      	bne.n	8013d58 <create_chain+0x122>
 8013d52:	f04f 33ff 	mov.w	r3, #4294967295
 8013d56:	e000      	b.n	8013d5a <create_chain+0x124>
 8013d58:	2301      	movs	r3, #1
 8013d5a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8013d5c:	69fb      	ldr	r3, [r7, #28]
}
 8013d5e:	4618      	mov	r0, r3
 8013d60:	3720      	adds	r7, #32
 8013d62:	46bd      	mov	sp, r7
 8013d64:	bd80      	pop	{r7, pc}

08013d66 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8013d66:	b480      	push	{r7}
 8013d68:	b087      	sub	sp, #28
 8013d6a:	af00      	add	r7, sp, #0
 8013d6c:	6078      	str	r0, [r7, #4]
 8013d6e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	681b      	ldr	r3, [r3, #0]
 8013d74:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013d7a:	3304      	adds	r3, #4
 8013d7c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8013d7e:	68fb      	ldr	r3, [r7, #12]
 8013d80:	899b      	ldrh	r3, [r3, #12]
 8013d82:	461a      	mov	r2, r3
 8013d84:	683b      	ldr	r3, [r7, #0]
 8013d86:	fbb3 f3f2 	udiv	r3, r3, r2
 8013d8a:	68fa      	ldr	r2, [r7, #12]
 8013d8c:	8952      	ldrh	r2, [r2, #10]
 8013d8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8013d92:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013d94:	693b      	ldr	r3, [r7, #16]
 8013d96:	1d1a      	adds	r2, r3, #4
 8013d98:	613a      	str	r2, [r7, #16]
 8013d9a:	681b      	ldr	r3, [r3, #0]
 8013d9c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8013d9e:	68bb      	ldr	r3, [r7, #8]
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d101      	bne.n	8013da8 <clmt_clust+0x42>
 8013da4:	2300      	movs	r3, #0
 8013da6:	e010      	b.n	8013dca <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8013da8:	697a      	ldr	r2, [r7, #20]
 8013daa:	68bb      	ldr	r3, [r7, #8]
 8013dac:	429a      	cmp	r2, r3
 8013dae:	d307      	bcc.n	8013dc0 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8013db0:	697a      	ldr	r2, [r7, #20]
 8013db2:	68bb      	ldr	r3, [r7, #8]
 8013db4:	1ad3      	subs	r3, r2, r3
 8013db6:	617b      	str	r3, [r7, #20]
 8013db8:	693b      	ldr	r3, [r7, #16]
 8013dba:	3304      	adds	r3, #4
 8013dbc:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013dbe:	e7e9      	b.n	8013d94 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8013dc0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8013dc2:	693b      	ldr	r3, [r7, #16]
 8013dc4:	681a      	ldr	r2, [r3, #0]
 8013dc6:	697b      	ldr	r3, [r7, #20]
 8013dc8:	4413      	add	r3, r2
}
 8013dca:	4618      	mov	r0, r3
 8013dcc:	371c      	adds	r7, #28
 8013dce:	46bd      	mov	sp, r7
 8013dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dd4:	4770      	bx	lr

08013dd6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8013dd6:	b580      	push	{r7, lr}
 8013dd8:	b086      	sub	sp, #24
 8013dda:	af00      	add	r7, sp, #0
 8013ddc:	6078      	str	r0, [r7, #4]
 8013dde:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8013de0:	687b      	ldr	r3, [r7, #4]
 8013de2:	681b      	ldr	r3, [r3, #0]
 8013de4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8013de6:	683b      	ldr	r3, [r7, #0]
 8013de8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8013dec:	d204      	bcs.n	8013df8 <dir_sdi+0x22>
 8013dee:	683b      	ldr	r3, [r7, #0]
 8013df0:	f003 031f 	and.w	r3, r3, #31
 8013df4:	2b00      	cmp	r3, #0
 8013df6:	d001      	beq.n	8013dfc <dir_sdi+0x26>
		return FR_INT_ERR;
 8013df8:	2302      	movs	r3, #2
 8013dfa:	e071      	b.n	8013ee0 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8013dfc:	687b      	ldr	r3, [r7, #4]
 8013dfe:	683a      	ldr	r2, [r7, #0]
 8013e00:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	689b      	ldr	r3, [r3, #8]
 8013e06:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8013e08:	697b      	ldr	r3, [r7, #20]
 8013e0a:	2b00      	cmp	r3, #0
 8013e0c:	d106      	bne.n	8013e1c <dir_sdi+0x46>
 8013e0e:	693b      	ldr	r3, [r7, #16]
 8013e10:	781b      	ldrb	r3, [r3, #0]
 8013e12:	2b02      	cmp	r3, #2
 8013e14:	d902      	bls.n	8013e1c <dir_sdi+0x46>
		clst = fs->dirbase;
 8013e16:	693b      	ldr	r3, [r7, #16]
 8013e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013e1a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8013e1c:	697b      	ldr	r3, [r7, #20]
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d10c      	bne.n	8013e3c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8013e22:	683b      	ldr	r3, [r7, #0]
 8013e24:	095b      	lsrs	r3, r3, #5
 8013e26:	693a      	ldr	r2, [r7, #16]
 8013e28:	8912      	ldrh	r2, [r2, #8]
 8013e2a:	4293      	cmp	r3, r2
 8013e2c:	d301      	bcc.n	8013e32 <dir_sdi+0x5c>
 8013e2e:	2302      	movs	r3, #2
 8013e30:	e056      	b.n	8013ee0 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8013e32:	693b      	ldr	r3, [r7, #16]
 8013e34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013e36:	687b      	ldr	r3, [r7, #4]
 8013e38:	61da      	str	r2, [r3, #28]
 8013e3a:	e02d      	b.n	8013e98 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8013e3c:	693b      	ldr	r3, [r7, #16]
 8013e3e:	895b      	ldrh	r3, [r3, #10]
 8013e40:	461a      	mov	r2, r3
 8013e42:	693b      	ldr	r3, [r7, #16]
 8013e44:	899b      	ldrh	r3, [r3, #12]
 8013e46:	fb03 f302 	mul.w	r3, r3, r2
 8013e4a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013e4c:	e019      	b.n	8013e82 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	6979      	ldr	r1, [r7, #20]
 8013e52:	4618      	mov	r0, r3
 8013e54:	f7ff fca3 	bl	801379e <get_fat>
 8013e58:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013e5a:	697b      	ldr	r3, [r7, #20]
 8013e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e60:	d101      	bne.n	8013e66 <dir_sdi+0x90>
 8013e62:	2301      	movs	r3, #1
 8013e64:	e03c      	b.n	8013ee0 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8013e66:	697b      	ldr	r3, [r7, #20]
 8013e68:	2b01      	cmp	r3, #1
 8013e6a:	d904      	bls.n	8013e76 <dir_sdi+0xa0>
 8013e6c:	693b      	ldr	r3, [r7, #16]
 8013e6e:	69db      	ldr	r3, [r3, #28]
 8013e70:	697a      	ldr	r2, [r7, #20]
 8013e72:	429a      	cmp	r2, r3
 8013e74:	d301      	bcc.n	8013e7a <dir_sdi+0xa4>
 8013e76:	2302      	movs	r3, #2
 8013e78:	e032      	b.n	8013ee0 <dir_sdi+0x10a>
			ofs -= csz;
 8013e7a:	683a      	ldr	r2, [r7, #0]
 8013e7c:	68fb      	ldr	r3, [r7, #12]
 8013e7e:	1ad3      	subs	r3, r2, r3
 8013e80:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013e82:	683a      	ldr	r2, [r7, #0]
 8013e84:	68fb      	ldr	r3, [r7, #12]
 8013e86:	429a      	cmp	r2, r3
 8013e88:	d2e1      	bcs.n	8013e4e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8013e8a:	6979      	ldr	r1, [r7, #20]
 8013e8c:	6938      	ldr	r0, [r7, #16]
 8013e8e:	f7ff fc67 	bl	8013760 <clust2sect>
 8013e92:	4602      	mov	r2, r0
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	697a      	ldr	r2, [r7, #20]
 8013e9c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	69db      	ldr	r3, [r3, #28]
 8013ea2:	2b00      	cmp	r3, #0
 8013ea4:	d101      	bne.n	8013eaa <dir_sdi+0xd4>
 8013ea6:	2302      	movs	r3, #2
 8013ea8:	e01a      	b.n	8013ee0 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	69da      	ldr	r2, [r3, #28]
 8013eae:	693b      	ldr	r3, [r7, #16]
 8013eb0:	899b      	ldrh	r3, [r3, #12]
 8013eb2:	4619      	mov	r1, r3
 8013eb4:	683b      	ldr	r3, [r7, #0]
 8013eb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8013eba:	441a      	add	r2, r3
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8013ec0:	693b      	ldr	r3, [r7, #16]
 8013ec2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8013ec6:	693b      	ldr	r3, [r7, #16]
 8013ec8:	899b      	ldrh	r3, [r3, #12]
 8013eca:	461a      	mov	r2, r3
 8013ecc:	683b      	ldr	r3, [r7, #0]
 8013ece:	fbb3 f0f2 	udiv	r0, r3, r2
 8013ed2:	fb02 f200 	mul.w	r2, r2, r0
 8013ed6:	1a9b      	subs	r3, r3, r2
 8013ed8:	18ca      	adds	r2, r1, r3
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8013ede:	2300      	movs	r3, #0
}
 8013ee0:	4618      	mov	r0, r3
 8013ee2:	3718      	adds	r7, #24
 8013ee4:	46bd      	mov	sp, r7
 8013ee6:	bd80      	pop	{r7, pc}

08013ee8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8013ee8:	b580      	push	{r7, lr}
 8013eea:	b086      	sub	sp, #24
 8013eec:	af00      	add	r7, sp, #0
 8013eee:	6078      	str	r0, [r7, #4]
 8013ef0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	681b      	ldr	r3, [r3, #0]
 8013ef6:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	695b      	ldr	r3, [r3, #20]
 8013efc:	3320      	adds	r3, #32
 8013efe:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	69db      	ldr	r3, [r3, #28]
 8013f04:	2b00      	cmp	r3, #0
 8013f06:	d003      	beq.n	8013f10 <dir_next+0x28>
 8013f08:	68bb      	ldr	r3, [r7, #8]
 8013f0a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8013f0e:	d301      	bcc.n	8013f14 <dir_next+0x2c>
 8013f10:	2304      	movs	r3, #4
 8013f12:	e0bb      	b.n	801408c <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8013f14:	68fb      	ldr	r3, [r7, #12]
 8013f16:	899b      	ldrh	r3, [r3, #12]
 8013f18:	461a      	mov	r2, r3
 8013f1a:	68bb      	ldr	r3, [r7, #8]
 8013f1c:	fbb3 f1f2 	udiv	r1, r3, r2
 8013f20:	fb02 f201 	mul.w	r2, r2, r1
 8013f24:	1a9b      	subs	r3, r3, r2
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	f040 809d 	bne.w	8014066 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	69db      	ldr	r3, [r3, #28]
 8013f30:	1c5a      	adds	r2, r3, #1
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	699b      	ldr	r3, [r3, #24]
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d10b      	bne.n	8013f56 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8013f3e:	68bb      	ldr	r3, [r7, #8]
 8013f40:	095b      	lsrs	r3, r3, #5
 8013f42:	68fa      	ldr	r2, [r7, #12]
 8013f44:	8912      	ldrh	r2, [r2, #8]
 8013f46:	4293      	cmp	r3, r2
 8013f48:	f0c0 808d 	bcc.w	8014066 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	2200      	movs	r2, #0
 8013f50:	61da      	str	r2, [r3, #28]
 8013f52:	2304      	movs	r3, #4
 8013f54:	e09a      	b.n	801408c <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8013f56:	68fb      	ldr	r3, [r7, #12]
 8013f58:	899b      	ldrh	r3, [r3, #12]
 8013f5a:	461a      	mov	r2, r3
 8013f5c:	68bb      	ldr	r3, [r7, #8]
 8013f5e:	fbb3 f3f2 	udiv	r3, r3, r2
 8013f62:	68fa      	ldr	r2, [r7, #12]
 8013f64:	8952      	ldrh	r2, [r2, #10]
 8013f66:	3a01      	subs	r2, #1
 8013f68:	4013      	ands	r3, r2
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d17b      	bne.n	8014066 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8013f6e:	687a      	ldr	r2, [r7, #4]
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	699b      	ldr	r3, [r3, #24]
 8013f74:	4619      	mov	r1, r3
 8013f76:	4610      	mov	r0, r2
 8013f78:	f7ff fc11 	bl	801379e <get_fat>
 8013f7c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8013f7e:	697b      	ldr	r3, [r7, #20]
 8013f80:	2b01      	cmp	r3, #1
 8013f82:	d801      	bhi.n	8013f88 <dir_next+0xa0>
 8013f84:	2302      	movs	r3, #2
 8013f86:	e081      	b.n	801408c <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8013f88:	697b      	ldr	r3, [r7, #20]
 8013f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f8e:	d101      	bne.n	8013f94 <dir_next+0xac>
 8013f90:	2301      	movs	r3, #1
 8013f92:	e07b      	b.n	801408c <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8013f94:	68fb      	ldr	r3, [r7, #12]
 8013f96:	69db      	ldr	r3, [r3, #28]
 8013f98:	697a      	ldr	r2, [r7, #20]
 8013f9a:	429a      	cmp	r2, r3
 8013f9c:	d359      	bcc.n	8014052 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8013f9e:	683b      	ldr	r3, [r7, #0]
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	d104      	bne.n	8013fae <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	2200      	movs	r2, #0
 8013fa8:	61da      	str	r2, [r3, #28]
 8013faa:	2304      	movs	r3, #4
 8013fac:	e06e      	b.n	801408c <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8013fae:	687a      	ldr	r2, [r7, #4]
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	699b      	ldr	r3, [r3, #24]
 8013fb4:	4619      	mov	r1, r3
 8013fb6:	4610      	mov	r0, r2
 8013fb8:	f7ff fe3d 	bl	8013c36 <create_chain>
 8013fbc:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8013fbe:	697b      	ldr	r3, [r7, #20]
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d101      	bne.n	8013fc8 <dir_next+0xe0>
 8013fc4:	2307      	movs	r3, #7
 8013fc6:	e061      	b.n	801408c <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8013fc8:	697b      	ldr	r3, [r7, #20]
 8013fca:	2b01      	cmp	r3, #1
 8013fcc:	d101      	bne.n	8013fd2 <dir_next+0xea>
 8013fce:	2302      	movs	r3, #2
 8013fd0:	e05c      	b.n	801408c <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013fd2:	697b      	ldr	r3, [r7, #20]
 8013fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013fd8:	d101      	bne.n	8013fde <dir_next+0xf6>
 8013fda:	2301      	movs	r3, #1
 8013fdc:	e056      	b.n	801408c <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8013fde:	68f8      	ldr	r0, [r7, #12]
 8013fe0:	f7ff fadc 	bl	801359c <sync_window>
 8013fe4:	4603      	mov	r3, r0
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	d001      	beq.n	8013fee <dir_next+0x106>
 8013fea:	2301      	movs	r3, #1
 8013fec:	e04e      	b.n	801408c <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8013fee:	68fb      	ldr	r3, [r7, #12]
 8013ff0:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8013ff4:	68fb      	ldr	r3, [r7, #12]
 8013ff6:	899b      	ldrh	r3, [r3, #12]
 8013ff8:	461a      	mov	r2, r3
 8013ffa:	2100      	movs	r1, #0
 8013ffc:	f7ff f8d5 	bl	80131aa <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8014000:	2300      	movs	r3, #0
 8014002:	613b      	str	r3, [r7, #16]
 8014004:	6979      	ldr	r1, [r7, #20]
 8014006:	68f8      	ldr	r0, [r7, #12]
 8014008:	f7ff fbaa 	bl	8013760 <clust2sect>
 801400c:	4602      	mov	r2, r0
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	635a      	str	r2, [r3, #52]	; 0x34
 8014012:	e012      	b.n	801403a <dir_next+0x152>
						fs->wflag = 1;
 8014014:	68fb      	ldr	r3, [r7, #12]
 8014016:	2201      	movs	r2, #1
 8014018:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801401a:	68f8      	ldr	r0, [r7, #12]
 801401c:	f7ff fabe 	bl	801359c <sync_window>
 8014020:	4603      	mov	r3, r0
 8014022:	2b00      	cmp	r3, #0
 8014024:	d001      	beq.n	801402a <dir_next+0x142>
 8014026:	2301      	movs	r3, #1
 8014028:	e030      	b.n	801408c <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801402a:	693b      	ldr	r3, [r7, #16]
 801402c:	3301      	adds	r3, #1
 801402e:	613b      	str	r3, [r7, #16]
 8014030:	68fb      	ldr	r3, [r7, #12]
 8014032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014034:	1c5a      	adds	r2, r3, #1
 8014036:	68fb      	ldr	r3, [r7, #12]
 8014038:	635a      	str	r2, [r3, #52]	; 0x34
 801403a:	68fb      	ldr	r3, [r7, #12]
 801403c:	895b      	ldrh	r3, [r3, #10]
 801403e:	461a      	mov	r2, r3
 8014040:	693b      	ldr	r3, [r7, #16]
 8014042:	4293      	cmp	r3, r2
 8014044:	d3e6      	bcc.n	8014014 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8014046:	68fb      	ldr	r3, [r7, #12]
 8014048:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801404a:	693b      	ldr	r3, [r7, #16]
 801404c:	1ad2      	subs	r2, r2, r3
 801404e:	68fb      	ldr	r3, [r7, #12]
 8014050:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8014052:	687b      	ldr	r3, [r7, #4]
 8014054:	697a      	ldr	r2, [r7, #20]
 8014056:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8014058:	6979      	ldr	r1, [r7, #20]
 801405a:	68f8      	ldr	r0, [r7, #12]
 801405c:	f7ff fb80 	bl	8013760 <clust2sect>
 8014060:	4602      	mov	r2, r0
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	68ba      	ldr	r2, [r7, #8]
 801406a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801406c:	68fb      	ldr	r3, [r7, #12]
 801406e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8014072:	68fb      	ldr	r3, [r7, #12]
 8014074:	899b      	ldrh	r3, [r3, #12]
 8014076:	461a      	mov	r2, r3
 8014078:	68bb      	ldr	r3, [r7, #8]
 801407a:	fbb3 f0f2 	udiv	r0, r3, r2
 801407e:	fb02 f200 	mul.w	r2, r2, r0
 8014082:	1a9b      	subs	r3, r3, r2
 8014084:	18ca      	adds	r2, r1, r3
 8014086:	687b      	ldr	r3, [r7, #4]
 8014088:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801408a:	2300      	movs	r3, #0
}
 801408c:	4618      	mov	r0, r3
 801408e:	3718      	adds	r7, #24
 8014090:	46bd      	mov	sp, r7
 8014092:	bd80      	pop	{r7, pc}

08014094 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8014094:	b580      	push	{r7, lr}
 8014096:	b086      	sub	sp, #24
 8014098:	af00      	add	r7, sp, #0
 801409a:	6078      	str	r0, [r7, #4]
 801409c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801409e:	687b      	ldr	r3, [r7, #4]
 80140a0:	681b      	ldr	r3, [r3, #0]
 80140a2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80140a4:	2100      	movs	r1, #0
 80140a6:	6878      	ldr	r0, [r7, #4]
 80140a8:	f7ff fe95 	bl	8013dd6 <dir_sdi>
 80140ac:	4603      	mov	r3, r0
 80140ae:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80140b0:	7dfb      	ldrb	r3, [r7, #23]
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	d12b      	bne.n	801410e <dir_alloc+0x7a>
		n = 0;
 80140b6:	2300      	movs	r3, #0
 80140b8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80140ba:	687b      	ldr	r3, [r7, #4]
 80140bc:	69db      	ldr	r3, [r3, #28]
 80140be:	4619      	mov	r1, r3
 80140c0:	68f8      	ldr	r0, [r7, #12]
 80140c2:	f7ff faaf 	bl	8013624 <move_window>
 80140c6:	4603      	mov	r3, r0
 80140c8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80140ca:	7dfb      	ldrb	r3, [r7, #23]
 80140cc:	2b00      	cmp	r3, #0
 80140ce:	d11d      	bne.n	801410c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	6a1b      	ldr	r3, [r3, #32]
 80140d4:	781b      	ldrb	r3, [r3, #0]
 80140d6:	2be5      	cmp	r3, #229	; 0xe5
 80140d8:	d004      	beq.n	80140e4 <dir_alloc+0x50>
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	6a1b      	ldr	r3, [r3, #32]
 80140de:	781b      	ldrb	r3, [r3, #0]
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d107      	bne.n	80140f4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80140e4:	693b      	ldr	r3, [r7, #16]
 80140e6:	3301      	adds	r3, #1
 80140e8:	613b      	str	r3, [r7, #16]
 80140ea:	693a      	ldr	r2, [r7, #16]
 80140ec:	683b      	ldr	r3, [r7, #0]
 80140ee:	429a      	cmp	r2, r3
 80140f0:	d102      	bne.n	80140f8 <dir_alloc+0x64>
 80140f2:	e00c      	b.n	801410e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80140f4:	2300      	movs	r3, #0
 80140f6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80140f8:	2101      	movs	r1, #1
 80140fa:	6878      	ldr	r0, [r7, #4]
 80140fc:	f7ff fef4 	bl	8013ee8 <dir_next>
 8014100:	4603      	mov	r3, r0
 8014102:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8014104:	7dfb      	ldrb	r3, [r7, #23]
 8014106:	2b00      	cmp	r3, #0
 8014108:	d0d7      	beq.n	80140ba <dir_alloc+0x26>
 801410a:	e000      	b.n	801410e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 801410c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801410e:	7dfb      	ldrb	r3, [r7, #23]
 8014110:	2b04      	cmp	r3, #4
 8014112:	d101      	bne.n	8014118 <dir_alloc+0x84>
 8014114:	2307      	movs	r3, #7
 8014116:	75fb      	strb	r3, [r7, #23]
	return res;
 8014118:	7dfb      	ldrb	r3, [r7, #23]
}
 801411a:	4618      	mov	r0, r3
 801411c:	3718      	adds	r7, #24
 801411e:	46bd      	mov	sp, r7
 8014120:	bd80      	pop	{r7, pc}

08014122 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8014122:	b580      	push	{r7, lr}
 8014124:	b084      	sub	sp, #16
 8014126:	af00      	add	r7, sp, #0
 8014128:	6078      	str	r0, [r7, #4]
 801412a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801412c:	683b      	ldr	r3, [r7, #0]
 801412e:	331a      	adds	r3, #26
 8014130:	4618      	mov	r0, r3
 8014132:	f7fe ff97 	bl	8013064 <ld_word>
 8014136:	4603      	mov	r3, r0
 8014138:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801413a:	687b      	ldr	r3, [r7, #4]
 801413c:	781b      	ldrb	r3, [r3, #0]
 801413e:	2b03      	cmp	r3, #3
 8014140:	d109      	bne.n	8014156 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8014142:	683b      	ldr	r3, [r7, #0]
 8014144:	3314      	adds	r3, #20
 8014146:	4618      	mov	r0, r3
 8014148:	f7fe ff8c 	bl	8013064 <ld_word>
 801414c:	4603      	mov	r3, r0
 801414e:	041b      	lsls	r3, r3, #16
 8014150:	68fa      	ldr	r2, [r7, #12]
 8014152:	4313      	orrs	r3, r2
 8014154:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8014156:	68fb      	ldr	r3, [r7, #12]
}
 8014158:	4618      	mov	r0, r3
 801415a:	3710      	adds	r7, #16
 801415c:	46bd      	mov	sp, r7
 801415e:	bd80      	pop	{r7, pc}

08014160 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8014160:	b580      	push	{r7, lr}
 8014162:	b084      	sub	sp, #16
 8014164:	af00      	add	r7, sp, #0
 8014166:	60f8      	str	r0, [r7, #12]
 8014168:	60b9      	str	r1, [r7, #8]
 801416a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801416c:	68bb      	ldr	r3, [r7, #8]
 801416e:	331a      	adds	r3, #26
 8014170:	687a      	ldr	r2, [r7, #4]
 8014172:	b292      	uxth	r2, r2
 8014174:	4611      	mov	r1, r2
 8014176:	4618      	mov	r0, r3
 8014178:	f7fe ffaf 	bl	80130da <st_word>
	if (fs->fs_type == FS_FAT32) {
 801417c:	68fb      	ldr	r3, [r7, #12]
 801417e:	781b      	ldrb	r3, [r3, #0]
 8014180:	2b03      	cmp	r3, #3
 8014182:	d109      	bne.n	8014198 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8014184:	68bb      	ldr	r3, [r7, #8]
 8014186:	f103 0214 	add.w	r2, r3, #20
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	0c1b      	lsrs	r3, r3, #16
 801418e:	b29b      	uxth	r3, r3
 8014190:	4619      	mov	r1, r3
 8014192:	4610      	mov	r0, r2
 8014194:	f7fe ffa1 	bl	80130da <st_word>
	}
}
 8014198:	bf00      	nop
 801419a:	3710      	adds	r7, #16
 801419c:	46bd      	mov	sp, r7
 801419e:	bd80      	pop	{r7, pc}

080141a0 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80141a0:	b580      	push	{r7, lr}
 80141a2:	b086      	sub	sp, #24
 80141a4:	af00      	add	r7, sp, #0
 80141a6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	681b      	ldr	r3, [r3, #0]
 80141ac:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80141ae:	2100      	movs	r1, #0
 80141b0:	6878      	ldr	r0, [r7, #4]
 80141b2:	f7ff fe10 	bl	8013dd6 <dir_sdi>
 80141b6:	4603      	mov	r3, r0
 80141b8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80141ba:	7dfb      	ldrb	r3, [r7, #23]
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d001      	beq.n	80141c4 <dir_find+0x24>
 80141c0:	7dfb      	ldrb	r3, [r7, #23]
 80141c2:	e03e      	b.n	8014242 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80141c4:	687b      	ldr	r3, [r7, #4]
 80141c6:	69db      	ldr	r3, [r3, #28]
 80141c8:	4619      	mov	r1, r3
 80141ca:	6938      	ldr	r0, [r7, #16]
 80141cc:	f7ff fa2a 	bl	8013624 <move_window>
 80141d0:	4603      	mov	r3, r0
 80141d2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80141d4:	7dfb      	ldrb	r3, [r7, #23]
 80141d6:	2b00      	cmp	r3, #0
 80141d8:	d12f      	bne.n	801423a <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	6a1b      	ldr	r3, [r3, #32]
 80141de:	781b      	ldrb	r3, [r3, #0]
 80141e0:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80141e2:	7bfb      	ldrb	r3, [r7, #15]
 80141e4:	2b00      	cmp	r3, #0
 80141e6:	d102      	bne.n	80141ee <dir_find+0x4e>
 80141e8:	2304      	movs	r3, #4
 80141ea:	75fb      	strb	r3, [r7, #23]
 80141ec:	e028      	b.n	8014240 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80141ee:	687b      	ldr	r3, [r7, #4]
 80141f0:	6a1b      	ldr	r3, [r3, #32]
 80141f2:	330b      	adds	r3, #11
 80141f4:	781b      	ldrb	r3, [r3, #0]
 80141f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80141fa:	b2da      	uxtb	r2, r3
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8014200:	687b      	ldr	r3, [r7, #4]
 8014202:	6a1b      	ldr	r3, [r3, #32]
 8014204:	330b      	adds	r3, #11
 8014206:	781b      	ldrb	r3, [r3, #0]
 8014208:	f003 0308 	and.w	r3, r3, #8
 801420c:	2b00      	cmp	r3, #0
 801420e:	d10a      	bne.n	8014226 <dir_find+0x86>
 8014210:	687b      	ldr	r3, [r7, #4]
 8014212:	6a18      	ldr	r0, [r3, #32]
 8014214:	687b      	ldr	r3, [r7, #4]
 8014216:	3324      	adds	r3, #36	; 0x24
 8014218:	220b      	movs	r2, #11
 801421a:	4619      	mov	r1, r3
 801421c:	f7fe ffdf 	bl	80131de <mem_cmp>
 8014220:	4603      	mov	r3, r0
 8014222:	2b00      	cmp	r3, #0
 8014224:	d00b      	beq.n	801423e <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8014226:	2100      	movs	r1, #0
 8014228:	6878      	ldr	r0, [r7, #4]
 801422a:	f7ff fe5d 	bl	8013ee8 <dir_next>
 801422e:	4603      	mov	r3, r0
 8014230:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8014232:	7dfb      	ldrb	r3, [r7, #23]
 8014234:	2b00      	cmp	r3, #0
 8014236:	d0c5      	beq.n	80141c4 <dir_find+0x24>
 8014238:	e002      	b.n	8014240 <dir_find+0xa0>
		if (res != FR_OK) break;
 801423a:	bf00      	nop
 801423c:	e000      	b.n	8014240 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 801423e:	bf00      	nop

	return res;
 8014240:	7dfb      	ldrb	r3, [r7, #23]
}
 8014242:	4618      	mov	r0, r3
 8014244:	3718      	adds	r7, #24
 8014246:	46bd      	mov	sp, r7
 8014248:	bd80      	pop	{r7, pc}

0801424a <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 801424a:	b580      	push	{r7, lr}
 801424c:	b084      	sub	sp, #16
 801424e:	af00      	add	r7, sp, #0
 8014250:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	681b      	ldr	r3, [r3, #0]
 8014256:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8014258:	2101      	movs	r1, #1
 801425a:	6878      	ldr	r0, [r7, #4]
 801425c:	f7ff ff1a 	bl	8014094 <dir_alloc>
 8014260:	4603      	mov	r3, r0
 8014262:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8014264:	7bfb      	ldrb	r3, [r7, #15]
 8014266:	2b00      	cmp	r3, #0
 8014268:	d11c      	bne.n	80142a4 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	69db      	ldr	r3, [r3, #28]
 801426e:	4619      	mov	r1, r3
 8014270:	68b8      	ldr	r0, [r7, #8]
 8014272:	f7ff f9d7 	bl	8013624 <move_window>
 8014276:	4603      	mov	r3, r0
 8014278:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801427a:	7bfb      	ldrb	r3, [r7, #15]
 801427c:	2b00      	cmp	r3, #0
 801427e:	d111      	bne.n	80142a4 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	6a1b      	ldr	r3, [r3, #32]
 8014284:	2220      	movs	r2, #32
 8014286:	2100      	movs	r1, #0
 8014288:	4618      	mov	r0, r3
 801428a:	f7fe ff8e 	bl	80131aa <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	6a18      	ldr	r0, [r3, #32]
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	3324      	adds	r3, #36	; 0x24
 8014296:	220b      	movs	r2, #11
 8014298:	4619      	mov	r1, r3
 801429a:	f7fe ff65 	bl	8013168 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 801429e:	68bb      	ldr	r3, [r7, #8]
 80142a0:	2201      	movs	r2, #1
 80142a2:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80142a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80142a6:	4618      	mov	r0, r3
 80142a8:	3710      	adds	r7, #16
 80142aa:	46bd      	mov	sp, r7
 80142ac:	bd80      	pop	{r7, pc}
	...

080142b0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80142b0:	b580      	push	{r7, lr}
 80142b2:	b088      	sub	sp, #32
 80142b4:	af00      	add	r7, sp, #0
 80142b6:	6078      	str	r0, [r7, #4]
 80142b8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80142ba:	683b      	ldr	r3, [r7, #0]
 80142bc:	681b      	ldr	r3, [r3, #0]
 80142be:	60fb      	str	r3, [r7, #12]
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	3324      	adds	r3, #36	; 0x24
 80142c4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80142c6:	220b      	movs	r2, #11
 80142c8:	2120      	movs	r1, #32
 80142ca:	68b8      	ldr	r0, [r7, #8]
 80142cc:	f7fe ff6d 	bl	80131aa <mem_set>
	si = i = 0; ni = 8;
 80142d0:	2300      	movs	r3, #0
 80142d2:	613b      	str	r3, [r7, #16]
 80142d4:	693b      	ldr	r3, [r7, #16]
 80142d6:	617b      	str	r3, [r7, #20]
 80142d8:	2308      	movs	r3, #8
 80142da:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80142dc:	697b      	ldr	r3, [r7, #20]
 80142de:	1c5a      	adds	r2, r3, #1
 80142e0:	617a      	str	r2, [r7, #20]
 80142e2:	68fa      	ldr	r2, [r7, #12]
 80142e4:	4413      	add	r3, r2
 80142e6:	781b      	ldrb	r3, [r3, #0]
 80142e8:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80142ea:	7ffb      	ldrb	r3, [r7, #31]
 80142ec:	2b20      	cmp	r3, #32
 80142ee:	d94b      	bls.n	8014388 <create_name+0xd8>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80142f0:	7ffb      	ldrb	r3, [r7, #31]
 80142f2:	2b2f      	cmp	r3, #47	; 0x2f
 80142f4:	d006      	beq.n	8014304 <create_name+0x54>
 80142f6:	7ffb      	ldrb	r3, [r7, #31]
 80142f8:	2b5c      	cmp	r3, #92	; 0x5c
 80142fa:	d110      	bne.n	801431e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80142fc:	e002      	b.n	8014304 <create_name+0x54>
 80142fe:	697b      	ldr	r3, [r7, #20]
 8014300:	3301      	adds	r3, #1
 8014302:	617b      	str	r3, [r7, #20]
 8014304:	68fa      	ldr	r2, [r7, #12]
 8014306:	697b      	ldr	r3, [r7, #20]
 8014308:	4413      	add	r3, r2
 801430a:	781b      	ldrb	r3, [r3, #0]
 801430c:	2b2f      	cmp	r3, #47	; 0x2f
 801430e:	d0f6      	beq.n	80142fe <create_name+0x4e>
 8014310:	68fa      	ldr	r2, [r7, #12]
 8014312:	697b      	ldr	r3, [r7, #20]
 8014314:	4413      	add	r3, r2
 8014316:	781b      	ldrb	r3, [r3, #0]
 8014318:	2b5c      	cmp	r3, #92	; 0x5c
 801431a:	d0f0      	beq.n	80142fe <create_name+0x4e>
			break;
 801431c:	e035      	b.n	801438a <create_name+0xda>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 801431e:	7ffb      	ldrb	r3, [r7, #31]
 8014320:	2b2e      	cmp	r3, #46	; 0x2e
 8014322:	d003      	beq.n	801432c <create_name+0x7c>
 8014324:	693a      	ldr	r2, [r7, #16]
 8014326:	69bb      	ldr	r3, [r7, #24]
 8014328:	429a      	cmp	r2, r3
 801432a:	d30c      	bcc.n	8014346 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 801432c:	69bb      	ldr	r3, [r7, #24]
 801432e:	2b0b      	cmp	r3, #11
 8014330:	d002      	beq.n	8014338 <create_name+0x88>
 8014332:	7ffb      	ldrb	r3, [r7, #31]
 8014334:	2b2e      	cmp	r3, #46	; 0x2e
 8014336:	d001      	beq.n	801433c <create_name+0x8c>
 8014338:	2306      	movs	r3, #6
 801433a:	e041      	b.n	80143c0 <create_name+0x110>
			i = 8; ni = 11;				/* Goto extension */
 801433c:	2308      	movs	r3, #8
 801433e:	613b      	str	r3, [r7, #16]
 8014340:	230b      	movs	r3, #11
 8014342:	61bb      	str	r3, [r7, #24]
			continue;
 8014344:	e01f      	b.n	8014386 <create_name+0xd6>
		}
		if (c >= 0x80) {				/* Extended character? */
 8014346:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801434a:	2b00      	cmp	r3, #0
 801434c:	da01      	bge.n	8014352 <create_name+0xa2>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
#else
#if !_DF1S
			return FR_INVALID_NAME;		/* Reject extended characters (ASCII only cfg) */
 801434e:	2306      	movs	r3, #6
 8014350:	e036      	b.n	80143c0 <create_name+0x110>
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8014352:	7ffb      	ldrb	r3, [r7, #31]
 8014354:	4619      	mov	r1, r3
 8014356:	481c      	ldr	r0, [pc, #112]	; (80143c8 <create_name+0x118>)
 8014358:	f7fe ff68 	bl	801322c <chk_chr>
 801435c:	4603      	mov	r3, r0
 801435e:	2b00      	cmp	r3, #0
 8014360:	d001      	beq.n	8014366 <create_name+0xb6>
 8014362:	2306      	movs	r3, #6
 8014364:	e02c      	b.n	80143c0 <create_name+0x110>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8014366:	7ffb      	ldrb	r3, [r7, #31]
 8014368:	2b60      	cmp	r3, #96	; 0x60
 801436a:	d905      	bls.n	8014378 <create_name+0xc8>
 801436c:	7ffb      	ldrb	r3, [r7, #31]
 801436e:	2b7a      	cmp	r3, #122	; 0x7a
 8014370:	d802      	bhi.n	8014378 <create_name+0xc8>
 8014372:	7ffb      	ldrb	r3, [r7, #31]
 8014374:	3b20      	subs	r3, #32
 8014376:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8014378:	693b      	ldr	r3, [r7, #16]
 801437a:	1c5a      	adds	r2, r3, #1
 801437c:	613a      	str	r2, [r7, #16]
 801437e:	68ba      	ldr	r2, [r7, #8]
 8014380:	4413      	add	r3, r2
 8014382:	7ffa      	ldrb	r2, [r7, #31]
 8014384:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8014386:	e7a9      	b.n	80142dc <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8014388:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 801438a:	68fa      	ldr	r2, [r7, #12]
 801438c:	697b      	ldr	r3, [r7, #20]
 801438e:	441a      	add	r2, r3
 8014390:	683b      	ldr	r3, [r7, #0]
 8014392:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8014394:	693b      	ldr	r3, [r7, #16]
 8014396:	2b00      	cmp	r3, #0
 8014398:	d101      	bne.n	801439e <create_name+0xee>
 801439a:	2306      	movs	r3, #6
 801439c:	e010      	b.n	80143c0 <create_name+0x110>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801439e:	68bb      	ldr	r3, [r7, #8]
 80143a0:	781b      	ldrb	r3, [r3, #0]
 80143a2:	2be5      	cmp	r3, #229	; 0xe5
 80143a4:	d102      	bne.n	80143ac <create_name+0xfc>
 80143a6:	68bb      	ldr	r3, [r7, #8]
 80143a8:	2205      	movs	r2, #5
 80143aa:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80143ac:	7ffb      	ldrb	r3, [r7, #31]
 80143ae:	2b20      	cmp	r3, #32
 80143b0:	d801      	bhi.n	80143b6 <create_name+0x106>
 80143b2:	2204      	movs	r2, #4
 80143b4:	e000      	b.n	80143b8 <create_name+0x108>
 80143b6:	2200      	movs	r2, #0
 80143b8:	68bb      	ldr	r3, [r7, #8]
 80143ba:	330b      	adds	r3, #11
 80143bc:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80143be:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80143c0:	4618      	mov	r0, r3
 80143c2:	3720      	adds	r7, #32
 80143c4:	46bd      	mov	sp, r7
 80143c6:	bd80      	pop	{r7, pc}
 80143c8:	0801e990 	.word	0x0801e990

080143cc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80143cc:	b580      	push	{r7, lr}
 80143ce:	b086      	sub	sp, #24
 80143d0:	af00      	add	r7, sp, #0
 80143d2:	6078      	str	r0, [r7, #4]
 80143d4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80143d6:	687b      	ldr	r3, [r7, #4]
 80143d8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80143da:	693b      	ldr	r3, [r7, #16]
 80143dc:	681b      	ldr	r3, [r3, #0]
 80143de:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80143e0:	e002      	b.n	80143e8 <follow_path+0x1c>
 80143e2:	683b      	ldr	r3, [r7, #0]
 80143e4:	3301      	adds	r3, #1
 80143e6:	603b      	str	r3, [r7, #0]
 80143e8:	683b      	ldr	r3, [r7, #0]
 80143ea:	781b      	ldrb	r3, [r3, #0]
 80143ec:	2b2f      	cmp	r3, #47	; 0x2f
 80143ee:	d0f8      	beq.n	80143e2 <follow_path+0x16>
 80143f0:	683b      	ldr	r3, [r7, #0]
 80143f2:	781b      	ldrb	r3, [r3, #0]
 80143f4:	2b5c      	cmp	r3, #92	; 0x5c
 80143f6:	d0f4      	beq.n	80143e2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80143f8:	693b      	ldr	r3, [r7, #16]
 80143fa:	2200      	movs	r2, #0
 80143fc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80143fe:	683b      	ldr	r3, [r7, #0]
 8014400:	781b      	ldrb	r3, [r3, #0]
 8014402:	2b1f      	cmp	r3, #31
 8014404:	d80a      	bhi.n	801441c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8014406:	687b      	ldr	r3, [r7, #4]
 8014408:	2280      	movs	r2, #128	; 0x80
 801440a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801440e:	2100      	movs	r1, #0
 8014410:	6878      	ldr	r0, [r7, #4]
 8014412:	f7ff fce0 	bl	8013dd6 <dir_sdi>
 8014416:	4603      	mov	r3, r0
 8014418:	75fb      	strb	r3, [r7, #23]
 801441a:	e048      	b.n	80144ae <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801441c:	463b      	mov	r3, r7
 801441e:	4619      	mov	r1, r3
 8014420:	6878      	ldr	r0, [r7, #4]
 8014422:	f7ff ff45 	bl	80142b0 <create_name>
 8014426:	4603      	mov	r3, r0
 8014428:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801442a:	7dfb      	ldrb	r3, [r7, #23]
 801442c:	2b00      	cmp	r3, #0
 801442e:	d139      	bne.n	80144a4 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8014430:	6878      	ldr	r0, [r7, #4]
 8014432:	f7ff feb5 	bl	80141a0 <dir_find>
 8014436:	4603      	mov	r3, r0
 8014438:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8014440:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8014442:	7dfb      	ldrb	r3, [r7, #23]
 8014444:	2b00      	cmp	r3, #0
 8014446:	d00a      	beq.n	801445e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8014448:	7dfb      	ldrb	r3, [r7, #23]
 801444a:	2b04      	cmp	r3, #4
 801444c:	d12c      	bne.n	80144a8 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801444e:	7afb      	ldrb	r3, [r7, #11]
 8014450:	f003 0304 	and.w	r3, r3, #4
 8014454:	2b00      	cmp	r3, #0
 8014456:	d127      	bne.n	80144a8 <follow_path+0xdc>
 8014458:	2305      	movs	r3, #5
 801445a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 801445c:	e024      	b.n	80144a8 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801445e:	7afb      	ldrb	r3, [r7, #11]
 8014460:	f003 0304 	and.w	r3, r3, #4
 8014464:	2b00      	cmp	r3, #0
 8014466:	d121      	bne.n	80144ac <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8014468:	693b      	ldr	r3, [r7, #16]
 801446a:	799b      	ldrb	r3, [r3, #6]
 801446c:	f003 0310 	and.w	r3, r3, #16
 8014470:	2b00      	cmp	r3, #0
 8014472:	d102      	bne.n	801447a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8014474:	2305      	movs	r3, #5
 8014476:	75fb      	strb	r3, [r7, #23]
 8014478:	e019      	b.n	80144ae <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801447a:	68fb      	ldr	r3, [r7, #12]
 801447c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	695b      	ldr	r3, [r3, #20]
 8014484:	68fa      	ldr	r2, [r7, #12]
 8014486:	8992      	ldrh	r2, [r2, #12]
 8014488:	fbb3 f0f2 	udiv	r0, r3, r2
 801448c:	fb02 f200 	mul.w	r2, r2, r0
 8014490:	1a9b      	subs	r3, r3, r2
 8014492:	440b      	add	r3, r1
 8014494:	4619      	mov	r1, r3
 8014496:	68f8      	ldr	r0, [r7, #12]
 8014498:	f7ff fe43 	bl	8014122 <ld_clust>
 801449c:	4602      	mov	r2, r0
 801449e:	693b      	ldr	r3, [r7, #16]
 80144a0:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80144a2:	e7bb      	b.n	801441c <follow_path+0x50>
			if (res != FR_OK) break;
 80144a4:	bf00      	nop
 80144a6:	e002      	b.n	80144ae <follow_path+0xe2>
				break;
 80144a8:	bf00      	nop
 80144aa:	e000      	b.n	80144ae <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80144ac:	bf00      	nop
			}
		}
	}

	return res;
 80144ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80144b0:	4618      	mov	r0, r3
 80144b2:	3718      	adds	r7, #24
 80144b4:	46bd      	mov	sp, r7
 80144b6:	bd80      	pop	{r7, pc}

080144b8 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80144b8:	b480      	push	{r7}
 80144ba:	b087      	sub	sp, #28
 80144bc:	af00      	add	r7, sp, #0
 80144be:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80144c0:	f04f 33ff 	mov.w	r3, #4294967295
 80144c4:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	681b      	ldr	r3, [r3, #0]
 80144ca:	2b00      	cmp	r3, #0
 80144cc:	d031      	beq.n	8014532 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	681b      	ldr	r3, [r3, #0]
 80144d2:	617b      	str	r3, [r7, #20]
 80144d4:	e002      	b.n	80144dc <get_ldnumber+0x24>
 80144d6:	697b      	ldr	r3, [r7, #20]
 80144d8:	3301      	adds	r3, #1
 80144da:	617b      	str	r3, [r7, #20]
 80144dc:	697b      	ldr	r3, [r7, #20]
 80144de:	781b      	ldrb	r3, [r3, #0]
 80144e0:	2b20      	cmp	r3, #32
 80144e2:	d903      	bls.n	80144ec <get_ldnumber+0x34>
 80144e4:	697b      	ldr	r3, [r7, #20]
 80144e6:	781b      	ldrb	r3, [r3, #0]
 80144e8:	2b3a      	cmp	r3, #58	; 0x3a
 80144ea:	d1f4      	bne.n	80144d6 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80144ec:	697b      	ldr	r3, [r7, #20]
 80144ee:	781b      	ldrb	r3, [r3, #0]
 80144f0:	2b3a      	cmp	r3, #58	; 0x3a
 80144f2:	d11c      	bne.n	801452e <get_ldnumber+0x76>
			tp = *path;
 80144f4:	687b      	ldr	r3, [r7, #4]
 80144f6:	681b      	ldr	r3, [r3, #0]
 80144f8:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80144fa:	68fb      	ldr	r3, [r7, #12]
 80144fc:	1c5a      	adds	r2, r3, #1
 80144fe:	60fa      	str	r2, [r7, #12]
 8014500:	781b      	ldrb	r3, [r3, #0]
 8014502:	3b30      	subs	r3, #48	; 0x30
 8014504:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8014506:	68bb      	ldr	r3, [r7, #8]
 8014508:	2b09      	cmp	r3, #9
 801450a:	d80e      	bhi.n	801452a <get_ldnumber+0x72>
 801450c:	68fa      	ldr	r2, [r7, #12]
 801450e:	697b      	ldr	r3, [r7, #20]
 8014510:	429a      	cmp	r2, r3
 8014512:	d10a      	bne.n	801452a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8014514:	68bb      	ldr	r3, [r7, #8]
 8014516:	2b00      	cmp	r3, #0
 8014518:	d107      	bne.n	801452a <get_ldnumber+0x72>
					vol = (int)i;
 801451a:	68bb      	ldr	r3, [r7, #8]
 801451c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 801451e:	697b      	ldr	r3, [r7, #20]
 8014520:	3301      	adds	r3, #1
 8014522:	617b      	str	r3, [r7, #20]
 8014524:	687b      	ldr	r3, [r7, #4]
 8014526:	697a      	ldr	r2, [r7, #20]
 8014528:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801452a:	693b      	ldr	r3, [r7, #16]
 801452c:	e002      	b.n	8014534 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 801452e:	2300      	movs	r3, #0
 8014530:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8014532:	693b      	ldr	r3, [r7, #16]
}
 8014534:	4618      	mov	r0, r3
 8014536:	371c      	adds	r7, #28
 8014538:	46bd      	mov	sp, r7
 801453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801453e:	4770      	bx	lr

08014540 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8014540:	b580      	push	{r7, lr}
 8014542:	b082      	sub	sp, #8
 8014544:	af00      	add	r7, sp, #0
 8014546:	6078      	str	r0, [r7, #4]
 8014548:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	2200      	movs	r2, #0
 801454e:	70da      	strb	r2, [r3, #3]
 8014550:	687b      	ldr	r3, [r7, #4]
 8014552:	f04f 32ff 	mov.w	r2, #4294967295
 8014556:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8014558:	6839      	ldr	r1, [r7, #0]
 801455a:	6878      	ldr	r0, [r7, #4]
 801455c:	f7ff f862 	bl	8013624 <move_window>
 8014560:	4603      	mov	r3, r0
 8014562:	2b00      	cmp	r3, #0
 8014564:	d001      	beq.n	801456a <check_fs+0x2a>
 8014566:	2304      	movs	r3, #4
 8014568:	e038      	b.n	80145dc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	3338      	adds	r3, #56	; 0x38
 801456e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8014572:	4618      	mov	r0, r3
 8014574:	f7fe fd76 	bl	8013064 <ld_word>
 8014578:	4603      	mov	r3, r0
 801457a:	461a      	mov	r2, r3
 801457c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8014580:	429a      	cmp	r2, r3
 8014582:	d001      	beq.n	8014588 <check_fs+0x48>
 8014584:	2303      	movs	r3, #3
 8014586:	e029      	b.n	80145dc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801458e:	2be9      	cmp	r3, #233	; 0xe9
 8014590:	d009      	beq.n	80145a6 <check_fs+0x66>
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8014598:	2beb      	cmp	r3, #235	; 0xeb
 801459a:	d11e      	bne.n	80145da <check_fs+0x9a>
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80145a2:	2b90      	cmp	r3, #144	; 0x90
 80145a4:	d119      	bne.n	80145da <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80145a6:	687b      	ldr	r3, [r7, #4]
 80145a8:	3338      	adds	r3, #56	; 0x38
 80145aa:	3336      	adds	r3, #54	; 0x36
 80145ac:	4618      	mov	r0, r3
 80145ae:	f7fe fd71 	bl	8013094 <ld_dword>
 80145b2:	4603      	mov	r3, r0
 80145b4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80145b8:	4a0a      	ldr	r2, [pc, #40]	; (80145e4 <check_fs+0xa4>)
 80145ba:	4293      	cmp	r3, r2
 80145bc:	d101      	bne.n	80145c2 <check_fs+0x82>
 80145be:	2300      	movs	r3, #0
 80145c0:	e00c      	b.n	80145dc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	3338      	adds	r3, #56	; 0x38
 80145c6:	3352      	adds	r3, #82	; 0x52
 80145c8:	4618      	mov	r0, r3
 80145ca:	f7fe fd63 	bl	8013094 <ld_dword>
 80145ce:	4602      	mov	r2, r0
 80145d0:	4b05      	ldr	r3, [pc, #20]	; (80145e8 <check_fs+0xa8>)
 80145d2:	429a      	cmp	r2, r3
 80145d4:	d101      	bne.n	80145da <check_fs+0x9a>
 80145d6:	2300      	movs	r3, #0
 80145d8:	e000      	b.n	80145dc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80145da:	2302      	movs	r3, #2
}
 80145dc:	4618      	mov	r0, r3
 80145de:	3708      	adds	r7, #8
 80145e0:	46bd      	mov	sp, r7
 80145e2:	bd80      	pop	{r7, pc}
 80145e4:	00544146 	.word	0x00544146
 80145e8:	33544146 	.word	0x33544146

080145ec <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80145ec:	b580      	push	{r7, lr}
 80145ee:	b096      	sub	sp, #88	; 0x58
 80145f0:	af00      	add	r7, sp, #0
 80145f2:	60f8      	str	r0, [r7, #12]
 80145f4:	60b9      	str	r1, [r7, #8]
 80145f6:	4613      	mov	r3, r2
 80145f8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80145fa:	68bb      	ldr	r3, [r7, #8]
 80145fc:	2200      	movs	r2, #0
 80145fe:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8014600:	68f8      	ldr	r0, [r7, #12]
 8014602:	f7ff ff59 	bl	80144b8 <get_ldnumber>
 8014606:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8014608:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801460a:	2b00      	cmp	r3, #0
 801460c:	da01      	bge.n	8014612 <find_volume+0x26>
 801460e:	230b      	movs	r3, #11
 8014610:	e26c      	b.n	8014aec <find_volume+0x500>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8014612:	4aa4      	ldr	r2, [pc, #656]	; (80148a4 <find_volume+0x2b8>)
 8014614:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801461a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 801461c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801461e:	2b00      	cmp	r3, #0
 8014620:	d101      	bne.n	8014626 <find_volume+0x3a>
 8014622:	230c      	movs	r3, #12
 8014624:	e262      	b.n	8014aec <find_volume+0x500>

	ENTER_FF(fs);						/* Lock the volume */
 8014626:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014628:	f7fe fe1b 	bl	8013262 <lock_fs>
 801462c:	4603      	mov	r3, r0
 801462e:	2b00      	cmp	r3, #0
 8014630:	d101      	bne.n	8014636 <find_volume+0x4a>
 8014632:	230f      	movs	r3, #15
 8014634:	e25a      	b.n	8014aec <find_volume+0x500>
	*rfs = fs;							/* Return pointer to the file system object */
 8014636:	68bb      	ldr	r3, [r7, #8]
 8014638:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801463a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 801463c:	79fb      	ldrb	r3, [r7, #7]
 801463e:	f023 0301 	bic.w	r3, r3, #1
 8014642:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8014644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014646:	781b      	ldrb	r3, [r3, #0]
 8014648:	2b00      	cmp	r3, #0
 801464a:	d01a      	beq.n	8014682 <find_volume+0x96>
		stat = disk_status(fs->drv);
 801464c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801464e:	785b      	ldrb	r3, [r3, #1]
 8014650:	4618      	mov	r0, r3
 8014652:	f7fe fc69 	bl	8012f28 <disk_status>
 8014656:	4603      	mov	r3, r0
 8014658:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 801465c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014660:	f003 0301 	and.w	r3, r3, #1
 8014664:	2b00      	cmp	r3, #0
 8014666:	d10c      	bne.n	8014682 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8014668:	79fb      	ldrb	r3, [r7, #7]
 801466a:	2b00      	cmp	r3, #0
 801466c:	d007      	beq.n	801467e <find_volume+0x92>
 801466e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014672:	f003 0304 	and.w	r3, r3, #4
 8014676:	2b00      	cmp	r3, #0
 8014678:	d001      	beq.n	801467e <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 801467a:	230a      	movs	r3, #10
 801467c:	e236      	b.n	8014aec <find_volume+0x500>
			}
			return FR_OK;				/* The file system object is valid */
 801467e:	2300      	movs	r3, #0
 8014680:	e234      	b.n	8014aec <find_volume+0x500>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8014682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014684:	2200      	movs	r2, #0
 8014686:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8014688:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801468a:	b2da      	uxtb	r2, r3
 801468c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801468e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8014690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014692:	785b      	ldrb	r3, [r3, #1]
 8014694:	4618      	mov	r0, r3
 8014696:	f7fe fc61 	bl	8012f5c <disk_initialize>
 801469a:	4603      	mov	r3, r0
 801469c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80146a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80146a4:	f003 0301 	and.w	r3, r3, #1
 80146a8:	2b00      	cmp	r3, #0
 80146aa:	d001      	beq.n	80146b0 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80146ac:	2303      	movs	r3, #3
 80146ae:	e21d      	b.n	8014aec <find_volume+0x500>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80146b0:	79fb      	ldrb	r3, [r7, #7]
 80146b2:	2b00      	cmp	r3, #0
 80146b4:	d007      	beq.n	80146c6 <find_volume+0xda>
 80146b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80146ba:	f003 0304 	and.w	r3, r3, #4
 80146be:	2b00      	cmp	r3, #0
 80146c0:	d001      	beq.n	80146c6 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 80146c2:	230a      	movs	r3, #10
 80146c4:	e212      	b.n	8014aec <find_volume+0x500>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80146c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146c8:	7858      	ldrb	r0, [r3, #1]
 80146ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146cc:	330c      	adds	r3, #12
 80146ce:	461a      	mov	r2, r3
 80146d0:	2102      	movs	r1, #2
 80146d2:	f7fe fca9 	bl	8013028 <disk_ioctl>
 80146d6:	4603      	mov	r3, r0
 80146d8:	2b00      	cmp	r3, #0
 80146da:	d001      	beq.n	80146e0 <find_volume+0xf4>
 80146dc:	2301      	movs	r3, #1
 80146de:	e205      	b.n	8014aec <find_volume+0x500>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80146e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146e2:	899b      	ldrh	r3, [r3, #12]
 80146e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80146e8:	d80d      	bhi.n	8014706 <find_volume+0x11a>
 80146ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146ec:	899b      	ldrh	r3, [r3, #12]
 80146ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80146f2:	d308      	bcc.n	8014706 <find_volume+0x11a>
 80146f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146f6:	899b      	ldrh	r3, [r3, #12]
 80146f8:	461a      	mov	r2, r3
 80146fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146fc:	899b      	ldrh	r3, [r3, #12]
 80146fe:	3b01      	subs	r3, #1
 8014700:	4013      	ands	r3, r2
 8014702:	2b00      	cmp	r3, #0
 8014704:	d001      	beq.n	801470a <find_volume+0x11e>
 8014706:	2301      	movs	r3, #1
 8014708:	e1f0      	b.n	8014aec <find_volume+0x500>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801470a:	2300      	movs	r3, #0
 801470c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801470e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014710:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014712:	f7ff ff15 	bl	8014540 <check_fs>
 8014716:	4603      	mov	r3, r0
 8014718:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 801471c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014720:	2b02      	cmp	r3, #2
 8014722:	d14b      	bne.n	80147bc <find_volume+0x1d0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8014724:	2300      	movs	r3, #0
 8014726:	643b      	str	r3, [r7, #64]	; 0x40
 8014728:	e01f      	b.n	801476a <find_volume+0x17e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801472a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801472c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8014730:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014732:	011b      	lsls	r3, r3, #4
 8014734:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8014738:	4413      	add	r3, r2
 801473a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801473c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801473e:	3304      	adds	r3, #4
 8014740:	781b      	ldrb	r3, [r3, #0]
 8014742:	2b00      	cmp	r3, #0
 8014744:	d006      	beq.n	8014754 <find_volume+0x168>
 8014746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014748:	3308      	adds	r3, #8
 801474a:	4618      	mov	r0, r3
 801474c:	f7fe fca2 	bl	8013094 <ld_dword>
 8014750:	4602      	mov	r2, r0
 8014752:	e000      	b.n	8014756 <find_volume+0x16a>
 8014754:	2200      	movs	r2, #0
 8014756:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014758:	009b      	lsls	r3, r3, #2
 801475a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801475e:	440b      	add	r3, r1
 8014760:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8014764:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014766:	3301      	adds	r3, #1
 8014768:	643b      	str	r3, [r7, #64]	; 0x40
 801476a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801476c:	2b03      	cmp	r3, #3
 801476e:	d9dc      	bls.n	801472a <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8014770:	2300      	movs	r3, #0
 8014772:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8014774:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014776:	2b00      	cmp	r3, #0
 8014778:	d002      	beq.n	8014780 <find_volume+0x194>
 801477a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801477c:	3b01      	subs	r3, #1
 801477e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8014780:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014782:	009b      	lsls	r3, r3, #2
 8014784:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8014788:	4413      	add	r3, r2
 801478a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801478e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8014790:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014792:	2b00      	cmp	r3, #0
 8014794:	d005      	beq.n	80147a2 <find_volume+0x1b6>
 8014796:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014798:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801479a:	f7ff fed1 	bl	8014540 <check_fs>
 801479e:	4603      	mov	r3, r0
 80147a0:	e000      	b.n	80147a4 <find_volume+0x1b8>
 80147a2:	2303      	movs	r3, #3
 80147a4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80147a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80147ac:	2b01      	cmp	r3, #1
 80147ae:	d905      	bls.n	80147bc <find_volume+0x1d0>
 80147b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80147b2:	3301      	adds	r3, #1
 80147b4:	643b      	str	r3, [r7, #64]	; 0x40
 80147b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80147b8:	2b03      	cmp	r3, #3
 80147ba:	d9e1      	bls.n	8014780 <find_volume+0x194>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80147bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80147c0:	2b04      	cmp	r3, #4
 80147c2:	d101      	bne.n	80147c8 <find_volume+0x1dc>
 80147c4:	2301      	movs	r3, #1
 80147c6:	e191      	b.n	8014aec <find_volume+0x500>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80147c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80147cc:	2b01      	cmp	r3, #1
 80147ce:	d901      	bls.n	80147d4 <find_volume+0x1e8>
 80147d0:	230d      	movs	r3, #13
 80147d2:	e18b      	b.n	8014aec <find_volume+0x500>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80147d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147d6:	3338      	adds	r3, #56	; 0x38
 80147d8:	330b      	adds	r3, #11
 80147da:	4618      	mov	r0, r3
 80147dc:	f7fe fc42 	bl	8013064 <ld_word>
 80147e0:	4603      	mov	r3, r0
 80147e2:	461a      	mov	r2, r3
 80147e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147e6:	899b      	ldrh	r3, [r3, #12]
 80147e8:	429a      	cmp	r2, r3
 80147ea:	d001      	beq.n	80147f0 <find_volume+0x204>
 80147ec:	230d      	movs	r3, #13
 80147ee:	e17d      	b.n	8014aec <find_volume+0x500>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80147f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147f2:	3338      	adds	r3, #56	; 0x38
 80147f4:	3316      	adds	r3, #22
 80147f6:	4618      	mov	r0, r3
 80147f8:	f7fe fc34 	bl	8013064 <ld_word>
 80147fc:	4603      	mov	r3, r0
 80147fe:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8014800:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014802:	2b00      	cmp	r3, #0
 8014804:	d106      	bne.n	8014814 <find_volume+0x228>
 8014806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014808:	3338      	adds	r3, #56	; 0x38
 801480a:	3324      	adds	r3, #36	; 0x24
 801480c:	4618      	mov	r0, r3
 801480e:	f7fe fc41 	bl	8013094 <ld_dword>
 8014812:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8014814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014816:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8014818:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801481a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801481c:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8014820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014822:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8014824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014826:	789b      	ldrb	r3, [r3, #2]
 8014828:	2b01      	cmp	r3, #1
 801482a:	d005      	beq.n	8014838 <find_volume+0x24c>
 801482c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801482e:	789b      	ldrb	r3, [r3, #2]
 8014830:	2b02      	cmp	r3, #2
 8014832:	d001      	beq.n	8014838 <find_volume+0x24c>
 8014834:	230d      	movs	r3, #13
 8014836:	e159      	b.n	8014aec <find_volume+0x500>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8014838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801483a:	789b      	ldrb	r3, [r3, #2]
 801483c:	461a      	mov	r2, r3
 801483e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014840:	fb02 f303 	mul.w	r3, r2, r3
 8014844:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8014846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014848:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801484c:	b29a      	uxth	r2, r3
 801484e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014850:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8014852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014854:	895b      	ldrh	r3, [r3, #10]
 8014856:	2b00      	cmp	r3, #0
 8014858:	d008      	beq.n	801486c <find_volume+0x280>
 801485a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801485c:	895b      	ldrh	r3, [r3, #10]
 801485e:	461a      	mov	r2, r3
 8014860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014862:	895b      	ldrh	r3, [r3, #10]
 8014864:	3b01      	subs	r3, #1
 8014866:	4013      	ands	r3, r2
 8014868:	2b00      	cmp	r3, #0
 801486a:	d001      	beq.n	8014870 <find_volume+0x284>
 801486c:	230d      	movs	r3, #13
 801486e:	e13d      	b.n	8014aec <find_volume+0x500>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8014870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014872:	3338      	adds	r3, #56	; 0x38
 8014874:	3311      	adds	r3, #17
 8014876:	4618      	mov	r0, r3
 8014878:	f7fe fbf4 	bl	8013064 <ld_word>
 801487c:	4603      	mov	r3, r0
 801487e:	461a      	mov	r2, r3
 8014880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014882:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8014884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014886:	891b      	ldrh	r3, [r3, #8]
 8014888:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801488a:	8992      	ldrh	r2, [r2, #12]
 801488c:	0952      	lsrs	r2, r2, #5
 801488e:	b292      	uxth	r2, r2
 8014890:	fbb3 f1f2 	udiv	r1, r3, r2
 8014894:	fb02 f201 	mul.w	r2, r2, r1
 8014898:	1a9b      	subs	r3, r3, r2
 801489a:	b29b      	uxth	r3, r3
 801489c:	2b00      	cmp	r3, #0
 801489e:	d003      	beq.n	80148a8 <find_volume+0x2bc>
 80148a0:	230d      	movs	r3, #13
 80148a2:	e123      	b.n	8014aec <find_volume+0x500>
 80148a4:	20000994 	.word	0x20000994

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80148a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148aa:	3338      	adds	r3, #56	; 0x38
 80148ac:	3313      	adds	r3, #19
 80148ae:	4618      	mov	r0, r3
 80148b0:	f7fe fbd8 	bl	8013064 <ld_word>
 80148b4:	4603      	mov	r3, r0
 80148b6:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80148b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	d106      	bne.n	80148cc <find_volume+0x2e0>
 80148be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148c0:	3338      	adds	r3, #56	; 0x38
 80148c2:	3320      	adds	r3, #32
 80148c4:	4618      	mov	r0, r3
 80148c6:	f7fe fbe5 	bl	8013094 <ld_dword>
 80148ca:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80148cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148ce:	3338      	adds	r3, #56	; 0x38
 80148d0:	330e      	adds	r3, #14
 80148d2:	4618      	mov	r0, r3
 80148d4:	f7fe fbc6 	bl	8013064 <ld_word>
 80148d8:	4603      	mov	r3, r0
 80148da:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80148dc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80148de:	2b00      	cmp	r3, #0
 80148e0:	d101      	bne.n	80148e6 <find_volume+0x2fa>
 80148e2:	230d      	movs	r3, #13
 80148e4:	e102      	b.n	8014aec <find_volume+0x500>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80148e6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80148e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80148ea:	4413      	add	r3, r2
 80148ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80148ee:	8911      	ldrh	r1, [r2, #8]
 80148f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80148f2:	8992      	ldrh	r2, [r2, #12]
 80148f4:	0952      	lsrs	r2, r2, #5
 80148f6:	b292      	uxth	r2, r2
 80148f8:	fbb1 f2f2 	udiv	r2, r1, r2
 80148fc:	b292      	uxth	r2, r2
 80148fe:	4413      	add	r3, r2
 8014900:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8014902:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014906:	429a      	cmp	r2, r3
 8014908:	d201      	bcs.n	801490e <find_volume+0x322>
 801490a:	230d      	movs	r3, #13
 801490c:	e0ee      	b.n	8014aec <find_volume+0x500>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 801490e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014912:	1ad3      	subs	r3, r2, r3
 8014914:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014916:	8952      	ldrh	r2, [r2, #10]
 8014918:	fbb3 f3f2 	udiv	r3, r3, r2
 801491c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801491e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014920:	2b00      	cmp	r3, #0
 8014922:	d101      	bne.n	8014928 <find_volume+0x33c>
 8014924:	230d      	movs	r3, #13
 8014926:	e0e1      	b.n	8014aec <find_volume+0x500>
		fmt = FS_FAT32;
 8014928:	2303      	movs	r3, #3
 801492a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801492e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014930:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8014934:	4293      	cmp	r3, r2
 8014936:	d802      	bhi.n	801493e <find_volume+0x352>
 8014938:	2302      	movs	r3, #2
 801493a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801493e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014940:	f640 72f5 	movw	r2, #4085	; 0xff5
 8014944:	4293      	cmp	r3, r2
 8014946:	d802      	bhi.n	801494e <find_volume+0x362>
 8014948:	2301      	movs	r3, #1
 801494a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801494e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014950:	1c9a      	adds	r2, r3, #2
 8014952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014954:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8014956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014958:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801495a:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801495c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801495e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014960:	441a      	add	r2, r3
 8014962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014964:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8014966:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8014968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801496a:	441a      	add	r2, r3
 801496c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801496e:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8014970:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014974:	2b03      	cmp	r3, #3
 8014976:	d11e      	bne.n	80149b6 <find_volume+0x3ca>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8014978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801497a:	3338      	adds	r3, #56	; 0x38
 801497c:	332a      	adds	r3, #42	; 0x2a
 801497e:	4618      	mov	r0, r3
 8014980:	f7fe fb70 	bl	8013064 <ld_word>
 8014984:	4603      	mov	r3, r0
 8014986:	2b00      	cmp	r3, #0
 8014988:	d001      	beq.n	801498e <find_volume+0x3a2>
 801498a:	230d      	movs	r3, #13
 801498c:	e0ae      	b.n	8014aec <find_volume+0x500>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 801498e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014990:	891b      	ldrh	r3, [r3, #8]
 8014992:	2b00      	cmp	r3, #0
 8014994:	d001      	beq.n	801499a <find_volume+0x3ae>
 8014996:	230d      	movs	r3, #13
 8014998:	e0a8      	b.n	8014aec <find_volume+0x500>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801499a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801499c:	3338      	adds	r3, #56	; 0x38
 801499e:	332c      	adds	r3, #44	; 0x2c
 80149a0:	4618      	mov	r0, r3
 80149a2:	f7fe fb77 	bl	8013094 <ld_dword>
 80149a6:	4602      	mov	r2, r0
 80149a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149aa:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80149ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149ae:	69db      	ldr	r3, [r3, #28]
 80149b0:	009b      	lsls	r3, r3, #2
 80149b2:	647b      	str	r3, [r7, #68]	; 0x44
 80149b4:	e01f      	b.n	80149f6 <find_volume+0x40a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80149b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149b8:	891b      	ldrh	r3, [r3, #8]
 80149ba:	2b00      	cmp	r3, #0
 80149bc:	d101      	bne.n	80149c2 <find_volume+0x3d6>
 80149be:	230d      	movs	r3, #13
 80149c0:	e094      	b.n	8014aec <find_volume+0x500>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80149c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80149c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80149c8:	441a      	add	r2, r3
 80149ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149cc:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80149ce:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80149d2:	2b02      	cmp	r3, #2
 80149d4:	d103      	bne.n	80149de <find_volume+0x3f2>
 80149d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149d8:	69db      	ldr	r3, [r3, #28]
 80149da:	005b      	lsls	r3, r3, #1
 80149dc:	e00a      	b.n	80149f4 <find_volume+0x408>
 80149de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149e0:	69da      	ldr	r2, [r3, #28]
 80149e2:	4613      	mov	r3, r2
 80149e4:	005b      	lsls	r3, r3, #1
 80149e6:	4413      	add	r3, r2
 80149e8:	085a      	lsrs	r2, r3, #1
 80149ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149ec:	69db      	ldr	r3, [r3, #28]
 80149ee:	f003 0301 	and.w	r3, r3, #1
 80149f2:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80149f4:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80149f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149f8:	6a1a      	ldr	r2, [r3, #32]
 80149fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149fc:	899b      	ldrh	r3, [r3, #12]
 80149fe:	4619      	mov	r1, r3
 8014a00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014a02:	440b      	add	r3, r1
 8014a04:	3b01      	subs	r3, #1
 8014a06:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014a08:	8989      	ldrh	r1, [r1, #12]
 8014a0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8014a0e:	429a      	cmp	r2, r3
 8014a10:	d201      	bcs.n	8014a16 <find_volume+0x42a>
 8014a12:	230d      	movs	r3, #13
 8014a14:	e06a      	b.n	8014aec <find_volume+0x500>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8014a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a18:	f04f 32ff 	mov.w	r2, #4294967295
 8014a1c:	619a      	str	r2, [r3, #24]
 8014a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a20:	699a      	ldr	r2, [r3, #24]
 8014a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a24:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8014a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a28:	2280      	movs	r2, #128	; 0x80
 8014a2a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8014a2c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014a30:	2b03      	cmp	r3, #3
 8014a32:	d149      	bne.n	8014ac8 <find_volume+0x4dc>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8014a34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a36:	3338      	adds	r3, #56	; 0x38
 8014a38:	3330      	adds	r3, #48	; 0x30
 8014a3a:	4618      	mov	r0, r3
 8014a3c:	f7fe fb12 	bl	8013064 <ld_word>
 8014a40:	4603      	mov	r3, r0
 8014a42:	2b01      	cmp	r3, #1
 8014a44:	d140      	bne.n	8014ac8 <find_volume+0x4dc>
			&& move_window(fs, bsect + 1) == FR_OK)
 8014a46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014a48:	3301      	adds	r3, #1
 8014a4a:	4619      	mov	r1, r3
 8014a4c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014a4e:	f7fe fde9 	bl	8013624 <move_window>
 8014a52:	4603      	mov	r3, r0
 8014a54:	2b00      	cmp	r3, #0
 8014a56:	d137      	bne.n	8014ac8 <find_volume+0x4dc>
		{
			fs->fsi_flag = 0;
 8014a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a5a:	2200      	movs	r2, #0
 8014a5c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8014a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a60:	3338      	adds	r3, #56	; 0x38
 8014a62:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8014a66:	4618      	mov	r0, r3
 8014a68:	f7fe fafc 	bl	8013064 <ld_word>
 8014a6c:	4603      	mov	r3, r0
 8014a6e:	461a      	mov	r2, r3
 8014a70:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8014a74:	429a      	cmp	r2, r3
 8014a76:	d127      	bne.n	8014ac8 <find_volume+0x4dc>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8014a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a7a:	3338      	adds	r3, #56	; 0x38
 8014a7c:	4618      	mov	r0, r3
 8014a7e:	f7fe fb09 	bl	8013094 <ld_dword>
 8014a82:	4602      	mov	r2, r0
 8014a84:	4b1b      	ldr	r3, [pc, #108]	; (8014af4 <find_volume+0x508>)
 8014a86:	429a      	cmp	r2, r3
 8014a88:	d11e      	bne.n	8014ac8 <find_volume+0x4dc>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8014a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a8c:	3338      	adds	r3, #56	; 0x38
 8014a8e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8014a92:	4618      	mov	r0, r3
 8014a94:	f7fe fafe 	bl	8013094 <ld_dword>
 8014a98:	4602      	mov	r2, r0
 8014a9a:	4b17      	ldr	r3, [pc, #92]	; (8014af8 <find_volume+0x50c>)
 8014a9c:	429a      	cmp	r2, r3
 8014a9e:	d113      	bne.n	8014ac8 <find_volume+0x4dc>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8014aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014aa2:	3338      	adds	r3, #56	; 0x38
 8014aa4:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8014aa8:	4618      	mov	r0, r3
 8014aaa:	f7fe faf3 	bl	8013094 <ld_dword>
 8014aae:	4602      	mov	r2, r0
 8014ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ab2:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8014ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ab6:	3338      	adds	r3, #56	; 0x38
 8014ab8:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8014abc:	4618      	mov	r0, r3
 8014abe:	f7fe fae9 	bl	8013094 <ld_dword>
 8014ac2:	4602      	mov	r2, r0
 8014ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ac6:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8014ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014aca:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8014ace:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8014ad0:	4b0a      	ldr	r3, [pc, #40]	; (8014afc <find_volume+0x510>)
 8014ad2:	881b      	ldrh	r3, [r3, #0]
 8014ad4:	3301      	adds	r3, #1
 8014ad6:	b29a      	uxth	r2, r3
 8014ad8:	4b08      	ldr	r3, [pc, #32]	; (8014afc <find_volume+0x510>)
 8014ada:	801a      	strh	r2, [r3, #0]
 8014adc:	4b07      	ldr	r3, [pc, #28]	; (8014afc <find_volume+0x510>)
 8014ade:	881a      	ldrh	r2, [r3, #0]
 8014ae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ae2:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8014ae4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014ae6:	f7fe fd35 	bl	8013554 <clear_lock>
#endif
	return FR_OK;
 8014aea:	2300      	movs	r3, #0
}
 8014aec:	4618      	mov	r0, r3
 8014aee:	3758      	adds	r7, #88	; 0x58
 8014af0:	46bd      	mov	sp, r7
 8014af2:	bd80      	pop	{r7, pc}
 8014af4:	41615252 	.word	0x41615252
 8014af8:	61417272 	.word	0x61417272
 8014afc:	20000998 	.word	0x20000998

08014b00 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8014b00:	b580      	push	{r7, lr}
 8014b02:	b084      	sub	sp, #16
 8014b04:	af00      	add	r7, sp, #0
 8014b06:	6078      	str	r0, [r7, #4]
 8014b08:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8014b0a:	2309      	movs	r3, #9
 8014b0c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8014b0e:	687b      	ldr	r3, [r7, #4]
 8014b10:	2b00      	cmp	r3, #0
 8014b12:	d02e      	beq.n	8014b72 <validate+0x72>
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	681b      	ldr	r3, [r3, #0]
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	d02a      	beq.n	8014b72 <validate+0x72>
 8014b1c:	687b      	ldr	r3, [r7, #4]
 8014b1e:	681b      	ldr	r3, [r3, #0]
 8014b20:	781b      	ldrb	r3, [r3, #0]
 8014b22:	2b00      	cmp	r3, #0
 8014b24:	d025      	beq.n	8014b72 <validate+0x72>
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	889a      	ldrh	r2, [r3, #4]
 8014b2a:	687b      	ldr	r3, [r7, #4]
 8014b2c:	681b      	ldr	r3, [r3, #0]
 8014b2e:	88db      	ldrh	r3, [r3, #6]
 8014b30:	429a      	cmp	r2, r3
 8014b32:	d11e      	bne.n	8014b72 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	681b      	ldr	r3, [r3, #0]
 8014b38:	4618      	mov	r0, r3
 8014b3a:	f7fe fb92 	bl	8013262 <lock_fs>
 8014b3e:	4603      	mov	r3, r0
 8014b40:	2b00      	cmp	r3, #0
 8014b42:	d014      	beq.n	8014b6e <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	681b      	ldr	r3, [r3, #0]
 8014b48:	785b      	ldrb	r3, [r3, #1]
 8014b4a:	4618      	mov	r0, r3
 8014b4c:	f7fe f9ec 	bl	8012f28 <disk_status>
 8014b50:	4603      	mov	r3, r0
 8014b52:	f003 0301 	and.w	r3, r3, #1
 8014b56:	2b00      	cmp	r3, #0
 8014b58:	d102      	bne.n	8014b60 <validate+0x60>
				res = FR_OK;
 8014b5a:	2300      	movs	r3, #0
 8014b5c:	73fb      	strb	r3, [r7, #15]
 8014b5e:	e008      	b.n	8014b72 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	681b      	ldr	r3, [r3, #0]
 8014b64:	2100      	movs	r1, #0
 8014b66:	4618      	mov	r0, r3
 8014b68:	f7fe fb91 	bl	801328e <unlock_fs>
 8014b6c:	e001      	b.n	8014b72 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8014b6e:	230f      	movs	r3, #15
 8014b70:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8014b72:	7bfb      	ldrb	r3, [r7, #15]
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	d102      	bne.n	8014b7e <validate+0x7e>
 8014b78:	687b      	ldr	r3, [r7, #4]
 8014b7a:	681b      	ldr	r3, [r3, #0]
 8014b7c:	e000      	b.n	8014b80 <validate+0x80>
 8014b7e:	2300      	movs	r3, #0
 8014b80:	683a      	ldr	r2, [r7, #0]
 8014b82:	6013      	str	r3, [r2, #0]
	return res;
 8014b84:	7bfb      	ldrb	r3, [r7, #15]
}
 8014b86:	4618      	mov	r0, r3
 8014b88:	3710      	adds	r7, #16
 8014b8a:	46bd      	mov	sp, r7
 8014b8c:	bd80      	pop	{r7, pc}
	...

08014b90 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8014b90:	b580      	push	{r7, lr}
 8014b92:	b088      	sub	sp, #32
 8014b94:	af00      	add	r7, sp, #0
 8014b96:	60f8      	str	r0, [r7, #12]
 8014b98:	60b9      	str	r1, [r7, #8]
 8014b9a:	4613      	mov	r3, r2
 8014b9c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8014b9e:	68bb      	ldr	r3, [r7, #8]
 8014ba0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8014ba2:	f107 0310 	add.w	r3, r7, #16
 8014ba6:	4618      	mov	r0, r3
 8014ba8:	f7ff fc86 	bl	80144b8 <get_ldnumber>
 8014bac:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8014bae:	69fb      	ldr	r3, [r7, #28]
 8014bb0:	2b00      	cmp	r3, #0
 8014bb2:	da01      	bge.n	8014bb8 <f_mount+0x28>
 8014bb4:	230b      	movs	r3, #11
 8014bb6:	e048      	b.n	8014c4a <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8014bb8:	4a26      	ldr	r2, [pc, #152]	; (8014c54 <f_mount+0xc4>)
 8014bba:	69fb      	ldr	r3, [r7, #28]
 8014bbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014bc0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8014bc2:	69bb      	ldr	r3, [r7, #24]
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d00f      	beq.n	8014be8 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8014bc8:	69b8      	ldr	r0, [r7, #24]
 8014bca:	f7fe fcc3 	bl	8013554 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8014bce:	69bb      	ldr	r3, [r7, #24]
 8014bd0:	691b      	ldr	r3, [r3, #16]
 8014bd2:	4618      	mov	r0, r3
 8014bd4:	f000 fd04 	bl	80155e0 <ff_del_syncobj>
 8014bd8:	4603      	mov	r3, r0
 8014bda:	2b00      	cmp	r3, #0
 8014bdc:	d101      	bne.n	8014be2 <f_mount+0x52>
 8014bde:	2302      	movs	r3, #2
 8014be0:	e033      	b.n	8014c4a <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8014be2:	69bb      	ldr	r3, [r7, #24]
 8014be4:	2200      	movs	r2, #0
 8014be6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8014be8:	68fb      	ldr	r3, [r7, #12]
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	d00f      	beq.n	8014c0e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8014bee:	68fb      	ldr	r3, [r7, #12]
 8014bf0:	2200      	movs	r2, #0
 8014bf2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8014bf4:	69fb      	ldr	r3, [r7, #28]
 8014bf6:	b2da      	uxtb	r2, r3
 8014bf8:	68fb      	ldr	r3, [r7, #12]
 8014bfa:	3310      	adds	r3, #16
 8014bfc:	4619      	mov	r1, r3
 8014bfe:	4610      	mov	r0, r2
 8014c00:	f000 fcd3 	bl	80155aa <ff_cre_syncobj>
 8014c04:	4603      	mov	r3, r0
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d101      	bne.n	8014c0e <f_mount+0x7e>
 8014c0a:	2302      	movs	r3, #2
 8014c0c:	e01d      	b.n	8014c4a <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8014c0e:	68fa      	ldr	r2, [r7, #12]
 8014c10:	4910      	ldr	r1, [pc, #64]	; (8014c54 <f_mount+0xc4>)
 8014c12:	69fb      	ldr	r3, [r7, #28]
 8014c14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8014c18:	68fb      	ldr	r3, [r7, #12]
 8014c1a:	2b00      	cmp	r3, #0
 8014c1c:	d002      	beq.n	8014c24 <f_mount+0x94>
 8014c1e:	79fb      	ldrb	r3, [r7, #7]
 8014c20:	2b01      	cmp	r3, #1
 8014c22:	d001      	beq.n	8014c28 <f_mount+0x98>
 8014c24:	2300      	movs	r3, #0
 8014c26:	e010      	b.n	8014c4a <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8014c28:	f107 010c 	add.w	r1, r7, #12
 8014c2c:	f107 0308 	add.w	r3, r7, #8
 8014c30:	2200      	movs	r2, #0
 8014c32:	4618      	mov	r0, r3
 8014c34:	f7ff fcda 	bl	80145ec <find_volume>
 8014c38:	4603      	mov	r3, r0
 8014c3a:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8014c3c:	68fb      	ldr	r3, [r7, #12]
 8014c3e:	7dfa      	ldrb	r2, [r7, #23]
 8014c40:	4611      	mov	r1, r2
 8014c42:	4618      	mov	r0, r3
 8014c44:	f7fe fb23 	bl	801328e <unlock_fs>
 8014c48:	7dfb      	ldrb	r3, [r7, #23]
}
 8014c4a:	4618      	mov	r0, r3
 8014c4c:	3720      	adds	r7, #32
 8014c4e:	46bd      	mov	sp, r7
 8014c50:	bd80      	pop	{r7, pc}
 8014c52:	bf00      	nop
 8014c54:	20000994 	.word	0x20000994

08014c58 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8014c58:	b580      	push	{r7, lr}
 8014c5a:	b098      	sub	sp, #96	; 0x60
 8014c5c:	af00      	add	r7, sp, #0
 8014c5e:	60f8      	str	r0, [r7, #12]
 8014c60:	60b9      	str	r1, [r7, #8]
 8014c62:	4613      	mov	r3, r2
 8014c64:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8014c66:	68fb      	ldr	r3, [r7, #12]
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	d101      	bne.n	8014c70 <f_open+0x18>
 8014c6c:	2309      	movs	r3, #9
 8014c6e:	e1c2      	b.n	8014ff6 <f_open+0x39e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8014c70:	79fb      	ldrb	r3, [r7, #7]
 8014c72:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8014c76:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8014c78:	79fa      	ldrb	r2, [r7, #7]
 8014c7a:	f107 0110 	add.w	r1, r7, #16
 8014c7e:	f107 0308 	add.w	r3, r7, #8
 8014c82:	4618      	mov	r0, r3
 8014c84:	f7ff fcb2 	bl	80145ec <find_volume>
 8014c88:	4603      	mov	r3, r0
 8014c8a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8014c8e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014c92:	2b00      	cmp	r3, #0
 8014c94:	f040 819f 	bne.w	8014fd6 <f_open+0x37e>
		dj.obj.fs = fs;
 8014c98:	693b      	ldr	r3, [r7, #16]
 8014c9a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8014c9c:	68ba      	ldr	r2, [r7, #8]
 8014c9e:	f107 0314 	add.w	r3, r7, #20
 8014ca2:	4611      	mov	r1, r2
 8014ca4:	4618      	mov	r0, r3
 8014ca6:	f7ff fb91 	bl	80143cc <follow_path>
 8014caa:	4603      	mov	r3, r0
 8014cac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8014cb0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014cb4:	2b00      	cmp	r3, #0
 8014cb6:	d11a      	bne.n	8014cee <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8014cb8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8014cbc:	b25b      	sxtb	r3, r3
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	da03      	bge.n	8014cca <f_open+0x72>
				res = FR_INVALID_NAME;
 8014cc2:	2306      	movs	r3, #6
 8014cc4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014cc8:	e011      	b.n	8014cee <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8014cca:	79fb      	ldrb	r3, [r7, #7]
 8014ccc:	f023 0301 	bic.w	r3, r3, #1
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	bf14      	ite	ne
 8014cd4:	2301      	movne	r3, #1
 8014cd6:	2300      	moveq	r3, #0
 8014cd8:	b2db      	uxtb	r3, r3
 8014cda:	461a      	mov	r2, r3
 8014cdc:	f107 0314 	add.w	r3, r7, #20
 8014ce0:	4611      	mov	r1, r2
 8014ce2:	4618      	mov	r0, r3
 8014ce4:	f7fe faee 	bl	80132c4 <chk_lock>
 8014ce8:	4603      	mov	r3, r0
 8014cea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8014cee:	79fb      	ldrb	r3, [r7, #7]
 8014cf0:	f003 031c 	and.w	r3, r3, #28
 8014cf4:	2b00      	cmp	r3, #0
 8014cf6:	d07f      	beq.n	8014df8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8014cf8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	d017      	beq.n	8014d30 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8014d00:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014d04:	2b04      	cmp	r3, #4
 8014d06:	d10e      	bne.n	8014d26 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8014d08:	f7fe fb38 	bl	801337c <enq_lock>
 8014d0c:	4603      	mov	r3, r0
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d006      	beq.n	8014d20 <f_open+0xc8>
 8014d12:	f107 0314 	add.w	r3, r7, #20
 8014d16:	4618      	mov	r0, r3
 8014d18:	f7ff fa97 	bl	801424a <dir_register>
 8014d1c:	4603      	mov	r3, r0
 8014d1e:	e000      	b.n	8014d22 <f_open+0xca>
 8014d20:	2312      	movs	r3, #18
 8014d22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8014d26:	79fb      	ldrb	r3, [r7, #7]
 8014d28:	f043 0308 	orr.w	r3, r3, #8
 8014d2c:	71fb      	strb	r3, [r7, #7]
 8014d2e:	e010      	b.n	8014d52 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8014d30:	7ebb      	ldrb	r3, [r7, #26]
 8014d32:	f003 0311 	and.w	r3, r3, #17
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d003      	beq.n	8014d42 <f_open+0xea>
					res = FR_DENIED;
 8014d3a:	2307      	movs	r3, #7
 8014d3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014d40:	e007      	b.n	8014d52 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8014d42:	79fb      	ldrb	r3, [r7, #7]
 8014d44:	f003 0304 	and.w	r3, r3, #4
 8014d48:	2b00      	cmp	r3, #0
 8014d4a:	d002      	beq.n	8014d52 <f_open+0xfa>
 8014d4c:	2308      	movs	r3, #8
 8014d4e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8014d52:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014d56:	2b00      	cmp	r3, #0
 8014d58:	d168      	bne.n	8014e2c <f_open+0x1d4>
 8014d5a:	79fb      	ldrb	r3, [r7, #7]
 8014d5c:	f003 0308 	and.w	r3, r3, #8
 8014d60:	2b00      	cmp	r3, #0
 8014d62:	d063      	beq.n	8014e2c <f_open+0x1d4>
				dw = GET_FATTIME();
 8014d64:	f7fd fe78 	bl	8012a58 <get_fattime>
 8014d68:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8014d6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014d6c:	330e      	adds	r3, #14
 8014d6e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014d70:	4618      	mov	r0, r3
 8014d72:	f7fe f9cd 	bl	8013110 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8014d76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014d78:	3316      	adds	r3, #22
 8014d7a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014d7c:	4618      	mov	r0, r3
 8014d7e:	f7fe f9c7 	bl	8013110 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8014d82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014d84:	330b      	adds	r3, #11
 8014d86:	2220      	movs	r2, #32
 8014d88:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8014d8a:	693b      	ldr	r3, [r7, #16]
 8014d8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014d8e:	4611      	mov	r1, r2
 8014d90:	4618      	mov	r0, r3
 8014d92:	f7ff f9c6 	bl	8014122 <ld_clust>
 8014d96:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8014d98:	693b      	ldr	r3, [r7, #16]
 8014d9a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8014d9c:	2200      	movs	r2, #0
 8014d9e:	4618      	mov	r0, r3
 8014da0:	f7ff f9de 	bl	8014160 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8014da4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014da6:	331c      	adds	r3, #28
 8014da8:	2100      	movs	r1, #0
 8014daa:	4618      	mov	r0, r3
 8014dac:	f7fe f9b0 	bl	8013110 <st_dword>
					fs->wflag = 1;
 8014db0:	693b      	ldr	r3, [r7, #16]
 8014db2:	2201      	movs	r2, #1
 8014db4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8014db6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	d037      	beq.n	8014e2c <f_open+0x1d4>
						dw = fs->winsect;
 8014dbc:	693b      	ldr	r3, [r7, #16]
 8014dbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014dc0:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8014dc2:	f107 0314 	add.w	r3, r7, #20
 8014dc6:	2200      	movs	r2, #0
 8014dc8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8014dca:	4618      	mov	r0, r3
 8014dcc:	f7fe fece 	bl	8013b6c <remove_chain>
 8014dd0:	4603      	mov	r3, r0
 8014dd2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8014dd6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014dda:	2b00      	cmp	r3, #0
 8014ddc:	d126      	bne.n	8014e2c <f_open+0x1d4>
							res = move_window(fs, dw);
 8014dde:	693b      	ldr	r3, [r7, #16]
 8014de0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014de2:	4618      	mov	r0, r3
 8014de4:	f7fe fc1e 	bl	8013624 <move_window>
 8014de8:	4603      	mov	r3, r0
 8014dea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8014dee:	693b      	ldr	r3, [r7, #16]
 8014df0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8014df2:	3a01      	subs	r2, #1
 8014df4:	615a      	str	r2, [r3, #20]
 8014df6:	e019      	b.n	8014e2c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8014df8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014dfc:	2b00      	cmp	r3, #0
 8014dfe:	d115      	bne.n	8014e2c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8014e00:	7ebb      	ldrb	r3, [r7, #26]
 8014e02:	f003 0310 	and.w	r3, r3, #16
 8014e06:	2b00      	cmp	r3, #0
 8014e08:	d003      	beq.n	8014e12 <f_open+0x1ba>
					res = FR_NO_FILE;
 8014e0a:	2304      	movs	r3, #4
 8014e0c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014e10:	e00c      	b.n	8014e2c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8014e12:	79fb      	ldrb	r3, [r7, #7]
 8014e14:	f003 0302 	and.w	r3, r3, #2
 8014e18:	2b00      	cmp	r3, #0
 8014e1a:	d007      	beq.n	8014e2c <f_open+0x1d4>
 8014e1c:	7ebb      	ldrb	r3, [r7, #26]
 8014e1e:	f003 0301 	and.w	r3, r3, #1
 8014e22:	2b00      	cmp	r3, #0
 8014e24:	d002      	beq.n	8014e2c <f_open+0x1d4>
						res = FR_DENIED;
 8014e26:	2307      	movs	r3, #7
 8014e28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8014e2c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014e30:	2b00      	cmp	r3, #0
 8014e32:	d128      	bne.n	8014e86 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8014e34:	79fb      	ldrb	r3, [r7, #7]
 8014e36:	f003 0308 	and.w	r3, r3, #8
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	d003      	beq.n	8014e46 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8014e3e:	79fb      	ldrb	r3, [r7, #7]
 8014e40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014e44:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8014e46:	693b      	ldr	r3, [r7, #16]
 8014e48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014e4a:	68fb      	ldr	r3, [r7, #12]
 8014e4c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8014e4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014e50:	68fb      	ldr	r3, [r7, #12]
 8014e52:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8014e54:	79fb      	ldrb	r3, [r7, #7]
 8014e56:	f023 0301 	bic.w	r3, r3, #1
 8014e5a:	2b00      	cmp	r3, #0
 8014e5c:	bf14      	ite	ne
 8014e5e:	2301      	movne	r3, #1
 8014e60:	2300      	moveq	r3, #0
 8014e62:	b2db      	uxtb	r3, r3
 8014e64:	461a      	mov	r2, r3
 8014e66:	f107 0314 	add.w	r3, r7, #20
 8014e6a:	4611      	mov	r1, r2
 8014e6c:	4618      	mov	r0, r3
 8014e6e:	f7fe faa7 	bl	80133c0 <inc_lock>
 8014e72:	4602      	mov	r2, r0
 8014e74:	68fb      	ldr	r3, [r7, #12]
 8014e76:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8014e78:	68fb      	ldr	r3, [r7, #12]
 8014e7a:	691b      	ldr	r3, [r3, #16]
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	d102      	bne.n	8014e86 <f_open+0x22e>
 8014e80:	2302      	movs	r3, #2
 8014e82:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8014e86:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014e8a:	2b00      	cmp	r3, #0
 8014e8c:	f040 80a3 	bne.w	8014fd6 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8014e90:	693b      	ldr	r3, [r7, #16]
 8014e92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014e94:	4611      	mov	r1, r2
 8014e96:	4618      	mov	r0, r3
 8014e98:	f7ff f943 	bl	8014122 <ld_clust>
 8014e9c:	4602      	mov	r2, r0
 8014e9e:	68fb      	ldr	r3, [r7, #12]
 8014ea0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8014ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014ea4:	331c      	adds	r3, #28
 8014ea6:	4618      	mov	r0, r3
 8014ea8:	f7fe f8f4 	bl	8013094 <ld_dword>
 8014eac:	4602      	mov	r2, r0
 8014eae:	68fb      	ldr	r3, [r7, #12]
 8014eb0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8014eb2:	68fb      	ldr	r3, [r7, #12]
 8014eb4:	2200      	movs	r2, #0
 8014eb6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8014eb8:	693a      	ldr	r2, [r7, #16]
 8014eba:	68fb      	ldr	r3, [r7, #12]
 8014ebc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8014ebe:	693b      	ldr	r3, [r7, #16]
 8014ec0:	88da      	ldrh	r2, [r3, #6]
 8014ec2:	68fb      	ldr	r3, [r7, #12]
 8014ec4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8014ec6:	68fb      	ldr	r3, [r7, #12]
 8014ec8:	79fa      	ldrb	r2, [r7, #7]
 8014eca:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8014ecc:	68fb      	ldr	r3, [r7, #12]
 8014ece:	2200      	movs	r2, #0
 8014ed0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8014ed2:	68fb      	ldr	r3, [r7, #12]
 8014ed4:	2200      	movs	r2, #0
 8014ed6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8014ed8:	68fb      	ldr	r3, [r7, #12]
 8014eda:	2200      	movs	r2, #0
 8014edc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8014ede:	68fb      	ldr	r3, [r7, #12]
 8014ee0:	3330      	adds	r3, #48	; 0x30
 8014ee2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8014ee6:	2100      	movs	r1, #0
 8014ee8:	4618      	mov	r0, r3
 8014eea:	f7fe f95e 	bl	80131aa <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8014eee:	79fb      	ldrb	r3, [r7, #7]
 8014ef0:	f003 0320 	and.w	r3, r3, #32
 8014ef4:	2b00      	cmp	r3, #0
 8014ef6:	d06e      	beq.n	8014fd6 <f_open+0x37e>
 8014ef8:	68fb      	ldr	r3, [r7, #12]
 8014efa:	68db      	ldr	r3, [r3, #12]
 8014efc:	2b00      	cmp	r3, #0
 8014efe:	d06a      	beq.n	8014fd6 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8014f00:	68fb      	ldr	r3, [r7, #12]
 8014f02:	68da      	ldr	r2, [r3, #12]
 8014f04:	68fb      	ldr	r3, [r7, #12]
 8014f06:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8014f08:	693b      	ldr	r3, [r7, #16]
 8014f0a:	895b      	ldrh	r3, [r3, #10]
 8014f0c:	461a      	mov	r2, r3
 8014f0e:	693b      	ldr	r3, [r7, #16]
 8014f10:	899b      	ldrh	r3, [r3, #12]
 8014f12:	fb03 f302 	mul.w	r3, r3, r2
 8014f16:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8014f18:	68fb      	ldr	r3, [r7, #12]
 8014f1a:	689b      	ldr	r3, [r3, #8]
 8014f1c:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8014f1e:	68fb      	ldr	r3, [r7, #12]
 8014f20:	68db      	ldr	r3, [r3, #12]
 8014f22:	657b      	str	r3, [r7, #84]	; 0x54
 8014f24:	e016      	b.n	8014f54 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8014f26:	68fb      	ldr	r3, [r7, #12]
 8014f28:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8014f2a:	4618      	mov	r0, r3
 8014f2c:	f7fe fc37 	bl	801379e <get_fat>
 8014f30:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8014f32:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8014f34:	2b01      	cmp	r3, #1
 8014f36:	d802      	bhi.n	8014f3e <f_open+0x2e6>
 8014f38:	2302      	movs	r3, #2
 8014f3a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8014f3e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8014f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f44:	d102      	bne.n	8014f4c <f_open+0x2f4>
 8014f46:	2301      	movs	r3, #1
 8014f48:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8014f4c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8014f4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014f50:	1ad3      	subs	r3, r2, r3
 8014f52:	657b      	str	r3, [r7, #84]	; 0x54
 8014f54:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014f58:	2b00      	cmp	r3, #0
 8014f5a:	d103      	bne.n	8014f64 <f_open+0x30c>
 8014f5c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8014f5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014f60:	429a      	cmp	r2, r3
 8014f62:	d8e0      	bhi.n	8014f26 <f_open+0x2ce>
				}
				fp->clust = clst;
 8014f64:	68fb      	ldr	r3, [r7, #12]
 8014f66:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8014f68:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8014f6a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014f6e:	2b00      	cmp	r3, #0
 8014f70:	d131      	bne.n	8014fd6 <f_open+0x37e>
 8014f72:	693b      	ldr	r3, [r7, #16]
 8014f74:	899b      	ldrh	r3, [r3, #12]
 8014f76:	461a      	mov	r2, r3
 8014f78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014f7a:	fbb3 f1f2 	udiv	r1, r3, r2
 8014f7e:	fb02 f201 	mul.w	r2, r2, r1
 8014f82:	1a9b      	subs	r3, r3, r2
 8014f84:	2b00      	cmp	r3, #0
 8014f86:	d026      	beq.n	8014fd6 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8014f88:	693b      	ldr	r3, [r7, #16]
 8014f8a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8014f8c:	4618      	mov	r0, r3
 8014f8e:	f7fe fbe7 	bl	8013760 <clust2sect>
 8014f92:	6478      	str	r0, [r7, #68]	; 0x44
 8014f94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014f96:	2b00      	cmp	r3, #0
 8014f98:	d103      	bne.n	8014fa2 <f_open+0x34a>
						res = FR_INT_ERR;
 8014f9a:	2302      	movs	r3, #2
 8014f9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014fa0:	e019      	b.n	8014fd6 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8014fa2:	693b      	ldr	r3, [r7, #16]
 8014fa4:	899b      	ldrh	r3, [r3, #12]
 8014fa6:	461a      	mov	r2, r3
 8014fa8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014faa:	fbb3 f2f2 	udiv	r2, r3, r2
 8014fae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014fb0:	441a      	add	r2, r3
 8014fb2:	68fb      	ldr	r3, [r7, #12]
 8014fb4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8014fb6:	693b      	ldr	r3, [r7, #16]
 8014fb8:	7858      	ldrb	r0, [r3, #1]
 8014fba:	68fb      	ldr	r3, [r7, #12]
 8014fbc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014fc0:	68fb      	ldr	r3, [r7, #12]
 8014fc2:	6a1a      	ldr	r2, [r3, #32]
 8014fc4:	2301      	movs	r3, #1
 8014fc6:	f7fd ffef 	bl	8012fa8 <disk_read>
 8014fca:	4603      	mov	r3, r0
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d002      	beq.n	8014fd6 <f_open+0x37e>
 8014fd0:	2301      	movs	r3, #1
 8014fd2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8014fd6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014fda:	2b00      	cmp	r3, #0
 8014fdc:	d002      	beq.n	8014fe4 <f_open+0x38c>
 8014fde:	68fb      	ldr	r3, [r7, #12]
 8014fe0:	2200      	movs	r2, #0
 8014fe2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8014fe4:	693b      	ldr	r3, [r7, #16]
 8014fe6:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8014fea:	4611      	mov	r1, r2
 8014fec:	4618      	mov	r0, r3
 8014fee:	f7fe f94e 	bl	801328e <unlock_fs>
 8014ff2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8014ff6:	4618      	mov	r0, r3
 8014ff8:	3760      	adds	r7, #96	; 0x60
 8014ffa:	46bd      	mov	sp, r7
 8014ffc:	bd80      	pop	{r7, pc}

08014ffe <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8014ffe:	b580      	push	{r7, lr}
 8015000:	b08c      	sub	sp, #48	; 0x30
 8015002:	af00      	add	r7, sp, #0
 8015004:	60f8      	str	r0, [r7, #12]
 8015006:	60b9      	str	r1, [r7, #8]
 8015008:	607a      	str	r2, [r7, #4]
 801500a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801500c:	68bb      	ldr	r3, [r7, #8]
 801500e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8015010:	683b      	ldr	r3, [r7, #0]
 8015012:	2200      	movs	r2, #0
 8015014:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8015016:	68fb      	ldr	r3, [r7, #12]
 8015018:	f107 0210 	add.w	r2, r7, #16
 801501c:	4611      	mov	r1, r2
 801501e:	4618      	mov	r0, r3
 8015020:	f7ff fd6e 	bl	8014b00 <validate>
 8015024:	4603      	mov	r3, r0
 8015026:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801502a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801502e:	2b00      	cmp	r3, #0
 8015030:	d107      	bne.n	8015042 <f_write+0x44>
 8015032:	68fb      	ldr	r3, [r7, #12]
 8015034:	7d5b      	ldrb	r3, [r3, #21]
 8015036:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801503a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801503e:	2b00      	cmp	r3, #0
 8015040:	d009      	beq.n	8015056 <f_write+0x58>
 8015042:	693b      	ldr	r3, [r7, #16]
 8015044:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8015048:	4611      	mov	r1, r2
 801504a:	4618      	mov	r0, r3
 801504c:	f7fe f91f 	bl	801328e <unlock_fs>
 8015050:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015054:	e192      	b.n	801537c <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8015056:	68fb      	ldr	r3, [r7, #12]
 8015058:	7d1b      	ldrb	r3, [r3, #20]
 801505a:	f003 0302 	and.w	r3, r3, #2
 801505e:	2b00      	cmp	r3, #0
 8015060:	d106      	bne.n	8015070 <f_write+0x72>
 8015062:	693b      	ldr	r3, [r7, #16]
 8015064:	2107      	movs	r1, #7
 8015066:	4618      	mov	r0, r3
 8015068:	f7fe f911 	bl	801328e <unlock_fs>
 801506c:	2307      	movs	r3, #7
 801506e:	e185      	b.n	801537c <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8015070:	68fb      	ldr	r3, [r7, #12]
 8015072:	699a      	ldr	r2, [r3, #24]
 8015074:	687b      	ldr	r3, [r7, #4]
 8015076:	441a      	add	r2, r3
 8015078:	68fb      	ldr	r3, [r7, #12]
 801507a:	699b      	ldr	r3, [r3, #24]
 801507c:	429a      	cmp	r2, r3
 801507e:	f080 816a 	bcs.w	8015356 <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8015082:	68fb      	ldr	r3, [r7, #12]
 8015084:	699b      	ldr	r3, [r3, #24]
 8015086:	43db      	mvns	r3, r3
 8015088:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801508a:	e164      	b.n	8015356 <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801508c:	68fb      	ldr	r3, [r7, #12]
 801508e:	699b      	ldr	r3, [r3, #24]
 8015090:	693a      	ldr	r2, [r7, #16]
 8015092:	8992      	ldrh	r2, [r2, #12]
 8015094:	fbb3 f1f2 	udiv	r1, r3, r2
 8015098:	fb02 f201 	mul.w	r2, r2, r1
 801509c:	1a9b      	subs	r3, r3, r2
 801509e:	2b00      	cmp	r3, #0
 80150a0:	f040 810f 	bne.w	80152c2 <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80150a4:	68fb      	ldr	r3, [r7, #12]
 80150a6:	699b      	ldr	r3, [r3, #24]
 80150a8:	693a      	ldr	r2, [r7, #16]
 80150aa:	8992      	ldrh	r2, [r2, #12]
 80150ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80150b0:	693a      	ldr	r2, [r7, #16]
 80150b2:	8952      	ldrh	r2, [r2, #10]
 80150b4:	3a01      	subs	r2, #1
 80150b6:	4013      	ands	r3, r2
 80150b8:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80150ba:	69bb      	ldr	r3, [r7, #24]
 80150bc:	2b00      	cmp	r3, #0
 80150be:	d14d      	bne.n	801515c <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80150c0:	68fb      	ldr	r3, [r7, #12]
 80150c2:	699b      	ldr	r3, [r3, #24]
 80150c4:	2b00      	cmp	r3, #0
 80150c6:	d10c      	bne.n	80150e2 <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80150c8:	68fb      	ldr	r3, [r7, #12]
 80150ca:	689b      	ldr	r3, [r3, #8]
 80150cc:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80150ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150d0:	2b00      	cmp	r3, #0
 80150d2:	d11a      	bne.n	801510a <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80150d4:	68fb      	ldr	r3, [r7, #12]
 80150d6:	2100      	movs	r1, #0
 80150d8:	4618      	mov	r0, r3
 80150da:	f7fe fdac 	bl	8013c36 <create_chain>
 80150de:	62b8      	str	r0, [r7, #40]	; 0x28
 80150e0:	e013      	b.n	801510a <f_write+0x10c>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80150e2:	68fb      	ldr	r3, [r7, #12]
 80150e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	d007      	beq.n	80150fa <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80150ea:	68fb      	ldr	r3, [r7, #12]
 80150ec:	699b      	ldr	r3, [r3, #24]
 80150ee:	4619      	mov	r1, r3
 80150f0:	68f8      	ldr	r0, [r7, #12]
 80150f2:	f7fe fe38 	bl	8013d66 <clmt_clust>
 80150f6:	62b8      	str	r0, [r7, #40]	; 0x28
 80150f8:	e007      	b.n	801510a <f_write+0x10c>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80150fa:	68fa      	ldr	r2, [r7, #12]
 80150fc:	68fb      	ldr	r3, [r7, #12]
 80150fe:	69db      	ldr	r3, [r3, #28]
 8015100:	4619      	mov	r1, r3
 8015102:	4610      	mov	r0, r2
 8015104:	f7fe fd97 	bl	8013c36 <create_chain>
 8015108:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801510a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801510c:	2b00      	cmp	r3, #0
 801510e:	f000 8127 	beq.w	8015360 <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8015112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015114:	2b01      	cmp	r3, #1
 8015116:	d109      	bne.n	801512c <f_write+0x12e>
 8015118:	68fb      	ldr	r3, [r7, #12]
 801511a:	2202      	movs	r2, #2
 801511c:	755a      	strb	r2, [r3, #21]
 801511e:	693b      	ldr	r3, [r7, #16]
 8015120:	2102      	movs	r1, #2
 8015122:	4618      	mov	r0, r3
 8015124:	f7fe f8b3 	bl	801328e <unlock_fs>
 8015128:	2302      	movs	r3, #2
 801512a:	e127      	b.n	801537c <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801512c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801512e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015132:	d109      	bne.n	8015148 <f_write+0x14a>
 8015134:	68fb      	ldr	r3, [r7, #12]
 8015136:	2201      	movs	r2, #1
 8015138:	755a      	strb	r2, [r3, #21]
 801513a:	693b      	ldr	r3, [r7, #16]
 801513c:	2101      	movs	r1, #1
 801513e:	4618      	mov	r0, r3
 8015140:	f7fe f8a5 	bl	801328e <unlock_fs>
 8015144:	2301      	movs	r3, #1
 8015146:	e119      	b.n	801537c <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 8015148:	68fb      	ldr	r3, [r7, #12]
 801514a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801514c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801514e:	68fb      	ldr	r3, [r7, #12]
 8015150:	689b      	ldr	r3, [r3, #8]
 8015152:	2b00      	cmp	r3, #0
 8015154:	d102      	bne.n	801515c <f_write+0x15e>
 8015156:	68fb      	ldr	r3, [r7, #12]
 8015158:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801515a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801515c:	68fb      	ldr	r3, [r7, #12]
 801515e:	7d1b      	ldrb	r3, [r3, #20]
 8015160:	b25b      	sxtb	r3, r3
 8015162:	2b00      	cmp	r3, #0
 8015164:	da1d      	bge.n	80151a2 <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8015166:	693b      	ldr	r3, [r7, #16]
 8015168:	7858      	ldrb	r0, [r3, #1]
 801516a:	68fb      	ldr	r3, [r7, #12]
 801516c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015170:	68fb      	ldr	r3, [r7, #12]
 8015172:	6a1a      	ldr	r2, [r3, #32]
 8015174:	2301      	movs	r3, #1
 8015176:	f7fd ff37 	bl	8012fe8 <disk_write>
 801517a:	4603      	mov	r3, r0
 801517c:	2b00      	cmp	r3, #0
 801517e:	d009      	beq.n	8015194 <f_write+0x196>
 8015180:	68fb      	ldr	r3, [r7, #12]
 8015182:	2201      	movs	r2, #1
 8015184:	755a      	strb	r2, [r3, #21]
 8015186:	693b      	ldr	r3, [r7, #16]
 8015188:	2101      	movs	r1, #1
 801518a:	4618      	mov	r0, r3
 801518c:	f7fe f87f 	bl	801328e <unlock_fs>
 8015190:	2301      	movs	r3, #1
 8015192:	e0f3      	b.n	801537c <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8015194:	68fb      	ldr	r3, [r7, #12]
 8015196:	7d1b      	ldrb	r3, [r3, #20]
 8015198:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801519c:	b2da      	uxtb	r2, r3
 801519e:	68fb      	ldr	r3, [r7, #12]
 80151a0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80151a2:	693a      	ldr	r2, [r7, #16]
 80151a4:	68fb      	ldr	r3, [r7, #12]
 80151a6:	69db      	ldr	r3, [r3, #28]
 80151a8:	4619      	mov	r1, r3
 80151aa:	4610      	mov	r0, r2
 80151ac:	f7fe fad8 	bl	8013760 <clust2sect>
 80151b0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80151b2:	697b      	ldr	r3, [r7, #20]
 80151b4:	2b00      	cmp	r3, #0
 80151b6:	d109      	bne.n	80151cc <f_write+0x1ce>
 80151b8:	68fb      	ldr	r3, [r7, #12]
 80151ba:	2202      	movs	r2, #2
 80151bc:	755a      	strb	r2, [r3, #21]
 80151be:	693b      	ldr	r3, [r7, #16]
 80151c0:	2102      	movs	r1, #2
 80151c2:	4618      	mov	r0, r3
 80151c4:	f7fe f863 	bl	801328e <unlock_fs>
 80151c8:	2302      	movs	r3, #2
 80151ca:	e0d7      	b.n	801537c <f_write+0x37e>
			sect += csect;
 80151cc:	697a      	ldr	r2, [r7, #20]
 80151ce:	69bb      	ldr	r3, [r7, #24]
 80151d0:	4413      	add	r3, r2
 80151d2:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80151d4:	693b      	ldr	r3, [r7, #16]
 80151d6:	899b      	ldrh	r3, [r3, #12]
 80151d8:	461a      	mov	r2, r3
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80151e0:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80151e2:	6a3b      	ldr	r3, [r7, #32]
 80151e4:	2b00      	cmp	r3, #0
 80151e6:	d048      	beq.n	801527a <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80151e8:	69ba      	ldr	r2, [r7, #24]
 80151ea:	6a3b      	ldr	r3, [r7, #32]
 80151ec:	4413      	add	r3, r2
 80151ee:	693a      	ldr	r2, [r7, #16]
 80151f0:	8952      	ldrh	r2, [r2, #10]
 80151f2:	4293      	cmp	r3, r2
 80151f4:	d905      	bls.n	8015202 <f_write+0x204>
					cc = fs->csize - csect;
 80151f6:	693b      	ldr	r3, [r7, #16]
 80151f8:	895b      	ldrh	r3, [r3, #10]
 80151fa:	461a      	mov	r2, r3
 80151fc:	69bb      	ldr	r3, [r7, #24]
 80151fe:	1ad3      	subs	r3, r2, r3
 8015200:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8015202:	693b      	ldr	r3, [r7, #16]
 8015204:	7858      	ldrb	r0, [r3, #1]
 8015206:	6a3b      	ldr	r3, [r7, #32]
 8015208:	697a      	ldr	r2, [r7, #20]
 801520a:	69f9      	ldr	r1, [r7, #28]
 801520c:	f7fd feec 	bl	8012fe8 <disk_write>
 8015210:	4603      	mov	r3, r0
 8015212:	2b00      	cmp	r3, #0
 8015214:	d009      	beq.n	801522a <f_write+0x22c>
 8015216:	68fb      	ldr	r3, [r7, #12]
 8015218:	2201      	movs	r2, #1
 801521a:	755a      	strb	r2, [r3, #21]
 801521c:	693b      	ldr	r3, [r7, #16]
 801521e:	2101      	movs	r1, #1
 8015220:	4618      	mov	r0, r3
 8015222:	f7fe f834 	bl	801328e <unlock_fs>
 8015226:	2301      	movs	r3, #1
 8015228:	e0a8      	b.n	801537c <f_write+0x37e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801522a:	68fb      	ldr	r3, [r7, #12]
 801522c:	6a1a      	ldr	r2, [r3, #32]
 801522e:	697b      	ldr	r3, [r7, #20]
 8015230:	1ad3      	subs	r3, r2, r3
 8015232:	6a3a      	ldr	r2, [r7, #32]
 8015234:	429a      	cmp	r2, r3
 8015236:	d918      	bls.n	801526a <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8015238:	68fb      	ldr	r3, [r7, #12]
 801523a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 801523e:	68fb      	ldr	r3, [r7, #12]
 8015240:	6a1a      	ldr	r2, [r3, #32]
 8015242:	697b      	ldr	r3, [r7, #20]
 8015244:	1ad3      	subs	r3, r2, r3
 8015246:	693a      	ldr	r2, [r7, #16]
 8015248:	8992      	ldrh	r2, [r2, #12]
 801524a:	fb02 f303 	mul.w	r3, r2, r3
 801524e:	69fa      	ldr	r2, [r7, #28]
 8015250:	18d1      	adds	r1, r2, r3
 8015252:	693b      	ldr	r3, [r7, #16]
 8015254:	899b      	ldrh	r3, [r3, #12]
 8015256:	461a      	mov	r2, r3
 8015258:	f7fd ff86 	bl	8013168 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801525c:	68fb      	ldr	r3, [r7, #12]
 801525e:	7d1b      	ldrb	r3, [r3, #20]
 8015260:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015264:	b2da      	uxtb	r2, r3
 8015266:	68fb      	ldr	r3, [r7, #12]
 8015268:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801526a:	693b      	ldr	r3, [r7, #16]
 801526c:	899b      	ldrh	r3, [r3, #12]
 801526e:	461a      	mov	r2, r3
 8015270:	6a3b      	ldr	r3, [r7, #32]
 8015272:	fb02 f303 	mul.w	r3, r2, r3
 8015276:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8015278:	e050      	b.n	801531c <f_write+0x31e>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801527a:	68fb      	ldr	r3, [r7, #12]
 801527c:	6a1b      	ldr	r3, [r3, #32]
 801527e:	697a      	ldr	r2, [r7, #20]
 8015280:	429a      	cmp	r2, r3
 8015282:	d01b      	beq.n	80152bc <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 8015284:	68fb      	ldr	r3, [r7, #12]
 8015286:	699a      	ldr	r2, [r3, #24]
 8015288:	68fb      	ldr	r3, [r7, #12]
 801528a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801528c:	429a      	cmp	r2, r3
 801528e:	d215      	bcs.n	80152bc <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8015290:	693b      	ldr	r3, [r7, #16]
 8015292:	7858      	ldrb	r0, [r3, #1]
 8015294:	68fb      	ldr	r3, [r7, #12]
 8015296:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801529a:	2301      	movs	r3, #1
 801529c:	697a      	ldr	r2, [r7, #20]
 801529e:	f7fd fe83 	bl	8012fa8 <disk_read>
 80152a2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80152a4:	2b00      	cmp	r3, #0
 80152a6:	d009      	beq.n	80152bc <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 80152a8:	68fb      	ldr	r3, [r7, #12]
 80152aa:	2201      	movs	r2, #1
 80152ac:	755a      	strb	r2, [r3, #21]
 80152ae:	693b      	ldr	r3, [r7, #16]
 80152b0:	2101      	movs	r1, #1
 80152b2:	4618      	mov	r0, r3
 80152b4:	f7fd ffeb 	bl	801328e <unlock_fs>
 80152b8:	2301      	movs	r3, #1
 80152ba:	e05f      	b.n	801537c <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 80152bc:	68fb      	ldr	r3, [r7, #12]
 80152be:	697a      	ldr	r2, [r7, #20]
 80152c0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80152c2:	693b      	ldr	r3, [r7, #16]
 80152c4:	899b      	ldrh	r3, [r3, #12]
 80152c6:	4618      	mov	r0, r3
 80152c8:	68fb      	ldr	r3, [r7, #12]
 80152ca:	699b      	ldr	r3, [r3, #24]
 80152cc:	693a      	ldr	r2, [r7, #16]
 80152ce:	8992      	ldrh	r2, [r2, #12]
 80152d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80152d4:	fb02 f201 	mul.w	r2, r2, r1
 80152d8:	1a9b      	subs	r3, r3, r2
 80152da:	1ac3      	subs	r3, r0, r3
 80152dc:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80152de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	429a      	cmp	r2, r3
 80152e4:	d901      	bls.n	80152ea <f_write+0x2ec>
 80152e6:	687b      	ldr	r3, [r7, #4]
 80152e8:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80152ea:	68fb      	ldr	r3, [r7, #12]
 80152ec:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80152f0:	68fb      	ldr	r3, [r7, #12]
 80152f2:	699b      	ldr	r3, [r3, #24]
 80152f4:	693a      	ldr	r2, [r7, #16]
 80152f6:	8992      	ldrh	r2, [r2, #12]
 80152f8:	fbb3 f0f2 	udiv	r0, r3, r2
 80152fc:	fb02 f200 	mul.w	r2, r2, r0
 8015300:	1a9b      	subs	r3, r3, r2
 8015302:	440b      	add	r3, r1
 8015304:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015306:	69f9      	ldr	r1, [r7, #28]
 8015308:	4618      	mov	r0, r3
 801530a:	f7fd ff2d 	bl	8013168 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801530e:	68fb      	ldr	r3, [r7, #12]
 8015310:	7d1b      	ldrb	r3, [r3, #20]
 8015312:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8015316:	b2da      	uxtb	r2, r3
 8015318:	68fb      	ldr	r3, [r7, #12]
 801531a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801531c:	69fa      	ldr	r2, [r7, #28]
 801531e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015320:	4413      	add	r3, r2
 8015322:	61fb      	str	r3, [r7, #28]
 8015324:	68fb      	ldr	r3, [r7, #12]
 8015326:	699a      	ldr	r2, [r3, #24]
 8015328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801532a:	441a      	add	r2, r3
 801532c:	68fb      	ldr	r3, [r7, #12]
 801532e:	619a      	str	r2, [r3, #24]
 8015330:	68fb      	ldr	r3, [r7, #12]
 8015332:	68da      	ldr	r2, [r3, #12]
 8015334:	68fb      	ldr	r3, [r7, #12]
 8015336:	699b      	ldr	r3, [r3, #24]
 8015338:	429a      	cmp	r2, r3
 801533a:	bf38      	it	cc
 801533c:	461a      	movcc	r2, r3
 801533e:	68fb      	ldr	r3, [r7, #12]
 8015340:	60da      	str	r2, [r3, #12]
 8015342:	683b      	ldr	r3, [r7, #0]
 8015344:	681a      	ldr	r2, [r3, #0]
 8015346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015348:	441a      	add	r2, r3
 801534a:	683b      	ldr	r3, [r7, #0]
 801534c:	601a      	str	r2, [r3, #0]
 801534e:	687a      	ldr	r2, [r7, #4]
 8015350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015352:	1ad3      	subs	r3, r2, r3
 8015354:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8015356:	687b      	ldr	r3, [r7, #4]
 8015358:	2b00      	cmp	r3, #0
 801535a:	f47f ae97 	bne.w	801508c <f_write+0x8e>
 801535e:	e000      	b.n	8015362 <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8015360:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8015362:	68fb      	ldr	r3, [r7, #12]
 8015364:	7d1b      	ldrb	r3, [r3, #20]
 8015366:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801536a:	b2da      	uxtb	r2, r3
 801536c:	68fb      	ldr	r3, [r7, #12]
 801536e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8015370:	693b      	ldr	r3, [r7, #16]
 8015372:	2100      	movs	r1, #0
 8015374:	4618      	mov	r0, r3
 8015376:	f7fd ff8a 	bl	801328e <unlock_fs>
 801537a:	2300      	movs	r3, #0
}
 801537c:	4618      	mov	r0, r3
 801537e:	3730      	adds	r7, #48	; 0x30
 8015380:	46bd      	mov	sp, r7
 8015382:	bd80      	pop	{r7, pc}

08015384 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8015384:	b580      	push	{r7, lr}
 8015386:	b086      	sub	sp, #24
 8015388:	af00      	add	r7, sp, #0
 801538a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	f107 0208 	add.w	r2, r7, #8
 8015392:	4611      	mov	r1, r2
 8015394:	4618      	mov	r0, r3
 8015396:	f7ff fbb3 	bl	8014b00 <validate>
 801539a:	4603      	mov	r3, r0
 801539c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801539e:	7dfb      	ldrb	r3, [r7, #23]
 80153a0:	2b00      	cmp	r3, #0
 80153a2:	d16d      	bne.n	8015480 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80153a4:	687b      	ldr	r3, [r7, #4]
 80153a6:	7d1b      	ldrb	r3, [r3, #20]
 80153a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80153ac:	2b00      	cmp	r3, #0
 80153ae:	d067      	beq.n	8015480 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80153b0:	687b      	ldr	r3, [r7, #4]
 80153b2:	7d1b      	ldrb	r3, [r3, #20]
 80153b4:	b25b      	sxtb	r3, r3
 80153b6:	2b00      	cmp	r3, #0
 80153b8:	da1a      	bge.n	80153f0 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80153ba:	68bb      	ldr	r3, [r7, #8]
 80153bc:	7858      	ldrb	r0, [r3, #1]
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80153c4:	687b      	ldr	r3, [r7, #4]
 80153c6:	6a1a      	ldr	r2, [r3, #32]
 80153c8:	2301      	movs	r3, #1
 80153ca:	f7fd fe0d 	bl	8012fe8 <disk_write>
 80153ce:	4603      	mov	r3, r0
 80153d0:	2b00      	cmp	r3, #0
 80153d2:	d006      	beq.n	80153e2 <f_sync+0x5e>
 80153d4:	68bb      	ldr	r3, [r7, #8]
 80153d6:	2101      	movs	r1, #1
 80153d8:	4618      	mov	r0, r3
 80153da:	f7fd ff58 	bl	801328e <unlock_fs>
 80153de:	2301      	movs	r3, #1
 80153e0:	e055      	b.n	801548e <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	7d1b      	ldrb	r3, [r3, #20]
 80153e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80153ea:	b2da      	uxtb	r2, r3
 80153ec:	687b      	ldr	r3, [r7, #4]
 80153ee:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80153f0:	f7fd fb32 	bl	8012a58 <get_fattime>
 80153f4:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80153f6:	68ba      	ldr	r2, [r7, #8]
 80153f8:	687b      	ldr	r3, [r7, #4]
 80153fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80153fc:	4619      	mov	r1, r3
 80153fe:	4610      	mov	r0, r2
 8015400:	f7fe f910 	bl	8013624 <move_window>
 8015404:	4603      	mov	r3, r0
 8015406:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8015408:	7dfb      	ldrb	r3, [r7, #23]
 801540a:	2b00      	cmp	r3, #0
 801540c:	d138      	bne.n	8015480 <f_sync+0xfc>
					dir = fp->dir_ptr;
 801540e:	687b      	ldr	r3, [r7, #4]
 8015410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015412:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8015414:	68fb      	ldr	r3, [r7, #12]
 8015416:	330b      	adds	r3, #11
 8015418:	781a      	ldrb	r2, [r3, #0]
 801541a:	68fb      	ldr	r3, [r7, #12]
 801541c:	330b      	adds	r3, #11
 801541e:	f042 0220 	orr.w	r2, r2, #32
 8015422:	b2d2      	uxtb	r2, r2
 8015424:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8015426:	687b      	ldr	r3, [r7, #4]
 8015428:	6818      	ldr	r0, [r3, #0]
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	689b      	ldr	r3, [r3, #8]
 801542e:	461a      	mov	r2, r3
 8015430:	68f9      	ldr	r1, [r7, #12]
 8015432:	f7fe fe95 	bl	8014160 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8015436:	68fb      	ldr	r3, [r7, #12]
 8015438:	f103 021c 	add.w	r2, r3, #28
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	68db      	ldr	r3, [r3, #12]
 8015440:	4619      	mov	r1, r3
 8015442:	4610      	mov	r0, r2
 8015444:	f7fd fe64 	bl	8013110 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8015448:	68fb      	ldr	r3, [r7, #12]
 801544a:	3316      	adds	r3, #22
 801544c:	6939      	ldr	r1, [r7, #16]
 801544e:	4618      	mov	r0, r3
 8015450:	f7fd fe5e 	bl	8013110 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8015454:	68fb      	ldr	r3, [r7, #12]
 8015456:	3312      	adds	r3, #18
 8015458:	2100      	movs	r1, #0
 801545a:	4618      	mov	r0, r3
 801545c:	f7fd fe3d 	bl	80130da <st_word>
					fs->wflag = 1;
 8015460:	68bb      	ldr	r3, [r7, #8]
 8015462:	2201      	movs	r2, #1
 8015464:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8015466:	68bb      	ldr	r3, [r7, #8]
 8015468:	4618      	mov	r0, r3
 801546a:	f7fe f909 	bl	8013680 <sync_fs>
 801546e:	4603      	mov	r3, r0
 8015470:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8015472:	687b      	ldr	r3, [r7, #4]
 8015474:	7d1b      	ldrb	r3, [r3, #20]
 8015476:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801547a:	b2da      	uxtb	r2, r3
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8015480:	68bb      	ldr	r3, [r7, #8]
 8015482:	7dfa      	ldrb	r2, [r7, #23]
 8015484:	4611      	mov	r1, r2
 8015486:	4618      	mov	r0, r3
 8015488:	f7fd ff01 	bl	801328e <unlock_fs>
 801548c:	7dfb      	ldrb	r3, [r7, #23]
}
 801548e:	4618      	mov	r0, r3
 8015490:	3718      	adds	r7, #24
 8015492:	46bd      	mov	sp, r7
 8015494:	bd80      	pop	{r7, pc}

08015496 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8015496:	b580      	push	{r7, lr}
 8015498:	b084      	sub	sp, #16
 801549a:	af00      	add	r7, sp, #0
 801549c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801549e:	6878      	ldr	r0, [r7, #4]
 80154a0:	f7ff ff70 	bl	8015384 <f_sync>
 80154a4:	4603      	mov	r3, r0
 80154a6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80154a8:	7bfb      	ldrb	r3, [r7, #15]
 80154aa:	2b00      	cmp	r3, #0
 80154ac:	d11d      	bne.n	80154ea <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80154ae:	687b      	ldr	r3, [r7, #4]
 80154b0:	f107 0208 	add.w	r2, r7, #8
 80154b4:	4611      	mov	r1, r2
 80154b6:	4618      	mov	r0, r3
 80154b8:	f7ff fb22 	bl	8014b00 <validate>
 80154bc:	4603      	mov	r3, r0
 80154be:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80154c0:	7bfb      	ldrb	r3, [r7, #15]
 80154c2:	2b00      	cmp	r3, #0
 80154c4:	d111      	bne.n	80154ea <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80154c6:	687b      	ldr	r3, [r7, #4]
 80154c8:	691b      	ldr	r3, [r3, #16]
 80154ca:	4618      	mov	r0, r3
 80154cc:	f7fe f806 	bl	80134dc <dec_lock>
 80154d0:	4603      	mov	r3, r0
 80154d2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80154d4:	7bfb      	ldrb	r3, [r7, #15]
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	d102      	bne.n	80154e0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80154da:	687b      	ldr	r3, [r7, #4]
 80154dc:	2200      	movs	r2, #0
 80154de:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 80154e0:	68bb      	ldr	r3, [r7, #8]
 80154e2:	2100      	movs	r1, #0
 80154e4:	4618      	mov	r0, r3
 80154e6:	f7fd fed2 	bl	801328e <unlock_fs>
#endif
		}
	}
	return res;
 80154ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80154ec:	4618      	mov	r0, r3
 80154ee:	3710      	adds	r7, #16
 80154f0:	46bd      	mov	sp, r7
 80154f2:	bd80      	pop	{r7, pc}

080154f4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80154f4:	b480      	push	{r7}
 80154f6:	b087      	sub	sp, #28
 80154f8:	af00      	add	r7, sp, #0
 80154fa:	60f8      	str	r0, [r7, #12]
 80154fc:	60b9      	str	r1, [r7, #8]
 80154fe:	4613      	mov	r3, r2
 8015500:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8015502:	2301      	movs	r3, #1
 8015504:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8015506:	2300      	movs	r3, #0
 8015508:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801550a:	4b1f      	ldr	r3, [pc, #124]	; (8015588 <FATFS_LinkDriverEx+0x94>)
 801550c:	7a5b      	ldrb	r3, [r3, #9]
 801550e:	b2db      	uxtb	r3, r3
 8015510:	2b00      	cmp	r3, #0
 8015512:	d131      	bne.n	8015578 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8015514:	4b1c      	ldr	r3, [pc, #112]	; (8015588 <FATFS_LinkDriverEx+0x94>)
 8015516:	7a5b      	ldrb	r3, [r3, #9]
 8015518:	b2db      	uxtb	r3, r3
 801551a:	461a      	mov	r2, r3
 801551c:	4b1a      	ldr	r3, [pc, #104]	; (8015588 <FATFS_LinkDriverEx+0x94>)
 801551e:	2100      	movs	r1, #0
 8015520:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8015522:	4b19      	ldr	r3, [pc, #100]	; (8015588 <FATFS_LinkDriverEx+0x94>)
 8015524:	7a5b      	ldrb	r3, [r3, #9]
 8015526:	b2db      	uxtb	r3, r3
 8015528:	4a17      	ldr	r2, [pc, #92]	; (8015588 <FATFS_LinkDriverEx+0x94>)
 801552a:	009b      	lsls	r3, r3, #2
 801552c:	4413      	add	r3, r2
 801552e:	68fa      	ldr	r2, [r7, #12]
 8015530:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8015532:	4b15      	ldr	r3, [pc, #84]	; (8015588 <FATFS_LinkDriverEx+0x94>)
 8015534:	7a5b      	ldrb	r3, [r3, #9]
 8015536:	b2db      	uxtb	r3, r3
 8015538:	461a      	mov	r2, r3
 801553a:	4b13      	ldr	r3, [pc, #76]	; (8015588 <FATFS_LinkDriverEx+0x94>)
 801553c:	4413      	add	r3, r2
 801553e:	79fa      	ldrb	r2, [r7, #7]
 8015540:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8015542:	4b11      	ldr	r3, [pc, #68]	; (8015588 <FATFS_LinkDriverEx+0x94>)
 8015544:	7a5b      	ldrb	r3, [r3, #9]
 8015546:	b2db      	uxtb	r3, r3
 8015548:	1c5a      	adds	r2, r3, #1
 801554a:	b2d1      	uxtb	r1, r2
 801554c:	4a0e      	ldr	r2, [pc, #56]	; (8015588 <FATFS_LinkDriverEx+0x94>)
 801554e:	7251      	strb	r1, [r2, #9]
 8015550:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8015552:	7dbb      	ldrb	r3, [r7, #22]
 8015554:	3330      	adds	r3, #48	; 0x30
 8015556:	b2da      	uxtb	r2, r3
 8015558:	68bb      	ldr	r3, [r7, #8]
 801555a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801555c:	68bb      	ldr	r3, [r7, #8]
 801555e:	3301      	adds	r3, #1
 8015560:	223a      	movs	r2, #58	; 0x3a
 8015562:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8015564:	68bb      	ldr	r3, [r7, #8]
 8015566:	3302      	adds	r3, #2
 8015568:	222f      	movs	r2, #47	; 0x2f
 801556a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801556c:	68bb      	ldr	r3, [r7, #8]
 801556e:	3303      	adds	r3, #3
 8015570:	2200      	movs	r2, #0
 8015572:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8015574:	2300      	movs	r3, #0
 8015576:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8015578:	7dfb      	ldrb	r3, [r7, #23]
}
 801557a:	4618      	mov	r0, r3
 801557c:	371c      	adds	r7, #28
 801557e:	46bd      	mov	sp, r7
 8015580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015584:	4770      	bx	lr
 8015586:	bf00      	nop
 8015588:	200009bc 	.word	0x200009bc

0801558c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801558c:	b580      	push	{r7, lr}
 801558e:	b082      	sub	sp, #8
 8015590:	af00      	add	r7, sp, #0
 8015592:	6078      	str	r0, [r7, #4]
 8015594:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8015596:	2200      	movs	r2, #0
 8015598:	6839      	ldr	r1, [r7, #0]
 801559a:	6878      	ldr	r0, [r7, #4]
 801559c:	f7ff ffaa 	bl	80154f4 <FATFS_LinkDriverEx>
 80155a0:	4603      	mov	r3, r0
}
 80155a2:	4618      	mov	r0, r3
 80155a4:	3708      	adds	r7, #8
 80155a6:	46bd      	mov	sp, r7
 80155a8:	bd80      	pop	{r7, pc}

080155aa <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 80155aa:	b580      	push	{r7, lr}
 80155ac:	b084      	sub	sp, #16
 80155ae:	af00      	add	r7, sp, #0
 80155b0:	4603      	mov	r3, r0
 80155b2:	6039      	str	r1, [r7, #0]
 80155b4:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 80155b6:	2200      	movs	r2, #0
 80155b8:	2101      	movs	r1, #1
 80155ba:	2001      	movs	r0, #1
 80155bc:	f000 f9cc 	bl	8015958 <osSemaphoreNew>
 80155c0:	4602      	mov	r2, r0
 80155c2:	683b      	ldr	r3, [r7, #0]
 80155c4:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 80155c6:	683b      	ldr	r3, [r7, #0]
 80155c8:	681b      	ldr	r3, [r3, #0]
 80155ca:	2b00      	cmp	r3, #0
 80155cc:	bf14      	ite	ne
 80155ce:	2301      	movne	r3, #1
 80155d0:	2300      	moveq	r3, #0
 80155d2:	b2db      	uxtb	r3, r3
 80155d4:	60fb      	str	r3, [r7, #12]

    return ret;
 80155d6:	68fb      	ldr	r3, [r7, #12]
}
 80155d8:	4618      	mov	r0, r3
 80155da:	3710      	adds	r7, #16
 80155dc:	46bd      	mov	sp, r7
 80155de:	bd80      	pop	{r7, pc}

080155e0 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 80155e0:	b580      	push	{r7, lr}
 80155e2:	b082      	sub	sp, #8
 80155e4:	af00      	add	r7, sp, #0
 80155e6:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 80155e8:	6878      	ldr	r0, [r7, #4]
 80155ea:	f000 fb11 	bl	8015c10 <osSemaphoreDelete>
#endif
    return 1;
 80155ee:	2301      	movs	r3, #1
}
 80155f0:	4618      	mov	r0, r3
 80155f2:	3708      	adds	r7, #8
 80155f4:	46bd      	mov	sp, r7
 80155f6:	bd80      	pop	{r7, pc}

080155f8 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 80155f8:	b580      	push	{r7, lr}
 80155fa:	b084      	sub	sp, #16
 80155fc:	af00      	add	r7, sp, #0
 80155fe:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8015600:	2300      	movs	r3, #0
 8015602:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8015604:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8015608:	6878      	ldr	r0, [r7, #4]
 801560a:	f000 fa43 	bl	8015a94 <osSemaphoreAcquire>
 801560e:	4603      	mov	r3, r0
 8015610:	2b00      	cmp	r3, #0
 8015612:	d101      	bne.n	8015618 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8015614:	2301      	movs	r3, #1
 8015616:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8015618:	68fb      	ldr	r3, [r7, #12]
}
 801561a:	4618      	mov	r0, r3
 801561c:	3710      	adds	r7, #16
 801561e:	46bd      	mov	sp, r7
 8015620:	bd80      	pop	{r7, pc}

08015622 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8015622:	b580      	push	{r7, lr}
 8015624:	b082      	sub	sp, #8
 8015626:	af00      	add	r7, sp, #0
 8015628:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 801562a:	6878      	ldr	r0, [r7, #4]
 801562c:	f000 fa98 	bl	8015b60 <osSemaphoreRelease>
#endif
}
 8015630:	bf00      	nop
 8015632:	3708      	adds	r7, #8
 8015634:	46bd      	mov	sp, r7
 8015636:	bd80      	pop	{r7, pc}

08015638 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8015638:	b480      	push	{r7}
 801563a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 801563c:	bf00      	nop
 801563e:	46bd      	mov	sp, r7
 8015640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015644:	4770      	bx	lr
	...

08015648 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8015648:	b480      	push	{r7}
 801564a:	b085      	sub	sp, #20
 801564c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801564e:	f3ef 8305 	mrs	r3, IPSR
 8015652:	60bb      	str	r3, [r7, #8]
  return(result);
 8015654:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8015656:	2b00      	cmp	r3, #0
 8015658:	d10f      	bne.n	801567a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801565a:	f3ef 8310 	mrs	r3, PRIMASK
 801565e:	607b      	str	r3, [r7, #4]
  return(result);
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	2b00      	cmp	r3, #0
 8015664:	d105      	bne.n	8015672 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015666:	f3ef 8311 	mrs	r3, BASEPRI
 801566a:	603b      	str	r3, [r7, #0]
  return(result);
 801566c:	683b      	ldr	r3, [r7, #0]
 801566e:	2b00      	cmp	r3, #0
 8015670:	d007      	beq.n	8015682 <osKernelInitialize+0x3a>
 8015672:	4b0e      	ldr	r3, [pc, #56]	; (80156ac <osKernelInitialize+0x64>)
 8015674:	681b      	ldr	r3, [r3, #0]
 8015676:	2b02      	cmp	r3, #2
 8015678:	d103      	bne.n	8015682 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 801567a:	f06f 0305 	mvn.w	r3, #5
 801567e:	60fb      	str	r3, [r7, #12]
 8015680:	e00c      	b.n	801569c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8015682:	4b0a      	ldr	r3, [pc, #40]	; (80156ac <osKernelInitialize+0x64>)
 8015684:	681b      	ldr	r3, [r3, #0]
 8015686:	2b00      	cmp	r3, #0
 8015688:	d105      	bne.n	8015696 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801568a:	4b08      	ldr	r3, [pc, #32]	; (80156ac <osKernelInitialize+0x64>)
 801568c:	2201      	movs	r2, #1
 801568e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8015690:	2300      	movs	r3, #0
 8015692:	60fb      	str	r3, [r7, #12]
 8015694:	e002      	b.n	801569c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8015696:	f04f 33ff 	mov.w	r3, #4294967295
 801569a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 801569c:	68fb      	ldr	r3, [r7, #12]
}
 801569e:	4618      	mov	r0, r3
 80156a0:	3714      	adds	r7, #20
 80156a2:	46bd      	mov	sp, r7
 80156a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156a8:	4770      	bx	lr
 80156aa:	bf00      	nop
 80156ac:	200009c8 	.word	0x200009c8

080156b0 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 80156b0:	b580      	push	{r7, lr}
 80156b2:	b082      	sub	sp, #8
 80156b4:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 80156b6:	f002 fb3d 	bl	8017d34 <xTaskGetSchedulerState>
 80156ba:	4603      	mov	r3, r0
 80156bc:	2b00      	cmp	r3, #0
 80156be:	d004      	beq.n	80156ca <osKernelGetState+0x1a>
 80156c0:	2b02      	cmp	r3, #2
 80156c2:	d105      	bne.n	80156d0 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 80156c4:	2302      	movs	r3, #2
 80156c6:	607b      	str	r3, [r7, #4]
      break;
 80156c8:	e00c      	b.n	80156e4 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 80156ca:	2303      	movs	r3, #3
 80156cc:	607b      	str	r3, [r7, #4]
      break;
 80156ce:	e009      	b.n	80156e4 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 80156d0:	4b07      	ldr	r3, [pc, #28]	; (80156f0 <osKernelGetState+0x40>)
 80156d2:	681b      	ldr	r3, [r3, #0]
 80156d4:	2b01      	cmp	r3, #1
 80156d6:	d102      	bne.n	80156de <osKernelGetState+0x2e>
        state = osKernelReady;
 80156d8:	2301      	movs	r3, #1
 80156da:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 80156dc:	e001      	b.n	80156e2 <osKernelGetState+0x32>
        state = osKernelInactive;
 80156de:	2300      	movs	r3, #0
 80156e0:	607b      	str	r3, [r7, #4]
      break;
 80156e2:	bf00      	nop
  }

  return (state);
 80156e4:	687b      	ldr	r3, [r7, #4]
}
 80156e6:	4618      	mov	r0, r3
 80156e8:	3708      	adds	r7, #8
 80156ea:	46bd      	mov	sp, r7
 80156ec:	bd80      	pop	{r7, pc}
 80156ee:	bf00      	nop
 80156f0:	200009c8 	.word	0x200009c8

080156f4 <osKernelStart>:

osStatus_t osKernelStart (void) {
 80156f4:	b580      	push	{r7, lr}
 80156f6:	b084      	sub	sp, #16
 80156f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80156fa:	f3ef 8305 	mrs	r3, IPSR
 80156fe:	60bb      	str	r3, [r7, #8]
  return(result);
 8015700:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8015702:	2b00      	cmp	r3, #0
 8015704:	d10f      	bne.n	8015726 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015706:	f3ef 8310 	mrs	r3, PRIMASK
 801570a:	607b      	str	r3, [r7, #4]
  return(result);
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	2b00      	cmp	r3, #0
 8015710:	d105      	bne.n	801571e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015712:	f3ef 8311 	mrs	r3, BASEPRI
 8015716:	603b      	str	r3, [r7, #0]
  return(result);
 8015718:	683b      	ldr	r3, [r7, #0]
 801571a:	2b00      	cmp	r3, #0
 801571c:	d007      	beq.n	801572e <osKernelStart+0x3a>
 801571e:	4b0f      	ldr	r3, [pc, #60]	; (801575c <osKernelStart+0x68>)
 8015720:	681b      	ldr	r3, [r3, #0]
 8015722:	2b02      	cmp	r3, #2
 8015724:	d103      	bne.n	801572e <osKernelStart+0x3a>
    stat = osErrorISR;
 8015726:	f06f 0305 	mvn.w	r3, #5
 801572a:	60fb      	str	r3, [r7, #12]
 801572c:	e010      	b.n	8015750 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 801572e:	4b0b      	ldr	r3, [pc, #44]	; (801575c <osKernelStart+0x68>)
 8015730:	681b      	ldr	r3, [r3, #0]
 8015732:	2b01      	cmp	r3, #1
 8015734:	d109      	bne.n	801574a <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8015736:	f7ff ff7f 	bl	8015638 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801573a:	4b08      	ldr	r3, [pc, #32]	; (801575c <osKernelStart+0x68>)
 801573c:	2202      	movs	r2, #2
 801573e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8015740:	f001 feb0 	bl	80174a4 <vTaskStartScheduler>
      stat = osOK;
 8015744:	2300      	movs	r3, #0
 8015746:	60fb      	str	r3, [r7, #12]
 8015748:	e002      	b.n	8015750 <osKernelStart+0x5c>
    } else {
      stat = osError;
 801574a:	f04f 33ff 	mov.w	r3, #4294967295
 801574e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8015750:	68fb      	ldr	r3, [r7, #12]
}
 8015752:	4618      	mov	r0, r3
 8015754:	3710      	adds	r7, #16
 8015756:	46bd      	mov	sp, r7
 8015758:	bd80      	pop	{r7, pc}
 801575a:	bf00      	nop
 801575c:	200009c8 	.word	0x200009c8

08015760 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8015760:	b580      	push	{r7, lr}
 8015762:	b084      	sub	sp, #16
 8015764:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015766:	f3ef 8305 	mrs	r3, IPSR
 801576a:	60bb      	str	r3, [r7, #8]
  return(result);
 801576c:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 801576e:	2b00      	cmp	r3, #0
 8015770:	d10f      	bne.n	8015792 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015772:	f3ef 8310 	mrs	r3, PRIMASK
 8015776:	607b      	str	r3, [r7, #4]
  return(result);
 8015778:	687b      	ldr	r3, [r7, #4]
 801577a:	2b00      	cmp	r3, #0
 801577c:	d105      	bne.n	801578a <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801577e:	f3ef 8311 	mrs	r3, BASEPRI
 8015782:	603b      	str	r3, [r7, #0]
  return(result);
 8015784:	683b      	ldr	r3, [r7, #0]
 8015786:	2b00      	cmp	r3, #0
 8015788:	d007      	beq.n	801579a <osKernelGetTickCount+0x3a>
 801578a:	4b08      	ldr	r3, [pc, #32]	; (80157ac <osKernelGetTickCount+0x4c>)
 801578c:	681b      	ldr	r3, [r3, #0]
 801578e:	2b02      	cmp	r3, #2
 8015790:	d103      	bne.n	801579a <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 8015792:	f001 ffa5 	bl	80176e0 <xTaskGetTickCountFromISR>
 8015796:	60f8      	str	r0, [r7, #12]
 8015798:	e002      	b.n	80157a0 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 801579a:	f001 ff91 	bl	80176c0 <xTaskGetTickCount>
 801579e:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 80157a0:	68fb      	ldr	r3, [r7, #12]
}
 80157a2:	4618      	mov	r0, r3
 80157a4:	3710      	adds	r7, #16
 80157a6:	46bd      	mov	sp, r7
 80157a8:	bd80      	pop	{r7, pc}
 80157aa:	bf00      	nop
 80157ac:	200009c8 	.word	0x200009c8

080157b0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80157b0:	b580      	push	{r7, lr}
 80157b2:	b090      	sub	sp, #64	; 0x40
 80157b4:	af04      	add	r7, sp, #16
 80157b6:	60f8      	str	r0, [r7, #12]
 80157b8:	60b9      	str	r1, [r7, #8]
 80157ba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80157bc:	2300      	movs	r3, #0
 80157be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80157c0:	f3ef 8305 	mrs	r3, IPSR
 80157c4:	61fb      	str	r3, [r7, #28]
  return(result);
 80157c6:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80157c8:	2b00      	cmp	r3, #0
 80157ca:	f040 808f 	bne.w	80158ec <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80157ce:	f3ef 8310 	mrs	r3, PRIMASK
 80157d2:	61bb      	str	r3, [r7, #24]
  return(result);
 80157d4:	69bb      	ldr	r3, [r7, #24]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d105      	bne.n	80157e6 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80157da:	f3ef 8311 	mrs	r3, BASEPRI
 80157de:	617b      	str	r3, [r7, #20]
  return(result);
 80157e0:	697b      	ldr	r3, [r7, #20]
 80157e2:	2b00      	cmp	r3, #0
 80157e4:	d003      	beq.n	80157ee <osThreadNew+0x3e>
 80157e6:	4b44      	ldr	r3, [pc, #272]	; (80158f8 <osThreadNew+0x148>)
 80157e8:	681b      	ldr	r3, [r3, #0]
 80157ea:	2b02      	cmp	r3, #2
 80157ec:	d07e      	beq.n	80158ec <osThreadNew+0x13c>
 80157ee:	68fb      	ldr	r3, [r7, #12]
 80157f0:	2b00      	cmp	r3, #0
 80157f2:	d07b      	beq.n	80158ec <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80157f4:	2380      	movs	r3, #128	; 0x80
 80157f6:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80157f8:	2318      	movs	r3, #24
 80157fa:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80157fc:	2300      	movs	r3, #0
 80157fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8015800:	f04f 33ff 	mov.w	r3, #4294967295
 8015804:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8015806:	687b      	ldr	r3, [r7, #4]
 8015808:	2b00      	cmp	r3, #0
 801580a:	d045      	beq.n	8015898 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 801580c:	687b      	ldr	r3, [r7, #4]
 801580e:	681b      	ldr	r3, [r3, #0]
 8015810:	2b00      	cmp	r3, #0
 8015812:	d002      	beq.n	801581a <osThreadNew+0x6a>
        name = attr->name;
 8015814:	687b      	ldr	r3, [r7, #4]
 8015816:	681b      	ldr	r3, [r3, #0]
 8015818:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 801581a:	687b      	ldr	r3, [r7, #4]
 801581c:	699b      	ldr	r3, [r3, #24]
 801581e:	2b00      	cmp	r3, #0
 8015820:	d002      	beq.n	8015828 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8015822:	687b      	ldr	r3, [r7, #4]
 8015824:	699b      	ldr	r3, [r3, #24]
 8015826:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8015828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801582a:	2b00      	cmp	r3, #0
 801582c:	d008      	beq.n	8015840 <osThreadNew+0x90>
 801582e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015830:	2b38      	cmp	r3, #56	; 0x38
 8015832:	d805      	bhi.n	8015840 <osThreadNew+0x90>
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	685b      	ldr	r3, [r3, #4]
 8015838:	f003 0301 	and.w	r3, r3, #1
 801583c:	2b00      	cmp	r3, #0
 801583e:	d001      	beq.n	8015844 <osThreadNew+0x94>
        return (NULL);
 8015840:	2300      	movs	r3, #0
 8015842:	e054      	b.n	80158ee <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8015844:	687b      	ldr	r3, [r7, #4]
 8015846:	695b      	ldr	r3, [r3, #20]
 8015848:	2b00      	cmp	r3, #0
 801584a:	d003      	beq.n	8015854 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 801584c:	687b      	ldr	r3, [r7, #4]
 801584e:	695b      	ldr	r3, [r3, #20]
 8015850:	089b      	lsrs	r3, r3, #2
 8015852:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	689b      	ldr	r3, [r3, #8]
 8015858:	2b00      	cmp	r3, #0
 801585a:	d00e      	beq.n	801587a <osThreadNew+0xca>
 801585c:	687b      	ldr	r3, [r7, #4]
 801585e:	68db      	ldr	r3, [r3, #12]
 8015860:	2b5b      	cmp	r3, #91	; 0x5b
 8015862:	d90a      	bls.n	801587a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8015864:	687b      	ldr	r3, [r7, #4]
 8015866:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8015868:	2b00      	cmp	r3, #0
 801586a:	d006      	beq.n	801587a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801586c:	687b      	ldr	r3, [r7, #4]
 801586e:	695b      	ldr	r3, [r3, #20]
 8015870:	2b00      	cmp	r3, #0
 8015872:	d002      	beq.n	801587a <osThreadNew+0xca>
        mem = 1;
 8015874:	2301      	movs	r3, #1
 8015876:	623b      	str	r3, [r7, #32]
 8015878:	e010      	b.n	801589c <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 801587a:	687b      	ldr	r3, [r7, #4]
 801587c:	689b      	ldr	r3, [r3, #8]
 801587e:	2b00      	cmp	r3, #0
 8015880:	d10c      	bne.n	801589c <osThreadNew+0xec>
 8015882:	687b      	ldr	r3, [r7, #4]
 8015884:	68db      	ldr	r3, [r3, #12]
 8015886:	2b00      	cmp	r3, #0
 8015888:	d108      	bne.n	801589c <osThreadNew+0xec>
 801588a:	687b      	ldr	r3, [r7, #4]
 801588c:	691b      	ldr	r3, [r3, #16]
 801588e:	2b00      	cmp	r3, #0
 8015890:	d104      	bne.n	801589c <osThreadNew+0xec>
          mem = 0;
 8015892:	2300      	movs	r3, #0
 8015894:	623b      	str	r3, [r7, #32]
 8015896:	e001      	b.n	801589c <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8015898:	2300      	movs	r3, #0
 801589a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 801589c:	6a3b      	ldr	r3, [r7, #32]
 801589e:	2b01      	cmp	r3, #1
 80158a0:	d110      	bne.n	80158c4 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80158a2:	687b      	ldr	r3, [r7, #4]
 80158a4:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80158a6:	687a      	ldr	r2, [r7, #4]
 80158a8:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80158aa:	9202      	str	r2, [sp, #8]
 80158ac:	9301      	str	r3, [sp, #4]
 80158ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158b0:	9300      	str	r3, [sp, #0]
 80158b2:	68bb      	ldr	r3, [r7, #8]
 80158b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80158b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80158b8:	68f8      	ldr	r0, [r7, #12]
 80158ba:	f001 fc21 	bl	8017100 <xTaskCreateStatic>
 80158be:	4603      	mov	r3, r0
 80158c0:	613b      	str	r3, [r7, #16]
 80158c2:	e013      	b.n	80158ec <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80158c4:	6a3b      	ldr	r3, [r7, #32]
 80158c6:	2b00      	cmp	r3, #0
 80158c8:	d110      	bne.n	80158ec <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80158ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80158cc:	b29a      	uxth	r2, r3
 80158ce:	f107 0310 	add.w	r3, r7, #16
 80158d2:	9301      	str	r3, [sp, #4]
 80158d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158d6:	9300      	str	r3, [sp, #0]
 80158d8:	68bb      	ldr	r3, [r7, #8]
 80158da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80158dc:	68f8      	ldr	r0, [r7, #12]
 80158de:	f001 fc69 	bl	80171b4 <xTaskCreate>
 80158e2:	4603      	mov	r3, r0
 80158e4:	2b01      	cmp	r3, #1
 80158e6:	d001      	beq.n	80158ec <osThreadNew+0x13c>
          hTask = NULL;
 80158e8:	2300      	movs	r3, #0
 80158ea:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80158ec:	693b      	ldr	r3, [r7, #16]
}
 80158ee:	4618      	mov	r0, r3
 80158f0:	3730      	adds	r7, #48	; 0x30
 80158f2:	46bd      	mov	sp, r7
 80158f4:	bd80      	pop	{r7, pc}
 80158f6:	bf00      	nop
 80158f8:	200009c8 	.word	0x200009c8

080158fc <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80158fc:	b580      	push	{r7, lr}
 80158fe:	b086      	sub	sp, #24
 8015900:	af00      	add	r7, sp, #0
 8015902:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015904:	f3ef 8305 	mrs	r3, IPSR
 8015908:	613b      	str	r3, [r7, #16]
  return(result);
 801590a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 801590c:	2b00      	cmp	r3, #0
 801590e:	d10f      	bne.n	8015930 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015910:	f3ef 8310 	mrs	r3, PRIMASK
 8015914:	60fb      	str	r3, [r7, #12]
  return(result);
 8015916:	68fb      	ldr	r3, [r7, #12]
 8015918:	2b00      	cmp	r3, #0
 801591a:	d105      	bne.n	8015928 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801591c:	f3ef 8311 	mrs	r3, BASEPRI
 8015920:	60bb      	str	r3, [r7, #8]
  return(result);
 8015922:	68bb      	ldr	r3, [r7, #8]
 8015924:	2b00      	cmp	r3, #0
 8015926:	d007      	beq.n	8015938 <osDelay+0x3c>
 8015928:	4b0a      	ldr	r3, [pc, #40]	; (8015954 <osDelay+0x58>)
 801592a:	681b      	ldr	r3, [r3, #0]
 801592c:	2b02      	cmp	r3, #2
 801592e:	d103      	bne.n	8015938 <osDelay+0x3c>
    stat = osErrorISR;
 8015930:	f06f 0305 	mvn.w	r3, #5
 8015934:	617b      	str	r3, [r7, #20]
 8015936:	e007      	b.n	8015948 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8015938:	2300      	movs	r3, #0
 801593a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 801593c:	687b      	ldr	r3, [r7, #4]
 801593e:	2b00      	cmp	r3, #0
 8015940:	d002      	beq.n	8015948 <osDelay+0x4c>
      vTaskDelay(ticks);
 8015942:	6878      	ldr	r0, [r7, #4]
 8015944:	f001 fd7a 	bl	801743c <vTaskDelay>
    }
  }

  return (stat);
 8015948:	697b      	ldr	r3, [r7, #20]
}
 801594a:	4618      	mov	r0, r3
 801594c:	3718      	adds	r7, #24
 801594e:	46bd      	mov	sp, r7
 8015950:	bd80      	pop	{r7, pc}
 8015952:	bf00      	nop
 8015954:	200009c8 	.word	0x200009c8

08015958 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8015958:	b580      	push	{r7, lr}
 801595a:	b08c      	sub	sp, #48	; 0x30
 801595c:	af02      	add	r7, sp, #8
 801595e:	60f8      	str	r0, [r7, #12]
 8015960:	60b9      	str	r1, [r7, #8]
 8015962:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8015964:	2300      	movs	r3, #0
 8015966:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015968:	f3ef 8305 	mrs	r3, IPSR
 801596c:	61bb      	str	r3, [r7, #24]
  return(result);
 801596e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8015970:	2b00      	cmp	r3, #0
 8015972:	f040 8087 	bne.w	8015a84 <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015976:	f3ef 8310 	mrs	r3, PRIMASK
 801597a:	617b      	str	r3, [r7, #20]
  return(result);
 801597c:	697b      	ldr	r3, [r7, #20]
 801597e:	2b00      	cmp	r3, #0
 8015980:	d105      	bne.n	801598e <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015982:	f3ef 8311 	mrs	r3, BASEPRI
 8015986:	613b      	str	r3, [r7, #16]
  return(result);
 8015988:	693b      	ldr	r3, [r7, #16]
 801598a:	2b00      	cmp	r3, #0
 801598c:	d003      	beq.n	8015996 <osSemaphoreNew+0x3e>
 801598e:	4b40      	ldr	r3, [pc, #256]	; (8015a90 <osSemaphoreNew+0x138>)
 8015990:	681b      	ldr	r3, [r3, #0]
 8015992:	2b02      	cmp	r3, #2
 8015994:	d076      	beq.n	8015a84 <osSemaphoreNew+0x12c>
 8015996:	68fb      	ldr	r3, [r7, #12]
 8015998:	2b00      	cmp	r3, #0
 801599a:	d073      	beq.n	8015a84 <osSemaphoreNew+0x12c>
 801599c:	68ba      	ldr	r2, [r7, #8]
 801599e:	68fb      	ldr	r3, [r7, #12]
 80159a0:	429a      	cmp	r2, r3
 80159a2:	d86f      	bhi.n	8015a84 <osSemaphoreNew+0x12c>
    mem = -1;
 80159a4:	f04f 33ff 	mov.w	r3, #4294967295
 80159a8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80159aa:	687b      	ldr	r3, [r7, #4]
 80159ac:	2b00      	cmp	r3, #0
 80159ae:	d015      	beq.n	80159dc <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80159b0:	687b      	ldr	r3, [r7, #4]
 80159b2:	689b      	ldr	r3, [r3, #8]
 80159b4:	2b00      	cmp	r3, #0
 80159b6:	d006      	beq.n	80159c6 <osSemaphoreNew+0x6e>
 80159b8:	687b      	ldr	r3, [r7, #4]
 80159ba:	68db      	ldr	r3, [r3, #12]
 80159bc:	2b4f      	cmp	r3, #79	; 0x4f
 80159be:	d902      	bls.n	80159c6 <osSemaphoreNew+0x6e>
        mem = 1;
 80159c0:	2301      	movs	r3, #1
 80159c2:	623b      	str	r3, [r7, #32]
 80159c4:	e00c      	b.n	80159e0 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	689b      	ldr	r3, [r3, #8]
 80159ca:	2b00      	cmp	r3, #0
 80159cc:	d108      	bne.n	80159e0 <osSemaphoreNew+0x88>
 80159ce:	687b      	ldr	r3, [r7, #4]
 80159d0:	68db      	ldr	r3, [r3, #12]
 80159d2:	2b00      	cmp	r3, #0
 80159d4:	d104      	bne.n	80159e0 <osSemaphoreNew+0x88>
          mem = 0;
 80159d6:	2300      	movs	r3, #0
 80159d8:	623b      	str	r3, [r7, #32]
 80159da:	e001      	b.n	80159e0 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 80159dc:	2300      	movs	r3, #0
 80159de:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 80159e0:	6a3b      	ldr	r3, [r7, #32]
 80159e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80159e6:	d04d      	beq.n	8015a84 <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 80159e8:	68fb      	ldr	r3, [r7, #12]
 80159ea:	2b01      	cmp	r3, #1
 80159ec:	d129      	bne.n	8015a42 <osSemaphoreNew+0xea>
        if (mem == 1) {
 80159ee:	6a3b      	ldr	r3, [r7, #32]
 80159f0:	2b01      	cmp	r3, #1
 80159f2:	d10b      	bne.n	8015a0c <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80159f4:	687b      	ldr	r3, [r7, #4]
 80159f6:	689a      	ldr	r2, [r3, #8]
 80159f8:	2303      	movs	r3, #3
 80159fa:	9300      	str	r3, [sp, #0]
 80159fc:	4613      	mov	r3, r2
 80159fe:	2200      	movs	r2, #0
 8015a00:	2100      	movs	r1, #0
 8015a02:	2001      	movs	r0, #1
 8015a04:	f000 fbf6 	bl	80161f4 <xQueueGenericCreateStatic>
 8015a08:	6278      	str	r0, [r7, #36]	; 0x24
 8015a0a:	e005      	b.n	8015a18 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8015a0c:	2203      	movs	r2, #3
 8015a0e:	2100      	movs	r1, #0
 8015a10:	2001      	movs	r0, #1
 8015a12:	f000 fc62 	bl	80162da <xQueueGenericCreate>
 8015a16:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8015a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a1a:	2b00      	cmp	r3, #0
 8015a1c:	d022      	beq.n	8015a64 <osSemaphoreNew+0x10c>
 8015a1e:	68bb      	ldr	r3, [r7, #8]
 8015a20:	2b00      	cmp	r3, #0
 8015a22:	d01f      	beq.n	8015a64 <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8015a24:	2300      	movs	r3, #0
 8015a26:	2200      	movs	r2, #0
 8015a28:	2100      	movs	r1, #0
 8015a2a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015a2c:	f000 fd1e 	bl	801646c <xQueueGenericSend>
 8015a30:	4603      	mov	r3, r0
 8015a32:	2b01      	cmp	r3, #1
 8015a34:	d016      	beq.n	8015a64 <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 8015a36:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015a38:	f001 f991 	bl	8016d5e <vQueueDelete>
            hSemaphore = NULL;
 8015a3c:	2300      	movs	r3, #0
 8015a3e:	627b      	str	r3, [r7, #36]	; 0x24
 8015a40:	e010      	b.n	8015a64 <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 8015a42:	6a3b      	ldr	r3, [r7, #32]
 8015a44:	2b01      	cmp	r3, #1
 8015a46:	d108      	bne.n	8015a5a <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	689b      	ldr	r3, [r3, #8]
 8015a4c:	461a      	mov	r2, r3
 8015a4e:	68b9      	ldr	r1, [r7, #8]
 8015a50:	68f8      	ldr	r0, [r7, #12]
 8015a52:	f000 fca4 	bl	801639e <xQueueCreateCountingSemaphoreStatic>
 8015a56:	6278      	str	r0, [r7, #36]	; 0x24
 8015a58:	e004      	b.n	8015a64 <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8015a5a:	68b9      	ldr	r1, [r7, #8]
 8015a5c:	68f8      	ldr	r0, [r7, #12]
 8015a5e:	f000 fcd3 	bl	8016408 <xQueueCreateCountingSemaphore>
 8015a62:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8015a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a66:	2b00      	cmp	r3, #0
 8015a68:	d00c      	beq.n	8015a84 <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 8015a6a:	687b      	ldr	r3, [r7, #4]
 8015a6c:	2b00      	cmp	r3, #0
 8015a6e:	d003      	beq.n	8015a78 <osSemaphoreNew+0x120>
          name = attr->name;
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	681b      	ldr	r3, [r3, #0]
 8015a74:	61fb      	str	r3, [r7, #28]
 8015a76:	e001      	b.n	8015a7c <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 8015a78:	2300      	movs	r3, #0
 8015a7a:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8015a7c:	69f9      	ldr	r1, [r7, #28]
 8015a7e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015a80:	f001 fab8 	bl	8016ff4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8015a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8015a86:	4618      	mov	r0, r3
 8015a88:	3728      	adds	r7, #40	; 0x28
 8015a8a:	46bd      	mov	sp, r7
 8015a8c:	bd80      	pop	{r7, pc}
 8015a8e:	bf00      	nop
 8015a90:	200009c8 	.word	0x200009c8

08015a94 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8015a94:	b580      	push	{r7, lr}
 8015a96:	b088      	sub	sp, #32
 8015a98:	af00      	add	r7, sp, #0
 8015a9a:	6078      	str	r0, [r7, #4]
 8015a9c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8015aa2:	2300      	movs	r3, #0
 8015aa4:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8015aa6:	69bb      	ldr	r3, [r7, #24]
 8015aa8:	2b00      	cmp	r3, #0
 8015aaa:	d103      	bne.n	8015ab4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8015aac:	f06f 0303 	mvn.w	r3, #3
 8015ab0:	61fb      	str	r3, [r7, #28]
 8015ab2:	e04b      	b.n	8015b4c <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015ab4:	f3ef 8305 	mrs	r3, IPSR
 8015ab8:	617b      	str	r3, [r7, #20]
  return(result);
 8015aba:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8015abc:	2b00      	cmp	r3, #0
 8015abe:	d10f      	bne.n	8015ae0 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015ac0:	f3ef 8310 	mrs	r3, PRIMASK
 8015ac4:	613b      	str	r3, [r7, #16]
  return(result);
 8015ac6:	693b      	ldr	r3, [r7, #16]
 8015ac8:	2b00      	cmp	r3, #0
 8015aca:	d105      	bne.n	8015ad8 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015acc:	f3ef 8311 	mrs	r3, BASEPRI
 8015ad0:	60fb      	str	r3, [r7, #12]
  return(result);
 8015ad2:	68fb      	ldr	r3, [r7, #12]
 8015ad4:	2b00      	cmp	r3, #0
 8015ad6:	d026      	beq.n	8015b26 <osSemaphoreAcquire+0x92>
 8015ad8:	4b1f      	ldr	r3, [pc, #124]	; (8015b58 <osSemaphoreAcquire+0xc4>)
 8015ada:	681b      	ldr	r3, [r3, #0]
 8015adc:	2b02      	cmp	r3, #2
 8015ade:	d122      	bne.n	8015b26 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8015ae0:	683b      	ldr	r3, [r7, #0]
 8015ae2:	2b00      	cmp	r3, #0
 8015ae4:	d003      	beq.n	8015aee <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 8015ae6:	f06f 0303 	mvn.w	r3, #3
 8015aea:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8015aec:	e02d      	b.n	8015b4a <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 8015aee:	2300      	movs	r3, #0
 8015af0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8015af2:	f107 0308 	add.w	r3, r7, #8
 8015af6:	461a      	mov	r2, r3
 8015af8:	2100      	movs	r1, #0
 8015afa:	69b8      	ldr	r0, [r7, #24]
 8015afc:	f001 f8b2 	bl	8016c64 <xQueueReceiveFromISR>
 8015b00:	4603      	mov	r3, r0
 8015b02:	2b01      	cmp	r3, #1
 8015b04:	d003      	beq.n	8015b0e <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 8015b06:	f06f 0302 	mvn.w	r3, #2
 8015b0a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8015b0c:	e01d      	b.n	8015b4a <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 8015b0e:	68bb      	ldr	r3, [r7, #8]
 8015b10:	2b00      	cmp	r3, #0
 8015b12:	d01a      	beq.n	8015b4a <osSemaphoreAcquire+0xb6>
 8015b14:	4b11      	ldr	r3, [pc, #68]	; (8015b5c <osSemaphoreAcquire+0xc8>)
 8015b16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015b1a:	601a      	str	r2, [r3, #0]
 8015b1c:	f3bf 8f4f 	dsb	sy
 8015b20:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8015b24:	e011      	b.n	8015b4a <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8015b26:	6839      	ldr	r1, [r7, #0]
 8015b28:	69b8      	ldr	r0, [r7, #24]
 8015b2a:	f000 ff93 	bl	8016a54 <xQueueSemaphoreTake>
 8015b2e:	4603      	mov	r3, r0
 8015b30:	2b01      	cmp	r3, #1
 8015b32:	d00b      	beq.n	8015b4c <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8015b34:	683b      	ldr	r3, [r7, #0]
 8015b36:	2b00      	cmp	r3, #0
 8015b38:	d003      	beq.n	8015b42 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8015b3a:	f06f 0301 	mvn.w	r3, #1
 8015b3e:	61fb      	str	r3, [r7, #28]
 8015b40:	e004      	b.n	8015b4c <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 8015b42:	f06f 0302 	mvn.w	r3, #2
 8015b46:	61fb      	str	r3, [r7, #28]
 8015b48:	e000      	b.n	8015b4c <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 8015b4a:	bf00      	nop
      }
    }
  }

  return (stat);
 8015b4c:	69fb      	ldr	r3, [r7, #28]
}
 8015b4e:	4618      	mov	r0, r3
 8015b50:	3720      	adds	r7, #32
 8015b52:	46bd      	mov	sp, r7
 8015b54:	bd80      	pop	{r7, pc}
 8015b56:	bf00      	nop
 8015b58:	200009c8 	.word	0x200009c8
 8015b5c:	e000ed04 	.word	0xe000ed04

08015b60 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8015b60:	b580      	push	{r7, lr}
 8015b62:	b088      	sub	sp, #32
 8015b64:	af00      	add	r7, sp, #0
 8015b66:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8015b6c:	2300      	movs	r3, #0
 8015b6e:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8015b70:	69bb      	ldr	r3, [r7, #24]
 8015b72:	2b00      	cmp	r3, #0
 8015b74:	d103      	bne.n	8015b7e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8015b76:	f06f 0303 	mvn.w	r3, #3
 8015b7a:	61fb      	str	r3, [r7, #28]
 8015b7c:	e03e      	b.n	8015bfc <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015b7e:	f3ef 8305 	mrs	r3, IPSR
 8015b82:	617b      	str	r3, [r7, #20]
  return(result);
 8015b84:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d10f      	bne.n	8015baa <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015b8a:	f3ef 8310 	mrs	r3, PRIMASK
 8015b8e:	613b      	str	r3, [r7, #16]
  return(result);
 8015b90:	693b      	ldr	r3, [r7, #16]
 8015b92:	2b00      	cmp	r3, #0
 8015b94:	d105      	bne.n	8015ba2 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015b96:	f3ef 8311 	mrs	r3, BASEPRI
 8015b9a:	60fb      	str	r3, [r7, #12]
  return(result);
 8015b9c:	68fb      	ldr	r3, [r7, #12]
 8015b9e:	2b00      	cmp	r3, #0
 8015ba0:	d01e      	beq.n	8015be0 <osSemaphoreRelease+0x80>
 8015ba2:	4b19      	ldr	r3, [pc, #100]	; (8015c08 <osSemaphoreRelease+0xa8>)
 8015ba4:	681b      	ldr	r3, [r3, #0]
 8015ba6:	2b02      	cmp	r3, #2
 8015ba8:	d11a      	bne.n	8015be0 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8015baa:	2300      	movs	r3, #0
 8015bac:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8015bae:	f107 0308 	add.w	r3, r7, #8
 8015bb2:	4619      	mov	r1, r3
 8015bb4:	69b8      	ldr	r0, [r7, #24]
 8015bb6:	f000 fde7 	bl	8016788 <xQueueGiveFromISR>
 8015bba:	4603      	mov	r3, r0
 8015bbc:	2b01      	cmp	r3, #1
 8015bbe:	d003      	beq.n	8015bc8 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8015bc0:	f06f 0302 	mvn.w	r3, #2
 8015bc4:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8015bc6:	e018      	b.n	8015bfa <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8015bc8:	68bb      	ldr	r3, [r7, #8]
 8015bca:	2b00      	cmp	r3, #0
 8015bcc:	d015      	beq.n	8015bfa <osSemaphoreRelease+0x9a>
 8015bce:	4b0f      	ldr	r3, [pc, #60]	; (8015c0c <osSemaphoreRelease+0xac>)
 8015bd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015bd4:	601a      	str	r2, [r3, #0]
 8015bd6:	f3bf 8f4f 	dsb	sy
 8015bda:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8015bde:	e00c      	b.n	8015bfa <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8015be0:	2300      	movs	r3, #0
 8015be2:	2200      	movs	r2, #0
 8015be4:	2100      	movs	r1, #0
 8015be6:	69b8      	ldr	r0, [r7, #24]
 8015be8:	f000 fc40 	bl	801646c <xQueueGenericSend>
 8015bec:	4603      	mov	r3, r0
 8015bee:	2b01      	cmp	r3, #1
 8015bf0:	d004      	beq.n	8015bfc <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 8015bf2:	f06f 0302 	mvn.w	r3, #2
 8015bf6:	61fb      	str	r3, [r7, #28]
 8015bf8:	e000      	b.n	8015bfc <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8015bfa:	bf00      	nop
    }
  }

  return (stat);
 8015bfc:	69fb      	ldr	r3, [r7, #28]
}
 8015bfe:	4618      	mov	r0, r3
 8015c00:	3720      	adds	r7, #32
 8015c02:	46bd      	mov	sp, r7
 8015c04:	bd80      	pop	{r7, pc}
 8015c06:	bf00      	nop
 8015c08:	200009c8 	.word	0x200009c8
 8015c0c:	e000ed04 	.word	0xe000ed04

08015c10 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8015c10:	b580      	push	{r7, lr}
 8015c12:	b088      	sub	sp, #32
 8015c14:	af00      	add	r7, sp, #0
 8015c16:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015c1c:	f3ef 8305 	mrs	r3, IPSR
 8015c20:	617b      	str	r3, [r7, #20]
  return(result);
 8015c22:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8015c24:	2b00      	cmp	r3, #0
 8015c26:	d10f      	bne.n	8015c48 <osSemaphoreDelete+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015c28:	f3ef 8310 	mrs	r3, PRIMASK
 8015c2c:	613b      	str	r3, [r7, #16]
  return(result);
 8015c2e:	693b      	ldr	r3, [r7, #16]
 8015c30:	2b00      	cmp	r3, #0
 8015c32:	d105      	bne.n	8015c40 <osSemaphoreDelete+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015c34:	f3ef 8311 	mrs	r3, BASEPRI
 8015c38:	60fb      	str	r3, [r7, #12]
  return(result);
 8015c3a:	68fb      	ldr	r3, [r7, #12]
 8015c3c:	2b00      	cmp	r3, #0
 8015c3e:	d007      	beq.n	8015c50 <osSemaphoreDelete+0x40>
 8015c40:	4b0d      	ldr	r3, [pc, #52]	; (8015c78 <osSemaphoreDelete+0x68>)
 8015c42:	681b      	ldr	r3, [r3, #0]
 8015c44:	2b02      	cmp	r3, #2
 8015c46:	d103      	bne.n	8015c50 <osSemaphoreDelete+0x40>
    stat = osErrorISR;
 8015c48:	f06f 0305 	mvn.w	r3, #5
 8015c4c:	61fb      	str	r3, [r7, #28]
 8015c4e:	e00e      	b.n	8015c6e <osSemaphoreDelete+0x5e>
  }
  else if (hSemaphore == NULL) {
 8015c50:	69bb      	ldr	r3, [r7, #24]
 8015c52:	2b00      	cmp	r3, #0
 8015c54:	d103      	bne.n	8015c5e <osSemaphoreDelete+0x4e>
    stat = osErrorParameter;
 8015c56:	f06f 0303 	mvn.w	r3, #3
 8015c5a:	61fb      	str	r3, [r7, #28]
 8015c5c:	e007      	b.n	8015c6e <osSemaphoreDelete+0x5e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8015c5e:	69b8      	ldr	r0, [r7, #24]
 8015c60:	f001 f9f0 	bl	8017044 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8015c64:	2300      	movs	r3, #0
 8015c66:	61fb      	str	r3, [r7, #28]
    vSemaphoreDelete (hSemaphore);
 8015c68:	69b8      	ldr	r0, [r7, #24]
 8015c6a:	f001 f878 	bl	8016d5e <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8015c6e:	69fb      	ldr	r3, [r7, #28]
}
 8015c70:	4618      	mov	r0, r3
 8015c72:	3720      	adds	r7, #32
 8015c74:	46bd      	mov	sp, r7
 8015c76:	bd80      	pop	{r7, pc}
 8015c78:	200009c8 	.word	0x200009c8

08015c7c <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8015c7c:	b580      	push	{r7, lr}
 8015c7e:	b08c      	sub	sp, #48	; 0x30
 8015c80:	af02      	add	r7, sp, #8
 8015c82:	60f8      	str	r0, [r7, #12]
 8015c84:	60b9      	str	r1, [r7, #8]
 8015c86:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8015c88:	2300      	movs	r3, #0
 8015c8a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015c8c:	f3ef 8305 	mrs	r3, IPSR
 8015c90:	61bb      	str	r3, [r7, #24]
  return(result);
 8015c92:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8015c94:	2b00      	cmp	r3, #0
 8015c96:	d170      	bne.n	8015d7a <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015c98:	f3ef 8310 	mrs	r3, PRIMASK
 8015c9c:	617b      	str	r3, [r7, #20]
  return(result);
 8015c9e:	697b      	ldr	r3, [r7, #20]
 8015ca0:	2b00      	cmp	r3, #0
 8015ca2:	d105      	bne.n	8015cb0 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015ca4:	f3ef 8311 	mrs	r3, BASEPRI
 8015ca8:	613b      	str	r3, [r7, #16]
  return(result);
 8015caa:	693b      	ldr	r3, [r7, #16]
 8015cac:	2b00      	cmp	r3, #0
 8015cae:	d003      	beq.n	8015cb8 <osMessageQueueNew+0x3c>
 8015cb0:	4b34      	ldr	r3, [pc, #208]	; (8015d84 <osMessageQueueNew+0x108>)
 8015cb2:	681b      	ldr	r3, [r3, #0]
 8015cb4:	2b02      	cmp	r3, #2
 8015cb6:	d060      	beq.n	8015d7a <osMessageQueueNew+0xfe>
 8015cb8:	68fb      	ldr	r3, [r7, #12]
 8015cba:	2b00      	cmp	r3, #0
 8015cbc:	d05d      	beq.n	8015d7a <osMessageQueueNew+0xfe>
 8015cbe:	68bb      	ldr	r3, [r7, #8]
 8015cc0:	2b00      	cmp	r3, #0
 8015cc2:	d05a      	beq.n	8015d7a <osMessageQueueNew+0xfe>
    mem = -1;
 8015cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8015cc8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	d029      	beq.n	8015d24 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8015cd0:	687b      	ldr	r3, [r7, #4]
 8015cd2:	689b      	ldr	r3, [r3, #8]
 8015cd4:	2b00      	cmp	r3, #0
 8015cd6:	d012      	beq.n	8015cfe <osMessageQueueNew+0x82>
 8015cd8:	687b      	ldr	r3, [r7, #4]
 8015cda:	68db      	ldr	r3, [r3, #12]
 8015cdc:	2b4f      	cmp	r3, #79	; 0x4f
 8015cde:	d90e      	bls.n	8015cfe <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8015ce4:	2b00      	cmp	r3, #0
 8015ce6:	d00a      	beq.n	8015cfe <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8015ce8:	687b      	ldr	r3, [r7, #4]
 8015cea:	695a      	ldr	r2, [r3, #20]
 8015cec:	68fb      	ldr	r3, [r7, #12]
 8015cee:	68b9      	ldr	r1, [r7, #8]
 8015cf0:	fb01 f303 	mul.w	r3, r1, r3
 8015cf4:	429a      	cmp	r2, r3
 8015cf6:	d302      	bcc.n	8015cfe <osMessageQueueNew+0x82>
        mem = 1;
 8015cf8:	2301      	movs	r3, #1
 8015cfa:	623b      	str	r3, [r7, #32]
 8015cfc:	e014      	b.n	8015d28 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8015cfe:	687b      	ldr	r3, [r7, #4]
 8015d00:	689b      	ldr	r3, [r3, #8]
 8015d02:	2b00      	cmp	r3, #0
 8015d04:	d110      	bne.n	8015d28 <osMessageQueueNew+0xac>
 8015d06:	687b      	ldr	r3, [r7, #4]
 8015d08:	68db      	ldr	r3, [r3, #12]
 8015d0a:	2b00      	cmp	r3, #0
 8015d0c:	d10c      	bne.n	8015d28 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d108      	bne.n	8015d28 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	695b      	ldr	r3, [r3, #20]
 8015d1a:	2b00      	cmp	r3, #0
 8015d1c:	d104      	bne.n	8015d28 <osMessageQueueNew+0xac>
          mem = 0;
 8015d1e:	2300      	movs	r3, #0
 8015d20:	623b      	str	r3, [r7, #32]
 8015d22:	e001      	b.n	8015d28 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8015d24:	2300      	movs	r3, #0
 8015d26:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8015d28:	6a3b      	ldr	r3, [r7, #32]
 8015d2a:	2b01      	cmp	r3, #1
 8015d2c:	d10c      	bne.n	8015d48 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	691a      	ldr	r2, [r3, #16]
 8015d32:	687b      	ldr	r3, [r7, #4]
 8015d34:	6899      	ldr	r1, [r3, #8]
 8015d36:	2300      	movs	r3, #0
 8015d38:	9300      	str	r3, [sp, #0]
 8015d3a:	460b      	mov	r3, r1
 8015d3c:	68b9      	ldr	r1, [r7, #8]
 8015d3e:	68f8      	ldr	r0, [r7, #12]
 8015d40:	f000 fa58 	bl	80161f4 <xQueueGenericCreateStatic>
 8015d44:	6278      	str	r0, [r7, #36]	; 0x24
 8015d46:	e008      	b.n	8015d5a <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8015d48:	6a3b      	ldr	r3, [r7, #32]
 8015d4a:	2b00      	cmp	r3, #0
 8015d4c:	d105      	bne.n	8015d5a <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8015d4e:	2200      	movs	r2, #0
 8015d50:	68b9      	ldr	r1, [r7, #8]
 8015d52:	68f8      	ldr	r0, [r7, #12]
 8015d54:	f000 fac1 	bl	80162da <xQueueGenericCreate>
 8015d58:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8015d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d5c:	2b00      	cmp	r3, #0
 8015d5e:	d00c      	beq.n	8015d7a <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	2b00      	cmp	r3, #0
 8015d64:	d003      	beq.n	8015d6e <osMessageQueueNew+0xf2>
        name = attr->name;
 8015d66:	687b      	ldr	r3, [r7, #4]
 8015d68:	681b      	ldr	r3, [r3, #0]
 8015d6a:	61fb      	str	r3, [r7, #28]
 8015d6c:	e001      	b.n	8015d72 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8015d6e:	2300      	movs	r3, #0
 8015d70:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8015d72:	69f9      	ldr	r1, [r7, #28]
 8015d74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015d76:	f001 f93d 	bl	8016ff4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8015d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8015d7c:	4618      	mov	r0, r3
 8015d7e:	3728      	adds	r7, #40	; 0x28
 8015d80:	46bd      	mov	sp, r7
 8015d82:	bd80      	pop	{r7, pc}
 8015d84:	200009c8 	.word	0x200009c8

08015d88 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8015d88:	b580      	push	{r7, lr}
 8015d8a:	b08a      	sub	sp, #40	; 0x28
 8015d8c:	af00      	add	r7, sp, #0
 8015d8e:	60f8      	str	r0, [r7, #12]
 8015d90:	60b9      	str	r1, [r7, #8]
 8015d92:	603b      	str	r3, [r7, #0]
 8015d94:	4613      	mov	r3, r2
 8015d96:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8015d98:	68fb      	ldr	r3, [r7, #12]
 8015d9a:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8015d9c:	2300      	movs	r3, #0
 8015d9e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015da0:	f3ef 8305 	mrs	r3, IPSR
 8015da4:	61fb      	str	r3, [r7, #28]
  return(result);
 8015da6:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8015da8:	2b00      	cmp	r3, #0
 8015daa:	d10f      	bne.n	8015dcc <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015dac:	f3ef 8310 	mrs	r3, PRIMASK
 8015db0:	61bb      	str	r3, [r7, #24]
  return(result);
 8015db2:	69bb      	ldr	r3, [r7, #24]
 8015db4:	2b00      	cmp	r3, #0
 8015db6:	d105      	bne.n	8015dc4 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015db8:	f3ef 8311 	mrs	r3, BASEPRI
 8015dbc:	617b      	str	r3, [r7, #20]
  return(result);
 8015dbe:	697b      	ldr	r3, [r7, #20]
 8015dc0:	2b00      	cmp	r3, #0
 8015dc2:	d02c      	beq.n	8015e1e <osMessageQueuePut+0x96>
 8015dc4:	4b28      	ldr	r3, [pc, #160]	; (8015e68 <osMessageQueuePut+0xe0>)
 8015dc6:	681b      	ldr	r3, [r3, #0]
 8015dc8:	2b02      	cmp	r3, #2
 8015dca:	d128      	bne.n	8015e1e <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8015dcc:	6a3b      	ldr	r3, [r7, #32]
 8015dce:	2b00      	cmp	r3, #0
 8015dd0:	d005      	beq.n	8015dde <osMessageQueuePut+0x56>
 8015dd2:	68bb      	ldr	r3, [r7, #8]
 8015dd4:	2b00      	cmp	r3, #0
 8015dd6:	d002      	beq.n	8015dde <osMessageQueuePut+0x56>
 8015dd8:	683b      	ldr	r3, [r7, #0]
 8015dda:	2b00      	cmp	r3, #0
 8015ddc:	d003      	beq.n	8015de6 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8015dde:	f06f 0303 	mvn.w	r3, #3
 8015de2:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8015de4:	e039      	b.n	8015e5a <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8015de6:	2300      	movs	r3, #0
 8015de8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8015dea:	f107 0210 	add.w	r2, r7, #16
 8015dee:	2300      	movs	r3, #0
 8015df0:	68b9      	ldr	r1, [r7, #8]
 8015df2:	6a38      	ldr	r0, [r7, #32]
 8015df4:	f000 fc34 	bl	8016660 <xQueueGenericSendFromISR>
 8015df8:	4603      	mov	r3, r0
 8015dfa:	2b01      	cmp	r3, #1
 8015dfc:	d003      	beq.n	8015e06 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8015dfe:	f06f 0302 	mvn.w	r3, #2
 8015e02:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8015e04:	e029      	b.n	8015e5a <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8015e06:	693b      	ldr	r3, [r7, #16]
 8015e08:	2b00      	cmp	r3, #0
 8015e0a:	d026      	beq.n	8015e5a <osMessageQueuePut+0xd2>
 8015e0c:	4b17      	ldr	r3, [pc, #92]	; (8015e6c <osMessageQueuePut+0xe4>)
 8015e0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015e12:	601a      	str	r2, [r3, #0]
 8015e14:	f3bf 8f4f 	dsb	sy
 8015e18:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8015e1c:	e01d      	b.n	8015e5a <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8015e1e:	6a3b      	ldr	r3, [r7, #32]
 8015e20:	2b00      	cmp	r3, #0
 8015e22:	d002      	beq.n	8015e2a <osMessageQueuePut+0xa2>
 8015e24:	68bb      	ldr	r3, [r7, #8]
 8015e26:	2b00      	cmp	r3, #0
 8015e28:	d103      	bne.n	8015e32 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8015e2a:	f06f 0303 	mvn.w	r3, #3
 8015e2e:	627b      	str	r3, [r7, #36]	; 0x24
 8015e30:	e014      	b.n	8015e5c <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8015e32:	2300      	movs	r3, #0
 8015e34:	683a      	ldr	r2, [r7, #0]
 8015e36:	68b9      	ldr	r1, [r7, #8]
 8015e38:	6a38      	ldr	r0, [r7, #32]
 8015e3a:	f000 fb17 	bl	801646c <xQueueGenericSend>
 8015e3e:	4603      	mov	r3, r0
 8015e40:	2b01      	cmp	r3, #1
 8015e42:	d00b      	beq.n	8015e5c <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8015e44:	683b      	ldr	r3, [r7, #0]
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d003      	beq.n	8015e52 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8015e4a:	f06f 0301 	mvn.w	r3, #1
 8015e4e:	627b      	str	r3, [r7, #36]	; 0x24
 8015e50:	e004      	b.n	8015e5c <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8015e52:	f06f 0302 	mvn.w	r3, #2
 8015e56:	627b      	str	r3, [r7, #36]	; 0x24
 8015e58:	e000      	b.n	8015e5c <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8015e5a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8015e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8015e5e:	4618      	mov	r0, r3
 8015e60:	3728      	adds	r7, #40	; 0x28
 8015e62:	46bd      	mov	sp, r7
 8015e64:	bd80      	pop	{r7, pc}
 8015e66:	bf00      	nop
 8015e68:	200009c8 	.word	0x200009c8
 8015e6c:	e000ed04 	.word	0xe000ed04

08015e70 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8015e70:	b580      	push	{r7, lr}
 8015e72:	b08a      	sub	sp, #40	; 0x28
 8015e74:	af00      	add	r7, sp, #0
 8015e76:	60f8      	str	r0, [r7, #12]
 8015e78:	60b9      	str	r1, [r7, #8]
 8015e7a:	607a      	str	r2, [r7, #4]
 8015e7c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8015e7e:	68fb      	ldr	r3, [r7, #12]
 8015e80:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8015e82:	2300      	movs	r3, #0
 8015e84:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015e86:	f3ef 8305 	mrs	r3, IPSR
 8015e8a:	61fb      	str	r3, [r7, #28]
  return(result);
 8015e8c:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8015e8e:	2b00      	cmp	r3, #0
 8015e90:	d10f      	bne.n	8015eb2 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015e92:	f3ef 8310 	mrs	r3, PRIMASK
 8015e96:	61bb      	str	r3, [r7, #24]
  return(result);
 8015e98:	69bb      	ldr	r3, [r7, #24]
 8015e9a:	2b00      	cmp	r3, #0
 8015e9c:	d105      	bne.n	8015eaa <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015e9e:	f3ef 8311 	mrs	r3, BASEPRI
 8015ea2:	617b      	str	r3, [r7, #20]
  return(result);
 8015ea4:	697b      	ldr	r3, [r7, #20]
 8015ea6:	2b00      	cmp	r3, #0
 8015ea8:	d02c      	beq.n	8015f04 <osMessageQueueGet+0x94>
 8015eaa:	4b28      	ldr	r3, [pc, #160]	; (8015f4c <osMessageQueueGet+0xdc>)
 8015eac:	681b      	ldr	r3, [r3, #0]
 8015eae:	2b02      	cmp	r3, #2
 8015eb0:	d128      	bne.n	8015f04 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8015eb2:	6a3b      	ldr	r3, [r7, #32]
 8015eb4:	2b00      	cmp	r3, #0
 8015eb6:	d005      	beq.n	8015ec4 <osMessageQueueGet+0x54>
 8015eb8:	68bb      	ldr	r3, [r7, #8]
 8015eba:	2b00      	cmp	r3, #0
 8015ebc:	d002      	beq.n	8015ec4 <osMessageQueueGet+0x54>
 8015ebe:	683b      	ldr	r3, [r7, #0]
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	d003      	beq.n	8015ecc <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8015ec4:	f06f 0303 	mvn.w	r3, #3
 8015ec8:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8015eca:	e038      	b.n	8015f3e <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8015ecc:	2300      	movs	r3, #0
 8015ece:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8015ed0:	f107 0310 	add.w	r3, r7, #16
 8015ed4:	461a      	mov	r2, r3
 8015ed6:	68b9      	ldr	r1, [r7, #8]
 8015ed8:	6a38      	ldr	r0, [r7, #32]
 8015eda:	f000 fec3 	bl	8016c64 <xQueueReceiveFromISR>
 8015ede:	4603      	mov	r3, r0
 8015ee0:	2b01      	cmp	r3, #1
 8015ee2:	d003      	beq.n	8015eec <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8015ee4:	f06f 0302 	mvn.w	r3, #2
 8015ee8:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8015eea:	e028      	b.n	8015f3e <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8015eec:	693b      	ldr	r3, [r7, #16]
 8015eee:	2b00      	cmp	r3, #0
 8015ef0:	d025      	beq.n	8015f3e <osMessageQueueGet+0xce>
 8015ef2:	4b17      	ldr	r3, [pc, #92]	; (8015f50 <osMessageQueueGet+0xe0>)
 8015ef4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015ef8:	601a      	str	r2, [r3, #0]
 8015efa:	f3bf 8f4f 	dsb	sy
 8015efe:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8015f02:	e01c      	b.n	8015f3e <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8015f04:	6a3b      	ldr	r3, [r7, #32]
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	d002      	beq.n	8015f10 <osMessageQueueGet+0xa0>
 8015f0a:	68bb      	ldr	r3, [r7, #8]
 8015f0c:	2b00      	cmp	r3, #0
 8015f0e:	d103      	bne.n	8015f18 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8015f10:	f06f 0303 	mvn.w	r3, #3
 8015f14:	627b      	str	r3, [r7, #36]	; 0x24
 8015f16:	e013      	b.n	8015f40 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8015f18:	683a      	ldr	r2, [r7, #0]
 8015f1a:	68b9      	ldr	r1, [r7, #8]
 8015f1c:	6a38      	ldr	r0, [r7, #32]
 8015f1e:	f000 fcbd 	bl	801689c <xQueueReceive>
 8015f22:	4603      	mov	r3, r0
 8015f24:	2b01      	cmp	r3, #1
 8015f26:	d00b      	beq.n	8015f40 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8015f28:	683b      	ldr	r3, [r7, #0]
 8015f2a:	2b00      	cmp	r3, #0
 8015f2c:	d003      	beq.n	8015f36 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8015f2e:	f06f 0301 	mvn.w	r3, #1
 8015f32:	627b      	str	r3, [r7, #36]	; 0x24
 8015f34:	e004      	b.n	8015f40 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8015f36:	f06f 0302 	mvn.w	r3, #2
 8015f3a:	627b      	str	r3, [r7, #36]	; 0x24
 8015f3c:	e000      	b.n	8015f40 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8015f3e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8015f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8015f42:	4618      	mov	r0, r3
 8015f44:	3728      	adds	r7, #40	; 0x28
 8015f46:	46bd      	mov	sp, r7
 8015f48:	bd80      	pop	{r7, pc}
 8015f4a:	bf00      	nop
 8015f4c:	200009c8 	.word	0x200009c8
 8015f50:	e000ed04 	.word	0xe000ed04

08015f54 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8015f54:	b480      	push	{r7}
 8015f56:	b085      	sub	sp, #20
 8015f58:	af00      	add	r7, sp, #0
 8015f5a:	60f8      	str	r0, [r7, #12]
 8015f5c:	60b9      	str	r1, [r7, #8]
 8015f5e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8015f60:	68fb      	ldr	r3, [r7, #12]
 8015f62:	4a07      	ldr	r2, [pc, #28]	; (8015f80 <vApplicationGetIdleTaskMemory+0x2c>)
 8015f64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8015f66:	68bb      	ldr	r3, [r7, #8]
 8015f68:	4a06      	ldr	r2, [pc, #24]	; (8015f84 <vApplicationGetIdleTaskMemory+0x30>)
 8015f6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	2280      	movs	r2, #128	; 0x80
 8015f70:	601a      	str	r2, [r3, #0]
}
 8015f72:	bf00      	nop
 8015f74:	3714      	adds	r7, #20
 8015f76:	46bd      	mov	sp, r7
 8015f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f7c:	4770      	bx	lr
 8015f7e:	bf00      	nop
 8015f80:	200009cc 	.word	0x200009cc
 8015f84:	20000a28 	.word	0x20000a28

08015f88 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8015f88:	b480      	push	{r7}
 8015f8a:	b085      	sub	sp, #20
 8015f8c:	af00      	add	r7, sp, #0
 8015f8e:	60f8      	str	r0, [r7, #12]
 8015f90:	60b9      	str	r1, [r7, #8]
 8015f92:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8015f94:	68fb      	ldr	r3, [r7, #12]
 8015f96:	4a07      	ldr	r2, [pc, #28]	; (8015fb4 <vApplicationGetTimerTaskMemory+0x2c>)
 8015f98:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8015f9a:	68bb      	ldr	r3, [r7, #8]
 8015f9c:	4a06      	ldr	r2, [pc, #24]	; (8015fb8 <vApplicationGetTimerTaskMemory+0x30>)
 8015f9e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8015fa6:	601a      	str	r2, [r3, #0]
}
 8015fa8:	bf00      	nop
 8015faa:	3714      	adds	r7, #20
 8015fac:	46bd      	mov	sp, r7
 8015fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fb2:	4770      	bx	lr
 8015fb4:	20000c28 	.word	0x20000c28
 8015fb8:	20000c84 	.word	0x20000c84

08015fbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8015fbc:	b480      	push	{r7}
 8015fbe:	b083      	sub	sp, #12
 8015fc0:	af00      	add	r7, sp, #0
 8015fc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015fc4:	687b      	ldr	r3, [r7, #4]
 8015fc6:	f103 0208 	add.w	r2, r3, #8
 8015fca:	687b      	ldr	r3, [r7, #4]
 8015fcc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8015fce:	687b      	ldr	r3, [r7, #4]
 8015fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8015fd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015fd6:	687b      	ldr	r3, [r7, #4]
 8015fd8:	f103 0208 	add.w	r2, r3, #8
 8015fdc:	687b      	ldr	r3, [r7, #4]
 8015fde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015fe0:	687b      	ldr	r3, [r7, #4]
 8015fe2:	f103 0208 	add.w	r2, r3, #8
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	2200      	movs	r2, #0
 8015fee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8015ff0:	bf00      	nop
 8015ff2:	370c      	adds	r7, #12
 8015ff4:	46bd      	mov	sp, r7
 8015ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ffa:	4770      	bx	lr

08015ffc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8015ffc:	b480      	push	{r7}
 8015ffe:	b083      	sub	sp, #12
 8016000:	af00      	add	r7, sp, #0
 8016002:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8016004:	687b      	ldr	r3, [r7, #4]
 8016006:	2200      	movs	r2, #0
 8016008:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801600a:	bf00      	nop
 801600c:	370c      	adds	r7, #12
 801600e:	46bd      	mov	sp, r7
 8016010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016014:	4770      	bx	lr

08016016 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8016016:	b480      	push	{r7}
 8016018:	b085      	sub	sp, #20
 801601a:	af00      	add	r7, sp, #0
 801601c:	6078      	str	r0, [r7, #4]
 801601e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	685b      	ldr	r3, [r3, #4]
 8016024:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8016026:	683b      	ldr	r3, [r7, #0]
 8016028:	68fa      	ldr	r2, [r7, #12]
 801602a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801602c:	68fb      	ldr	r3, [r7, #12]
 801602e:	689a      	ldr	r2, [r3, #8]
 8016030:	683b      	ldr	r3, [r7, #0]
 8016032:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8016034:	68fb      	ldr	r3, [r7, #12]
 8016036:	689b      	ldr	r3, [r3, #8]
 8016038:	683a      	ldr	r2, [r7, #0]
 801603a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801603c:	68fb      	ldr	r3, [r7, #12]
 801603e:	683a      	ldr	r2, [r7, #0]
 8016040:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8016042:	683b      	ldr	r3, [r7, #0]
 8016044:	687a      	ldr	r2, [r7, #4]
 8016046:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8016048:	687b      	ldr	r3, [r7, #4]
 801604a:	681b      	ldr	r3, [r3, #0]
 801604c:	1c5a      	adds	r2, r3, #1
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	601a      	str	r2, [r3, #0]
}
 8016052:	bf00      	nop
 8016054:	3714      	adds	r7, #20
 8016056:	46bd      	mov	sp, r7
 8016058:	f85d 7b04 	ldr.w	r7, [sp], #4
 801605c:	4770      	bx	lr

0801605e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801605e:	b480      	push	{r7}
 8016060:	b085      	sub	sp, #20
 8016062:	af00      	add	r7, sp, #0
 8016064:	6078      	str	r0, [r7, #4]
 8016066:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8016068:	683b      	ldr	r3, [r7, #0]
 801606a:	681b      	ldr	r3, [r3, #0]
 801606c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801606e:	68bb      	ldr	r3, [r7, #8]
 8016070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016074:	d103      	bne.n	801607e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	691b      	ldr	r3, [r3, #16]
 801607a:	60fb      	str	r3, [r7, #12]
 801607c:	e00c      	b.n	8016098 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801607e:	687b      	ldr	r3, [r7, #4]
 8016080:	3308      	adds	r3, #8
 8016082:	60fb      	str	r3, [r7, #12]
 8016084:	e002      	b.n	801608c <vListInsert+0x2e>
 8016086:	68fb      	ldr	r3, [r7, #12]
 8016088:	685b      	ldr	r3, [r3, #4]
 801608a:	60fb      	str	r3, [r7, #12]
 801608c:	68fb      	ldr	r3, [r7, #12]
 801608e:	685b      	ldr	r3, [r3, #4]
 8016090:	681b      	ldr	r3, [r3, #0]
 8016092:	68ba      	ldr	r2, [r7, #8]
 8016094:	429a      	cmp	r2, r3
 8016096:	d2f6      	bcs.n	8016086 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8016098:	68fb      	ldr	r3, [r7, #12]
 801609a:	685a      	ldr	r2, [r3, #4]
 801609c:	683b      	ldr	r3, [r7, #0]
 801609e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80160a0:	683b      	ldr	r3, [r7, #0]
 80160a2:	685b      	ldr	r3, [r3, #4]
 80160a4:	683a      	ldr	r2, [r7, #0]
 80160a6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80160a8:	683b      	ldr	r3, [r7, #0]
 80160aa:	68fa      	ldr	r2, [r7, #12]
 80160ac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80160ae:	68fb      	ldr	r3, [r7, #12]
 80160b0:	683a      	ldr	r2, [r7, #0]
 80160b2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80160b4:	683b      	ldr	r3, [r7, #0]
 80160b6:	687a      	ldr	r2, [r7, #4]
 80160b8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80160ba:	687b      	ldr	r3, [r7, #4]
 80160bc:	681b      	ldr	r3, [r3, #0]
 80160be:	1c5a      	adds	r2, r3, #1
 80160c0:	687b      	ldr	r3, [r7, #4]
 80160c2:	601a      	str	r2, [r3, #0]
}
 80160c4:	bf00      	nop
 80160c6:	3714      	adds	r7, #20
 80160c8:	46bd      	mov	sp, r7
 80160ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160ce:	4770      	bx	lr

080160d0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80160d0:	b480      	push	{r7}
 80160d2:	b085      	sub	sp, #20
 80160d4:	af00      	add	r7, sp, #0
 80160d6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	691b      	ldr	r3, [r3, #16]
 80160dc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80160de:	687b      	ldr	r3, [r7, #4]
 80160e0:	685b      	ldr	r3, [r3, #4]
 80160e2:	687a      	ldr	r2, [r7, #4]
 80160e4:	6892      	ldr	r2, [r2, #8]
 80160e6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	689b      	ldr	r3, [r3, #8]
 80160ec:	687a      	ldr	r2, [r7, #4]
 80160ee:	6852      	ldr	r2, [r2, #4]
 80160f0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80160f2:	68fb      	ldr	r3, [r7, #12]
 80160f4:	685b      	ldr	r3, [r3, #4]
 80160f6:	687a      	ldr	r2, [r7, #4]
 80160f8:	429a      	cmp	r2, r3
 80160fa:	d103      	bne.n	8016104 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80160fc:	687b      	ldr	r3, [r7, #4]
 80160fe:	689a      	ldr	r2, [r3, #8]
 8016100:	68fb      	ldr	r3, [r7, #12]
 8016102:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	2200      	movs	r2, #0
 8016108:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801610a:	68fb      	ldr	r3, [r7, #12]
 801610c:	681b      	ldr	r3, [r3, #0]
 801610e:	1e5a      	subs	r2, r3, #1
 8016110:	68fb      	ldr	r3, [r7, #12]
 8016112:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8016114:	68fb      	ldr	r3, [r7, #12]
 8016116:	681b      	ldr	r3, [r3, #0]
}
 8016118:	4618      	mov	r0, r3
 801611a:	3714      	adds	r7, #20
 801611c:	46bd      	mov	sp, r7
 801611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016122:	4770      	bx	lr

08016124 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8016124:	b580      	push	{r7, lr}
 8016126:	b084      	sub	sp, #16
 8016128:	af00      	add	r7, sp, #0
 801612a:	6078      	str	r0, [r7, #4]
 801612c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801612e:	687b      	ldr	r3, [r7, #4]
 8016130:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8016132:	68fb      	ldr	r3, [r7, #12]
 8016134:	2b00      	cmp	r3, #0
 8016136:	d109      	bne.n	801614c <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8016138:	f04f 0350 	mov.w	r3, #80	; 0x50
 801613c:	f383 8811 	msr	BASEPRI, r3
 8016140:	f3bf 8f6f 	isb	sy
 8016144:	f3bf 8f4f 	dsb	sy
 8016148:	60bb      	str	r3, [r7, #8]
 801614a:	e7fe      	b.n	801614a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 801614c:	f002 fc36 	bl	80189bc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016150:	68fb      	ldr	r3, [r7, #12]
 8016152:	681a      	ldr	r2, [r3, #0]
 8016154:	68fb      	ldr	r3, [r7, #12]
 8016156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016158:	68f9      	ldr	r1, [r7, #12]
 801615a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 801615c:	fb01 f303 	mul.w	r3, r1, r3
 8016160:	441a      	add	r2, r3
 8016162:	68fb      	ldr	r3, [r7, #12]
 8016164:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8016166:	68fb      	ldr	r3, [r7, #12]
 8016168:	2200      	movs	r2, #0
 801616a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801616c:	68fb      	ldr	r3, [r7, #12]
 801616e:	681a      	ldr	r2, [r3, #0]
 8016170:	68fb      	ldr	r3, [r7, #12]
 8016172:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016174:	68fb      	ldr	r3, [r7, #12]
 8016176:	681a      	ldr	r2, [r3, #0]
 8016178:	68fb      	ldr	r3, [r7, #12]
 801617a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801617c:	3b01      	subs	r3, #1
 801617e:	68f9      	ldr	r1, [r7, #12]
 8016180:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8016182:	fb01 f303 	mul.w	r3, r1, r3
 8016186:	441a      	add	r2, r3
 8016188:	68fb      	ldr	r3, [r7, #12]
 801618a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801618c:	68fb      	ldr	r3, [r7, #12]
 801618e:	22ff      	movs	r2, #255	; 0xff
 8016190:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8016194:	68fb      	ldr	r3, [r7, #12]
 8016196:	22ff      	movs	r2, #255	; 0xff
 8016198:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 801619c:	683b      	ldr	r3, [r7, #0]
 801619e:	2b00      	cmp	r3, #0
 80161a0:	d114      	bne.n	80161cc <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80161a2:	68fb      	ldr	r3, [r7, #12]
 80161a4:	691b      	ldr	r3, [r3, #16]
 80161a6:	2b00      	cmp	r3, #0
 80161a8:	d01a      	beq.n	80161e0 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80161aa:	68fb      	ldr	r3, [r7, #12]
 80161ac:	3310      	adds	r3, #16
 80161ae:	4618      	mov	r0, r3
 80161b0:	f001 fc0a 	bl	80179c8 <xTaskRemoveFromEventList>
 80161b4:	4603      	mov	r3, r0
 80161b6:	2b00      	cmp	r3, #0
 80161b8:	d012      	beq.n	80161e0 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80161ba:	4b0d      	ldr	r3, [pc, #52]	; (80161f0 <xQueueGenericReset+0xcc>)
 80161bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80161c0:	601a      	str	r2, [r3, #0]
 80161c2:	f3bf 8f4f 	dsb	sy
 80161c6:	f3bf 8f6f 	isb	sy
 80161ca:	e009      	b.n	80161e0 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80161cc:	68fb      	ldr	r3, [r7, #12]
 80161ce:	3310      	adds	r3, #16
 80161d0:	4618      	mov	r0, r3
 80161d2:	f7ff fef3 	bl	8015fbc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80161d6:	68fb      	ldr	r3, [r7, #12]
 80161d8:	3324      	adds	r3, #36	; 0x24
 80161da:	4618      	mov	r0, r3
 80161dc:	f7ff feee 	bl	8015fbc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80161e0:	f002 fc1a 	bl	8018a18 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80161e4:	2301      	movs	r3, #1
}
 80161e6:	4618      	mov	r0, r3
 80161e8:	3710      	adds	r7, #16
 80161ea:	46bd      	mov	sp, r7
 80161ec:	bd80      	pop	{r7, pc}
 80161ee:	bf00      	nop
 80161f0:	e000ed04 	.word	0xe000ed04

080161f4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80161f4:	b580      	push	{r7, lr}
 80161f6:	b08e      	sub	sp, #56	; 0x38
 80161f8:	af02      	add	r7, sp, #8
 80161fa:	60f8      	str	r0, [r7, #12]
 80161fc:	60b9      	str	r1, [r7, #8]
 80161fe:	607a      	str	r2, [r7, #4]
 8016200:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8016202:	68fb      	ldr	r3, [r7, #12]
 8016204:	2b00      	cmp	r3, #0
 8016206:	d109      	bne.n	801621c <xQueueGenericCreateStatic+0x28>
 8016208:	f04f 0350 	mov.w	r3, #80	; 0x50
 801620c:	f383 8811 	msr	BASEPRI, r3
 8016210:	f3bf 8f6f 	isb	sy
 8016214:	f3bf 8f4f 	dsb	sy
 8016218:	62bb      	str	r3, [r7, #40]	; 0x28
 801621a:	e7fe      	b.n	801621a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801621c:	683b      	ldr	r3, [r7, #0]
 801621e:	2b00      	cmp	r3, #0
 8016220:	d109      	bne.n	8016236 <xQueueGenericCreateStatic+0x42>
 8016222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016226:	f383 8811 	msr	BASEPRI, r3
 801622a:	f3bf 8f6f 	isb	sy
 801622e:	f3bf 8f4f 	dsb	sy
 8016232:	627b      	str	r3, [r7, #36]	; 0x24
 8016234:	e7fe      	b.n	8016234 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8016236:	687b      	ldr	r3, [r7, #4]
 8016238:	2b00      	cmp	r3, #0
 801623a:	d002      	beq.n	8016242 <xQueueGenericCreateStatic+0x4e>
 801623c:	68bb      	ldr	r3, [r7, #8]
 801623e:	2b00      	cmp	r3, #0
 8016240:	d001      	beq.n	8016246 <xQueueGenericCreateStatic+0x52>
 8016242:	2301      	movs	r3, #1
 8016244:	e000      	b.n	8016248 <xQueueGenericCreateStatic+0x54>
 8016246:	2300      	movs	r3, #0
 8016248:	2b00      	cmp	r3, #0
 801624a:	d109      	bne.n	8016260 <xQueueGenericCreateStatic+0x6c>
 801624c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016250:	f383 8811 	msr	BASEPRI, r3
 8016254:	f3bf 8f6f 	isb	sy
 8016258:	f3bf 8f4f 	dsb	sy
 801625c:	623b      	str	r3, [r7, #32]
 801625e:	e7fe      	b.n	801625e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	2b00      	cmp	r3, #0
 8016264:	d102      	bne.n	801626c <xQueueGenericCreateStatic+0x78>
 8016266:	68bb      	ldr	r3, [r7, #8]
 8016268:	2b00      	cmp	r3, #0
 801626a:	d101      	bne.n	8016270 <xQueueGenericCreateStatic+0x7c>
 801626c:	2301      	movs	r3, #1
 801626e:	e000      	b.n	8016272 <xQueueGenericCreateStatic+0x7e>
 8016270:	2300      	movs	r3, #0
 8016272:	2b00      	cmp	r3, #0
 8016274:	d109      	bne.n	801628a <xQueueGenericCreateStatic+0x96>
 8016276:	f04f 0350 	mov.w	r3, #80	; 0x50
 801627a:	f383 8811 	msr	BASEPRI, r3
 801627e:	f3bf 8f6f 	isb	sy
 8016282:	f3bf 8f4f 	dsb	sy
 8016286:	61fb      	str	r3, [r7, #28]
 8016288:	e7fe      	b.n	8016288 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801628a:	2350      	movs	r3, #80	; 0x50
 801628c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801628e:	697b      	ldr	r3, [r7, #20]
 8016290:	2b50      	cmp	r3, #80	; 0x50
 8016292:	d009      	beq.n	80162a8 <xQueueGenericCreateStatic+0xb4>
 8016294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016298:	f383 8811 	msr	BASEPRI, r3
 801629c:	f3bf 8f6f 	isb	sy
 80162a0:	f3bf 8f4f 	dsb	sy
 80162a4:	61bb      	str	r3, [r7, #24]
 80162a6:	e7fe      	b.n	80162a6 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80162a8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80162aa:	683b      	ldr	r3, [r7, #0]
 80162ac:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80162ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80162b0:	2b00      	cmp	r3, #0
 80162b2:	d00d      	beq.n	80162d0 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80162b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80162b6:	2201      	movs	r2, #1
 80162b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80162bc:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80162c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80162c2:	9300      	str	r3, [sp, #0]
 80162c4:	4613      	mov	r3, r2
 80162c6:	687a      	ldr	r2, [r7, #4]
 80162c8:	68b9      	ldr	r1, [r7, #8]
 80162ca:	68f8      	ldr	r0, [r7, #12]
 80162cc:	f000 f844 	bl	8016358 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80162d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80162d2:	4618      	mov	r0, r3
 80162d4:	3730      	adds	r7, #48	; 0x30
 80162d6:	46bd      	mov	sp, r7
 80162d8:	bd80      	pop	{r7, pc}

080162da <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80162da:	b580      	push	{r7, lr}
 80162dc:	b08a      	sub	sp, #40	; 0x28
 80162de:	af02      	add	r7, sp, #8
 80162e0:	60f8      	str	r0, [r7, #12]
 80162e2:	60b9      	str	r1, [r7, #8]
 80162e4:	4613      	mov	r3, r2
 80162e6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80162e8:	68fb      	ldr	r3, [r7, #12]
 80162ea:	2b00      	cmp	r3, #0
 80162ec:	d109      	bne.n	8016302 <xQueueGenericCreate+0x28>
 80162ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80162f2:	f383 8811 	msr	BASEPRI, r3
 80162f6:	f3bf 8f6f 	isb	sy
 80162fa:	f3bf 8f4f 	dsb	sy
 80162fe:	613b      	str	r3, [r7, #16]
 8016300:	e7fe      	b.n	8016300 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8016302:	68bb      	ldr	r3, [r7, #8]
 8016304:	2b00      	cmp	r3, #0
 8016306:	d102      	bne.n	801630e <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8016308:	2300      	movs	r3, #0
 801630a:	61fb      	str	r3, [r7, #28]
 801630c:	e004      	b.n	8016318 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801630e:	68fb      	ldr	r3, [r7, #12]
 8016310:	68ba      	ldr	r2, [r7, #8]
 8016312:	fb02 f303 	mul.w	r3, r2, r3
 8016316:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8016318:	69fb      	ldr	r3, [r7, #28]
 801631a:	3350      	adds	r3, #80	; 0x50
 801631c:	4618      	mov	r0, r3
 801631e:	f002 fc67 	bl	8018bf0 <pvPortMalloc>
 8016322:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8016324:	69bb      	ldr	r3, [r7, #24]
 8016326:	2b00      	cmp	r3, #0
 8016328:	d011      	beq.n	801634e <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801632a:	69bb      	ldr	r3, [r7, #24]
 801632c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801632e:	697b      	ldr	r3, [r7, #20]
 8016330:	3350      	adds	r3, #80	; 0x50
 8016332:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8016334:	69bb      	ldr	r3, [r7, #24]
 8016336:	2200      	movs	r2, #0
 8016338:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801633c:	79fa      	ldrb	r2, [r7, #7]
 801633e:	69bb      	ldr	r3, [r7, #24]
 8016340:	9300      	str	r3, [sp, #0]
 8016342:	4613      	mov	r3, r2
 8016344:	697a      	ldr	r2, [r7, #20]
 8016346:	68b9      	ldr	r1, [r7, #8]
 8016348:	68f8      	ldr	r0, [r7, #12]
 801634a:	f000 f805 	bl	8016358 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801634e:	69bb      	ldr	r3, [r7, #24]
	}
 8016350:	4618      	mov	r0, r3
 8016352:	3720      	adds	r7, #32
 8016354:	46bd      	mov	sp, r7
 8016356:	bd80      	pop	{r7, pc}

08016358 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8016358:	b580      	push	{r7, lr}
 801635a:	b084      	sub	sp, #16
 801635c:	af00      	add	r7, sp, #0
 801635e:	60f8      	str	r0, [r7, #12]
 8016360:	60b9      	str	r1, [r7, #8]
 8016362:	607a      	str	r2, [r7, #4]
 8016364:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8016366:	68bb      	ldr	r3, [r7, #8]
 8016368:	2b00      	cmp	r3, #0
 801636a:	d103      	bne.n	8016374 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801636c:	69bb      	ldr	r3, [r7, #24]
 801636e:	69ba      	ldr	r2, [r7, #24]
 8016370:	601a      	str	r2, [r3, #0]
 8016372:	e002      	b.n	801637a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8016374:	69bb      	ldr	r3, [r7, #24]
 8016376:	687a      	ldr	r2, [r7, #4]
 8016378:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801637a:	69bb      	ldr	r3, [r7, #24]
 801637c:	68fa      	ldr	r2, [r7, #12]
 801637e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8016380:	69bb      	ldr	r3, [r7, #24]
 8016382:	68ba      	ldr	r2, [r7, #8]
 8016384:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8016386:	2101      	movs	r1, #1
 8016388:	69b8      	ldr	r0, [r7, #24]
 801638a:	f7ff fecb 	bl	8016124 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 801638e:	69bb      	ldr	r3, [r7, #24]
 8016390:	78fa      	ldrb	r2, [r7, #3]
 8016392:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8016396:	bf00      	nop
 8016398:	3710      	adds	r7, #16
 801639a:	46bd      	mov	sp, r7
 801639c:	bd80      	pop	{r7, pc}

0801639e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 801639e:	b580      	push	{r7, lr}
 80163a0:	b08a      	sub	sp, #40	; 0x28
 80163a2:	af02      	add	r7, sp, #8
 80163a4:	60f8      	str	r0, [r7, #12]
 80163a6:	60b9      	str	r1, [r7, #8]
 80163a8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80163aa:	68fb      	ldr	r3, [r7, #12]
 80163ac:	2b00      	cmp	r3, #0
 80163ae:	d109      	bne.n	80163c4 <xQueueCreateCountingSemaphoreStatic+0x26>
 80163b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80163b4:	f383 8811 	msr	BASEPRI, r3
 80163b8:	f3bf 8f6f 	isb	sy
 80163bc:	f3bf 8f4f 	dsb	sy
 80163c0:	61bb      	str	r3, [r7, #24]
 80163c2:	e7fe      	b.n	80163c2 <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80163c4:	68ba      	ldr	r2, [r7, #8]
 80163c6:	68fb      	ldr	r3, [r7, #12]
 80163c8:	429a      	cmp	r2, r3
 80163ca:	d909      	bls.n	80163e0 <xQueueCreateCountingSemaphoreStatic+0x42>
 80163cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80163d0:	f383 8811 	msr	BASEPRI, r3
 80163d4:	f3bf 8f6f 	isb	sy
 80163d8:	f3bf 8f4f 	dsb	sy
 80163dc:	617b      	str	r3, [r7, #20]
 80163de:	e7fe      	b.n	80163de <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80163e0:	2302      	movs	r3, #2
 80163e2:	9300      	str	r3, [sp, #0]
 80163e4:	687b      	ldr	r3, [r7, #4]
 80163e6:	2200      	movs	r2, #0
 80163e8:	2100      	movs	r1, #0
 80163ea:	68f8      	ldr	r0, [r7, #12]
 80163ec:	f7ff ff02 	bl	80161f4 <xQueueGenericCreateStatic>
 80163f0:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80163f2:	69fb      	ldr	r3, [r7, #28]
 80163f4:	2b00      	cmp	r3, #0
 80163f6:	d002      	beq.n	80163fe <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80163f8:	69fb      	ldr	r3, [r7, #28]
 80163fa:	68ba      	ldr	r2, [r7, #8]
 80163fc:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80163fe:	69fb      	ldr	r3, [r7, #28]
	}
 8016400:	4618      	mov	r0, r3
 8016402:	3720      	adds	r7, #32
 8016404:	46bd      	mov	sp, r7
 8016406:	bd80      	pop	{r7, pc}

08016408 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8016408:	b580      	push	{r7, lr}
 801640a:	b086      	sub	sp, #24
 801640c:	af00      	add	r7, sp, #0
 801640e:	6078      	str	r0, [r7, #4]
 8016410:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8016412:	687b      	ldr	r3, [r7, #4]
 8016414:	2b00      	cmp	r3, #0
 8016416:	d109      	bne.n	801642c <xQueueCreateCountingSemaphore+0x24>
 8016418:	f04f 0350 	mov.w	r3, #80	; 0x50
 801641c:	f383 8811 	msr	BASEPRI, r3
 8016420:	f3bf 8f6f 	isb	sy
 8016424:	f3bf 8f4f 	dsb	sy
 8016428:	613b      	str	r3, [r7, #16]
 801642a:	e7fe      	b.n	801642a <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 801642c:	683a      	ldr	r2, [r7, #0]
 801642e:	687b      	ldr	r3, [r7, #4]
 8016430:	429a      	cmp	r2, r3
 8016432:	d909      	bls.n	8016448 <xQueueCreateCountingSemaphore+0x40>
 8016434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016438:	f383 8811 	msr	BASEPRI, r3
 801643c:	f3bf 8f6f 	isb	sy
 8016440:	f3bf 8f4f 	dsb	sy
 8016444:	60fb      	str	r3, [r7, #12]
 8016446:	e7fe      	b.n	8016446 <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8016448:	2202      	movs	r2, #2
 801644a:	2100      	movs	r1, #0
 801644c:	6878      	ldr	r0, [r7, #4]
 801644e:	f7ff ff44 	bl	80162da <xQueueGenericCreate>
 8016452:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8016454:	697b      	ldr	r3, [r7, #20]
 8016456:	2b00      	cmp	r3, #0
 8016458:	d002      	beq.n	8016460 <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801645a:	697b      	ldr	r3, [r7, #20]
 801645c:	683a      	ldr	r2, [r7, #0]
 801645e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8016460:	697b      	ldr	r3, [r7, #20]
	}
 8016462:	4618      	mov	r0, r3
 8016464:	3718      	adds	r7, #24
 8016466:	46bd      	mov	sp, r7
 8016468:	bd80      	pop	{r7, pc}
	...

0801646c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 801646c:	b580      	push	{r7, lr}
 801646e:	b08e      	sub	sp, #56	; 0x38
 8016470:	af00      	add	r7, sp, #0
 8016472:	60f8      	str	r0, [r7, #12]
 8016474:	60b9      	str	r1, [r7, #8]
 8016476:	607a      	str	r2, [r7, #4]
 8016478:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801647a:	2300      	movs	r3, #0
 801647c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801647e:	68fb      	ldr	r3, [r7, #12]
 8016480:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8016482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016484:	2b00      	cmp	r3, #0
 8016486:	d109      	bne.n	801649c <xQueueGenericSend+0x30>
 8016488:	f04f 0350 	mov.w	r3, #80	; 0x50
 801648c:	f383 8811 	msr	BASEPRI, r3
 8016490:	f3bf 8f6f 	isb	sy
 8016494:	f3bf 8f4f 	dsb	sy
 8016498:	62bb      	str	r3, [r7, #40]	; 0x28
 801649a:	e7fe      	b.n	801649a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801649c:	68bb      	ldr	r3, [r7, #8]
 801649e:	2b00      	cmp	r3, #0
 80164a0:	d103      	bne.n	80164aa <xQueueGenericSend+0x3e>
 80164a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80164a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	d101      	bne.n	80164ae <xQueueGenericSend+0x42>
 80164aa:	2301      	movs	r3, #1
 80164ac:	e000      	b.n	80164b0 <xQueueGenericSend+0x44>
 80164ae:	2300      	movs	r3, #0
 80164b0:	2b00      	cmp	r3, #0
 80164b2:	d109      	bne.n	80164c8 <xQueueGenericSend+0x5c>
 80164b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164b8:	f383 8811 	msr	BASEPRI, r3
 80164bc:	f3bf 8f6f 	isb	sy
 80164c0:	f3bf 8f4f 	dsb	sy
 80164c4:	627b      	str	r3, [r7, #36]	; 0x24
 80164c6:	e7fe      	b.n	80164c6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80164c8:	683b      	ldr	r3, [r7, #0]
 80164ca:	2b02      	cmp	r3, #2
 80164cc:	d103      	bne.n	80164d6 <xQueueGenericSend+0x6a>
 80164ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80164d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80164d2:	2b01      	cmp	r3, #1
 80164d4:	d101      	bne.n	80164da <xQueueGenericSend+0x6e>
 80164d6:	2301      	movs	r3, #1
 80164d8:	e000      	b.n	80164dc <xQueueGenericSend+0x70>
 80164da:	2300      	movs	r3, #0
 80164dc:	2b00      	cmp	r3, #0
 80164de:	d109      	bne.n	80164f4 <xQueueGenericSend+0x88>
 80164e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164e4:	f383 8811 	msr	BASEPRI, r3
 80164e8:	f3bf 8f6f 	isb	sy
 80164ec:	f3bf 8f4f 	dsb	sy
 80164f0:	623b      	str	r3, [r7, #32]
 80164f2:	e7fe      	b.n	80164f2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80164f4:	f001 fc1e 	bl	8017d34 <xTaskGetSchedulerState>
 80164f8:	4603      	mov	r3, r0
 80164fa:	2b00      	cmp	r3, #0
 80164fc:	d102      	bne.n	8016504 <xQueueGenericSend+0x98>
 80164fe:	687b      	ldr	r3, [r7, #4]
 8016500:	2b00      	cmp	r3, #0
 8016502:	d101      	bne.n	8016508 <xQueueGenericSend+0x9c>
 8016504:	2301      	movs	r3, #1
 8016506:	e000      	b.n	801650a <xQueueGenericSend+0x9e>
 8016508:	2300      	movs	r3, #0
 801650a:	2b00      	cmp	r3, #0
 801650c:	d109      	bne.n	8016522 <xQueueGenericSend+0xb6>
 801650e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016512:	f383 8811 	msr	BASEPRI, r3
 8016516:	f3bf 8f6f 	isb	sy
 801651a:	f3bf 8f4f 	dsb	sy
 801651e:	61fb      	str	r3, [r7, #28]
 8016520:	e7fe      	b.n	8016520 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016522:	f002 fa4b 	bl	80189bc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016528:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801652a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801652c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801652e:	429a      	cmp	r2, r3
 8016530:	d302      	bcc.n	8016538 <xQueueGenericSend+0xcc>
 8016532:	683b      	ldr	r3, [r7, #0]
 8016534:	2b02      	cmp	r3, #2
 8016536:	d129      	bne.n	801658c <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016538:	683a      	ldr	r2, [r7, #0]
 801653a:	68b9      	ldr	r1, [r7, #8]
 801653c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801653e:	f000 fc48 	bl	8016dd2 <prvCopyDataToQueue>
 8016542:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016548:	2b00      	cmp	r3, #0
 801654a:	d010      	beq.n	801656e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801654c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801654e:	3324      	adds	r3, #36	; 0x24
 8016550:	4618      	mov	r0, r3
 8016552:	f001 fa39 	bl	80179c8 <xTaskRemoveFromEventList>
 8016556:	4603      	mov	r3, r0
 8016558:	2b00      	cmp	r3, #0
 801655a:	d013      	beq.n	8016584 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 801655c:	4b3f      	ldr	r3, [pc, #252]	; (801665c <xQueueGenericSend+0x1f0>)
 801655e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016562:	601a      	str	r2, [r3, #0]
 8016564:	f3bf 8f4f 	dsb	sy
 8016568:	f3bf 8f6f 	isb	sy
 801656c:	e00a      	b.n	8016584 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801656e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016570:	2b00      	cmp	r3, #0
 8016572:	d007      	beq.n	8016584 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8016574:	4b39      	ldr	r3, [pc, #228]	; (801665c <xQueueGenericSend+0x1f0>)
 8016576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801657a:	601a      	str	r2, [r3, #0]
 801657c:	f3bf 8f4f 	dsb	sy
 8016580:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8016584:	f002 fa48 	bl	8018a18 <vPortExitCritical>
				return pdPASS;
 8016588:	2301      	movs	r3, #1
 801658a:	e063      	b.n	8016654 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	2b00      	cmp	r3, #0
 8016590:	d103      	bne.n	801659a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016592:	f002 fa41 	bl	8018a18 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8016596:	2300      	movs	r3, #0
 8016598:	e05c      	b.n	8016654 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801659a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801659c:	2b00      	cmp	r3, #0
 801659e:	d106      	bne.n	80165ae <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80165a0:	f107 0314 	add.w	r3, r7, #20
 80165a4:	4618      	mov	r0, r3
 80165a6:	f001 fa71 	bl	8017a8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80165aa:	2301      	movs	r3, #1
 80165ac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80165ae:	f002 fa33 	bl	8018a18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80165b2:	f000 ffdb 	bl	801756c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80165b6:	f002 fa01 	bl	80189bc <vPortEnterCritical>
 80165ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80165bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80165c0:	b25b      	sxtb	r3, r3
 80165c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80165c6:	d103      	bne.n	80165d0 <xQueueGenericSend+0x164>
 80165c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80165ca:	2200      	movs	r2, #0
 80165cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80165d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80165d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80165d6:	b25b      	sxtb	r3, r3
 80165d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80165dc:	d103      	bne.n	80165e6 <xQueueGenericSend+0x17a>
 80165de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80165e0:	2200      	movs	r2, #0
 80165e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80165e6:	f002 fa17 	bl	8018a18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80165ea:	1d3a      	adds	r2, r7, #4
 80165ec:	f107 0314 	add.w	r3, r7, #20
 80165f0:	4611      	mov	r1, r2
 80165f2:	4618      	mov	r0, r3
 80165f4:	f001 fa60 	bl	8017ab8 <xTaskCheckForTimeOut>
 80165f8:	4603      	mov	r3, r0
 80165fa:	2b00      	cmp	r3, #0
 80165fc:	d124      	bne.n	8016648 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80165fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016600:	f000 fcdf 	bl	8016fc2 <prvIsQueueFull>
 8016604:	4603      	mov	r3, r0
 8016606:	2b00      	cmp	r3, #0
 8016608:	d018      	beq.n	801663c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801660a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801660c:	3310      	adds	r3, #16
 801660e:	687a      	ldr	r2, [r7, #4]
 8016610:	4611      	mov	r1, r2
 8016612:	4618      	mov	r0, r3
 8016614:	f001 f98a 	bl	801792c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8016618:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801661a:	f000 fc6a 	bl	8016ef2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801661e:	f000 ffb3 	bl	8017588 <xTaskResumeAll>
 8016622:	4603      	mov	r3, r0
 8016624:	2b00      	cmp	r3, #0
 8016626:	f47f af7c 	bne.w	8016522 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 801662a:	4b0c      	ldr	r3, [pc, #48]	; (801665c <xQueueGenericSend+0x1f0>)
 801662c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016630:	601a      	str	r2, [r3, #0]
 8016632:	f3bf 8f4f 	dsb	sy
 8016636:	f3bf 8f6f 	isb	sy
 801663a:	e772      	b.n	8016522 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 801663c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801663e:	f000 fc58 	bl	8016ef2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016642:	f000 ffa1 	bl	8017588 <xTaskResumeAll>
 8016646:	e76c      	b.n	8016522 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8016648:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801664a:	f000 fc52 	bl	8016ef2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801664e:	f000 ff9b 	bl	8017588 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8016652:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8016654:	4618      	mov	r0, r3
 8016656:	3738      	adds	r7, #56	; 0x38
 8016658:	46bd      	mov	sp, r7
 801665a:	bd80      	pop	{r7, pc}
 801665c:	e000ed04 	.word	0xe000ed04

08016660 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8016660:	b580      	push	{r7, lr}
 8016662:	b08e      	sub	sp, #56	; 0x38
 8016664:	af00      	add	r7, sp, #0
 8016666:	60f8      	str	r0, [r7, #12]
 8016668:	60b9      	str	r1, [r7, #8]
 801666a:	607a      	str	r2, [r7, #4]
 801666c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801666e:	68fb      	ldr	r3, [r7, #12]
 8016670:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8016672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016674:	2b00      	cmp	r3, #0
 8016676:	d109      	bne.n	801668c <xQueueGenericSendFromISR+0x2c>
 8016678:	f04f 0350 	mov.w	r3, #80	; 0x50
 801667c:	f383 8811 	msr	BASEPRI, r3
 8016680:	f3bf 8f6f 	isb	sy
 8016684:	f3bf 8f4f 	dsb	sy
 8016688:	627b      	str	r3, [r7, #36]	; 0x24
 801668a:	e7fe      	b.n	801668a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801668c:	68bb      	ldr	r3, [r7, #8]
 801668e:	2b00      	cmp	r3, #0
 8016690:	d103      	bne.n	801669a <xQueueGenericSendFromISR+0x3a>
 8016692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016696:	2b00      	cmp	r3, #0
 8016698:	d101      	bne.n	801669e <xQueueGenericSendFromISR+0x3e>
 801669a:	2301      	movs	r3, #1
 801669c:	e000      	b.n	80166a0 <xQueueGenericSendFromISR+0x40>
 801669e:	2300      	movs	r3, #0
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	d109      	bne.n	80166b8 <xQueueGenericSendFromISR+0x58>
 80166a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80166a8:	f383 8811 	msr	BASEPRI, r3
 80166ac:	f3bf 8f6f 	isb	sy
 80166b0:	f3bf 8f4f 	dsb	sy
 80166b4:	623b      	str	r3, [r7, #32]
 80166b6:	e7fe      	b.n	80166b6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80166b8:	683b      	ldr	r3, [r7, #0]
 80166ba:	2b02      	cmp	r3, #2
 80166bc:	d103      	bne.n	80166c6 <xQueueGenericSendFromISR+0x66>
 80166be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80166c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80166c2:	2b01      	cmp	r3, #1
 80166c4:	d101      	bne.n	80166ca <xQueueGenericSendFromISR+0x6a>
 80166c6:	2301      	movs	r3, #1
 80166c8:	e000      	b.n	80166cc <xQueueGenericSendFromISR+0x6c>
 80166ca:	2300      	movs	r3, #0
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	d109      	bne.n	80166e4 <xQueueGenericSendFromISR+0x84>
 80166d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80166d4:	f383 8811 	msr	BASEPRI, r3
 80166d8:	f3bf 8f6f 	isb	sy
 80166dc:	f3bf 8f4f 	dsb	sy
 80166e0:	61fb      	str	r3, [r7, #28]
 80166e2:	e7fe      	b.n	80166e2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80166e4:	f002 fa46 	bl	8018b74 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80166e8:	f3ef 8211 	mrs	r2, BASEPRI
 80166ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80166f0:	f383 8811 	msr	BASEPRI, r3
 80166f4:	f3bf 8f6f 	isb	sy
 80166f8:	f3bf 8f4f 	dsb	sy
 80166fc:	61ba      	str	r2, [r7, #24]
 80166fe:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8016700:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016702:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016706:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801670a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801670c:	429a      	cmp	r2, r3
 801670e:	d302      	bcc.n	8016716 <xQueueGenericSendFromISR+0xb6>
 8016710:	683b      	ldr	r3, [r7, #0]
 8016712:	2b02      	cmp	r3, #2
 8016714:	d12c      	bne.n	8016770 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8016716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016718:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801671c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016720:	683a      	ldr	r2, [r7, #0]
 8016722:	68b9      	ldr	r1, [r7, #8]
 8016724:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016726:	f000 fb54 	bl	8016dd2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801672a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 801672e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016732:	d112      	bne.n	801675a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016738:	2b00      	cmp	r3, #0
 801673a:	d016      	beq.n	801676a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801673c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801673e:	3324      	adds	r3, #36	; 0x24
 8016740:	4618      	mov	r0, r3
 8016742:	f001 f941 	bl	80179c8 <xTaskRemoveFromEventList>
 8016746:	4603      	mov	r3, r0
 8016748:	2b00      	cmp	r3, #0
 801674a:	d00e      	beq.n	801676a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801674c:	687b      	ldr	r3, [r7, #4]
 801674e:	2b00      	cmp	r3, #0
 8016750:	d00b      	beq.n	801676a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016752:	687b      	ldr	r3, [r7, #4]
 8016754:	2201      	movs	r2, #1
 8016756:	601a      	str	r2, [r3, #0]
 8016758:	e007      	b.n	801676a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801675a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801675e:	3301      	adds	r3, #1
 8016760:	b2db      	uxtb	r3, r3
 8016762:	b25a      	sxtb	r2, r3
 8016764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016766:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 801676a:	2301      	movs	r3, #1
 801676c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 801676e:	e001      	b.n	8016774 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016770:	2300      	movs	r3, #0
 8016772:	637b      	str	r3, [r7, #52]	; 0x34
 8016774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016776:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8016778:	693b      	ldr	r3, [r7, #16]
 801677a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801677e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8016780:	4618      	mov	r0, r3
 8016782:	3738      	adds	r7, #56	; 0x38
 8016784:	46bd      	mov	sp, r7
 8016786:	bd80      	pop	{r7, pc}

08016788 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8016788:	b580      	push	{r7, lr}
 801678a:	b08e      	sub	sp, #56	; 0x38
 801678c:	af00      	add	r7, sp, #0
 801678e:	6078      	str	r0, [r7, #4]
 8016790:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016792:	687b      	ldr	r3, [r7, #4]
 8016794:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8016796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016798:	2b00      	cmp	r3, #0
 801679a:	d109      	bne.n	80167b0 <xQueueGiveFromISR+0x28>
	__asm volatile
 801679c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80167a0:	f383 8811 	msr	BASEPRI, r3
 80167a4:	f3bf 8f6f 	isb	sy
 80167a8:	f3bf 8f4f 	dsb	sy
 80167ac:	623b      	str	r3, [r7, #32]
 80167ae:	e7fe      	b.n	80167ae <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80167b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80167b4:	2b00      	cmp	r3, #0
 80167b6:	d009      	beq.n	80167cc <xQueueGiveFromISR+0x44>
 80167b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80167bc:	f383 8811 	msr	BASEPRI, r3
 80167c0:	f3bf 8f6f 	isb	sy
 80167c4:	f3bf 8f4f 	dsb	sy
 80167c8:	61fb      	str	r3, [r7, #28]
 80167ca:	e7fe      	b.n	80167ca <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80167cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167ce:	681b      	ldr	r3, [r3, #0]
 80167d0:	2b00      	cmp	r3, #0
 80167d2:	d103      	bne.n	80167dc <xQueueGiveFromISR+0x54>
 80167d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167d6:	689b      	ldr	r3, [r3, #8]
 80167d8:	2b00      	cmp	r3, #0
 80167da:	d101      	bne.n	80167e0 <xQueueGiveFromISR+0x58>
 80167dc:	2301      	movs	r3, #1
 80167de:	e000      	b.n	80167e2 <xQueueGiveFromISR+0x5a>
 80167e0:	2300      	movs	r3, #0
 80167e2:	2b00      	cmp	r3, #0
 80167e4:	d109      	bne.n	80167fa <xQueueGiveFromISR+0x72>
 80167e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80167ea:	f383 8811 	msr	BASEPRI, r3
 80167ee:	f3bf 8f6f 	isb	sy
 80167f2:	f3bf 8f4f 	dsb	sy
 80167f6:	61bb      	str	r3, [r7, #24]
 80167f8:	e7fe      	b.n	80167f8 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80167fa:	f002 f9bb 	bl	8018b74 <vPortValidateInterruptPriority>
	__asm volatile
 80167fe:	f3ef 8211 	mrs	r2, BASEPRI
 8016802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016806:	f383 8811 	msr	BASEPRI, r3
 801680a:	f3bf 8f6f 	isb	sy
 801680e:	f3bf 8f4f 	dsb	sy
 8016812:	617a      	str	r2, [r7, #20]
 8016814:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8016816:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016818:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801681a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801681c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801681e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8016820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016824:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016826:	429a      	cmp	r2, r3
 8016828:	d22b      	bcs.n	8016882 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801682a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801682c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016830:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016836:	1c5a      	adds	r2, r3, #1
 8016838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801683a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801683c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8016840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016844:	d112      	bne.n	801686c <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801684a:	2b00      	cmp	r3, #0
 801684c:	d016      	beq.n	801687c <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801684e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016850:	3324      	adds	r3, #36	; 0x24
 8016852:	4618      	mov	r0, r3
 8016854:	f001 f8b8 	bl	80179c8 <xTaskRemoveFromEventList>
 8016858:	4603      	mov	r3, r0
 801685a:	2b00      	cmp	r3, #0
 801685c:	d00e      	beq.n	801687c <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801685e:	683b      	ldr	r3, [r7, #0]
 8016860:	2b00      	cmp	r3, #0
 8016862:	d00b      	beq.n	801687c <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016864:	683b      	ldr	r3, [r7, #0]
 8016866:	2201      	movs	r2, #1
 8016868:	601a      	str	r2, [r3, #0]
 801686a:	e007      	b.n	801687c <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801686c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016870:	3301      	adds	r3, #1
 8016872:	b2db      	uxtb	r3, r3
 8016874:	b25a      	sxtb	r2, r3
 8016876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016878:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 801687c:	2301      	movs	r3, #1
 801687e:	637b      	str	r3, [r7, #52]	; 0x34
 8016880:	e001      	b.n	8016886 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016882:	2300      	movs	r3, #0
 8016884:	637b      	str	r3, [r7, #52]	; 0x34
 8016886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016888:	60fb      	str	r3, [r7, #12]
	__asm volatile
 801688a:	68fb      	ldr	r3, [r7, #12]
 801688c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8016892:	4618      	mov	r0, r3
 8016894:	3738      	adds	r7, #56	; 0x38
 8016896:	46bd      	mov	sp, r7
 8016898:	bd80      	pop	{r7, pc}
	...

0801689c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 801689c:	b580      	push	{r7, lr}
 801689e:	b08c      	sub	sp, #48	; 0x30
 80168a0:	af00      	add	r7, sp, #0
 80168a2:	60f8      	str	r0, [r7, #12]
 80168a4:	60b9      	str	r1, [r7, #8]
 80168a6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80168a8:	2300      	movs	r3, #0
 80168aa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80168ac:	68fb      	ldr	r3, [r7, #12]
 80168ae:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80168b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80168b2:	2b00      	cmp	r3, #0
 80168b4:	d109      	bne.n	80168ca <xQueueReceive+0x2e>
	__asm volatile
 80168b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80168ba:	f383 8811 	msr	BASEPRI, r3
 80168be:	f3bf 8f6f 	isb	sy
 80168c2:	f3bf 8f4f 	dsb	sy
 80168c6:	623b      	str	r3, [r7, #32]
 80168c8:	e7fe      	b.n	80168c8 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80168ca:	68bb      	ldr	r3, [r7, #8]
 80168cc:	2b00      	cmp	r3, #0
 80168ce:	d103      	bne.n	80168d8 <xQueueReceive+0x3c>
 80168d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80168d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80168d4:	2b00      	cmp	r3, #0
 80168d6:	d101      	bne.n	80168dc <xQueueReceive+0x40>
 80168d8:	2301      	movs	r3, #1
 80168da:	e000      	b.n	80168de <xQueueReceive+0x42>
 80168dc:	2300      	movs	r3, #0
 80168de:	2b00      	cmp	r3, #0
 80168e0:	d109      	bne.n	80168f6 <xQueueReceive+0x5a>
 80168e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80168e6:	f383 8811 	msr	BASEPRI, r3
 80168ea:	f3bf 8f6f 	isb	sy
 80168ee:	f3bf 8f4f 	dsb	sy
 80168f2:	61fb      	str	r3, [r7, #28]
 80168f4:	e7fe      	b.n	80168f4 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80168f6:	f001 fa1d 	bl	8017d34 <xTaskGetSchedulerState>
 80168fa:	4603      	mov	r3, r0
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	d102      	bne.n	8016906 <xQueueReceive+0x6a>
 8016900:	687b      	ldr	r3, [r7, #4]
 8016902:	2b00      	cmp	r3, #0
 8016904:	d101      	bne.n	801690a <xQueueReceive+0x6e>
 8016906:	2301      	movs	r3, #1
 8016908:	e000      	b.n	801690c <xQueueReceive+0x70>
 801690a:	2300      	movs	r3, #0
 801690c:	2b00      	cmp	r3, #0
 801690e:	d109      	bne.n	8016924 <xQueueReceive+0x88>
 8016910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016914:	f383 8811 	msr	BASEPRI, r3
 8016918:	f3bf 8f6f 	isb	sy
 801691c:	f3bf 8f4f 	dsb	sy
 8016920:	61bb      	str	r3, [r7, #24]
 8016922:	e7fe      	b.n	8016922 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016924:	f002 f84a 	bl	80189bc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801692a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801692c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801692e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016930:	2b00      	cmp	r3, #0
 8016932:	d01f      	beq.n	8016974 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8016934:	68b9      	ldr	r1, [r7, #8]
 8016936:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016938:	f000 fab5 	bl	8016ea6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801693c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801693e:	1e5a      	subs	r2, r3, #1
 8016940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016942:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016946:	691b      	ldr	r3, [r3, #16]
 8016948:	2b00      	cmp	r3, #0
 801694a:	d00f      	beq.n	801696c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801694c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801694e:	3310      	adds	r3, #16
 8016950:	4618      	mov	r0, r3
 8016952:	f001 f839 	bl	80179c8 <xTaskRemoveFromEventList>
 8016956:	4603      	mov	r3, r0
 8016958:	2b00      	cmp	r3, #0
 801695a:	d007      	beq.n	801696c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801695c:	4b3c      	ldr	r3, [pc, #240]	; (8016a50 <xQueueReceive+0x1b4>)
 801695e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016962:	601a      	str	r2, [r3, #0]
 8016964:	f3bf 8f4f 	dsb	sy
 8016968:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801696c:	f002 f854 	bl	8018a18 <vPortExitCritical>
				return pdPASS;
 8016970:	2301      	movs	r3, #1
 8016972:	e069      	b.n	8016a48 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016974:	687b      	ldr	r3, [r7, #4]
 8016976:	2b00      	cmp	r3, #0
 8016978:	d103      	bne.n	8016982 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801697a:	f002 f84d 	bl	8018a18 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801697e:	2300      	movs	r3, #0
 8016980:	e062      	b.n	8016a48 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016984:	2b00      	cmp	r3, #0
 8016986:	d106      	bne.n	8016996 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016988:	f107 0310 	add.w	r3, r7, #16
 801698c:	4618      	mov	r0, r3
 801698e:	f001 f87d 	bl	8017a8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016992:	2301      	movs	r3, #1
 8016994:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016996:	f002 f83f 	bl	8018a18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801699a:	f000 fde7 	bl	801756c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801699e:	f002 f80d 	bl	80189bc <vPortEnterCritical>
 80169a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80169a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80169a8:	b25b      	sxtb	r3, r3
 80169aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80169ae:	d103      	bne.n	80169b8 <xQueueReceive+0x11c>
 80169b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80169b2:	2200      	movs	r2, #0
 80169b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80169b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80169ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80169be:	b25b      	sxtb	r3, r3
 80169c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80169c4:	d103      	bne.n	80169ce <xQueueReceive+0x132>
 80169c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80169c8:	2200      	movs	r2, #0
 80169ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80169ce:	f002 f823 	bl	8018a18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80169d2:	1d3a      	adds	r2, r7, #4
 80169d4:	f107 0310 	add.w	r3, r7, #16
 80169d8:	4611      	mov	r1, r2
 80169da:	4618      	mov	r0, r3
 80169dc:	f001 f86c 	bl	8017ab8 <xTaskCheckForTimeOut>
 80169e0:	4603      	mov	r3, r0
 80169e2:	2b00      	cmp	r3, #0
 80169e4:	d123      	bne.n	8016a2e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80169e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80169e8:	f000 fad5 	bl	8016f96 <prvIsQueueEmpty>
 80169ec:	4603      	mov	r3, r0
 80169ee:	2b00      	cmp	r3, #0
 80169f0:	d017      	beq.n	8016a22 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80169f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80169f4:	3324      	adds	r3, #36	; 0x24
 80169f6:	687a      	ldr	r2, [r7, #4]
 80169f8:	4611      	mov	r1, r2
 80169fa:	4618      	mov	r0, r3
 80169fc:	f000 ff96 	bl	801792c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8016a00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016a02:	f000 fa76 	bl	8016ef2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016a06:	f000 fdbf 	bl	8017588 <xTaskResumeAll>
 8016a0a:	4603      	mov	r3, r0
 8016a0c:	2b00      	cmp	r3, #0
 8016a0e:	d189      	bne.n	8016924 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8016a10:	4b0f      	ldr	r3, [pc, #60]	; (8016a50 <xQueueReceive+0x1b4>)
 8016a12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016a16:	601a      	str	r2, [r3, #0]
 8016a18:	f3bf 8f4f 	dsb	sy
 8016a1c:	f3bf 8f6f 	isb	sy
 8016a20:	e780      	b.n	8016924 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8016a22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016a24:	f000 fa65 	bl	8016ef2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016a28:	f000 fdae 	bl	8017588 <xTaskResumeAll>
 8016a2c:	e77a      	b.n	8016924 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8016a2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016a30:	f000 fa5f 	bl	8016ef2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016a34:	f000 fda8 	bl	8017588 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016a38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016a3a:	f000 faac 	bl	8016f96 <prvIsQueueEmpty>
 8016a3e:	4603      	mov	r3, r0
 8016a40:	2b00      	cmp	r3, #0
 8016a42:	f43f af6f 	beq.w	8016924 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8016a46:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8016a48:	4618      	mov	r0, r3
 8016a4a:	3730      	adds	r7, #48	; 0x30
 8016a4c:	46bd      	mov	sp, r7
 8016a4e:	bd80      	pop	{r7, pc}
 8016a50:	e000ed04 	.word	0xe000ed04

08016a54 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8016a54:	b580      	push	{r7, lr}
 8016a56:	b08e      	sub	sp, #56	; 0x38
 8016a58:	af00      	add	r7, sp, #0
 8016a5a:	6078      	str	r0, [r7, #4]
 8016a5c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8016a5e:	2300      	movs	r3, #0
 8016a60:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8016a66:	2300      	movs	r3, #0
 8016a68:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a6c:	2b00      	cmp	r3, #0
 8016a6e:	d109      	bne.n	8016a84 <xQueueSemaphoreTake+0x30>
 8016a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016a74:	f383 8811 	msr	BASEPRI, r3
 8016a78:	f3bf 8f6f 	isb	sy
 8016a7c:	f3bf 8f4f 	dsb	sy
 8016a80:	623b      	str	r3, [r7, #32]
 8016a82:	e7fe      	b.n	8016a82 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8016a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016a88:	2b00      	cmp	r3, #0
 8016a8a:	d009      	beq.n	8016aa0 <xQueueSemaphoreTake+0x4c>
 8016a8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016a90:	f383 8811 	msr	BASEPRI, r3
 8016a94:	f3bf 8f6f 	isb	sy
 8016a98:	f3bf 8f4f 	dsb	sy
 8016a9c:	61fb      	str	r3, [r7, #28]
 8016a9e:	e7fe      	b.n	8016a9e <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016aa0:	f001 f948 	bl	8017d34 <xTaskGetSchedulerState>
 8016aa4:	4603      	mov	r3, r0
 8016aa6:	2b00      	cmp	r3, #0
 8016aa8:	d102      	bne.n	8016ab0 <xQueueSemaphoreTake+0x5c>
 8016aaa:	683b      	ldr	r3, [r7, #0]
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	d101      	bne.n	8016ab4 <xQueueSemaphoreTake+0x60>
 8016ab0:	2301      	movs	r3, #1
 8016ab2:	e000      	b.n	8016ab6 <xQueueSemaphoreTake+0x62>
 8016ab4:	2300      	movs	r3, #0
 8016ab6:	2b00      	cmp	r3, #0
 8016ab8:	d109      	bne.n	8016ace <xQueueSemaphoreTake+0x7a>
 8016aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016abe:	f383 8811 	msr	BASEPRI, r3
 8016ac2:	f3bf 8f6f 	isb	sy
 8016ac6:	f3bf 8f4f 	dsb	sy
 8016aca:	61bb      	str	r3, [r7, #24]
 8016acc:	e7fe      	b.n	8016acc <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016ace:	f001 ff75 	bl	80189bc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8016ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016ad6:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8016ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ada:	2b00      	cmp	r3, #0
 8016adc:	d024      	beq.n	8016b28 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8016ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ae0:	1e5a      	subs	r2, r3, #1
 8016ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ae4:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ae8:	681b      	ldr	r3, [r3, #0]
 8016aea:	2b00      	cmp	r3, #0
 8016aec:	d104      	bne.n	8016af8 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8016aee:	f001 fa93 	bl	8018018 <pvTaskIncrementMutexHeldCount>
 8016af2:	4602      	mov	r2, r0
 8016af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016af6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016afa:	691b      	ldr	r3, [r3, #16]
 8016afc:	2b00      	cmp	r3, #0
 8016afe:	d00f      	beq.n	8016b20 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b02:	3310      	adds	r3, #16
 8016b04:	4618      	mov	r0, r3
 8016b06:	f000 ff5f 	bl	80179c8 <xTaskRemoveFromEventList>
 8016b0a:	4603      	mov	r3, r0
 8016b0c:	2b00      	cmp	r3, #0
 8016b0e:	d007      	beq.n	8016b20 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8016b10:	4b53      	ldr	r3, [pc, #332]	; (8016c60 <xQueueSemaphoreTake+0x20c>)
 8016b12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016b16:	601a      	str	r2, [r3, #0]
 8016b18:	f3bf 8f4f 	dsb	sy
 8016b1c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8016b20:	f001 ff7a 	bl	8018a18 <vPortExitCritical>
				return pdPASS;
 8016b24:	2301      	movs	r3, #1
 8016b26:	e096      	b.n	8016c56 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016b28:	683b      	ldr	r3, [r7, #0]
 8016b2a:	2b00      	cmp	r3, #0
 8016b2c:	d110      	bne.n	8016b50 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8016b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016b30:	2b00      	cmp	r3, #0
 8016b32:	d009      	beq.n	8016b48 <xQueueSemaphoreTake+0xf4>
 8016b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b38:	f383 8811 	msr	BASEPRI, r3
 8016b3c:	f3bf 8f6f 	isb	sy
 8016b40:	f3bf 8f4f 	dsb	sy
 8016b44:	617b      	str	r3, [r7, #20]
 8016b46:	e7fe      	b.n	8016b46 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8016b48:	f001 ff66 	bl	8018a18 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8016b4c:	2300      	movs	r3, #0
 8016b4e:	e082      	b.n	8016c56 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016b50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016b52:	2b00      	cmp	r3, #0
 8016b54:	d106      	bne.n	8016b64 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016b56:	f107 030c 	add.w	r3, r7, #12
 8016b5a:	4618      	mov	r0, r3
 8016b5c:	f000 ff96 	bl	8017a8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016b60:	2301      	movs	r3, #1
 8016b62:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016b64:	f001 ff58 	bl	8018a18 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016b68:	f000 fd00 	bl	801756c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016b6c:	f001 ff26 	bl	80189bc <vPortEnterCritical>
 8016b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b72:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016b76:	b25b      	sxtb	r3, r3
 8016b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016b7c:	d103      	bne.n	8016b86 <xQueueSemaphoreTake+0x132>
 8016b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b80:	2200      	movs	r2, #0
 8016b82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8016b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b88:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016b8c:	b25b      	sxtb	r3, r3
 8016b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016b92:	d103      	bne.n	8016b9c <xQueueSemaphoreTake+0x148>
 8016b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b96:	2200      	movs	r2, #0
 8016b98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8016b9c:	f001 ff3c 	bl	8018a18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016ba0:	463a      	mov	r2, r7
 8016ba2:	f107 030c 	add.w	r3, r7, #12
 8016ba6:	4611      	mov	r1, r2
 8016ba8:	4618      	mov	r0, r3
 8016baa:	f000 ff85 	bl	8017ab8 <xTaskCheckForTimeOut>
 8016bae:	4603      	mov	r3, r0
 8016bb0:	2b00      	cmp	r3, #0
 8016bb2:	d132      	bne.n	8016c1a <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016bb4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016bb6:	f000 f9ee 	bl	8016f96 <prvIsQueueEmpty>
 8016bba:	4603      	mov	r3, r0
 8016bbc:	2b00      	cmp	r3, #0
 8016bbe:	d026      	beq.n	8016c0e <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016bc2:	681b      	ldr	r3, [r3, #0]
 8016bc4:	2b00      	cmp	r3, #0
 8016bc6:	d109      	bne.n	8016bdc <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8016bc8:	f001 fef8 	bl	80189bc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8016bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016bce:	689b      	ldr	r3, [r3, #8]
 8016bd0:	4618      	mov	r0, r3
 8016bd2:	f001 f8cd 	bl	8017d70 <xTaskPriorityInherit>
 8016bd6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8016bd8:	f001 ff1e 	bl	8018a18 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8016bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016bde:	3324      	adds	r3, #36	; 0x24
 8016be0:	683a      	ldr	r2, [r7, #0]
 8016be2:	4611      	mov	r1, r2
 8016be4:	4618      	mov	r0, r3
 8016be6:	f000 fea1 	bl	801792c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8016bea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016bec:	f000 f981 	bl	8016ef2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016bf0:	f000 fcca 	bl	8017588 <xTaskResumeAll>
 8016bf4:	4603      	mov	r3, r0
 8016bf6:	2b00      	cmp	r3, #0
 8016bf8:	f47f af69 	bne.w	8016ace <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8016bfc:	4b18      	ldr	r3, [pc, #96]	; (8016c60 <xQueueSemaphoreTake+0x20c>)
 8016bfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016c02:	601a      	str	r2, [r3, #0]
 8016c04:	f3bf 8f4f 	dsb	sy
 8016c08:	f3bf 8f6f 	isb	sy
 8016c0c:	e75f      	b.n	8016ace <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8016c0e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016c10:	f000 f96f 	bl	8016ef2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016c14:	f000 fcb8 	bl	8017588 <xTaskResumeAll>
 8016c18:	e759      	b.n	8016ace <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8016c1a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016c1c:	f000 f969 	bl	8016ef2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016c20:	f000 fcb2 	bl	8017588 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016c24:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016c26:	f000 f9b6 	bl	8016f96 <prvIsQueueEmpty>
 8016c2a:	4603      	mov	r3, r0
 8016c2c:	2b00      	cmp	r3, #0
 8016c2e:	f43f af4e 	beq.w	8016ace <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8016c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c34:	2b00      	cmp	r3, #0
 8016c36:	d00d      	beq.n	8016c54 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8016c38:	f001 fec0 	bl	80189bc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8016c3c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016c3e:	f000 f8b0 	bl	8016da2 <prvGetDisinheritPriorityAfterTimeout>
 8016c42:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8016c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016c46:	689b      	ldr	r3, [r3, #8]
 8016c48:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016c4a:	4618      	mov	r0, r3
 8016c4c:	f001 f964 	bl	8017f18 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8016c50:	f001 fee2 	bl	8018a18 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8016c54:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8016c56:	4618      	mov	r0, r3
 8016c58:	3738      	adds	r7, #56	; 0x38
 8016c5a:	46bd      	mov	sp, r7
 8016c5c:	bd80      	pop	{r7, pc}
 8016c5e:	bf00      	nop
 8016c60:	e000ed04 	.word	0xe000ed04

08016c64 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8016c64:	b580      	push	{r7, lr}
 8016c66:	b08e      	sub	sp, #56	; 0x38
 8016c68:	af00      	add	r7, sp, #0
 8016c6a:	60f8      	str	r0, [r7, #12]
 8016c6c:	60b9      	str	r1, [r7, #8]
 8016c6e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016c70:	68fb      	ldr	r3, [r7, #12]
 8016c72:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8016c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c76:	2b00      	cmp	r3, #0
 8016c78:	d109      	bne.n	8016c8e <xQueueReceiveFromISR+0x2a>
 8016c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c7e:	f383 8811 	msr	BASEPRI, r3
 8016c82:	f3bf 8f6f 	isb	sy
 8016c86:	f3bf 8f4f 	dsb	sy
 8016c8a:	623b      	str	r3, [r7, #32]
 8016c8c:	e7fe      	b.n	8016c8c <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016c8e:	68bb      	ldr	r3, [r7, #8]
 8016c90:	2b00      	cmp	r3, #0
 8016c92:	d103      	bne.n	8016c9c <xQueueReceiveFromISR+0x38>
 8016c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016c98:	2b00      	cmp	r3, #0
 8016c9a:	d101      	bne.n	8016ca0 <xQueueReceiveFromISR+0x3c>
 8016c9c:	2301      	movs	r3, #1
 8016c9e:	e000      	b.n	8016ca2 <xQueueReceiveFromISR+0x3e>
 8016ca0:	2300      	movs	r3, #0
 8016ca2:	2b00      	cmp	r3, #0
 8016ca4:	d109      	bne.n	8016cba <xQueueReceiveFromISR+0x56>
 8016ca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016caa:	f383 8811 	msr	BASEPRI, r3
 8016cae:	f3bf 8f6f 	isb	sy
 8016cb2:	f3bf 8f4f 	dsb	sy
 8016cb6:	61fb      	str	r3, [r7, #28]
 8016cb8:	e7fe      	b.n	8016cb8 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016cba:	f001 ff5b 	bl	8018b74 <vPortValidateInterruptPriority>
	__asm volatile
 8016cbe:	f3ef 8211 	mrs	r2, BASEPRI
 8016cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016cc6:	f383 8811 	msr	BASEPRI, r3
 8016cca:	f3bf 8f6f 	isb	sy
 8016cce:	f3bf 8f4f 	dsb	sy
 8016cd2:	61ba      	str	r2, [r7, #24]
 8016cd4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8016cd6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016cde:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ce2:	2b00      	cmp	r3, #0
 8016ce4:	d02f      	beq.n	8016d46 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8016ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ce8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016cec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8016cf0:	68b9      	ldr	r1, [r7, #8]
 8016cf2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016cf4:	f000 f8d7 	bl	8016ea6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016cfa:	1e5a      	subs	r2, r3, #1
 8016cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cfe:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8016d00:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8016d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d08:	d112      	bne.n	8016d30 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d0c:	691b      	ldr	r3, [r3, #16]
 8016d0e:	2b00      	cmp	r3, #0
 8016d10:	d016      	beq.n	8016d40 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d14:	3310      	adds	r3, #16
 8016d16:	4618      	mov	r0, r3
 8016d18:	f000 fe56 	bl	80179c8 <xTaskRemoveFromEventList>
 8016d1c:	4603      	mov	r3, r0
 8016d1e:	2b00      	cmp	r3, #0
 8016d20:	d00e      	beq.n	8016d40 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8016d22:	687b      	ldr	r3, [r7, #4]
 8016d24:	2b00      	cmp	r3, #0
 8016d26:	d00b      	beq.n	8016d40 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8016d28:	687b      	ldr	r3, [r7, #4]
 8016d2a:	2201      	movs	r2, #1
 8016d2c:	601a      	str	r2, [r3, #0]
 8016d2e:	e007      	b.n	8016d40 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8016d30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016d34:	3301      	adds	r3, #1
 8016d36:	b2db      	uxtb	r3, r3
 8016d38:	b25a      	sxtb	r2, r3
 8016d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8016d40:	2301      	movs	r3, #1
 8016d42:	637b      	str	r3, [r7, #52]	; 0x34
 8016d44:	e001      	b.n	8016d4a <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8016d46:	2300      	movs	r3, #0
 8016d48:	637b      	str	r3, [r7, #52]	; 0x34
 8016d4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d4c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8016d4e:	693b      	ldr	r3, [r7, #16]
 8016d50:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016d54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8016d56:	4618      	mov	r0, r3
 8016d58:	3738      	adds	r7, #56	; 0x38
 8016d5a:	46bd      	mov	sp, r7
 8016d5c:	bd80      	pop	{r7, pc}

08016d5e <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8016d5e:	b580      	push	{r7, lr}
 8016d60:	b084      	sub	sp, #16
 8016d62:	af00      	add	r7, sp, #0
 8016d64:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8016d66:	687b      	ldr	r3, [r7, #4]
 8016d68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8016d6a:	68fb      	ldr	r3, [r7, #12]
 8016d6c:	2b00      	cmp	r3, #0
 8016d6e:	d109      	bne.n	8016d84 <vQueueDelete+0x26>
	__asm volatile
 8016d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016d74:	f383 8811 	msr	BASEPRI, r3
 8016d78:	f3bf 8f6f 	isb	sy
 8016d7c:	f3bf 8f4f 	dsb	sy
 8016d80:	60bb      	str	r3, [r7, #8]
 8016d82:	e7fe      	b.n	8016d82 <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8016d84:	68f8      	ldr	r0, [r7, #12]
 8016d86:	f000 f95d 	bl	8017044 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8016d8a:	68fb      	ldr	r3, [r7, #12]
 8016d8c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8016d90:	2b00      	cmp	r3, #0
 8016d92:	d102      	bne.n	8016d9a <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 8016d94:	68f8      	ldr	r0, [r7, #12]
 8016d96:	f001 ffed 	bl	8018d74 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8016d9a:	bf00      	nop
 8016d9c:	3710      	adds	r7, #16
 8016d9e:	46bd      	mov	sp, r7
 8016da0:	bd80      	pop	{r7, pc}

08016da2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8016da2:	b480      	push	{r7}
 8016da4:	b085      	sub	sp, #20
 8016da6:	af00      	add	r7, sp, #0
 8016da8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8016daa:	687b      	ldr	r3, [r7, #4]
 8016dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016dae:	2b00      	cmp	r3, #0
 8016db0:	d006      	beq.n	8016dc0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8016db2:	687b      	ldr	r3, [r7, #4]
 8016db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016db6:	681b      	ldr	r3, [r3, #0]
 8016db8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8016dbc:	60fb      	str	r3, [r7, #12]
 8016dbe:	e001      	b.n	8016dc4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8016dc0:	2300      	movs	r3, #0
 8016dc2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8016dc4:	68fb      	ldr	r3, [r7, #12]
	}
 8016dc6:	4618      	mov	r0, r3
 8016dc8:	3714      	adds	r7, #20
 8016dca:	46bd      	mov	sp, r7
 8016dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dd0:	4770      	bx	lr

08016dd2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8016dd2:	b580      	push	{r7, lr}
 8016dd4:	b086      	sub	sp, #24
 8016dd6:	af00      	add	r7, sp, #0
 8016dd8:	60f8      	str	r0, [r7, #12]
 8016dda:	60b9      	str	r1, [r7, #8]
 8016ddc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8016dde:	2300      	movs	r3, #0
 8016de0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016de2:	68fb      	ldr	r3, [r7, #12]
 8016de4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016de6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8016de8:	68fb      	ldr	r3, [r7, #12]
 8016dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016dec:	2b00      	cmp	r3, #0
 8016dee:	d10d      	bne.n	8016e0c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016df0:	68fb      	ldr	r3, [r7, #12]
 8016df2:	681b      	ldr	r3, [r3, #0]
 8016df4:	2b00      	cmp	r3, #0
 8016df6:	d14d      	bne.n	8016e94 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8016df8:	68fb      	ldr	r3, [r7, #12]
 8016dfa:	689b      	ldr	r3, [r3, #8]
 8016dfc:	4618      	mov	r0, r3
 8016dfe:	f001 f81f 	bl	8017e40 <xTaskPriorityDisinherit>
 8016e02:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8016e04:	68fb      	ldr	r3, [r7, #12]
 8016e06:	2200      	movs	r2, #0
 8016e08:	609a      	str	r2, [r3, #8]
 8016e0a:	e043      	b.n	8016e94 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8016e0c:	687b      	ldr	r3, [r7, #4]
 8016e0e:	2b00      	cmp	r3, #0
 8016e10:	d119      	bne.n	8016e46 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8016e12:	68fb      	ldr	r3, [r7, #12]
 8016e14:	6858      	ldr	r0, [r3, #4]
 8016e16:	68fb      	ldr	r3, [r7, #12]
 8016e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016e1a:	461a      	mov	r2, r3
 8016e1c:	68b9      	ldr	r1, [r7, #8]
 8016e1e:	f003 f9c7 	bl	801a1b0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8016e22:	68fb      	ldr	r3, [r7, #12]
 8016e24:	685a      	ldr	r2, [r3, #4]
 8016e26:	68fb      	ldr	r3, [r7, #12]
 8016e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016e2a:	441a      	add	r2, r3
 8016e2c:	68fb      	ldr	r3, [r7, #12]
 8016e2e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016e30:	68fb      	ldr	r3, [r7, #12]
 8016e32:	685a      	ldr	r2, [r3, #4]
 8016e34:	68fb      	ldr	r3, [r7, #12]
 8016e36:	689b      	ldr	r3, [r3, #8]
 8016e38:	429a      	cmp	r2, r3
 8016e3a:	d32b      	bcc.n	8016e94 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8016e3c:	68fb      	ldr	r3, [r7, #12]
 8016e3e:	681a      	ldr	r2, [r3, #0]
 8016e40:	68fb      	ldr	r3, [r7, #12]
 8016e42:	605a      	str	r2, [r3, #4]
 8016e44:	e026      	b.n	8016e94 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8016e46:	68fb      	ldr	r3, [r7, #12]
 8016e48:	68d8      	ldr	r0, [r3, #12]
 8016e4a:	68fb      	ldr	r3, [r7, #12]
 8016e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016e4e:	461a      	mov	r2, r3
 8016e50:	68b9      	ldr	r1, [r7, #8]
 8016e52:	f003 f9ad 	bl	801a1b0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8016e56:	68fb      	ldr	r3, [r7, #12]
 8016e58:	68da      	ldr	r2, [r3, #12]
 8016e5a:	68fb      	ldr	r3, [r7, #12]
 8016e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016e5e:	425b      	negs	r3, r3
 8016e60:	441a      	add	r2, r3
 8016e62:	68fb      	ldr	r3, [r7, #12]
 8016e64:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016e66:	68fb      	ldr	r3, [r7, #12]
 8016e68:	68da      	ldr	r2, [r3, #12]
 8016e6a:	68fb      	ldr	r3, [r7, #12]
 8016e6c:	681b      	ldr	r3, [r3, #0]
 8016e6e:	429a      	cmp	r2, r3
 8016e70:	d207      	bcs.n	8016e82 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8016e72:	68fb      	ldr	r3, [r7, #12]
 8016e74:	689a      	ldr	r2, [r3, #8]
 8016e76:	68fb      	ldr	r3, [r7, #12]
 8016e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016e7a:	425b      	negs	r3, r3
 8016e7c:	441a      	add	r2, r3
 8016e7e:	68fb      	ldr	r3, [r7, #12]
 8016e80:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8016e82:	687b      	ldr	r3, [r7, #4]
 8016e84:	2b02      	cmp	r3, #2
 8016e86:	d105      	bne.n	8016e94 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016e88:	693b      	ldr	r3, [r7, #16]
 8016e8a:	2b00      	cmp	r3, #0
 8016e8c:	d002      	beq.n	8016e94 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8016e8e:	693b      	ldr	r3, [r7, #16]
 8016e90:	3b01      	subs	r3, #1
 8016e92:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016e94:	693b      	ldr	r3, [r7, #16]
 8016e96:	1c5a      	adds	r2, r3, #1
 8016e98:	68fb      	ldr	r3, [r7, #12]
 8016e9a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8016e9c:	697b      	ldr	r3, [r7, #20]
}
 8016e9e:	4618      	mov	r0, r3
 8016ea0:	3718      	adds	r7, #24
 8016ea2:	46bd      	mov	sp, r7
 8016ea4:	bd80      	pop	{r7, pc}

08016ea6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8016ea6:	b580      	push	{r7, lr}
 8016ea8:	b082      	sub	sp, #8
 8016eaa:	af00      	add	r7, sp, #0
 8016eac:	6078      	str	r0, [r7, #4]
 8016eae:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8016eb0:	687b      	ldr	r3, [r7, #4]
 8016eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016eb4:	2b00      	cmp	r3, #0
 8016eb6:	d018      	beq.n	8016eea <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8016eb8:	687b      	ldr	r3, [r7, #4]
 8016eba:	68da      	ldr	r2, [r3, #12]
 8016ebc:	687b      	ldr	r3, [r7, #4]
 8016ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016ec0:	441a      	add	r2, r3
 8016ec2:	687b      	ldr	r3, [r7, #4]
 8016ec4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8016ec6:	687b      	ldr	r3, [r7, #4]
 8016ec8:	68da      	ldr	r2, [r3, #12]
 8016eca:	687b      	ldr	r3, [r7, #4]
 8016ecc:	689b      	ldr	r3, [r3, #8]
 8016ece:	429a      	cmp	r2, r3
 8016ed0:	d303      	bcc.n	8016eda <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8016ed2:	687b      	ldr	r3, [r7, #4]
 8016ed4:	681a      	ldr	r2, [r3, #0]
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8016eda:	687b      	ldr	r3, [r7, #4]
 8016edc:	68d9      	ldr	r1, [r3, #12]
 8016ede:	687b      	ldr	r3, [r7, #4]
 8016ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016ee2:	461a      	mov	r2, r3
 8016ee4:	6838      	ldr	r0, [r7, #0]
 8016ee6:	f003 f963 	bl	801a1b0 <memcpy>
	}
}
 8016eea:	bf00      	nop
 8016eec:	3708      	adds	r7, #8
 8016eee:	46bd      	mov	sp, r7
 8016ef0:	bd80      	pop	{r7, pc}

08016ef2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8016ef2:	b580      	push	{r7, lr}
 8016ef4:	b084      	sub	sp, #16
 8016ef6:	af00      	add	r7, sp, #0
 8016ef8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8016efa:	f001 fd5f 	bl	80189bc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8016efe:	687b      	ldr	r3, [r7, #4]
 8016f00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016f04:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8016f06:	e011      	b.n	8016f2c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016f08:	687b      	ldr	r3, [r7, #4]
 8016f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016f0c:	2b00      	cmp	r3, #0
 8016f0e:	d012      	beq.n	8016f36 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016f10:	687b      	ldr	r3, [r7, #4]
 8016f12:	3324      	adds	r3, #36	; 0x24
 8016f14:	4618      	mov	r0, r3
 8016f16:	f000 fd57 	bl	80179c8 <xTaskRemoveFromEventList>
 8016f1a:	4603      	mov	r3, r0
 8016f1c:	2b00      	cmp	r3, #0
 8016f1e:	d001      	beq.n	8016f24 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8016f20:	f000 fe2a 	bl	8017b78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8016f24:	7bfb      	ldrb	r3, [r7, #15]
 8016f26:	3b01      	subs	r3, #1
 8016f28:	b2db      	uxtb	r3, r3
 8016f2a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8016f2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016f30:	2b00      	cmp	r3, #0
 8016f32:	dce9      	bgt.n	8016f08 <prvUnlockQueue+0x16>
 8016f34:	e000      	b.n	8016f38 <prvUnlockQueue+0x46>
					break;
 8016f36:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8016f38:	687b      	ldr	r3, [r7, #4]
 8016f3a:	22ff      	movs	r2, #255	; 0xff
 8016f3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8016f40:	f001 fd6a 	bl	8018a18 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8016f44:	f001 fd3a 	bl	80189bc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8016f48:	687b      	ldr	r3, [r7, #4]
 8016f4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016f4e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8016f50:	e011      	b.n	8016f76 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016f52:	687b      	ldr	r3, [r7, #4]
 8016f54:	691b      	ldr	r3, [r3, #16]
 8016f56:	2b00      	cmp	r3, #0
 8016f58:	d012      	beq.n	8016f80 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016f5a:	687b      	ldr	r3, [r7, #4]
 8016f5c:	3310      	adds	r3, #16
 8016f5e:	4618      	mov	r0, r3
 8016f60:	f000 fd32 	bl	80179c8 <xTaskRemoveFromEventList>
 8016f64:	4603      	mov	r3, r0
 8016f66:	2b00      	cmp	r3, #0
 8016f68:	d001      	beq.n	8016f6e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8016f6a:	f000 fe05 	bl	8017b78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8016f6e:	7bbb      	ldrb	r3, [r7, #14]
 8016f70:	3b01      	subs	r3, #1
 8016f72:	b2db      	uxtb	r3, r3
 8016f74:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8016f76:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016f7a:	2b00      	cmp	r3, #0
 8016f7c:	dce9      	bgt.n	8016f52 <prvUnlockQueue+0x60>
 8016f7e:	e000      	b.n	8016f82 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8016f80:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8016f82:	687b      	ldr	r3, [r7, #4]
 8016f84:	22ff      	movs	r2, #255	; 0xff
 8016f86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8016f8a:	f001 fd45 	bl	8018a18 <vPortExitCritical>
}
 8016f8e:	bf00      	nop
 8016f90:	3710      	adds	r7, #16
 8016f92:	46bd      	mov	sp, r7
 8016f94:	bd80      	pop	{r7, pc}

08016f96 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8016f96:	b580      	push	{r7, lr}
 8016f98:	b084      	sub	sp, #16
 8016f9a:	af00      	add	r7, sp, #0
 8016f9c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8016f9e:	f001 fd0d 	bl	80189bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8016fa2:	687b      	ldr	r3, [r7, #4]
 8016fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016fa6:	2b00      	cmp	r3, #0
 8016fa8:	d102      	bne.n	8016fb0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8016faa:	2301      	movs	r3, #1
 8016fac:	60fb      	str	r3, [r7, #12]
 8016fae:	e001      	b.n	8016fb4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8016fb0:	2300      	movs	r3, #0
 8016fb2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8016fb4:	f001 fd30 	bl	8018a18 <vPortExitCritical>

	return xReturn;
 8016fb8:	68fb      	ldr	r3, [r7, #12]
}
 8016fba:	4618      	mov	r0, r3
 8016fbc:	3710      	adds	r7, #16
 8016fbe:	46bd      	mov	sp, r7
 8016fc0:	bd80      	pop	{r7, pc}

08016fc2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8016fc2:	b580      	push	{r7, lr}
 8016fc4:	b084      	sub	sp, #16
 8016fc6:	af00      	add	r7, sp, #0
 8016fc8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8016fca:	f001 fcf7 	bl	80189bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8016fce:	687b      	ldr	r3, [r7, #4]
 8016fd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016fd2:	687b      	ldr	r3, [r7, #4]
 8016fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016fd6:	429a      	cmp	r2, r3
 8016fd8:	d102      	bne.n	8016fe0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8016fda:	2301      	movs	r3, #1
 8016fdc:	60fb      	str	r3, [r7, #12]
 8016fde:	e001      	b.n	8016fe4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8016fe0:	2300      	movs	r3, #0
 8016fe2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8016fe4:	f001 fd18 	bl	8018a18 <vPortExitCritical>

	return xReturn;
 8016fe8:	68fb      	ldr	r3, [r7, #12]
}
 8016fea:	4618      	mov	r0, r3
 8016fec:	3710      	adds	r7, #16
 8016fee:	46bd      	mov	sp, r7
 8016ff0:	bd80      	pop	{r7, pc}
	...

08016ff4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8016ff4:	b480      	push	{r7}
 8016ff6:	b085      	sub	sp, #20
 8016ff8:	af00      	add	r7, sp, #0
 8016ffa:	6078      	str	r0, [r7, #4]
 8016ffc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8016ffe:	2300      	movs	r3, #0
 8017000:	60fb      	str	r3, [r7, #12]
 8017002:	e014      	b.n	801702e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8017004:	4a0e      	ldr	r2, [pc, #56]	; (8017040 <vQueueAddToRegistry+0x4c>)
 8017006:	68fb      	ldr	r3, [r7, #12]
 8017008:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801700c:	2b00      	cmp	r3, #0
 801700e:	d10b      	bne.n	8017028 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8017010:	490b      	ldr	r1, [pc, #44]	; (8017040 <vQueueAddToRegistry+0x4c>)
 8017012:	68fb      	ldr	r3, [r7, #12]
 8017014:	683a      	ldr	r2, [r7, #0]
 8017016:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801701a:	4a09      	ldr	r2, [pc, #36]	; (8017040 <vQueueAddToRegistry+0x4c>)
 801701c:	68fb      	ldr	r3, [r7, #12]
 801701e:	00db      	lsls	r3, r3, #3
 8017020:	4413      	add	r3, r2
 8017022:	687a      	ldr	r2, [r7, #4]
 8017024:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8017026:	e005      	b.n	8017034 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8017028:	68fb      	ldr	r3, [r7, #12]
 801702a:	3301      	adds	r3, #1
 801702c:	60fb      	str	r3, [r7, #12]
 801702e:	68fb      	ldr	r3, [r7, #12]
 8017030:	2b07      	cmp	r3, #7
 8017032:	d9e7      	bls.n	8017004 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8017034:	bf00      	nop
 8017036:	3714      	adds	r7, #20
 8017038:	46bd      	mov	sp, r7
 801703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801703e:	4770      	bx	lr
 8017040:	20009a5c 	.word	0x20009a5c

08017044 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8017044:	b480      	push	{r7}
 8017046:	b085      	sub	sp, #20
 8017048:	af00      	add	r7, sp, #0
 801704a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801704c:	2300      	movs	r3, #0
 801704e:	60fb      	str	r3, [r7, #12]
 8017050:	e016      	b.n	8017080 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8017052:	4a10      	ldr	r2, [pc, #64]	; (8017094 <vQueueUnregisterQueue+0x50>)
 8017054:	68fb      	ldr	r3, [r7, #12]
 8017056:	00db      	lsls	r3, r3, #3
 8017058:	4413      	add	r3, r2
 801705a:	685b      	ldr	r3, [r3, #4]
 801705c:	687a      	ldr	r2, [r7, #4]
 801705e:	429a      	cmp	r2, r3
 8017060:	d10b      	bne.n	801707a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8017062:	4a0c      	ldr	r2, [pc, #48]	; (8017094 <vQueueUnregisterQueue+0x50>)
 8017064:	68fb      	ldr	r3, [r7, #12]
 8017066:	2100      	movs	r1, #0
 8017068:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 801706c:	4a09      	ldr	r2, [pc, #36]	; (8017094 <vQueueUnregisterQueue+0x50>)
 801706e:	68fb      	ldr	r3, [r7, #12]
 8017070:	00db      	lsls	r3, r3, #3
 8017072:	4413      	add	r3, r2
 8017074:	2200      	movs	r2, #0
 8017076:	605a      	str	r2, [r3, #4]
				break;
 8017078:	e005      	b.n	8017086 <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801707a:	68fb      	ldr	r3, [r7, #12]
 801707c:	3301      	adds	r3, #1
 801707e:	60fb      	str	r3, [r7, #12]
 8017080:	68fb      	ldr	r3, [r7, #12]
 8017082:	2b07      	cmp	r3, #7
 8017084:	d9e5      	bls.n	8017052 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8017086:	bf00      	nop
 8017088:	3714      	adds	r7, #20
 801708a:	46bd      	mov	sp, r7
 801708c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017090:	4770      	bx	lr
 8017092:	bf00      	nop
 8017094:	20009a5c 	.word	0x20009a5c

08017098 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8017098:	b580      	push	{r7, lr}
 801709a:	b086      	sub	sp, #24
 801709c:	af00      	add	r7, sp, #0
 801709e:	60f8      	str	r0, [r7, #12]
 80170a0:	60b9      	str	r1, [r7, #8]
 80170a2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80170a4:	68fb      	ldr	r3, [r7, #12]
 80170a6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80170a8:	f001 fc88 	bl	80189bc <vPortEnterCritical>
 80170ac:	697b      	ldr	r3, [r7, #20]
 80170ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80170b2:	b25b      	sxtb	r3, r3
 80170b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80170b8:	d103      	bne.n	80170c2 <vQueueWaitForMessageRestricted+0x2a>
 80170ba:	697b      	ldr	r3, [r7, #20]
 80170bc:	2200      	movs	r2, #0
 80170be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80170c2:	697b      	ldr	r3, [r7, #20]
 80170c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80170c8:	b25b      	sxtb	r3, r3
 80170ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80170ce:	d103      	bne.n	80170d8 <vQueueWaitForMessageRestricted+0x40>
 80170d0:	697b      	ldr	r3, [r7, #20]
 80170d2:	2200      	movs	r2, #0
 80170d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80170d8:	f001 fc9e 	bl	8018a18 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80170dc:	697b      	ldr	r3, [r7, #20]
 80170de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d106      	bne.n	80170f2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80170e4:	697b      	ldr	r3, [r7, #20]
 80170e6:	3324      	adds	r3, #36	; 0x24
 80170e8:	687a      	ldr	r2, [r7, #4]
 80170ea:	68b9      	ldr	r1, [r7, #8]
 80170ec:	4618      	mov	r0, r3
 80170ee:	f000 fc41 	bl	8017974 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80170f2:	6978      	ldr	r0, [r7, #20]
 80170f4:	f7ff fefd 	bl	8016ef2 <prvUnlockQueue>
	}
 80170f8:	bf00      	nop
 80170fa:	3718      	adds	r7, #24
 80170fc:	46bd      	mov	sp, r7
 80170fe:	bd80      	pop	{r7, pc}

08017100 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8017100:	b580      	push	{r7, lr}
 8017102:	b08e      	sub	sp, #56	; 0x38
 8017104:	af04      	add	r7, sp, #16
 8017106:	60f8      	str	r0, [r7, #12]
 8017108:	60b9      	str	r1, [r7, #8]
 801710a:	607a      	str	r2, [r7, #4]
 801710c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801710e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017110:	2b00      	cmp	r3, #0
 8017112:	d109      	bne.n	8017128 <xTaskCreateStatic+0x28>
 8017114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017118:	f383 8811 	msr	BASEPRI, r3
 801711c:	f3bf 8f6f 	isb	sy
 8017120:	f3bf 8f4f 	dsb	sy
 8017124:	623b      	str	r3, [r7, #32]
 8017126:	e7fe      	b.n	8017126 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8017128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801712a:	2b00      	cmp	r3, #0
 801712c:	d109      	bne.n	8017142 <xTaskCreateStatic+0x42>
 801712e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017132:	f383 8811 	msr	BASEPRI, r3
 8017136:	f3bf 8f6f 	isb	sy
 801713a:	f3bf 8f4f 	dsb	sy
 801713e:	61fb      	str	r3, [r7, #28]
 8017140:	e7fe      	b.n	8017140 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8017142:	235c      	movs	r3, #92	; 0x5c
 8017144:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8017146:	693b      	ldr	r3, [r7, #16]
 8017148:	2b5c      	cmp	r3, #92	; 0x5c
 801714a:	d009      	beq.n	8017160 <xTaskCreateStatic+0x60>
 801714c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017150:	f383 8811 	msr	BASEPRI, r3
 8017154:	f3bf 8f6f 	isb	sy
 8017158:	f3bf 8f4f 	dsb	sy
 801715c:	61bb      	str	r3, [r7, #24]
 801715e:	e7fe      	b.n	801715e <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8017160:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8017162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017164:	2b00      	cmp	r3, #0
 8017166:	d01e      	beq.n	80171a6 <xTaskCreateStatic+0xa6>
 8017168:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801716a:	2b00      	cmp	r3, #0
 801716c:	d01b      	beq.n	80171a6 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801716e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017170:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8017172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017174:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017176:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8017178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801717a:	2202      	movs	r2, #2
 801717c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8017180:	2300      	movs	r3, #0
 8017182:	9303      	str	r3, [sp, #12]
 8017184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017186:	9302      	str	r3, [sp, #8]
 8017188:	f107 0314 	add.w	r3, r7, #20
 801718c:	9301      	str	r3, [sp, #4]
 801718e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017190:	9300      	str	r3, [sp, #0]
 8017192:	683b      	ldr	r3, [r7, #0]
 8017194:	687a      	ldr	r2, [r7, #4]
 8017196:	68b9      	ldr	r1, [r7, #8]
 8017198:	68f8      	ldr	r0, [r7, #12]
 801719a:	f000 f850 	bl	801723e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801719e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80171a0:	f000 f8dc 	bl	801735c <prvAddNewTaskToReadyList>
 80171a4:	e001      	b.n	80171aa <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80171a6:	2300      	movs	r3, #0
 80171a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80171aa:	697b      	ldr	r3, [r7, #20]
	}
 80171ac:	4618      	mov	r0, r3
 80171ae:	3728      	adds	r7, #40	; 0x28
 80171b0:	46bd      	mov	sp, r7
 80171b2:	bd80      	pop	{r7, pc}

080171b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80171b4:	b580      	push	{r7, lr}
 80171b6:	b08c      	sub	sp, #48	; 0x30
 80171b8:	af04      	add	r7, sp, #16
 80171ba:	60f8      	str	r0, [r7, #12]
 80171bc:	60b9      	str	r1, [r7, #8]
 80171be:	603b      	str	r3, [r7, #0]
 80171c0:	4613      	mov	r3, r2
 80171c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80171c4:	88fb      	ldrh	r3, [r7, #6]
 80171c6:	009b      	lsls	r3, r3, #2
 80171c8:	4618      	mov	r0, r3
 80171ca:	f001 fd11 	bl	8018bf0 <pvPortMalloc>
 80171ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80171d0:	697b      	ldr	r3, [r7, #20]
 80171d2:	2b00      	cmp	r3, #0
 80171d4:	d00e      	beq.n	80171f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80171d6:	205c      	movs	r0, #92	; 0x5c
 80171d8:	f001 fd0a 	bl	8018bf0 <pvPortMalloc>
 80171dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80171de:	69fb      	ldr	r3, [r7, #28]
 80171e0:	2b00      	cmp	r3, #0
 80171e2:	d003      	beq.n	80171ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80171e4:	69fb      	ldr	r3, [r7, #28]
 80171e6:	697a      	ldr	r2, [r7, #20]
 80171e8:	631a      	str	r2, [r3, #48]	; 0x30
 80171ea:	e005      	b.n	80171f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80171ec:	6978      	ldr	r0, [r7, #20]
 80171ee:	f001 fdc1 	bl	8018d74 <vPortFree>
 80171f2:	e001      	b.n	80171f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80171f4:	2300      	movs	r3, #0
 80171f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80171f8:	69fb      	ldr	r3, [r7, #28]
 80171fa:	2b00      	cmp	r3, #0
 80171fc:	d017      	beq.n	801722e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80171fe:	69fb      	ldr	r3, [r7, #28]
 8017200:	2200      	movs	r2, #0
 8017202:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8017206:	88fa      	ldrh	r2, [r7, #6]
 8017208:	2300      	movs	r3, #0
 801720a:	9303      	str	r3, [sp, #12]
 801720c:	69fb      	ldr	r3, [r7, #28]
 801720e:	9302      	str	r3, [sp, #8]
 8017210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017212:	9301      	str	r3, [sp, #4]
 8017214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017216:	9300      	str	r3, [sp, #0]
 8017218:	683b      	ldr	r3, [r7, #0]
 801721a:	68b9      	ldr	r1, [r7, #8]
 801721c:	68f8      	ldr	r0, [r7, #12]
 801721e:	f000 f80e 	bl	801723e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8017222:	69f8      	ldr	r0, [r7, #28]
 8017224:	f000 f89a 	bl	801735c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8017228:	2301      	movs	r3, #1
 801722a:	61bb      	str	r3, [r7, #24]
 801722c:	e002      	b.n	8017234 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801722e:	f04f 33ff 	mov.w	r3, #4294967295
 8017232:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8017234:	69bb      	ldr	r3, [r7, #24]
	}
 8017236:	4618      	mov	r0, r3
 8017238:	3720      	adds	r7, #32
 801723a:	46bd      	mov	sp, r7
 801723c:	bd80      	pop	{r7, pc}

0801723e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801723e:	b580      	push	{r7, lr}
 8017240:	b088      	sub	sp, #32
 8017242:	af00      	add	r7, sp, #0
 8017244:	60f8      	str	r0, [r7, #12]
 8017246:	60b9      	str	r1, [r7, #8]
 8017248:	607a      	str	r2, [r7, #4]
 801724a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801724c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801724e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8017250:	687b      	ldr	r3, [r7, #4]
 8017252:	009b      	lsls	r3, r3, #2
 8017254:	461a      	mov	r2, r3
 8017256:	21a5      	movs	r1, #165	; 0xa5
 8017258:	f002 ffb5 	bl	801a1c6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801725c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801725e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8017260:	687b      	ldr	r3, [r7, #4]
 8017262:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8017266:	3b01      	subs	r3, #1
 8017268:	009b      	lsls	r3, r3, #2
 801726a:	4413      	add	r3, r2
 801726c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801726e:	69bb      	ldr	r3, [r7, #24]
 8017270:	f023 0307 	bic.w	r3, r3, #7
 8017274:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8017276:	69bb      	ldr	r3, [r7, #24]
 8017278:	f003 0307 	and.w	r3, r3, #7
 801727c:	2b00      	cmp	r3, #0
 801727e:	d009      	beq.n	8017294 <prvInitialiseNewTask+0x56>
 8017280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017284:	f383 8811 	msr	BASEPRI, r3
 8017288:	f3bf 8f6f 	isb	sy
 801728c:	f3bf 8f4f 	dsb	sy
 8017290:	617b      	str	r3, [r7, #20]
 8017292:	e7fe      	b.n	8017292 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8017294:	68bb      	ldr	r3, [r7, #8]
 8017296:	2b00      	cmp	r3, #0
 8017298:	d01f      	beq.n	80172da <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801729a:	2300      	movs	r3, #0
 801729c:	61fb      	str	r3, [r7, #28]
 801729e:	e012      	b.n	80172c6 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80172a0:	68ba      	ldr	r2, [r7, #8]
 80172a2:	69fb      	ldr	r3, [r7, #28]
 80172a4:	4413      	add	r3, r2
 80172a6:	7819      	ldrb	r1, [r3, #0]
 80172a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80172aa:	69fb      	ldr	r3, [r7, #28]
 80172ac:	4413      	add	r3, r2
 80172ae:	3334      	adds	r3, #52	; 0x34
 80172b0:	460a      	mov	r2, r1
 80172b2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80172b4:	68ba      	ldr	r2, [r7, #8]
 80172b6:	69fb      	ldr	r3, [r7, #28]
 80172b8:	4413      	add	r3, r2
 80172ba:	781b      	ldrb	r3, [r3, #0]
 80172bc:	2b00      	cmp	r3, #0
 80172be:	d006      	beq.n	80172ce <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80172c0:	69fb      	ldr	r3, [r7, #28]
 80172c2:	3301      	adds	r3, #1
 80172c4:	61fb      	str	r3, [r7, #28]
 80172c6:	69fb      	ldr	r3, [r7, #28]
 80172c8:	2b0f      	cmp	r3, #15
 80172ca:	d9e9      	bls.n	80172a0 <prvInitialiseNewTask+0x62>
 80172cc:	e000      	b.n	80172d0 <prvInitialiseNewTask+0x92>
			{
				break;
 80172ce:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80172d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80172d2:	2200      	movs	r2, #0
 80172d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80172d8:	e003      	b.n	80172e2 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80172da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80172dc:	2200      	movs	r2, #0
 80172de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80172e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80172e4:	2b37      	cmp	r3, #55	; 0x37
 80172e6:	d901      	bls.n	80172ec <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80172e8:	2337      	movs	r3, #55	; 0x37
 80172ea:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80172ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80172ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80172f0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80172f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80172f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80172f6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80172f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80172fa:	2200      	movs	r2, #0
 80172fc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80172fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017300:	3304      	adds	r3, #4
 8017302:	4618      	mov	r0, r3
 8017304:	f7fe fe7a 	bl	8015ffc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8017308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801730a:	3318      	adds	r3, #24
 801730c:	4618      	mov	r0, r3
 801730e:	f7fe fe75 	bl	8015ffc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8017312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017314:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017316:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801731a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801731e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017320:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8017322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017324:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017326:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8017328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801732a:	2200      	movs	r2, #0
 801732c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801732e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017330:	2200      	movs	r2, #0
 8017332:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8017336:	683a      	ldr	r2, [r7, #0]
 8017338:	68f9      	ldr	r1, [r7, #12]
 801733a:	69b8      	ldr	r0, [r7, #24]
 801733c:	f001 fa1a 	bl	8018774 <pxPortInitialiseStack>
 8017340:	4602      	mov	r2, r0
 8017342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017344:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8017346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017348:	2b00      	cmp	r3, #0
 801734a:	d002      	beq.n	8017352 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801734c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801734e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017350:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017352:	bf00      	nop
 8017354:	3720      	adds	r7, #32
 8017356:	46bd      	mov	sp, r7
 8017358:	bd80      	pop	{r7, pc}
	...

0801735c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801735c:	b580      	push	{r7, lr}
 801735e:	b082      	sub	sp, #8
 8017360:	af00      	add	r7, sp, #0
 8017362:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8017364:	f001 fb2a 	bl	80189bc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8017368:	4b2d      	ldr	r3, [pc, #180]	; (8017420 <prvAddNewTaskToReadyList+0xc4>)
 801736a:	681b      	ldr	r3, [r3, #0]
 801736c:	3301      	adds	r3, #1
 801736e:	4a2c      	ldr	r2, [pc, #176]	; (8017420 <prvAddNewTaskToReadyList+0xc4>)
 8017370:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8017372:	4b2c      	ldr	r3, [pc, #176]	; (8017424 <prvAddNewTaskToReadyList+0xc8>)
 8017374:	681b      	ldr	r3, [r3, #0]
 8017376:	2b00      	cmp	r3, #0
 8017378:	d109      	bne.n	801738e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801737a:	4a2a      	ldr	r2, [pc, #168]	; (8017424 <prvAddNewTaskToReadyList+0xc8>)
 801737c:	687b      	ldr	r3, [r7, #4]
 801737e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8017380:	4b27      	ldr	r3, [pc, #156]	; (8017420 <prvAddNewTaskToReadyList+0xc4>)
 8017382:	681b      	ldr	r3, [r3, #0]
 8017384:	2b01      	cmp	r3, #1
 8017386:	d110      	bne.n	80173aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8017388:	f000 fc1a 	bl	8017bc0 <prvInitialiseTaskLists>
 801738c:	e00d      	b.n	80173aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801738e:	4b26      	ldr	r3, [pc, #152]	; (8017428 <prvAddNewTaskToReadyList+0xcc>)
 8017390:	681b      	ldr	r3, [r3, #0]
 8017392:	2b00      	cmp	r3, #0
 8017394:	d109      	bne.n	80173aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8017396:	4b23      	ldr	r3, [pc, #140]	; (8017424 <prvAddNewTaskToReadyList+0xc8>)
 8017398:	681b      	ldr	r3, [r3, #0]
 801739a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801739c:	687b      	ldr	r3, [r7, #4]
 801739e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80173a0:	429a      	cmp	r2, r3
 80173a2:	d802      	bhi.n	80173aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80173a4:	4a1f      	ldr	r2, [pc, #124]	; (8017424 <prvAddNewTaskToReadyList+0xc8>)
 80173a6:	687b      	ldr	r3, [r7, #4]
 80173a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80173aa:	4b20      	ldr	r3, [pc, #128]	; (801742c <prvAddNewTaskToReadyList+0xd0>)
 80173ac:	681b      	ldr	r3, [r3, #0]
 80173ae:	3301      	adds	r3, #1
 80173b0:	4a1e      	ldr	r2, [pc, #120]	; (801742c <prvAddNewTaskToReadyList+0xd0>)
 80173b2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80173b4:	4b1d      	ldr	r3, [pc, #116]	; (801742c <prvAddNewTaskToReadyList+0xd0>)
 80173b6:	681a      	ldr	r2, [r3, #0]
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80173bc:	687b      	ldr	r3, [r7, #4]
 80173be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80173c0:	4b1b      	ldr	r3, [pc, #108]	; (8017430 <prvAddNewTaskToReadyList+0xd4>)
 80173c2:	681b      	ldr	r3, [r3, #0]
 80173c4:	429a      	cmp	r2, r3
 80173c6:	d903      	bls.n	80173d0 <prvAddNewTaskToReadyList+0x74>
 80173c8:	687b      	ldr	r3, [r7, #4]
 80173ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80173cc:	4a18      	ldr	r2, [pc, #96]	; (8017430 <prvAddNewTaskToReadyList+0xd4>)
 80173ce:	6013      	str	r3, [r2, #0]
 80173d0:	687b      	ldr	r3, [r7, #4]
 80173d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80173d4:	4613      	mov	r3, r2
 80173d6:	009b      	lsls	r3, r3, #2
 80173d8:	4413      	add	r3, r2
 80173da:	009b      	lsls	r3, r3, #2
 80173dc:	4a15      	ldr	r2, [pc, #84]	; (8017434 <prvAddNewTaskToReadyList+0xd8>)
 80173de:	441a      	add	r2, r3
 80173e0:	687b      	ldr	r3, [r7, #4]
 80173e2:	3304      	adds	r3, #4
 80173e4:	4619      	mov	r1, r3
 80173e6:	4610      	mov	r0, r2
 80173e8:	f7fe fe15 	bl	8016016 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80173ec:	f001 fb14 	bl	8018a18 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80173f0:	4b0d      	ldr	r3, [pc, #52]	; (8017428 <prvAddNewTaskToReadyList+0xcc>)
 80173f2:	681b      	ldr	r3, [r3, #0]
 80173f4:	2b00      	cmp	r3, #0
 80173f6:	d00e      	beq.n	8017416 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80173f8:	4b0a      	ldr	r3, [pc, #40]	; (8017424 <prvAddNewTaskToReadyList+0xc8>)
 80173fa:	681b      	ldr	r3, [r3, #0]
 80173fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80173fe:	687b      	ldr	r3, [r7, #4]
 8017400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017402:	429a      	cmp	r2, r3
 8017404:	d207      	bcs.n	8017416 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8017406:	4b0c      	ldr	r3, [pc, #48]	; (8017438 <prvAddNewTaskToReadyList+0xdc>)
 8017408:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801740c:	601a      	str	r2, [r3, #0]
 801740e:	f3bf 8f4f 	dsb	sy
 8017412:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017416:	bf00      	nop
 8017418:	3708      	adds	r7, #8
 801741a:	46bd      	mov	sp, r7
 801741c:	bd80      	pop	{r7, pc}
 801741e:	bf00      	nop
 8017420:	20001558 	.word	0x20001558
 8017424:	20001084 	.word	0x20001084
 8017428:	20001564 	.word	0x20001564
 801742c:	20001574 	.word	0x20001574
 8017430:	20001560 	.word	0x20001560
 8017434:	20001088 	.word	0x20001088
 8017438:	e000ed04 	.word	0xe000ed04

0801743c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801743c:	b580      	push	{r7, lr}
 801743e:	b084      	sub	sp, #16
 8017440:	af00      	add	r7, sp, #0
 8017442:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8017444:	2300      	movs	r3, #0
 8017446:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8017448:	687b      	ldr	r3, [r7, #4]
 801744a:	2b00      	cmp	r3, #0
 801744c:	d016      	beq.n	801747c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801744e:	4b13      	ldr	r3, [pc, #76]	; (801749c <vTaskDelay+0x60>)
 8017450:	681b      	ldr	r3, [r3, #0]
 8017452:	2b00      	cmp	r3, #0
 8017454:	d009      	beq.n	801746a <vTaskDelay+0x2e>
 8017456:	f04f 0350 	mov.w	r3, #80	; 0x50
 801745a:	f383 8811 	msr	BASEPRI, r3
 801745e:	f3bf 8f6f 	isb	sy
 8017462:	f3bf 8f4f 	dsb	sy
 8017466:	60bb      	str	r3, [r7, #8]
 8017468:	e7fe      	b.n	8017468 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 801746a:	f000 f87f 	bl	801756c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801746e:	2100      	movs	r1, #0
 8017470:	6878      	ldr	r0, [r7, #4]
 8017472:	f000 fde5 	bl	8018040 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8017476:	f000 f887 	bl	8017588 <xTaskResumeAll>
 801747a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801747c:	68fb      	ldr	r3, [r7, #12]
 801747e:	2b00      	cmp	r3, #0
 8017480:	d107      	bne.n	8017492 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8017482:	4b07      	ldr	r3, [pc, #28]	; (80174a0 <vTaskDelay+0x64>)
 8017484:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017488:	601a      	str	r2, [r3, #0]
 801748a:	f3bf 8f4f 	dsb	sy
 801748e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017492:	bf00      	nop
 8017494:	3710      	adds	r7, #16
 8017496:	46bd      	mov	sp, r7
 8017498:	bd80      	pop	{r7, pc}
 801749a:	bf00      	nop
 801749c:	20001580 	.word	0x20001580
 80174a0:	e000ed04 	.word	0xe000ed04

080174a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80174a4:	b580      	push	{r7, lr}
 80174a6:	b08a      	sub	sp, #40	; 0x28
 80174a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80174aa:	2300      	movs	r3, #0
 80174ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80174ae:	2300      	movs	r3, #0
 80174b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80174b2:	463a      	mov	r2, r7
 80174b4:	1d39      	adds	r1, r7, #4
 80174b6:	f107 0308 	add.w	r3, r7, #8
 80174ba:	4618      	mov	r0, r3
 80174bc:	f7fe fd4a 	bl	8015f54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80174c0:	6839      	ldr	r1, [r7, #0]
 80174c2:	687b      	ldr	r3, [r7, #4]
 80174c4:	68ba      	ldr	r2, [r7, #8]
 80174c6:	9202      	str	r2, [sp, #8]
 80174c8:	9301      	str	r3, [sp, #4]
 80174ca:	2300      	movs	r3, #0
 80174cc:	9300      	str	r3, [sp, #0]
 80174ce:	2300      	movs	r3, #0
 80174d0:	460a      	mov	r2, r1
 80174d2:	4920      	ldr	r1, [pc, #128]	; (8017554 <vTaskStartScheduler+0xb0>)
 80174d4:	4820      	ldr	r0, [pc, #128]	; (8017558 <vTaskStartScheduler+0xb4>)
 80174d6:	f7ff fe13 	bl	8017100 <xTaskCreateStatic>
 80174da:	4602      	mov	r2, r0
 80174dc:	4b1f      	ldr	r3, [pc, #124]	; (801755c <vTaskStartScheduler+0xb8>)
 80174de:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80174e0:	4b1e      	ldr	r3, [pc, #120]	; (801755c <vTaskStartScheduler+0xb8>)
 80174e2:	681b      	ldr	r3, [r3, #0]
 80174e4:	2b00      	cmp	r3, #0
 80174e6:	d002      	beq.n	80174ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80174e8:	2301      	movs	r3, #1
 80174ea:	617b      	str	r3, [r7, #20]
 80174ec:	e001      	b.n	80174f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80174ee:	2300      	movs	r3, #0
 80174f0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80174f2:	697b      	ldr	r3, [r7, #20]
 80174f4:	2b01      	cmp	r3, #1
 80174f6:	d102      	bne.n	80174fe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80174f8:	f000 fdf6 	bl	80180e8 <xTimerCreateTimerTask>
 80174fc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80174fe:	697b      	ldr	r3, [r7, #20]
 8017500:	2b01      	cmp	r3, #1
 8017502:	d115      	bne.n	8017530 <vTaskStartScheduler+0x8c>
 8017504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017508:	f383 8811 	msr	BASEPRI, r3
 801750c:	f3bf 8f6f 	isb	sy
 8017510:	f3bf 8f4f 	dsb	sy
 8017514:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8017516:	4b12      	ldr	r3, [pc, #72]	; (8017560 <vTaskStartScheduler+0xbc>)
 8017518:	f04f 32ff 	mov.w	r2, #4294967295
 801751c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801751e:	4b11      	ldr	r3, [pc, #68]	; (8017564 <vTaskStartScheduler+0xc0>)
 8017520:	2201      	movs	r2, #1
 8017522:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8017524:	4b10      	ldr	r3, [pc, #64]	; (8017568 <vTaskStartScheduler+0xc4>)
 8017526:	2200      	movs	r2, #0
 8017528:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801752a:	f001 f9a9 	bl	8018880 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801752e:	e00d      	b.n	801754c <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8017530:	697b      	ldr	r3, [r7, #20]
 8017532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017536:	d109      	bne.n	801754c <vTaskStartScheduler+0xa8>
 8017538:	f04f 0350 	mov.w	r3, #80	; 0x50
 801753c:	f383 8811 	msr	BASEPRI, r3
 8017540:	f3bf 8f6f 	isb	sy
 8017544:	f3bf 8f4f 	dsb	sy
 8017548:	60fb      	str	r3, [r7, #12]
 801754a:	e7fe      	b.n	801754a <vTaskStartScheduler+0xa6>
}
 801754c:	bf00      	nop
 801754e:	3718      	adds	r7, #24
 8017550:	46bd      	mov	sp, r7
 8017552:	bd80      	pop	{r7, pc}
 8017554:	0801e9d4 	.word	0x0801e9d4
 8017558:	08017b91 	.word	0x08017b91
 801755c:	2000157c 	.word	0x2000157c
 8017560:	20001578 	.word	0x20001578
 8017564:	20001564 	.word	0x20001564
 8017568:	2000155c 	.word	0x2000155c

0801756c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801756c:	b480      	push	{r7}
 801756e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8017570:	4b04      	ldr	r3, [pc, #16]	; (8017584 <vTaskSuspendAll+0x18>)
 8017572:	681b      	ldr	r3, [r3, #0]
 8017574:	3301      	adds	r3, #1
 8017576:	4a03      	ldr	r2, [pc, #12]	; (8017584 <vTaskSuspendAll+0x18>)
 8017578:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 801757a:	bf00      	nop
 801757c:	46bd      	mov	sp, r7
 801757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017582:	4770      	bx	lr
 8017584:	20001580 	.word	0x20001580

08017588 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8017588:	b580      	push	{r7, lr}
 801758a:	b084      	sub	sp, #16
 801758c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801758e:	2300      	movs	r3, #0
 8017590:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8017592:	2300      	movs	r3, #0
 8017594:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8017596:	4b41      	ldr	r3, [pc, #260]	; (801769c <xTaskResumeAll+0x114>)
 8017598:	681b      	ldr	r3, [r3, #0]
 801759a:	2b00      	cmp	r3, #0
 801759c:	d109      	bne.n	80175b2 <xTaskResumeAll+0x2a>
 801759e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80175a2:	f383 8811 	msr	BASEPRI, r3
 80175a6:	f3bf 8f6f 	isb	sy
 80175aa:	f3bf 8f4f 	dsb	sy
 80175ae:	603b      	str	r3, [r7, #0]
 80175b0:	e7fe      	b.n	80175b0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80175b2:	f001 fa03 	bl	80189bc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80175b6:	4b39      	ldr	r3, [pc, #228]	; (801769c <xTaskResumeAll+0x114>)
 80175b8:	681b      	ldr	r3, [r3, #0]
 80175ba:	3b01      	subs	r3, #1
 80175bc:	4a37      	ldr	r2, [pc, #220]	; (801769c <xTaskResumeAll+0x114>)
 80175be:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80175c0:	4b36      	ldr	r3, [pc, #216]	; (801769c <xTaskResumeAll+0x114>)
 80175c2:	681b      	ldr	r3, [r3, #0]
 80175c4:	2b00      	cmp	r3, #0
 80175c6:	d162      	bne.n	801768e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80175c8:	4b35      	ldr	r3, [pc, #212]	; (80176a0 <xTaskResumeAll+0x118>)
 80175ca:	681b      	ldr	r3, [r3, #0]
 80175cc:	2b00      	cmp	r3, #0
 80175ce:	d05e      	beq.n	801768e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80175d0:	e02f      	b.n	8017632 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80175d2:	4b34      	ldr	r3, [pc, #208]	; (80176a4 <xTaskResumeAll+0x11c>)
 80175d4:	68db      	ldr	r3, [r3, #12]
 80175d6:	68db      	ldr	r3, [r3, #12]
 80175d8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80175da:	68fb      	ldr	r3, [r7, #12]
 80175dc:	3318      	adds	r3, #24
 80175de:	4618      	mov	r0, r3
 80175e0:	f7fe fd76 	bl	80160d0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80175e4:	68fb      	ldr	r3, [r7, #12]
 80175e6:	3304      	adds	r3, #4
 80175e8:	4618      	mov	r0, r3
 80175ea:	f7fe fd71 	bl	80160d0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80175ee:	68fb      	ldr	r3, [r7, #12]
 80175f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80175f2:	4b2d      	ldr	r3, [pc, #180]	; (80176a8 <xTaskResumeAll+0x120>)
 80175f4:	681b      	ldr	r3, [r3, #0]
 80175f6:	429a      	cmp	r2, r3
 80175f8:	d903      	bls.n	8017602 <xTaskResumeAll+0x7a>
 80175fa:	68fb      	ldr	r3, [r7, #12]
 80175fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80175fe:	4a2a      	ldr	r2, [pc, #168]	; (80176a8 <xTaskResumeAll+0x120>)
 8017600:	6013      	str	r3, [r2, #0]
 8017602:	68fb      	ldr	r3, [r7, #12]
 8017604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017606:	4613      	mov	r3, r2
 8017608:	009b      	lsls	r3, r3, #2
 801760a:	4413      	add	r3, r2
 801760c:	009b      	lsls	r3, r3, #2
 801760e:	4a27      	ldr	r2, [pc, #156]	; (80176ac <xTaskResumeAll+0x124>)
 8017610:	441a      	add	r2, r3
 8017612:	68fb      	ldr	r3, [r7, #12]
 8017614:	3304      	adds	r3, #4
 8017616:	4619      	mov	r1, r3
 8017618:	4610      	mov	r0, r2
 801761a:	f7fe fcfc 	bl	8016016 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801761e:	68fb      	ldr	r3, [r7, #12]
 8017620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017622:	4b23      	ldr	r3, [pc, #140]	; (80176b0 <xTaskResumeAll+0x128>)
 8017624:	681b      	ldr	r3, [r3, #0]
 8017626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017628:	429a      	cmp	r2, r3
 801762a:	d302      	bcc.n	8017632 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 801762c:	4b21      	ldr	r3, [pc, #132]	; (80176b4 <xTaskResumeAll+0x12c>)
 801762e:	2201      	movs	r2, #1
 8017630:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017632:	4b1c      	ldr	r3, [pc, #112]	; (80176a4 <xTaskResumeAll+0x11c>)
 8017634:	681b      	ldr	r3, [r3, #0]
 8017636:	2b00      	cmp	r3, #0
 8017638:	d1cb      	bne.n	80175d2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801763a:	68fb      	ldr	r3, [r7, #12]
 801763c:	2b00      	cmp	r3, #0
 801763e:	d001      	beq.n	8017644 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8017640:	f000 fb58 	bl	8017cf4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8017644:	4b1c      	ldr	r3, [pc, #112]	; (80176b8 <xTaskResumeAll+0x130>)
 8017646:	681b      	ldr	r3, [r3, #0]
 8017648:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 801764a:	687b      	ldr	r3, [r7, #4]
 801764c:	2b00      	cmp	r3, #0
 801764e:	d010      	beq.n	8017672 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8017650:	f000 f858 	bl	8017704 <xTaskIncrementTick>
 8017654:	4603      	mov	r3, r0
 8017656:	2b00      	cmp	r3, #0
 8017658:	d002      	beq.n	8017660 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 801765a:	4b16      	ldr	r3, [pc, #88]	; (80176b4 <xTaskResumeAll+0x12c>)
 801765c:	2201      	movs	r2, #1
 801765e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8017660:	687b      	ldr	r3, [r7, #4]
 8017662:	3b01      	subs	r3, #1
 8017664:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8017666:	687b      	ldr	r3, [r7, #4]
 8017668:	2b00      	cmp	r3, #0
 801766a:	d1f1      	bne.n	8017650 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 801766c:	4b12      	ldr	r3, [pc, #72]	; (80176b8 <xTaskResumeAll+0x130>)
 801766e:	2200      	movs	r2, #0
 8017670:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8017672:	4b10      	ldr	r3, [pc, #64]	; (80176b4 <xTaskResumeAll+0x12c>)
 8017674:	681b      	ldr	r3, [r3, #0]
 8017676:	2b00      	cmp	r3, #0
 8017678:	d009      	beq.n	801768e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801767a:	2301      	movs	r3, #1
 801767c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801767e:	4b0f      	ldr	r3, [pc, #60]	; (80176bc <xTaskResumeAll+0x134>)
 8017680:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017684:	601a      	str	r2, [r3, #0]
 8017686:	f3bf 8f4f 	dsb	sy
 801768a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801768e:	f001 f9c3 	bl	8018a18 <vPortExitCritical>

	return xAlreadyYielded;
 8017692:	68bb      	ldr	r3, [r7, #8]
}
 8017694:	4618      	mov	r0, r3
 8017696:	3710      	adds	r7, #16
 8017698:	46bd      	mov	sp, r7
 801769a:	bd80      	pop	{r7, pc}
 801769c:	20001580 	.word	0x20001580
 80176a0:	20001558 	.word	0x20001558
 80176a4:	20001518 	.word	0x20001518
 80176a8:	20001560 	.word	0x20001560
 80176ac:	20001088 	.word	0x20001088
 80176b0:	20001084 	.word	0x20001084
 80176b4:	2000156c 	.word	0x2000156c
 80176b8:	20001568 	.word	0x20001568
 80176bc:	e000ed04 	.word	0xe000ed04

080176c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80176c0:	b480      	push	{r7}
 80176c2:	b083      	sub	sp, #12
 80176c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80176c6:	4b05      	ldr	r3, [pc, #20]	; (80176dc <xTaskGetTickCount+0x1c>)
 80176c8:	681b      	ldr	r3, [r3, #0]
 80176ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80176cc:	687b      	ldr	r3, [r7, #4]
}
 80176ce:	4618      	mov	r0, r3
 80176d0:	370c      	adds	r7, #12
 80176d2:	46bd      	mov	sp, r7
 80176d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176d8:	4770      	bx	lr
 80176da:	bf00      	nop
 80176dc:	2000155c 	.word	0x2000155c

080176e0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80176e0:	b580      	push	{r7, lr}
 80176e2:	b082      	sub	sp, #8
 80176e4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80176e6:	f001 fa45 	bl	8018b74 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80176ea:	2300      	movs	r3, #0
 80176ec:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80176ee:	4b04      	ldr	r3, [pc, #16]	; (8017700 <xTaskGetTickCountFromISR+0x20>)
 80176f0:	681b      	ldr	r3, [r3, #0]
 80176f2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80176f4:	683b      	ldr	r3, [r7, #0]
}
 80176f6:	4618      	mov	r0, r3
 80176f8:	3708      	adds	r7, #8
 80176fa:	46bd      	mov	sp, r7
 80176fc:	bd80      	pop	{r7, pc}
 80176fe:	bf00      	nop
 8017700:	2000155c 	.word	0x2000155c

08017704 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8017704:	b580      	push	{r7, lr}
 8017706:	b086      	sub	sp, #24
 8017708:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801770a:	2300      	movs	r3, #0
 801770c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801770e:	4b4e      	ldr	r3, [pc, #312]	; (8017848 <xTaskIncrementTick+0x144>)
 8017710:	681b      	ldr	r3, [r3, #0]
 8017712:	2b00      	cmp	r3, #0
 8017714:	f040 8088 	bne.w	8017828 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8017718:	4b4c      	ldr	r3, [pc, #304]	; (801784c <xTaskIncrementTick+0x148>)
 801771a:	681b      	ldr	r3, [r3, #0]
 801771c:	3301      	adds	r3, #1
 801771e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8017720:	4a4a      	ldr	r2, [pc, #296]	; (801784c <xTaskIncrementTick+0x148>)
 8017722:	693b      	ldr	r3, [r7, #16]
 8017724:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8017726:	693b      	ldr	r3, [r7, #16]
 8017728:	2b00      	cmp	r3, #0
 801772a:	d11f      	bne.n	801776c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 801772c:	4b48      	ldr	r3, [pc, #288]	; (8017850 <xTaskIncrementTick+0x14c>)
 801772e:	681b      	ldr	r3, [r3, #0]
 8017730:	681b      	ldr	r3, [r3, #0]
 8017732:	2b00      	cmp	r3, #0
 8017734:	d009      	beq.n	801774a <xTaskIncrementTick+0x46>
 8017736:	f04f 0350 	mov.w	r3, #80	; 0x50
 801773a:	f383 8811 	msr	BASEPRI, r3
 801773e:	f3bf 8f6f 	isb	sy
 8017742:	f3bf 8f4f 	dsb	sy
 8017746:	603b      	str	r3, [r7, #0]
 8017748:	e7fe      	b.n	8017748 <xTaskIncrementTick+0x44>
 801774a:	4b41      	ldr	r3, [pc, #260]	; (8017850 <xTaskIncrementTick+0x14c>)
 801774c:	681b      	ldr	r3, [r3, #0]
 801774e:	60fb      	str	r3, [r7, #12]
 8017750:	4b40      	ldr	r3, [pc, #256]	; (8017854 <xTaskIncrementTick+0x150>)
 8017752:	681b      	ldr	r3, [r3, #0]
 8017754:	4a3e      	ldr	r2, [pc, #248]	; (8017850 <xTaskIncrementTick+0x14c>)
 8017756:	6013      	str	r3, [r2, #0]
 8017758:	4a3e      	ldr	r2, [pc, #248]	; (8017854 <xTaskIncrementTick+0x150>)
 801775a:	68fb      	ldr	r3, [r7, #12]
 801775c:	6013      	str	r3, [r2, #0]
 801775e:	4b3e      	ldr	r3, [pc, #248]	; (8017858 <xTaskIncrementTick+0x154>)
 8017760:	681b      	ldr	r3, [r3, #0]
 8017762:	3301      	adds	r3, #1
 8017764:	4a3c      	ldr	r2, [pc, #240]	; (8017858 <xTaskIncrementTick+0x154>)
 8017766:	6013      	str	r3, [r2, #0]
 8017768:	f000 fac4 	bl	8017cf4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801776c:	4b3b      	ldr	r3, [pc, #236]	; (801785c <xTaskIncrementTick+0x158>)
 801776e:	681b      	ldr	r3, [r3, #0]
 8017770:	693a      	ldr	r2, [r7, #16]
 8017772:	429a      	cmp	r2, r3
 8017774:	d349      	bcc.n	801780a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017776:	4b36      	ldr	r3, [pc, #216]	; (8017850 <xTaskIncrementTick+0x14c>)
 8017778:	681b      	ldr	r3, [r3, #0]
 801777a:	681b      	ldr	r3, [r3, #0]
 801777c:	2b00      	cmp	r3, #0
 801777e:	d104      	bne.n	801778a <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017780:	4b36      	ldr	r3, [pc, #216]	; (801785c <xTaskIncrementTick+0x158>)
 8017782:	f04f 32ff 	mov.w	r2, #4294967295
 8017786:	601a      	str	r2, [r3, #0]
					break;
 8017788:	e03f      	b.n	801780a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801778a:	4b31      	ldr	r3, [pc, #196]	; (8017850 <xTaskIncrementTick+0x14c>)
 801778c:	681b      	ldr	r3, [r3, #0]
 801778e:	68db      	ldr	r3, [r3, #12]
 8017790:	68db      	ldr	r3, [r3, #12]
 8017792:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8017794:	68bb      	ldr	r3, [r7, #8]
 8017796:	685b      	ldr	r3, [r3, #4]
 8017798:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801779a:	693a      	ldr	r2, [r7, #16]
 801779c:	687b      	ldr	r3, [r7, #4]
 801779e:	429a      	cmp	r2, r3
 80177a0:	d203      	bcs.n	80177aa <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80177a2:	4a2e      	ldr	r2, [pc, #184]	; (801785c <xTaskIncrementTick+0x158>)
 80177a4:	687b      	ldr	r3, [r7, #4]
 80177a6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80177a8:	e02f      	b.n	801780a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80177aa:	68bb      	ldr	r3, [r7, #8]
 80177ac:	3304      	adds	r3, #4
 80177ae:	4618      	mov	r0, r3
 80177b0:	f7fe fc8e 	bl	80160d0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80177b4:	68bb      	ldr	r3, [r7, #8]
 80177b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80177b8:	2b00      	cmp	r3, #0
 80177ba:	d004      	beq.n	80177c6 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80177bc:	68bb      	ldr	r3, [r7, #8]
 80177be:	3318      	adds	r3, #24
 80177c0:	4618      	mov	r0, r3
 80177c2:	f7fe fc85 	bl	80160d0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80177c6:	68bb      	ldr	r3, [r7, #8]
 80177c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80177ca:	4b25      	ldr	r3, [pc, #148]	; (8017860 <xTaskIncrementTick+0x15c>)
 80177cc:	681b      	ldr	r3, [r3, #0]
 80177ce:	429a      	cmp	r2, r3
 80177d0:	d903      	bls.n	80177da <xTaskIncrementTick+0xd6>
 80177d2:	68bb      	ldr	r3, [r7, #8]
 80177d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80177d6:	4a22      	ldr	r2, [pc, #136]	; (8017860 <xTaskIncrementTick+0x15c>)
 80177d8:	6013      	str	r3, [r2, #0]
 80177da:	68bb      	ldr	r3, [r7, #8]
 80177dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80177de:	4613      	mov	r3, r2
 80177e0:	009b      	lsls	r3, r3, #2
 80177e2:	4413      	add	r3, r2
 80177e4:	009b      	lsls	r3, r3, #2
 80177e6:	4a1f      	ldr	r2, [pc, #124]	; (8017864 <xTaskIncrementTick+0x160>)
 80177e8:	441a      	add	r2, r3
 80177ea:	68bb      	ldr	r3, [r7, #8]
 80177ec:	3304      	adds	r3, #4
 80177ee:	4619      	mov	r1, r3
 80177f0:	4610      	mov	r0, r2
 80177f2:	f7fe fc10 	bl	8016016 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80177f6:	68bb      	ldr	r3, [r7, #8]
 80177f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80177fa:	4b1b      	ldr	r3, [pc, #108]	; (8017868 <xTaskIncrementTick+0x164>)
 80177fc:	681b      	ldr	r3, [r3, #0]
 80177fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017800:	429a      	cmp	r2, r3
 8017802:	d3b8      	bcc.n	8017776 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8017804:	2301      	movs	r3, #1
 8017806:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017808:	e7b5      	b.n	8017776 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801780a:	4b17      	ldr	r3, [pc, #92]	; (8017868 <xTaskIncrementTick+0x164>)
 801780c:	681b      	ldr	r3, [r3, #0]
 801780e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017810:	4914      	ldr	r1, [pc, #80]	; (8017864 <xTaskIncrementTick+0x160>)
 8017812:	4613      	mov	r3, r2
 8017814:	009b      	lsls	r3, r3, #2
 8017816:	4413      	add	r3, r2
 8017818:	009b      	lsls	r3, r3, #2
 801781a:	440b      	add	r3, r1
 801781c:	681b      	ldr	r3, [r3, #0]
 801781e:	2b01      	cmp	r3, #1
 8017820:	d907      	bls.n	8017832 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8017822:	2301      	movs	r3, #1
 8017824:	617b      	str	r3, [r7, #20]
 8017826:	e004      	b.n	8017832 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8017828:	4b10      	ldr	r3, [pc, #64]	; (801786c <xTaskIncrementTick+0x168>)
 801782a:	681b      	ldr	r3, [r3, #0]
 801782c:	3301      	adds	r3, #1
 801782e:	4a0f      	ldr	r2, [pc, #60]	; (801786c <xTaskIncrementTick+0x168>)
 8017830:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8017832:	4b0f      	ldr	r3, [pc, #60]	; (8017870 <xTaskIncrementTick+0x16c>)
 8017834:	681b      	ldr	r3, [r3, #0]
 8017836:	2b00      	cmp	r3, #0
 8017838:	d001      	beq.n	801783e <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 801783a:	2301      	movs	r3, #1
 801783c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 801783e:	697b      	ldr	r3, [r7, #20]
}
 8017840:	4618      	mov	r0, r3
 8017842:	3718      	adds	r7, #24
 8017844:	46bd      	mov	sp, r7
 8017846:	bd80      	pop	{r7, pc}
 8017848:	20001580 	.word	0x20001580
 801784c:	2000155c 	.word	0x2000155c
 8017850:	20001510 	.word	0x20001510
 8017854:	20001514 	.word	0x20001514
 8017858:	20001570 	.word	0x20001570
 801785c:	20001578 	.word	0x20001578
 8017860:	20001560 	.word	0x20001560
 8017864:	20001088 	.word	0x20001088
 8017868:	20001084 	.word	0x20001084
 801786c:	20001568 	.word	0x20001568
 8017870:	2000156c 	.word	0x2000156c

08017874 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8017874:	b480      	push	{r7}
 8017876:	b085      	sub	sp, #20
 8017878:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801787a:	4b27      	ldr	r3, [pc, #156]	; (8017918 <vTaskSwitchContext+0xa4>)
 801787c:	681b      	ldr	r3, [r3, #0]
 801787e:	2b00      	cmp	r3, #0
 8017880:	d003      	beq.n	801788a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8017882:	4b26      	ldr	r3, [pc, #152]	; (801791c <vTaskSwitchContext+0xa8>)
 8017884:	2201      	movs	r2, #1
 8017886:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8017888:	e040      	b.n	801790c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 801788a:	4b24      	ldr	r3, [pc, #144]	; (801791c <vTaskSwitchContext+0xa8>)
 801788c:	2200      	movs	r2, #0
 801788e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017890:	4b23      	ldr	r3, [pc, #140]	; (8017920 <vTaskSwitchContext+0xac>)
 8017892:	681b      	ldr	r3, [r3, #0]
 8017894:	60fb      	str	r3, [r7, #12]
 8017896:	e00f      	b.n	80178b8 <vTaskSwitchContext+0x44>
 8017898:	68fb      	ldr	r3, [r7, #12]
 801789a:	2b00      	cmp	r3, #0
 801789c:	d109      	bne.n	80178b2 <vTaskSwitchContext+0x3e>
 801789e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80178a2:	f383 8811 	msr	BASEPRI, r3
 80178a6:	f3bf 8f6f 	isb	sy
 80178aa:	f3bf 8f4f 	dsb	sy
 80178ae:	607b      	str	r3, [r7, #4]
 80178b0:	e7fe      	b.n	80178b0 <vTaskSwitchContext+0x3c>
 80178b2:	68fb      	ldr	r3, [r7, #12]
 80178b4:	3b01      	subs	r3, #1
 80178b6:	60fb      	str	r3, [r7, #12]
 80178b8:	491a      	ldr	r1, [pc, #104]	; (8017924 <vTaskSwitchContext+0xb0>)
 80178ba:	68fa      	ldr	r2, [r7, #12]
 80178bc:	4613      	mov	r3, r2
 80178be:	009b      	lsls	r3, r3, #2
 80178c0:	4413      	add	r3, r2
 80178c2:	009b      	lsls	r3, r3, #2
 80178c4:	440b      	add	r3, r1
 80178c6:	681b      	ldr	r3, [r3, #0]
 80178c8:	2b00      	cmp	r3, #0
 80178ca:	d0e5      	beq.n	8017898 <vTaskSwitchContext+0x24>
 80178cc:	68fa      	ldr	r2, [r7, #12]
 80178ce:	4613      	mov	r3, r2
 80178d0:	009b      	lsls	r3, r3, #2
 80178d2:	4413      	add	r3, r2
 80178d4:	009b      	lsls	r3, r3, #2
 80178d6:	4a13      	ldr	r2, [pc, #76]	; (8017924 <vTaskSwitchContext+0xb0>)
 80178d8:	4413      	add	r3, r2
 80178da:	60bb      	str	r3, [r7, #8]
 80178dc:	68bb      	ldr	r3, [r7, #8]
 80178de:	685b      	ldr	r3, [r3, #4]
 80178e0:	685a      	ldr	r2, [r3, #4]
 80178e2:	68bb      	ldr	r3, [r7, #8]
 80178e4:	605a      	str	r2, [r3, #4]
 80178e6:	68bb      	ldr	r3, [r7, #8]
 80178e8:	685a      	ldr	r2, [r3, #4]
 80178ea:	68bb      	ldr	r3, [r7, #8]
 80178ec:	3308      	adds	r3, #8
 80178ee:	429a      	cmp	r2, r3
 80178f0:	d104      	bne.n	80178fc <vTaskSwitchContext+0x88>
 80178f2:	68bb      	ldr	r3, [r7, #8]
 80178f4:	685b      	ldr	r3, [r3, #4]
 80178f6:	685a      	ldr	r2, [r3, #4]
 80178f8:	68bb      	ldr	r3, [r7, #8]
 80178fa:	605a      	str	r2, [r3, #4]
 80178fc:	68bb      	ldr	r3, [r7, #8]
 80178fe:	685b      	ldr	r3, [r3, #4]
 8017900:	68db      	ldr	r3, [r3, #12]
 8017902:	4a09      	ldr	r2, [pc, #36]	; (8017928 <vTaskSwitchContext+0xb4>)
 8017904:	6013      	str	r3, [r2, #0]
 8017906:	4a06      	ldr	r2, [pc, #24]	; (8017920 <vTaskSwitchContext+0xac>)
 8017908:	68fb      	ldr	r3, [r7, #12]
 801790a:	6013      	str	r3, [r2, #0]
}
 801790c:	bf00      	nop
 801790e:	3714      	adds	r7, #20
 8017910:	46bd      	mov	sp, r7
 8017912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017916:	4770      	bx	lr
 8017918:	20001580 	.word	0x20001580
 801791c:	2000156c 	.word	0x2000156c
 8017920:	20001560 	.word	0x20001560
 8017924:	20001088 	.word	0x20001088
 8017928:	20001084 	.word	0x20001084

0801792c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801792c:	b580      	push	{r7, lr}
 801792e:	b084      	sub	sp, #16
 8017930:	af00      	add	r7, sp, #0
 8017932:	6078      	str	r0, [r7, #4]
 8017934:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8017936:	687b      	ldr	r3, [r7, #4]
 8017938:	2b00      	cmp	r3, #0
 801793a:	d109      	bne.n	8017950 <vTaskPlaceOnEventList+0x24>
 801793c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017940:	f383 8811 	msr	BASEPRI, r3
 8017944:	f3bf 8f6f 	isb	sy
 8017948:	f3bf 8f4f 	dsb	sy
 801794c:	60fb      	str	r3, [r7, #12]
 801794e:	e7fe      	b.n	801794e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8017950:	4b07      	ldr	r3, [pc, #28]	; (8017970 <vTaskPlaceOnEventList+0x44>)
 8017952:	681b      	ldr	r3, [r3, #0]
 8017954:	3318      	adds	r3, #24
 8017956:	4619      	mov	r1, r3
 8017958:	6878      	ldr	r0, [r7, #4]
 801795a:	f7fe fb80 	bl	801605e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801795e:	2101      	movs	r1, #1
 8017960:	6838      	ldr	r0, [r7, #0]
 8017962:	f000 fb6d 	bl	8018040 <prvAddCurrentTaskToDelayedList>
}
 8017966:	bf00      	nop
 8017968:	3710      	adds	r7, #16
 801796a:	46bd      	mov	sp, r7
 801796c:	bd80      	pop	{r7, pc}
 801796e:	bf00      	nop
 8017970:	20001084 	.word	0x20001084

08017974 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8017974:	b580      	push	{r7, lr}
 8017976:	b086      	sub	sp, #24
 8017978:	af00      	add	r7, sp, #0
 801797a:	60f8      	str	r0, [r7, #12]
 801797c:	60b9      	str	r1, [r7, #8]
 801797e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8017980:	68fb      	ldr	r3, [r7, #12]
 8017982:	2b00      	cmp	r3, #0
 8017984:	d109      	bne.n	801799a <vTaskPlaceOnEventListRestricted+0x26>
 8017986:	f04f 0350 	mov.w	r3, #80	; 0x50
 801798a:	f383 8811 	msr	BASEPRI, r3
 801798e:	f3bf 8f6f 	isb	sy
 8017992:	f3bf 8f4f 	dsb	sy
 8017996:	617b      	str	r3, [r7, #20]
 8017998:	e7fe      	b.n	8017998 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801799a:	4b0a      	ldr	r3, [pc, #40]	; (80179c4 <vTaskPlaceOnEventListRestricted+0x50>)
 801799c:	681b      	ldr	r3, [r3, #0]
 801799e:	3318      	adds	r3, #24
 80179a0:	4619      	mov	r1, r3
 80179a2:	68f8      	ldr	r0, [r7, #12]
 80179a4:	f7fe fb37 	bl	8016016 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80179a8:	687b      	ldr	r3, [r7, #4]
 80179aa:	2b00      	cmp	r3, #0
 80179ac:	d002      	beq.n	80179b4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 80179ae:	f04f 33ff 	mov.w	r3, #4294967295
 80179b2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80179b4:	6879      	ldr	r1, [r7, #4]
 80179b6:	68b8      	ldr	r0, [r7, #8]
 80179b8:	f000 fb42 	bl	8018040 <prvAddCurrentTaskToDelayedList>
	}
 80179bc:	bf00      	nop
 80179be:	3718      	adds	r7, #24
 80179c0:	46bd      	mov	sp, r7
 80179c2:	bd80      	pop	{r7, pc}
 80179c4:	20001084 	.word	0x20001084

080179c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80179c8:	b580      	push	{r7, lr}
 80179ca:	b086      	sub	sp, #24
 80179cc:	af00      	add	r7, sp, #0
 80179ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80179d0:	687b      	ldr	r3, [r7, #4]
 80179d2:	68db      	ldr	r3, [r3, #12]
 80179d4:	68db      	ldr	r3, [r3, #12]
 80179d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80179d8:	693b      	ldr	r3, [r7, #16]
 80179da:	2b00      	cmp	r3, #0
 80179dc:	d109      	bne.n	80179f2 <xTaskRemoveFromEventList+0x2a>
 80179de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80179e2:	f383 8811 	msr	BASEPRI, r3
 80179e6:	f3bf 8f6f 	isb	sy
 80179ea:	f3bf 8f4f 	dsb	sy
 80179ee:	60fb      	str	r3, [r7, #12]
 80179f0:	e7fe      	b.n	80179f0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80179f2:	693b      	ldr	r3, [r7, #16]
 80179f4:	3318      	adds	r3, #24
 80179f6:	4618      	mov	r0, r3
 80179f8:	f7fe fb6a 	bl	80160d0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80179fc:	4b1d      	ldr	r3, [pc, #116]	; (8017a74 <xTaskRemoveFromEventList+0xac>)
 80179fe:	681b      	ldr	r3, [r3, #0]
 8017a00:	2b00      	cmp	r3, #0
 8017a02:	d11d      	bne.n	8017a40 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8017a04:	693b      	ldr	r3, [r7, #16]
 8017a06:	3304      	adds	r3, #4
 8017a08:	4618      	mov	r0, r3
 8017a0a:	f7fe fb61 	bl	80160d0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8017a0e:	693b      	ldr	r3, [r7, #16]
 8017a10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017a12:	4b19      	ldr	r3, [pc, #100]	; (8017a78 <xTaskRemoveFromEventList+0xb0>)
 8017a14:	681b      	ldr	r3, [r3, #0]
 8017a16:	429a      	cmp	r2, r3
 8017a18:	d903      	bls.n	8017a22 <xTaskRemoveFromEventList+0x5a>
 8017a1a:	693b      	ldr	r3, [r7, #16]
 8017a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017a1e:	4a16      	ldr	r2, [pc, #88]	; (8017a78 <xTaskRemoveFromEventList+0xb0>)
 8017a20:	6013      	str	r3, [r2, #0]
 8017a22:	693b      	ldr	r3, [r7, #16]
 8017a24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017a26:	4613      	mov	r3, r2
 8017a28:	009b      	lsls	r3, r3, #2
 8017a2a:	4413      	add	r3, r2
 8017a2c:	009b      	lsls	r3, r3, #2
 8017a2e:	4a13      	ldr	r2, [pc, #76]	; (8017a7c <xTaskRemoveFromEventList+0xb4>)
 8017a30:	441a      	add	r2, r3
 8017a32:	693b      	ldr	r3, [r7, #16]
 8017a34:	3304      	adds	r3, #4
 8017a36:	4619      	mov	r1, r3
 8017a38:	4610      	mov	r0, r2
 8017a3a:	f7fe faec 	bl	8016016 <vListInsertEnd>
 8017a3e:	e005      	b.n	8017a4c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8017a40:	693b      	ldr	r3, [r7, #16]
 8017a42:	3318      	adds	r3, #24
 8017a44:	4619      	mov	r1, r3
 8017a46:	480e      	ldr	r0, [pc, #56]	; (8017a80 <xTaskRemoveFromEventList+0xb8>)
 8017a48:	f7fe fae5 	bl	8016016 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8017a4c:	693b      	ldr	r3, [r7, #16]
 8017a4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017a50:	4b0c      	ldr	r3, [pc, #48]	; (8017a84 <xTaskRemoveFromEventList+0xbc>)
 8017a52:	681b      	ldr	r3, [r3, #0]
 8017a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017a56:	429a      	cmp	r2, r3
 8017a58:	d905      	bls.n	8017a66 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8017a5a:	2301      	movs	r3, #1
 8017a5c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8017a5e:	4b0a      	ldr	r3, [pc, #40]	; (8017a88 <xTaskRemoveFromEventList+0xc0>)
 8017a60:	2201      	movs	r2, #1
 8017a62:	601a      	str	r2, [r3, #0]
 8017a64:	e001      	b.n	8017a6a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8017a66:	2300      	movs	r3, #0
 8017a68:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8017a6a:	697b      	ldr	r3, [r7, #20]
}
 8017a6c:	4618      	mov	r0, r3
 8017a6e:	3718      	adds	r7, #24
 8017a70:	46bd      	mov	sp, r7
 8017a72:	bd80      	pop	{r7, pc}
 8017a74:	20001580 	.word	0x20001580
 8017a78:	20001560 	.word	0x20001560
 8017a7c:	20001088 	.word	0x20001088
 8017a80:	20001518 	.word	0x20001518
 8017a84:	20001084 	.word	0x20001084
 8017a88:	2000156c 	.word	0x2000156c

08017a8c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8017a8c:	b480      	push	{r7}
 8017a8e:	b083      	sub	sp, #12
 8017a90:	af00      	add	r7, sp, #0
 8017a92:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8017a94:	4b06      	ldr	r3, [pc, #24]	; (8017ab0 <vTaskInternalSetTimeOutState+0x24>)
 8017a96:	681a      	ldr	r2, [r3, #0]
 8017a98:	687b      	ldr	r3, [r7, #4]
 8017a9a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8017a9c:	4b05      	ldr	r3, [pc, #20]	; (8017ab4 <vTaskInternalSetTimeOutState+0x28>)
 8017a9e:	681a      	ldr	r2, [r3, #0]
 8017aa0:	687b      	ldr	r3, [r7, #4]
 8017aa2:	605a      	str	r2, [r3, #4]
}
 8017aa4:	bf00      	nop
 8017aa6:	370c      	adds	r7, #12
 8017aa8:	46bd      	mov	sp, r7
 8017aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017aae:	4770      	bx	lr
 8017ab0:	20001570 	.word	0x20001570
 8017ab4:	2000155c 	.word	0x2000155c

08017ab8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8017ab8:	b580      	push	{r7, lr}
 8017aba:	b088      	sub	sp, #32
 8017abc:	af00      	add	r7, sp, #0
 8017abe:	6078      	str	r0, [r7, #4]
 8017ac0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8017ac2:	687b      	ldr	r3, [r7, #4]
 8017ac4:	2b00      	cmp	r3, #0
 8017ac6:	d109      	bne.n	8017adc <xTaskCheckForTimeOut+0x24>
 8017ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017acc:	f383 8811 	msr	BASEPRI, r3
 8017ad0:	f3bf 8f6f 	isb	sy
 8017ad4:	f3bf 8f4f 	dsb	sy
 8017ad8:	613b      	str	r3, [r7, #16]
 8017ada:	e7fe      	b.n	8017ada <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8017adc:	683b      	ldr	r3, [r7, #0]
 8017ade:	2b00      	cmp	r3, #0
 8017ae0:	d109      	bne.n	8017af6 <xTaskCheckForTimeOut+0x3e>
 8017ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017ae6:	f383 8811 	msr	BASEPRI, r3
 8017aea:	f3bf 8f6f 	isb	sy
 8017aee:	f3bf 8f4f 	dsb	sy
 8017af2:	60fb      	str	r3, [r7, #12]
 8017af4:	e7fe      	b.n	8017af4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8017af6:	f000 ff61 	bl	80189bc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8017afa:	4b1d      	ldr	r3, [pc, #116]	; (8017b70 <xTaskCheckForTimeOut+0xb8>)
 8017afc:	681b      	ldr	r3, [r3, #0]
 8017afe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8017b00:	687b      	ldr	r3, [r7, #4]
 8017b02:	685b      	ldr	r3, [r3, #4]
 8017b04:	69ba      	ldr	r2, [r7, #24]
 8017b06:	1ad3      	subs	r3, r2, r3
 8017b08:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8017b0a:	683b      	ldr	r3, [r7, #0]
 8017b0c:	681b      	ldr	r3, [r3, #0]
 8017b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017b12:	d102      	bne.n	8017b1a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8017b14:	2300      	movs	r3, #0
 8017b16:	61fb      	str	r3, [r7, #28]
 8017b18:	e023      	b.n	8017b62 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8017b1a:	687b      	ldr	r3, [r7, #4]
 8017b1c:	681a      	ldr	r2, [r3, #0]
 8017b1e:	4b15      	ldr	r3, [pc, #84]	; (8017b74 <xTaskCheckForTimeOut+0xbc>)
 8017b20:	681b      	ldr	r3, [r3, #0]
 8017b22:	429a      	cmp	r2, r3
 8017b24:	d007      	beq.n	8017b36 <xTaskCheckForTimeOut+0x7e>
 8017b26:	687b      	ldr	r3, [r7, #4]
 8017b28:	685b      	ldr	r3, [r3, #4]
 8017b2a:	69ba      	ldr	r2, [r7, #24]
 8017b2c:	429a      	cmp	r2, r3
 8017b2e:	d302      	bcc.n	8017b36 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8017b30:	2301      	movs	r3, #1
 8017b32:	61fb      	str	r3, [r7, #28]
 8017b34:	e015      	b.n	8017b62 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8017b36:	683b      	ldr	r3, [r7, #0]
 8017b38:	681b      	ldr	r3, [r3, #0]
 8017b3a:	697a      	ldr	r2, [r7, #20]
 8017b3c:	429a      	cmp	r2, r3
 8017b3e:	d20b      	bcs.n	8017b58 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8017b40:	683b      	ldr	r3, [r7, #0]
 8017b42:	681a      	ldr	r2, [r3, #0]
 8017b44:	697b      	ldr	r3, [r7, #20]
 8017b46:	1ad2      	subs	r2, r2, r3
 8017b48:	683b      	ldr	r3, [r7, #0]
 8017b4a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8017b4c:	6878      	ldr	r0, [r7, #4]
 8017b4e:	f7ff ff9d 	bl	8017a8c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8017b52:	2300      	movs	r3, #0
 8017b54:	61fb      	str	r3, [r7, #28]
 8017b56:	e004      	b.n	8017b62 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8017b58:	683b      	ldr	r3, [r7, #0]
 8017b5a:	2200      	movs	r2, #0
 8017b5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8017b5e:	2301      	movs	r3, #1
 8017b60:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8017b62:	f000 ff59 	bl	8018a18 <vPortExitCritical>

	return xReturn;
 8017b66:	69fb      	ldr	r3, [r7, #28]
}
 8017b68:	4618      	mov	r0, r3
 8017b6a:	3720      	adds	r7, #32
 8017b6c:	46bd      	mov	sp, r7
 8017b6e:	bd80      	pop	{r7, pc}
 8017b70:	2000155c 	.word	0x2000155c
 8017b74:	20001570 	.word	0x20001570

08017b78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8017b78:	b480      	push	{r7}
 8017b7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8017b7c:	4b03      	ldr	r3, [pc, #12]	; (8017b8c <vTaskMissedYield+0x14>)
 8017b7e:	2201      	movs	r2, #1
 8017b80:	601a      	str	r2, [r3, #0]
}
 8017b82:	bf00      	nop
 8017b84:	46bd      	mov	sp, r7
 8017b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b8a:	4770      	bx	lr
 8017b8c:	2000156c 	.word	0x2000156c

08017b90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8017b90:	b580      	push	{r7, lr}
 8017b92:	b082      	sub	sp, #8
 8017b94:	af00      	add	r7, sp, #0
 8017b96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8017b98:	f000 f852 	bl	8017c40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8017b9c:	4b06      	ldr	r3, [pc, #24]	; (8017bb8 <prvIdleTask+0x28>)
 8017b9e:	681b      	ldr	r3, [r3, #0]
 8017ba0:	2b01      	cmp	r3, #1
 8017ba2:	d9f9      	bls.n	8017b98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8017ba4:	4b05      	ldr	r3, [pc, #20]	; (8017bbc <prvIdleTask+0x2c>)
 8017ba6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017baa:	601a      	str	r2, [r3, #0]
 8017bac:	f3bf 8f4f 	dsb	sy
 8017bb0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8017bb4:	e7f0      	b.n	8017b98 <prvIdleTask+0x8>
 8017bb6:	bf00      	nop
 8017bb8:	20001088 	.word	0x20001088
 8017bbc:	e000ed04 	.word	0xe000ed04

08017bc0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8017bc0:	b580      	push	{r7, lr}
 8017bc2:	b082      	sub	sp, #8
 8017bc4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8017bc6:	2300      	movs	r3, #0
 8017bc8:	607b      	str	r3, [r7, #4]
 8017bca:	e00c      	b.n	8017be6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8017bcc:	687a      	ldr	r2, [r7, #4]
 8017bce:	4613      	mov	r3, r2
 8017bd0:	009b      	lsls	r3, r3, #2
 8017bd2:	4413      	add	r3, r2
 8017bd4:	009b      	lsls	r3, r3, #2
 8017bd6:	4a12      	ldr	r2, [pc, #72]	; (8017c20 <prvInitialiseTaskLists+0x60>)
 8017bd8:	4413      	add	r3, r2
 8017bda:	4618      	mov	r0, r3
 8017bdc:	f7fe f9ee 	bl	8015fbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8017be0:	687b      	ldr	r3, [r7, #4]
 8017be2:	3301      	adds	r3, #1
 8017be4:	607b      	str	r3, [r7, #4]
 8017be6:	687b      	ldr	r3, [r7, #4]
 8017be8:	2b37      	cmp	r3, #55	; 0x37
 8017bea:	d9ef      	bls.n	8017bcc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8017bec:	480d      	ldr	r0, [pc, #52]	; (8017c24 <prvInitialiseTaskLists+0x64>)
 8017bee:	f7fe f9e5 	bl	8015fbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8017bf2:	480d      	ldr	r0, [pc, #52]	; (8017c28 <prvInitialiseTaskLists+0x68>)
 8017bf4:	f7fe f9e2 	bl	8015fbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8017bf8:	480c      	ldr	r0, [pc, #48]	; (8017c2c <prvInitialiseTaskLists+0x6c>)
 8017bfa:	f7fe f9df 	bl	8015fbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8017bfe:	480c      	ldr	r0, [pc, #48]	; (8017c30 <prvInitialiseTaskLists+0x70>)
 8017c00:	f7fe f9dc 	bl	8015fbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8017c04:	480b      	ldr	r0, [pc, #44]	; (8017c34 <prvInitialiseTaskLists+0x74>)
 8017c06:	f7fe f9d9 	bl	8015fbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8017c0a:	4b0b      	ldr	r3, [pc, #44]	; (8017c38 <prvInitialiseTaskLists+0x78>)
 8017c0c:	4a05      	ldr	r2, [pc, #20]	; (8017c24 <prvInitialiseTaskLists+0x64>)
 8017c0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8017c10:	4b0a      	ldr	r3, [pc, #40]	; (8017c3c <prvInitialiseTaskLists+0x7c>)
 8017c12:	4a05      	ldr	r2, [pc, #20]	; (8017c28 <prvInitialiseTaskLists+0x68>)
 8017c14:	601a      	str	r2, [r3, #0]
}
 8017c16:	bf00      	nop
 8017c18:	3708      	adds	r7, #8
 8017c1a:	46bd      	mov	sp, r7
 8017c1c:	bd80      	pop	{r7, pc}
 8017c1e:	bf00      	nop
 8017c20:	20001088 	.word	0x20001088
 8017c24:	200014e8 	.word	0x200014e8
 8017c28:	200014fc 	.word	0x200014fc
 8017c2c:	20001518 	.word	0x20001518
 8017c30:	2000152c 	.word	0x2000152c
 8017c34:	20001544 	.word	0x20001544
 8017c38:	20001510 	.word	0x20001510
 8017c3c:	20001514 	.word	0x20001514

08017c40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8017c40:	b580      	push	{r7, lr}
 8017c42:	b082      	sub	sp, #8
 8017c44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8017c46:	e019      	b.n	8017c7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8017c48:	f000 feb8 	bl	80189bc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017c4c:	4b0f      	ldr	r3, [pc, #60]	; (8017c8c <prvCheckTasksWaitingTermination+0x4c>)
 8017c4e:	68db      	ldr	r3, [r3, #12]
 8017c50:	68db      	ldr	r3, [r3, #12]
 8017c52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017c54:	687b      	ldr	r3, [r7, #4]
 8017c56:	3304      	adds	r3, #4
 8017c58:	4618      	mov	r0, r3
 8017c5a:	f7fe fa39 	bl	80160d0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8017c5e:	4b0c      	ldr	r3, [pc, #48]	; (8017c90 <prvCheckTasksWaitingTermination+0x50>)
 8017c60:	681b      	ldr	r3, [r3, #0]
 8017c62:	3b01      	subs	r3, #1
 8017c64:	4a0a      	ldr	r2, [pc, #40]	; (8017c90 <prvCheckTasksWaitingTermination+0x50>)
 8017c66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8017c68:	4b0a      	ldr	r3, [pc, #40]	; (8017c94 <prvCheckTasksWaitingTermination+0x54>)
 8017c6a:	681b      	ldr	r3, [r3, #0]
 8017c6c:	3b01      	subs	r3, #1
 8017c6e:	4a09      	ldr	r2, [pc, #36]	; (8017c94 <prvCheckTasksWaitingTermination+0x54>)
 8017c70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8017c72:	f000 fed1 	bl	8018a18 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8017c76:	6878      	ldr	r0, [r7, #4]
 8017c78:	f000 f80e 	bl	8017c98 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8017c7c:	4b05      	ldr	r3, [pc, #20]	; (8017c94 <prvCheckTasksWaitingTermination+0x54>)
 8017c7e:	681b      	ldr	r3, [r3, #0]
 8017c80:	2b00      	cmp	r3, #0
 8017c82:	d1e1      	bne.n	8017c48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8017c84:	bf00      	nop
 8017c86:	3708      	adds	r7, #8
 8017c88:	46bd      	mov	sp, r7
 8017c8a:	bd80      	pop	{r7, pc}
 8017c8c:	2000152c 	.word	0x2000152c
 8017c90:	20001558 	.word	0x20001558
 8017c94:	20001540 	.word	0x20001540

08017c98 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8017c98:	b580      	push	{r7, lr}
 8017c9a:	b084      	sub	sp, #16
 8017c9c:	af00      	add	r7, sp, #0
 8017c9e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8017ca0:	687b      	ldr	r3, [r7, #4]
 8017ca2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8017ca6:	2b00      	cmp	r3, #0
 8017ca8:	d108      	bne.n	8017cbc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8017caa:	687b      	ldr	r3, [r7, #4]
 8017cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017cae:	4618      	mov	r0, r3
 8017cb0:	f001 f860 	bl	8018d74 <vPortFree>
				vPortFree( pxTCB );
 8017cb4:	6878      	ldr	r0, [r7, #4]
 8017cb6:	f001 f85d 	bl	8018d74 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8017cba:	e017      	b.n	8017cec <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8017cbc:	687b      	ldr	r3, [r7, #4]
 8017cbe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8017cc2:	2b01      	cmp	r3, #1
 8017cc4:	d103      	bne.n	8017cce <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8017cc6:	6878      	ldr	r0, [r7, #4]
 8017cc8:	f001 f854 	bl	8018d74 <vPortFree>
	}
 8017ccc:	e00e      	b.n	8017cec <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8017cce:	687b      	ldr	r3, [r7, #4]
 8017cd0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8017cd4:	2b02      	cmp	r3, #2
 8017cd6:	d009      	beq.n	8017cec <prvDeleteTCB+0x54>
 8017cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017cdc:	f383 8811 	msr	BASEPRI, r3
 8017ce0:	f3bf 8f6f 	isb	sy
 8017ce4:	f3bf 8f4f 	dsb	sy
 8017ce8:	60fb      	str	r3, [r7, #12]
 8017cea:	e7fe      	b.n	8017cea <prvDeleteTCB+0x52>
	}
 8017cec:	bf00      	nop
 8017cee:	3710      	adds	r7, #16
 8017cf0:	46bd      	mov	sp, r7
 8017cf2:	bd80      	pop	{r7, pc}

08017cf4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8017cf4:	b480      	push	{r7}
 8017cf6:	b083      	sub	sp, #12
 8017cf8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017cfa:	4b0c      	ldr	r3, [pc, #48]	; (8017d2c <prvResetNextTaskUnblockTime+0x38>)
 8017cfc:	681b      	ldr	r3, [r3, #0]
 8017cfe:	681b      	ldr	r3, [r3, #0]
 8017d00:	2b00      	cmp	r3, #0
 8017d02:	d104      	bne.n	8017d0e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8017d04:	4b0a      	ldr	r3, [pc, #40]	; (8017d30 <prvResetNextTaskUnblockTime+0x3c>)
 8017d06:	f04f 32ff 	mov.w	r2, #4294967295
 8017d0a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8017d0c:	e008      	b.n	8017d20 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017d0e:	4b07      	ldr	r3, [pc, #28]	; (8017d2c <prvResetNextTaskUnblockTime+0x38>)
 8017d10:	681b      	ldr	r3, [r3, #0]
 8017d12:	68db      	ldr	r3, [r3, #12]
 8017d14:	68db      	ldr	r3, [r3, #12]
 8017d16:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8017d18:	687b      	ldr	r3, [r7, #4]
 8017d1a:	685b      	ldr	r3, [r3, #4]
 8017d1c:	4a04      	ldr	r2, [pc, #16]	; (8017d30 <prvResetNextTaskUnblockTime+0x3c>)
 8017d1e:	6013      	str	r3, [r2, #0]
}
 8017d20:	bf00      	nop
 8017d22:	370c      	adds	r7, #12
 8017d24:	46bd      	mov	sp, r7
 8017d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d2a:	4770      	bx	lr
 8017d2c:	20001510 	.word	0x20001510
 8017d30:	20001578 	.word	0x20001578

08017d34 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8017d34:	b480      	push	{r7}
 8017d36:	b083      	sub	sp, #12
 8017d38:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8017d3a:	4b0b      	ldr	r3, [pc, #44]	; (8017d68 <xTaskGetSchedulerState+0x34>)
 8017d3c:	681b      	ldr	r3, [r3, #0]
 8017d3e:	2b00      	cmp	r3, #0
 8017d40:	d102      	bne.n	8017d48 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8017d42:	2301      	movs	r3, #1
 8017d44:	607b      	str	r3, [r7, #4]
 8017d46:	e008      	b.n	8017d5a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017d48:	4b08      	ldr	r3, [pc, #32]	; (8017d6c <xTaskGetSchedulerState+0x38>)
 8017d4a:	681b      	ldr	r3, [r3, #0]
 8017d4c:	2b00      	cmp	r3, #0
 8017d4e:	d102      	bne.n	8017d56 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8017d50:	2302      	movs	r3, #2
 8017d52:	607b      	str	r3, [r7, #4]
 8017d54:	e001      	b.n	8017d5a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8017d56:	2300      	movs	r3, #0
 8017d58:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8017d5a:	687b      	ldr	r3, [r7, #4]
	}
 8017d5c:	4618      	mov	r0, r3
 8017d5e:	370c      	adds	r7, #12
 8017d60:	46bd      	mov	sp, r7
 8017d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d66:	4770      	bx	lr
 8017d68:	20001564 	.word	0x20001564
 8017d6c:	20001580 	.word	0x20001580

08017d70 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8017d70:	b580      	push	{r7, lr}
 8017d72:	b084      	sub	sp, #16
 8017d74:	af00      	add	r7, sp, #0
 8017d76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8017d78:	687b      	ldr	r3, [r7, #4]
 8017d7a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8017d7c:	2300      	movs	r3, #0
 8017d7e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8017d80:	687b      	ldr	r3, [r7, #4]
 8017d82:	2b00      	cmp	r3, #0
 8017d84:	d051      	beq.n	8017e2a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8017d86:	68bb      	ldr	r3, [r7, #8]
 8017d88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017d8a:	4b2a      	ldr	r3, [pc, #168]	; (8017e34 <xTaskPriorityInherit+0xc4>)
 8017d8c:	681b      	ldr	r3, [r3, #0]
 8017d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017d90:	429a      	cmp	r2, r3
 8017d92:	d241      	bcs.n	8017e18 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8017d94:	68bb      	ldr	r3, [r7, #8]
 8017d96:	699b      	ldr	r3, [r3, #24]
 8017d98:	2b00      	cmp	r3, #0
 8017d9a:	db06      	blt.n	8017daa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017d9c:	4b25      	ldr	r3, [pc, #148]	; (8017e34 <xTaskPriorityInherit+0xc4>)
 8017d9e:	681b      	ldr	r3, [r3, #0]
 8017da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017da2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8017da6:	68bb      	ldr	r3, [r7, #8]
 8017da8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8017daa:	68bb      	ldr	r3, [r7, #8]
 8017dac:	6959      	ldr	r1, [r3, #20]
 8017dae:	68bb      	ldr	r3, [r7, #8]
 8017db0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017db2:	4613      	mov	r3, r2
 8017db4:	009b      	lsls	r3, r3, #2
 8017db6:	4413      	add	r3, r2
 8017db8:	009b      	lsls	r3, r3, #2
 8017dba:	4a1f      	ldr	r2, [pc, #124]	; (8017e38 <xTaskPriorityInherit+0xc8>)
 8017dbc:	4413      	add	r3, r2
 8017dbe:	4299      	cmp	r1, r3
 8017dc0:	d122      	bne.n	8017e08 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017dc2:	68bb      	ldr	r3, [r7, #8]
 8017dc4:	3304      	adds	r3, #4
 8017dc6:	4618      	mov	r0, r3
 8017dc8:	f7fe f982 	bl	80160d0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8017dcc:	4b19      	ldr	r3, [pc, #100]	; (8017e34 <xTaskPriorityInherit+0xc4>)
 8017dce:	681b      	ldr	r3, [r3, #0]
 8017dd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017dd2:	68bb      	ldr	r3, [r7, #8]
 8017dd4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8017dd6:	68bb      	ldr	r3, [r7, #8]
 8017dd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017dda:	4b18      	ldr	r3, [pc, #96]	; (8017e3c <xTaskPriorityInherit+0xcc>)
 8017ddc:	681b      	ldr	r3, [r3, #0]
 8017dde:	429a      	cmp	r2, r3
 8017de0:	d903      	bls.n	8017dea <xTaskPriorityInherit+0x7a>
 8017de2:	68bb      	ldr	r3, [r7, #8]
 8017de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017de6:	4a15      	ldr	r2, [pc, #84]	; (8017e3c <xTaskPriorityInherit+0xcc>)
 8017de8:	6013      	str	r3, [r2, #0]
 8017dea:	68bb      	ldr	r3, [r7, #8]
 8017dec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017dee:	4613      	mov	r3, r2
 8017df0:	009b      	lsls	r3, r3, #2
 8017df2:	4413      	add	r3, r2
 8017df4:	009b      	lsls	r3, r3, #2
 8017df6:	4a10      	ldr	r2, [pc, #64]	; (8017e38 <xTaskPriorityInherit+0xc8>)
 8017df8:	441a      	add	r2, r3
 8017dfa:	68bb      	ldr	r3, [r7, #8]
 8017dfc:	3304      	adds	r3, #4
 8017dfe:	4619      	mov	r1, r3
 8017e00:	4610      	mov	r0, r2
 8017e02:	f7fe f908 	bl	8016016 <vListInsertEnd>
 8017e06:	e004      	b.n	8017e12 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8017e08:	4b0a      	ldr	r3, [pc, #40]	; (8017e34 <xTaskPriorityInherit+0xc4>)
 8017e0a:	681b      	ldr	r3, [r3, #0]
 8017e0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017e0e:	68bb      	ldr	r3, [r7, #8]
 8017e10:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8017e12:	2301      	movs	r3, #1
 8017e14:	60fb      	str	r3, [r7, #12]
 8017e16:	e008      	b.n	8017e2a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8017e18:	68bb      	ldr	r3, [r7, #8]
 8017e1a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8017e1c:	4b05      	ldr	r3, [pc, #20]	; (8017e34 <xTaskPriorityInherit+0xc4>)
 8017e1e:	681b      	ldr	r3, [r3, #0]
 8017e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017e22:	429a      	cmp	r2, r3
 8017e24:	d201      	bcs.n	8017e2a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8017e26:	2301      	movs	r3, #1
 8017e28:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8017e2a:	68fb      	ldr	r3, [r7, #12]
	}
 8017e2c:	4618      	mov	r0, r3
 8017e2e:	3710      	adds	r7, #16
 8017e30:	46bd      	mov	sp, r7
 8017e32:	bd80      	pop	{r7, pc}
 8017e34:	20001084 	.word	0x20001084
 8017e38:	20001088 	.word	0x20001088
 8017e3c:	20001560 	.word	0x20001560

08017e40 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8017e40:	b580      	push	{r7, lr}
 8017e42:	b086      	sub	sp, #24
 8017e44:	af00      	add	r7, sp, #0
 8017e46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8017e48:	687b      	ldr	r3, [r7, #4]
 8017e4a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8017e4c:	2300      	movs	r3, #0
 8017e4e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8017e50:	687b      	ldr	r3, [r7, #4]
 8017e52:	2b00      	cmp	r3, #0
 8017e54:	d054      	beq.n	8017f00 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8017e56:	4b2d      	ldr	r3, [pc, #180]	; (8017f0c <xTaskPriorityDisinherit+0xcc>)
 8017e58:	681b      	ldr	r3, [r3, #0]
 8017e5a:	693a      	ldr	r2, [r7, #16]
 8017e5c:	429a      	cmp	r2, r3
 8017e5e:	d009      	beq.n	8017e74 <xTaskPriorityDisinherit+0x34>
 8017e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017e64:	f383 8811 	msr	BASEPRI, r3
 8017e68:	f3bf 8f6f 	isb	sy
 8017e6c:	f3bf 8f4f 	dsb	sy
 8017e70:	60fb      	str	r3, [r7, #12]
 8017e72:	e7fe      	b.n	8017e72 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8017e74:	693b      	ldr	r3, [r7, #16]
 8017e76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017e78:	2b00      	cmp	r3, #0
 8017e7a:	d109      	bne.n	8017e90 <xTaskPriorityDisinherit+0x50>
 8017e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017e80:	f383 8811 	msr	BASEPRI, r3
 8017e84:	f3bf 8f6f 	isb	sy
 8017e88:	f3bf 8f4f 	dsb	sy
 8017e8c:	60bb      	str	r3, [r7, #8]
 8017e8e:	e7fe      	b.n	8017e8e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8017e90:	693b      	ldr	r3, [r7, #16]
 8017e92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017e94:	1e5a      	subs	r2, r3, #1
 8017e96:	693b      	ldr	r3, [r7, #16]
 8017e98:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8017e9a:	693b      	ldr	r3, [r7, #16]
 8017e9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017e9e:	693b      	ldr	r3, [r7, #16]
 8017ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8017ea2:	429a      	cmp	r2, r3
 8017ea4:	d02c      	beq.n	8017f00 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8017ea6:	693b      	ldr	r3, [r7, #16]
 8017ea8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	d128      	bne.n	8017f00 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017eae:	693b      	ldr	r3, [r7, #16]
 8017eb0:	3304      	adds	r3, #4
 8017eb2:	4618      	mov	r0, r3
 8017eb4:	f7fe f90c 	bl	80160d0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8017eb8:	693b      	ldr	r3, [r7, #16]
 8017eba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8017ebc:	693b      	ldr	r3, [r7, #16]
 8017ebe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017ec0:	693b      	ldr	r3, [r7, #16]
 8017ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017ec4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8017ec8:	693b      	ldr	r3, [r7, #16]
 8017eca:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8017ecc:	693b      	ldr	r3, [r7, #16]
 8017ece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017ed0:	4b0f      	ldr	r3, [pc, #60]	; (8017f10 <xTaskPriorityDisinherit+0xd0>)
 8017ed2:	681b      	ldr	r3, [r3, #0]
 8017ed4:	429a      	cmp	r2, r3
 8017ed6:	d903      	bls.n	8017ee0 <xTaskPriorityDisinherit+0xa0>
 8017ed8:	693b      	ldr	r3, [r7, #16]
 8017eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017edc:	4a0c      	ldr	r2, [pc, #48]	; (8017f10 <xTaskPriorityDisinherit+0xd0>)
 8017ede:	6013      	str	r3, [r2, #0]
 8017ee0:	693b      	ldr	r3, [r7, #16]
 8017ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017ee4:	4613      	mov	r3, r2
 8017ee6:	009b      	lsls	r3, r3, #2
 8017ee8:	4413      	add	r3, r2
 8017eea:	009b      	lsls	r3, r3, #2
 8017eec:	4a09      	ldr	r2, [pc, #36]	; (8017f14 <xTaskPriorityDisinherit+0xd4>)
 8017eee:	441a      	add	r2, r3
 8017ef0:	693b      	ldr	r3, [r7, #16]
 8017ef2:	3304      	adds	r3, #4
 8017ef4:	4619      	mov	r1, r3
 8017ef6:	4610      	mov	r0, r2
 8017ef8:	f7fe f88d 	bl	8016016 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8017efc:	2301      	movs	r3, #1
 8017efe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8017f00:	697b      	ldr	r3, [r7, #20]
	}
 8017f02:	4618      	mov	r0, r3
 8017f04:	3718      	adds	r7, #24
 8017f06:	46bd      	mov	sp, r7
 8017f08:	bd80      	pop	{r7, pc}
 8017f0a:	bf00      	nop
 8017f0c:	20001084 	.word	0x20001084
 8017f10:	20001560 	.word	0x20001560
 8017f14:	20001088 	.word	0x20001088

08017f18 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8017f18:	b580      	push	{r7, lr}
 8017f1a:	b088      	sub	sp, #32
 8017f1c:	af00      	add	r7, sp, #0
 8017f1e:	6078      	str	r0, [r7, #4]
 8017f20:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8017f22:	687b      	ldr	r3, [r7, #4]
 8017f24:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8017f26:	2301      	movs	r3, #1
 8017f28:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8017f2a:	687b      	ldr	r3, [r7, #4]
 8017f2c:	2b00      	cmp	r3, #0
 8017f2e:	d068      	beq.n	8018002 <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8017f30:	69bb      	ldr	r3, [r7, #24]
 8017f32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017f34:	2b00      	cmp	r3, #0
 8017f36:	d109      	bne.n	8017f4c <vTaskPriorityDisinheritAfterTimeout+0x34>
 8017f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017f3c:	f383 8811 	msr	BASEPRI, r3
 8017f40:	f3bf 8f6f 	isb	sy
 8017f44:	f3bf 8f4f 	dsb	sy
 8017f48:	60fb      	str	r3, [r7, #12]
 8017f4a:	e7fe      	b.n	8017f4a <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8017f4c:	69bb      	ldr	r3, [r7, #24]
 8017f4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8017f50:	683a      	ldr	r2, [r7, #0]
 8017f52:	429a      	cmp	r2, r3
 8017f54:	d902      	bls.n	8017f5c <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8017f56:	683b      	ldr	r3, [r7, #0]
 8017f58:	61fb      	str	r3, [r7, #28]
 8017f5a:	e002      	b.n	8017f62 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8017f5c:	69bb      	ldr	r3, [r7, #24]
 8017f5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8017f60:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8017f62:	69bb      	ldr	r3, [r7, #24]
 8017f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017f66:	69fa      	ldr	r2, [r7, #28]
 8017f68:	429a      	cmp	r2, r3
 8017f6a:	d04a      	beq.n	8018002 <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8017f6c:	69bb      	ldr	r3, [r7, #24]
 8017f6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017f70:	697a      	ldr	r2, [r7, #20]
 8017f72:	429a      	cmp	r2, r3
 8017f74:	d145      	bne.n	8018002 <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8017f76:	4b25      	ldr	r3, [pc, #148]	; (801800c <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 8017f78:	681b      	ldr	r3, [r3, #0]
 8017f7a:	69ba      	ldr	r2, [r7, #24]
 8017f7c:	429a      	cmp	r2, r3
 8017f7e:	d109      	bne.n	8017f94 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 8017f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017f84:	f383 8811 	msr	BASEPRI, r3
 8017f88:	f3bf 8f6f 	isb	sy
 8017f8c:	f3bf 8f4f 	dsb	sy
 8017f90:	60bb      	str	r3, [r7, #8]
 8017f92:	e7fe      	b.n	8017f92 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8017f94:	69bb      	ldr	r3, [r7, #24]
 8017f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017f98:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8017f9a:	69bb      	ldr	r3, [r7, #24]
 8017f9c:	69fa      	ldr	r2, [r7, #28]
 8017f9e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8017fa0:	69bb      	ldr	r3, [r7, #24]
 8017fa2:	699b      	ldr	r3, [r3, #24]
 8017fa4:	2b00      	cmp	r3, #0
 8017fa6:	db04      	blt.n	8017fb2 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017fa8:	69fb      	ldr	r3, [r7, #28]
 8017faa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8017fae:	69bb      	ldr	r3, [r7, #24]
 8017fb0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8017fb2:	69bb      	ldr	r3, [r7, #24]
 8017fb4:	6959      	ldr	r1, [r3, #20]
 8017fb6:	693a      	ldr	r2, [r7, #16]
 8017fb8:	4613      	mov	r3, r2
 8017fba:	009b      	lsls	r3, r3, #2
 8017fbc:	4413      	add	r3, r2
 8017fbe:	009b      	lsls	r3, r3, #2
 8017fc0:	4a13      	ldr	r2, [pc, #76]	; (8018010 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8017fc2:	4413      	add	r3, r2
 8017fc4:	4299      	cmp	r1, r3
 8017fc6:	d11c      	bne.n	8018002 <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017fc8:	69bb      	ldr	r3, [r7, #24]
 8017fca:	3304      	adds	r3, #4
 8017fcc:	4618      	mov	r0, r3
 8017fce:	f7fe f87f 	bl	80160d0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8017fd2:	69bb      	ldr	r3, [r7, #24]
 8017fd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017fd6:	4b0f      	ldr	r3, [pc, #60]	; (8018014 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8017fd8:	681b      	ldr	r3, [r3, #0]
 8017fda:	429a      	cmp	r2, r3
 8017fdc:	d903      	bls.n	8017fe6 <vTaskPriorityDisinheritAfterTimeout+0xce>
 8017fde:	69bb      	ldr	r3, [r7, #24]
 8017fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017fe2:	4a0c      	ldr	r2, [pc, #48]	; (8018014 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8017fe4:	6013      	str	r3, [r2, #0]
 8017fe6:	69bb      	ldr	r3, [r7, #24]
 8017fe8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017fea:	4613      	mov	r3, r2
 8017fec:	009b      	lsls	r3, r3, #2
 8017fee:	4413      	add	r3, r2
 8017ff0:	009b      	lsls	r3, r3, #2
 8017ff2:	4a07      	ldr	r2, [pc, #28]	; (8018010 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8017ff4:	441a      	add	r2, r3
 8017ff6:	69bb      	ldr	r3, [r7, #24]
 8017ff8:	3304      	adds	r3, #4
 8017ffa:	4619      	mov	r1, r3
 8017ffc:	4610      	mov	r0, r2
 8017ffe:	f7fe f80a 	bl	8016016 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8018002:	bf00      	nop
 8018004:	3720      	adds	r7, #32
 8018006:	46bd      	mov	sp, r7
 8018008:	bd80      	pop	{r7, pc}
 801800a:	bf00      	nop
 801800c:	20001084 	.word	0x20001084
 8018010:	20001088 	.word	0x20001088
 8018014:	20001560 	.word	0x20001560

08018018 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8018018:	b480      	push	{r7}
 801801a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 801801c:	4b07      	ldr	r3, [pc, #28]	; (801803c <pvTaskIncrementMutexHeldCount+0x24>)
 801801e:	681b      	ldr	r3, [r3, #0]
 8018020:	2b00      	cmp	r3, #0
 8018022:	d004      	beq.n	801802e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8018024:	4b05      	ldr	r3, [pc, #20]	; (801803c <pvTaskIncrementMutexHeldCount+0x24>)
 8018026:	681b      	ldr	r3, [r3, #0]
 8018028:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801802a:	3201      	adds	r2, #1
 801802c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 801802e:	4b03      	ldr	r3, [pc, #12]	; (801803c <pvTaskIncrementMutexHeldCount+0x24>)
 8018030:	681b      	ldr	r3, [r3, #0]
	}
 8018032:	4618      	mov	r0, r3
 8018034:	46bd      	mov	sp, r7
 8018036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801803a:	4770      	bx	lr
 801803c:	20001084 	.word	0x20001084

08018040 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8018040:	b580      	push	{r7, lr}
 8018042:	b084      	sub	sp, #16
 8018044:	af00      	add	r7, sp, #0
 8018046:	6078      	str	r0, [r7, #4]
 8018048:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801804a:	4b21      	ldr	r3, [pc, #132]	; (80180d0 <prvAddCurrentTaskToDelayedList+0x90>)
 801804c:	681b      	ldr	r3, [r3, #0]
 801804e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018050:	4b20      	ldr	r3, [pc, #128]	; (80180d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8018052:	681b      	ldr	r3, [r3, #0]
 8018054:	3304      	adds	r3, #4
 8018056:	4618      	mov	r0, r3
 8018058:	f7fe f83a 	bl	80160d0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801805c:	687b      	ldr	r3, [r7, #4]
 801805e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018062:	d10a      	bne.n	801807a <prvAddCurrentTaskToDelayedList+0x3a>
 8018064:	683b      	ldr	r3, [r7, #0]
 8018066:	2b00      	cmp	r3, #0
 8018068:	d007      	beq.n	801807a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801806a:	4b1a      	ldr	r3, [pc, #104]	; (80180d4 <prvAddCurrentTaskToDelayedList+0x94>)
 801806c:	681b      	ldr	r3, [r3, #0]
 801806e:	3304      	adds	r3, #4
 8018070:	4619      	mov	r1, r3
 8018072:	4819      	ldr	r0, [pc, #100]	; (80180d8 <prvAddCurrentTaskToDelayedList+0x98>)
 8018074:	f7fd ffcf 	bl	8016016 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8018078:	e026      	b.n	80180c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801807a:	68fa      	ldr	r2, [r7, #12]
 801807c:	687b      	ldr	r3, [r7, #4]
 801807e:	4413      	add	r3, r2
 8018080:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8018082:	4b14      	ldr	r3, [pc, #80]	; (80180d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8018084:	681b      	ldr	r3, [r3, #0]
 8018086:	68ba      	ldr	r2, [r7, #8]
 8018088:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801808a:	68ba      	ldr	r2, [r7, #8]
 801808c:	68fb      	ldr	r3, [r7, #12]
 801808e:	429a      	cmp	r2, r3
 8018090:	d209      	bcs.n	80180a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8018092:	4b12      	ldr	r3, [pc, #72]	; (80180dc <prvAddCurrentTaskToDelayedList+0x9c>)
 8018094:	681a      	ldr	r2, [r3, #0]
 8018096:	4b0f      	ldr	r3, [pc, #60]	; (80180d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8018098:	681b      	ldr	r3, [r3, #0]
 801809a:	3304      	adds	r3, #4
 801809c:	4619      	mov	r1, r3
 801809e:	4610      	mov	r0, r2
 80180a0:	f7fd ffdd 	bl	801605e <vListInsert>
}
 80180a4:	e010      	b.n	80180c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80180a6:	4b0e      	ldr	r3, [pc, #56]	; (80180e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80180a8:	681a      	ldr	r2, [r3, #0]
 80180aa:	4b0a      	ldr	r3, [pc, #40]	; (80180d4 <prvAddCurrentTaskToDelayedList+0x94>)
 80180ac:	681b      	ldr	r3, [r3, #0]
 80180ae:	3304      	adds	r3, #4
 80180b0:	4619      	mov	r1, r3
 80180b2:	4610      	mov	r0, r2
 80180b4:	f7fd ffd3 	bl	801605e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80180b8:	4b0a      	ldr	r3, [pc, #40]	; (80180e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80180ba:	681b      	ldr	r3, [r3, #0]
 80180bc:	68ba      	ldr	r2, [r7, #8]
 80180be:	429a      	cmp	r2, r3
 80180c0:	d202      	bcs.n	80180c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80180c2:	4a08      	ldr	r2, [pc, #32]	; (80180e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80180c4:	68bb      	ldr	r3, [r7, #8]
 80180c6:	6013      	str	r3, [r2, #0]
}
 80180c8:	bf00      	nop
 80180ca:	3710      	adds	r7, #16
 80180cc:	46bd      	mov	sp, r7
 80180ce:	bd80      	pop	{r7, pc}
 80180d0:	2000155c 	.word	0x2000155c
 80180d4:	20001084 	.word	0x20001084
 80180d8:	20001544 	.word	0x20001544
 80180dc:	20001514 	.word	0x20001514
 80180e0:	20001510 	.word	0x20001510
 80180e4:	20001578 	.word	0x20001578

080180e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80180e8:	b580      	push	{r7, lr}
 80180ea:	b08a      	sub	sp, #40	; 0x28
 80180ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80180ee:	2300      	movs	r3, #0
 80180f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80180f2:	f000 faff 	bl	80186f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80180f6:	4b1c      	ldr	r3, [pc, #112]	; (8018168 <xTimerCreateTimerTask+0x80>)
 80180f8:	681b      	ldr	r3, [r3, #0]
 80180fa:	2b00      	cmp	r3, #0
 80180fc:	d021      	beq.n	8018142 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80180fe:	2300      	movs	r3, #0
 8018100:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8018102:	2300      	movs	r3, #0
 8018104:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8018106:	1d3a      	adds	r2, r7, #4
 8018108:	f107 0108 	add.w	r1, r7, #8
 801810c:	f107 030c 	add.w	r3, r7, #12
 8018110:	4618      	mov	r0, r3
 8018112:	f7fd ff39 	bl	8015f88 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8018116:	6879      	ldr	r1, [r7, #4]
 8018118:	68bb      	ldr	r3, [r7, #8]
 801811a:	68fa      	ldr	r2, [r7, #12]
 801811c:	9202      	str	r2, [sp, #8]
 801811e:	9301      	str	r3, [sp, #4]
 8018120:	230a      	movs	r3, #10
 8018122:	9300      	str	r3, [sp, #0]
 8018124:	2300      	movs	r3, #0
 8018126:	460a      	mov	r2, r1
 8018128:	4910      	ldr	r1, [pc, #64]	; (801816c <xTimerCreateTimerTask+0x84>)
 801812a:	4811      	ldr	r0, [pc, #68]	; (8018170 <xTimerCreateTimerTask+0x88>)
 801812c:	f7fe ffe8 	bl	8017100 <xTaskCreateStatic>
 8018130:	4602      	mov	r2, r0
 8018132:	4b10      	ldr	r3, [pc, #64]	; (8018174 <xTimerCreateTimerTask+0x8c>)
 8018134:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8018136:	4b0f      	ldr	r3, [pc, #60]	; (8018174 <xTimerCreateTimerTask+0x8c>)
 8018138:	681b      	ldr	r3, [r3, #0]
 801813a:	2b00      	cmp	r3, #0
 801813c:	d001      	beq.n	8018142 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801813e:	2301      	movs	r3, #1
 8018140:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8018142:	697b      	ldr	r3, [r7, #20]
 8018144:	2b00      	cmp	r3, #0
 8018146:	d109      	bne.n	801815c <xTimerCreateTimerTask+0x74>
 8018148:	f04f 0350 	mov.w	r3, #80	; 0x50
 801814c:	f383 8811 	msr	BASEPRI, r3
 8018150:	f3bf 8f6f 	isb	sy
 8018154:	f3bf 8f4f 	dsb	sy
 8018158:	613b      	str	r3, [r7, #16]
 801815a:	e7fe      	b.n	801815a <xTimerCreateTimerTask+0x72>
	return xReturn;
 801815c:	697b      	ldr	r3, [r7, #20]
}
 801815e:	4618      	mov	r0, r3
 8018160:	3718      	adds	r7, #24
 8018162:	46bd      	mov	sp, r7
 8018164:	bd80      	pop	{r7, pc}
 8018166:	bf00      	nop
 8018168:	200015b4 	.word	0x200015b4
 801816c:	0801e9dc 	.word	0x0801e9dc
 8018170:	080182a9 	.word	0x080182a9
 8018174:	200015b8 	.word	0x200015b8

08018178 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8018178:	b580      	push	{r7, lr}
 801817a:	b08a      	sub	sp, #40	; 0x28
 801817c:	af00      	add	r7, sp, #0
 801817e:	60f8      	str	r0, [r7, #12]
 8018180:	60b9      	str	r1, [r7, #8]
 8018182:	607a      	str	r2, [r7, #4]
 8018184:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8018186:	2300      	movs	r3, #0
 8018188:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801818a:	68fb      	ldr	r3, [r7, #12]
 801818c:	2b00      	cmp	r3, #0
 801818e:	d109      	bne.n	80181a4 <xTimerGenericCommand+0x2c>
 8018190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018194:	f383 8811 	msr	BASEPRI, r3
 8018198:	f3bf 8f6f 	isb	sy
 801819c:	f3bf 8f4f 	dsb	sy
 80181a0:	623b      	str	r3, [r7, #32]
 80181a2:	e7fe      	b.n	80181a2 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80181a4:	4b19      	ldr	r3, [pc, #100]	; (801820c <xTimerGenericCommand+0x94>)
 80181a6:	681b      	ldr	r3, [r3, #0]
 80181a8:	2b00      	cmp	r3, #0
 80181aa:	d02a      	beq.n	8018202 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80181ac:	68bb      	ldr	r3, [r7, #8]
 80181ae:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80181b0:	687b      	ldr	r3, [r7, #4]
 80181b2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80181b4:	68fb      	ldr	r3, [r7, #12]
 80181b6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80181b8:	68bb      	ldr	r3, [r7, #8]
 80181ba:	2b05      	cmp	r3, #5
 80181bc:	dc18      	bgt.n	80181f0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80181be:	f7ff fdb9 	bl	8017d34 <xTaskGetSchedulerState>
 80181c2:	4603      	mov	r3, r0
 80181c4:	2b02      	cmp	r3, #2
 80181c6:	d109      	bne.n	80181dc <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80181c8:	4b10      	ldr	r3, [pc, #64]	; (801820c <xTimerGenericCommand+0x94>)
 80181ca:	6818      	ldr	r0, [r3, #0]
 80181cc:	f107 0110 	add.w	r1, r7, #16
 80181d0:	2300      	movs	r3, #0
 80181d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80181d4:	f7fe f94a 	bl	801646c <xQueueGenericSend>
 80181d8:	6278      	str	r0, [r7, #36]	; 0x24
 80181da:	e012      	b.n	8018202 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80181dc:	4b0b      	ldr	r3, [pc, #44]	; (801820c <xTimerGenericCommand+0x94>)
 80181de:	6818      	ldr	r0, [r3, #0]
 80181e0:	f107 0110 	add.w	r1, r7, #16
 80181e4:	2300      	movs	r3, #0
 80181e6:	2200      	movs	r2, #0
 80181e8:	f7fe f940 	bl	801646c <xQueueGenericSend>
 80181ec:	6278      	str	r0, [r7, #36]	; 0x24
 80181ee:	e008      	b.n	8018202 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80181f0:	4b06      	ldr	r3, [pc, #24]	; (801820c <xTimerGenericCommand+0x94>)
 80181f2:	6818      	ldr	r0, [r3, #0]
 80181f4:	f107 0110 	add.w	r1, r7, #16
 80181f8:	2300      	movs	r3, #0
 80181fa:	683a      	ldr	r2, [r7, #0]
 80181fc:	f7fe fa30 	bl	8016660 <xQueueGenericSendFromISR>
 8018200:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8018202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8018204:	4618      	mov	r0, r3
 8018206:	3728      	adds	r7, #40	; 0x28
 8018208:	46bd      	mov	sp, r7
 801820a:	bd80      	pop	{r7, pc}
 801820c:	200015b4 	.word	0x200015b4

08018210 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8018210:	b580      	push	{r7, lr}
 8018212:	b088      	sub	sp, #32
 8018214:	af02      	add	r7, sp, #8
 8018216:	6078      	str	r0, [r7, #4]
 8018218:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801821a:	4b22      	ldr	r3, [pc, #136]	; (80182a4 <prvProcessExpiredTimer+0x94>)
 801821c:	681b      	ldr	r3, [r3, #0]
 801821e:	68db      	ldr	r3, [r3, #12]
 8018220:	68db      	ldr	r3, [r3, #12]
 8018222:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018224:	697b      	ldr	r3, [r7, #20]
 8018226:	3304      	adds	r3, #4
 8018228:	4618      	mov	r0, r3
 801822a:	f7fd ff51 	bl	80160d0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801822e:	697b      	ldr	r3, [r7, #20]
 8018230:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018234:	f003 0304 	and.w	r3, r3, #4
 8018238:	2b00      	cmp	r3, #0
 801823a:	d021      	beq.n	8018280 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801823c:	697b      	ldr	r3, [r7, #20]
 801823e:	699a      	ldr	r2, [r3, #24]
 8018240:	687b      	ldr	r3, [r7, #4]
 8018242:	18d1      	adds	r1, r2, r3
 8018244:	687b      	ldr	r3, [r7, #4]
 8018246:	683a      	ldr	r2, [r7, #0]
 8018248:	6978      	ldr	r0, [r7, #20]
 801824a:	f000 f8d1 	bl	80183f0 <prvInsertTimerInActiveList>
 801824e:	4603      	mov	r3, r0
 8018250:	2b00      	cmp	r3, #0
 8018252:	d01e      	beq.n	8018292 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018254:	2300      	movs	r3, #0
 8018256:	9300      	str	r3, [sp, #0]
 8018258:	2300      	movs	r3, #0
 801825a:	687a      	ldr	r2, [r7, #4]
 801825c:	2100      	movs	r1, #0
 801825e:	6978      	ldr	r0, [r7, #20]
 8018260:	f7ff ff8a 	bl	8018178 <xTimerGenericCommand>
 8018264:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8018266:	693b      	ldr	r3, [r7, #16]
 8018268:	2b00      	cmp	r3, #0
 801826a:	d112      	bne.n	8018292 <prvProcessExpiredTimer+0x82>
 801826c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018270:	f383 8811 	msr	BASEPRI, r3
 8018274:	f3bf 8f6f 	isb	sy
 8018278:	f3bf 8f4f 	dsb	sy
 801827c:	60fb      	str	r3, [r7, #12]
 801827e:	e7fe      	b.n	801827e <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018280:	697b      	ldr	r3, [r7, #20]
 8018282:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018286:	f023 0301 	bic.w	r3, r3, #1
 801828a:	b2da      	uxtb	r2, r3
 801828c:	697b      	ldr	r3, [r7, #20]
 801828e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018292:	697b      	ldr	r3, [r7, #20]
 8018294:	6a1b      	ldr	r3, [r3, #32]
 8018296:	6978      	ldr	r0, [r7, #20]
 8018298:	4798      	blx	r3
}
 801829a:	bf00      	nop
 801829c:	3718      	adds	r7, #24
 801829e:	46bd      	mov	sp, r7
 80182a0:	bd80      	pop	{r7, pc}
 80182a2:	bf00      	nop
 80182a4:	200015ac 	.word	0x200015ac

080182a8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80182a8:	b580      	push	{r7, lr}
 80182aa:	b084      	sub	sp, #16
 80182ac:	af00      	add	r7, sp, #0
 80182ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80182b0:	f107 0308 	add.w	r3, r7, #8
 80182b4:	4618      	mov	r0, r3
 80182b6:	f000 f857 	bl	8018368 <prvGetNextExpireTime>
 80182ba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80182bc:	68bb      	ldr	r3, [r7, #8]
 80182be:	4619      	mov	r1, r3
 80182c0:	68f8      	ldr	r0, [r7, #12]
 80182c2:	f000 f803 	bl	80182cc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80182c6:	f000 f8d5 	bl	8018474 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80182ca:	e7f1      	b.n	80182b0 <prvTimerTask+0x8>

080182cc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80182cc:	b580      	push	{r7, lr}
 80182ce:	b084      	sub	sp, #16
 80182d0:	af00      	add	r7, sp, #0
 80182d2:	6078      	str	r0, [r7, #4]
 80182d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80182d6:	f7ff f949 	bl	801756c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80182da:	f107 0308 	add.w	r3, r7, #8
 80182de:	4618      	mov	r0, r3
 80182e0:	f000 f866 	bl	80183b0 <prvSampleTimeNow>
 80182e4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80182e6:	68bb      	ldr	r3, [r7, #8]
 80182e8:	2b00      	cmp	r3, #0
 80182ea:	d130      	bne.n	801834e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80182ec:	683b      	ldr	r3, [r7, #0]
 80182ee:	2b00      	cmp	r3, #0
 80182f0:	d10a      	bne.n	8018308 <prvProcessTimerOrBlockTask+0x3c>
 80182f2:	687a      	ldr	r2, [r7, #4]
 80182f4:	68fb      	ldr	r3, [r7, #12]
 80182f6:	429a      	cmp	r2, r3
 80182f8:	d806      	bhi.n	8018308 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80182fa:	f7ff f945 	bl	8017588 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80182fe:	68f9      	ldr	r1, [r7, #12]
 8018300:	6878      	ldr	r0, [r7, #4]
 8018302:	f7ff ff85 	bl	8018210 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8018306:	e024      	b.n	8018352 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8018308:	683b      	ldr	r3, [r7, #0]
 801830a:	2b00      	cmp	r3, #0
 801830c:	d008      	beq.n	8018320 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801830e:	4b13      	ldr	r3, [pc, #76]	; (801835c <prvProcessTimerOrBlockTask+0x90>)
 8018310:	681b      	ldr	r3, [r3, #0]
 8018312:	681b      	ldr	r3, [r3, #0]
 8018314:	2b00      	cmp	r3, #0
 8018316:	d101      	bne.n	801831c <prvProcessTimerOrBlockTask+0x50>
 8018318:	2301      	movs	r3, #1
 801831a:	e000      	b.n	801831e <prvProcessTimerOrBlockTask+0x52>
 801831c:	2300      	movs	r3, #0
 801831e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8018320:	4b0f      	ldr	r3, [pc, #60]	; (8018360 <prvProcessTimerOrBlockTask+0x94>)
 8018322:	6818      	ldr	r0, [r3, #0]
 8018324:	687a      	ldr	r2, [r7, #4]
 8018326:	68fb      	ldr	r3, [r7, #12]
 8018328:	1ad3      	subs	r3, r2, r3
 801832a:	683a      	ldr	r2, [r7, #0]
 801832c:	4619      	mov	r1, r3
 801832e:	f7fe feb3 	bl	8017098 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8018332:	f7ff f929 	bl	8017588 <xTaskResumeAll>
 8018336:	4603      	mov	r3, r0
 8018338:	2b00      	cmp	r3, #0
 801833a:	d10a      	bne.n	8018352 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801833c:	4b09      	ldr	r3, [pc, #36]	; (8018364 <prvProcessTimerOrBlockTask+0x98>)
 801833e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018342:	601a      	str	r2, [r3, #0]
 8018344:	f3bf 8f4f 	dsb	sy
 8018348:	f3bf 8f6f 	isb	sy
}
 801834c:	e001      	b.n	8018352 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801834e:	f7ff f91b 	bl	8017588 <xTaskResumeAll>
}
 8018352:	bf00      	nop
 8018354:	3710      	adds	r7, #16
 8018356:	46bd      	mov	sp, r7
 8018358:	bd80      	pop	{r7, pc}
 801835a:	bf00      	nop
 801835c:	200015b0 	.word	0x200015b0
 8018360:	200015b4 	.word	0x200015b4
 8018364:	e000ed04 	.word	0xe000ed04

08018368 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8018368:	b480      	push	{r7}
 801836a:	b085      	sub	sp, #20
 801836c:	af00      	add	r7, sp, #0
 801836e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8018370:	4b0e      	ldr	r3, [pc, #56]	; (80183ac <prvGetNextExpireTime+0x44>)
 8018372:	681b      	ldr	r3, [r3, #0]
 8018374:	681b      	ldr	r3, [r3, #0]
 8018376:	2b00      	cmp	r3, #0
 8018378:	d101      	bne.n	801837e <prvGetNextExpireTime+0x16>
 801837a:	2201      	movs	r2, #1
 801837c:	e000      	b.n	8018380 <prvGetNextExpireTime+0x18>
 801837e:	2200      	movs	r2, #0
 8018380:	687b      	ldr	r3, [r7, #4]
 8018382:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8018384:	687b      	ldr	r3, [r7, #4]
 8018386:	681b      	ldr	r3, [r3, #0]
 8018388:	2b00      	cmp	r3, #0
 801838a:	d105      	bne.n	8018398 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801838c:	4b07      	ldr	r3, [pc, #28]	; (80183ac <prvGetNextExpireTime+0x44>)
 801838e:	681b      	ldr	r3, [r3, #0]
 8018390:	68db      	ldr	r3, [r3, #12]
 8018392:	681b      	ldr	r3, [r3, #0]
 8018394:	60fb      	str	r3, [r7, #12]
 8018396:	e001      	b.n	801839c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8018398:	2300      	movs	r3, #0
 801839a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801839c:	68fb      	ldr	r3, [r7, #12]
}
 801839e:	4618      	mov	r0, r3
 80183a0:	3714      	adds	r7, #20
 80183a2:	46bd      	mov	sp, r7
 80183a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183a8:	4770      	bx	lr
 80183aa:	bf00      	nop
 80183ac:	200015ac 	.word	0x200015ac

080183b0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80183b0:	b580      	push	{r7, lr}
 80183b2:	b084      	sub	sp, #16
 80183b4:	af00      	add	r7, sp, #0
 80183b6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80183b8:	f7ff f982 	bl	80176c0 <xTaskGetTickCount>
 80183bc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80183be:	4b0b      	ldr	r3, [pc, #44]	; (80183ec <prvSampleTimeNow+0x3c>)
 80183c0:	681b      	ldr	r3, [r3, #0]
 80183c2:	68fa      	ldr	r2, [r7, #12]
 80183c4:	429a      	cmp	r2, r3
 80183c6:	d205      	bcs.n	80183d4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80183c8:	f000 f930 	bl	801862c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80183cc:	687b      	ldr	r3, [r7, #4]
 80183ce:	2201      	movs	r2, #1
 80183d0:	601a      	str	r2, [r3, #0]
 80183d2:	e002      	b.n	80183da <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80183d4:	687b      	ldr	r3, [r7, #4]
 80183d6:	2200      	movs	r2, #0
 80183d8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80183da:	4a04      	ldr	r2, [pc, #16]	; (80183ec <prvSampleTimeNow+0x3c>)
 80183dc:	68fb      	ldr	r3, [r7, #12]
 80183de:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80183e0:	68fb      	ldr	r3, [r7, #12]
}
 80183e2:	4618      	mov	r0, r3
 80183e4:	3710      	adds	r7, #16
 80183e6:	46bd      	mov	sp, r7
 80183e8:	bd80      	pop	{r7, pc}
 80183ea:	bf00      	nop
 80183ec:	200015bc 	.word	0x200015bc

080183f0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80183f0:	b580      	push	{r7, lr}
 80183f2:	b086      	sub	sp, #24
 80183f4:	af00      	add	r7, sp, #0
 80183f6:	60f8      	str	r0, [r7, #12]
 80183f8:	60b9      	str	r1, [r7, #8]
 80183fa:	607a      	str	r2, [r7, #4]
 80183fc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80183fe:	2300      	movs	r3, #0
 8018400:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8018402:	68fb      	ldr	r3, [r7, #12]
 8018404:	68ba      	ldr	r2, [r7, #8]
 8018406:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018408:	68fb      	ldr	r3, [r7, #12]
 801840a:	68fa      	ldr	r2, [r7, #12]
 801840c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801840e:	68ba      	ldr	r2, [r7, #8]
 8018410:	687b      	ldr	r3, [r7, #4]
 8018412:	429a      	cmp	r2, r3
 8018414:	d812      	bhi.n	801843c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018416:	687a      	ldr	r2, [r7, #4]
 8018418:	683b      	ldr	r3, [r7, #0]
 801841a:	1ad2      	subs	r2, r2, r3
 801841c:	68fb      	ldr	r3, [r7, #12]
 801841e:	699b      	ldr	r3, [r3, #24]
 8018420:	429a      	cmp	r2, r3
 8018422:	d302      	bcc.n	801842a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8018424:	2301      	movs	r3, #1
 8018426:	617b      	str	r3, [r7, #20]
 8018428:	e01b      	b.n	8018462 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801842a:	4b10      	ldr	r3, [pc, #64]	; (801846c <prvInsertTimerInActiveList+0x7c>)
 801842c:	681a      	ldr	r2, [r3, #0]
 801842e:	68fb      	ldr	r3, [r7, #12]
 8018430:	3304      	adds	r3, #4
 8018432:	4619      	mov	r1, r3
 8018434:	4610      	mov	r0, r2
 8018436:	f7fd fe12 	bl	801605e <vListInsert>
 801843a:	e012      	b.n	8018462 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 801843c:	687a      	ldr	r2, [r7, #4]
 801843e:	683b      	ldr	r3, [r7, #0]
 8018440:	429a      	cmp	r2, r3
 8018442:	d206      	bcs.n	8018452 <prvInsertTimerInActiveList+0x62>
 8018444:	68ba      	ldr	r2, [r7, #8]
 8018446:	683b      	ldr	r3, [r7, #0]
 8018448:	429a      	cmp	r2, r3
 801844a:	d302      	bcc.n	8018452 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 801844c:	2301      	movs	r3, #1
 801844e:	617b      	str	r3, [r7, #20]
 8018450:	e007      	b.n	8018462 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018452:	4b07      	ldr	r3, [pc, #28]	; (8018470 <prvInsertTimerInActiveList+0x80>)
 8018454:	681a      	ldr	r2, [r3, #0]
 8018456:	68fb      	ldr	r3, [r7, #12]
 8018458:	3304      	adds	r3, #4
 801845a:	4619      	mov	r1, r3
 801845c:	4610      	mov	r0, r2
 801845e:	f7fd fdfe 	bl	801605e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8018462:	697b      	ldr	r3, [r7, #20]
}
 8018464:	4618      	mov	r0, r3
 8018466:	3718      	adds	r7, #24
 8018468:	46bd      	mov	sp, r7
 801846a:	bd80      	pop	{r7, pc}
 801846c:	200015b0 	.word	0x200015b0
 8018470:	200015ac 	.word	0x200015ac

08018474 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8018474:	b580      	push	{r7, lr}
 8018476:	b08e      	sub	sp, #56	; 0x38
 8018478:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801847a:	e0c6      	b.n	801860a <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801847c:	687b      	ldr	r3, [r7, #4]
 801847e:	2b00      	cmp	r3, #0
 8018480:	da17      	bge.n	80184b2 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8018482:	1d3b      	adds	r3, r7, #4
 8018484:	3304      	adds	r3, #4
 8018486:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8018488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801848a:	2b00      	cmp	r3, #0
 801848c:	d109      	bne.n	80184a2 <prvProcessReceivedCommands+0x2e>
 801848e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018492:	f383 8811 	msr	BASEPRI, r3
 8018496:	f3bf 8f6f 	isb	sy
 801849a:	f3bf 8f4f 	dsb	sy
 801849e:	61fb      	str	r3, [r7, #28]
 80184a0:	e7fe      	b.n	80184a0 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80184a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184a4:	681b      	ldr	r3, [r3, #0]
 80184a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80184a8:	6850      	ldr	r0, [r2, #4]
 80184aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80184ac:	6892      	ldr	r2, [r2, #8]
 80184ae:	4611      	mov	r1, r2
 80184b0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80184b2:	687b      	ldr	r3, [r7, #4]
 80184b4:	2b00      	cmp	r3, #0
 80184b6:	f2c0 80a7 	blt.w	8018608 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80184ba:	68fb      	ldr	r3, [r7, #12]
 80184bc:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80184be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80184c0:	695b      	ldr	r3, [r3, #20]
 80184c2:	2b00      	cmp	r3, #0
 80184c4:	d004      	beq.n	80184d0 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80184c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80184c8:	3304      	adds	r3, #4
 80184ca:	4618      	mov	r0, r3
 80184cc:	f7fd fe00 	bl	80160d0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80184d0:	463b      	mov	r3, r7
 80184d2:	4618      	mov	r0, r3
 80184d4:	f7ff ff6c 	bl	80183b0 <prvSampleTimeNow>
 80184d8:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80184da:	687b      	ldr	r3, [r7, #4]
 80184dc:	2b09      	cmp	r3, #9
 80184de:	f200 8094 	bhi.w	801860a <prvProcessReceivedCommands+0x196>
 80184e2:	a201      	add	r2, pc, #4	; (adr r2, 80184e8 <prvProcessReceivedCommands+0x74>)
 80184e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80184e8:	08018511 	.word	0x08018511
 80184ec:	08018511 	.word	0x08018511
 80184f0:	08018511 	.word	0x08018511
 80184f4:	08018583 	.word	0x08018583
 80184f8:	08018597 	.word	0x08018597
 80184fc:	080185df 	.word	0x080185df
 8018500:	08018511 	.word	0x08018511
 8018504:	08018511 	.word	0x08018511
 8018508:	08018583 	.word	0x08018583
 801850c:	08018597 	.word	0x08018597
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018512:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018516:	f043 0301 	orr.w	r3, r3, #1
 801851a:	b2da      	uxtb	r2, r3
 801851c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801851e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8018522:	68ba      	ldr	r2, [r7, #8]
 8018524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018526:	699b      	ldr	r3, [r3, #24]
 8018528:	18d1      	adds	r1, r2, r3
 801852a:	68bb      	ldr	r3, [r7, #8]
 801852c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801852e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018530:	f7ff ff5e 	bl	80183f0 <prvInsertTimerInActiveList>
 8018534:	4603      	mov	r3, r0
 8018536:	2b00      	cmp	r3, #0
 8018538:	d067      	beq.n	801860a <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801853a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801853c:	6a1b      	ldr	r3, [r3, #32]
 801853e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018540:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018544:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018548:	f003 0304 	and.w	r3, r3, #4
 801854c:	2b00      	cmp	r3, #0
 801854e:	d05c      	beq.n	801860a <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8018550:	68ba      	ldr	r2, [r7, #8]
 8018552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018554:	699b      	ldr	r3, [r3, #24]
 8018556:	441a      	add	r2, r3
 8018558:	2300      	movs	r3, #0
 801855a:	9300      	str	r3, [sp, #0]
 801855c:	2300      	movs	r3, #0
 801855e:	2100      	movs	r1, #0
 8018560:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018562:	f7ff fe09 	bl	8018178 <xTimerGenericCommand>
 8018566:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8018568:	6a3b      	ldr	r3, [r7, #32]
 801856a:	2b00      	cmp	r3, #0
 801856c:	d14d      	bne.n	801860a <prvProcessReceivedCommands+0x196>
 801856e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018572:	f383 8811 	msr	BASEPRI, r3
 8018576:	f3bf 8f6f 	isb	sy
 801857a:	f3bf 8f4f 	dsb	sy
 801857e:	61bb      	str	r3, [r7, #24]
 8018580:	e7fe      	b.n	8018580 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018584:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018588:	f023 0301 	bic.w	r3, r3, #1
 801858c:	b2da      	uxtb	r2, r3
 801858e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018590:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8018594:	e039      	b.n	801860a <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018598:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801859c:	f043 0301 	orr.w	r3, r3, #1
 80185a0:	b2da      	uxtb	r2, r3
 80185a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185a4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80185a8:	68ba      	ldr	r2, [r7, #8]
 80185aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185ac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80185ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185b0:	699b      	ldr	r3, [r3, #24]
 80185b2:	2b00      	cmp	r3, #0
 80185b4:	d109      	bne.n	80185ca <prvProcessReceivedCommands+0x156>
 80185b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80185ba:	f383 8811 	msr	BASEPRI, r3
 80185be:	f3bf 8f6f 	isb	sy
 80185c2:	f3bf 8f4f 	dsb	sy
 80185c6:	617b      	str	r3, [r7, #20]
 80185c8:	e7fe      	b.n	80185c8 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80185ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185cc:	699a      	ldr	r2, [r3, #24]
 80185ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80185d0:	18d1      	adds	r1, r2, r3
 80185d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80185d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80185d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80185d8:	f7ff ff0a 	bl	80183f0 <prvInsertTimerInActiveList>
					break;
 80185dc:	e015      	b.n	801860a <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80185de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80185e4:	f003 0302 	and.w	r3, r3, #2
 80185e8:	2b00      	cmp	r3, #0
 80185ea:	d103      	bne.n	80185f4 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 80185ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80185ee:	f000 fbc1 	bl	8018d74 <vPortFree>
 80185f2:	e00a      	b.n	801860a <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80185f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80185fa:	f023 0301 	bic.w	r3, r3, #1
 80185fe:	b2da      	uxtb	r2, r3
 8018600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018602:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8018606:	e000      	b.n	801860a <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8018608:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801860a:	4b07      	ldr	r3, [pc, #28]	; (8018628 <prvProcessReceivedCommands+0x1b4>)
 801860c:	681b      	ldr	r3, [r3, #0]
 801860e:	1d39      	adds	r1, r7, #4
 8018610:	2200      	movs	r2, #0
 8018612:	4618      	mov	r0, r3
 8018614:	f7fe f942 	bl	801689c <xQueueReceive>
 8018618:	4603      	mov	r3, r0
 801861a:	2b00      	cmp	r3, #0
 801861c:	f47f af2e 	bne.w	801847c <prvProcessReceivedCommands+0x8>
	}
}
 8018620:	bf00      	nop
 8018622:	3730      	adds	r7, #48	; 0x30
 8018624:	46bd      	mov	sp, r7
 8018626:	bd80      	pop	{r7, pc}
 8018628:	200015b4 	.word	0x200015b4

0801862c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801862c:	b580      	push	{r7, lr}
 801862e:	b088      	sub	sp, #32
 8018630:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8018632:	e047      	b.n	80186c4 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8018634:	4b2d      	ldr	r3, [pc, #180]	; (80186ec <prvSwitchTimerLists+0xc0>)
 8018636:	681b      	ldr	r3, [r3, #0]
 8018638:	68db      	ldr	r3, [r3, #12]
 801863a:	681b      	ldr	r3, [r3, #0]
 801863c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801863e:	4b2b      	ldr	r3, [pc, #172]	; (80186ec <prvSwitchTimerLists+0xc0>)
 8018640:	681b      	ldr	r3, [r3, #0]
 8018642:	68db      	ldr	r3, [r3, #12]
 8018644:	68db      	ldr	r3, [r3, #12]
 8018646:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018648:	68fb      	ldr	r3, [r7, #12]
 801864a:	3304      	adds	r3, #4
 801864c:	4618      	mov	r0, r3
 801864e:	f7fd fd3f 	bl	80160d0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018652:	68fb      	ldr	r3, [r7, #12]
 8018654:	6a1b      	ldr	r3, [r3, #32]
 8018656:	68f8      	ldr	r0, [r7, #12]
 8018658:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801865a:	68fb      	ldr	r3, [r7, #12]
 801865c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018660:	f003 0304 	and.w	r3, r3, #4
 8018664:	2b00      	cmp	r3, #0
 8018666:	d02d      	beq.n	80186c4 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8018668:	68fb      	ldr	r3, [r7, #12]
 801866a:	699b      	ldr	r3, [r3, #24]
 801866c:	693a      	ldr	r2, [r7, #16]
 801866e:	4413      	add	r3, r2
 8018670:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8018672:	68ba      	ldr	r2, [r7, #8]
 8018674:	693b      	ldr	r3, [r7, #16]
 8018676:	429a      	cmp	r2, r3
 8018678:	d90e      	bls.n	8018698 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801867a:	68fb      	ldr	r3, [r7, #12]
 801867c:	68ba      	ldr	r2, [r7, #8]
 801867e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018680:	68fb      	ldr	r3, [r7, #12]
 8018682:	68fa      	ldr	r2, [r7, #12]
 8018684:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018686:	4b19      	ldr	r3, [pc, #100]	; (80186ec <prvSwitchTimerLists+0xc0>)
 8018688:	681a      	ldr	r2, [r3, #0]
 801868a:	68fb      	ldr	r3, [r7, #12]
 801868c:	3304      	adds	r3, #4
 801868e:	4619      	mov	r1, r3
 8018690:	4610      	mov	r0, r2
 8018692:	f7fd fce4 	bl	801605e <vListInsert>
 8018696:	e015      	b.n	80186c4 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018698:	2300      	movs	r3, #0
 801869a:	9300      	str	r3, [sp, #0]
 801869c:	2300      	movs	r3, #0
 801869e:	693a      	ldr	r2, [r7, #16]
 80186a0:	2100      	movs	r1, #0
 80186a2:	68f8      	ldr	r0, [r7, #12]
 80186a4:	f7ff fd68 	bl	8018178 <xTimerGenericCommand>
 80186a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80186aa:	687b      	ldr	r3, [r7, #4]
 80186ac:	2b00      	cmp	r3, #0
 80186ae:	d109      	bne.n	80186c4 <prvSwitchTimerLists+0x98>
 80186b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80186b4:	f383 8811 	msr	BASEPRI, r3
 80186b8:	f3bf 8f6f 	isb	sy
 80186bc:	f3bf 8f4f 	dsb	sy
 80186c0:	603b      	str	r3, [r7, #0]
 80186c2:	e7fe      	b.n	80186c2 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80186c4:	4b09      	ldr	r3, [pc, #36]	; (80186ec <prvSwitchTimerLists+0xc0>)
 80186c6:	681b      	ldr	r3, [r3, #0]
 80186c8:	681b      	ldr	r3, [r3, #0]
 80186ca:	2b00      	cmp	r3, #0
 80186cc:	d1b2      	bne.n	8018634 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80186ce:	4b07      	ldr	r3, [pc, #28]	; (80186ec <prvSwitchTimerLists+0xc0>)
 80186d0:	681b      	ldr	r3, [r3, #0]
 80186d2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80186d4:	4b06      	ldr	r3, [pc, #24]	; (80186f0 <prvSwitchTimerLists+0xc4>)
 80186d6:	681b      	ldr	r3, [r3, #0]
 80186d8:	4a04      	ldr	r2, [pc, #16]	; (80186ec <prvSwitchTimerLists+0xc0>)
 80186da:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80186dc:	4a04      	ldr	r2, [pc, #16]	; (80186f0 <prvSwitchTimerLists+0xc4>)
 80186de:	697b      	ldr	r3, [r7, #20]
 80186e0:	6013      	str	r3, [r2, #0]
}
 80186e2:	bf00      	nop
 80186e4:	3718      	adds	r7, #24
 80186e6:	46bd      	mov	sp, r7
 80186e8:	bd80      	pop	{r7, pc}
 80186ea:	bf00      	nop
 80186ec:	200015ac 	.word	0x200015ac
 80186f0:	200015b0 	.word	0x200015b0

080186f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80186f4:	b580      	push	{r7, lr}
 80186f6:	b082      	sub	sp, #8
 80186f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80186fa:	f000 f95f 	bl	80189bc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80186fe:	4b15      	ldr	r3, [pc, #84]	; (8018754 <prvCheckForValidListAndQueue+0x60>)
 8018700:	681b      	ldr	r3, [r3, #0]
 8018702:	2b00      	cmp	r3, #0
 8018704:	d120      	bne.n	8018748 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8018706:	4814      	ldr	r0, [pc, #80]	; (8018758 <prvCheckForValidListAndQueue+0x64>)
 8018708:	f7fd fc58 	bl	8015fbc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 801870c:	4813      	ldr	r0, [pc, #76]	; (801875c <prvCheckForValidListAndQueue+0x68>)
 801870e:	f7fd fc55 	bl	8015fbc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8018712:	4b13      	ldr	r3, [pc, #76]	; (8018760 <prvCheckForValidListAndQueue+0x6c>)
 8018714:	4a10      	ldr	r2, [pc, #64]	; (8018758 <prvCheckForValidListAndQueue+0x64>)
 8018716:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8018718:	4b12      	ldr	r3, [pc, #72]	; (8018764 <prvCheckForValidListAndQueue+0x70>)
 801871a:	4a10      	ldr	r2, [pc, #64]	; (801875c <prvCheckForValidListAndQueue+0x68>)
 801871c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801871e:	2300      	movs	r3, #0
 8018720:	9300      	str	r3, [sp, #0]
 8018722:	4b11      	ldr	r3, [pc, #68]	; (8018768 <prvCheckForValidListAndQueue+0x74>)
 8018724:	4a11      	ldr	r2, [pc, #68]	; (801876c <prvCheckForValidListAndQueue+0x78>)
 8018726:	2110      	movs	r1, #16
 8018728:	200a      	movs	r0, #10
 801872a:	f7fd fd63 	bl	80161f4 <xQueueGenericCreateStatic>
 801872e:	4602      	mov	r2, r0
 8018730:	4b08      	ldr	r3, [pc, #32]	; (8018754 <prvCheckForValidListAndQueue+0x60>)
 8018732:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8018734:	4b07      	ldr	r3, [pc, #28]	; (8018754 <prvCheckForValidListAndQueue+0x60>)
 8018736:	681b      	ldr	r3, [r3, #0]
 8018738:	2b00      	cmp	r3, #0
 801873a:	d005      	beq.n	8018748 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801873c:	4b05      	ldr	r3, [pc, #20]	; (8018754 <prvCheckForValidListAndQueue+0x60>)
 801873e:	681b      	ldr	r3, [r3, #0]
 8018740:	490b      	ldr	r1, [pc, #44]	; (8018770 <prvCheckForValidListAndQueue+0x7c>)
 8018742:	4618      	mov	r0, r3
 8018744:	f7fe fc56 	bl	8016ff4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8018748:	f000 f966 	bl	8018a18 <vPortExitCritical>
}
 801874c:	bf00      	nop
 801874e:	46bd      	mov	sp, r7
 8018750:	bd80      	pop	{r7, pc}
 8018752:	bf00      	nop
 8018754:	200015b4 	.word	0x200015b4
 8018758:	20001584 	.word	0x20001584
 801875c:	20001598 	.word	0x20001598
 8018760:	200015ac 	.word	0x200015ac
 8018764:	200015b0 	.word	0x200015b0
 8018768:	20001660 	.word	0x20001660
 801876c:	200015c0 	.word	0x200015c0
 8018770:	0801e9e4 	.word	0x0801e9e4

08018774 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8018774:	b480      	push	{r7}
 8018776:	b085      	sub	sp, #20
 8018778:	af00      	add	r7, sp, #0
 801877a:	60f8      	str	r0, [r7, #12]
 801877c:	60b9      	str	r1, [r7, #8]
 801877e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8018780:	68fb      	ldr	r3, [r7, #12]
 8018782:	3b04      	subs	r3, #4
 8018784:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8018786:	68fb      	ldr	r3, [r7, #12]
 8018788:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 801878c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801878e:	68fb      	ldr	r3, [r7, #12]
 8018790:	3b04      	subs	r3, #4
 8018792:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8018794:	68bb      	ldr	r3, [r7, #8]
 8018796:	f023 0201 	bic.w	r2, r3, #1
 801879a:	68fb      	ldr	r3, [r7, #12]
 801879c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801879e:	68fb      	ldr	r3, [r7, #12]
 80187a0:	3b04      	subs	r3, #4
 80187a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80187a4:	4a0c      	ldr	r2, [pc, #48]	; (80187d8 <pxPortInitialiseStack+0x64>)
 80187a6:	68fb      	ldr	r3, [r7, #12]
 80187a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80187aa:	68fb      	ldr	r3, [r7, #12]
 80187ac:	3b14      	subs	r3, #20
 80187ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80187b0:	687a      	ldr	r2, [r7, #4]
 80187b2:	68fb      	ldr	r3, [r7, #12]
 80187b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80187b6:	68fb      	ldr	r3, [r7, #12]
 80187b8:	3b04      	subs	r3, #4
 80187ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80187bc:	68fb      	ldr	r3, [r7, #12]
 80187be:	f06f 0202 	mvn.w	r2, #2
 80187c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80187c4:	68fb      	ldr	r3, [r7, #12]
 80187c6:	3b20      	subs	r3, #32
 80187c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80187ca:	68fb      	ldr	r3, [r7, #12]
}
 80187cc:	4618      	mov	r0, r3
 80187ce:	3714      	adds	r7, #20
 80187d0:	46bd      	mov	sp, r7
 80187d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187d6:	4770      	bx	lr
 80187d8:	080187dd 	.word	0x080187dd

080187dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80187dc:	b480      	push	{r7}
 80187de:	b085      	sub	sp, #20
 80187e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80187e2:	2300      	movs	r3, #0
 80187e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80187e6:	4b11      	ldr	r3, [pc, #68]	; (801882c <prvTaskExitError+0x50>)
 80187e8:	681b      	ldr	r3, [r3, #0]
 80187ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80187ee:	d009      	beq.n	8018804 <prvTaskExitError+0x28>
 80187f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80187f4:	f383 8811 	msr	BASEPRI, r3
 80187f8:	f3bf 8f6f 	isb	sy
 80187fc:	f3bf 8f4f 	dsb	sy
 8018800:	60fb      	str	r3, [r7, #12]
 8018802:	e7fe      	b.n	8018802 <prvTaskExitError+0x26>
 8018804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018808:	f383 8811 	msr	BASEPRI, r3
 801880c:	f3bf 8f6f 	isb	sy
 8018810:	f3bf 8f4f 	dsb	sy
 8018814:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8018816:	bf00      	nop
 8018818:	687b      	ldr	r3, [r7, #4]
 801881a:	2b00      	cmp	r3, #0
 801881c:	d0fc      	beq.n	8018818 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801881e:	bf00      	nop
 8018820:	3714      	adds	r7, #20
 8018822:	46bd      	mov	sp, r7
 8018824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018828:	4770      	bx	lr
 801882a:	bf00      	nop
 801882c:	20000114 	.word	0x20000114

08018830 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8018830:	4b07      	ldr	r3, [pc, #28]	; (8018850 <pxCurrentTCBConst2>)
 8018832:	6819      	ldr	r1, [r3, #0]
 8018834:	6808      	ldr	r0, [r1, #0]
 8018836:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801883a:	f380 8809 	msr	PSP, r0
 801883e:	f3bf 8f6f 	isb	sy
 8018842:	f04f 0000 	mov.w	r0, #0
 8018846:	f380 8811 	msr	BASEPRI, r0
 801884a:	4770      	bx	lr
 801884c:	f3af 8000 	nop.w

08018850 <pxCurrentTCBConst2>:
 8018850:	20001084 	.word	0x20001084
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8018854:	bf00      	nop
 8018856:	bf00      	nop

08018858 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8018858:	4808      	ldr	r0, [pc, #32]	; (801887c <prvPortStartFirstTask+0x24>)
 801885a:	6800      	ldr	r0, [r0, #0]
 801885c:	6800      	ldr	r0, [r0, #0]
 801885e:	f380 8808 	msr	MSP, r0
 8018862:	f04f 0000 	mov.w	r0, #0
 8018866:	f380 8814 	msr	CONTROL, r0
 801886a:	b662      	cpsie	i
 801886c:	b661      	cpsie	f
 801886e:	f3bf 8f4f 	dsb	sy
 8018872:	f3bf 8f6f 	isb	sy
 8018876:	df00      	svc	0
 8018878:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801887a:	bf00      	nop
 801887c:	e000ed08 	.word	0xe000ed08

08018880 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8018880:	b580      	push	{r7, lr}
 8018882:	b086      	sub	sp, #24
 8018884:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8018886:	4b44      	ldr	r3, [pc, #272]	; (8018998 <xPortStartScheduler+0x118>)
 8018888:	681b      	ldr	r3, [r3, #0]
 801888a:	4a44      	ldr	r2, [pc, #272]	; (801899c <xPortStartScheduler+0x11c>)
 801888c:	4293      	cmp	r3, r2
 801888e:	d109      	bne.n	80188a4 <xPortStartScheduler+0x24>
 8018890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018894:	f383 8811 	msr	BASEPRI, r3
 8018898:	f3bf 8f6f 	isb	sy
 801889c:	f3bf 8f4f 	dsb	sy
 80188a0:	613b      	str	r3, [r7, #16]
 80188a2:	e7fe      	b.n	80188a2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80188a4:	4b3c      	ldr	r3, [pc, #240]	; (8018998 <xPortStartScheduler+0x118>)
 80188a6:	681b      	ldr	r3, [r3, #0]
 80188a8:	4a3d      	ldr	r2, [pc, #244]	; (80189a0 <xPortStartScheduler+0x120>)
 80188aa:	4293      	cmp	r3, r2
 80188ac:	d109      	bne.n	80188c2 <xPortStartScheduler+0x42>
 80188ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80188b2:	f383 8811 	msr	BASEPRI, r3
 80188b6:	f3bf 8f6f 	isb	sy
 80188ba:	f3bf 8f4f 	dsb	sy
 80188be:	60fb      	str	r3, [r7, #12]
 80188c0:	e7fe      	b.n	80188c0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80188c2:	4b38      	ldr	r3, [pc, #224]	; (80189a4 <xPortStartScheduler+0x124>)
 80188c4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80188c6:	697b      	ldr	r3, [r7, #20]
 80188c8:	781b      	ldrb	r3, [r3, #0]
 80188ca:	b2db      	uxtb	r3, r3
 80188cc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80188ce:	697b      	ldr	r3, [r7, #20]
 80188d0:	22ff      	movs	r2, #255	; 0xff
 80188d2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80188d4:	697b      	ldr	r3, [r7, #20]
 80188d6:	781b      	ldrb	r3, [r3, #0]
 80188d8:	b2db      	uxtb	r3, r3
 80188da:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80188dc:	78fb      	ldrb	r3, [r7, #3]
 80188de:	b2db      	uxtb	r3, r3
 80188e0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80188e4:	b2da      	uxtb	r2, r3
 80188e6:	4b30      	ldr	r3, [pc, #192]	; (80189a8 <xPortStartScheduler+0x128>)
 80188e8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80188ea:	4b30      	ldr	r3, [pc, #192]	; (80189ac <xPortStartScheduler+0x12c>)
 80188ec:	2207      	movs	r2, #7
 80188ee:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80188f0:	e009      	b.n	8018906 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80188f2:	4b2e      	ldr	r3, [pc, #184]	; (80189ac <xPortStartScheduler+0x12c>)
 80188f4:	681b      	ldr	r3, [r3, #0]
 80188f6:	3b01      	subs	r3, #1
 80188f8:	4a2c      	ldr	r2, [pc, #176]	; (80189ac <xPortStartScheduler+0x12c>)
 80188fa:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80188fc:	78fb      	ldrb	r3, [r7, #3]
 80188fe:	b2db      	uxtb	r3, r3
 8018900:	005b      	lsls	r3, r3, #1
 8018902:	b2db      	uxtb	r3, r3
 8018904:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8018906:	78fb      	ldrb	r3, [r7, #3]
 8018908:	b2db      	uxtb	r3, r3
 801890a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801890e:	2b80      	cmp	r3, #128	; 0x80
 8018910:	d0ef      	beq.n	80188f2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8018912:	4b26      	ldr	r3, [pc, #152]	; (80189ac <xPortStartScheduler+0x12c>)
 8018914:	681b      	ldr	r3, [r3, #0]
 8018916:	f1c3 0307 	rsb	r3, r3, #7
 801891a:	2b04      	cmp	r3, #4
 801891c:	d009      	beq.n	8018932 <xPortStartScheduler+0xb2>
 801891e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018922:	f383 8811 	msr	BASEPRI, r3
 8018926:	f3bf 8f6f 	isb	sy
 801892a:	f3bf 8f4f 	dsb	sy
 801892e:	60bb      	str	r3, [r7, #8]
 8018930:	e7fe      	b.n	8018930 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8018932:	4b1e      	ldr	r3, [pc, #120]	; (80189ac <xPortStartScheduler+0x12c>)
 8018934:	681b      	ldr	r3, [r3, #0]
 8018936:	021b      	lsls	r3, r3, #8
 8018938:	4a1c      	ldr	r2, [pc, #112]	; (80189ac <xPortStartScheduler+0x12c>)
 801893a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 801893c:	4b1b      	ldr	r3, [pc, #108]	; (80189ac <xPortStartScheduler+0x12c>)
 801893e:	681b      	ldr	r3, [r3, #0]
 8018940:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8018944:	4a19      	ldr	r2, [pc, #100]	; (80189ac <xPortStartScheduler+0x12c>)
 8018946:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8018948:	687b      	ldr	r3, [r7, #4]
 801894a:	b2da      	uxtb	r2, r3
 801894c:	697b      	ldr	r3, [r7, #20]
 801894e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8018950:	4b17      	ldr	r3, [pc, #92]	; (80189b0 <xPortStartScheduler+0x130>)
 8018952:	681b      	ldr	r3, [r3, #0]
 8018954:	4a16      	ldr	r2, [pc, #88]	; (80189b0 <xPortStartScheduler+0x130>)
 8018956:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 801895a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 801895c:	4b14      	ldr	r3, [pc, #80]	; (80189b0 <xPortStartScheduler+0x130>)
 801895e:	681b      	ldr	r3, [r3, #0]
 8018960:	4a13      	ldr	r2, [pc, #76]	; (80189b0 <xPortStartScheduler+0x130>)
 8018962:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8018966:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8018968:	f000 f8d6 	bl	8018b18 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 801896c:	4b11      	ldr	r3, [pc, #68]	; (80189b4 <xPortStartScheduler+0x134>)
 801896e:	2200      	movs	r2, #0
 8018970:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8018972:	f000 f8f5 	bl	8018b60 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8018976:	4b10      	ldr	r3, [pc, #64]	; (80189b8 <xPortStartScheduler+0x138>)
 8018978:	681b      	ldr	r3, [r3, #0]
 801897a:	4a0f      	ldr	r2, [pc, #60]	; (80189b8 <xPortStartScheduler+0x138>)
 801897c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8018980:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8018982:	f7ff ff69 	bl	8018858 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8018986:	f7fe ff75 	bl	8017874 <vTaskSwitchContext>
	prvTaskExitError();
 801898a:	f7ff ff27 	bl	80187dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801898e:	2300      	movs	r3, #0
}
 8018990:	4618      	mov	r0, r3
 8018992:	3718      	adds	r7, #24
 8018994:	46bd      	mov	sp, r7
 8018996:	bd80      	pop	{r7, pc}
 8018998:	e000ed00 	.word	0xe000ed00
 801899c:	410fc271 	.word	0x410fc271
 80189a0:	410fc270 	.word	0x410fc270
 80189a4:	e000e400 	.word	0xe000e400
 80189a8:	200016b0 	.word	0x200016b0
 80189ac:	200016b4 	.word	0x200016b4
 80189b0:	e000ed20 	.word	0xe000ed20
 80189b4:	20000114 	.word	0x20000114
 80189b8:	e000ef34 	.word	0xe000ef34

080189bc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80189bc:	b480      	push	{r7}
 80189be:	b083      	sub	sp, #12
 80189c0:	af00      	add	r7, sp, #0
 80189c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80189c6:	f383 8811 	msr	BASEPRI, r3
 80189ca:	f3bf 8f6f 	isb	sy
 80189ce:	f3bf 8f4f 	dsb	sy
 80189d2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80189d4:	4b0e      	ldr	r3, [pc, #56]	; (8018a10 <vPortEnterCritical+0x54>)
 80189d6:	681b      	ldr	r3, [r3, #0]
 80189d8:	3301      	adds	r3, #1
 80189da:	4a0d      	ldr	r2, [pc, #52]	; (8018a10 <vPortEnterCritical+0x54>)
 80189dc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80189de:	4b0c      	ldr	r3, [pc, #48]	; (8018a10 <vPortEnterCritical+0x54>)
 80189e0:	681b      	ldr	r3, [r3, #0]
 80189e2:	2b01      	cmp	r3, #1
 80189e4:	d10e      	bne.n	8018a04 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80189e6:	4b0b      	ldr	r3, [pc, #44]	; (8018a14 <vPortEnterCritical+0x58>)
 80189e8:	681b      	ldr	r3, [r3, #0]
 80189ea:	b2db      	uxtb	r3, r3
 80189ec:	2b00      	cmp	r3, #0
 80189ee:	d009      	beq.n	8018a04 <vPortEnterCritical+0x48>
 80189f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80189f4:	f383 8811 	msr	BASEPRI, r3
 80189f8:	f3bf 8f6f 	isb	sy
 80189fc:	f3bf 8f4f 	dsb	sy
 8018a00:	603b      	str	r3, [r7, #0]
 8018a02:	e7fe      	b.n	8018a02 <vPortEnterCritical+0x46>
	}
}
 8018a04:	bf00      	nop
 8018a06:	370c      	adds	r7, #12
 8018a08:	46bd      	mov	sp, r7
 8018a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a0e:	4770      	bx	lr
 8018a10:	20000114 	.word	0x20000114
 8018a14:	e000ed04 	.word	0xe000ed04

08018a18 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8018a18:	b480      	push	{r7}
 8018a1a:	b083      	sub	sp, #12
 8018a1c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8018a1e:	4b11      	ldr	r3, [pc, #68]	; (8018a64 <vPortExitCritical+0x4c>)
 8018a20:	681b      	ldr	r3, [r3, #0]
 8018a22:	2b00      	cmp	r3, #0
 8018a24:	d109      	bne.n	8018a3a <vPortExitCritical+0x22>
 8018a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018a2a:	f383 8811 	msr	BASEPRI, r3
 8018a2e:	f3bf 8f6f 	isb	sy
 8018a32:	f3bf 8f4f 	dsb	sy
 8018a36:	607b      	str	r3, [r7, #4]
 8018a38:	e7fe      	b.n	8018a38 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8018a3a:	4b0a      	ldr	r3, [pc, #40]	; (8018a64 <vPortExitCritical+0x4c>)
 8018a3c:	681b      	ldr	r3, [r3, #0]
 8018a3e:	3b01      	subs	r3, #1
 8018a40:	4a08      	ldr	r2, [pc, #32]	; (8018a64 <vPortExitCritical+0x4c>)
 8018a42:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8018a44:	4b07      	ldr	r3, [pc, #28]	; (8018a64 <vPortExitCritical+0x4c>)
 8018a46:	681b      	ldr	r3, [r3, #0]
 8018a48:	2b00      	cmp	r3, #0
 8018a4a:	d104      	bne.n	8018a56 <vPortExitCritical+0x3e>
 8018a4c:	2300      	movs	r3, #0
 8018a4e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8018a50:	683b      	ldr	r3, [r7, #0]
 8018a52:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8018a56:	bf00      	nop
 8018a58:	370c      	adds	r7, #12
 8018a5a:	46bd      	mov	sp, r7
 8018a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a60:	4770      	bx	lr
 8018a62:	bf00      	nop
 8018a64:	20000114 	.word	0x20000114
	...

08018a70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8018a70:	f3ef 8009 	mrs	r0, PSP
 8018a74:	f3bf 8f6f 	isb	sy
 8018a78:	4b15      	ldr	r3, [pc, #84]	; (8018ad0 <pxCurrentTCBConst>)
 8018a7a:	681a      	ldr	r2, [r3, #0]
 8018a7c:	f01e 0f10 	tst.w	lr, #16
 8018a80:	bf08      	it	eq
 8018a82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8018a86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a8a:	6010      	str	r0, [r2, #0]
 8018a8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8018a90:	f04f 0050 	mov.w	r0, #80	; 0x50
 8018a94:	f380 8811 	msr	BASEPRI, r0
 8018a98:	f3bf 8f4f 	dsb	sy
 8018a9c:	f3bf 8f6f 	isb	sy
 8018aa0:	f7fe fee8 	bl	8017874 <vTaskSwitchContext>
 8018aa4:	f04f 0000 	mov.w	r0, #0
 8018aa8:	f380 8811 	msr	BASEPRI, r0
 8018aac:	bc09      	pop	{r0, r3}
 8018aae:	6819      	ldr	r1, [r3, #0]
 8018ab0:	6808      	ldr	r0, [r1, #0]
 8018ab2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ab6:	f01e 0f10 	tst.w	lr, #16
 8018aba:	bf08      	it	eq
 8018abc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8018ac0:	f380 8809 	msr	PSP, r0
 8018ac4:	f3bf 8f6f 	isb	sy
 8018ac8:	4770      	bx	lr
 8018aca:	bf00      	nop
 8018acc:	f3af 8000 	nop.w

08018ad0 <pxCurrentTCBConst>:
 8018ad0:	20001084 	.word	0x20001084
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8018ad4:	bf00      	nop
 8018ad6:	bf00      	nop

08018ad8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8018ad8:	b580      	push	{r7, lr}
 8018ada:	b082      	sub	sp, #8
 8018adc:	af00      	add	r7, sp, #0
	__asm volatile
 8018ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018ae2:	f383 8811 	msr	BASEPRI, r3
 8018ae6:	f3bf 8f6f 	isb	sy
 8018aea:	f3bf 8f4f 	dsb	sy
 8018aee:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8018af0:	f7fe fe08 	bl	8017704 <xTaskIncrementTick>
 8018af4:	4603      	mov	r3, r0
 8018af6:	2b00      	cmp	r3, #0
 8018af8:	d003      	beq.n	8018b02 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8018afa:	4b06      	ldr	r3, [pc, #24]	; (8018b14 <SysTick_Handler+0x3c>)
 8018afc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018b00:	601a      	str	r2, [r3, #0]
 8018b02:	2300      	movs	r3, #0
 8018b04:	603b      	str	r3, [r7, #0]
	__asm volatile
 8018b06:	683b      	ldr	r3, [r7, #0]
 8018b08:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8018b0c:	bf00      	nop
 8018b0e:	3708      	adds	r7, #8
 8018b10:	46bd      	mov	sp, r7
 8018b12:	bd80      	pop	{r7, pc}
 8018b14:	e000ed04 	.word	0xe000ed04

08018b18 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8018b18:	b480      	push	{r7}
 8018b1a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8018b1c:	4b0b      	ldr	r3, [pc, #44]	; (8018b4c <vPortSetupTimerInterrupt+0x34>)
 8018b1e:	2200      	movs	r2, #0
 8018b20:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8018b22:	4b0b      	ldr	r3, [pc, #44]	; (8018b50 <vPortSetupTimerInterrupt+0x38>)
 8018b24:	2200      	movs	r2, #0
 8018b26:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8018b28:	4b0a      	ldr	r3, [pc, #40]	; (8018b54 <vPortSetupTimerInterrupt+0x3c>)
 8018b2a:	681b      	ldr	r3, [r3, #0]
 8018b2c:	4a0a      	ldr	r2, [pc, #40]	; (8018b58 <vPortSetupTimerInterrupt+0x40>)
 8018b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8018b32:	099b      	lsrs	r3, r3, #6
 8018b34:	4a09      	ldr	r2, [pc, #36]	; (8018b5c <vPortSetupTimerInterrupt+0x44>)
 8018b36:	3b01      	subs	r3, #1
 8018b38:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8018b3a:	4b04      	ldr	r3, [pc, #16]	; (8018b4c <vPortSetupTimerInterrupt+0x34>)
 8018b3c:	2207      	movs	r2, #7
 8018b3e:	601a      	str	r2, [r3, #0]
}
 8018b40:	bf00      	nop
 8018b42:	46bd      	mov	sp, r7
 8018b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b48:	4770      	bx	lr
 8018b4a:	bf00      	nop
 8018b4c:	e000e010 	.word	0xe000e010
 8018b50:	e000e018 	.word	0xe000e018
 8018b54:	20000108 	.word	0x20000108
 8018b58:	10624dd3 	.word	0x10624dd3
 8018b5c:	e000e014 	.word	0xe000e014

08018b60 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8018b60:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8018b70 <vPortEnableVFP+0x10>
 8018b64:	6801      	ldr	r1, [r0, #0]
 8018b66:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8018b6a:	6001      	str	r1, [r0, #0]
 8018b6c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8018b6e:	bf00      	nop
 8018b70:	e000ed88 	.word	0xe000ed88

08018b74 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8018b74:	b480      	push	{r7}
 8018b76:	b085      	sub	sp, #20
 8018b78:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8018b7a:	f3ef 8305 	mrs	r3, IPSR
 8018b7e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8018b80:	68fb      	ldr	r3, [r7, #12]
 8018b82:	2b0f      	cmp	r3, #15
 8018b84:	d913      	bls.n	8018bae <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8018b86:	4a16      	ldr	r2, [pc, #88]	; (8018be0 <vPortValidateInterruptPriority+0x6c>)
 8018b88:	68fb      	ldr	r3, [r7, #12]
 8018b8a:	4413      	add	r3, r2
 8018b8c:	781b      	ldrb	r3, [r3, #0]
 8018b8e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8018b90:	4b14      	ldr	r3, [pc, #80]	; (8018be4 <vPortValidateInterruptPriority+0x70>)
 8018b92:	781b      	ldrb	r3, [r3, #0]
 8018b94:	7afa      	ldrb	r2, [r7, #11]
 8018b96:	429a      	cmp	r2, r3
 8018b98:	d209      	bcs.n	8018bae <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8018b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018b9e:	f383 8811 	msr	BASEPRI, r3
 8018ba2:	f3bf 8f6f 	isb	sy
 8018ba6:	f3bf 8f4f 	dsb	sy
 8018baa:	607b      	str	r3, [r7, #4]
 8018bac:	e7fe      	b.n	8018bac <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8018bae:	4b0e      	ldr	r3, [pc, #56]	; (8018be8 <vPortValidateInterruptPriority+0x74>)
 8018bb0:	681b      	ldr	r3, [r3, #0]
 8018bb2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8018bb6:	4b0d      	ldr	r3, [pc, #52]	; (8018bec <vPortValidateInterruptPriority+0x78>)
 8018bb8:	681b      	ldr	r3, [r3, #0]
 8018bba:	429a      	cmp	r2, r3
 8018bbc:	d909      	bls.n	8018bd2 <vPortValidateInterruptPriority+0x5e>
 8018bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018bc2:	f383 8811 	msr	BASEPRI, r3
 8018bc6:	f3bf 8f6f 	isb	sy
 8018bca:	f3bf 8f4f 	dsb	sy
 8018bce:	603b      	str	r3, [r7, #0]
 8018bd0:	e7fe      	b.n	8018bd0 <vPortValidateInterruptPriority+0x5c>
	}
 8018bd2:	bf00      	nop
 8018bd4:	3714      	adds	r7, #20
 8018bd6:	46bd      	mov	sp, r7
 8018bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bdc:	4770      	bx	lr
 8018bde:	bf00      	nop
 8018be0:	e000e3f0 	.word	0xe000e3f0
 8018be4:	200016b0 	.word	0x200016b0
 8018be8:	e000ed0c 	.word	0xe000ed0c
 8018bec:	200016b4 	.word	0x200016b4

08018bf0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8018bf0:	b580      	push	{r7, lr}
 8018bf2:	b08a      	sub	sp, #40	; 0x28
 8018bf4:	af00      	add	r7, sp, #0
 8018bf6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8018bf8:	2300      	movs	r3, #0
 8018bfa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8018bfc:	f7fe fcb6 	bl	801756c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8018c00:	4b57      	ldr	r3, [pc, #348]	; (8018d60 <pvPortMalloc+0x170>)
 8018c02:	681b      	ldr	r3, [r3, #0]
 8018c04:	2b00      	cmp	r3, #0
 8018c06:	d101      	bne.n	8018c0c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8018c08:	f000 f90c 	bl	8018e24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8018c0c:	4b55      	ldr	r3, [pc, #340]	; (8018d64 <pvPortMalloc+0x174>)
 8018c0e:	681a      	ldr	r2, [r3, #0]
 8018c10:	687b      	ldr	r3, [r7, #4]
 8018c12:	4013      	ands	r3, r2
 8018c14:	2b00      	cmp	r3, #0
 8018c16:	f040 808c 	bne.w	8018d32 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8018c1a:	687b      	ldr	r3, [r7, #4]
 8018c1c:	2b00      	cmp	r3, #0
 8018c1e:	d01c      	beq.n	8018c5a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8018c20:	2208      	movs	r2, #8
 8018c22:	687b      	ldr	r3, [r7, #4]
 8018c24:	4413      	add	r3, r2
 8018c26:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8018c28:	687b      	ldr	r3, [r7, #4]
 8018c2a:	f003 0307 	and.w	r3, r3, #7
 8018c2e:	2b00      	cmp	r3, #0
 8018c30:	d013      	beq.n	8018c5a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8018c32:	687b      	ldr	r3, [r7, #4]
 8018c34:	f023 0307 	bic.w	r3, r3, #7
 8018c38:	3308      	adds	r3, #8
 8018c3a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8018c3c:	687b      	ldr	r3, [r7, #4]
 8018c3e:	f003 0307 	and.w	r3, r3, #7
 8018c42:	2b00      	cmp	r3, #0
 8018c44:	d009      	beq.n	8018c5a <pvPortMalloc+0x6a>
 8018c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018c4a:	f383 8811 	msr	BASEPRI, r3
 8018c4e:	f3bf 8f6f 	isb	sy
 8018c52:	f3bf 8f4f 	dsb	sy
 8018c56:	617b      	str	r3, [r7, #20]
 8018c58:	e7fe      	b.n	8018c58 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8018c5a:	687b      	ldr	r3, [r7, #4]
 8018c5c:	2b00      	cmp	r3, #0
 8018c5e:	d068      	beq.n	8018d32 <pvPortMalloc+0x142>
 8018c60:	4b41      	ldr	r3, [pc, #260]	; (8018d68 <pvPortMalloc+0x178>)
 8018c62:	681b      	ldr	r3, [r3, #0]
 8018c64:	687a      	ldr	r2, [r7, #4]
 8018c66:	429a      	cmp	r2, r3
 8018c68:	d863      	bhi.n	8018d32 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8018c6a:	4b40      	ldr	r3, [pc, #256]	; (8018d6c <pvPortMalloc+0x17c>)
 8018c6c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8018c6e:	4b3f      	ldr	r3, [pc, #252]	; (8018d6c <pvPortMalloc+0x17c>)
 8018c70:	681b      	ldr	r3, [r3, #0]
 8018c72:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8018c74:	e004      	b.n	8018c80 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8018c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c78:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8018c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c7c:	681b      	ldr	r3, [r3, #0]
 8018c7e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8018c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c82:	685b      	ldr	r3, [r3, #4]
 8018c84:	687a      	ldr	r2, [r7, #4]
 8018c86:	429a      	cmp	r2, r3
 8018c88:	d903      	bls.n	8018c92 <pvPortMalloc+0xa2>
 8018c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c8c:	681b      	ldr	r3, [r3, #0]
 8018c8e:	2b00      	cmp	r3, #0
 8018c90:	d1f1      	bne.n	8018c76 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8018c92:	4b33      	ldr	r3, [pc, #204]	; (8018d60 <pvPortMalloc+0x170>)
 8018c94:	681b      	ldr	r3, [r3, #0]
 8018c96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018c98:	429a      	cmp	r2, r3
 8018c9a:	d04a      	beq.n	8018d32 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8018c9c:	6a3b      	ldr	r3, [r7, #32]
 8018c9e:	681b      	ldr	r3, [r3, #0]
 8018ca0:	2208      	movs	r2, #8
 8018ca2:	4413      	add	r3, r2
 8018ca4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8018ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ca8:	681a      	ldr	r2, [r3, #0]
 8018caa:	6a3b      	ldr	r3, [r7, #32]
 8018cac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8018cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cb0:	685a      	ldr	r2, [r3, #4]
 8018cb2:	687b      	ldr	r3, [r7, #4]
 8018cb4:	1ad2      	subs	r2, r2, r3
 8018cb6:	2308      	movs	r3, #8
 8018cb8:	005b      	lsls	r3, r3, #1
 8018cba:	429a      	cmp	r2, r3
 8018cbc:	d91e      	bls.n	8018cfc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8018cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018cc0:	687b      	ldr	r3, [r7, #4]
 8018cc2:	4413      	add	r3, r2
 8018cc4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8018cc6:	69bb      	ldr	r3, [r7, #24]
 8018cc8:	f003 0307 	and.w	r3, r3, #7
 8018ccc:	2b00      	cmp	r3, #0
 8018cce:	d009      	beq.n	8018ce4 <pvPortMalloc+0xf4>
 8018cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018cd4:	f383 8811 	msr	BASEPRI, r3
 8018cd8:	f3bf 8f6f 	isb	sy
 8018cdc:	f3bf 8f4f 	dsb	sy
 8018ce0:	613b      	str	r3, [r7, #16]
 8018ce2:	e7fe      	b.n	8018ce2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8018ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ce6:	685a      	ldr	r2, [r3, #4]
 8018ce8:	687b      	ldr	r3, [r7, #4]
 8018cea:	1ad2      	subs	r2, r2, r3
 8018cec:	69bb      	ldr	r3, [r7, #24]
 8018cee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8018cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cf2:	687a      	ldr	r2, [r7, #4]
 8018cf4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8018cf6:	69b8      	ldr	r0, [r7, #24]
 8018cf8:	f000 f8f6 	bl	8018ee8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8018cfc:	4b1a      	ldr	r3, [pc, #104]	; (8018d68 <pvPortMalloc+0x178>)
 8018cfe:	681a      	ldr	r2, [r3, #0]
 8018d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d02:	685b      	ldr	r3, [r3, #4]
 8018d04:	1ad3      	subs	r3, r2, r3
 8018d06:	4a18      	ldr	r2, [pc, #96]	; (8018d68 <pvPortMalloc+0x178>)
 8018d08:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8018d0a:	4b17      	ldr	r3, [pc, #92]	; (8018d68 <pvPortMalloc+0x178>)
 8018d0c:	681a      	ldr	r2, [r3, #0]
 8018d0e:	4b18      	ldr	r3, [pc, #96]	; (8018d70 <pvPortMalloc+0x180>)
 8018d10:	681b      	ldr	r3, [r3, #0]
 8018d12:	429a      	cmp	r2, r3
 8018d14:	d203      	bcs.n	8018d1e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8018d16:	4b14      	ldr	r3, [pc, #80]	; (8018d68 <pvPortMalloc+0x178>)
 8018d18:	681b      	ldr	r3, [r3, #0]
 8018d1a:	4a15      	ldr	r2, [pc, #84]	; (8018d70 <pvPortMalloc+0x180>)
 8018d1c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8018d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d20:	685a      	ldr	r2, [r3, #4]
 8018d22:	4b10      	ldr	r3, [pc, #64]	; (8018d64 <pvPortMalloc+0x174>)
 8018d24:	681b      	ldr	r3, [r3, #0]
 8018d26:	431a      	orrs	r2, r3
 8018d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d2a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8018d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d2e:	2200      	movs	r2, #0
 8018d30:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8018d32:	f7fe fc29 	bl	8017588 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8018d36:	69fb      	ldr	r3, [r7, #28]
 8018d38:	f003 0307 	and.w	r3, r3, #7
 8018d3c:	2b00      	cmp	r3, #0
 8018d3e:	d009      	beq.n	8018d54 <pvPortMalloc+0x164>
 8018d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018d44:	f383 8811 	msr	BASEPRI, r3
 8018d48:	f3bf 8f6f 	isb	sy
 8018d4c:	f3bf 8f4f 	dsb	sy
 8018d50:	60fb      	str	r3, [r7, #12]
 8018d52:	e7fe      	b.n	8018d52 <pvPortMalloc+0x162>
	return pvReturn;
 8018d54:	69fb      	ldr	r3, [r7, #28]
}
 8018d56:	4618      	mov	r0, r3
 8018d58:	3728      	adds	r7, #40	; 0x28
 8018d5a:	46bd      	mov	sp, r7
 8018d5c:	bd80      	pop	{r7, pc}
 8018d5e:	bf00      	nop
 8018d60:	200052c0 	.word	0x200052c0
 8018d64:	200052cc 	.word	0x200052cc
 8018d68:	200052c4 	.word	0x200052c4
 8018d6c:	200052b8 	.word	0x200052b8
 8018d70:	200052c8 	.word	0x200052c8

08018d74 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8018d74:	b580      	push	{r7, lr}
 8018d76:	b086      	sub	sp, #24
 8018d78:	af00      	add	r7, sp, #0
 8018d7a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8018d7c:	687b      	ldr	r3, [r7, #4]
 8018d7e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8018d80:	687b      	ldr	r3, [r7, #4]
 8018d82:	2b00      	cmp	r3, #0
 8018d84:	d046      	beq.n	8018e14 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8018d86:	2308      	movs	r3, #8
 8018d88:	425b      	negs	r3, r3
 8018d8a:	697a      	ldr	r2, [r7, #20]
 8018d8c:	4413      	add	r3, r2
 8018d8e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8018d90:	697b      	ldr	r3, [r7, #20]
 8018d92:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8018d94:	693b      	ldr	r3, [r7, #16]
 8018d96:	685a      	ldr	r2, [r3, #4]
 8018d98:	4b20      	ldr	r3, [pc, #128]	; (8018e1c <vPortFree+0xa8>)
 8018d9a:	681b      	ldr	r3, [r3, #0]
 8018d9c:	4013      	ands	r3, r2
 8018d9e:	2b00      	cmp	r3, #0
 8018da0:	d109      	bne.n	8018db6 <vPortFree+0x42>
 8018da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018da6:	f383 8811 	msr	BASEPRI, r3
 8018daa:	f3bf 8f6f 	isb	sy
 8018dae:	f3bf 8f4f 	dsb	sy
 8018db2:	60fb      	str	r3, [r7, #12]
 8018db4:	e7fe      	b.n	8018db4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8018db6:	693b      	ldr	r3, [r7, #16]
 8018db8:	681b      	ldr	r3, [r3, #0]
 8018dba:	2b00      	cmp	r3, #0
 8018dbc:	d009      	beq.n	8018dd2 <vPortFree+0x5e>
 8018dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018dc2:	f383 8811 	msr	BASEPRI, r3
 8018dc6:	f3bf 8f6f 	isb	sy
 8018dca:	f3bf 8f4f 	dsb	sy
 8018dce:	60bb      	str	r3, [r7, #8]
 8018dd0:	e7fe      	b.n	8018dd0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8018dd2:	693b      	ldr	r3, [r7, #16]
 8018dd4:	685a      	ldr	r2, [r3, #4]
 8018dd6:	4b11      	ldr	r3, [pc, #68]	; (8018e1c <vPortFree+0xa8>)
 8018dd8:	681b      	ldr	r3, [r3, #0]
 8018dda:	4013      	ands	r3, r2
 8018ddc:	2b00      	cmp	r3, #0
 8018dde:	d019      	beq.n	8018e14 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8018de0:	693b      	ldr	r3, [r7, #16]
 8018de2:	681b      	ldr	r3, [r3, #0]
 8018de4:	2b00      	cmp	r3, #0
 8018de6:	d115      	bne.n	8018e14 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8018de8:	693b      	ldr	r3, [r7, #16]
 8018dea:	685a      	ldr	r2, [r3, #4]
 8018dec:	4b0b      	ldr	r3, [pc, #44]	; (8018e1c <vPortFree+0xa8>)
 8018dee:	681b      	ldr	r3, [r3, #0]
 8018df0:	43db      	mvns	r3, r3
 8018df2:	401a      	ands	r2, r3
 8018df4:	693b      	ldr	r3, [r7, #16]
 8018df6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8018df8:	f7fe fbb8 	bl	801756c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8018dfc:	693b      	ldr	r3, [r7, #16]
 8018dfe:	685a      	ldr	r2, [r3, #4]
 8018e00:	4b07      	ldr	r3, [pc, #28]	; (8018e20 <vPortFree+0xac>)
 8018e02:	681b      	ldr	r3, [r3, #0]
 8018e04:	4413      	add	r3, r2
 8018e06:	4a06      	ldr	r2, [pc, #24]	; (8018e20 <vPortFree+0xac>)
 8018e08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8018e0a:	6938      	ldr	r0, [r7, #16]
 8018e0c:	f000 f86c 	bl	8018ee8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8018e10:	f7fe fbba 	bl	8017588 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8018e14:	bf00      	nop
 8018e16:	3718      	adds	r7, #24
 8018e18:	46bd      	mov	sp, r7
 8018e1a:	bd80      	pop	{r7, pc}
 8018e1c:	200052cc 	.word	0x200052cc
 8018e20:	200052c4 	.word	0x200052c4

08018e24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8018e24:	b480      	push	{r7}
 8018e26:	b085      	sub	sp, #20
 8018e28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8018e2a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8018e2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8018e30:	4b27      	ldr	r3, [pc, #156]	; (8018ed0 <prvHeapInit+0xac>)
 8018e32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8018e34:	68fb      	ldr	r3, [r7, #12]
 8018e36:	f003 0307 	and.w	r3, r3, #7
 8018e3a:	2b00      	cmp	r3, #0
 8018e3c:	d00c      	beq.n	8018e58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8018e3e:	68fb      	ldr	r3, [r7, #12]
 8018e40:	3307      	adds	r3, #7
 8018e42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8018e44:	68fb      	ldr	r3, [r7, #12]
 8018e46:	f023 0307 	bic.w	r3, r3, #7
 8018e4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8018e4c:	68ba      	ldr	r2, [r7, #8]
 8018e4e:	68fb      	ldr	r3, [r7, #12]
 8018e50:	1ad3      	subs	r3, r2, r3
 8018e52:	4a1f      	ldr	r2, [pc, #124]	; (8018ed0 <prvHeapInit+0xac>)
 8018e54:	4413      	add	r3, r2
 8018e56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8018e58:	68fb      	ldr	r3, [r7, #12]
 8018e5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8018e5c:	4a1d      	ldr	r2, [pc, #116]	; (8018ed4 <prvHeapInit+0xb0>)
 8018e5e:	687b      	ldr	r3, [r7, #4]
 8018e60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8018e62:	4b1c      	ldr	r3, [pc, #112]	; (8018ed4 <prvHeapInit+0xb0>)
 8018e64:	2200      	movs	r2, #0
 8018e66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8018e68:	687b      	ldr	r3, [r7, #4]
 8018e6a:	68ba      	ldr	r2, [r7, #8]
 8018e6c:	4413      	add	r3, r2
 8018e6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8018e70:	2208      	movs	r2, #8
 8018e72:	68fb      	ldr	r3, [r7, #12]
 8018e74:	1a9b      	subs	r3, r3, r2
 8018e76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8018e78:	68fb      	ldr	r3, [r7, #12]
 8018e7a:	f023 0307 	bic.w	r3, r3, #7
 8018e7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8018e80:	68fb      	ldr	r3, [r7, #12]
 8018e82:	4a15      	ldr	r2, [pc, #84]	; (8018ed8 <prvHeapInit+0xb4>)
 8018e84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8018e86:	4b14      	ldr	r3, [pc, #80]	; (8018ed8 <prvHeapInit+0xb4>)
 8018e88:	681b      	ldr	r3, [r3, #0]
 8018e8a:	2200      	movs	r2, #0
 8018e8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8018e8e:	4b12      	ldr	r3, [pc, #72]	; (8018ed8 <prvHeapInit+0xb4>)
 8018e90:	681b      	ldr	r3, [r3, #0]
 8018e92:	2200      	movs	r2, #0
 8018e94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8018e96:	687b      	ldr	r3, [r7, #4]
 8018e98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8018e9a:	683b      	ldr	r3, [r7, #0]
 8018e9c:	68fa      	ldr	r2, [r7, #12]
 8018e9e:	1ad2      	subs	r2, r2, r3
 8018ea0:	683b      	ldr	r3, [r7, #0]
 8018ea2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8018ea4:	4b0c      	ldr	r3, [pc, #48]	; (8018ed8 <prvHeapInit+0xb4>)
 8018ea6:	681a      	ldr	r2, [r3, #0]
 8018ea8:	683b      	ldr	r3, [r7, #0]
 8018eaa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8018eac:	683b      	ldr	r3, [r7, #0]
 8018eae:	685b      	ldr	r3, [r3, #4]
 8018eb0:	4a0a      	ldr	r2, [pc, #40]	; (8018edc <prvHeapInit+0xb8>)
 8018eb2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8018eb4:	683b      	ldr	r3, [r7, #0]
 8018eb6:	685b      	ldr	r3, [r3, #4]
 8018eb8:	4a09      	ldr	r2, [pc, #36]	; (8018ee0 <prvHeapInit+0xbc>)
 8018eba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8018ebc:	4b09      	ldr	r3, [pc, #36]	; (8018ee4 <prvHeapInit+0xc0>)
 8018ebe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8018ec2:	601a      	str	r2, [r3, #0]
}
 8018ec4:	bf00      	nop
 8018ec6:	3714      	adds	r7, #20
 8018ec8:	46bd      	mov	sp, r7
 8018eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ece:	4770      	bx	lr
 8018ed0:	200016b8 	.word	0x200016b8
 8018ed4:	200052b8 	.word	0x200052b8
 8018ed8:	200052c0 	.word	0x200052c0
 8018edc:	200052c8 	.word	0x200052c8
 8018ee0:	200052c4 	.word	0x200052c4
 8018ee4:	200052cc 	.word	0x200052cc

08018ee8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8018ee8:	b480      	push	{r7}
 8018eea:	b085      	sub	sp, #20
 8018eec:	af00      	add	r7, sp, #0
 8018eee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8018ef0:	4b28      	ldr	r3, [pc, #160]	; (8018f94 <prvInsertBlockIntoFreeList+0xac>)
 8018ef2:	60fb      	str	r3, [r7, #12]
 8018ef4:	e002      	b.n	8018efc <prvInsertBlockIntoFreeList+0x14>
 8018ef6:	68fb      	ldr	r3, [r7, #12]
 8018ef8:	681b      	ldr	r3, [r3, #0]
 8018efa:	60fb      	str	r3, [r7, #12]
 8018efc:	68fb      	ldr	r3, [r7, #12]
 8018efe:	681b      	ldr	r3, [r3, #0]
 8018f00:	687a      	ldr	r2, [r7, #4]
 8018f02:	429a      	cmp	r2, r3
 8018f04:	d8f7      	bhi.n	8018ef6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8018f06:	68fb      	ldr	r3, [r7, #12]
 8018f08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8018f0a:	68fb      	ldr	r3, [r7, #12]
 8018f0c:	685b      	ldr	r3, [r3, #4]
 8018f0e:	68ba      	ldr	r2, [r7, #8]
 8018f10:	4413      	add	r3, r2
 8018f12:	687a      	ldr	r2, [r7, #4]
 8018f14:	429a      	cmp	r2, r3
 8018f16:	d108      	bne.n	8018f2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8018f18:	68fb      	ldr	r3, [r7, #12]
 8018f1a:	685a      	ldr	r2, [r3, #4]
 8018f1c:	687b      	ldr	r3, [r7, #4]
 8018f1e:	685b      	ldr	r3, [r3, #4]
 8018f20:	441a      	add	r2, r3
 8018f22:	68fb      	ldr	r3, [r7, #12]
 8018f24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8018f26:	68fb      	ldr	r3, [r7, #12]
 8018f28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8018f2a:	687b      	ldr	r3, [r7, #4]
 8018f2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8018f2e:	687b      	ldr	r3, [r7, #4]
 8018f30:	685b      	ldr	r3, [r3, #4]
 8018f32:	68ba      	ldr	r2, [r7, #8]
 8018f34:	441a      	add	r2, r3
 8018f36:	68fb      	ldr	r3, [r7, #12]
 8018f38:	681b      	ldr	r3, [r3, #0]
 8018f3a:	429a      	cmp	r2, r3
 8018f3c:	d118      	bne.n	8018f70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8018f3e:	68fb      	ldr	r3, [r7, #12]
 8018f40:	681a      	ldr	r2, [r3, #0]
 8018f42:	4b15      	ldr	r3, [pc, #84]	; (8018f98 <prvInsertBlockIntoFreeList+0xb0>)
 8018f44:	681b      	ldr	r3, [r3, #0]
 8018f46:	429a      	cmp	r2, r3
 8018f48:	d00d      	beq.n	8018f66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8018f4a:	687b      	ldr	r3, [r7, #4]
 8018f4c:	685a      	ldr	r2, [r3, #4]
 8018f4e:	68fb      	ldr	r3, [r7, #12]
 8018f50:	681b      	ldr	r3, [r3, #0]
 8018f52:	685b      	ldr	r3, [r3, #4]
 8018f54:	441a      	add	r2, r3
 8018f56:	687b      	ldr	r3, [r7, #4]
 8018f58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8018f5a:	68fb      	ldr	r3, [r7, #12]
 8018f5c:	681b      	ldr	r3, [r3, #0]
 8018f5e:	681a      	ldr	r2, [r3, #0]
 8018f60:	687b      	ldr	r3, [r7, #4]
 8018f62:	601a      	str	r2, [r3, #0]
 8018f64:	e008      	b.n	8018f78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8018f66:	4b0c      	ldr	r3, [pc, #48]	; (8018f98 <prvInsertBlockIntoFreeList+0xb0>)
 8018f68:	681a      	ldr	r2, [r3, #0]
 8018f6a:	687b      	ldr	r3, [r7, #4]
 8018f6c:	601a      	str	r2, [r3, #0]
 8018f6e:	e003      	b.n	8018f78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8018f70:	68fb      	ldr	r3, [r7, #12]
 8018f72:	681a      	ldr	r2, [r3, #0]
 8018f74:	687b      	ldr	r3, [r7, #4]
 8018f76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8018f78:	68fa      	ldr	r2, [r7, #12]
 8018f7a:	687b      	ldr	r3, [r7, #4]
 8018f7c:	429a      	cmp	r2, r3
 8018f7e:	d002      	beq.n	8018f86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8018f80:	68fb      	ldr	r3, [r7, #12]
 8018f82:	687a      	ldr	r2, [r7, #4]
 8018f84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8018f86:	bf00      	nop
 8018f88:	3714      	adds	r7, #20
 8018f8a:	46bd      	mov	sp, r7
 8018f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f90:	4770      	bx	lr
 8018f92:	bf00      	nop
 8018f94:	200052b8 	.word	0x200052b8
 8018f98:	200052c0 	.word	0x200052c0

08018f9c <cosf>:
 8018f9c:	ee10 3a10 	vmov	r3, s0
 8018fa0:	b507      	push	{r0, r1, r2, lr}
 8018fa2:	4a1c      	ldr	r2, [pc, #112]	; (8019014 <cosf+0x78>)
 8018fa4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8018fa8:	4293      	cmp	r3, r2
 8018faa:	dc04      	bgt.n	8018fb6 <cosf+0x1a>
 8018fac:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8019018 <cosf+0x7c>
 8018fb0:	f000 fbe6 	bl	8019780 <__kernel_cosf>
 8018fb4:	e004      	b.n	8018fc0 <cosf+0x24>
 8018fb6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8018fba:	db04      	blt.n	8018fc6 <cosf+0x2a>
 8018fbc:	ee30 0a40 	vsub.f32	s0, s0, s0
 8018fc0:	b003      	add	sp, #12
 8018fc2:	f85d fb04 	ldr.w	pc, [sp], #4
 8018fc6:	4668      	mov	r0, sp
 8018fc8:	f000 faaa 	bl	8019520 <__ieee754_rem_pio2f>
 8018fcc:	f000 0003 	and.w	r0, r0, #3
 8018fd0:	2801      	cmp	r0, #1
 8018fd2:	d007      	beq.n	8018fe4 <cosf+0x48>
 8018fd4:	2802      	cmp	r0, #2
 8018fd6:	d00e      	beq.n	8018ff6 <cosf+0x5a>
 8018fd8:	b9a0      	cbnz	r0, 8019004 <cosf+0x68>
 8018fda:	eddd 0a01 	vldr	s1, [sp, #4]
 8018fde:	ed9d 0a00 	vldr	s0, [sp]
 8018fe2:	e7e5      	b.n	8018fb0 <cosf+0x14>
 8018fe4:	eddd 0a01 	vldr	s1, [sp, #4]
 8018fe8:	ed9d 0a00 	vldr	s0, [sp]
 8018fec:	f000 fea8 	bl	8019d40 <__kernel_sinf>
 8018ff0:	eeb1 0a40 	vneg.f32	s0, s0
 8018ff4:	e7e4      	b.n	8018fc0 <cosf+0x24>
 8018ff6:	eddd 0a01 	vldr	s1, [sp, #4]
 8018ffa:	ed9d 0a00 	vldr	s0, [sp]
 8018ffe:	f000 fbbf 	bl	8019780 <__kernel_cosf>
 8019002:	e7f5      	b.n	8018ff0 <cosf+0x54>
 8019004:	2001      	movs	r0, #1
 8019006:	eddd 0a01 	vldr	s1, [sp, #4]
 801900a:	ed9d 0a00 	vldr	s0, [sp]
 801900e:	f000 fe97 	bl	8019d40 <__kernel_sinf>
 8019012:	e7d5      	b.n	8018fc0 <cosf+0x24>
 8019014:	3f490fd8 	.word	0x3f490fd8
 8019018:	00000000 	.word	0x00000000

0801901c <sinf>:
 801901c:	ee10 3a10 	vmov	r3, s0
 8019020:	b507      	push	{r0, r1, r2, lr}
 8019022:	4a1d      	ldr	r2, [pc, #116]	; (8019098 <sinf+0x7c>)
 8019024:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8019028:	4293      	cmp	r3, r2
 801902a:	dc05      	bgt.n	8019038 <sinf+0x1c>
 801902c:	eddf 0a1b 	vldr	s1, [pc, #108]	; 801909c <sinf+0x80>
 8019030:	2000      	movs	r0, #0
 8019032:	f000 fe85 	bl	8019d40 <__kernel_sinf>
 8019036:	e004      	b.n	8019042 <sinf+0x26>
 8019038:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801903c:	db04      	blt.n	8019048 <sinf+0x2c>
 801903e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8019042:	b003      	add	sp, #12
 8019044:	f85d fb04 	ldr.w	pc, [sp], #4
 8019048:	4668      	mov	r0, sp
 801904a:	f000 fa69 	bl	8019520 <__ieee754_rem_pio2f>
 801904e:	f000 0003 	and.w	r0, r0, #3
 8019052:	2801      	cmp	r0, #1
 8019054:	d008      	beq.n	8019068 <sinf+0x4c>
 8019056:	2802      	cmp	r0, #2
 8019058:	d00d      	beq.n	8019076 <sinf+0x5a>
 801905a:	b9b0      	cbnz	r0, 801908a <sinf+0x6e>
 801905c:	2001      	movs	r0, #1
 801905e:	eddd 0a01 	vldr	s1, [sp, #4]
 8019062:	ed9d 0a00 	vldr	s0, [sp]
 8019066:	e7e4      	b.n	8019032 <sinf+0x16>
 8019068:	eddd 0a01 	vldr	s1, [sp, #4]
 801906c:	ed9d 0a00 	vldr	s0, [sp]
 8019070:	f000 fb86 	bl	8019780 <__kernel_cosf>
 8019074:	e7e5      	b.n	8019042 <sinf+0x26>
 8019076:	2001      	movs	r0, #1
 8019078:	eddd 0a01 	vldr	s1, [sp, #4]
 801907c:	ed9d 0a00 	vldr	s0, [sp]
 8019080:	f000 fe5e 	bl	8019d40 <__kernel_sinf>
 8019084:	eeb1 0a40 	vneg.f32	s0, s0
 8019088:	e7db      	b.n	8019042 <sinf+0x26>
 801908a:	eddd 0a01 	vldr	s1, [sp, #4]
 801908e:	ed9d 0a00 	vldr	s0, [sp]
 8019092:	f000 fb75 	bl	8019780 <__kernel_cosf>
 8019096:	e7f5      	b.n	8019084 <sinf+0x68>
 8019098:	3f490fd8 	.word	0x3f490fd8
 801909c:	00000000 	.word	0x00000000

080190a0 <asinf>:
 80190a0:	b510      	push	{r4, lr}
 80190a2:	ed2d 8b02 	vpush	{d8}
 80190a6:	4c27      	ldr	r4, [pc, #156]	; (8019144 <asinf+0xa4>)
 80190a8:	b08a      	sub	sp, #40	; 0x28
 80190aa:	eeb0 8a40 	vmov.f32	s16, s0
 80190ae:	f000 f8a1 	bl	80191f4 <__ieee754_asinf>
 80190b2:	f994 3000 	ldrsb.w	r3, [r4]
 80190b6:	3301      	adds	r3, #1
 80190b8:	eef0 8a40 	vmov.f32	s17, s0
 80190bc:	d03c      	beq.n	8019138 <asinf+0x98>
 80190be:	eeb4 8a48 	vcmp.f32	s16, s16
 80190c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80190c6:	d637      	bvs.n	8019138 <asinf+0x98>
 80190c8:	eeb0 0a48 	vmov.f32	s0, s16
 80190cc:	f000 ff60 	bl	8019f90 <fabsf>
 80190d0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80190d4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80190d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80190dc:	dd2c      	ble.n	8019138 <asinf+0x98>
 80190de:	2301      	movs	r3, #1
 80190e0:	9300      	str	r3, [sp, #0]
 80190e2:	4b19      	ldr	r3, [pc, #100]	; (8019148 <asinf+0xa8>)
 80190e4:	9301      	str	r3, [sp, #4]
 80190e6:	ee18 0a10 	vmov	r0, s16
 80190ea:	2300      	movs	r3, #0
 80190ec:	9308      	str	r3, [sp, #32]
 80190ee:	f7e7 fa3b 	bl	8000568 <__aeabi_f2d>
 80190f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80190f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80190fa:	4814      	ldr	r0, [pc, #80]	; (801914c <asinf+0xac>)
 80190fc:	f000 fe6c 	bl	8019dd8 <nan>
 8019100:	f994 3000 	ldrsb.w	r3, [r4]
 8019104:	2b02      	cmp	r3, #2
 8019106:	ed8d 0b06 	vstr	d0, [sp, #24]
 801910a:	d104      	bne.n	8019116 <asinf+0x76>
 801910c:	f001 f814 	bl	801a138 <__errno>
 8019110:	2321      	movs	r3, #33	; 0x21
 8019112:	6003      	str	r3, [r0, #0]
 8019114:	e004      	b.n	8019120 <asinf+0x80>
 8019116:	4668      	mov	r0, sp
 8019118:	f000 fe5a 	bl	8019dd0 <matherr>
 801911c:	2800      	cmp	r0, #0
 801911e:	d0f5      	beq.n	801910c <asinf+0x6c>
 8019120:	9b08      	ldr	r3, [sp, #32]
 8019122:	b11b      	cbz	r3, 801912c <asinf+0x8c>
 8019124:	f001 f808 	bl	801a138 <__errno>
 8019128:	9b08      	ldr	r3, [sp, #32]
 801912a:	6003      	str	r3, [r0, #0]
 801912c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019130:	f7e7 fd6a 	bl	8000c08 <__aeabi_d2f>
 8019134:	ee08 0a90 	vmov	s17, r0
 8019138:	eeb0 0a68 	vmov.f32	s0, s17
 801913c:	b00a      	add	sp, #40	; 0x28
 801913e:	ecbd 8b02 	vpop	{d8}
 8019142:	bd10      	pop	{r4, pc}
 8019144:	20000118 	.word	0x20000118
 8019148:	0801efd0 	.word	0x0801efd0
 801914c:	0801f407 	.word	0x0801f407

08019150 <atan2f>:
 8019150:	f000 b938 	b.w	80193c4 <__ieee754_atan2f>

08019154 <sqrtf>:
 8019154:	b510      	push	{r4, lr}
 8019156:	ed2d 8b02 	vpush	{d8}
 801915a:	b08a      	sub	sp, #40	; 0x28
 801915c:	eeb0 8a40 	vmov.f32	s16, s0
 8019160:	f000 fb0a 	bl	8019778 <__ieee754_sqrtf>
 8019164:	4b21      	ldr	r3, [pc, #132]	; (80191ec <sqrtf+0x98>)
 8019166:	f993 4000 	ldrsb.w	r4, [r3]
 801916a:	1c63      	adds	r3, r4, #1
 801916c:	d02c      	beq.n	80191c8 <sqrtf+0x74>
 801916e:	eeb4 8a48 	vcmp.f32	s16, s16
 8019172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019176:	d627      	bvs.n	80191c8 <sqrtf+0x74>
 8019178:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801917c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019180:	d522      	bpl.n	80191c8 <sqrtf+0x74>
 8019182:	2301      	movs	r3, #1
 8019184:	9300      	str	r3, [sp, #0]
 8019186:	4b1a      	ldr	r3, [pc, #104]	; (80191f0 <sqrtf+0x9c>)
 8019188:	9301      	str	r3, [sp, #4]
 801918a:	ee18 0a10 	vmov	r0, s16
 801918e:	2300      	movs	r3, #0
 8019190:	9308      	str	r3, [sp, #32]
 8019192:	f7e7 f9e9 	bl	8000568 <__aeabi_f2d>
 8019196:	2200      	movs	r2, #0
 8019198:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801919c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80191a0:	2300      	movs	r3, #0
 80191a2:	b9ac      	cbnz	r4, 80191d0 <sqrtf+0x7c>
 80191a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80191a8:	4668      	mov	r0, sp
 80191aa:	f000 fe11 	bl	8019dd0 <matherr>
 80191ae:	b1b8      	cbz	r0, 80191e0 <sqrtf+0x8c>
 80191b0:	9b08      	ldr	r3, [sp, #32]
 80191b2:	b11b      	cbz	r3, 80191bc <sqrtf+0x68>
 80191b4:	f000 ffc0 	bl	801a138 <__errno>
 80191b8:	9b08      	ldr	r3, [sp, #32]
 80191ba:	6003      	str	r3, [r0, #0]
 80191bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80191c0:	f7e7 fd22 	bl	8000c08 <__aeabi_d2f>
 80191c4:	ee00 0a10 	vmov	s0, r0
 80191c8:	b00a      	add	sp, #40	; 0x28
 80191ca:	ecbd 8b02 	vpop	{d8}
 80191ce:	bd10      	pop	{r4, pc}
 80191d0:	4610      	mov	r0, r2
 80191d2:	4619      	mov	r1, r3
 80191d4:	f7e7 fb4a 	bl	800086c <__aeabi_ddiv>
 80191d8:	2c02      	cmp	r4, #2
 80191da:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80191de:	d1e3      	bne.n	80191a8 <sqrtf+0x54>
 80191e0:	f000 ffaa 	bl	801a138 <__errno>
 80191e4:	2321      	movs	r3, #33	; 0x21
 80191e6:	6003      	str	r3, [r0, #0]
 80191e8:	e7e2      	b.n	80191b0 <sqrtf+0x5c>
 80191ea:	bf00      	nop
 80191ec:	20000118 	.word	0x20000118
 80191f0:	0801efd6 	.word	0x0801efd6

080191f4 <__ieee754_asinf>:
 80191f4:	b538      	push	{r3, r4, r5, lr}
 80191f6:	ee10 5a10 	vmov	r5, s0
 80191fa:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80191fe:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8019202:	ed2d 8b04 	vpush	{d8-d9}
 8019206:	d10c      	bne.n	8019222 <__ieee754_asinf+0x2e>
 8019208:	eddf 7a5e 	vldr	s15, [pc, #376]	; 8019384 <__ieee754_asinf+0x190>
 801920c:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8019388 <__ieee754_asinf+0x194>
 8019210:	ee60 7a27 	vmul.f32	s15, s0, s15
 8019214:	eee0 7a07 	vfma.f32	s15, s0, s14
 8019218:	eeb0 0a67 	vmov.f32	s0, s15
 801921c:	ecbd 8b04 	vpop	{d8-d9}
 8019220:	bd38      	pop	{r3, r4, r5, pc}
 8019222:	dd04      	ble.n	801922e <__ieee754_asinf+0x3a>
 8019224:	ee70 7a40 	vsub.f32	s15, s0, s0
 8019228:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801922c:	e7f6      	b.n	801921c <__ieee754_asinf+0x28>
 801922e:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8019232:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8019236:	da0b      	bge.n	8019250 <__ieee754_asinf+0x5c>
 8019238:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 801923c:	da52      	bge.n	80192e4 <__ieee754_asinf+0xf0>
 801923e:	eddf 7a53 	vldr	s15, [pc, #332]	; 801938c <__ieee754_asinf+0x198>
 8019242:	ee70 7a27 	vadd.f32	s15, s0, s15
 8019246:	eef4 7ae8 	vcmpe.f32	s15, s17
 801924a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801924e:	dce5      	bgt.n	801921c <__ieee754_asinf+0x28>
 8019250:	f000 fe9e 	bl	8019f90 <fabsf>
 8019254:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8019258:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 801925c:	ee20 8a08 	vmul.f32	s16, s0, s16
 8019260:	eddf 7a4b 	vldr	s15, [pc, #300]	; 8019390 <__ieee754_asinf+0x19c>
 8019264:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8019394 <__ieee754_asinf+0x1a0>
 8019268:	ed9f 9a4b 	vldr	s18, [pc, #300]	; 8019398 <__ieee754_asinf+0x1a4>
 801926c:	eea8 7a27 	vfma.f32	s14, s16, s15
 8019270:	eddf 7a4a 	vldr	s15, [pc, #296]	; 801939c <__ieee754_asinf+0x1a8>
 8019274:	eee7 7a08 	vfma.f32	s15, s14, s16
 8019278:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80193a0 <__ieee754_asinf+0x1ac>
 801927c:	eea7 7a88 	vfma.f32	s14, s15, s16
 8019280:	eddf 7a48 	vldr	s15, [pc, #288]	; 80193a4 <__ieee754_asinf+0x1b0>
 8019284:	eee7 7a08 	vfma.f32	s15, s14, s16
 8019288:	ed9f 7a47 	vldr	s14, [pc, #284]	; 80193a8 <__ieee754_asinf+0x1b4>
 801928c:	eea7 9a88 	vfma.f32	s18, s15, s16
 8019290:	eddf 7a46 	vldr	s15, [pc, #280]	; 80193ac <__ieee754_asinf+0x1b8>
 8019294:	eee8 7a07 	vfma.f32	s15, s16, s14
 8019298:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80193b0 <__ieee754_asinf+0x1bc>
 801929c:	eea7 7a88 	vfma.f32	s14, s15, s16
 80192a0:	eddf 7a44 	vldr	s15, [pc, #272]	; 80193b4 <__ieee754_asinf+0x1c0>
 80192a4:	eee7 7a08 	vfma.f32	s15, s14, s16
 80192a8:	eeb0 0a48 	vmov.f32	s0, s16
 80192ac:	eee7 8a88 	vfma.f32	s17, s15, s16
 80192b0:	f000 fa62 	bl	8019778 <__ieee754_sqrtf>
 80192b4:	4b40      	ldr	r3, [pc, #256]	; (80193b8 <__ieee754_asinf+0x1c4>)
 80192b6:	ee29 9a08 	vmul.f32	s18, s18, s16
 80192ba:	429c      	cmp	r4, r3
 80192bc:	ee89 6a28 	vdiv.f32	s12, s18, s17
 80192c0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80192c4:	dd3d      	ble.n	8019342 <__ieee754_asinf+0x14e>
 80192c6:	eea0 0a06 	vfma.f32	s0, s0, s12
 80192ca:	eddf 7a3c 	vldr	s15, [pc, #240]	; 80193bc <__ieee754_asinf+0x1c8>
 80192ce:	eee0 7a07 	vfma.f32	s15, s0, s14
 80192d2:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8019388 <__ieee754_asinf+0x194>
 80192d6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80192da:	2d00      	cmp	r5, #0
 80192dc:	bfd8      	it	le
 80192de:	eeb1 0a40 	vnegle.f32	s0, s0
 80192e2:	e79b      	b.n	801921c <__ieee754_asinf+0x28>
 80192e4:	ee60 7a00 	vmul.f32	s15, s0, s0
 80192e8:	eddf 6a29 	vldr	s13, [pc, #164]	; 8019390 <__ieee754_asinf+0x19c>
 80192ec:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8019394 <__ieee754_asinf+0x1a0>
 80192f0:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 80193a8 <__ieee754_asinf+0x1b4>
 80192f4:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80192f8:	eddf 6a28 	vldr	s13, [pc, #160]	; 801939c <__ieee754_asinf+0x1a8>
 80192fc:	eee7 6a27 	vfma.f32	s13, s14, s15
 8019300:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80193a0 <__ieee754_asinf+0x1ac>
 8019304:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8019308:	eddf 6a26 	vldr	s13, [pc, #152]	; 80193a4 <__ieee754_asinf+0x1b0>
 801930c:	eee7 6a27 	vfma.f32	s13, s14, s15
 8019310:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8019398 <__ieee754_asinf+0x1a4>
 8019314:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8019318:	eddf 6a24 	vldr	s13, [pc, #144]	; 80193ac <__ieee754_asinf+0x1b8>
 801931c:	eee7 6a86 	vfma.f32	s13, s15, s12
 8019320:	ed9f 6a23 	vldr	s12, [pc, #140]	; 80193b0 <__ieee754_asinf+0x1bc>
 8019324:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8019328:	eddf 6a22 	vldr	s13, [pc, #136]	; 80193b4 <__ieee754_asinf+0x1c0>
 801932c:	eee6 6a27 	vfma.f32	s13, s12, s15
 8019330:	ee27 7a27 	vmul.f32	s14, s14, s15
 8019334:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8019338:	eec7 7a28 	vdiv.f32	s15, s14, s17
 801933c:	eea0 0a27 	vfma.f32	s0, s0, s15
 8019340:	e76c      	b.n	801921c <__ieee754_asinf+0x28>
 8019342:	ee10 3a10 	vmov	r3, s0
 8019346:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801934a:	f023 030f 	bic.w	r3, r3, #15
 801934e:	ee07 3a90 	vmov	s15, r3
 8019352:	eef1 6a67 	vneg.f32	s13, s15
 8019356:	eea6 8aa7 	vfma.f32	s16, s13, s15
 801935a:	ee70 5a00 	vadd.f32	s11, s0, s0
 801935e:	ee37 0a80 	vadd.f32	s0, s15, s0
 8019362:	eddf 7a08 	vldr	s15, [pc, #32]	; 8019384 <__ieee754_asinf+0x190>
 8019366:	ee88 5a00 	vdiv.f32	s10, s16, s0
 801936a:	ed9f 0a15 	vldr	s0, [pc, #84]	; 80193c0 <__ieee754_asinf+0x1cc>
 801936e:	eee5 7a47 	vfms.f32	s15, s10, s14
 8019372:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8019376:	eeb0 6a40 	vmov.f32	s12, s0
 801937a:	eea6 6a87 	vfma.f32	s12, s13, s14
 801937e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8019382:	e7a8      	b.n	80192d6 <__ieee754_asinf+0xe2>
 8019384:	b33bbd2e 	.word	0xb33bbd2e
 8019388:	3fc90fdb 	.word	0x3fc90fdb
 801938c:	7149f2ca 	.word	0x7149f2ca
 8019390:	3811ef08 	.word	0x3811ef08
 8019394:	3a4f7f04 	.word	0x3a4f7f04
 8019398:	3e2aaaab 	.word	0x3e2aaaab
 801939c:	bd241146 	.word	0xbd241146
 80193a0:	3e4e0aa8 	.word	0x3e4e0aa8
 80193a4:	bea6b090 	.word	0xbea6b090
 80193a8:	3d9dc62e 	.word	0x3d9dc62e
 80193ac:	bf303361 	.word	0xbf303361
 80193b0:	4001572d 	.word	0x4001572d
 80193b4:	c019d139 	.word	0xc019d139
 80193b8:	3f799999 	.word	0x3f799999
 80193bc:	333bbd2e 	.word	0x333bbd2e
 80193c0:	3f490fdb 	.word	0x3f490fdb

080193c4 <__ieee754_atan2f>:
 80193c4:	ee10 2a90 	vmov	r2, s1
 80193c8:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 80193cc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80193d0:	b510      	push	{r4, lr}
 80193d2:	eef0 7a40 	vmov.f32	s15, s0
 80193d6:	dc06      	bgt.n	80193e6 <__ieee754_atan2f+0x22>
 80193d8:	ee10 0a10 	vmov	r0, s0
 80193dc:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80193e0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80193e4:	dd04      	ble.n	80193f0 <__ieee754_atan2f+0x2c>
 80193e6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80193ea:	eeb0 0a67 	vmov.f32	s0, s15
 80193ee:	bd10      	pop	{r4, pc}
 80193f0:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 80193f4:	d103      	bne.n	80193fe <__ieee754_atan2f+0x3a>
 80193f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80193fa:	f000 bcf5 	b.w	8019de8 <atanf>
 80193fe:	1794      	asrs	r4, r2, #30
 8019400:	f004 0402 	and.w	r4, r4, #2
 8019404:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8019408:	b943      	cbnz	r3, 801941c <__ieee754_atan2f+0x58>
 801940a:	2c02      	cmp	r4, #2
 801940c:	d06e      	beq.n	80194ec <__ieee754_atan2f+0x128>
 801940e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 80194f4 <__ieee754_atan2f+0x130>
 8019412:	2c03      	cmp	r4, #3
 8019414:	bf08      	it	eq
 8019416:	eef0 7a47 	vmoveq.f32	s15, s14
 801941a:	e7e6      	b.n	80193ea <__ieee754_atan2f+0x26>
 801941c:	b941      	cbnz	r1, 8019430 <__ieee754_atan2f+0x6c>
 801941e:	eddf 7a36 	vldr	s15, [pc, #216]	; 80194f8 <__ieee754_atan2f+0x134>
 8019422:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80194fc <__ieee754_atan2f+0x138>
 8019426:	2800      	cmp	r0, #0
 8019428:	bfb8      	it	lt
 801942a:	eef0 7a47 	vmovlt.f32	s15, s14
 801942e:	e7dc      	b.n	80193ea <__ieee754_atan2f+0x26>
 8019430:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8019434:	d122      	bne.n	801947c <__ieee754_atan2f+0xb8>
 8019436:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801943a:	d112      	bne.n	8019462 <__ieee754_atan2f+0x9e>
 801943c:	2c02      	cmp	r4, #2
 801943e:	d00a      	beq.n	8019456 <__ieee754_atan2f+0x92>
 8019440:	2c03      	cmp	r4, #3
 8019442:	d00b      	beq.n	801945c <__ieee754_atan2f+0x98>
 8019444:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8019500 <__ieee754_atan2f+0x13c>
 8019448:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8019504 <__ieee754_atan2f+0x140>
 801944c:	2c01      	cmp	r4, #1
 801944e:	bf18      	it	ne
 8019450:	eef0 7a47 	vmovne.f32	s15, s14
 8019454:	e7c9      	b.n	80193ea <__ieee754_atan2f+0x26>
 8019456:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8019508 <__ieee754_atan2f+0x144>
 801945a:	e7c6      	b.n	80193ea <__ieee754_atan2f+0x26>
 801945c:	eddf 7a2b 	vldr	s15, [pc, #172]	; 801950c <__ieee754_atan2f+0x148>
 8019460:	e7c3      	b.n	80193ea <__ieee754_atan2f+0x26>
 8019462:	2c02      	cmp	r4, #2
 8019464:	d042      	beq.n	80194ec <__ieee754_atan2f+0x128>
 8019466:	2c03      	cmp	r4, #3
 8019468:	d005      	beq.n	8019476 <__ieee754_atan2f+0xb2>
 801946a:	2c01      	cmp	r4, #1
 801946c:	eddf 7a28 	vldr	s15, [pc, #160]	; 8019510 <__ieee754_atan2f+0x14c>
 8019470:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8019514 <__ieee754_atan2f+0x150>
 8019474:	e7eb      	b.n	801944e <__ieee754_atan2f+0x8a>
 8019476:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80194f4 <__ieee754_atan2f+0x130>
 801947a:	e7b6      	b.n	80193ea <__ieee754_atan2f+0x26>
 801947c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8019480:	d0cd      	beq.n	801941e <__ieee754_atan2f+0x5a>
 8019482:	1a5b      	subs	r3, r3, r1
 8019484:	15db      	asrs	r3, r3, #23
 8019486:	2b3c      	cmp	r3, #60	; 0x3c
 8019488:	dc1a      	bgt.n	80194c0 <__ieee754_atan2f+0xfc>
 801948a:	2a00      	cmp	r2, #0
 801948c:	da01      	bge.n	8019492 <__ieee754_atan2f+0xce>
 801948e:	333c      	adds	r3, #60	; 0x3c
 8019490:	db19      	blt.n	80194c6 <__ieee754_atan2f+0x102>
 8019492:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8019496:	f000 fd7b 	bl	8019f90 <fabsf>
 801949a:	f000 fca5 	bl	8019de8 <atanf>
 801949e:	eef0 7a40 	vmov.f32	s15, s0
 80194a2:	2c01      	cmp	r4, #1
 80194a4:	d012      	beq.n	80194cc <__ieee754_atan2f+0x108>
 80194a6:	2c02      	cmp	r4, #2
 80194a8:	d017      	beq.n	80194da <__ieee754_atan2f+0x116>
 80194aa:	2c00      	cmp	r4, #0
 80194ac:	d09d      	beq.n	80193ea <__ieee754_atan2f+0x26>
 80194ae:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8019518 <__ieee754_atan2f+0x154>
 80194b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80194b6:	ed9f 7a19 	vldr	s14, [pc, #100]	; 801951c <__ieee754_atan2f+0x158>
 80194ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80194be:	e794      	b.n	80193ea <__ieee754_atan2f+0x26>
 80194c0:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80194f8 <__ieee754_atan2f+0x134>
 80194c4:	e7ed      	b.n	80194a2 <__ieee754_atan2f+0xde>
 80194c6:	eddf 7a13 	vldr	s15, [pc, #76]	; 8019514 <__ieee754_atan2f+0x150>
 80194ca:	e7ea      	b.n	80194a2 <__ieee754_atan2f+0xde>
 80194cc:	ee17 3a90 	vmov	r3, s15
 80194d0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80194d4:	ee07 3a90 	vmov	s15, r3
 80194d8:	e787      	b.n	80193ea <__ieee754_atan2f+0x26>
 80194da:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8019518 <__ieee754_atan2f+0x154>
 80194de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80194e2:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 801951c <__ieee754_atan2f+0x158>
 80194e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80194ea:	e77e      	b.n	80193ea <__ieee754_atan2f+0x26>
 80194ec:	eddf 7a0b 	vldr	s15, [pc, #44]	; 801951c <__ieee754_atan2f+0x158>
 80194f0:	e77b      	b.n	80193ea <__ieee754_atan2f+0x26>
 80194f2:	bf00      	nop
 80194f4:	c0490fdb 	.word	0xc0490fdb
 80194f8:	3fc90fdb 	.word	0x3fc90fdb
 80194fc:	bfc90fdb 	.word	0xbfc90fdb
 8019500:	bf490fdb 	.word	0xbf490fdb
 8019504:	3f490fdb 	.word	0x3f490fdb
 8019508:	4016cbe4 	.word	0x4016cbe4
 801950c:	c016cbe4 	.word	0xc016cbe4
 8019510:	80000000 	.word	0x80000000
 8019514:	00000000 	.word	0x00000000
 8019518:	33bbbd2e 	.word	0x33bbbd2e
 801951c:	40490fdb 	.word	0x40490fdb

08019520 <__ieee754_rem_pio2f>:
 8019520:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019522:	ee10 6a10 	vmov	r6, s0
 8019526:	4b86      	ldr	r3, [pc, #536]	; (8019740 <__ieee754_rem_pio2f+0x220>)
 8019528:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 801952c:	429c      	cmp	r4, r3
 801952e:	b087      	sub	sp, #28
 8019530:	4605      	mov	r5, r0
 8019532:	dc05      	bgt.n	8019540 <__ieee754_rem_pio2f+0x20>
 8019534:	2300      	movs	r3, #0
 8019536:	ed85 0a00 	vstr	s0, [r5]
 801953a:	6043      	str	r3, [r0, #4]
 801953c:	2000      	movs	r0, #0
 801953e:	e020      	b.n	8019582 <__ieee754_rem_pio2f+0x62>
 8019540:	4b80      	ldr	r3, [pc, #512]	; (8019744 <__ieee754_rem_pio2f+0x224>)
 8019542:	429c      	cmp	r4, r3
 8019544:	dc38      	bgt.n	80195b8 <__ieee754_rem_pio2f+0x98>
 8019546:	2e00      	cmp	r6, #0
 8019548:	f024 040f 	bic.w	r4, r4, #15
 801954c:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8019748 <__ieee754_rem_pio2f+0x228>
 8019550:	4b7e      	ldr	r3, [pc, #504]	; (801974c <__ieee754_rem_pio2f+0x22c>)
 8019552:	dd18      	ble.n	8019586 <__ieee754_rem_pio2f+0x66>
 8019554:	429c      	cmp	r4, r3
 8019556:	ee70 7a47 	vsub.f32	s15, s0, s14
 801955a:	bf09      	itett	eq
 801955c:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 8019750 <__ieee754_rem_pio2f+0x230>
 8019560:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 8019754 <__ieee754_rem_pio2f+0x234>
 8019564:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8019568:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 8019758 <__ieee754_rem_pio2f+0x238>
 801956c:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8019570:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8019574:	edc0 6a00 	vstr	s13, [r0]
 8019578:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801957c:	edc0 7a01 	vstr	s15, [r0, #4]
 8019580:	2001      	movs	r0, #1
 8019582:	b007      	add	sp, #28
 8019584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019586:	429c      	cmp	r4, r3
 8019588:	ee70 7a07 	vadd.f32	s15, s0, s14
 801958c:	bf09      	itett	eq
 801958e:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 8019750 <__ieee754_rem_pio2f+0x230>
 8019592:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 8019754 <__ieee754_rem_pio2f+0x234>
 8019596:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 801959a:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 8019758 <__ieee754_rem_pio2f+0x238>
 801959e:	ee77 6a87 	vadd.f32	s13, s15, s14
 80195a2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80195a6:	edc0 6a00 	vstr	s13, [r0]
 80195aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80195ae:	edc0 7a01 	vstr	s15, [r0, #4]
 80195b2:	f04f 30ff 	mov.w	r0, #4294967295
 80195b6:	e7e4      	b.n	8019582 <__ieee754_rem_pio2f+0x62>
 80195b8:	4b68      	ldr	r3, [pc, #416]	; (801975c <__ieee754_rem_pio2f+0x23c>)
 80195ba:	429c      	cmp	r4, r3
 80195bc:	dc71      	bgt.n	80196a2 <__ieee754_rem_pio2f+0x182>
 80195be:	f000 fce7 	bl	8019f90 <fabsf>
 80195c2:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8019760 <__ieee754_rem_pio2f+0x240>
 80195c6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80195ca:	eee0 7a07 	vfma.f32	s15, s0, s14
 80195ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80195d2:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80195d6:	ee17 0a90 	vmov	r0, s15
 80195da:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8019748 <__ieee754_rem_pio2f+0x228>
 80195de:	eeb1 7a46 	vneg.f32	s14, s12
 80195e2:	eea7 0a27 	vfma.f32	s0, s14, s15
 80195e6:	281f      	cmp	r0, #31
 80195e8:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8019754 <__ieee754_rem_pio2f+0x234>
 80195ec:	ee66 7a27 	vmul.f32	s15, s12, s15
 80195f0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80195f4:	ee16 3a90 	vmov	r3, s13
 80195f8:	dc1c      	bgt.n	8019634 <__ieee754_rem_pio2f+0x114>
 80195fa:	1e47      	subs	r7, r0, #1
 80195fc:	4959      	ldr	r1, [pc, #356]	; (8019764 <__ieee754_rem_pio2f+0x244>)
 80195fe:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8019602:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 8019606:	428a      	cmp	r2, r1
 8019608:	d014      	beq.n	8019634 <__ieee754_rem_pio2f+0x114>
 801960a:	602b      	str	r3, [r5, #0]
 801960c:	ed95 7a00 	vldr	s14, [r5]
 8019610:	ee30 0a47 	vsub.f32	s0, s0, s14
 8019614:	2e00      	cmp	r6, #0
 8019616:	ee30 0a67 	vsub.f32	s0, s0, s15
 801961a:	ed85 0a01 	vstr	s0, [r5, #4]
 801961e:	dab0      	bge.n	8019582 <__ieee754_rem_pio2f+0x62>
 8019620:	eeb1 7a47 	vneg.f32	s14, s14
 8019624:	eeb1 0a40 	vneg.f32	s0, s0
 8019628:	ed85 7a00 	vstr	s14, [r5]
 801962c:	ed85 0a01 	vstr	s0, [r5, #4]
 8019630:	4240      	negs	r0, r0
 8019632:	e7a6      	b.n	8019582 <__ieee754_rem_pio2f+0x62>
 8019634:	15e4      	asrs	r4, r4, #23
 8019636:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801963a:	1aa2      	subs	r2, r4, r2
 801963c:	2a08      	cmp	r2, #8
 801963e:	dde4      	ble.n	801960a <__ieee754_rem_pio2f+0xea>
 8019640:	eddf 7a43 	vldr	s15, [pc, #268]	; 8019750 <__ieee754_rem_pio2f+0x230>
 8019644:	eef0 6a40 	vmov.f32	s13, s0
 8019648:	eee7 6a27 	vfma.f32	s13, s14, s15
 801964c:	ee30 0a66 	vsub.f32	s0, s0, s13
 8019650:	eea7 0a27 	vfma.f32	s0, s14, s15
 8019654:	eddf 7a40 	vldr	s15, [pc, #256]	; 8019758 <__ieee754_rem_pio2f+0x238>
 8019658:	ee96 0a27 	vfnms.f32	s0, s12, s15
 801965c:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8019660:	eef0 7a40 	vmov.f32	s15, s0
 8019664:	ee15 3a90 	vmov	r3, s11
 8019668:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801966c:	1aa4      	subs	r4, r4, r2
 801966e:	2c19      	cmp	r4, #25
 8019670:	dc04      	bgt.n	801967c <__ieee754_rem_pio2f+0x15c>
 8019672:	edc5 5a00 	vstr	s11, [r5]
 8019676:	eeb0 0a66 	vmov.f32	s0, s13
 801967a:	e7c7      	b.n	801960c <__ieee754_rem_pio2f+0xec>
 801967c:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8019768 <__ieee754_rem_pio2f+0x248>
 8019680:	eeb0 0a66 	vmov.f32	s0, s13
 8019684:	eea7 0a25 	vfma.f32	s0, s14, s11
 8019688:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801968c:	eee7 7a25 	vfma.f32	s15, s14, s11
 8019690:	ed9f 7a36 	vldr	s14, [pc, #216]	; 801976c <__ieee754_rem_pio2f+0x24c>
 8019694:	eed6 7a07 	vfnms.f32	s15, s12, s14
 8019698:	ee30 7a67 	vsub.f32	s14, s0, s15
 801969c:	ed85 7a00 	vstr	s14, [r5]
 80196a0:	e7b4      	b.n	801960c <__ieee754_rem_pio2f+0xec>
 80196a2:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80196a6:	db06      	blt.n	80196b6 <__ieee754_rem_pio2f+0x196>
 80196a8:	ee70 7a40 	vsub.f32	s15, s0, s0
 80196ac:	edc0 7a01 	vstr	s15, [r0, #4]
 80196b0:	edc0 7a00 	vstr	s15, [r0]
 80196b4:	e742      	b.n	801953c <__ieee754_rem_pio2f+0x1c>
 80196b6:	15e2      	asrs	r2, r4, #23
 80196b8:	3a86      	subs	r2, #134	; 0x86
 80196ba:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 80196be:	ee07 3a90 	vmov	s15, r3
 80196c2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80196c6:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8019770 <__ieee754_rem_pio2f+0x250>
 80196ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80196ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80196d2:	ed8d 7a03 	vstr	s14, [sp, #12]
 80196d6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80196da:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80196de:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80196e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80196e6:	ed8d 7a04 	vstr	s14, [sp, #16]
 80196ea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80196ee:	eef5 7a40 	vcmp.f32	s15, #0.0
 80196f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196f6:	edcd 7a05 	vstr	s15, [sp, #20]
 80196fa:	d11e      	bne.n	801973a <__ieee754_rem_pio2f+0x21a>
 80196fc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8019700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019704:	bf0c      	ite	eq
 8019706:	2301      	moveq	r3, #1
 8019708:	2302      	movne	r3, #2
 801970a:	491a      	ldr	r1, [pc, #104]	; (8019774 <__ieee754_rem_pio2f+0x254>)
 801970c:	9101      	str	r1, [sp, #4]
 801970e:	2102      	movs	r1, #2
 8019710:	9100      	str	r1, [sp, #0]
 8019712:	a803      	add	r0, sp, #12
 8019714:	4629      	mov	r1, r5
 8019716:	f000 f891 	bl	801983c <__kernel_rem_pio2f>
 801971a:	2e00      	cmp	r6, #0
 801971c:	f6bf af31 	bge.w	8019582 <__ieee754_rem_pio2f+0x62>
 8019720:	edd5 7a00 	vldr	s15, [r5]
 8019724:	eef1 7a67 	vneg.f32	s15, s15
 8019728:	edc5 7a00 	vstr	s15, [r5]
 801972c:	edd5 7a01 	vldr	s15, [r5, #4]
 8019730:	eef1 7a67 	vneg.f32	s15, s15
 8019734:	edc5 7a01 	vstr	s15, [r5, #4]
 8019738:	e77a      	b.n	8019630 <__ieee754_rem_pio2f+0x110>
 801973a:	2303      	movs	r3, #3
 801973c:	e7e5      	b.n	801970a <__ieee754_rem_pio2f+0x1ea>
 801973e:	bf00      	nop
 8019740:	3f490fd8 	.word	0x3f490fd8
 8019744:	4016cbe3 	.word	0x4016cbe3
 8019748:	3fc90f80 	.word	0x3fc90f80
 801974c:	3fc90fd0 	.word	0x3fc90fd0
 8019750:	37354400 	.word	0x37354400
 8019754:	37354443 	.word	0x37354443
 8019758:	2e85a308 	.word	0x2e85a308
 801975c:	43490f80 	.word	0x43490f80
 8019760:	3f22f984 	.word	0x3f22f984
 8019764:	0801efdc 	.word	0x0801efdc
 8019768:	2e85a300 	.word	0x2e85a300
 801976c:	248d3132 	.word	0x248d3132
 8019770:	43800000 	.word	0x43800000
 8019774:	0801f05c 	.word	0x0801f05c

08019778 <__ieee754_sqrtf>:
 8019778:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801977c:	4770      	bx	lr
	...

08019780 <__kernel_cosf>:
 8019780:	ee10 3a10 	vmov	r3, s0
 8019784:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8019788:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801978c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8019790:	da05      	bge.n	801979e <__kernel_cosf+0x1e>
 8019792:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8019796:	ee17 2a90 	vmov	r2, s15
 801979a:	2a00      	cmp	r2, #0
 801979c:	d03b      	beq.n	8019816 <__kernel_cosf+0x96>
 801979e:	ee20 6a00 	vmul.f32	s12, s0, s0
 80197a2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80197a6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 801981c <__kernel_cosf+0x9c>
 80197aa:	4a1d      	ldr	r2, [pc, #116]	; (8019820 <__kernel_cosf+0xa0>)
 80197ac:	ee66 7a07 	vmul.f32	s15, s12, s14
 80197b0:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8019824 <__kernel_cosf+0xa4>
 80197b4:	eea6 7a25 	vfma.f32	s14, s12, s11
 80197b8:	4293      	cmp	r3, r2
 80197ba:	eddf 5a1b 	vldr	s11, [pc, #108]	; 8019828 <__kernel_cosf+0xa8>
 80197be:	eee7 5a06 	vfma.f32	s11, s14, s12
 80197c2:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 801982c <__kernel_cosf+0xac>
 80197c6:	eea5 7a86 	vfma.f32	s14, s11, s12
 80197ca:	eddf 5a19 	vldr	s11, [pc, #100]	; 8019830 <__kernel_cosf+0xb0>
 80197ce:	eee7 5a06 	vfma.f32	s11, s14, s12
 80197d2:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8019834 <__kernel_cosf+0xb4>
 80197d6:	eea5 7a86 	vfma.f32	s14, s11, s12
 80197da:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 80197de:	ee27 7a06 	vmul.f32	s14, s14, s12
 80197e2:	eee6 0a07 	vfma.f32	s1, s12, s14
 80197e6:	dc04      	bgt.n	80197f2 <__kernel_cosf+0x72>
 80197e8:	ee77 0ae0 	vsub.f32	s1, s15, s1
 80197ec:	ee36 0ae0 	vsub.f32	s0, s13, s1
 80197f0:	4770      	bx	lr
 80197f2:	4a11      	ldr	r2, [pc, #68]	; (8019838 <__kernel_cosf+0xb8>)
 80197f4:	4293      	cmp	r3, r2
 80197f6:	bfda      	itte	le
 80197f8:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 80197fc:	ee07 3a10 	vmovle	s14, r3
 8019800:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 8019804:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019808:	ee36 0ac7 	vsub.f32	s0, s13, s14
 801980c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8019810:	ee30 0a67 	vsub.f32	s0, s0, s15
 8019814:	4770      	bx	lr
 8019816:	eeb0 0a66 	vmov.f32	s0, s13
 801981a:	4770      	bx	lr
 801981c:	ad47d74e 	.word	0xad47d74e
 8019820:	3e999999 	.word	0x3e999999
 8019824:	310f74f6 	.word	0x310f74f6
 8019828:	b493f27c 	.word	0xb493f27c
 801982c:	37d00d01 	.word	0x37d00d01
 8019830:	bab60b61 	.word	0xbab60b61
 8019834:	3d2aaaab 	.word	0x3d2aaaab
 8019838:	3f480000 	.word	0x3f480000

0801983c <__kernel_rem_pio2f>:
 801983c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019840:	ed2d 8b04 	vpush	{d8-d9}
 8019844:	b0d7      	sub	sp, #348	; 0x15c
 8019846:	469b      	mov	fp, r3
 8019848:	460e      	mov	r6, r1
 801984a:	4bbe      	ldr	r3, [pc, #760]	; (8019b44 <__kernel_rem_pio2f+0x308>)
 801984c:	9964      	ldr	r1, [sp, #400]	; 0x190
 801984e:	9002      	str	r0, [sp, #8]
 8019850:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8019854:	9865      	ldr	r0, [sp, #404]	; 0x194
 8019856:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8019b54 <__kernel_rem_pio2f+0x318>
 801985a:	1ed1      	subs	r1, r2, #3
 801985c:	2308      	movs	r3, #8
 801985e:	fb91 f1f3 	sdiv	r1, r1, r3
 8019862:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8019866:	f10b 3aff 	add.w	sl, fp, #4294967295
 801986a:	1c4c      	adds	r4, r1, #1
 801986c:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 8019870:	eba1 050a 	sub.w	r5, r1, sl
 8019874:	aa1a      	add	r2, sp, #104	; 0x68
 8019876:	eb09 070a 	add.w	r7, r9, sl
 801987a:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 801987e:	4696      	mov	lr, r2
 8019880:	2300      	movs	r3, #0
 8019882:	42bb      	cmp	r3, r7
 8019884:	dd0f      	ble.n	80198a6 <__kernel_rem_pio2f+0x6a>
 8019886:	af42      	add	r7, sp, #264	; 0x108
 8019888:	2200      	movs	r2, #0
 801988a:	454a      	cmp	r2, r9
 801988c:	dc27      	bgt.n	80198de <__kernel_rem_pio2f+0xa2>
 801988e:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 8019892:	eb0b 0302 	add.w	r3, fp, r2
 8019896:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 801989a:	9d02      	ldr	r5, [sp, #8]
 801989c:	eddf 7aad 	vldr	s15, [pc, #692]	; 8019b54 <__kernel_rem_pio2f+0x318>
 80198a0:	f04f 0c00 	mov.w	ip, #0
 80198a4:	e015      	b.n	80198d2 <__kernel_rem_pio2f+0x96>
 80198a6:	42dd      	cmn	r5, r3
 80198a8:	bf5d      	ittte	pl
 80198aa:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 80198ae:	ee07 2a90 	vmovpl	s15, r2
 80198b2:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80198b6:	eef0 7a47 	vmovmi.f32	s15, s14
 80198ba:	ecee 7a01 	vstmia	lr!, {s15}
 80198be:	3301      	adds	r3, #1
 80198c0:	e7df      	b.n	8019882 <__kernel_rem_pio2f+0x46>
 80198c2:	ecf5 6a01 	vldmia	r5!, {s13}
 80198c6:	ed33 7a01 	vldmdb	r3!, {s14}
 80198ca:	eee6 7a87 	vfma.f32	s15, s13, s14
 80198ce:	f10c 0c01 	add.w	ip, ip, #1
 80198d2:	45d4      	cmp	ip, sl
 80198d4:	ddf5      	ble.n	80198c2 <__kernel_rem_pio2f+0x86>
 80198d6:	ece7 7a01 	vstmia	r7!, {s15}
 80198da:	3201      	adds	r2, #1
 80198dc:	e7d5      	b.n	801988a <__kernel_rem_pio2f+0x4e>
 80198de:	ab06      	add	r3, sp, #24
 80198e0:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 80198e4:	9304      	str	r3, [sp, #16]
 80198e6:	eddf 8a9a 	vldr	s17, [pc, #616]	; 8019b50 <__kernel_rem_pio2f+0x314>
 80198ea:	ed9f 9a98 	vldr	s18, [pc, #608]	; 8019b4c <__kernel_rem_pio2f+0x310>
 80198ee:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 80198f2:	9303      	str	r3, [sp, #12]
 80198f4:	464d      	mov	r5, r9
 80198f6:	ab56      	add	r3, sp, #344	; 0x158
 80198f8:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 80198fc:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8019900:	3f01      	subs	r7, #1
 8019902:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 8019906:	00bf      	lsls	r7, r7, #2
 8019908:	ab56      	add	r3, sp, #344	; 0x158
 801990a:	19da      	adds	r2, r3, r7
 801990c:	3a4c      	subs	r2, #76	; 0x4c
 801990e:	2300      	movs	r3, #0
 8019910:	1ae9      	subs	r1, r5, r3
 8019912:	2900      	cmp	r1, #0
 8019914:	dc4c      	bgt.n	80199b0 <__kernel_rem_pio2f+0x174>
 8019916:	4620      	mov	r0, r4
 8019918:	f000 fb84 	bl	801a024 <scalbnf>
 801991c:	eeb0 8a40 	vmov.f32	s16, s0
 8019920:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8019924:	ee28 0a00 	vmul.f32	s0, s16, s0
 8019928:	f000 fb3a 	bl	8019fa0 <floorf>
 801992c:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8019930:	eea0 8a67 	vfms.f32	s16, s0, s15
 8019934:	2c00      	cmp	r4, #0
 8019936:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 801993a:	edcd 7a01 	vstr	s15, [sp, #4]
 801993e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019942:	ee38 8a67 	vsub.f32	s16, s16, s15
 8019946:	dd48      	ble.n	80199da <__kernel_rem_pio2f+0x19e>
 8019948:	1e69      	subs	r1, r5, #1
 801994a:	ab06      	add	r3, sp, #24
 801994c:	f1c4 0008 	rsb	r0, r4, #8
 8019950:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 8019954:	9a01      	ldr	r2, [sp, #4]
 8019956:	fa4c f300 	asr.w	r3, ip, r0
 801995a:	441a      	add	r2, r3
 801995c:	4083      	lsls	r3, r0
 801995e:	9201      	str	r2, [sp, #4]
 8019960:	ebac 0203 	sub.w	r2, ip, r3
 8019964:	ab06      	add	r3, sp, #24
 8019966:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 801996a:	f1c4 0307 	rsb	r3, r4, #7
 801996e:	fa42 f803 	asr.w	r8, r2, r3
 8019972:	f1b8 0f00 	cmp.w	r8, #0
 8019976:	dd41      	ble.n	80199fc <__kernel_rem_pio2f+0x1c0>
 8019978:	9b01      	ldr	r3, [sp, #4]
 801997a:	2000      	movs	r0, #0
 801997c:	3301      	adds	r3, #1
 801997e:	9301      	str	r3, [sp, #4]
 8019980:	4601      	mov	r1, r0
 8019982:	4285      	cmp	r5, r0
 8019984:	dc6d      	bgt.n	8019a62 <__kernel_rem_pio2f+0x226>
 8019986:	2c00      	cmp	r4, #0
 8019988:	dd04      	ble.n	8019994 <__kernel_rem_pio2f+0x158>
 801998a:	2c01      	cmp	r4, #1
 801998c:	d07e      	beq.n	8019a8c <__kernel_rem_pio2f+0x250>
 801998e:	2c02      	cmp	r4, #2
 8019990:	f000 8086 	beq.w	8019aa0 <__kernel_rem_pio2f+0x264>
 8019994:	f1b8 0f02 	cmp.w	r8, #2
 8019998:	d130      	bne.n	80199fc <__kernel_rem_pio2f+0x1c0>
 801999a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801999e:	ee30 8a48 	vsub.f32	s16, s0, s16
 80199a2:	b359      	cbz	r1, 80199fc <__kernel_rem_pio2f+0x1c0>
 80199a4:	4620      	mov	r0, r4
 80199a6:	f000 fb3d 	bl	801a024 <scalbnf>
 80199aa:	ee38 8a40 	vsub.f32	s16, s16, s0
 80199ae:	e025      	b.n	80199fc <__kernel_rem_pio2f+0x1c0>
 80199b0:	ee60 7a28 	vmul.f32	s15, s0, s17
 80199b4:	a806      	add	r0, sp, #24
 80199b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80199ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80199be:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80199c2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80199c6:	ee10 1a10 	vmov	r1, s0
 80199ca:	ed32 0a01 	vldmdb	r2!, {s0}
 80199ce:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 80199d2:	ee37 0a80 	vadd.f32	s0, s15, s0
 80199d6:	3301      	adds	r3, #1
 80199d8:	e79a      	b.n	8019910 <__kernel_rem_pio2f+0xd4>
 80199da:	d106      	bne.n	80199ea <__kernel_rem_pio2f+0x1ae>
 80199dc:	1e6b      	subs	r3, r5, #1
 80199de:	aa06      	add	r2, sp, #24
 80199e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80199e4:	ea4f 2822 	mov.w	r8, r2, asr #8
 80199e8:	e7c3      	b.n	8019972 <__kernel_rem_pio2f+0x136>
 80199ea:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80199ee:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80199f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80199f6:	da31      	bge.n	8019a5c <__kernel_rem_pio2f+0x220>
 80199f8:	f04f 0800 	mov.w	r8, #0
 80199fc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8019a00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a04:	f040 80a8 	bne.w	8019b58 <__kernel_rem_pio2f+0x31c>
 8019a08:	1e6b      	subs	r3, r5, #1
 8019a0a:	4618      	mov	r0, r3
 8019a0c:	2200      	movs	r2, #0
 8019a0e:	4548      	cmp	r0, r9
 8019a10:	da4d      	bge.n	8019aae <__kernel_rem_pio2f+0x272>
 8019a12:	2a00      	cmp	r2, #0
 8019a14:	f000 8087 	beq.w	8019b26 <__kernel_rem_pio2f+0x2ea>
 8019a18:	aa06      	add	r2, sp, #24
 8019a1a:	3c08      	subs	r4, #8
 8019a1c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8019a20:	2900      	cmp	r1, #0
 8019a22:	f000 808d 	beq.w	8019b40 <__kernel_rem_pio2f+0x304>
 8019a26:	4620      	mov	r0, r4
 8019a28:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8019a2c:	9302      	str	r3, [sp, #8]
 8019a2e:	f000 faf9 	bl	801a024 <scalbnf>
 8019a32:	9b02      	ldr	r3, [sp, #8]
 8019a34:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8019b50 <__kernel_rem_pio2f+0x314>
 8019a38:	0099      	lsls	r1, r3, #2
 8019a3a:	aa42      	add	r2, sp, #264	; 0x108
 8019a3c:	1850      	adds	r0, r2, r1
 8019a3e:	1d05      	adds	r5, r0, #4
 8019a40:	461c      	mov	r4, r3
 8019a42:	2c00      	cmp	r4, #0
 8019a44:	f280 80b8 	bge.w	8019bb8 <__kernel_rem_pio2f+0x37c>
 8019a48:	2500      	movs	r5, #0
 8019a4a:	1b5c      	subs	r4, r3, r5
 8019a4c:	2c00      	cmp	r4, #0
 8019a4e:	f2c0 80d8 	blt.w	8019c02 <__kernel_rem_pio2f+0x3c6>
 8019a52:	4f3d      	ldr	r7, [pc, #244]	; (8019b48 <__kernel_rem_pio2f+0x30c>)
 8019a54:	eddf 7a3f 	vldr	s15, [pc, #252]	; 8019b54 <__kernel_rem_pio2f+0x318>
 8019a58:	2400      	movs	r4, #0
 8019a5a:	e0c6      	b.n	8019bea <__kernel_rem_pio2f+0x3ae>
 8019a5c:	f04f 0802 	mov.w	r8, #2
 8019a60:	e78a      	b.n	8019978 <__kernel_rem_pio2f+0x13c>
 8019a62:	ab06      	add	r3, sp, #24
 8019a64:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8019a68:	b949      	cbnz	r1, 8019a7e <__kernel_rem_pio2f+0x242>
 8019a6a:	b12b      	cbz	r3, 8019a78 <__kernel_rem_pio2f+0x23c>
 8019a6c:	aa06      	add	r2, sp, #24
 8019a6e:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8019a72:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8019a76:	2301      	movs	r3, #1
 8019a78:	3001      	adds	r0, #1
 8019a7a:	4619      	mov	r1, r3
 8019a7c:	e781      	b.n	8019982 <__kernel_rem_pio2f+0x146>
 8019a7e:	aa06      	add	r2, sp, #24
 8019a80:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8019a84:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8019a88:	460b      	mov	r3, r1
 8019a8a:	e7f5      	b.n	8019a78 <__kernel_rem_pio2f+0x23c>
 8019a8c:	1e68      	subs	r0, r5, #1
 8019a8e:	ab06      	add	r3, sp, #24
 8019a90:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8019a94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8019a98:	aa06      	add	r2, sp, #24
 8019a9a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8019a9e:	e779      	b.n	8019994 <__kernel_rem_pio2f+0x158>
 8019aa0:	1e68      	subs	r0, r5, #1
 8019aa2:	ab06      	add	r3, sp, #24
 8019aa4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8019aa8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8019aac:	e7f4      	b.n	8019a98 <__kernel_rem_pio2f+0x25c>
 8019aae:	a906      	add	r1, sp, #24
 8019ab0:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8019ab4:	3801      	subs	r0, #1
 8019ab6:	430a      	orrs	r2, r1
 8019ab8:	e7a9      	b.n	8019a0e <__kernel_rem_pio2f+0x1d2>
 8019aba:	f10c 0c01 	add.w	ip, ip, #1
 8019abe:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8019ac2:	2a00      	cmp	r2, #0
 8019ac4:	d0f9      	beq.n	8019aba <__kernel_rem_pio2f+0x27e>
 8019ac6:	eb0b 0305 	add.w	r3, fp, r5
 8019aca:	aa1a      	add	r2, sp, #104	; 0x68
 8019acc:	009b      	lsls	r3, r3, #2
 8019ace:	1898      	adds	r0, r3, r2
 8019ad0:	3004      	adds	r0, #4
 8019ad2:	1c69      	adds	r1, r5, #1
 8019ad4:	3704      	adds	r7, #4
 8019ad6:	2200      	movs	r2, #0
 8019ad8:	4465      	add	r5, ip
 8019ada:	9005      	str	r0, [sp, #20]
 8019adc:	428d      	cmp	r5, r1
 8019ade:	f6ff af0a 	blt.w	80198f6 <__kernel_rem_pio2f+0xba>
 8019ae2:	a81a      	add	r0, sp, #104	; 0x68
 8019ae4:	eb02 0c03 	add.w	ip, r2, r3
 8019ae8:	4484      	add	ip, r0
 8019aea:	9803      	ldr	r0, [sp, #12]
 8019aec:	f8dd e008 	ldr.w	lr, [sp, #8]
 8019af0:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 8019af4:	9001      	str	r0, [sp, #4]
 8019af6:	ee07 0a90 	vmov	s15, r0
 8019afa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019afe:	9805      	ldr	r0, [sp, #20]
 8019b00:	edcc 7a00 	vstr	s15, [ip]
 8019b04:	eddf 7a13 	vldr	s15, [pc, #76]	; 8019b54 <__kernel_rem_pio2f+0x318>
 8019b08:	eb00 0802 	add.w	r8, r0, r2
 8019b0c:	f04f 0c00 	mov.w	ip, #0
 8019b10:	45d4      	cmp	ip, sl
 8019b12:	dd0c      	ble.n	8019b2e <__kernel_rem_pio2f+0x2f2>
 8019b14:	eb02 0c07 	add.w	ip, r2, r7
 8019b18:	a842      	add	r0, sp, #264	; 0x108
 8019b1a:	4484      	add	ip, r0
 8019b1c:	edcc 7a01 	vstr	s15, [ip, #4]
 8019b20:	3101      	adds	r1, #1
 8019b22:	3204      	adds	r2, #4
 8019b24:	e7da      	b.n	8019adc <__kernel_rem_pio2f+0x2a0>
 8019b26:	9b04      	ldr	r3, [sp, #16]
 8019b28:	f04f 0c01 	mov.w	ip, #1
 8019b2c:	e7c7      	b.n	8019abe <__kernel_rem_pio2f+0x282>
 8019b2e:	ecfe 6a01 	vldmia	lr!, {s13}
 8019b32:	ed38 7a01 	vldmdb	r8!, {s14}
 8019b36:	f10c 0c01 	add.w	ip, ip, #1
 8019b3a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8019b3e:	e7e7      	b.n	8019b10 <__kernel_rem_pio2f+0x2d4>
 8019b40:	3b01      	subs	r3, #1
 8019b42:	e769      	b.n	8019a18 <__kernel_rem_pio2f+0x1dc>
 8019b44:	0801f3a0 	.word	0x0801f3a0
 8019b48:	0801f374 	.word	0x0801f374
 8019b4c:	43800000 	.word	0x43800000
 8019b50:	3b800000 	.word	0x3b800000
 8019b54:	00000000 	.word	0x00000000
 8019b58:	4260      	negs	r0, r4
 8019b5a:	eeb0 0a48 	vmov.f32	s0, s16
 8019b5e:	f000 fa61 	bl	801a024 <scalbnf>
 8019b62:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8019b4c <__kernel_rem_pio2f+0x310>
 8019b66:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8019b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b6e:	db1a      	blt.n	8019ba6 <__kernel_rem_pio2f+0x36a>
 8019b70:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8019b50 <__kernel_rem_pio2f+0x314>
 8019b74:	ee60 7a27 	vmul.f32	s15, s0, s15
 8019b78:	aa06      	add	r2, sp, #24
 8019b7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019b7e:	a906      	add	r1, sp, #24
 8019b80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019b84:	3408      	adds	r4, #8
 8019b86:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8019b8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019b8e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8019b92:	ee10 3a10 	vmov	r3, s0
 8019b96:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8019b9a:	1c6b      	adds	r3, r5, #1
 8019b9c:	ee17 2a90 	vmov	r2, s15
 8019ba0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8019ba4:	e73f      	b.n	8019a26 <__kernel_rem_pio2f+0x1ea>
 8019ba6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8019baa:	aa06      	add	r2, sp, #24
 8019bac:	ee10 3a10 	vmov	r3, s0
 8019bb0:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8019bb4:	462b      	mov	r3, r5
 8019bb6:	e736      	b.n	8019a26 <__kernel_rem_pio2f+0x1ea>
 8019bb8:	aa06      	add	r2, sp, #24
 8019bba:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 8019bbe:	9202      	str	r2, [sp, #8]
 8019bc0:	ee07 2a90 	vmov	s15, r2
 8019bc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019bc8:	3c01      	subs	r4, #1
 8019bca:	ee67 7a80 	vmul.f32	s15, s15, s0
 8019bce:	ee20 0a07 	vmul.f32	s0, s0, s14
 8019bd2:	ed65 7a01 	vstmdb	r5!, {s15}
 8019bd6:	e734      	b.n	8019a42 <__kernel_rem_pio2f+0x206>
 8019bd8:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 8019bdc:	ecf7 6a01 	vldmia	r7!, {s13}
 8019be0:	ed9c 7a00 	vldr	s14, [ip]
 8019be4:	eee6 7a87 	vfma.f32	s15, s13, s14
 8019be8:	3401      	adds	r4, #1
 8019bea:	454c      	cmp	r4, r9
 8019bec:	dc01      	bgt.n	8019bf2 <__kernel_rem_pio2f+0x3b6>
 8019bee:	42a5      	cmp	r5, r4
 8019bf0:	daf2      	bge.n	8019bd8 <__kernel_rem_pio2f+0x39c>
 8019bf2:	aa56      	add	r2, sp, #344	; 0x158
 8019bf4:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 8019bf8:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 8019bfc:	3501      	adds	r5, #1
 8019bfe:	3804      	subs	r0, #4
 8019c00:	e723      	b.n	8019a4a <__kernel_rem_pio2f+0x20e>
 8019c02:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8019c04:	2a03      	cmp	r2, #3
 8019c06:	d84d      	bhi.n	8019ca4 <__kernel_rem_pio2f+0x468>
 8019c08:	e8df f002 	tbb	[pc, r2]
 8019c0c:	021f1f3e 	.word	0x021f1f3e
 8019c10:	aa56      	add	r2, sp, #344	; 0x158
 8019c12:	4411      	add	r1, r2
 8019c14:	399c      	subs	r1, #156	; 0x9c
 8019c16:	4608      	mov	r0, r1
 8019c18:	461c      	mov	r4, r3
 8019c1a:	2c00      	cmp	r4, #0
 8019c1c:	dc5f      	bgt.n	8019cde <__kernel_rem_pio2f+0x4a2>
 8019c1e:	4608      	mov	r0, r1
 8019c20:	461c      	mov	r4, r3
 8019c22:	2c01      	cmp	r4, #1
 8019c24:	dc6b      	bgt.n	8019cfe <__kernel_rem_pio2f+0x4c2>
 8019c26:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 8019b54 <__kernel_rem_pio2f+0x318>
 8019c2a:	2b01      	cmp	r3, #1
 8019c2c:	dc77      	bgt.n	8019d1e <__kernel_rem_pio2f+0x4e2>
 8019c2e:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8019c32:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8019c36:	f1b8 0f00 	cmp.w	r8, #0
 8019c3a:	d176      	bne.n	8019d2a <__kernel_rem_pio2f+0x4ee>
 8019c3c:	edc6 6a00 	vstr	s13, [r6]
 8019c40:	ed86 7a01 	vstr	s14, [r6, #4]
 8019c44:	edc6 7a02 	vstr	s15, [r6, #8]
 8019c48:	e02c      	b.n	8019ca4 <__kernel_rem_pio2f+0x468>
 8019c4a:	aa56      	add	r2, sp, #344	; 0x158
 8019c4c:	4411      	add	r1, r2
 8019c4e:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 8019b54 <__kernel_rem_pio2f+0x318>
 8019c52:	399c      	subs	r1, #156	; 0x9c
 8019c54:	4618      	mov	r0, r3
 8019c56:	2800      	cmp	r0, #0
 8019c58:	da32      	bge.n	8019cc0 <__kernel_rem_pio2f+0x484>
 8019c5a:	f1b8 0f00 	cmp.w	r8, #0
 8019c5e:	d035      	beq.n	8019ccc <__kernel_rem_pio2f+0x490>
 8019c60:	eef1 7a47 	vneg.f32	s15, s14
 8019c64:	edc6 7a00 	vstr	s15, [r6]
 8019c68:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8019c6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019c70:	a82f      	add	r0, sp, #188	; 0xbc
 8019c72:	2101      	movs	r1, #1
 8019c74:	428b      	cmp	r3, r1
 8019c76:	da2c      	bge.n	8019cd2 <__kernel_rem_pio2f+0x496>
 8019c78:	f1b8 0f00 	cmp.w	r8, #0
 8019c7c:	d001      	beq.n	8019c82 <__kernel_rem_pio2f+0x446>
 8019c7e:	eef1 7a67 	vneg.f32	s15, s15
 8019c82:	edc6 7a01 	vstr	s15, [r6, #4]
 8019c86:	e00d      	b.n	8019ca4 <__kernel_rem_pio2f+0x468>
 8019c88:	aa56      	add	r2, sp, #344	; 0x158
 8019c8a:	4411      	add	r1, r2
 8019c8c:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 8019b54 <__kernel_rem_pio2f+0x318>
 8019c90:	399c      	subs	r1, #156	; 0x9c
 8019c92:	2b00      	cmp	r3, #0
 8019c94:	da0e      	bge.n	8019cb4 <__kernel_rem_pio2f+0x478>
 8019c96:	f1b8 0f00 	cmp.w	r8, #0
 8019c9a:	d001      	beq.n	8019ca0 <__kernel_rem_pio2f+0x464>
 8019c9c:	eef1 7a67 	vneg.f32	s15, s15
 8019ca0:	edc6 7a00 	vstr	s15, [r6]
 8019ca4:	9b01      	ldr	r3, [sp, #4]
 8019ca6:	f003 0007 	and.w	r0, r3, #7
 8019caa:	b057      	add	sp, #348	; 0x15c
 8019cac:	ecbd 8b04 	vpop	{d8-d9}
 8019cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019cb4:	ed31 7a01 	vldmdb	r1!, {s14}
 8019cb8:	3b01      	subs	r3, #1
 8019cba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019cbe:	e7e8      	b.n	8019c92 <__kernel_rem_pio2f+0x456>
 8019cc0:	ed71 7a01 	vldmdb	r1!, {s15}
 8019cc4:	3801      	subs	r0, #1
 8019cc6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8019cca:	e7c4      	b.n	8019c56 <__kernel_rem_pio2f+0x41a>
 8019ccc:	eef0 7a47 	vmov.f32	s15, s14
 8019cd0:	e7c8      	b.n	8019c64 <__kernel_rem_pio2f+0x428>
 8019cd2:	ecb0 7a01 	vldmia	r0!, {s14}
 8019cd6:	3101      	adds	r1, #1
 8019cd8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019cdc:	e7ca      	b.n	8019c74 <__kernel_rem_pio2f+0x438>
 8019cde:	ed50 7a02 	vldr	s15, [r0, #-8]
 8019ce2:	ed70 6a01 	vldmdb	r0!, {s13}
 8019ce6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8019cea:	3c01      	subs	r4, #1
 8019cec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019cf0:	ed00 7a01 	vstr	s14, [r0, #-4]
 8019cf4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8019cf8:	edc0 7a00 	vstr	s15, [r0]
 8019cfc:	e78d      	b.n	8019c1a <__kernel_rem_pio2f+0x3de>
 8019cfe:	ed50 7a02 	vldr	s15, [r0, #-8]
 8019d02:	ed70 6a01 	vldmdb	r0!, {s13}
 8019d06:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8019d0a:	3c01      	subs	r4, #1
 8019d0c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019d10:	ed00 7a01 	vstr	s14, [r0, #-4]
 8019d14:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8019d18:	edc0 7a00 	vstr	s15, [r0]
 8019d1c:	e781      	b.n	8019c22 <__kernel_rem_pio2f+0x3e6>
 8019d1e:	ed31 7a01 	vldmdb	r1!, {s14}
 8019d22:	3b01      	subs	r3, #1
 8019d24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019d28:	e77f      	b.n	8019c2a <__kernel_rem_pio2f+0x3ee>
 8019d2a:	eef1 6a66 	vneg.f32	s13, s13
 8019d2e:	eeb1 7a47 	vneg.f32	s14, s14
 8019d32:	edc6 6a00 	vstr	s13, [r6]
 8019d36:	ed86 7a01 	vstr	s14, [r6, #4]
 8019d3a:	eef1 7a67 	vneg.f32	s15, s15
 8019d3e:	e781      	b.n	8019c44 <__kernel_rem_pio2f+0x408>

08019d40 <__kernel_sinf>:
 8019d40:	ee10 3a10 	vmov	r3, s0
 8019d44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8019d48:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8019d4c:	da04      	bge.n	8019d58 <__kernel_sinf+0x18>
 8019d4e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8019d52:	ee17 3a90 	vmov	r3, s15
 8019d56:	b35b      	cbz	r3, 8019db0 <__kernel_sinf+0x70>
 8019d58:	ee20 7a00 	vmul.f32	s14, s0, s0
 8019d5c:	eddf 7a15 	vldr	s15, [pc, #84]	; 8019db4 <__kernel_sinf+0x74>
 8019d60:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8019db8 <__kernel_sinf+0x78>
 8019d64:	eea7 6a27 	vfma.f32	s12, s14, s15
 8019d68:	eddf 7a14 	vldr	s15, [pc, #80]	; 8019dbc <__kernel_sinf+0x7c>
 8019d6c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8019d70:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8019dc0 <__kernel_sinf+0x80>
 8019d74:	eea7 6a87 	vfma.f32	s12, s15, s14
 8019d78:	eddf 7a12 	vldr	s15, [pc, #72]	; 8019dc4 <__kernel_sinf+0x84>
 8019d7c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8019d80:	eee6 7a07 	vfma.f32	s15, s12, s14
 8019d84:	b930      	cbnz	r0, 8019d94 <__kernel_sinf+0x54>
 8019d86:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8019dc8 <__kernel_sinf+0x88>
 8019d8a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8019d8e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8019d92:	4770      	bx	lr
 8019d94:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8019d98:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8019d9c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8019da0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8019da4:	eddf 7a09 	vldr	s15, [pc, #36]	; 8019dcc <__kernel_sinf+0x8c>
 8019da8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8019dac:	ee30 0a60 	vsub.f32	s0, s0, s1
 8019db0:	4770      	bx	lr
 8019db2:	bf00      	nop
 8019db4:	2f2ec9d3 	.word	0x2f2ec9d3
 8019db8:	b2d72f34 	.word	0xb2d72f34
 8019dbc:	3638ef1b 	.word	0x3638ef1b
 8019dc0:	b9500d01 	.word	0xb9500d01
 8019dc4:	3c088889 	.word	0x3c088889
 8019dc8:	be2aaaab 	.word	0xbe2aaaab
 8019dcc:	3e2aaaab 	.word	0x3e2aaaab

08019dd0 <matherr>:
 8019dd0:	2000      	movs	r0, #0
 8019dd2:	4770      	bx	lr
 8019dd4:	0000      	movs	r0, r0
	...

08019dd8 <nan>:
 8019dd8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8019de0 <nan+0x8>
 8019ddc:	4770      	bx	lr
 8019dde:	bf00      	nop
 8019de0:	00000000 	.word	0x00000000
 8019de4:	7ff80000 	.word	0x7ff80000

08019de8 <atanf>:
 8019de8:	b538      	push	{r3, r4, r5, lr}
 8019dea:	ee10 5a10 	vmov	r5, s0
 8019dee:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8019df2:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8019df6:	eef0 7a40 	vmov.f32	s15, s0
 8019dfa:	db10      	blt.n	8019e1e <atanf+0x36>
 8019dfc:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8019e00:	dd04      	ble.n	8019e0c <atanf+0x24>
 8019e02:	ee70 7a00 	vadd.f32	s15, s0, s0
 8019e06:	eeb0 0a67 	vmov.f32	s0, s15
 8019e0a:	bd38      	pop	{r3, r4, r5, pc}
 8019e0c:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8019f44 <atanf+0x15c>
 8019e10:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8019f48 <atanf+0x160>
 8019e14:	2d00      	cmp	r5, #0
 8019e16:	bfd8      	it	le
 8019e18:	eef0 7a47 	vmovle.f32	s15, s14
 8019e1c:	e7f3      	b.n	8019e06 <atanf+0x1e>
 8019e1e:	4b4b      	ldr	r3, [pc, #300]	; (8019f4c <atanf+0x164>)
 8019e20:	429c      	cmp	r4, r3
 8019e22:	dc10      	bgt.n	8019e46 <atanf+0x5e>
 8019e24:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8019e28:	da0a      	bge.n	8019e40 <atanf+0x58>
 8019e2a:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8019f50 <atanf+0x168>
 8019e2e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8019e32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8019e36:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8019e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e3e:	dce2      	bgt.n	8019e06 <atanf+0x1e>
 8019e40:	f04f 33ff 	mov.w	r3, #4294967295
 8019e44:	e013      	b.n	8019e6e <atanf+0x86>
 8019e46:	f000 f8a3 	bl	8019f90 <fabsf>
 8019e4a:	4b42      	ldr	r3, [pc, #264]	; (8019f54 <atanf+0x16c>)
 8019e4c:	429c      	cmp	r4, r3
 8019e4e:	dc4f      	bgt.n	8019ef0 <atanf+0x108>
 8019e50:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8019e54:	429c      	cmp	r4, r3
 8019e56:	dc41      	bgt.n	8019edc <atanf+0xf4>
 8019e58:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8019e5c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8019e60:	eea0 7a27 	vfma.f32	s14, s0, s15
 8019e64:	2300      	movs	r3, #0
 8019e66:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019e6a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8019e6e:	1c5a      	adds	r2, r3, #1
 8019e70:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8019e74:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8019f58 <atanf+0x170>
 8019e78:	eddf 5a38 	vldr	s11, [pc, #224]	; 8019f5c <atanf+0x174>
 8019e7c:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8019f60 <atanf+0x178>
 8019e80:	ee66 6a06 	vmul.f32	s13, s12, s12
 8019e84:	eee6 5a87 	vfma.f32	s11, s13, s14
 8019e88:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8019f64 <atanf+0x17c>
 8019e8c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8019e90:	eddf 5a35 	vldr	s11, [pc, #212]	; 8019f68 <atanf+0x180>
 8019e94:	eee7 5a26 	vfma.f32	s11, s14, s13
 8019e98:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8019f6c <atanf+0x184>
 8019e9c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8019ea0:	eddf 5a33 	vldr	s11, [pc, #204]	; 8019f70 <atanf+0x188>
 8019ea4:	eee7 5a26 	vfma.f32	s11, s14, s13
 8019ea8:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8019f74 <atanf+0x18c>
 8019eac:	eea6 5a87 	vfma.f32	s10, s13, s14
 8019eb0:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8019f78 <atanf+0x190>
 8019eb4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8019eb8:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8019f7c <atanf+0x194>
 8019ebc:	eea7 5a26 	vfma.f32	s10, s14, s13
 8019ec0:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8019f80 <atanf+0x198>
 8019ec4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8019ec8:	ee27 7a26 	vmul.f32	s14, s14, s13
 8019ecc:	eea5 7a86 	vfma.f32	s14, s11, s12
 8019ed0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8019ed4:	d121      	bne.n	8019f1a <atanf+0x132>
 8019ed6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019eda:	e794      	b.n	8019e06 <atanf+0x1e>
 8019edc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8019ee0:	ee30 7a67 	vsub.f32	s14, s0, s15
 8019ee4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019ee8:	2301      	movs	r3, #1
 8019eea:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8019eee:	e7be      	b.n	8019e6e <atanf+0x86>
 8019ef0:	4b24      	ldr	r3, [pc, #144]	; (8019f84 <atanf+0x19c>)
 8019ef2:	429c      	cmp	r4, r3
 8019ef4:	dc0b      	bgt.n	8019f0e <atanf+0x126>
 8019ef6:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8019efa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8019efe:	eea0 7a27 	vfma.f32	s14, s0, s15
 8019f02:	2302      	movs	r3, #2
 8019f04:	ee70 6a67 	vsub.f32	s13, s0, s15
 8019f08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8019f0c:	e7af      	b.n	8019e6e <atanf+0x86>
 8019f0e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8019f12:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8019f16:	2303      	movs	r3, #3
 8019f18:	e7a9      	b.n	8019e6e <atanf+0x86>
 8019f1a:	4a1b      	ldr	r2, [pc, #108]	; (8019f88 <atanf+0x1a0>)
 8019f1c:	491b      	ldr	r1, [pc, #108]	; (8019f8c <atanf+0x1a4>)
 8019f1e:	009b      	lsls	r3, r3, #2
 8019f20:	441a      	add	r2, r3
 8019f22:	440b      	add	r3, r1
 8019f24:	edd3 6a00 	vldr	s13, [r3]
 8019f28:	ee37 7a66 	vsub.f32	s14, s14, s13
 8019f2c:	2d00      	cmp	r5, #0
 8019f2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8019f32:	ed92 7a00 	vldr	s14, [r2]
 8019f36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8019f3a:	bfb8      	it	lt
 8019f3c:	eef1 7a67 	vneglt.f32	s15, s15
 8019f40:	e761      	b.n	8019e06 <atanf+0x1e>
 8019f42:	bf00      	nop
 8019f44:	bfc90fdb 	.word	0xbfc90fdb
 8019f48:	3fc90fdb 	.word	0x3fc90fdb
 8019f4c:	3edfffff 	.word	0x3edfffff
 8019f50:	7149f2ca 	.word	0x7149f2ca
 8019f54:	3f97ffff 	.word	0x3f97ffff
 8019f58:	3c8569d7 	.word	0x3c8569d7
 8019f5c:	3d4bda59 	.word	0x3d4bda59
 8019f60:	bd6ef16b 	.word	0xbd6ef16b
 8019f64:	3d886b35 	.word	0x3d886b35
 8019f68:	3dba2e6e 	.word	0x3dba2e6e
 8019f6c:	3e124925 	.word	0x3e124925
 8019f70:	3eaaaaab 	.word	0x3eaaaaab
 8019f74:	bd15a221 	.word	0xbd15a221
 8019f78:	bd9d8795 	.word	0xbd9d8795
 8019f7c:	bde38e38 	.word	0xbde38e38
 8019f80:	be4ccccd 	.word	0xbe4ccccd
 8019f84:	401bffff 	.word	0x401bffff
 8019f88:	0801f3ac 	.word	0x0801f3ac
 8019f8c:	0801f3bc 	.word	0x0801f3bc

08019f90 <fabsf>:
 8019f90:	ee10 3a10 	vmov	r3, s0
 8019f94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8019f98:	ee00 3a10 	vmov	s0, r3
 8019f9c:	4770      	bx	lr
	...

08019fa0 <floorf>:
 8019fa0:	ee10 3a10 	vmov	r3, s0
 8019fa4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8019fa8:	0dca      	lsrs	r2, r1, #23
 8019faa:	3a7f      	subs	r2, #127	; 0x7f
 8019fac:	2a16      	cmp	r2, #22
 8019fae:	dc2a      	bgt.n	801a006 <floorf+0x66>
 8019fb0:	2a00      	cmp	r2, #0
 8019fb2:	da11      	bge.n	8019fd8 <floorf+0x38>
 8019fb4:	eddf 7a18 	vldr	s15, [pc, #96]	; 801a018 <floorf+0x78>
 8019fb8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019fbc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8019fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019fc4:	dd05      	ble.n	8019fd2 <floorf+0x32>
 8019fc6:	2b00      	cmp	r3, #0
 8019fc8:	da23      	bge.n	801a012 <floorf+0x72>
 8019fca:	4a14      	ldr	r2, [pc, #80]	; (801a01c <floorf+0x7c>)
 8019fcc:	2900      	cmp	r1, #0
 8019fce:	bf18      	it	ne
 8019fd0:	4613      	movne	r3, r2
 8019fd2:	ee00 3a10 	vmov	s0, r3
 8019fd6:	4770      	bx	lr
 8019fd8:	4911      	ldr	r1, [pc, #68]	; (801a020 <floorf+0x80>)
 8019fda:	4111      	asrs	r1, r2
 8019fdc:	420b      	tst	r3, r1
 8019fde:	d0fa      	beq.n	8019fd6 <floorf+0x36>
 8019fe0:	eddf 7a0d 	vldr	s15, [pc, #52]	; 801a018 <floorf+0x78>
 8019fe4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019fe8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8019fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ff0:	ddef      	ble.n	8019fd2 <floorf+0x32>
 8019ff2:	2b00      	cmp	r3, #0
 8019ff4:	bfbe      	ittt	lt
 8019ff6:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8019ffa:	fa40 f202 	asrlt.w	r2, r0, r2
 8019ffe:	189b      	addlt	r3, r3, r2
 801a000:	ea23 0301 	bic.w	r3, r3, r1
 801a004:	e7e5      	b.n	8019fd2 <floorf+0x32>
 801a006:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801a00a:	d3e4      	bcc.n	8019fd6 <floorf+0x36>
 801a00c:	ee30 0a00 	vadd.f32	s0, s0, s0
 801a010:	4770      	bx	lr
 801a012:	2300      	movs	r3, #0
 801a014:	e7dd      	b.n	8019fd2 <floorf+0x32>
 801a016:	bf00      	nop
 801a018:	7149f2ca 	.word	0x7149f2ca
 801a01c:	bf800000 	.word	0xbf800000
 801a020:	007fffff 	.word	0x007fffff

0801a024 <scalbnf>:
 801a024:	b508      	push	{r3, lr}
 801a026:	ee10 2a10 	vmov	r2, s0
 801a02a:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 801a02e:	ed2d 8b02 	vpush	{d8}
 801a032:	eef0 0a40 	vmov.f32	s1, s0
 801a036:	d004      	beq.n	801a042 <scalbnf+0x1e>
 801a038:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801a03c:	d306      	bcc.n	801a04c <scalbnf+0x28>
 801a03e:	ee70 0a00 	vadd.f32	s1, s0, s0
 801a042:	ecbd 8b02 	vpop	{d8}
 801a046:	eeb0 0a60 	vmov.f32	s0, s1
 801a04a:	bd08      	pop	{r3, pc}
 801a04c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801a050:	d21c      	bcs.n	801a08c <scalbnf+0x68>
 801a052:	4b1f      	ldr	r3, [pc, #124]	; (801a0d0 <scalbnf+0xac>)
 801a054:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801a0d4 <scalbnf+0xb0>
 801a058:	4298      	cmp	r0, r3
 801a05a:	ee60 0a27 	vmul.f32	s1, s0, s15
 801a05e:	db10      	blt.n	801a082 <scalbnf+0x5e>
 801a060:	ee10 2a90 	vmov	r2, s1
 801a064:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 801a068:	3b19      	subs	r3, #25
 801a06a:	4403      	add	r3, r0
 801a06c:	2bfe      	cmp	r3, #254	; 0xfe
 801a06e:	dd0f      	ble.n	801a090 <scalbnf+0x6c>
 801a070:	ed9f 8a19 	vldr	s16, [pc, #100]	; 801a0d8 <scalbnf+0xb4>
 801a074:	eeb0 0a48 	vmov.f32	s0, s16
 801a078:	f000 f834 	bl	801a0e4 <copysignf>
 801a07c:	ee60 0a08 	vmul.f32	s1, s0, s16
 801a080:	e7df      	b.n	801a042 <scalbnf+0x1e>
 801a082:	eddf 7a16 	vldr	s15, [pc, #88]	; 801a0dc <scalbnf+0xb8>
 801a086:	ee60 0aa7 	vmul.f32	s1, s1, s15
 801a08a:	e7da      	b.n	801a042 <scalbnf+0x1e>
 801a08c:	0ddb      	lsrs	r3, r3, #23
 801a08e:	e7ec      	b.n	801a06a <scalbnf+0x46>
 801a090:	2b00      	cmp	r3, #0
 801a092:	dd06      	ble.n	801a0a2 <scalbnf+0x7e>
 801a094:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 801a098:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 801a09c:	ee00 3a90 	vmov	s1, r3
 801a0a0:	e7cf      	b.n	801a042 <scalbnf+0x1e>
 801a0a2:	f113 0f16 	cmn.w	r3, #22
 801a0a6:	da06      	bge.n	801a0b6 <scalbnf+0x92>
 801a0a8:	f24c 3350 	movw	r3, #50000	; 0xc350
 801a0ac:	4298      	cmp	r0, r3
 801a0ae:	dcdf      	bgt.n	801a070 <scalbnf+0x4c>
 801a0b0:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 801a0dc <scalbnf+0xb8>
 801a0b4:	e7de      	b.n	801a074 <scalbnf+0x50>
 801a0b6:	3319      	adds	r3, #25
 801a0b8:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 801a0bc:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 801a0c0:	eddf 7a07 	vldr	s15, [pc, #28]	; 801a0e0 <scalbnf+0xbc>
 801a0c4:	ee07 3a10 	vmov	s14, r3
 801a0c8:	ee67 0a27 	vmul.f32	s1, s14, s15
 801a0cc:	e7b9      	b.n	801a042 <scalbnf+0x1e>
 801a0ce:	bf00      	nop
 801a0d0:	ffff3cb0 	.word	0xffff3cb0
 801a0d4:	4c000000 	.word	0x4c000000
 801a0d8:	7149f2ca 	.word	0x7149f2ca
 801a0dc:	0da24260 	.word	0x0da24260
 801a0e0:	33000000 	.word	0x33000000

0801a0e4 <copysignf>:
 801a0e4:	ee10 3a10 	vmov	r3, s0
 801a0e8:	ee10 2a90 	vmov	r2, s1
 801a0ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801a0f0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 801a0f4:	4313      	orrs	r3, r2
 801a0f6:	ee00 3a10 	vmov	s0, r3
 801a0fa:	4770      	bx	lr

0801a0fc <__assert_func>:
 801a0fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a0fe:	461c      	mov	r4, r3
 801a100:	4b09      	ldr	r3, [pc, #36]	; (801a128 <__assert_func+0x2c>)
 801a102:	681b      	ldr	r3, [r3, #0]
 801a104:	4605      	mov	r5, r0
 801a106:	68d8      	ldr	r0, [r3, #12]
 801a108:	b152      	cbz	r2, 801a120 <__assert_func+0x24>
 801a10a:	4b08      	ldr	r3, [pc, #32]	; (801a12c <__assert_func+0x30>)
 801a10c:	9100      	str	r1, [sp, #0]
 801a10e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801a112:	4907      	ldr	r1, [pc, #28]	; (801a130 <__assert_func+0x34>)
 801a114:	462b      	mov	r3, r5
 801a116:	4622      	mov	r2, r4
 801a118:	f000 f814 	bl	801a144 <fiprintf>
 801a11c:	f002 f886 	bl	801c22c <abort>
 801a120:	4b04      	ldr	r3, [pc, #16]	; (801a134 <__assert_func+0x38>)
 801a122:	461a      	mov	r2, r3
 801a124:	e7f2      	b.n	801a10c <__assert_func+0x10>
 801a126:	bf00      	nop
 801a128:	2000011c 	.word	0x2000011c
 801a12c:	0801f3cc 	.word	0x0801f3cc
 801a130:	0801f3d9 	.word	0x0801f3d9
 801a134:	0801f407 	.word	0x0801f407

0801a138 <__errno>:
 801a138:	4b01      	ldr	r3, [pc, #4]	; (801a140 <__errno+0x8>)
 801a13a:	6818      	ldr	r0, [r3, #0]
 801a13c:	4770      	bx	lr
 801a13e:	bf00      	nop
 801a140:	2000011c 	.word	0x2000011c

0801a144 <fiprintf>:
 801a144:	b40e      	push	{r1, r2, r3}
 801a146:	b503      	push	{r0, r1, lr}
 801a148:	4601      	mov	r1, r0
 801a14a:	ab03      	add	r3, sp, #12
 801a14c:	4805      	ldr	r0, [pc, #20]	; (801a164 <fiprintf+0x20>)
 801a14e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a152:	6800      	ldr	r0, [r0, #0]
 801a154:	9301      	str	r3, [sp, #4]
 801a156:	f000 f867 	bl	801a228 <_vfiprintf_r>
 801a15a:	b002      	add	sp, #8
 801a15c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a160:	b003      	add	sp, #12
 801a162:	4770      	bx	lr
 801a164:	2000011c 	.word	0x2000011c

0801a168 <__libc_init_array>:
 801a168:	b570      	push	{r4, r5, r6, lr}
 801a16a:	4e0d      	ldr	r6, [pc, #52]	; (801a1a0 <__libc_init_array+0x38>)
 801a16c:	4c0d      	ldr	r4, [pc, #52]	; (801a1a4 <__libc_init_array+0x3c>)
 801a16e:	1ba4      	subs	r4, r4, r6
 801a170:	10a4      	asrs	r4, r4, #2
 801a172:	2500      	movs	r5, #0
 801a174:	42a5      	cmp	r5, r4
 801a176:	d109      	bne.n	801a18c <__libc_init_array+0x24>
 801a178:	4e0b      	ldr	r6, [pc, #44]	; (801a1a8 <__libc_init_array+0x40>)
 801a17a:	4c0c      	ldr	r4, [pc, #48]	; (801a1ac <__libc_init_array+0x44>)
 801a17c:	f004 fb44 	bl	801e808 <_init>
 801a180:	1ba4      	subs	r4, r4, r6
 801a182:	10a4      	asrs	r4, r4, #2
 801a184:	2500      	movs	r5, #0
 801a186:	42a5      	cmp	r5, r4
 801a188:	d105      	bne.n	801a196 <__libc_init_array+0x2e>
 801a18a:	bd70      	pop	{r4, r5, r6, pc}
 801a18c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801a190:	4798      	blx	r3
 801a192:	3501      	adds	r5, #1
 801a194:	e7ee      	b.n	801a174 <__libc_init_array+0xc>
 801a196:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801a19a:	4798      	blx	r3
 801a19c:	3501      	adds	r5, #1
 801a19e:	e7f2      	b.n	801a186 <__libc_init_array+0x1e>
 801a1a0:	0801f730 	.word	0x0801f730
 801a1a4:	0801f730 	.word	0x0801f730
 801a1a8:	0801f730 	.word	0x0801f730
 801a1ac:	0801f738 	.word	0x0801f738

0801a1b0 <memcpy>:
 801a1b0:	b510      	push	{r4, lr}
 801a1b2:	1e43      	subs	r3, r0, #1
 801a1b4:	440a      	add	r2, r1
 801a1b6:	4291      	cmp	r1, r2
 801a1b8:	d100      	bne.n	801a1bc <memcpy+0xc>
 801a1ba:	bd10      	pop	{r4, pc}
 801a1bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a1c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a1c4:	e7f7      	b.n	801a1b6 <memcpy+0x6>

0801a1c6 <memset>:
 801a1c6:	4402      	add	r2, r0
 801a1c8:	4603      	mov	r3, r0
 801a1ca:	4293      	cmp	r3, r2
 801a1cc:	d100      	bne.n	801a1d0 <memset+0xa>
 801a1ce:	4770      	bx	lr
 801a1d0:	f803 1b01 	strb.w	r1, [r3], #1
 801a1d4:	e7f9      	b.n	801a1ca <memset+0x4>

0801a1d6 <__sfputc_r>:
 801a1d6:	6893      	ldr	r3, [r2, #8]
 801a1d8:	3b01      	subs	r3, #1
 801a1da:	2b00      	cmp	r3, #0
 801a1dc:	b410      	push	{r4}
 801a1de:	6093      	str	r3, [r2, #8]
 801a1e0:	da08      	bge.n	801a1f4 <__sfputc_r+0x1e>
 801a1e2:	6994      	ldr	r4, [r2, #24]
 801a1e4:	42a3      	cmp	r3, r4
 801a1e6:	db01      	blt.n	801a1ec <__sfputc_r+0x16>
 801a1e8:	290a      	cmp	r1, #10
 801a1ea:	d103      	bne.n	801a1f4 <__sfputc_r+0x1e>
 801a1ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a1f0:	f001 bf5c 	b.w	801c0ac <__swbuf_r>
 801a1f4:	6813      	ldr	r3, [r2, #0]
 801a1f6:	1c58      	adds	r0, r3, #1
 801a1f8:	6010      	str	r0, [r2, #0]
 801a1fa:	7019      	strb	r1, [r3, #0]
 801a1fc:	4608      	mov	r0, r1
 801a1fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a202:	4770      	bx	lr

0801a204 <__sfputs_r>:
 801a204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a206:	4606      	mov	r6, r0
 801a208:	460f      	mov	r7, r1
 801a20a:	4614      	mov	r4, r2
 801a20c:	18d5      	adds	r5, r2, r3
 801a20e:	42ac      	cmp	r4, r5
 801a210:	d101      	bne.n	801a216 <__sfputs_r+0x12>
 801a212:	2000      	movs	r0, #0
 801a214:	e007      	b.n	801a226 <__sfputs_r+0x22>
 801a216:	463a      	mov	r2, r7
 801a218:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a21c:	4630      	mov	r0, r6
 801a21e:	f7ff ffda 	bl	801a1d6 <__sfputc_r>
 801a222:	1c43      	adds	r3, r0, #1
 801a224:	d1f3      	bne.n	801a20e <__sfputs_r+0xa>
 801a226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801a228 <_vfiprintf_r>:
 801a228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a22c:	460c      	mov	r4, r1
 801a22e:	b09d      	sub	sp, #116	; 0x74
 801a230:	4617      	mov	r7, r2
 801a232:	461d      	mov	r5, r3
 801a234:	4606      	mov	r6, r0
 801a236:	b118      	cbz	r0, 801a240 <_vfiprintf_r+0x18>
 801a238:	6983      	ldr	r3, [r0, #24]
 801a23a:	b90b      	cbnz	r3, 801a240 <_vfiprintf_r+0x18>
 801a23c:	f002 ff34 	bl	801d0a8 <__sinit>
 801a240:	4b7c      	ldr	r3, [pc, #496]	; (801a434 <_vfiprintf_r+0x20c>)
 801a242:	429c      	cmp	r4, r3
 801a244:	d158      	bne.n	801a2f8 <_vfiprintf_r+0xd0>
 801a246:	6874      	ldr	r4, [r6, #4]
 801a248:	89a3      	ldrh	r3, [r4, #12]
 801a24a:	0718      	lsls	r0, r3, #28
 801a24c:	d55e      	bpl.n	801a30c <_vfiprintf_r+0xe4>
 801a24e:	6923      	ldr	r3, [r4, #16]
 801a250:	2b00      	cmp	r3, #0
 801a252:	d05b      	beq.n	801a30c <_vfiprintf_r+0xe4>
 801a254:	2300      	movs	r3, #0
 801a256:	9309      	str	r3, [sp, #36]	; 0x24
 801a258:	2320      	movs	r3, #32
 801a25a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801a25e:	2330      	movs	r3, #48	; 0x30
 801a260:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801a264:	9503      	str	r5, [sp, #12]
 801a266:	f04f 0b01 	mov.w	fp, #1
 801a26a:	46b8      	mov	r8, r7
 801a26c:	4645      	mov	r5, r8
 801a26e:	f815 3b01 	ldrb.w	r3, [r5], #1
 801a272:	b10b      	cbz	r3, 801a278 <_vfiprintf_r+0x50>
 801a274:	2b25      	cmp	r3, #37	; 0x25
 801a276:	d154      	bne.n	801a322 <_vfiprintf_r+0xfa>
 801a278:	ebb8 0a07 	subs.w	sl, r8, r7
 801a27c:	d00b      	beq.n	801a296 <_vfiprintf_r+0x6e>
 801a27e:	4653      	mov	r3, sl
 801a280:	463a      	mov	r2, r7
 801a282:	4621      	mov	r1, r4
 801a284:	4630      	mov	r0, r6
 801a286:	f7ff ffbd 	bl	801a204 <__sfputs_r>
 801a28a:	3001      	adds	r0, #1
 801a28c:	f000 80c2 	beq.w	801a414 <_vfiprintf_r+0x1ec>
 801a290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a292:	4453      	add	r3, sl
 801a294:	9309      	str	r3, [sp, #36]	; 0x24
 801a296:	f898 3000 	ldrb.w	r3, [r8]
 801a29a:	2b00      	cmp	r3, #0
 801a29c:	f000 80ba 	beq.w	801a414 <_vfiprintf_r+0x1ec>
 801a2a0:	2300      	movs	r3, #0
 801a2a2:	f04f 32ff 	mov.w	r2, #4294967295
 801a2a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a2aa:	9304      	str	r3, [sp, #16]
 801a2ac:	9307      	str	r3, [sp, #28]
 801a2ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801a2b2:	931a      	str	r3, [sp, #104]	; 0x68
 801a2b4:	46a8      	mov	r8, r5
 801a2b6:	2205      	movs	r2, #5
 801a2b8:	f818 1b01 	ldrb.w	r1, [r8], #1
 801a2bc:	485e      	ldr	r0, [pc, #376]	; (801a438 <_vfiprintf_r+0x210>)
 801a2be:	f7e5 ff9f 	bl	8000200 <memchr>
 801a2c2:	9b04      	ldr	r3, [sp, #16]
 801a2c4:	bb78      	cbnz	r0, 801a326 <_vfiprintf_r+0xfe>
 801a2c6:	06d9      	lsls	r1, r3, #27
 801a2c8:	bf44      	itt	mi
 801a2ca:	2220      	movmi	r2, #32
 801a2cc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801a2d0:	071a      	lsls	r2, r3, #28
 801a2d2:	bf44      	itt	mi
 801a2d4:	222b      	movmi	r2, #43	; 0x2b
 801a2d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801a2da:	782a      	ldrb	r2, [r5, #0]
 801a2dc:	2a2a      	cmp	r2, #42	; 0x2a
 801a2de:	d02a      	beq.n	801a336 <_vfiprintf_r+0x10e>
 801a2e0:	9a07      	ldr	r2, [sp, #28]
 801a2e2:	46a8      	mov	r8, r5
 801a2e4:	2000      	movs	r0, #0
 801a2e6:	250a      	movs	r5, #10
 801a2e8:	4641      	mov	r1, r8
 801a2ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a2ee:	3b30      	subs	r3, #48	; 0x30
 801a2f0:	2b09      	cmp	r3, #9
 801a2f2:	d969      	bls.n	801a3c8 <_vfiprintf_r+0x1a0>
 801a2f4:	b360      	cbz	r0, 801a350 <_vfiprintf_r+0x128>
 801a2f6:	e024      	b.n	801a342 <_vfiprintf_r+0x11a>
 801a2f8:	4b50      	ldr	r3, [pc, #320]	; (801a43c <_vfiprintf_r+0x214>)
 801a2fa:	429c      	cmp	r4, r3
 801a2fc:	d101      	bne.n	801a302 <_vfiprintf_r+0xda>
 801a2fe:	68b4      	ldr	r4, [r6, #8]
 801a300:	e7a2      	b.n	801a248 <_vfiprintf_r+0x20>
 801a302:	4b4f      	ldr	r3, [pc, #316]	; (801a440 <_vfiprintf_r+0x218>)
 801a304:	429c      	cmp	r4, r3
 801a306:	bf08      	it	eq
 801a308:	68f4      	ldreq	r4, [r6, #12]
 801a30a:	e79d      	b.n	801a248 <_vfiprintf_r+0x20>
 801a30c:	4621      	mov	r1, r4
 801a30e:	4630      	mov	r0, r6
 801a310:	f001 ff1e 	bl	801c150 <__swsetup_r>
 801a314:	2800      	cmp	r0, #0
 801a316:	d09d      	beq.n	801a254 <_vfiprintf_r+0x2c>
 801a318:	f04f 30ff 	mov.w	r0, #4294967295
 801a31c:	b01d      	add	sp, #116	; 0x74
 801a31e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a322:	46a8      	mov	r8, r5
 801a324:	e7a2      	b.n	801a26c <_vfiprintf_r+0x44>
 801a326:	4a44      	ldr	r2, [pc, #272]	; (801a438 <_vfiprintf_r+0x210>)
 801a328:	1a80      	subs	r0, r0, r2
 801a32a:	fa0b f000 	lsl.w	r0, fp, r0
 801a32e:	4318      	orrs	r0, r3
 801a330:	9004      	str	r0, [sp, #16]
 801a332:	4645      	mov	r5, r8
 801a334:	e7be      	b.n	801a2b4 <_vfiprintf_r+0x8c>
 801a336:	9a03      	ldr	r2, [sp, #12]
 801a338:	1d11      	adds	r1, r2, #4
 801a33a:	6812      	ldr	r2, [r2, #0]
 801a33c:	9103      	str	r1, [sp, #12]
 801a33e:	2a00      	cmp	r2, #0
 801a340:	db01      	blt.n	801a346 <_vfiprintf_r+0x11e>
 801a342:	9207      	str	r2, [sp, #28]
 801a344:	e004      	b.n	801a350 <_vfiprintf_r+0x128>
 801a346:	4252      	negs	r2, r2
 801a348:	f043 0302 	orr.w	r3, r3, #2
 801a34c:	9207      	str	r2, [sp, #28]
 801a34e:	9304      	str	r3, [sp, #16]
 801a350:	f898 3000 	ldrb.w	r3, [r8]
 801a354:	2b2e      	cmp	r3, #46	; 0x2e
 801a356:	d10e      	bne.n	801a376 <_vfiprintf_r+0x14e>
 801a358:	f898 3001 	ldrb.w	r3, [r8, #1]
 801a35c:	2b2a      	cmp	r3, #42	; 0x2a
 801a35e:	d138      	bne.n	801a3d2 <_vfiprintf_r+0x1aa>
 801a360:	9b03      	ldr	r3, [sp, #12]
 801a362:	1d1a      	adds	r2, r3, #4
 801a364:	681b      	ldr	r3, [r3, #0]
 801a366:	9203      	str	r2, [sp, #12]
 801a368:	2b00      	cmp	r3, #0
 801a36a:	bfb8      	it	lt
 801a36c:	f04f 33ff 	movlt.w	r3, #4294967295
 801a370:	f108 0802 	add.w	r8, r8, #2
 801a374:	9305      	str	r3, [sp, #20]
 801a376:	4d33      	ldr	r5, [pc, #204]	; (801a444 <_vfiprintf_r+0x21c>)
 801a378:	f898 1000 	ldrb.w	r1, [r8]
 801a37c:	2203      	movs	r2, #3
 801a37e:	4628      	mov	r0, r5
 801a380:	f7e5 ff3e 	bl	8000200 <memchr>
 801a384:	b140      	cbz	r0, 801a398 <_vfiprintf_r+0x170>
 801a386:	2340      	movs	r3, #64	; 0x40
 801a388:	1b40      	subs	r0, r0, r5
 801a38a:	fa03 f000 	lsl.w	r0, r3, r0
 801a38e:	9b04      	ldr	r3, [sp, #16]
 801a390:	4303      	orrs	r3, r0
 801a392:	f108 0801 	add.w	r8, r8, #1
 801a396:	9304      	str	r3, [sp, #16]
 801a398:	f898 1000 	ldrb.w	r1, [r8]
 801a39c:	482a      	ldr	r0, [pc, #168]	; (801a448 <_vfiprintf_r+0x220>)
 801a39e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801a3a2:	2206      	movs	r2, #6
 801a3a4:	f108 0701 	add.w	r7, r8, #1
 801a3a8:	f7e5 ff2a 	bl	8000200 <memchr>
 801a3ac:	2800      	cmp	r0, #0
 801a3ae:	d037      	beq.n	801a420 <_vfiprintf_r+0x1f8>
 801a3b0:	4b26      	ldr	r3, [pc, #152]	; (801a44c <_vfiprintf_r+0x224>)
 801a3b2:	bb1b      	cbnz	r3, 801a3fc <_vfiprintf_r+0x1d4>
 801a3b4:	9b03      	ldr	r3, [sp, #12]
 801a3b6:	3307      	adds	r3, #7
 801a3b8:	f023 0307 	bic.w	r3, r3, #7
 801a3bc:	3308      	adds	r3, #8
 801a3be:	9303      	str	r3, [sp, #12]
 801a3c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a3c2:	444b      	add	r3, r9
 801a3c4:	9309      	str	r3, [sp, #36]	; 0x24
 801a3c6:	e750      	b.n	801a26a <_vfiprintf_r+0x42>
 801a3c8:	fb05 3202 	mla	r2, r5, r2, r3
 801a3cc:	2001      	movs	r0, #1
 801a3ce:	4688      	mov	r8, r1
 801a3d0:	e78a      	b.n	801a2e8 <_vfiprintf_r+0xc0>
 801a3d2:	2300      	movs	r3, #0
 801a3d4:	f108 0801 	add.w	r8, r8, #1
 801a3d8:	9305      	str	r3, [sp, #20]
 801a3da:	4619      	mov	r1, r3
 801a3dc:	250a      	movs	r5, #10
 801a3de:	4640      	mov	r0, r8
 801a3e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a3e4:	3a30      	subs	r2, #48	; 0x30
 801a3e6:	2a09      	cmp	r2, #9
 801a3e8:	d903      	bls.n	801a3f2 <_vfiprintf_r+0x1ca>
 801a3ea:	2b00      	cmp	r3, #0
 801a3ec:	d0c3      	beq.n	801a376 <_vfiprintf_r+0x14e>
 801a3ee:	9105      	str	r1, [sp, #20]
 801a3f0:	e7c1      	b.n	801a376 <_vfiprintf_r+0x14e>
 801a3f2:	fb05 2101 	mla	r1, r5, r1, r2
 801a3f6:	2301      	movs	r3, #1
 801a3f8:	4680      	mov	r8, r0
 801a3fa:	e7f0      	b.n	801a3de <_vfiprintf_r+0x1b6>
 801a3fc:	ab03      	add	r3, sp, #12
 801a3fe:	9300      	str	r3, [sp, #0]
 801a400:	4622      	mov	r2, r4
 801a402:	4b13      	ldr	r3, [pc, #76]	; (801a450 <_vfiprintf_r+0x228>)
 801a404:	a904      	add	r1, sp, #16
 801a406:	4630      	mov	r0, r6
 801a408:	f000 f8b8 	bl	801a57c <_printf_float>
 801a40c:	f1b0 3fff 	cmp.w	r0, #4294967295
 801a410:	4681      	mov	r9, r0
 801a412:	d1d5      	bne.n	801a3c0 <_vfiprintf_r+0x198>
 801a414:	89a3      	ldrh	r3, [r4, #12]
 801a416:	065b      	lsls	r3, r3, #25
 801a418:	f53f af7e 	bmi.w	801a318 <_vfiprintf_r+0xf0>
 801a41c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801a41e:	e77d      	b.n	801a31c <_vfiprintf_r+0xf4>
 801a420:	ab03      	add	r3, sp, #12
 801a422:	9300      	str	r3, [sp, #0]
 801a424:	4622      	mov	r2, r4
 801a426:	4b0a      	ldr	r3, [pc, #40]	; (801a450 <_vfiprintf_r+0x228>)
 801a428:	a904      	add	r1, sp, #16
 801a42a:	4630      	mov	r0, r6
 801a42c:	f000 fb5c 	bl	801aae8 <_printf_i>
 801a430:	e7ec      	b.n	801a40c <_vfiprintf_r+0x1e4>
 801a432:	bf00      	nop
 801a434:	0801f4d8 	.word	0x0801f4d8
 801a438:	0801f40c 	.word	0x0801f40c
 801a43c:	0801f4f8 	.word	0x0801f4f8
 801a440:	0801f4b8 	.word	0x0801f4b8
 801a444:	0801f412 	.word	0x0801f412
 801a448:	0801f416 	.word	0x0801f416
 801a44c:	0801a57d 	.word	0x0801a57d
 801a450:	0801a205 	.word	0x0801a205

0801a454 <__cvt>:
 801a454:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a458:	ec55 4b10 	vmov	r4, r5, d0
 801a45c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801a45e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801a462:	2d00      	cmp	r5, #0
 801a464:	460e      	mov	r6, r1
 801a466:	4691      	mov	r9, r2
 801a468:	4619      	mov	r1, r3
 801a46a:	bfb8      	it	lt
 801a46c:	4622      	movlt	r2, r4
 801a46e:	462b      	mov	r3, r5
 801a470:	f027 0720 	bic.w	r7, r7, #32
 801a474:	bfbb      	ittet	lt
 801a476:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801a47a:	461d      	movlt	r5, r3
 801a47c:	2300      	movge	r3, #0
 801a47e:	232d      	movlt	r3, #45	; 0x2d
 801a480:	bfb8      	it	lt
 801a482:	4614      	movlt	r4, r2
 801a484:	2f46      	cmp	r7, #70	; 0x46
 801a486:	700b      	strb	r3, [r1, #0]
 801a488:	d004      	beq.n	801a494 <__cvt+0x40>
 801a48a:	2f45      	cmp	r7, #69	; 0x45
 801a48c:	d100      	bne.n	801a490 <__cvt+0x3c>
 801a48e:	3601      	adds	r6, #1
 801a490:	2102      	movs	r1, #2
 801a492:	e000      	b.n	801a496 <__cvt+0x42>
 801a494:	2103      	movs	r1, #3
 801a496:	ab03      	add	r3, sp, #12
 801a498:	9301      	str	r3, [sp, #4]
 801a49a:	ab02      	add	r3, sp, #8
 801a49c:	9300      	str	r3, [sp, #0]
 801a49e:	4632      	mov	r2, r6
 801a4a0:	4653      	mov	r3, sl
 801a4a2:	ec45 4b10 	vmov	d0, r4, r5
 801a4a6:	f001 ff57 	bl	801c358 <_dtoa_r>
 801a4aa:	2f47      	cmp	r7, #71	; 0x47
 801a4ac:	4680      	mov	r8, r0
 801a4ae:	d102      	bne.n	801a4b6 <__cvt+0x62>
 801a4b0:	f019 0f01 	tst.w	r9, #1
 801a4b4:	d026      	beq.n	801a504 <__cvt+0xb0>
 801a4b6:	2f46      	cmp	r7, #70	; 0x46
 801a4b8:	eb08 0906 	add.w	r9, r8, r6
 801a4bc:	d111      	bne.n	801a4e2 <__cvt+0x8e>
 801a4be:	f898 3000 	ldrb.w	r3, [r8]
 801a4c2:	2b30      	cmp	r3, #48	; 0x30
 801a4c4:	d10a      	bne.n	801a4dc <__cvt+0x88>
 801a4c6:	2200      	movs	r2, #0
 801a4c8:	2300      	movs	r3, #0
 801a4ca:	4620      	mov	r0, r4
 801a4cc:	4629      	mov	r1, r5
 801a4ce:	f7e6 fb0b 	bl	8000ae8 <__aeabi_dcmpeq>
 801a4d2:	b918      	cbnz	r0, 801a4dc <__cvt+0x88>
 801a4d4:	f1c6 0601 	rsb	r6, r6, #1
 801a4d8:	f8ca 6000 	str.w	r6, [sl]
 801a4dc:	f8da 3000 	ldr.w	r3, [sl]
 801a4e0:	4499      	add	r9, r3
 801a4e2:	2200      	movs	r2, #0
 801a4e4:	2300      	movs	r3, #0
 801a4e6:	4620      	mov	r0, r4
 801a4e8:	4629      	mov	r1, r5
 801a4ea:	f7e6 fafd 	bl	8000ae8 <__aeabi_dcmpeq>
 801a4ee:	b938      	cbnz	r0, 801a500 <__cvt+0xac>
 801a4f0:	2230      	movs	r2, #48	; 0x30
 801a4f2:	9b03      	ldr	r3, [sp, #12]
 801a4f4:	454b      	cmp	r3, r9
 801a4f6:	d205      	bcs.n	801a504 <__cvt+0xb0>
 801a4f8:	1c59      	adds	r1, r3, #1
 801a4fa:	9103      	str	r1, [sp, #12]
 801a4fc:	701a      	strb	r2, [r3, #0]
 801a4fe:	e7f8      	b.n	801a4f2 <__cvt+0x9e>
 801a500:	f8cd 900c 	str.w	r9, [sp, #12]
 801a504:	9b03      	ldr	r3, [sp, #12]
 801a506:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a508:	eba3 0308 	sub.w	r3, r3, r8
 801a50c:	4640      	mov	r0, r8
 801a50e:	6013      	str	r3, [r2, #0]
 801a510:	b004      	add	sp, #16
 801a512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801a516 <__exponent>:
 801a516:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a518:	2900      	cmp	r1, #0
 801a51a:	4604      	mov	r4, r0
 801a51c:	bfba      	itte	lt
 801a51e:	4249      	neglt	r1, r1
 801a520:	232d      	movlt	r3, #45	; 0x2d
 801a522:	232b      	movge	r3, #43	; 0x2b
 801a524:	2909      	cmp	r1, #9
 801a526:	f804 2b02 	strb.w	r2, [r4], #2
 801a52a:	7043      	strb	r3, [r0, #1]
 801a52c:	dd20      	ble.n	801a570 <__exponent+0x5a>
 801a52e:	f10d 0307 	add.w	r3, sp, #7
 801a532:	461f      	mov	r7, r3
 801a534:	260a      	movs	r6, #10
 801a536:	fb91 f5f6 	sdiv	r5, r1, r6
 801a53a:	fb06 1115 	mls	r1, r6, r5, r1
 801a53e:	3130      	adds	r1, #48	; 0x30
 801a540:	2d09      	cmp	r5, #9
 801a542:	f803 1c01 	strb.w	r1, [r3, #-1]
 801a546:	f103 32ff 	add.w	r2, r3, #4294967295
 801a54a:	4629      	mov	r1, r5
 801a54c:	dc09      	bgt.n	801a562 <__exponent+0x4c>
 801a54e:	3130      	adds	r1, #48	; 0x30
 801a550:	3b02      	subs	r3, #2
 801a552:	f802 1c01 	strb.w	r1, [r2, #-1]
 801a556:	42bb      	cmp	r3, r7
 801a558:	4622      	mov	r2, r4
 801a55a:	d304      	bcc.n	801a566 <__exponent+0x50>
 801a55c:	1a10      	subs	r0, r2, r0
 801a55e:	b003      	add	sp, #12
 801a560:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a562:	4613      	mov	r3, r2
 801a564:	e7e7      	b.n	801a536 <__exponent+0x20>
 801a566:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a56a:	f804 2b01 	strb.w	r2, [r4], #1
 801a56e:	e7f2      	b.n	801a556 <__exponent+0x40>
 801a570:	2330      	movs	r3, #48	; 0x30
 801a572:	4419      	add	r1, r3
 801a574:	7083      	strb	r3, [r0, #2]
 801a576:	1d02      	adds	r2, r0, #4
 801a578:	70c1      	strb	r1, [r0, #3]
 801a57a:	e7ef      	b.n	801a55c <__exponent+0x46>

0801a57c <_printf_float>:
 801a57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a580:	b08d      	sub	sp, #52	; 0x34
 801a582:	460c      	mov	r4, r1
 801a584:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801a588:	4616      	mov	r6, r2
 801a58a:	461f      	mov	r7, r3
 801a58c:	4605      	mov	r5, r0
 801a58e:	f003 f941 	bl	801d814 <_localeconv_r>
 801a592:	6803      	ldr	r3, [r0, #0]
 801a594:	9304      	str	r3, [sp, #16]
 801a596:	4618      	mov	r0, r3
 801a598:	f7e5 fe2a 	bl	80001f0 <strlen>
 801a59c:	2300      	movs	r3, #0
 801a59e:	930a      	str	r3, [sp, #40]	; 0x28
 801a5a0:	f8d8 3000 	ldr.w	r3, [r8]
 801a5a4:	9005      	str	r0, [sp, #20]
 801a5a6:	3307      	adds	r3, #7
 801a5a8:	f023 0307 	bic.w	r3, r3, #7
 801a5ac:	f103 0208 	add.w	r2, r3, #8
 801a5b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 801a5b4:	f8d4 b000 	ldr.w	fp, [r4]
 801a5b8:	f8c8 2000 	str.w	r2, [r8]
 801a5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a5c0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801a5c4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801a5c8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801a5cc:	9307      	str	r3, [sp, #28]
 801a5ce:	f8cd 8018 	str.w	r8, [sp, #24]
 801a5d2:	f04f 32ff 	mov.w	r2, #4294967295
 801a5d6:	4ba7      	ldr	r3, [pc, #668]	; (801a874 <_printf_float+0x2f8>)
 801a5d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801a5dc:	f7e6 fab6 	bl	8000b4c <__aeabi_dcmpun>
 801a5e0:	bb70      	cbnz	r0, 801a640 <_printf_float+0xc4>
 801a5e2:	f04f 32ff 	mov.w	r2, #4294967295
 801a5e6:	4ba3      	ldr	r3, [pc, #652]	; (801a874 <_printf_float+0x2f8>)
 801a5e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801a5ec:	f7e6 fa90 	bl	8000b10 <__aeabi_dcmple>
 801a5f0:	bb30      	cbnz	r0, 801a640 <_printf_float+0xc4>
 801a5f2:	2200      	movs	r2, #0
 801a5f4:	2300      	movs	r3, #0
 801a5f6:	4640      	mov	r0, r8
 801a5f8:	4649      	mov	r1, r9
 801a5fa:	f7e6 fa7f 	bl	8000afc <__aeabi_dcmplt>
 801a5fe:	b110      	cbz	r0, 801a606 <_printf_float+0x8a>
 801a600:	232d      	movs	r3, #45	; 0x2d
 801a602:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a606:	4a9c      	ldr	r2, [pc, #624]	; (801a878 <_printf_float+0x2fc>)
 801a608:	4b9c      	ldr	r3, [pc, #624]	; (801a87c <_printf_float+0x300>)
 801a60a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801a60e:	bf8c      	ite	hi
 801a610:	4690      	movhi	r8, r2
 801a612:	4698      	movls	r8, r3
 801a614:	2303      	movs	r3, #3
 801a616:	f02b 0204 	bic.w	r2, fp, #4
 801a61a:	6123      	str	r3, [r4, #16]
 801a61c:	6022      	str	r2, [r4, #0]
 801a61e:	f04f 0900 	mov.w	r9, #0
 801a622:	9700      	str	r7, [sp, #0]
 801a624:	4633      	mov	r3, r6
 801a626:	aa0b      	add	r2, sp, #44	; 0x2c
 801a628:	4621      	mov	r1, r4
 801a62a:	4628      	mov	r0, r5
 801a62c:	f000 f9e6 	bl	801a9fc <_printf_common>
 801a630:	3001      	adds	r0, #1
 801a632:	f040 808d 	bne.w	801a750 <_printf_float+0x1d4>
 801a636:	f04f 30ff 	mov.w	r0, #4294967295
 801a63a:	b00d      	add	sp, #52	; 0x34
 801a63c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a640:	4642      	mov	r2, r8
 801a642:	464b      	mov	r3, r9
 801a644:	4640      	mov	r0, r8
 801a646:	4649      	mov	r1, r9
 801a648:	f7e6 fa80 	bl	8000b4c <__aeabi_dcmpun>
 801a64c:	b110      	cbz	r0, 801a654 <_printf_float+0xd8>
 801a64e:	4a8c      	ldr	r2, [pc, #560]	; (801a880 <_printf_float+0x304>)
 801a650:	4b8c      	ldr	r3, [pc, #560]	; (801a884 <_printf_float+0x308>)
 801a652:	e7da      	b.n	801a60a <_printf_float+0x8e>
 801a654:	6861      	ldr	r1, [r4, #4]
 801a656:	1c4b      	adds	r3, r1, #1
 801a658:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 801a65c:	a80a      	add	r0, sp, #40	; 0x28
 801a65e:	d13e      	bne.n	801a6de <_printf_float+0x162>
 801a660:	2306      	movs	r3, #6
 801a662:	6063      	str	r3, [r4, #4]
 801a664:	2300      	movs	r3, #0
 801a666:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801a66a:	ab09      	add	r3, sp, #36	; 0x24
 801a66c:	9300      	str	r3, [sp, #0]
 801a66e:	ec49 8b10 	vmov	d0, r8, r9
 801a672:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801a676:	6022      	str	r2, [r4, #0]
 801a678:	f8cd a004 	str.w	sl, [sp, #4]
 801a67c:	6861      	ldr	r1, [r4, #4]
 801a67e:	4628      	mov	r0, r5
 801a680:	f7ff fee8 	bl	801a454 <__cvt>
 801a684:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 801a688:	2b47      	cmp	r3, #71	; 0x47
 801a68a:	4680      	mov	r8, r0
 801a68c:	d109      	bne.n	801a6a2 <_printf_float+0x126>
 801a68e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a690:	1cd8      	adds	r0, r3, #3
 801a692:	db02      	blt.n	801a69a <_printf_float+0x11e>
 801a694:	6862      	ldr	r2, [r4, #4]
 801a696:	4293      	cmp	r3, r2
 801a698:	dd47      	ble.n	801a72a <_printf_float+0x1ae>
 801a69a:	f1aa 0a02 	sub.w	sl, sl, #2
 801a69e:	fa5f fa8a 	uxtb.w	sl, sl
 801a6a2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801a6a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a6a8:	d824      	bhi.n	801a6f4 <_printf_float+0x178>
 801a6aa:	3901      	subs	r1, #1
 801a6ac:	4652      	mov	r2, sl
 801a6ae:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801a6b2:	9109      	str	r1, [sp, #36]	; 0x24
 801a6b4:	f7ff ff2f 	bl	801a516 <__exponent>
 801a6b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a6ba:	1813      	adds	r3, r2, r0
 801a6bc:	2a01      	cmp	r2, #1
 801a6be:	4681      	mov	r9, r0
 801a6c0:	6123      	str	r3, [r4, #16]
 801a6c2:	dc02      	bgt.n	801a6ca <_printf_float+0x14e>
 801a6c4:	6822      	ldr	r2, [r4, #0]
 801a6c6:	07d1      	lsls	r1, r2, #31
 801a6c8:	d501      	bpl.n	801a6ce <_printf_float+0x152>
 801a6ca:	3301      	adds	r3, #1
 801a6cc:	6123      	str	r3, [r4, #16]
 801a6ce:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801a6d2:	2b00      	cmp	r3, #0
 801a6d4:	d0a5      	beq.n	801a622 <_printf_float+0xa6>
 801a6d6:	232d      	movs	r3, #45	; 0x2d
 801a6d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a6dc:	e7a1      	b.n	801a622 <_printf_float+0xa6>
 801a6de:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801a6e2:	f000 8177 	beq.w	801a9d4 <_printf_float+0x458>
 801a6e6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801a6ea:	d1bb      	bne.n	801a664 <_printf_float+0xe8>
 801a6ec:	2900      	cmp	r1, #0
 801a6ee:	d1b9      	bne.n	801a664 <_printf_float+0xe8>
 801a6f0:	2301      	movs	r3, #1
 801a6f2:	e7b6      	b.n	801a662 <_printf_float+0xe6>
 801a6f4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 801a6f8:	d119      	bne.n	801a72e <_printf_float+0x1b2>
 801a6fa:	2900      	cmp	r1, #0
 801a6fc:	6863      	ldr	r3, [r4, #4]
 801a6fe:	dd0c      	ble.n	801a71a <_printf_float+0x19e>
 801a700:	6121      	str	r1, [r4, #16]
 801a702:	b913      	cbnz	r3, 801a70a <_printf_float+0x18e>
 801a704:	6822      	ldr	r2, [r4, #0]
 801a706:	07d2      	lsls	r2, r2, #31
 801a708:	d502      	bpl.n	801a710 <_printf_float+0x194>
 801a70a:	3301      	adds	r3, #1
 801a70c:	440b      	add	r3, r1
 801a70e:	6123      	str	r3, [r4, #16]
 801a710:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a712:	65a3      	str	r3, [r4, #88]	; 0x58
 801a714:	f04f 0900 	mov.w	r9, #0
 801a718:	e7d9      	b.n	801a6ce <_printf_float+0x152>
 801a71a:	b913      	cbnz	r3, 801a722 <_printf_float+0x1a6>
 801a71c:	6822      	ldr	r2, [r4, #0]
 801a71e:	07d0      	lsls	r0, r2, #31
 801a720:	d501      	bpl.n	801a726 <_printf_float+0x1aa>
 801a722:	3302      	adds	r3, #2
 801a724:	e7f3      	b.n	801a70e <_printf_float+0x192>
 801a726:	2301      	movs	r3, #1
 801a728:	e7f1      	b.n	801a70e <_printf_float+0x192>
 801a72a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801a72e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801a732:	4293      	cmp	r3, r2
 801a734:	db05      	blt.n	801a742 <_printf_float+0x1c6>
 801a736:	6822      	ldr	r2, [r4, #0]
 801a738:	6123      	str	r3, [r4, #16]
 801a73a:	07d1      	lsls	r1, r2, #31
 801a73c:	d5e8      	bpl.n	801a710 <_printf_float+0x194>
 801a73e:	3301      	adds	r3, #1
 801a740:	e7e5      	b.n	801a70e <_printf_float+0x192>
 801a742:	2b00      	cmp	r3, #0
 801a744:	bfd4      	ite	le
 801a746:	f1c3 0302 	rsble	r3, r3, #2
 801a74a:	2301      	movgt	r3, #1
 801a74c:	4413      	add	r3, r2
 801a74e:	e7de      	b.n	801a70e <_printf_float+0x192>
 801a750:	6823      	ldr	r3, [r4, #0]
 801a752:	055a      	lsls	r2, r3, #21
 801a754:	d407      	bmi.n	801a766 <_printf_float+0x1ea>
 801a756:	6923      	ldr	r3, [r4, #16]
 801a758:	4642      	mov	r2, r8
 801a75a:	4631      	mov	r1, r6
 801a75c:	4628      	mov	r0, r5
 801a75e:	47b8      	blx	r7
 801a760:	3001      	adds	r0, #1
 801a762:	d12b      	bne.n	801a7bc <_printf_float+0x240>
 801a764:	e767      	b.n	801a636 <_printf_float+0xba>
 801a766:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801a76a:	f240 80dc 	bls.w	801a926 <_printf_float+0x3aa>
 801a76e:	2200      	movs	r2, #0
 801a770:	2300      	movs	r3, #0
 801a772:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801a776:	f7e6 f9b7 	bl	8000ae8 <__aeabi_dcmpeq>
 801a77a:	2800      	cmp	r0, #0
 801a77c:	d033      	beq.n	801a7e6 <_printf_float+0x26a>
 801a77e:	2301      	movs	r3, #1
 801a780:	4a41      	ldr	r2, [pc, #260]	; (801a888 <_printf_float+0x30c>)
 801a782:	4631      	mov	r1, r6
 801a784:	4628      	mov	r0, r5
 801a786:	47b8      	blx	r7
 801a788:	3001      	adds	r0, #1
 801a78a:	f43f af54 	beq.w	801a636 <_printf_float+0xba>
 801a78e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a792:	429a      	cmp	r2, r3
 801a794:	db02      	blt.n	801a79c <_printf_float+0x220>
 801a796:	6823      	ldr	r3, [r4, #0]
 801a798:	07d8      	lsls	r0, r3, #31
 801a79a:	d50f      	bpl.n	801a7bc <_printf_float+0x240>
 801a79c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a7a0:	4631      	mov	r1, r6
 801a7a2:	4628      	mov	r0, r5
 801a7a4:	47b8      	blx	r7
 801a7a6:	3001      	adds	r0, #1
 801a7a8:	f43f af45 	beq.w	801a636 <_printf_float+0xba>
 801a7ac:	f04f 0800 	mov.w	r8, #0
 801a7b0:	f104 091a 	add.w	r9, r4, #26
 801a7b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a7b6:	3b01      	subs	r3, #1
 801a7b8:	4543      	cmp	r3, r8
 801a7ba:	dc09      	bgt.n	801a7d0 <_printf_float+0x254>
 801a7bc:	6823      	ldr	r3, [r4, #0]
 801a7be:	079b      	lsls	r3, r3, #30
 801a7c0:	f100 8103 	bmi.w	801a9ca <_printf_float+0x44e>
 801a7c4:	68e0      	ldr	r0, [r4, #12]
 801a7c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a7c8:	4298      	cmp	r0, r3
 801a7ca:	bfb8      	it	lt
 801a7cc:	4618      	movlt	r0, r3
 801a7ce:	e734      	b.n	801a63a <_printf_float+0xbe>
 801a7d0:	2301      	movs	r3, #1
 801a7d2:	464a      	mov	r2, r9
 801a7d4:	4631      	mov	r1, r6
 801a7d6:	4628      	mov	r0, r5
 801a7d8:	47b8      	blx	r7
 801a7da:	3001      	adds	r0, #1
 801a7dc:	f43f af2b 	beq.w	801a636 <_printf_float+0xba>
 801a7e0:	f108 0801 	add.w	r8, r8, #1
 801a7e4:	e7e6      	b.n	801a7b4 <_printf_float+0x238>
 801a7e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a7e8:	2b00      	cmp	r3, #0
 801a7ea:	dc2b      	bgt.n	801a844 <_printf_float+0x2c8>
 801a7ec:	2301      	movs	r3, #1
 801a7ee:	4a26      	ldr	r2, [pc, #152]	; (801a888 <_printf_float+0x30c>)
 801a7f0:	4631      	mov	r1, r6
 801a7f2:	4628      	mov	r0, r5
 801a7f4:	47b8      	blx	r7
 801a7f6:	3001      	adds	r0, #1
 801a7f8:	f43f af1d 	beq.w	801a636 <_printf_float+0xba>
 801a7fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a7fe:	b923      	cbnz	r3, 801a80a <_printf_float+0x28e>
 801a800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a802:	b913      	cbnz	r3, 801a80a <_printf_float+0x28e>
 801a804:	6823      	ldr	r3, [r4, #0]
 801a806:	07d9      	lsls	r1, r3, #31
 801a808:	d5d8      	bpl.n	801a7bc <_printf_float+0x240>
 801a80a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a80e:	4631      	mov	r1, r6
 801a810:	4628      	mov	r0, r5
 801a812:	47b8      	blx	r7
 801a814:	3001      	adds	r0, #1
 801a816:	f43f af0e 	beq.w	801a636 <_printf_float+0xba>
 801a81a:	f04f 0900 	mov.w	r9, #0
 801a81e:	f104 0a1a 	add.w	sl, r4, #26
 801a822:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a824:	425b      	negs	r3, r3
 801a826:	454b      	cmp	r3, r9
 801a828:	dc01      	bgt.n	801a82e <_printf_float+0x2b2>
 801a82a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a82c:	e794      	b.n	801a758 <_printf_float+0x1dc>
 801a82e:	2301      	movs	r3, #1
 801a830:	4652      	mov	r2, sl
 801a832:	4631      	mov	r1, r6
 801a834:	4628      	mov	r0, r5
 801a836:	47b8      	blx	r7
 801a838:	3001      	adds	r0, #1
 801a83a:	f43f aefc 	beq.w	801a636 <_printf_float+0xba>
 801a83e:	f109 0901 	add.w	r9, r9, #1
 801a842:	e7ee      	b.n	801a822 <_printf_float+0x2a6>
 801a844:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a846:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a848:	429a      	cmp	r2, r3
 801a84a:	bfa8      	it	ge
 801a84c:	461a      	movge	r2, r3
 801a84e:	2a00      	cmp	r2, #0
 801a850:	4691      	mov	r9, r2
 801a852:	dd07      	ble.n	801a864 <_printf_float+0x2e8>
 801a854:	4613      	mov	r3, r2
 801a856:	4631      	mov	r1, r6
 801a858:	4642      	mov	r2, r8
 801a85a:	4628      	mov	r0, r5
 801a85c:	47b8      	blx	r7
 801a85e:	3001      	adds	r0, #1
 801a860:	f43f aee9 	beq.w	801a636 <_printf_float+0xba>
 801a864:	f104 031a 	add.w	r3, r4, #26
 801a868:	f04f 0b00 	mov.w	fp, #0
 801a86c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a870:	9306      	str	r3, [sp, #24]
 801a872:	e015      	b.n	801a8a0 <_printf_float+0x324>
 801a874:	7fefffff 	.word	0x7fefffff
 801a878:	0801efd2 	.word	0x0801efd2
 801a87c:	0801f41d 	.word	0x0801f41d
 801a880:	0801f425 	.word	0x0801f425
 801a884:	0801f421 	.word	0x0801f421
 801a888:	0801f429 	.word	0x0801f429
 801a88c:	2301      	movs	r3, #1
 801a88e:	9a06      	ldr	r2, [sp, #24]
 801a890:	4631      	mov	r1, r6
 801a892:	4628      	mov	r0, r5
 801a894:	47b8      	blx	r7
 801a896:	3001      	adds	r0, #1
 801a898:	f43f aecd 	beq.w	801a636 <_printf_float+0xba>
 801a89c:	f10b 0b01 	add.w	fp, fp, #1
 801a8a0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 801a8a4:	ebaa 0309 	sub.w	r3, sl, r9
 801a8a8:	455b      	cmp	r3, fp
 801a8aa:	dcef      	bgt.n	801a88c <_printf_float+0x310>
 801a8ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a8b0:	429a      	cmp	r2, r3
 801a8b2:	44d0      	add	r8, sl
 801a8b4:	db15      	blt.n	801a8e2 <_printf_float+0x366>
 801a8b6:	6823      	ldr	r3, [r4, #0]
 801a8b8:	07da      	lsls	r2, r3, #31
 801a8ba:	d412      	bmi.n	801a8e2 <_printf_float+0x366>
 801a8bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a8be:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a8c0:	eba3 020a 	sub.w	r2, r3, sl
 801a8c4:	eba3 0a01 	sub.w	sl, r3, r1
 801a8c8:	4592      	cmp	sl, r2
 801a8ca:	bfa8      	it	ge
 801a8cc:	4692      	movge	sl, r2
 801a8ce:	f1ba 0f00 	cmp.w	sl, #0
 801a8d2:	dc0e      	bgt.n	801a8f2 <_printf_float+0x376>
 801a8d4:	f04f 0800 	mov.w	r8, #0
 801a8d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a8dc:	f104 091a 	add.w	r9, r4, #26
 801a8e0:	e019      	b.n	801a916 <_printf_float+0x39a>
 801a8e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a8e6:	4631      	mov	r1, r6
 801a8e8:	4628      	mov	r0, r5
 801a8ea:	47b8      	blx	r7
 801a8ec:	3001      	adds	r0, #1
 801a8ee:	d1e5      	bne.n	801a8bc <_printf_float+0x340>
 801a8f0:	e6a1      	b.n	801a636 <_printf_float+0xba>
 801a8f2:	4653      	mov	r3, sl
 801a8f4:	4642      	mov	r2, r8
 801a8f6:	4631      	mov	r1, r6
 801a8f8:	4628      	mov	r0, r5
 801a8fa:	47b8      	blx	r7
 801a8fc:	3001      	adds	r0, #1
 801a8fe:	d1e9      	bne.n	801a8d4 <_printf_float+0x358>
 801a900:	e699      	b.n	801a636 <_printf_float+0xba>
 801a902:	2301      	movs	r3, #1
 801a904:	464a      	mov	r2, r9
 801a906:	4631      	mov	r1, r6
 801a908:	4628      	mov	r0, r5
 801a90a:	47b8      	blx	r7
 801a90c:	3001      	adds	r0, #1
 801a90e:	f43f ae92 	beq.w	801a636 <_printf_float+0xba>
 801a912:	f108 0801 	add.w	r8, r8, #1
 801a916:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a91a:	1a9b      	subs	r3, r3, r2
 801a91c:	eba3 030a 	sub.w	r3, r3, sl
 801a920:	4543      	cmp	r3, r8
 801a922:	dcee      	bgt.n	801a902 <_printf_float+0x386>
 801a924:	e74a      	b.n	801a7bc <_printf_float+0x240>
 801a926:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a928:	2a01      	cmp	r2, #1
 801a92a:	dc01      	bgt.n	801a930 <_printf_float+0x3b4>
 801a92c:	07db      	lsls	r3, r3, #31
 801a92e:	d53a      	bpl.n	801a9a6 <_printf_float+0x42a>
 801a930:	2301      	movs	r3, #1
 801a932:	4642      	mov	r2, r8
 801a934:	4631      	mov	r1, r6
 801a936:	4628      	mov	r0, r5
 801a938:	47b8      	blx	r7
 801a93a:	3001      	adds	r0, #1
 801a93c:	f43f ae7b 	beq.w	801a636 <_printf_float+0xba>
 801a940:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a944:	4631      	mov	r1, r6
 801a946:	4628      	mov	r0, r5
 801a948:	47b8      	blx	r7
 801a94a:	3001      	adds	r0, #1
 801a94c:	f108 0801 	add.w	r8, r8, #1
 801a950:	f43f ae71 	beq.w	801a636 <_printf_float+0xba>
 801a954:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a956:	2200      	movs	r2, #0
 801a958:	f103 3aff 	add.w	sl, r3, #4294967295
 801a95c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801a960:	2300      	movs	r3, #0
 801a962:	f7e6 f8c1 	bl	8000ae8 <__aeabi_dcmpeq>
 801a966:	b9c8      	cbnz	r0, 801a99c <_printf_float+0x420>
 801a968:	4653      	mov	r3, sl
 801a96a:	4642      	mov	r2, r8
 801a96c:	4631      	mov	r1, r6
 801a96e:	4628      	mov	r0, r5
 801a970:	47b8      	blx	r7
 801a972:	3001      	adds	r0, #1
 801a974:	d10e      	bne.n	801a994 <_printf_float+0x418>
 801a976:	e65e      	b.n	801a636 <_printf_float+0xba>
 801a978:	2301      	movs	r3, #1
 801a97a:	4652      	mov	r2, sl
 801a97c:	4631      	mov	r1, r6
 801a97e:	4628      	mov	r0, r5
 801a980:	47b8      	blx	r7
 801a982:	3001      	adds	r0, #1
 801a984:	f43f ae57 	beq.w	801a636 <_printf_float+0xba>
 801a988:	f108 0801 	add.w	r8, r8, #1
 801a98c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a98e:	3b01      	subs	r3, #1
 801a990:	4543      	cmp	r3, r8
 801a992:	dcf1      	bgt.n	801a978 <_printf_float+0x3fc>
 801a994:	464b      	mov	r3, r9
 801a996:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801a99a:	e6de      	b.n	801a75a <_printf_float+0x1de>
 801a99c:	f04f 0800 	mov.w	r8, #0
 801a9a0:	f104 0a1a 	add.w	sl, r4, #26
 801a9a4:	e7f2      	b.n	801a98c <_printf_float+0x410>
 801a9a6:	2301      	movs	r3, #1
 801a9a8:	e7df      	b.n	801a96a <_printf_float+0x3ee>
 801a9aa:	2301      	movs	r3, #1
 801a9ac:	464a      	mov	r2, r9
 801a9ae:	4631      	mov	r1, r6
 801a9b0:	4628      	mov	r0, r5
 801a9b2:	47b8      	blx	r7
 801a9b4:	3001      	adds	r0, #1
 801a9b6:	f43f ae3e 	beq.w	801a636 <_printf_float+0xba>
 801a9ba:	f108 0801 	add.w	r8, r8, #1
 801a9be:	68e3      	ldr	r3, [r4, #12]
 801a9c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a9c2:	1a9b      	subs	r3, r3, r2
 801a9c4:	4543      	cmp	r3, r8
 801a9c6:	dcf0      	bgt.n	801a9aa <_printf_float+0x42e>
 801a9c8:	e6fc      	b.n	801a7c4 <_printf_float+0x248>
 801a9ca:	f04f 0800 	mov.w	r8, #0
 801a9ce:	f104 0919 	add.w	r9, r4, #25
 801a9d2:	e7f4      	b.n	801a9be <_printf_float+0x442>
 801a9d4:	2900      	cmp	r1, #0
 801a9d6:	f43f ae8b 	beq.w	801a6f0 <_printf_float+0x174>
 801a9da:	2300      	movs	r3, #0
 801a9dc:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801a9e0:	ab09      	add	r3, sp, #36	; 0x24
 801a9e2:	9300      	str	r3, [sp, #0]
 801a9e4:	ec49 8b10 	vmov	d0, r8, r9
 801a9e8:	6022      	str	r2, [r4, #0]
 801a9ea:	f8cd a004 	str.w	sl, [sp, #4]
 801a9ee:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801a9f2:	4628      	mov	r0, r5
 801a9f4:	f7ff fd2e 	bl	801a454 <__cvt>
 801a9f8:	4680      	mov	r8, r0
 801a9fa:	e648      	b.n	801a68e <_printf_float+0x112>

0801a9fc <_printf_common>:
 801a9fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aa00:	4691      	mov	r9, r2
 801aa02:	461f      	mov	r7, r3
 801aa04:	688a      	ldr	r2, [r1, #8]
 801aa06:	690b      	ldr	r3, [r1, #16]
 801aa08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801aa0c:	4293      	cmp	r3, r2
 801aa0e:	bfb8      	it	lt
 801aa10:	4613      	movlt	r3, r2
 801aa12:	f8c9 3000 	str.w	r3, [r9]
 801aa16:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801aa1a:	4606      	mov	r6, r0
 801aa1c:	460c      	mov	r4, r1
 801aa1e:	b112      	cbz	r2, 801aa26 <_printf_common+0x2a>
 801aa20:	3301      	adds	r3, #1
 801aa22:	f8c9 3000 	str.w	r3, [r9]
 801aa26:	6823      	ldr	r3, [r4, #0]
 801aa28:	0699      	lsls	r1, r3, #26
 801aa2a:	bf42      	ittt	mi
 801aa2c:	f8d9 3000 	ldrmi.w	r3, [r9]
 801aa30:	3302      	addmi	r3, #2
 801aa32:	f8c9 3000 	strmi.w	r3, [r9]
 801aa36:	6825      	ldr	r5, [r4, #0]
 801aa38:	f015 0506 	ands.w	r5, r5, #6
 801aa3c:	d107      	bne.n	801aa4e <_printf_common+0x52>
 801aa3e:	f104 0a19 	add.w	sl, r4, #25
 801aa42:	68e3      	ldr	r3, [r4, #12]
 801aa44:	f8d9 2000 	ldr.w	r2, [r9]
 801aa48:	1a9b      	subs	r3, r3, r2
 801aa4a:	42ab      	cmp	r3, r5
 801aa4c:	dc28      	bgt.n	801aaa0 <_printf_common+0xa4>
 801aa4e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801aa52:	6822      	ldr	r2, [r4, #0]
 801aa54:	3300      	adds	r3, #0
 801aa56:	bf18      	it	ne
 801aa58:	2301      	movne	r3, #1
 801aa5a:	0692      	lsls	r2, r2, #26
 801aa5c:	d42d      	bmi.n	801aaba <_printf_common+0xbe>
 801aa5e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801aa62:	4639      	mov	r1, r7
 801aa64:	4630      	mov	r0, r6
 801aa66:	47c0      	blx	r8
 801aa68:	3001      	adds	r0, #1
 801aa6a:	d020      	beq.n	801aaae <_printf_common+0xb2>
 801aa6c:	6823      	ldr	r3, [r4, #0]
 801aa6e:	68e5      	ldr	r5, [r4, #12]
 801aa70:	f8d9 2000 	ldr.w	r2, [r9]
 801aa74:	f003 0306 	and.w	r3, r3, #6
 801aa78:	2b04      	cmp	r3, #4
 801aa7a:	bf08      	it	eq
 801aa7c:	1aad      	subeq	r5, r5, r2
 801aa7e:	68a3      	ldr	r3, [r4, #8]
 801aa80:	6922      	ldr	r2, [r4, #16]
 801aa82:	bf0c      	ite	eq
 801aa84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801aa88:	2500      	movne	r5, #0
 801aa8a:	4293      	cmp	r3, r2
 801aa8c:	bfc4      	itt	gt
 801aa8e:	1a9b      	subgt	r3, r3, r2
 801aa90:	18ed      	addgt	r5, r5, r3
 801aa92:	f04f 0900 	mov.w	r9, #0
 801aa96:	341a      	adds	r4, #26
 801aa98:	454d      	cmp	r5, r9
 801aa9a:	d11a      	bne.n	801aad2 <_printf_common+0xd6>
 801aa9c:	2000      	movs	r0, #0
 801aa9e:	e008      	b.n	801aab2 <_printf_common+0xb6>
 801aaa0:	2301      	movs	r3, #1
 801aaa2:	4652      	mov	r2, sl
 801aaa4:	4639      	mov	r1, r7
 801aaa6:	4630      	mov	r0, r6
 801aaa8:	47c0      	blx	r8
 801aaaa:	3001      	adds	r0, #1
 801aaac:	d103      	bne.n	801aab6 <_printf_common+0xba>
 801aaae:	f04f 30ff 	mov.w	r0, #4294967295
 801aab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aab6:	3501      	adds	r5, #1
 801aab8:	e7c3      	b.n	801aa42 <_printf_common+0x46>
 801aaba:	18e1      	adds	r1, r4, r3
 801aabc:	1c5a      	adds	r2, r3, #1
 801aabe:	2030      	movs	r0, #48	; 0x30
 801aac0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801aac4:	4422      	add	r2, r4
 801aac6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801aaca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801aace:	3302      	adds	r3, #2
 801aad0:	e7c5      	b.n	801aa5e <_printf_common+0x62>
 801aad2:	2301      	movs	r3, #1
 801aad4:	4622      	mov	r2, r4
 801aad6:	4639      	mov	r1, r7
 801aad8:	4630      	mov	r0, r6
 801aada:	47c0      	blx	r8
 801aadc:	3001      	adds	r0, #1
 801aade:	d0e6      	beq.n	801aaae <_printf_common+0xb2>
 801aae0:	f109 0901 	add.w	r9, r9, #1
 801aae4:	e7d8      	b.n	801aa98 <_printf_common+0x9c>
	...

0801aae8 <_printf_i>:
 801aae8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801aaec:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801aaf0:	460c      	mov	r4, r1
 801aaf2:	7e09      	ldrb	r1, [r1, #24]
 801aaf4:	b085      	sub	sp, #20
 801aaf6:	296e      	cmp	r1, #110	; 0x6e
 801aaf8:	4617      	mov	r7, r2
 801aafa:	4606      	mov	r6, r0
 801aafc:	4698      	mov	r8, r3
 801aafe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801ab00:	f000 80b3 	beq.w	801ac6a <_printf_i+0x182>
 801ab04:	d822      	bhi.n	801ab4c <_printf_i+0x64>
 801ab06:	2963      	cmp	r1, #99	; 0x63
 801ab08:	d036      	beq.n	801ab78 <_printf_i+0x90>
 801ab0a:	d80a      	bhi.n	801ab22 <_printf_i+0x3a>
 801ab0c:	2900      	cmp	r1, #0
 801ab0e:	f000 80b9 	beq.w	801ac84 <_printf_i+0x19c>
 801ab12:	2958      	cmp	r1, #88	; 0x58
 801ab14:	f000 8083 	beq.w	801ac1e <_printf_i+0x136>
 801ab18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801ab1c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801ab20:	e032      	b.n	801ab88 <_printf_i+0xa0>
 801ab22:	2964      	cmp	r1, #100	; 0x64
 801ab24:	d001      	beq.n	801ab2a <_printf_i+0x42>
 801ab26:	2969      	cmp	r1, #105	; 0x69
 801ab28:	d1f6      	bne.n	801ab18 <_printf_i+0x30>
 801ab2a:	6820      	ldr	r0, [r4, #0]
 801ab2c:	6813      	ldr	r3, [r2, #0]
 801ab2e:	0605      	lsls	r5, r0, #24
 801ab30:	f103 0104 	add.w	r1, r3, #4
 801ab34:	d52a      	bpl.n	801ab8c <_printf_i+0xa4>
 801ab36:	681b      	ldr	r3, [r3, #0]
 801ab38:	6011      	str	r1, [r2, #0]
 801ab3a:	2b00      	cmp	r3, #0
 801ab3c:	da03      	bge.n	801ab46 <_printf_i+0x5e>
 801ab3e:	222d      	movs	r2, #45	; 0x2d
 801ab40:	425b      	negs	r3, r3
 801ab42:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801ab46:	486f      	ldr	r0, [pc, #444]	; (801ad04 <_printf_i+0x21c>)
 801ab48:	220a      	movs	r2, #10
 801ab4a:	e039      	b.n	801abc0 <_printf_i+0xd8>
 801ab4c:	2973      	cmp	r1, #115	; 0x73
 801ab4e:	f000 809d 	beq.w	801ac8c <_printf_i+0x1a4>
 801ab52:	d808      	bhi.n	801ab66 <_printf_i+0x7e>
 801ab54:	296f      	cmp	r1, #111	; 0x6f
 801ab56:	d020      	beq.n	801ab9a <_printf_i+0xb2>
 801ab58:	2970      	cmp	r1, #112	; 0x70
 801ab5a:	d1dd      	bne.n	801ab18 <_printf_i+0x30>
 801ab5c:	6823      	ldr	r3, [r4, #0]
 801ab5e:	f043 0320 	orr.w	r3, r3, #32
 801ab62:	6023      	str	r3, [r4, #0]
 801ab64:	e003      	b.n	801ab6e <_printf_i+0x86>
 801ab66:	2975      	cmp	r1, #117	; 0x75
 801ab68:	d017      	beq.n	801ab9a <_printf_i+0xb2>
 801ab6a:	2978      	cmp	r1, #120	; 0x78
 801ab6c:	d1d4      	bne.n	801ab18 <_printf_i+0x30>
 801ab6e:	2378      	movs	r3, #120	; 0x78
 801ab70:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801ab74:	4864      	ldr	r0, [pc, #400]	; (801ad08 <_printf_i+0x220>)
 801ab76:	e055      	b.n	801ac24 <_printf_i+0x13c>
 801ab78:	6813      	ldr	r3, [r2, #0]
 801ab7a:	1d19      	adds	r1, r3, #4
 801ab7c:	681b      	ldr	r3, [r3, #0]
 801ab7e:	6011      	str	r1, [r2, #0]
 801ab80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801ab84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801ab88:	2301      	movs	r3, #1
 801ab8a:	e08c      	b.n	801aca6 <_printf_i+0x1be>
 801ab8c:	681b      	ldr	r3, [r3, #0]
 801ab8e:	6011      	str	r1, [r2, #0]
 801ab90:	f010 0f40 	tst.w	r0, #64	; 0x40
 801ab94:	bf18      	it	ne
 801ab96:	b21b      	sxthne	r3, r3
 801ab98:	e7cf      	b.n	801ab3a <_printf_i+0x52>
 801ab9a:	6813      	ldr	r3, [r2, #0]
 801ab9c:	6825      	ldr	r5, [r4, #0]
 801ab9e:	1d18      	adds	r0, r3, #4
 801aba0:	6010      	str	r0, [r2, #0]
 801aba2:	0628      	lsls	r0, r5, #24
 801aba4:	d501      	bpl.n	801abaa <_printf_i+0xc2>
 801aba6:	681b      	ldr	r3, [r3, #0]
 801aba8:	e002      	b.n	801abb0 <_printf_i+0xc8>
 801abaa:	0668      	lsls	r0, r5, #25
 801abac:	d5fb      	bpl.n	801aba6 <_printf_i+0xbe>
 801abae:	881b      	ldrh	r3, [r3, #0]
 801abb0:	4854      	ldr	r0, [pc, #336]	; (801ad04 <_printf_i+0x21c>)
 801abb2:	296f      	cmp	r1, #111	; 0x6f
 801abb4:	bf14      	ite	ne
 801abb6:	220a      	movne	r2, #10
 801abb8:	2208      	moveq	r2, #8
 801abba:	2100      	movs	r1, #0
 801abbc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801abc0:	6865      	ldr	r5, [r4, #4]
 801abc2:	60a5      	str	r5, [r4, #8]
 801abc4:	2d00      	cmp	r5, #0
 801abc6:	f2c0 8095 	blt.w	801acf4 <_printf_i+0x20c>
 801abca:	6821      	ldr	r1, [r4, #0]
 801abcc:	f021 0104 	bic.w	r1, r1, #4
 801abd0:	6021      	str	r1, [r4, #0]
 801abd2:	2b00      	cmp	r3, #0
 801abd4:	d13d      	bne.n	801ac52 <_printf_i+0x16a>
 801abd6:	2d00      	cmp	r5, #0
 801abd8:	f040 808e 	bne.w	801acf8 <_printf_i+0x210>
 801abdc:	4665      	mov	r5, ip
 801abde:	2a08      	cmp	r2, #8
 801abe0:	d10b      	bne.n	801abfa <_printf_i+0x112>
 801abe2:	6823      	ldr	r3, [r4, #0]
 801abe4:	07db      	lsls	r3, r3, #31
 801abe6:	d508      	bpl.n	801abfa <_printf_i+0x112>
 801abe8:	6923      	ldr	r3, [r4, #16]
 801abea:	6862      	ldr	r2, [r4, #4]
 801abec:	429a      	cmp	r2, r3
 801abee:	bfde      	ittt	le
 801abf0:	2330      	movle	r3, #48	; 0x30
 801abf2:	f805 3c01 	strble.w	r3, [r5, #-1]
 801abf6:	f105 35ff 	addle.w	r5, r5, #4294967295
 801abfa:	ebac 0305 	sub.w	r3, ip, r5
 801abfe:	6123      	str	r3, [r4, #16]
 801ac00:	f8cd 8000 	str.w	r8, [sp]
 801ac04:	463b      	mov	r3, r7
 801ac06:	aa03      	add	r2, sp, #12
 801ac08:	4621      	mov	r1, r4
 801ac0a:	4630      	mov	r0, r6
 801ac0c:	f7ff fef6 	bl	801a9fc <_printf_common>
 801ac10:	3001      	adds	r0, #1
 801ac12:	d14d      	bne.n	801acb0 <_printf_i+0x1c8>
 801ac14:	f04f 30ff 	mov.w	r0, #4294967295
 801ac18:	b005      	add	sp, #20
 801ac1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ac1e:	4839      	ldr	r0, [pc, #228]	; (801ad04 <_printf_i+0x21c>)
 801ac20:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801ac24:	6813      	ldr	r3, [r2, #0]
 801ac26:	6821      	ldr	r1, [r4, #0]
 801ac28:	1d1d      	adds	r5, r3, #4
 801ac2a:	681b      	ldr	r3, [r3, #0]
 801ac2c:	6015      	str	r5, [r2, #0]
 801ac2e:	060a      	lsls	r2, r1, #24
 801ac30:	d50b      	bpl.n	801ac4a <_printf_i+0x162>
 801ac32:	07ca      	lsls	r2, r1, #31
 801ac34:	bf44      	itt	mi
 801ac36:	f041 0120 	orrmi.w	r1, r1, #32
 801ac3a:	6021      	strmi	r1, [r4, #0]
 801ac3c:	b91b      	cbnz	r3, 801ac46 <_printf_i+0x15e>
 801ac3e:	6822      	ldr	r2, [r4, #0]
 801ac40:	f022 0220 	bic.w	r2, r2, #32
 801ac44:	6022      	str	r2, [r4, #0]
 801ac46:	2210      	movs	r2, #16
 801ac48:	e7b7      	b.n	801abba <_printf_i+0xd2>
 801ac4a:	064d      	lsls	r5, r1, #25
 801ac4c:	bf48      	it	mi
 801ac4e:	b29b      	uxthmi	r3, r3
 801ac50:	e7ef      	b.n	801ac32 <_printf_i+0x14a>
 801ac52:	4665      	mov	r5, ip
 801ac54:	fbb3 f1f2 	udiv	r1, r3, r2
 801ac58:	fb02 3311 	mls	r3, r2, r1, r3
 801ac5c:	5cc3      	ldrb	r3, [r0, r3]
 801ac5e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801ac62:	460b      	mov	r3, r1
 801ac64:	2900      	cmp	r1, #0
 801ac66:	d1f5      	bne.n	801ac54 <_printf_i+0x16c>
 801ac68:	e7b9      	b.n	801abde <_printf_i+0xf6>
 801ac6a:	6813      	ldr	r3, [r2, #0]
 801ac6c:	6825      	ldr	r5, [r4, #0]
 801ac6e:	6961      	ldr	r1, [r4, #20]
 801ac70:	1d18      	adds	r0, r3, #4
 801ac72:	6010      	str	r0, [r2, #0]
 801ac74:	0628      	lsls	r0, r5, #24
 801ac76:	681b      	ldr	r3, [r3, #0]
 801ac78:	d501      	bpl.n	801ac7e <_printf_i+0x196>
 801ac7a:	6019      	str	r1, [r3, #0]
 801ac7c:	e002      	b.n	801ac84 <_printf_i+0x19c>
 801ac7e:	066a      	lsls	r2, r5, #25
 801ac80:	d5fb      	bpl.n	801ac7a <_printf_i+0x192>
 801ac82:	8019      	strh	r1, [r3, #0]
 801ac84:	2300      	movs	r3, #0
 801ac86:	6123      	str	r3, [r4, #16]
 801ac88:	4665      	mov	r5, ip
 801ac8a:	e7b9      	b.n	801ac00 <_printf_i+0x118>
 801ac8c:	6813      	ldr	r3, [r2, #0]
 801ac8e:	1d19      	adds	r1, r3, #4
 801ac90:	6011      	str	r1, [r2, #0]
 801ac92:	681d      	ldr	r5, [r3, #0]
 801ac94:	6862      	ldr	r2, [r4, #4]
 801ac96:	2100      	movs	r1, #0
 801ac98:	4628      	mov	r0, r5
 801ac9a:	f7e5 fab1 	bl	8000200 <memchr>
 801ac9e:	b108      	cbz	r0, 801aca4 <_printf_i+0x1bc>
 801aca0:	1b40      	subs	r0, r0, r5
 801aca2:	6060      	str	r0, [r4, #4]
 801aca4:	6863      	ldr	r3, [r4, #4]
 801aca6:	6123      	str	r3, [r4, #16]
 801aca8:	2300      	movs	r3, #0
 801acaa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801acae:	e7a7      	b.n	801ac00 <_printf_i+0x118>
 801acb0:	6923      	ldr	r3, [r4, #16]
 801acb2:	462a      	mov	r2, r5
 801acb4:	4639      	mov	r1, r7
 801acb6:	4630      	mov	r0, r6
 801acb8:	47c0      	blx	r8
 801acba:	3001      	adds	r0, #1
 801acbc:	d0aa      	beq.n	801ac14 <_printf_i+0x12c>
 801acbe:	6823      	ldr	r3, [r4, #0]
 801acc0:	079b      	lsls	r3, r3, #30
 801acc2:	d413      	bmi.n	801acec <_printf_i+0x204>
 801acc4:	68e0      	ldr	r0, [r4, #12]
 801acc6:	9b03      	ldr	r3, [sp, #12]
 801acc8:	4298      	cmp	r0, r3
 801acca:	bfb8      	it	lt
 801accc:	4618      	movlt	r0, r3
 801acce:	e7a3      	b.n	801ac18 <_printf_i+0x130>
 801acd0:	2301      	movs	r3, #1
 801acd2:	464a      	mov	r2, r9
 801acd4:	4639      	mov	r1, r7
 801acd6:	4630      	mov	r0, r6
 801acd8:	47c0      	blx	r8
 801acda:	3001      	adds	r0, #1
 801acdc:	d09a      	beq.n	801ac14 <_printf_i+0x12c>
 801acde:	3501      	adds	r5, #1
 801ace0:	68e3      	ldr	r3, [r4, #12]
 801ace2:	9a03      	ldr	r2, [sp, #12]
 801ace4:	1a9b      	subs	r3, r3, r2
 801ace6:	42ab      	cmp	r3, r5
 801ace8:	dcf2      	bgt.n	801acd0 <_printf_i+0x1e8>
 801acea:	e7eb      	b.n	801acc4 <_printf_i+0x1dc>
 801acec:	2500      	movs	r5, #0
 801acee:	f104 0919 	add.w	r9, r4, #25
 801acf2:	e7f5      	b.n	801ace0 <_printf_i+0x1f8>
 801acf4:	2b00      	cmp	r3, #0
 801acf6:	d1ac      	bne.n	801ac52 <_printf_i+0x16a>
 801acf8:	7803      	ldrb	r3, [r0, #0]
 801acfa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801acfe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801ad02:	e76c      	b.n	801abde <_printf_i+0xf6>
 801ad04:	0801f42b 	.word	0x0801f42b
 801ad08:	0801f43c 	.word	0x0801f43c

0801ad0c <_scanf_float>:
 801ad0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ad10:	469a      	mov	sl, r3
 801ad12:	688b      	ldr	r3, [r1, #8]
 801ad14:	4616      	mov	r6, r2
 801ad16:	1e5a      	subs	r2, r3, #1
 801ad18:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801ad1c:	b087      	sub	sp, #28
 801ad1e:	bf83      	ittte	hi
 801ad20:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 801ad24:	189b      	addhi	r3, r3, r2
 801ad26:	9301      	strhi	r3, [sp, #4]
 801ad28:	2300      	movls	r3, #0
 801ad2a:	bf86      	itte	hi
 801ad2c:	f240 135d 	movwhi	r3, #349	; 0x15d
 801ad30:	608b      	strhi	r3, [r1, #8]
 801ad32:	9301      	strls	r3, [sp, #4]
 801ad34:	680b      	ldr	r3, [r1, #0]
 801ad36:	4688      	mov	r8, r1
 801ad38:	f04f 0b00 	mov.w	fp, #0
 801ad3c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801ad40:	f848 3b1c 	str.w	r3, [r8], #28
 801ad44:	e9cd bb03 	strd	fp, fp, [sp, #12]
 801ad48:	4607      	mov	r7, r0
 801ad4a:	460c      	mov	r4, r1
 801ad4c:	4645      	mov	r5, r8
 801ad4e:	465a      	mov	r2, fp
 801ad50:	46d9      	mov	r9, fp
 801ad52:	f8cd b008 	str.w	fp, [sp, #8]
 801ad56:	68a1      	ldr	r1, [r4, #8]
 801ad58:	b181      	cbz	r1, 801ad7c <_scanf_float+0x70>
 801ad5a:	6833      	ldr	r3, [r6, #0]
 801ad5c:	781b      	ldrb	r3, [r3, #0]
 801ad5e:	2b49      	cmp	r3, #73	; 0x49
 801ad60:	d071      	beq.n	801ae46 <_scanf_float+0x13a>
 801ad62:	d84d      	bhi.n	801ae00 <_scanf_float+0xf4>
 801ad64:	2b39      	cmp	r3, #57	; 0x39
 801ad66:	d840      	bhi.n	801adea <_scanf_float+0xde>
 801ad68:	2b31      	cmp	r3, #49	; 0x31
 801ad6a:	f080 8088 	bcs.w	801ae7e <_scanf_float+0x172>
 801ad6e:	2b2d      	cmp	r3, #45	; 0x2d
 801ad70:	f000 8090 	beq.w	801ae94 <_scanf_float+0x188>
 801ad74:	d815      	bhi.n	801ada2 <_scanf_float+0x96>
 801ad76:	2b2b      	cmp	r3, #43	; 0x2b
 801ad78:	f000 808c 	beq.w	801ae94 <_scanf_float+0x188>
 801ad7c:	f1b9 0f00 	cmp.w	r9, #0
 801ad80:	d003      	beq.n	801ad8a <_scanf_float+0x7e>
 801ad82:	6823      	ldr	r3, [r4, #0]
 801ad84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801ad88:	6023      	str	r3, [r4, #0]
 801ad8a:	3a01      	subs	r2, #1
 801ad8c:	2a01      	cmp	r2, #1
 801ad8e:	f200 80ea 	bhi.w	801af66 <_scanf_float+0x25a>
 801ad92:	4545      	cmp	r5, r8
 801ad94:	f200 80dc 	bhi.w	801af50 <_scanf_float+0x244>
 801ad98:	2601      	movs	r6, #1
 801ad9a:	4630      	mov	r0, r6
 801ad9c:	b007      	add	sp, #28
 801ad9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ada2:	2b2e      	cmp	r3, #46	; 0x2e
 801ada4:	f000 809f 	beq.w	801aee6 <_scanf_float+0x1da>
 801ada8:	2b30      	cmp	r3, #48	; 0x30
 801adaa:	d1e7      	bne.n	801ad7c <_scanf_float+0x70>
 801adac:	6820      	ldr	r0, [r4, #0]
 801adae:	f410 7f80 	tst.w	r0, #256	; 0x100
 801adb2:	d064      	beq.n	801ae7e <_scanf_float+0x172>
 801adb4:	9b01      	ldr	r3, [sp, #4]
 801adb6:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 801adba:	6020      	str	r0, [r4, #0]
 801adbc:	f109 0901 	add.w	r9, r9, #1
 801adc0:	b11b      	cbz	r3, 801adca <_scanf_float+0xbe>
 801adc2:	3b01      	subs	r3, #1
 801adc4:	3101      	adds	r1, #1
 801adc6:	9301      	str	r3, [sp, #4]
 801adc8:	60a1      	str	r1, [r4, #8]
 801adca:	68a3      	ldr	r3, [r4, #8]
 801adcc:	3b01      	subs	r3, #1
 801adce:	60a3      	str	r3, [r4, #8]
 801add0:	6923      	ldr	r3, [r4, #16]
 801add2:	3301      	adds	r3, #1
 801add4:	6123      	str	r3, [r4, #16]
 801add6:	6873      	ldr	r3, [r6, #4]
 801add8:	3b01      	subs	r3, #1
 801adda:	2b00      	cmp	r3, #0
 801addc:	6073      	str	r3, [r6, #4]
 801adde:	f340 80ac 	ble.w	801af3a <_scanf_float+0x22e>
 801ade2:	6833      	ldr	r3, [r6, #0]
 801ade4:	3301      	adds	r3, #1
 801ade6:	6033      	str	r3, [r6, #0]
 801ade8:	e7b5      	b.n	801ad56 <_scanf_float+0x4a>
 801adea:	2b45      	cmp	r3, #69	; 0x45
 801adec:	f000 8085 	beq.w	801aefa <_scanf_float+0x1ee>
 801adf0:	2b46      	cmp	r3, #70	; 0x46
 801adf2:	d06a      	beq.n	801aeca <_scanf_float+0x1be>
 801adf4:	2b41      	cmp	r3, #65	; 0x41
 801adf6:	d1c1      	bne.n	801ad7c <_scanf_float+0x70>
 801adf8:	2a01      	cmp	r2, #1
 801adfa:	d1bf      	bne.n	801ad7c <_scanf_float+0x70>
 801adfc:	2202      	movs	r2, #2
 801adfe:	e046      	b.n	801ae8e <_scanf_float+0x182>
 801ae00:	2b65      	cmp	r3, #101	; 0x65
 801ae02:	d07a      	beq.n	801aefa <_scanf_float+0x1ee>
 801ae04:	d818      	bhi.n	801ae38 <_scanf_float+0x12c>
 801ae06:	2b54      	cmp	r3, #84	; 0x54
 801ae08:	d066      	beq.n	801aed8 <_scanf_float+0x1cc>
 801ae0a:	d811      	bhi.n	801ae30 <_scanf_float+0x124>
 801ae0c:	2b4e      	cmp	r3, #78	; 0x4e
 801ae0e:	d1b5      	bne.n	801ad7c <_scanf_float+0x70>
 801ae10:	2a00      	cmp	r2, #0
 801ae12:	d146      	bne.n	801aea2 <_scanf_float+0x196>
 801ae14:	f1b9 0f00 	cmp.w	r9, #0
 801ae18:	d145      	bne.n	801aea6 <_scanf_float+0x19a>
 801ae1a:	6821      	ldr	r1, [r4, #0]
 801ae1c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801ae20:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 801ae24:	d13f      	bne.n	801aea6 <_scanf_float+0x19a>
 801ae26:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801ae2a:	6021      	str	r1, [r4, #0]
 801ae2c:	2201      	movs	r2, #1
 801ae2e:	e02e      	b.n	801ae8e <_scanf_float+0x182>
 801ae30:	2b59      	cmp	r3, #89	; 0x59
 801ae32:	d01e      	beq.n	801ae72 <_scanf_float+0x166>
 801ae34:	2b61      	cmp	r3, #97	; 0x61
 801ae36:	e7de      	b.n	801adf6 <_scanf_float+0xea>
 801ae38:	2b6e      	cmp	r3, #110	; 0x6e
 801ae3a:	d0e9      	beq.n	801ae10 <_scanf_float+0x104>
 801ae3c:	d815      	bhi.n	801ae6a <_scanf_float+0x15e>
 801ae3e:	2b66      	cmp	r3, #102	; 0x66
 801ae40:	d043      	beq.n	801aeca <_scanf_float+0x1be>
 801ae42:	2b69      	cmp	r3, #105	; 0x69
 801ae44:	d19a      	bne.n	801ad7c <_scanf_float+0x70>
 801ae46:	f1bb 0f00 	cmp.w	fp, #0
 801ae4a:	d138      	bne.n	801aebe <_scanf_float+0x1b2>
 801ae4c:	f1b9 0f00 	cmp.w	r9, #0
 801ae50:	d197      	bne.n	801ad82 <_scanf_float+0x76>
 801ae52:	6821      	ldr	r1, [r4, #0]
 801ae54:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801ae58:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 801ae5c:	d195      	bne.n	801ad8a <_scanf_float+0x7e>
 801ae5e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801ae62:	6021      	str	r1, [r4, #0]
 801ae64:	f04f 0b01 	mov.w	fp, #1
 801ae68:	e011      	b.n	801ae8e <_scanf_float+0x182>
 801ae6a:	2b74      	cmp	r3, #116	; 0x74
 801ae6c:	d034      	beq.n	801aed8 <_scanf_float+0x1cc>
 801ae6e:	2b79      	cmp	r3, #121	; 0x79
 801ae70:	d184      	bne.n	801ad7c <_scanf_float+0x70>
 801ae72:	f1bb 0f07 	cmp.w	fp, #7
 801ae76:	d181      	bne.n	801ad7c <_scanf_float+0x70>
 801ae78:	f04f 0b08 	mov.w	fp, #8
 801ae7c:	e007      	b.n	801ae8e <_scanf_float+0x182>
 801ae7e:	eb12 0f0b 	cmn.w	r2, fp
 801ae82:	f47f af7b 	bne.w	801ad7c <_scanf_float+0x70>
 801ae86:	6821      	ldr	r1, [r4, #0]
 801ae88:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 801ae8c:	6021      	str	r1, [r4, #0]
 801ae8e:	702b      	strb	r3, [r5, #0]
 801ae90:	3501      	adds	r5, #1
 801ae92:	e79a      	b.n	801adca <_scanf_float+0xbe>
 801ae94:	6821      	ldr	r1, [r4, #0]
 801ae96:	0608      	lsls	r0, r1, #24
 801ae98:	f57f af70 	bpl.w	801ad7c <_scanf_float+0x70>
 801ae9c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801aea0:	e7f4      	b.n	801ae8c <_scanf_float+0x180>
 801aea2:	2a02      	cmp	r2, #2
 801aea4:	d047      	beq.n	801af36 <_scanf_float+0x22a>
 801aea6:	f1bb 0f01 	cmp.w	fp, #1
 801aeaa:	d003      	beq.n	801aeb4 <_scanf_float+0x1a8>
 801aeac:	f1bb 0f04 	cmp.w	fp, #4
 801aeb0:	f47f af64 	bne.w	801ad7c <_scanf_float+0x70>
 801aeb4:	f10b 0b01 	add.w	fp, fp, #1
 801aeb8:	fa5f fb8b 	uxtb.w	fp, fp
 801aebc:	e7e7      	b.n	801ae8e <_scanf_float+0x182>
 801aebe:	f1bb 0f03 	cmp.w	fp, #3
 801aec2:	d0f7      	beq.n	801aeb4 <_scanf_float+0x1a8>
 801aec4:	f1bb 0f05 	cmp.w	fp, #5
 801aec8:	e7f2      	b.n	801aeb0 <_scanf_float+0x1a4>
 801aeca:	f1bb 0f02 	cmp.w	fp, #2
 801aece:	f47f af55 	bne.w	801ad7c <_scanf_float+0x70>
 801aed2:	f04f 0b03 	mov.w	fp, #3
 801aed6:	e7da      	b.n	801ae8e <_scanf_float+0x182>
 801aed8:	f1bb 0f06 	cmp.w	fp, #6
 801aedc:	f47f af4e 	bne.w	801ad7c <_scanf_float+0x70>
 801aee0:	f04f 0b07 	mov.w	fp, #7
 801aee4:	e7d3      	b.n	801ae8e <_scanf_float+0x182>
 801aee6:	6821      	ldr	r1, [r4, #0]
 801aee8:	0588      	lsls	r0, r1, #22
 801aeea:	f57f af47 	bpl.w	801ad7c <_scanf_float+0x70>
 801aeee:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 801aef2:	6021      	str	r1, [r4, #0]
 801aef4:	f8cd 9008 	str.w	r9, [sp, #8]
 801aef8:	e7c9      	b.n	801ae8e <_scanf_float+0x182>
 801aefa:	6821      	ldr	r1, [r4, #0]
 801aefc:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 801af00:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 801af04:	d006      	beq.n	801af14 <_scanf_float+0x208>
 801af06:	0548      	lsls	r0, r1, #21
 801af08:	f57f af38 	bpl.w	801ad7c <_scanf_float+0x70>
 801af0c:	f1b9 0f00 	cmp.w	r9, #0
 801af10:	f43f af3b 	beq.w	801ad8a <_scanf_float+0x7e>
 801af14:	0588      	lsls	r0, r1, #22
 801af16:	bf58      	it	pl
 801af18:	9802      	ldrpl	r0, [sp, #8]
 801af1a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801af1e:	bf58      	it	pl
 801af20:	eba9 0000 	subpl.w	r0, r9, r0
 801af24:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 801af28:	bf58      	it	pl
 801af2a:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 801af2e:	6021      	str	r1, [r4, #0]
 801af30:	f04f 0900 	mov.w	r9, #0
 801af34:	e7ab      	b.n	801ae8e <_scanf_float+0x182>
 801af36:	2203      	movs	r2, #3
 801af38:	e7a9      	b.n	801ae8e <_scanf_float+0x182>
 801af3a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801af3e:	9205      	str	r2, [sp, #20]
 801af40:	4631      	mov	r1, r6
 801af42:	4638      	mov	r0, r7
 801af44:	4798      	blx	r3
 801af46:	9a05      	ldr	r2, [sp, #20]
 801af48:	2800      	cmp	r0, #0
 801af4a:	f43f af04 	beq.w	801ad56 <_scanf_float+0x4a>
 801af4e:	e715      	b.n	801ad7c <_scanf_float+0x70>
 801af50:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801af54:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801af58:	4632      	mov	r2, r6
 801af5a:	4638      	mov	r0, r7
 801af5c:	4798      	blx	r3
 801af5e:	6923      	ldr	r3, [r4, #16]
 801af60:	3b01      	subs	r3, #1
 801af62:	6123      	str	r3, [r4, #16]
 801af64:	e715      	b.n	801ad92 <_scanf_float+0x86>
 801af66:	f10b 33ff 	add.w	r3, fp, #4294967295
 801af6a:	2b06      	cmp	r3, #6
 801af6c:	d80a      	bhi.n	801af84 <_scanf_float+0x278>
 801af6e:	f1bb 0f02 	cmp.w	fp, #2
 801af72:	d968      	bls.n	801b046 <_scanf_float+0x33a>
 801af74:	f1ab 0b03 	sub.w	fp, fp, #3
 801af78:	fa5f fb8b 	uxtb.w	fp, fp
 801af7c:	eba5 0b0b 	sub.w	fp, r5, fp
 801af80:	455d      	cmp	r5, fp
 801af82:	d14b      	bne.n	801b01c <_scanf_float+0x310>
 801af84:	6823      	ldr	r3, [r4, #0]
 801af86:	05da      	lsls	r2, r3, #23
 801af88:	d51f      	bpl.n	801afca <_scanf_float+0x2be>
 801af8a:	055b      	lsls	r3, r3, #21
 801af8c:	d468      	bmi.n	801b060 <_scanf_float+0x354>
 801af8e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801af92:	6923      	ldr	r3, [r4, #16]
 801af94:	2965      	cmp	r1, #101	; 0x65
 801af96:	f103 33ff 	add.w	r3, r3, #4294967295
 801af9a:	f105 3bff 	add.w	fp, r5, #4294967295
 801af9e:	6123      	str	r3, [r4, #16]
 801afa0:	d00d      	beq.n	801afbe <_scanf_float+0x2b2>
 801afa2:	2945      	cmp	r1, #69	; 0x45
 801afa4:	d00b      	beq.n	801afbe <_scanf_float+0x2b2>
 801afa6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801afaa:	4632      	mov	r2, r6
 801afac:	4638      	mov	r0, r7
 801afae:	4798      	blx	r3
 801afb0:	6923      	ldr	r3, [r4, #16]
 801afb2:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 801afb6:	3b01      	subs	r3, #1
 801afb8:	f1a5 0b02 	sub.w	fp, r5, #2
 801afbc:	6123      	str	r3, [r4, #16]
 801afbe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801afc2:	4632      	mov	r2, r6
 801afc4:	4638      	mov	r0, r7
 801afc6:	4798      	blx	r3
 801afc8:	465d      	mov	r5, fp
 801afca:	6826      	ldr	r6, [r4, #0]
 801afcc:	f016 0610 	ands.w	r6, r6, #16
 801afd0:	d17a      	bne.n	801b0c8 <_scanf_float+0x3bc>
 801afd2:	702e      	strb	r6, [r5, #0]
 801afd4:	6823      	ldr	r3, [r4, #0]
 801afd6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801afda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801afde:	d142      	bne.n	801b066 <_scanf_float+0x35a>
 801afe0:	9b02      	ldr	r3, [sp, #8]
 801afe2:	eba9 0303 	sub.w	r3, r9, r3
 801afe6:	425a      	negs	r2, r3
 801afe8:	2b00      	cmp	r3, #0
 801afea:	d149      	bne.n	801b080 <_scanf_float+0x374>
 801afec:	2200      	movs	r2, #0
 801afee:	4641      	mov	r1, r8
 801aff0:	4638      	mov	r0, r7
 801aff2:	f000 ffbd 	bl	801bf70 <_strtod_r>
 801aff6:	6825      	ldr	r5, [r4, #0]
 801aff8:	f8da 3000 	ldr.w	r3, [sl]
 801affc:	f015 0f02 	tst.w	r5, #2
 801b000:	f103 0204 	add.w	r2, r3, #4
 801b004:	ec59 8b10 	vmov	r8, r9, d0
 801b008:	f8ca 2000 	str.w	r2, [sl]
 801b00c:	d043      	beq.n	801b096 <_scanf_float+0x38a>
 801b00e:	681b      	ldr	r3, [r3, #0]
 801b010:	e9c3 8900 	strd	r8, r9, [r3]
 801b014:	68e3      	ldr	r3, [r4, #12]
 801b016:	3301      	adds	r3, #1
 801b018:	60e3      	str	r3, [r4, #12]
 801b01a:	e6be      	b.n	801ad9a <_scanf_float+0x8e>
 801b01c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b020:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801b024:	4632      	mov	r2, r6
 801b026:	4638      	mov	r0, r7
 801b028:	4798      	blx	r3
 801b02a:	6923      	ldr	r3, [r4, #16]
 801b02c:	3b01      	subs	r3, #1
 801b02e:	6123      	str	r3, [r4, #16]
 801b030:	e7a6      	b.n	801af80 <_scanf_float+0x274>
 801b032:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b036:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801b03a:	4632      	mov	r2, r6
 801b03c:	4638      	mov	r0, r7
 801b03e:	4798      	blx	r3
 801b040:	6923      	ldr	r3, [r4, #16]
 801b042:	3b01      	subs	r3, #1
 801b044:	6123      	str	r3, [r4, #16]
 801b046:	4545      	cmp	r5, r8
 801b048:	d8f3      	bhi.n	801b032 <_scanf_float+0x326>
 801b04a:	e6a5      	b.n	801ad98 <_scanf_float+0x8c>
 801b04c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b050:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801b054:	4632      	mov	r2, r6
 801b056:	4638      	mov	r0, r7
 801b058:	4798      	blx	r3
 801b05a:	6923      	ldr	r3, [r4, #16]
 801b05c:	3b01      	subs	r3, #1
 801b05e:	6123      	str	r3, [r4, #16]
 801b060:	4545      	cmp	r5, r8
 801b062:	d8f3      	bhi.n	801b04c <_scanf_float+0x340>
 801b064:	e698      	b.n	801ad98 <_scanf_float+0x8c>
 801b066:	9b03      	ldr	r3, [sp, #12]
 801b068:	2b00      	cmp	r3, #0
 801b06a:	d0bf      	beq.n	801afec <_scanf_float+0x2e0>
 801b06c:	9904      	ldr	r1, [sp, #16]
 801b06e:	230a      	movs	r3, #10
 801b070:	4632      	mov	r2, r6
 801b072:	3101      	adds	r1, #1
 801b074:	4638      	mov	r0, r7
 801b076:	f001 f807 	bl	801c088 <_strtol_r>
 801b07a:	9b03      	ldr	r3, [sp, #12]
 801b07c:	9d04      	ldr	r5, [sp, #16]
 801b07e:	1ac2      	subs	r2, r0, r3
 801b080:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801b084:	429d      	cmp	r5, r3
 801b086:	bf28      	it	cs
 801b088:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 801b08c:	490f      	ldr	r1, [pc, #60]	; (801b0cc <_scanf_float+0x3c0>)
 801b08e:	4628      	mov	r0, r5
 801b090:	f000 f936 	bl	801b300 <siprintf>
 801b094:	e7aa      	b.n	801afec <_scanf_float+0x2e0>
 801b096:	f015 0504 	ands.w	r5, r5, #4
 801b09a:	d1b8      	bne.n	801b00e <_scanf_float+0x302>
 801b09c:	681f      	ldr	r7, [r3, #0]
 801b09e:	ee10 2a10 	vmov	r2, s0
 801b0a2:	464b      	mov	r3, r9
 801b0a4:	ee10 0a10 	vmov	r0, s0
 801b0a8:	4649      	mov	r1, r9
 801b0aa:	f7e5 fd4f 	bl	8000b4c <__aeabi_dcmpun>
 801b0ae:	b128      	cbz	r0, 801b0bc <_scanf_float+0x3b0>
 801b0b0:	4628      	mov	r0, r5
 801b0b2:	f000 f91f 	bl	801b2f4 <nanf>
 801b0b6:	ed87 0a00 	vstr	s0, [r7]
 801b0ba:	e7ab      	b.n	801b014 <_scanf_float+0x308>
 801b0bc:	4640      	mov	r0, r8
 801b0be:	4649      	mov	r1, r9
 801b0c0:	f7e5 fda2 	bl	8000c08 <__aeabi_d2f>
 801b0c4:	6038      	str	r0, [r7, #0]
 801b0c6:	e7a5      	b.n	801b014 <_scanf_float+0x308>
 801b0c8:	2600      	movs	r6, #0
 801b0ca:	e666      	b.n	801ad9a <_scanf_float+0x8e>
 801b0cc:	0801f44d 	.word	0x0801f44d

0801b0d0 <_puts_r>:
 801b0d0:	b570      	push	{r4, r5, r6, lr}
 801b0d2:	460e      	mov	r6, r1
 801b0d4:	4605      	mov	r5, r0
 801b0d6:	b118      	cbz	r0, 801b0e0 <_puts_r+0x10>
 801b0d8:	6983      	ldr	r3, [r0, #24]
 801b0da:	b90b      	cbnz	r3, 801b0e0 <_puts_r+0x10>
 801b0dc:	f001 ffe4 	bl	801d0a8 <__sinit>
 801b0e0:	69ab      	ldr	r3, [r5, #24]
 801b0e2:	68ac      	ldr	r4, [r5, #8]
 801b0e4:	b913      	cbnz	r3, 801b0ec <_puts_r+0x1c>
 801b0e6:	4628      	mov	r0, r5
 801b0e8:	f001 ffde 	bl	801d0a8 <__sinit>
 801b0ec:	4b23      	ldr	r3, [pc, #140]	; (801b17c <_puts_r+0xac>)
 801b0ee:	429c      	cmp	r4, r3
 801b0f0:	d117      	bne.n	801b122 <_puts_r+0x52>
 801b0f2:	686c      	ldr	r4, [r5, #4]
 801b0f4:	89a3      	ldrh	r3, [r4, #12]
 801b0f6:	071b      	lsls	r3, r3, #28
 801b0f8:	d51d      	bpl.n	801b136 <_puts_r+0x66>
 801b0fa:	6923      	ldr	r3, [r4, #16]
 801b0fc:	b1db      	cbz	r3, 801b136 <_puts_r+0x66>
 801b0fe:	3e01      	subs	r6, #1
 801b100:	68a3      	ldr	r3, [r4, #8]
 801b102:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801b106:	3b01      	subs	r3, #1
 801b108:	60a3      	str	r3, [r4, #8]
 801b10a:	b9e9      	cbnz	r1, 801b148 <_puts_r+0x78>
 801b10c:	2b00      	cmp	r3, #0
 801b10e:	da2e      	bge.n	801b16e <_puts_r+0x9e>
 801b110:	4622      	mov	r2, r4
 801b112:	210a      	movs	r1, #10
 801b114:	4628      	mov	r0, r5
 801b116:	f000 ffc9 	bl	801c0ac <__swbuf_r>
 801b11a:	3001      	adds	r0, #1
 801b11c:	d011      	beq.n	801b142 <_puts_r+0x72>
 801b11e:	200a      	movs	r0, #10
 801b120:	e011      	b.n	801b146 <_puts_r+0x76>
 801b122:	4b17      	ldr	r3, [pc, #92]	; (801b180 <_puts_r+0xb0>)
 801b124:	429c      	cmp	r4, r3
 801b126:	d101      	bne.n	801b12c <_puts_r+0x5c>
 801b128:	68ac      	ldr	r4, [r5, #8]
 801b12a:	e7e3      	b.n	801b0f4 <_puts_r+0x24>
 801b12c:	4b15      	ldr	r3, [pc, #84]	; (801b184 <_puts_r+0xb4>)
 801b12e:	429c      	cmp	r4, r3
 801b130:	bf08      	it	eq
 801b132:	68ec      	ldreq	r4, [r5, #12]
 801b134:	e7de      	b.n	801b0f4 <_puts_r+0x24>
 801b136:	4621      	mov	r1, r4
 801b138:	4628      	mov	r0, r5
 801b13a:	f001 f809 	bl	801c150 <__swsetup_r>
 801b13e:	2800      	cmp	r0, #0
 801b140:	d0dd      	beq.n	801b0fe <_puts_r+0x2e>
 801b142:	f04f 30ff 	mov.w	r0, #4294967295
 801b146:	bd70      	pop	{r4, r5, r6, pc}
 801b148:	2b00      	cmp	r3, #0
 801b14a:	da04      	bge.n	801b156 <_puts_r+0x86>
 801b14c:	69a2      	ldr	r2, [r4, #24]
 801b14e:	429a      	cmp	r2, r3
 801b150:	dc06      	bgt.n	801b160 <_puts_r+0x90>
 801b152:	290a      	cmp	r1, #10
 801b154:	d004      	beq.n	801b160 <_puts_r+0x90>
 801b156:	6823      	ldr	r3, [r4, #0]
 801b158:	1c5a      	adds	r2, r3, #1
 801b15a:	6022      	str	r2, [r4, #0]
 801b15c:	7019      	strb	r1, [r3, #0]
 801b15e:	e7cf      	b.n	801b100 <_puts_r+0x30>
 801b160:	4622      	mov	r2, r4
 801b162:	4628      	mov	r0, r5
 801b164:	f000 ffa2 	bl	801c0ac <__swbuf_r>
 801b168:	3001      	adds	r0, #1
 801b16a:	d1c9      	bne.n	801b100 <_puts_r+0x30>
 801b16c:	e7e9      	b.n	801b142 <_puts_r+0x72>
 801b16e:	6823      	ldr	r3, [r4, #0]
 801b170:	200a      	movs	r0, #10
 801b172:	1c5a      	adds	r2, r3, #1
 801b174:	6022      	str	r2, [r4, #0]
 801b176:	7018      	strb	r0, [r3, #0]
 801b178:	e7e5      	b.n	801b146 <_puts_r+0x76>
 801b17a:	bf00      	nop
 801b17c:	0801f4d8 	.word	0x0801f4d8
 801b180:	0801f4f8 	.word	0x0801f4f8
 801b184:	0801f4b8 	.word	0x0801f4b8

0801b188 <puts>:
 801b188:	4b02      	ldr	r3, [pc, #8]	; (801b194 <puts+0xc>)
 801b18a:	4601      	mov	r1, r0
 801b18c:	6818      	ldr	r0, [r3, #0]
 801b18e:	f7ff bf9f 	b.w	801b0d0 <_puts_r>
 801b192:	bf00      	nop
 801b194:	2000011c 	.word	0x2000011c

0801b198 <setvbuf>:
 801b198:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b19c:	461d      	mov	r5, r3
 801b19e:	4b51      	ldr	r3, [pc, #324]	; (801b2e4 <setvbuf+0x14c>)
 801b1a0:	681e      	ldr	r6, [r3, #0]
 801b1a2:	4604      	mov	r4, r0
 801b1a4:	460f      	mov	r7, r1
 801b1a6:	4690      	mov	r8, r2
 801b1a8:	b126      	cbz	r6, 801b1b4 <setvbuf+0x1c>
 801b1aa:	69b3      	ldr	r3, [r6, #24]
 801b1ac:	b913      	cbnz	r3, 801b1b4 <setvbuf+0x1c>
 801b1ae:	4630      	mov	r0, r6
 801b1b0:	f001 ff7a 	bl	801d0a8 <__sinit>
 801b1b4:	4b4c      	ldr	r3, [pc, #304]	; (801b2e8 <setvbuf+0x150>)
 801b1b6:	429c      	cmp	r4, r3
 801b1b8:	d152      	bne.n	801b260 <setvbuf+0xc8>
 801b1ba:	6874      	ldr	r4, [r6, #4]
 801b1bc:	f1b8 0f02 	cmp.w	r8, #2
 801b1c0:	d006      	beq.n	801b1d0 <setvbuf+0x38>
 801b1c2:	f1b8 0f01 	cmp.w	r8, #1
 801b1c6:	f200 8089 	bhi.w	801b2dc <setvbuf+0x144>
 801b1ca:	2d00      	cmp	r5, #0
 801b1cc:	f2c0 8086 	blt.w	801b2dc <setvbuf+0x144>
 801b1d0:	4621      	mov	r1, r4
 801b1d2:	4630      	mov	r0, r6
 801b1d4:	f001 fefe 	bl	801cfd4 <_fflush_r>
 801b1d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b1da:	b141      	cbz	r1, 801b1ee <setvbuf+0x56>
 801b1dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b1e0:	4299      	cmp	r1, r3
 801b1e2:	d002      	beq.n	801b1ea <setvbuf+0x52>
 801b1e4:	4630      	mov	r0, r6
 801b1e6:	f002 ffc7 	bl	801e178 <_free_r>
 801b1ea:	2300      	movs	r3, #0
 801b1ec:	6363      	str	r3, [r4, #52]	; 0x34
 801b1ee:	2300      	movs	r3, #0
 801b1f0:	61a3      	str	r3, [r4, #24]
 801b1f2:	6063      	str	r3, [r4, #4]
 801b1f4:	89a3      	ldrh	r3, [r4, #12]
 801b1f6:	061b      	lsls	r3, r3, #24
 801b1f8:	d503      	bpl.n	801b202 <setvbuf+0x6a>
 801b1fa:	6921      	ldr	r1, [r4, #16]
 801b1fc:	4630      	mov	r0, r6
 801b1fe:	f002 ffbb 	bl	801e178 <_free_r>
 801b202:	89a3      	ldrh	r3, [r4, #12]
 801b204:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 801b208:	f023 0303 	bic.w	r3, r3, #3
 801b20c:	f1b8 0f02 	cmp.w	r8, #2
 801b210:	81a3      	strh	r3, [r4, #12]
 801b212:	d05d      	beq.n	801b2d0 <setvbuf+0x138>
 801b214:	ab01      	add	r3, sp, #4
 801b216:	466a      	mov	r2, sp
 801b218:	4621      	mov	r1, r4
 801b21a:	4630      	mov	r0, r6
 801b21c:	f002 fb08 	bl	801d830 <__swhatbuf_r>
 801b220:	89a3      	ldrh	r3, [r4, #12]
 801b222:	4318      	orrs	r0, r3
 801b224:	81a0      	strh	r0, [r4, #12]
 801b226:	bb2d      	cbnz	r5, 801b274 <setvbuf+0xdc>
 801b228:	9d00      	ldr	r5, [sp, #0]
 801b22a:	4628      	mov	r0, r5
 801b22c:	f002 fb64 	bl	801d8f8 <malloc>
 801b230:	4607      	mov	r7, r0
 801b232:	2800      	cmp	r0, #0
 801b234:	d14e      	bne.n	801b2d4 <setvbuf+0x13c>
 801b236:	f8dd 9000 	ldr.w	r9, [sp]
 801b23a:	45a9      	cmp	r9, r5
 801b23c:	d13c      	bne.n	801b2b8 <setvbuf+0x120>
 801b23e:	f04f 30ff 	mov.w	r0, #4294967295
 801b242:	89a3      	ldrh	r3, [r4, #12]
 801b244:	f043 0302 	orr.w	r3, r3, #2
 801b248:	81a3      	strh	r3, [r4, #12]
 801b24a:	2300      	movs	r3, #0
 801b24c:	60a3      	str	r3, [r4, #8]
 801b24e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801b252:	6023      	str	r3, [r4, #0]
 801b254:	6123      	str	r3, [r4, #16]
 801b256:	2301      	movs	r3, #1
 801b258:	6163      	str	r3, [r4, #20]
 801b25a:	b003      	add	sp, #12
 801b25c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b260:	4b22      	ldr	r3, [pc, #136]	; (801b2ec <setvbuf+0x154>)
 801b262:	429c      	cmp	r4, r3
 801b264:	d101      	bne.n	801b26a <setvbuf+0xd2>
 801b266:	68b4      	ldr	r4, [r6, #8]
 801b268:	e7a8      	b.n	801b1bc <setvbuf+0x24>
 801b26a:	4b21      	ldr	r3, [pc, #132]	; (801b2f0 <setvbuf+0x158>)
 801b26c:	429c      	cmp	r4, r3
 801b26e:	bf08      	it	eq
 801b270:	68f4      	ldreq	r4, [r6, #12]
 801b272:	e7a3      	b.n	801b1bc <setvbuf+0x24>
 801b274:	2f00      	cmp	r7, #0
 801b276:	d0d8      	beq.n	801b22a <setvbuf+0x92>
 801b278:	69b3      	ldr	r3, [r6, #24]
 801b27a:	b913      	cbnz	r3, 801b282 <setvbuf+0xea>
 801b27c:	4630      	mov	r0, r6
 801b27e:	f001 ff13 	bl	801d0a8 <__sinit>
 801b282:	f1b8 0f01 	cmp.w	r8, #1
 801b286:	bf08      	it	eq
 801b288:	89a3      	ldrheq	r3, [r4, #12]
 801b28a:	6027      	str	r7, [r4, #0]
 801b28c:	bf04      	itt	eq
 801b28e:	f043 0301 	orreq.w	r3, r3, #1
 801b292:	81a3      	strheq	r3, [r4, #12]
 801b294:	89a3      	ldrh	r3, [r4, #12]
 801b296:	f013 0008 	ands.w	r0, r3, #8
 801b29a:	e9c4 7504 	strd	r7, r5, [r4, #16]
 801b29e:	d01b      	beq.n	801b2d8 <setvbuf+0x140>
 801b2a0:	f013 0001 	ands.w	r0, r3, #1
 801b2a4:	bf18      	it	ne
 801b2a6:	426d      	negne	r5, r5
 801b2a8:	f04f 0300 	mov.w	r3, #0
 801b2ac:	bf1d      	ittte	ne
 801b2ae:	60a3      	strne	r3, [r4, #8]
 801b2b0:	61a5      	strne	r5, [r4, #24]
 801b2b2:	4618      	movne	r0, r3
 801b2b4:	60a5      	streq	r5, [r4, #8]
 801b2b6:	e7d0      	b.n	801b25a <setvbuf+0xc2>
 801b2b8:	4648      	mov	r0, r9
 801b2ba:	f002 fb1d 	bl	801d8f8 <malloc>
 801b2be:	4607      	mov	r7, r0
 801b2c0:	2800      	cmp	r0, #0
 801b2c2:	d0bc      	beq.n	801b23e <setvbuf+0xa6>
 801b2c4:	89a3      	ldrh	r3, [r4, #12]
 801b2c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b2ca:	81a3      	strh	r3, [r4, #12]
 801b2cc:	464d      	mov	r5, r9
 801b2ce:	e7d3      	b.n	801b278 <setvbuf+0xe0>
 801b2d0:	2000      	movs	r0, #0
 801b2d2:	e7b6      	b.n	801b242 <setvbuf+0xaa>
 801b2d4:	46a9      	mov	r9, r5
 801b2d6:	e7f5      	b.n	801b2c4 <setvbuf+0x12c>
 801b2d8:	60a0      	str	r0, [r4, #8]
 801b2da:	e7be      	b.n	801b25a <setvbuf+0xc2>
 801b2dc:	f04f 30ff 	mov.w	r0, #4294967295
 801b2e0:	e7bb      	b.n	801b25a <setvbuf+0xc2>
 801b2e2:	bf00      	nop
 801b2e4:	2000011c 	.word	0x2000011c
 801b2e8:	0801f4d8 	.word	0x0801f4d8
 801b2ec:	0801f4f8 	.word	0x0801f4f8
 801b2f0:	0801f4b8 	.word	0x0801f4b8

0801b2f4 <nanf>:
 801b2f4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801b2fc <nanf+0x8>
 801b2f8:	4770      	bx	lr
 801b2fa:	bf00      	nop
 801b2fc:	7fc00000 	.word	0x7fc00000

0801b300 <siprintf>:
 801b300:	b40e      	push	{r1, r2, r3}
 801b302:	b500      	push	{lr}
 801b304:	b09c      	sub	sp, #112	; 0x70
 801b306:	ab1d      	add	r3, sp, #116	; 0x74
 801b308:	9002      	str	r0, [sp, #8]
 801b30a:	9006      	str	r0, [sp, #24]
 801b30c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801b310:	4809      	ldr	r0, [pc, #36]	; (801b338 <siprintf+0x38>)
 801b312:	9107      	str	r1, [sp, #28]
 801b314:	9104      	str	r1, [sp, #16]
 801b316:	4909      	ldr	r1, [pc, #36]	; (801b33c <siprintf+0x3c>)
 801b318:	f853 2b04 	ldr.w	r2, [r3], #4
 801b31c:	9105      	str	r1, [sp, #20]
 801b31e:	6800      	ldr	r0, [r0, #0]
 801b320:	9301      	str	r3, [sp, #4]
 801b322:	a902      	add	r1, sp, #8
 801b324:	f003 f850 	bl	801e3c8 <_svfiprintf_r>
 801b328:	9b02      	ldr	r3, [sp, #8]
 801b32a:	2200      	movs	r2, #0
 801b32c:	701a      	strb	r2, [r3, #0]
 801b32e:	b01c      	add	sp, #112	; 0x70
 801b330:	f85d eb04 	ldr.w	lr, [sp], #4
 801b334:	b003      	add	sp, #12
 801b336:	4770      	bx	lr
 801b338:	2000011c 	.word	0x2000011c
 801b33c:	ffff0208 	.word	0xffff0208

0801b340 <strcpy>:
 801b340:	4603      	mov	r3, r0
 801b342:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b346:	f803 2b01 	strb.w	r2, [r3], #1
 801b34a:	2a00      	cmp	r2, #0
 801b34c:	d1f9      	bne.n	801b342 <strcpy+0x2>
 801b34e:	4770      	bx	lr

0801b350 <sulp>:
 801b350:	b570      	push	{r4, r5, r6, lr}
 801b352:	4604      	mov	r4, r0
 801b354:	460d      	mov	r5, r1
 801b356:	ec45 4b10 	vmov	d0, r4, r5
 801b35a:	4616      	mov	r6, r2
 801b35c:	f002 fdca 	bl	801def4 <__ulp>
 801b360:	ec51 0b10 	vmov	r0, r1, d0
 801b364:	b17e      	cbz	r6, 801b386 <sulp+0x36>
 801b366:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801b36a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801b36e:	2b00      	cmp	r3, #0
 801b370:	dd09      	ble.n	801b386 <sulp+0x36>
 801b372:	051b      	lsls	r3, r3, #20
 801b374:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801b378:	2400      	movs	r4, #0
 801b37a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801b37e:	4622      	mov	r2, r4
 801b380:	462b      	mov	r3, r5
 801b382:	f7e5 f949 	bl	8000618 <__aeabi_dmul>
 801b386:	bd70      	pop	{r4, r5, r6, pc}

0801b388 <_strtod_l>:
 801b388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b38c:	461f      	mov	r7, r3
 801b38e:	b0a1      	sub	sp, #132	; 0x84
 801b390:	2300      	movs	r3, #0
 801b392:	4681      	mov	r9, r0
 801b394:	4638      	mov	r0, r7
 801b396:	460e      	mov	r6, r1
 801b398:	9217      	str	r2, [sp, #92]	; 0x5c
 801b39a:	931c      	str	r3, [sp, #112]	; 0x70
 801b39c:	f002 fa37 	bl	801d80e <__localeconv_l>
 801b3a0:	4680      	mov	r8, r0
 801b3a2:	6800      	ldr	r0, [r0, #0]
 801b3a4:	f7e4 ff24 	bl	80001f0 <strlen>
 801b3a8:	f04f 0a00 	mov.w	sl, #0
 801b3ac:	4604      	mov	r4, r0
 801b3ae:	f04f 0b00 	mov.w	fp, #0
 801b3b2:	961b      	str	r6, [sp, #108]	; 0x6c
 801b3b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b3b6:	781a      	ldrb	r2, [r3, #0]
 801b3b8:	2a0d      	cmp	r2, #13
 801b3ba:	d832      	bhi.n	801b422 <_strtod_l+0x9a>
 801b3bc:	2a09      	cmp	r2, #9
 801b3be:	d236      	bcs.n	801b42e <_strtod_l+0xa6>
 801b3c0:	2a00      	cmp	r2, #0
 801b3c2:	d03e      	beq.n	801b442 <_strtod_l+0xba>
 801b3c4:	2300      	movs	r3, #0
 801b3c6:	930d      	str	r3, [sp, #52]	; 0x34
 801b3c8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801b3ca:	782b      	ldrb	r3, [r5, #0]
 801b3cc:	2b30      	cmp	r3, #48	; 0x30
 801b3ce:	f040 80ac 	bne.w	801b52a <_strtod_l+0x1a2>
 801b3d2:	786b      	ldrb	r3, [r5, #1]
 801b3d4:	2b58      	cmp	r3, #88	; 0x58
 801b3d6:	d001      	beq.n	801b3dc <_strtod_l+0x54>
 801b3d8:	2b78      	cmp	r3, #120	; 0x78
 801b3da:	d167      	bne.n	801b4ac <_strtod_l+0x124>
 801b3dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b3de:	9301      	str	r3, [sp, #4]
 801b3e0:	ab1c      	add	r3, sp, #112	; 0x70
 801b3e2:	9300      	str	r3, [sp, #0]
 801b3e4:	9702      	str	r7, [sp, #8]
 801b3e6:	ab1d      	add	r3, sp, #116	; 0x74
 801b3e8:	4a88      	ldr	r2, [pc, #544]	; (801b60c <_strtod_l+0x284>)
 801b3ea:	a91b      	add	r1, sp, #108	; 0x6c
 801b3ec:	4648      	mov	r0, r9
 801b3ee:	f001 ff34 	bl	801d25a <__gethex>
 801b3f2:	f010 0407 	ands.w	r4, r0, #7
 801b3f6:	4606      	mov	r6, r0
 801b3f8:	d005      	beq.n	801b406 <_strtod_l+0x7e>
 801b3fa:	2c06      	cmp	r4, #6
 801b3fc:	d12b      	bne.n	801b456 <_strtod_l+0xce>
 801b3fe:	3501      	adds	r5, #1
 801b400:	2300      	movs	r3, #0
 801b402:	951b      	str	r5, [sp, #108]	; 0x6c
 801b404:	930d      	str	r3, [sp, #52]	; 0x34
 801b406:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b408:	2b00      	cmp	r3, #0
 801b40a:	f040 859a 	bne.w	801bf42 <_strtod_l+0xbba>
 801b40e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b410:	b1e3      	cbz	r3, 801b44c <_strtod_l+0xc4>
 801b412:	4652      	mov	r2, sl
 801b414:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801b418:	ec43 2b10 	vmov	d0, r2, r3
 801b41c:	b021      	add	sp, #132	; 0x84
 801b41e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b422:	2a2b      	cmp	r2, #43	; 0x2b
 801b424:	d015      	beq.n	801b452 <_strtod_l+0xca>
 801b426:	2a2d      	cmp	r2, #45	; 0x2d
 801b428:	d004      	beq.n	801b434 <_strtod_l+0xac>
 801b42a:	2a20      	cmp	r2, #32
 801b42c:	d1ca      	bne.n	801b3c4 <_strtod_l+0x3c>
 801b42e:	3301      	adds	r3, #1
 801b430:	931b      	str	r3, [sp, #108]	; 0x6c
 801b432:	e7bf      	b.n	801b3b4 <_strtod_l+0x2c>
 801b434:	2201      	movs	r2, #1
 801b436:	920d      	str	r2, [sp, #52]	; 0x34
 801b438:	1c5a      	adds	r2, r3, #1
 801b43a:	921b      	str	r2, [sp, #108]	; 0x6c
 801b43c:	785b      	ldrb	r3, [r3, #1]
 801b43e:	2b00      	cmp	r3, #0
 801b440:	d1c2      	bne.n	801b3c8 <_strtod_l+0x40>
 801b442:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b444:	961b      	str	r6, [sp, #108]	; 0x6c
 801b446:	2b00      	cmp	r3, #0
 801b448:	f040 8579 	bne.w	801bf3e <_strtod_l+0xbb6>
 801b44c:	4652      	mov	r2, sl
 801b44e:	465b      	mov	r3, fp
 801b450:	e7e2      	b.n	801b418 <_strtod_l+0x90>
 801b452:	2200      	movs	r2, #0
 801b454:	e7ef      	b.n	801b436 <_strtod_l+0xae>
 801b456:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801b458:	b13a      	cbz	r2, 801b46a <_strtod_l+0xe2>
 801b45a:	2135      	movs	r1, #53	; 0x35
 801b45c:	a81e      	add	r0, sp, #120	; 0x78
 801b45e:	f002 fe41 	bl	801e0e4 <__copybits>
 801b462:	991c      	ldr	r1, [sp, #112]	; 0x70
 801b464:	4648      	mov	r0, r9
 801b466:	f002 faae 	bl	801d9c6 <_Bfree>
 801b46a:	3c01      	subs	r4, #1
 801b46c:	2c04      	cmp	r4, #4
 801b46e:	d806      	bhi.n	801b47e <_strtod_l+0xf6>
 801b470:	e8df f004 	tbb	[pc, r4]
 801b474:	1714030a 	.word	0x1714030a
 801b478:	0a          	.byte	0x0a
 801b479:	00          	.byte	0x00
 801b47a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 801b47e:	0730      	lsls	r0, r6, #28
 801b480:	d5c1      	bpl.n	801b406 <_strtod_l+0x7e>
 801b482:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801b486:	e7be      	b.n	801b406 <_strtod_l+0x7e>
 801b488:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801b48c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801b48e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801b492:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801b496:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801b49a:	e7f0      	b.n	801b47e <_strtod_l+0xf6>
 801b49c:	f8df b170 	ldr.w	fp, [pc, #368]	; 801b610 <_strtod_l+0x288>
 801b4a0:	e7ed      	b.n	801b47e <_strtod_l+0xf6>
 801b4a2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801b4a6:	f04f 3aff 	mov.w	sl, #4294967295
 801b4aa:	e7e8      	b.n	801b47e <_strtod_l+0xf6>
 801b4ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b4ae:	1c5a      	adds	r2, r3, #1
 801b4b0:	921b      	str	r2, [sp, #108]	; 0x6c
 801b4b2:	785b      	ldrb	r3, [r3, #1]
 801b4b4:	2b30      	cmp	r3, #48	; 0x30
 801b4b6:	d0f9      	beq.n	801b4ac <_strtod_l+0x124>
 801b4b8:	2b00      	cmp	r3, #0
 801b4ba:	d0a4      	beq.n	801b406 <_strtod_l+0x7e>
 801b4bc:	2301      	movs	r3, #1
 801b4be:	2500      	movs	r5, #0
 801b4c0:	9306      	str	r3, [sp, #24]
 801b4c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b4c4:	9308      	str	r3, [sp, #32]
 801b4c6:	9507      	str	r5, [sp, #28]
 801b4c8:	9505      	str	r5, [sp, #20]
 801b4ca:	220a      	movs	r2, #10
 801b4cc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801b4ce:	7807      	ldrb	r7, [r0, #0]
 801b4d0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 801b4d4:	b2d9      	uxtb	r1, r3
 801b4d6:	2909      	cmp	r1, #9
 801b4d8:	d929      	bls.n	801b52e <_strtod_l+0x1a6>
 801b4da:	4622      	mov	r2, r4
 801b4dc:	f8d8 1000 	ldr.w	r1, [r8]
 801b4e0:	f003 f901 	bl	801e6e6 <strncmp>
 801b4e4:	2800      	cmp	r0, #0
 801b4e6:	d031      	beq.n	801b54c <_strtod_l+0x1c4>
 801b4e8:	2000      	movs	r0, #0
 801b4ea:	9c05      	ldr	r4, [sp, #20]
 801b4ec:	9004      	str	r0, [sp, #16]
 801b4ee:	463b      	mov	r3, r7
 801b4f0:	4602      	mov	r2, r0
 801b4f2:	2b65      	cmp	r3, #101	; 0x65
 801b4f4:	d001      	beq.n	801b4fa <_strtod_l+0x172>
 801b4f6:	2b45      	cmp	r3, #69	; 0x45
 801b4f8:	d114      	bne.n	801b524 <_strtod_l+0x19c>
 801b4fa:	b924      	cbnz	r4, 801b506 <_strtod_l+0x17e>
 801b4fc:	b910      	cbnz	r0, 801b504 <_strtod_l+0x17c>
 801b4fe:	9b06      	ldr	r3, [sp, #24]
 801b500:	2b00      	cmp	r3, #0
 801b502:	d09e      	beq.n	801b442 <_strtod_l+0xba>
 801b504:	2400      	movs	r4, #0
 801b506:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 801b508:	1c73      	adds	r3, r6, #1
 801b50a:	931b      	str	r3, [sp, #108]	; 0x6c
 801b50c:	7873      	ldrb	r3, [r6, #1]
 801b50e:	2b2b      	cmp	r3, #43	; 0x2b
 801b510:	d078      	beq.n	801b604 <_strtod_l+0x27c>
 801b512:	2b2d      	cmp	r3, #45	; 0x2d
 801b514:	d070      	beq.n	801b5f8 <_strtod_l+0x270>
 801b516:	f04f 0c00 	mov.w	ip, #0
 801b51a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 801b51e:	2f09      	cmp	r7, #9
 801b520:	d97c      	bls.n	801b61c <_strtod_l+0x294>
 801b522:	961b      	str	r6, [sp, #108]	; 0x6c
 801b524:	f04f 0e00 	mov.w	lr, #0
 801b528:	e09a      	b.n	801b660 <_strtod_l+0x2d8>
 801b52a:	2300      	movs	r3, #0
 801b52c:	e7c7      	b.n	801b4be <_strtod_l+0x136>
 801b52e:	9905      	ldr	r1, [sp, #20]
 801b530:	2908      	cmp	r1, #8
 801b532:	bfdd      	ittte	le
 801b534:	9907      	ldrle	r1, [sp, #28]
 801b536:	fb02 3301 	mlale	r3, r2, r1, r3
 801b53a:	9307      	strle	r3, [sp, #28]
 801b53c:	fb02 3505 	mlagt	r5, r2, r5, r3
 801b540:	9b05      	ldr	r3, [sp, #20]
 801b542:	3001      	adds	r0, #1
 801b544:	3301      	adds	r3, #1
 801b546:	9305      	str	r3, [sp, #20]
 801b548:	901b      	str	r0, [sp, #108]	; 0x6c
 801b54a:	e7bf      	b.n	801b4cc <_strtod_l+0x144>
 801b54c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b54e:	191a      	adds	r2, r3, r4
 801b550:	921b      	str	r2, [sp, #108]	; 0x6c
 801b552:	9a05      	ldr	r2, [sp, #20]
 801b554:	5d1b      	ldrb	r3, [r3, r4]
 801b556:	2a00      	cmp	r2, #0
 801b558:	d037      	beq.n	801b5ca <_strtod_l+0x242>
 801b55a:	9c05      	ldr	r4, [sp, #20]
 801b55c:	4602      	mov	r2, r0
 801b55e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801b562:	2909      	cmp	r1, #9
 801b564:	d913      	bls.n	801b58e <_strtod_l+0x206>
 801b566:	2101      	movs	r1, #1
 801b568:	9104      	str	r1, [sp, #16]
 801b56a:	e7c2      	b.n	801b4f2 <_strtod_l+0x16a>
 801b56c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b56e:	1c5a      	adds	r2, r3, #1
 801b570:	921b      	str	r2, [sp, #108]	; 0x6c
 801b572:	785b      	ldrb	r3, [r3, #1]
 801b574:	3001      	adds	r0, #1
 801b576:	2b30      	cmp	r3, #48	; 0x30
 801b578:	d0f8      	beq.n	801b56c <_strtod_l+0x1e4>
 801b57a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801b57e:	2a08      	cmp	r2, #8
 801b580:	f200 84e4 	bhi.w	801bf4c <_strtod_l+0xbc4>
 801b584:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801b586:	9208      	str	r2, [sp, #32]
 801b588:	4602      	mov	r2, r0
 801b58a:	2000      	movs	r0, #0
 801b58c:	4604      	mov	r4, r0
 801b58e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 801b592:	f100 0101 	add.w	r1, r0, #1
 801b596:	d012      	beq.n	801b5be <_strtod_l+0x236>
 801b598:	440a      	add	r2, r1
 801b59a:	eb00 0c04 	add.w	ip, r0, r4
 801b59e:	4621      	mov	r1, r4
 801b5a0:	270a      	movs	r7, #10
 801b5a2:	458c      	cmp	ip, r1
 801b5a4:	d113      	bne.n	801b5ce <_strtod_l+0x246>
 801b5a6:	1821      	adds	r1, r4, r0
 801b5a8:	2908      	cmp	r1, #8
 801b5aa:	f104 0401 	add.w	r4, r4, #1
 801b5ae:	4404      	add	r4, r0
 801b5b0:	dc19      	bgt.n	801b5e6 <_strtod_l+0x25e>
 801b5b2:	9b07      	ldr	r3, [sp, #28]
 801b5b4:	210a      	movs	r1, #10
 801b5b6:	fb01 e303 	mla	r3, r1, r3, lr
 801b5ba:	9307      	str	r3, [sp, #28]
 801b5bc:	2100      	movs	r1, #0
 801b5be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b5c0:	1c58      	adds	r0, r3, #1
 801b5c2:	901b      	str	r0, [sp, #108]	; 0x6c
 801b5c4:	785b      	ldrb	r3, [r3, #1]
 801b5c6:	4608      	mov	r0, r1
 801b5c8:	e7c9      	b.n	801b55e <_strtod_l+0x1d6>
 801b5ca:	9805      	ldr	r0, [sp, #20]
 801b5cc:	e7d3      	b.n	801b576 <_strtod_l+0x1ee>
 801b5ce:	2908      	cmp	r1, #8
 801b5d0:	f101 0101 	add.w	r1, r1, #1
 801b5d4:	dc03      	bgt.n	801b5de <_strtod_l+0x256>
 801b5d6:	9b07      	ldr	r3, [sp, #28]
 801b5d8:	437b      	muls	r3, r7
 801b5da:	9307      	str	r3, [sp, #28]
 801b5dc:	e7e1      	b.n	801b5a2 <_strtod_l+0x21a>
 801b5de:	2910      	cmp	r1, #16
 801b5e0:	bfd8      	it	le
 801b5e2:	437d      	mulle	r5, r7
 801b5e4:	e7dd      	b.n	801b5a2 <_strtod_l+0x21a>
 801b5e6:	2c10      	cmp	r4, #16
 801b5e8:	bfdc      	itt	le
 801b5ea:	210a      	movle	r1, #10
 801b5ec:	fb01 e505 	mlale	r5, r1, r5, lr
 801b5f0:	e7e4      	b.n	801b5bc <_strtod_l+0x234>
 801b5f2:	2301      	movs	r3, #1
 801b5f4:	9304      	str	r3, [sp, #16]
 801b5f6:	e781      	b.n	801b4fc <_strtod_l+0x174>
 801b5f8:	f04f 0c01 	mov.w	ip, #1
 801b5fc:	1cb3      	adds	r3, r6, #2
 801b5fe:	931b      	str	r3, [sp, #108]	; 0x6c
 801b600:	78b3      	ldrb	r3, [r6, #2]
 801b602:	e78a      	b.n	801b51a <_strtod_l+0x192>
 801b604:	f04f 0c00 	mov.w	ip, #0
 801b608:	e7f8      	b.n	801b5fc <_strtod_l+0x274>
 801b60a:	bf00      	nop
 801b60c:	0801f454 	.word	0x0801f454
 801b610:	7ff00000 	.word	0x7ff00000
 801b614:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b616:	1c5f      	adds	r7, r3, #1
 801b618:	971b      	str	r7, [sp, #108]	; 0x6c
 801b61a:	785b      	ldrb	r3, [r3, #1]
 801b61c:	2b30      	cmp	r3, #48	; 0x30
 801b61e:	d0f9      	beq.n	801b614 <_strtod_l+0x28c>
 801b620:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 801b624:	2f08      	cmp	r7, #8
 801b626:	f63f af7d 	bhi.w	801b524 <_strtod_l+0x19c>
 801b62a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801b62e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b630:	930a      	str	r3, [sp, #40]	; 0x28
 801b632:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b634:	1c5f      	adds	r7, r3, #1
 801b636:	971b      	str	r7, [sp, #108]	; 0x6c
 801b638:	785b      	ldrb	r3, [r3, #1]
 801b63a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 801b63e:	f1b8 0f09 	cmp.w	r8, #9
 801b642:	d937      	bls.n	801b6b4 <_strtod_l+0x32c>
 801b644:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b646:	1a7f      	subs	r7, r7, r1
 801b648:	2f08      	cmp	r7, #8
 801b64a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801b64e:	dc37      	bgt.n	801b6c0 <_strtod_l+0x338>
 801b650:	45be      	cmp	lr, r7
 801b652:	bfa8      	it	ge
 801b654:	46be      	movge	lr, r7
 801b656:	f1bc 0f00 	cmp.w	ip, #0
 801b65a:	d001      	beq.n	801b660 <_strtod_l+0x2d8>
 801b65c:	f1ce 0e00 	rsb	lr, lr, #0
 801b660:	2c00      	cmp	r4, #0
 801b662:	d151      	bne.n	801b708 <_strtod_l+0x380>
 801b664:	2800      	cmp	r0, #0
 801b666:	f47f aece 	bne.w	801b406 <_strtod_l+0x7e>
 801b66a:	9a06      	ldr	r2, [sp, #24]
 801b66c:	2a00      	cmp	r2, #0
 801b66e:	f47f aeca 	bne.w	801b406 <_strtod_l+0x7e>
 801b672:	9a04      	ldr	r2, [sp, #16]
 801b674:	2a00      	cmp	r2, #0
 801b676:	f47f aee4 	bne.w	801b442 <_strtod_l+0xba>
 801b67a:	2b4e      	cmp	r3, #78	; 0x4e
 801b67c:	d027      	beq.n	801b6ce <_strtod_l+0x346>
 801b67e:	dc21      	bgt.n	801b6c4 <_strtod_l+0x33c>
 801b680:	2b49      	cmp	r3, #73	; 0x49
 801b682:	f47f aede 	bne.w	801b442 <_strtod_l+0xba>
 801b686:	49a0      	ldr	r1, [pc, #640]	; (801b908 <_strtod_l+0x580>)
 801b688:	a81b      	add	r0, sp, #108	; 0x6c
 801b68a:	f002 f819 	bl	801d6c0 <__match>
 801b68e:	2800      	cmp	r0, #0
 801b690:	f43f aed7 	beq.w	801b442 <_strtod_l+0xba>
 801b694:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b696:	499d      	ldr	r1, [pc, #628]	; (801b90c <_strtod_l+0x584>)
 801b698:	3b01      	subs	r3, #1
 801b69a:	a81b      	add	r0, sp, #108	; 0x6c
 801b69c:	931b      	str	r3, [sp, #108]	; 0x6c
 801b69e:	f002 f80f 	bl	801d6c0 <__match>
 801b6a2:	b910      	cbnz	r0, 801b6aa <_strtod_l+0x322>
 801b6a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b6a6:	3301      	adds	r3, #1
 801b6a8:	931b      	str	r3, [sp, #108]	; 0x6c
 801b6aa:	f8df b274 	ldr.w	fp, [pc, #628]	; 801b920 <_strtod_l+0x598>
 801b6ae:	f04f 0a00 	mov.w	sl, #0
 801b6b2:	e6a8      	b.n	801b406 <_strtod_l+0x7e>
 801b6b4:	210a      	movs	r1, #10
 801b6b6:	fb01 3e0e 	mla	lr, r1, lr, r3
 801b6ba:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801b6be:	e7b8      	b.n	801b632 <_strtod_l+0x2aa>
 801b6c0:	46be      	mov	lr, r7
 801b6c2:	e7c8      	b.n	801b656 <_strtod_l+0x2ce>
 801b6c4:	2b69      	cmp	r3, #105	; 0x69
 801b6c6:	d0de      	beq.n	801b686 <_strtod_l+0x2fe>
 801b6c8:	2b6e      	cmp	r3, #110	; 0x6e
 801b6ca:	f47f aeba 	bne.w	801b442 <_strtod_l+0xba>
 801b6ce:	4990      	ldr	r1, [pc, #576]	; (801b910 <_strtod_l+0x588>)
 801b6d0:	a81b      	add	r0, sp, #108	; 0x6c
 801b6d2:	f001 fff5 	bl	801d6c0 <__match>
 801b6d6:	2800      	cmp	r0, #0
 801b6d8:	f43f aeb3 	beq.w	801b442 <_strtod_l+0xba>
 801b6dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b6de:	781b      	ldrb	r3, [r3, #0]
 801b6e0:	2b28      	cmp	r3, #40	; 0x28
 801b6e2:	d10e      	bne.n	801b702 <_strtod_l+0x37a>
 801b6e4:	aa1e      	add	r2, sp, #120	; 0x78
 801b6e6:	498b      	ldr	r1, [pc, #556]	; (801b914 <_strtod_l+0x58c>)
 801b6e8:	a81b      	add	r0, sp, #108	; 0x6c
 801b6ea:	f001 fffd 	bl	801d6e8 <__hexnan>
 801b6ee:	2805      	cmp	r0, #5
 801b6f0:	d107      	bne.n	801b702 <_strtod_l+0x37a>
 801b6f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801b6f4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 801b6f8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801b6fc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 801b700:	e681      	b.n	801b406 <_strtod_l+0x7e>
 801b702:	f8df b224 	ldr.w	fp, [pc, #548]	; 801b928 <_strtod_l+0x5a0>
 801b706:	e7d2      	b.n	801b6ae <_strtod_l+0x326>
 801b708:	ebae 0302 	sub.w	r3, lr, r2
 801b70c:	9306      	str	r3, [sp, #24]
 801b70e:	9b05      	ldr	r3, [sp, #20]
 801b710:	9807      	ldr	r0, [sp, #28]
 801b712:	2b00      	cmp	r3, #0
 801b714:	bf08      	it	eq
 801b716:	4623      	moveq	r3, r4
 801b718:	2c10      	cmp	r4, #16
 801b71a:	9305      	str	r3, [sp, #20]
 801b71c:	46a0      	mov	r8, r4
 801b71e:	bfa8      	it	ge
 801b720:	f04f 0810 	movge.w	r8, #16
 801b724:	f7e4 fefe 	bl	8000524 <__aeabi_ui2d>
 801b728:	2c09      	cmp	r4, #9
 801b72a:	4682      	mov	sl, r0
 801b72c:	468b      	mov	fp, r1
 801b72e:	dc13      	bgt.n	801b758 <_strtod_l+0x3d0>
 801b730:	9b06      	ldr	r3, [sp, #24]
 801b732:	2b00      	cmp	r3, #0
 801b734:	f43f ae67 	beq.w	801b406 <_strtod_l+0x7e>
 801b738:	9b06      	ldr	r3, [sp, #24]
 801b73a:	dd7a      	ble.n	801b832 <_strtod_l+0x4aa>
 801b73c:	2b16      	cmp	r3, #22
 801b73e:	dc61      	bgt.n	801b804 <_strtod_l+0x47c>
 801b740:	4a75      	ldr	r2, [pc, #468]	; (801b918 <_strtod_l+0x590>)
 801b742:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 801b746:	e9de 0100 	ldrd	r0, r1, [lr]
 801b74a:	4652      	mov	r2, sl
 801b74c:	465b      	mov	r3, fp
 801b74e:	f7e4 ff63 	bl	8000618 <__aeabi_dmul>
 801b752:	4682      	mov	sl, r0
 801b754:	468b      	mov	fp, r1
 801b756:	e656      	b.n	801b406 <_strtod_l+0x7e>
 801b758:	4b6f      	ldr	r3, [pc, #444]	; (801b918 <_strtod_l+0x590>)
 801b75a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801b75e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801b762:	f7e4 ff59 	bl	8000618 <__aeabi_dmul>
 801b766:	4606      	mov	r6, r0
 801b768:	4628      	mov	r0, r5
 801b76a:	460f      	mov	r7, r1
 801b76c:	f7e4 feda 	bl	8000524 <__aeabi_ui2d>
 801b770:	4602      	mov	r2, r0
 801b772:	460b      	mov	r3, r1
 801b774:	4630      	mov	r0, r6
 801b776:	4639      	mov	r1, r7
 801b778:	f7e4 fd98 	bl	80002ac <__adddf3>
 801b77c:	2c0f      	cmp	r4, #15
 801b77e:	4682      	mov	sl, r0
 801b780:	468b      	mov	fp, r1
 801b782:	ddd5      	ble.n	801b730 <_strtod_l+0x3a8>
 801b784:	9b06      	ldr	r3, [sp, #24]
 801b786:	eba4 0808 	sub.w	r8, r4, r8
 801b78a:	4498      	add	r8, r3
 801b78c:	f1b8 0f00 	cmp.w	r8, #0
 801b790:	f340 8096 	ble.w	801b8c0 <_strtod_l+0x538>
 801b794:	f018 030f 	ands.w	r3, r8, #15
 801b798:	d00a      	beq.n	801b7b0 <_strtod_l+0x428>
 801b79a:	495f      	ldr	r1, [pc, #380]	; (801b918 <_strtod_l+0x590>)
 801b79c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801b7a0:	4652      	mov	r2, sl
 801b7a2:	465b      	mov	r3, fp
 801b7a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b7a8:	f7e4 ff36 	bl	8000618 <__aeabi_dmul>
 801b7ac:	4682      	mov	sl, r0
 801b7ae:	468b      	mov	fp, r1
 801b7b0:	f038 080f 	bics.w	r8, r8, #15
 801b7b4:	d073      	beq.n	801b89e <_strtod_l+0x516>
 801b7b6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801b7ba:	dd47      	ble.n	801b84c <_strtod_l+0x4c4>
 801b7bc:	2400      	movs	r4, #0
 801b7be:	46a0      	mov	r8, r4
 801b7c0:	9407      	str	r4, [sp, #28]
 801b7c2:	9405      	str	r4, [sp, #20]
 801b7c4:	2322      	movs	r3, #34	; 0x22
 801b7c6:	f8df b158 	ldr.w	fp, [pc, #344]	; 801b920 <_strtod_l+0x598>
 801b7ca:	f8c9 3000 	str.w	r3, [r9]
 801b7ce:	f04f 0a00 	mov.w	sl, #0
 801b7d2:	9b07      	ldr	r3, [sp, #28]
 801b7d4:	2b00      	cmp	r3, #0
 801b7d6:	f43f ae16 	beq.w	801b406 <_strtod_l+0x7e>
 801b7da:	991c      	ldr	r1, [sp, #112]	; 0x70
 801b7dc:	4648      	mov	r0, r9
 801b7de:	f002 f8f2 	bl	801d9c6 <_Bfree>
 801b7e2:	9905      	ldr	r1, [sp, #20]
 801b7e4:	4648      	mov	r0, r9
 801b7e6:	f002 f8ee 	bl	801d9c6 <_Bfree>
 801b7ea:	4641      	mov	r1, r8
 801b7ec:	4648      	mov	r0, r9
 801b7ee:	f002 f8ea 	bl	801d9c6 <_Bfree>
 801b7f2:	9907      	ldr	r1, [sp, #28]
 801b7f4:	4648      	mov	r0, r9
 801b7f6:	f002 f8e6 	bl	801d9c6 <_Bfree>
 801b7fa:	4621      	mov	r1, r4
 801b7fc:	4648      	mov	r0, r9
 801b7fe:	f002 f8e2 	bl	801d9c6 <_Bfree>
 801b802:	e600      	b.n	801b406 <_strtod_l+0x7e>
 801b804:	9a06      	ldr	r2, [sp, #24]
 801b806:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 801b80a:	4293      	cmp	r3, r2
 801b80c:	dbba      	blt.n	801b784 <_strtod_l+0x3fc>
 801b80e:	4d42      	ldr	r5, [pc, #264]	; (801b918 <_strtod_l+0x590>)
 801b810:	f1c4 040f 	rsb	r4, r4, #15
 801b814:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 801b818:	4652      	mov	r2, sl
 801b81a:	465b      	mov	r3, fp
 801b81c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b820:	f7e4 fefa 	bl	8000618 <__aeabi_dmul>
 801b824:	9b06      	ldr	r3, [sp, #24]
 801b826:	1b1c      	subs	r4, r3, r4
 801b828:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 801b82c:	e9d5 2300 	ldrd	r2, r3, [r5]
 801b830:	e78d      	b.n	801b74e <_strtod_l+0x3c6>
 801b832:	f113 0f16 	cmn.w	r3, #22
 801b836:	dba5      	blt.n	801b784 <_strtod_l+0x3fc>
 801b838:	4a37      	ldr	r2, [pc, #220]	; (801b918 <_strtod_l+0x590>)
 801b83a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 801b83e:	e9d2 2300 	ldrd	r2, r3, [r2]
 801b842:	4650      	mov	r0, sl
 801b844:	4659      	mov	r1, fp
 801b846:	f7e5 f811 	bl	800086c <__aeabi_ddiv>
 801b84a:	e782      	b.n	801b752 <_strtod_l+0x3ca>
 801b84c:	2300      	movs	r3, #0
 801b84e:	4e33      	ldr	r6, [pc, #204]	; (801b91c <_strtod_l+0x594>)
 801b850:	ea4f 1828 	mov.w	r8, r8, asr #4
 801b854:	4650      	mov	r0, sl
 801b856:	4659      	mov	r1, fp
 801b858:	461d      	mov	r5, r3
 801b85a:	f1b8 0f01 	cmp.w	r8, #1
 801b85e:	dc21      	bgt.n	801b8a4 <_strtod_l+0x51c>
 801b860:	b10b      	cbz	r3, 801b866 <_strtod_l+0x4de>
 801b862:	4682      	mov	sl, r0
 801b864:	468b      	mov	fp, r1
 801b866:	4b2d      	ldr	r3, [pc, #180]	; (801b91c <_strtod_l+0x594>)
 801b868:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801b86c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801b870:	4652      	mov	r2, sl
 801b872:	465b      	mov	r3, fp
 801b874:	e9d5 0100 	ldrd	r0, r1, [r5]
 801b878:	f7e4 fece 	bl	8000618 <__aeabi_dmul>
 801b87c:	4b28      	ldr	r3, [pc, #160]	; (801b920 <_strtod_l+0x598>)
 801b87e:	460a      	mov	r2, r1
 801b880:	400b      	ands	r3, r1
 801b882:	4928      	ldr	r1, [pc, #160]	; (801b924 <_strtod_l+0x59c>)
 801b884:	428b      	cmp	r3, r1
 801b886:	4682      	mov	sl, r0
 801b888:	d898      	bhi.n	801b7bc <_strtod_l+0x434>
 801b88a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801b88e:	428b      	cmp	r3, r1
 801b890:	bf86      	itte	hi
 801b892:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801b92c <_strtod_l+0x5a4>
 801b896:	f04f 3aff 	movhi.w	sl, #4294967295
 801b89a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801b89e:	2300      	movs	r3, #0
 801b8a0:	9304      	str	r3, [sp, #16]
 801b8a2:	e077      	b.n	801b994 <_strtod_l+0x60c>
 801b8a4:	f018 0f01 	tst.w	r8, #1
 801b8a8:	d006      	beq.n	801b8b8 <_strtod_l+0x530>
 801b8aa:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 801b8ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b8b2:	f7e4 feb1 	bl	8000618 <__aeabi_dmul>
 801b8b6:	2301      	movs	r3, #1
 801b8b8:	3501      	adds	r5, #1
 801b8ba:	ea4f 0868 	mov.w	r8, r8, asr #1
 801b8be:	e7cc      	b.n	801b85a <_strtod_l+0x4d2>
 801b8c0:	d0ed      	beq.n	801b89e <_strtod_l+0x516>
 801b8c2:	f1c8 0800 	rsb	r8, r8, #0
 801b8c6:	f018 020f 	ands.w	r2, r8, #15
 801b8ca:	d00a      	beq.n	801b8e2 <_strtod_l+0x55a>
 801b8cc:	4b12      	ldr	r3, [pc, #72]	; (801b918 <_strtod_l+0x590>)
 801b8ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801b8d2:	4650      	mov	r0, sl
 801b8d4:	4659      	mov	r1, fp
 801b8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b8da:	f7e4 ffc7 	bl	800086c <__aeabi_ddiv>
 801b8de:	4682      	mov	sl, r0
 801b8e0:	468b      	mov	fp, r1
 801b8e2:	ea5f 1828 	movs.w	r8, r8, asr #4
 801b8e6:	d0da      	beq.n	801b89e <_strtod_l+0x516>
 801b8e8:	f1b8 0f1f 	cmp.w	r8, #31
 801b8ec:	dd20      	ble.n	801b930 <_strtod_l+0x5a8>
 801b8ee:	2400      	movs	r4, #0
 801b8f0:	46a0      	mov	r8, r4
 801b8f2:	9407      	str	r4, [sp, #28]
 801b8f4:	9405      	str	r4, [sp, #20]
 801b8f6:	2322      	movs	r3, #34	; 0x22
 801b8f8:	f04f 0a00 	mov.w	sl, #0
 801b8fc:	f04f 0b00 	mov.w	fp, #0
 801b900:	f8c9 3000 	str.w	r3, [r9]
 801b904:	e765      	b.n	801b7d2 <_strtod_l+0x44a>
 801b906:	bf00      	nop
 801b908:	0801efd3 	.word	0x0801efd3
 801b90c:	0801f4ab 	.word	0x0801f4ab
 801b910:	0801f426 	.word	0x0801f426
 801b914:	0801f468 	.word	0x0801f468
 801b918:	0801f550 	.word	0x0801f550
 801b91c:	0801f528 	.word	0x0801f528
 801b920:	7ff00000 	.word	0x7ff00000
 801b924:	7ca00000 	.word	0x7ca00000
 801b928:	fff80000 	.word	0xfff80000
 801b92c:	7fefffff 	.word	0x7fefffff
 801b930:	f018 0310 	ands.w	r3, r8, #16
 801b934:	bf18      	it	ne
 801b936:	236a      	movne	r3, #106	; 0x6a
 801b938:	4da0      	ldr	r5, [pc, #640]	; (801bbbc <_strtod_l+0x834>)
 801b93a:	9304      	str	r3, [sp, #16]
 801b93c:	4650      	mov	r0, sl
 801b93e:	4659      	mov	r1, fp
 801b940:	2300      	movs	r3, #0
 801b942:	f1b8 0f00 	cmp.w	r8, #0
 801b946:	f300 810a 	bgt.w	801bb5e <_strtod_l+0x7d6>
 801b94a:	b10b      	cbz	r3, 801b950 <_strtod_l+0x5c8>
 801b94c:	4682      	mov	sl, r0
 801b94e:	468b      	mov	fp, r1
 801b950:	9b04      	ldr	r3, [sp, #16]
 801b952:	b1bb      	cbz	r3, 801b984 <_strtod_l+0x5fc>
 801b954:	f3cb 530a 	ubfx	r3, fp, #20, #11
 801b958:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801b95c:	2b00      	cmp	r3, #0
 801b95e:	4659      	mov	r1, fp
 801b960:	dd10      	ble.n	801b984 <_strtod_l+0x5fc>
 801b962:	2b1f      	cmp	r3, #31
 801b964:	f340 8107 	ble.w	801bb76 <_strtod_l+0x7ee>
 801b968:	2b34      	cmp	r3, #52	; 0x34
 801b96a:	bfde      	ittt	le
 801b96c:	3b20      	suble	r3, #32
 801b96e:	f04f 32ff 	movle.w	r2, #4294967295
 801b972:	fa02 f303 	lslle.w	r3, r2, r3
 801b976:	f04f 0a00 	mov.w	sl, #0
 801b97a:	bfcc      	ite	gt
 801b97c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801b980:	ea03 0b01 	andle.w	fp, r3, r1
 801b984:	2200      	movs	r2, #0
 801b986:	2300      	movs	r3, #0
 801b988:	4650      	mov	r0, sl
 801b98a:	4659      	mov	r1, fp
 801b98c:	f7e5 f8ac 	bl	8000ae8 <__aeabi_dcmpeq>
 801b990:	2800      	cmp	r0, #0
 801b992:	d1ac      	bne.n	801b8ee <_strtod_l+0x566>
 801b994:	9b07      	ldr	r3, [sp, #28]
 801b996:	9300      	str	r3, [sp, #0]
 801b998:	9a05      	ldr	r2, [sp, #20]
 801b99a:	9908      	ldr	r1, [sp, #32]
 801b99c:	4623      	mov	r3, r4
 801b99e:	4648      	mov	r0, r9
 801b9a0:	f002 f863 	bl	801da6a <__s2b>
 801b9a4:	9007      	str	r0, [sp, #28]
 801b9a6:	2800      	cmp	r0, #0
 801b9a8:	f43f af08 	beq.w	801b7bc <_strtod_l+0x434>
 801b9ac:	9a06      	ldr	r2, [sp, #24]
 801b9ae:	9b06      	ldr	r3, [sp, #24]
 801b9b0:	2a00      	cmp	r2, #0
 801b9b2:	f1c3 0300 	rsb	r3, r3, #0
 801b9b6:	bfa8      	it	ge
 801b9b8:	2300      	movge	r3, #0
 801b9ba:	930e      	str	r3, [sp, #56]	; 0x38
 801b9bc:	2400      	movs	r4, #0
 801b9be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801b9c2:	9316      	str	r3, [sp, #88]	; 0x58
 801b9c4:	46a0      	mov	r8, r4
 801b9c6:	9b07      	ldr	r3, [sp, #28]
 801b9c8:	4648      	mov	r0, r9
 801b9ca:	6859      	ldr	r1, [r3, #4]
 801b9cc:	f001 ffc7 	bl	801d95e <_Balloc>
 801b9d0:	9005      	str	r0, [sp, #20]
 801b9d2:	2800      	cmp	r0, #0
 801b9d4:	f43f aef6 	beq.w	801b7c4 <_strtod_l+0x43c>
 801b9d8:	9b07      	ldr	r3, [sp, #28]
 801b9da:	691a      	ldr	r2, [r3, #16]
 801b9dc:	3202      	adds	r2, #2
 801b9de:	f103 010c 	add.w	r1, r3, #12
 801b9e2:	0092      	lsls	r2, r2, #2
 801b9e4:	300c      	adds	r0, #12
 801b9e6:	f7fe fbe3 	bl	801a1b0 <memcpy>
 801b9ea:	aa1e      	add	r2, sp, #120	; 0x78
 801b9ec:	a91d      	add	r1, sp, #116	; 0x74
 801b9ee:	ec4b ab10 	vmov	d0, sl, fp
 801b9f2:	4648      	mov	r0, r9
 801b9f4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801b9f8:	f002 faf2 	bl	801dfe0 <__d2b>
 801b9fc:	901c      	str	r0, [sp, #112]	; 0x70
 801b9fe:	2800      	cmp	r0, #0
 801ba00:	f43f aee0 	beq.w	801b7c4 <_strtod_l+0x43c>
 801ba04:	2101      	movs	r1, #1
 801ba06:	4648      	mov	r0, r9
 801ba08:	f002 f8bb 	bl	801db82 <__i2b>
 801ba0c:	4680      	mov	r8, r0
 801ba0e:	2800      	cmp	r0, #0
 801ba10:	f43f aed8 	beq.w	801b7c4 <_strtod_l+0x43c>
 801ba14:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 801ba16:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801ba18:	2e00      	cmp	r6, #0
 801ba1a:	bfab      	itete	ge
 801ba1c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 801ba1e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 801ba20:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 801ba22:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 801ba24:	bfac      	ite	ge
 801ba26:	18f7      	addge	r7, r6, r3
 801ba28:	1b9d      	sublt	r5, r3, r6
 801ba2a:	9b04      	ldr	r3, [sp, #16]
 801ba2c:	1af6      	subs	r6, r6, r3
 801ba2e:	4416      	add	r6, r2
 801ba30:	4b63      	ldr	r3, [pc, #396]	; (801bbc0 <_strtod_l+0x838>)
 801ba32:	3e01      	subs	r6, #1
 801ba34:	429e      	cmp	r6, r3
 801ba36:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801ba3a:	f280 80af 	bge.w	801bb9c <_strtod_l+0x814>
 801ba3e:	1b9b      	subs	r3, r3, r6
 801ba40:	2b1f      	cmp	r3, #31
 801ba42:	eba2 0203 	sub.w	r2, r2, r3
 801ba46:	f04f 0101 	mov.w	r1, #1
 801ba4a:	f300 809b 	bgt.w	801bb84 <_strtod_l+0x7fc>
 801ba4e:	fa01 f303 	lsl.w	r3, r1, r3
 801ba52:	930f      	str	r3, [sp, #60]	; 0x3c
 801ba54:	2300      	movs	r3, #0
 801ba56:	930a      	str	r3, [sp, #40]	; 0x28
 801ba58:	18be      	adds	r6, r7, r2
 801ba5a:	9b04      	ldr	r3, [sp, #16]
 801ba5c:	42b7      	cmp	r7, r6
 801ba5e:	4415      	add	r5, r2
 801ba60:	441d      	add	r5, r3
 801ba62:	463b      	mov	r3, r7
 801ba64:	bfa8      	it	ge
 801ba66:	4633      	movge	r3, r6
 801ba68:	42ab      	cmp	r3, r5
 801ba6a:	bfa8      	it	ge
 801ba6c:	462b      	movge	r3, r5
 801ba6e:	2b00      	cmp	r3, #0
 801ba70:	bfc2      	ittt	gt
 801ba72:	1af6      	subgt	r6, r6, r3
 801ba74:	1aed      	subgt	r5, r5, r3
 801ba76:	1aff      	subgt	r7, r7, r3
 801ba78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801ba7a:	b1bb      	cbz	r3, 801baac <_strtod_l+0x724>
 801ba7c:	4641      	mov	r1, r8
 801ba7e:	461a      	mov	r2, r3
 801ba80:	4648      	mov	r0, r9
 801ba82:	f002 f91d 	bl	801dcc0 <__pow5mult>
 801ba86:	4680      	mov	r8, r0
 801ba88:	2800      	cmp	r0, #0
 801ba8a:	f43f ae9b 	beq.w	801b7c4 <_strtod_l+0x43c>
 801ba8e:	4601      	mov	r1, r0
 801ba90:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801ba92:	4648      	mov	r0, r9
 801ba94:	f002 f87e 	bl	801db94 <__multiply>
 801ba98:	900c      	str	r0, [sp, #48]	; 0x30
 801ba9a:	2800      	cmp	r0, #0
 801ba9c:	f43f ae92 	beq.w	801b7c4 <_strtod_l+0x43c>
 801baa0:	991c      	ldr	r1, [sp, #112]	; 0x70
 801baa2:	4648      	mov	r0, r9
 801baa4:	f001 ff8f 	bl	801d9c6 <_Bfree>
 801baa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801baaa:	931c      	str	r3, [sp, #112]	; 0x70
 801baac:	2e00      	cmp	r6, #0
 801baae:	dc7a      	bgt.n	801bba6 <_strtod_l+0x81e>
 801bab0:	9b06      	ldr	r3, [sp, #24]
 801bab2:	2b00      	cmp	r3, #0
 801bab4:	dd08      	ble.n	801bac8 <_strtod_l+0x740>
 801bab6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801bab8:	9905      	ldr	r1, [sp, #20]
 801baba:	4648      	mov	r0, r9
 801babc:	f002 f900 	bl	801dcc0 <__pow5mult>
 801bac0:	9005      	str	r0, [sp, #20]
 801bac2:	2800      	cmp	r0, #0
 801bac4:	f43f ae7e 	beq.w	801b7c4 <_strtod_l+0x43c>
 801bac8:	2d00      	cmp	r5, #0
 801baca:	dd08      	ble.n	801bade <_strtod_l+0x756>
 801bacc:	462a      	mov	r2, r5
 801bace:	9905      	ldr	r1, [sp, #20]
 801bad0:	4648      	mov	r0, r9
 801bad2:	f002 f943 	bl	801dd5c <__lshift>
 801bad6:	9005      	str	r0, [sp, #20]
 801bad8:	2800      	cmp	r0, #0
 801bada:	f43f ae73 	beq.w	801b7c4 <_strtod_l+0x43c>
 801bade:	2f00      	cmp	r7, #0
 801bae0:	dd08      	ble.n	801baf4 <_strtod_l+0x76c>
 801bae2:	4641      	mov	r1, r8
 801bae4:	463a      	mov	r2, r7
 801bae6:	4648      	mov	r0, r9
 801bae8:	f002 f938 	bl	801dd5c <__lshift>
 801baec:	4680      	mov	r8, r0
 801baee:	2800      	cmp	r0, #0
 801baf0:	f43f ae68 	beq.w	801b7c4 <_strtod_l+0x43c>
 801baf4:	9a05      	ldr	r2, [sp, #20]
 801baf6:	991c      	ldr	r1, [sp, #112]	; 0x70
 801baf8:	4648      	mov	r0, r9
 801bafa:	f002 f99d 	bl	801de38 <__mdiff>
 801bafe:	4604      	mov	r4, r0
 801bb00:	2800      	cmp	r0, #0
 801bb02:	f43f ae5f 	beq.w	801b7c4 <_strtod_l+0x43c>
 801bb06:	68c3      	ldr	r3, [r0, #12]
 801bb08:	930c      	str	r3, [sp, #48]	; 0x30
 801bb0a:	2300      	movs	r3, #0
 801bb0c:	60c3      	str	r3, [r0, #12]
 801bb0e:	4641      	mov	r1, r8
 801bb10:	f002 f978 	bl	801de04 <__mcmp>
 801bb14:	2800      	cmp	r0, #0
 801bb16:	da55      	bge.n	801bbc4 <_strtod_l+0x83c>
 801bb18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bb1a:	b9e3      	cbnz	r3, 801bb56 <_strtod_l+0x7ce>
 801bb1c:	f1ba 0f00 	cmp.w	sl, #0
 801bb20:	d119      	bne.n	801bb56 <_strtod_l+0x7ce>
 801bb22:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801bb26:	b9b3      	cbnz	r3, 801bb56 <_strtod_l+0x7ce>
 801bb28:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801bb2c:	0d1b      	lsrs	r3, r3, #20
 801bb2e:	051b      	lsls	r3, r3, #20
 801bb30:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801bb34:	d90f      	bls.n	801bb56 <_strtod_l+0x7ce>
 801bb36:	6963      	ldr	r3, [r4, #20]
 801bb38:	b913      	cbnz	r3, 801bb40 <_strtod_l+0x7b8>
 801bb3a:	6923      	ldr	r3, [r4, #16]
 801bb3c:	2b01      	cmp	r3, #1
 801bb3e:	dd0a      	ble.n	801bb56 <_strtod_l+0x7ce>
 801bb40:	4621      	mov	r1, r4
 801bb42:	2201      	movs	r2, #1
 801bb44:	4648      	mov	r0, r9
 801bb46:	f002 f909 	bl	801dd5c <__lshift>
 801bb4a:	4641      	mov	r1, r8
 801bb4c:	4604      	mov	r4, r0
 801bb4e:	f002 f959 	bl	801de04 <__mcmp>
 801bb52:	2800      	cmp	r0, #0
 801bb54:	dc67      	bgt.n	801bc26 <_strtod_l+0x89e>
 801bb56:	9b04      	ldr	r3, [sp, #16]
 801bb58:	2b00      	cmp	r3, #0
 801bb5a:	d171      	bne.n	801bc40 <_strtod_l+0x8b8>
 801bb5c:	e63d      	b.n	801b7da <_strtod_l+0x452>
 801bb5e:	f018 0f01 	tst.w	r8, #1
 801bb62:	d004      	beq.n	801bb6e <_strtod_l+0x7e6>
 801bb64:	e9d5 2300 	ldrd	r2, r3, [r5]
 801bb68:	f7e4 fd56 	bl	8000618 <__aeabi_dmul>
 801bb6c:	2301      	movs	r3, #1
 801bb6e:	ea4f 0868 	mov.w	r8, r8, asr #1
 801bb72:	3508      	adds	r5, #8
 801bb74:	e6e5      	b.n	801b942 <_strtod_l+0x5ba>
 801bb76:	f04f 32ff 	mov.w	r2, #4294967295
 801bb7a:	fa02 f303 	lsl.w	r3, r2, r3
 801bb7e:	ea03 0a0a 	and.w	sl, r3, sl
 801bb82:	e6ff      	b.n	801b984 <_strtod_l+0x5fc>
 801bb84:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 801bb88:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801bb8c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 801bb90:	36e2      	adds	r6, #226	; 0xe2
 801bb92:	fa01 f306 	lsl.w	r3, r1, r6
 801bb96:	930a      	str	r3, [sp, #40]	; 0x28
 801bb98:	910f      	str	r1, [sp, #60]	; 0x3c
 801bb9a:	e75d      	b.n	801ba58 <_strtod_l+0x6d0>
 801bb9c:	2300      	movs	r3, #0
 801bb9e:	930a      	str	r3, [sp, #40]	; 0x28
 801bba0:	2301      	movs	r3, #1
 801bba2:	930f      	str	r3, [sp, #60]	; 0x3c
 801bba4:	e758      	b.n	801ba58 <_strtod_l+0x6d0>
 801bba6:	4632      	mov	r2, r6
 801bba8:	991c      	ldr	r1, [sp, #112]	; 0x70
 801bbaa:	4648      	mov	r0, r9
 801bbac:	f002 f8d6 	bl	801dd5c <__lshift>
 801bbb0:	901c      	str	r0, [sp, #112]	; 0x70
 801bbb2:	2800      	cmp	r0, #0
 801bbb4:	f47f af7c 	bne.w	801bab0 <_strtod_l+0x728>
 801bbb8:	e604      	b.n	801b7c4 <_strtod_l+0x43c>
 801bbba:	bf00      	nop
 801bbbc:	0801f480 	.word	0x0801f480
 801bbc0:	fffffc02 	.word	0xfffffc02
 801bbc4:	465d      	mov	r5, fp
 801bbc6:	f040 8086 	bne.w	801bcd6 <_strtod_l+0x94e>
 801bbca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801bbcc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801bbd0:	b32a      	cbz	r2, 801bc1e <_strtod_l+0x896>
 801bbd2:	4aaf      	ldr	r2, [pc, #700]	; (801be90 <_strtod_l+0xb08>)
 801bbd4:	4293      	cmp	r3, r2
 801bbd6:	d153      	bne.n	801bc80 <_strtod_l+0x8f8>
 801bbd8:	9b04      	ldr	r3, [sp, #16]
 801bbda:	4650      	mov	r0, sl
 801bbdc:	b1d3      	cbz	r3, 801bc14 <_strtod_l+0x88c>
 801bbde:	4aad      	ldr	r2, [pc, #692]	; (801be94 <_strtod_l+0xb0c>)
 801bbe0:	402a      	ands	r2, r5
 801bbe2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801bbe6:	f04f 31ff 	mov.w	r1, #4294967295
 801bbea:	d816      	bhi.n	801bc1a <_strtod_l+0x892>
 801bbec:	0d12      	lsrs	r2, r2, #20
 801bbee:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801bbf2:	fa01 f303 	lsl.w	r3, r1, r3
 801bbf6:	4298      	cmp	r0, r3
 801bbf8:	d142      	bne.n	801bc80 <_strtod_l+0x8f8>
 801bbfa:	4ba7      	ldr	r3, [pc, #668]	; (801be98 <_strtod_l+0xb10>)
 801bbfc:	429d      	cmp	r5, r3
 801bbfe:	d102      	bne.n	801bc06 <_strtod_l+0x87e>
 801bc00:	3001      	adds	r0, #1
 801bc02:	f43f addf 	beq.w	801b7c4 <_strtod_l+0x43c>
 801bc06:	4ba3      	ldr	r3, [pc, #652]	; (801be94 <_strtod_l+0xb0c>)
 801bc08:	402b      	ands	r3, r5
 801bc0a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801bc0e:	f04f 0a00 	mov.w	sl, #0
 801bc12:	e7a0      	b.n	801bb56 <_strtod_l+0x7ce>
 801bc14:	f04f 33ff 	mov.w	r3, #4294967295
 801bc18:	e7ed      	b.n	801bbf6 <_strtod_l+0x86e>
 801bc1a:	460b      	mov	r3, r1
 801bc1c:	e7eb      	b.n	801bbf6 <_strtod_l+0x86e>
 801bc1e:	bb7b      	cbnz	r3, 801bc80 <_strtod_l+0x8f8>
 801bc20:	f1ba 0f00 	cmp.w	sl, #0
 801bc24:	d12c      	bne.n	801bc80 <_strtod_l+0x8f8>
 801bc26:	9904      	ldr	r1, [sp, #16]
 801bc28:	4a9a      	ldr	r2, [pc, #616]	; (801be94 <_strtod_l+0xb0c>)
 801bc2a:	465b      	mov	r3, fp
 801bc2c:	b1f1      	cbz	r1, 801bc6c <_strtod_l+0x8e4>
 801bc2e:	ea02 010b 	and.w	r1, r2, fp
 801bc32:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801bc36:	dc19      	bgt.n	801bc6c <_strtod_l+0x8e4>
 801bc38:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801bc3c:	f77f ae5b 	ble.w	801b8f6 <_strtod_l+0x56e>
 801bc40:	4a96      	ldr	r2, [pc, #600]	; (801be9c <_strtod_l+0xb14>)
 801bc42:	2300      	movs	r3, #0
 801bc44:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 801bc48:	4650      	mov	r0, sl
 801bc4a:	4659      	mov	r1, fp
 801bc4c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 801bc50:	f7e4 fce2 	bl	8000618 <__aeabi_dmul>
 801bc54:	4682      	mov	sl, r0
 801bc56:	468b      	mov	fp, r1
 801bc58:	2900      	cmp	r1, #0
 801bc5a:	f47f adbe 	bne.w	801b7da <_strtod_l+0x452>
 801bc5e:	2800      	cmp	r0, #0
 801bc60:	f47f adbb 	bne.w	801b7da <_strtod_l+0x452>
 801bc64:	2322      	movs	r3, #34	; 0x22
 801bc66:	f8c9 3000 	str.w	r3, [r9]
 801bc6a:	e5b6      	b.n	801b7da <_strtod_l+0x452>
 801bc6c:	4013      	ands	r3, r2
 801bc6e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801bc72:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801bc76:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801bc7a:	f04f 3aff 	mov.w	sl, #4294967295
 801bc7e:	e76a      	b.n	801bb56 <_strtod_l+0x7ce>
 801bc80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801bc82:	b193      	cbz	r3, 801bcaa <_strtod_l+0x922>
 801bc84:	422b      	tst	r3, r5
 801bc86:	f43f af66 	beq.w	801bb56 <_strtod_l+0x7ce>
 801bc8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bc8c:	9a04      	ldr	r2, [sp, #16]
 801bc8e:	4650      	mov	r0, sl
 801bc90:	4659      	mov	r1, fp
 801bc92:	b173      	cbz	r3, 801bcb2 <_strtod_l+0x92a>
 801bc94:	f7ff fb5c 	bl	801b350 <sulp>
 801bc98:	4602      	mov	r2, r0
 801bc9a:	460b      	mov	r3, r1
 801bc9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801bca0:	f7e4 fb04 	bl	80002ac <__adddf3>
 801bca4:	4682      	mov	sl, r0
 801bca6:	468b      	mov	fp, r1
 801bca8:	e755      	b.n	801bb56 <_strtod_l+0x7ce>
 801bcaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801bcac:	ea13 0f0a 	tst.w	r3, sl
 801bcb0:	e7e9      	b.n	801bc86 <_strtod_l+0x8fe>
 801bcb2:	f7ff fb4d 	bl	801b350 <sulp>
 801bcb6:	4602      	mov	r2, r0
 801bcb8:	460b      	mov	r3, r1
 801bcba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801bcbe:	f7e4 faf3 	bl	80002a8 <__aeabi_dsub>
 801bcc2:	2200      	movs	r2, #0
 801bcc4:	2300      	movs	r3, #0
 801bcc6:	4682      	mov	sl, r0
 801bcc8:	468b      	mov	fp, r1
 801bcca:	f7e4 ff0d 	bl	8000ae8 <__aeabi_dcmpeq>
 801bcce:	2800      	cmp	r0, #0
 801bcd0:	f47f ae11 	bne.w	801b8f6 <_strtod_l+0x56e>
 801bcd4:	e73f      	b.n	801bb56 <_strtod_l+0x7ce>
 801bcd6:	4641      	mov	r1, r8
 801bcd8:	4620      	mov	r0, r4
 801bcda:	f002 f9d0 	bl	801e07e <__ratio>
 801bcde:	ec57 6b10 	vmov	r6, r7, d0
 801bce2:	2200      	movs	r2, #0
 801bce4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801bce8:	ee10 0a10 	vmov	r0, s0
 801bcec:	4639      	mov	r1, r7
 801bcee:	f7e4 ff0f 	bl	8000b10 <__aeabi_dcmple>
 801bcf2:	2800      	cmp	r0, #0
 801bcf4:	d077      	beq.n	801bde6 <_strtod_l+0xa5e>
 801bcf6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bcf8:	2b00      	cmp	r3, #0
 801bcfa:	d04a      	beq.n	801bd92 <_strtod_l+0xa0a>
 801bcfc:	4b68      	ldr	r3, [pc, #416]	; (801bea0 <_strtod_l+0xb18>)
 801bcfe:	2200      	movs	r2, #0
 801bd00:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801bd04:	4f66      	ldr	r7, [pc, #408]	; (801bea0 <_strtod_l+0xb18>)
 801bd06:	2600      	movs	r6, #0
 801bd08:	4b62      	ldr	r3, [pc, #392]	; (801be94 <_strtod_l+0xb0c>)
 801bd0a:	402b      	ands	r3, r5
 801bd0c:	930f      	str	r3, [sp, #60]	; 0x3c
 801bd0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801bd10:	4b64      	ldr	r3, [pc, #400]	; (801bea4 <_strtod_l+0xb1c>)
 801bd12:	429a      	cmp	r2, r3
 801bd14:	f040 80ce 	bne.w	801beb4 <_strtod_l+0xb2c>
 801bd18:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801bd1c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801bd20:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 801bd24:	ec4b ab10 	vmov	d0, sl, fp
 801bd28:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 801bd2c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801bd30:	f002 f8e0 	bl	801def4 <__ulp>
 801bd34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801bd38:	ec53 2b10 	vmov	r2, r3, d0
 801bd3c:	f7e4 fc6c 	bl	8000618 <__aeabi_dmul>
 801bd40:	4652      	mov	r2, sl
 801bd42:	465b      	mov	r3, fp
 801bd44:	f7e4 fab2 	bl	80002ac <__adddf3>
 801bd48:	460b      	mov	r3, r1
 801bd4a:	4952      	ldr	r1, [pc, #328]	; (801be94 <_strtod_l+0xb0c>)
 801bd4c:	4a56      	ldr	r2, [pc, #344]	; (801bea8 <_strtod_l+0xb20>)
 801bd4e:	4019      	ands	r1, r3
 801bd50:	4291      	cmp	r1, r2
 801bd52:	4682      	mov	sl, r0
 801bd54:	d95b      	bls.n	801be0e <_strtod_l+0xa86>
 801bd56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bd58:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801bd5c:	4293      	cmp	r3, r2
 801bd5e:	d103      	bne.n	801bd68 <_strtod_l+0x9e0>
 801bd60:	9b08      	ldr	r3, [sp, #32]
 801bd62:	3301      	adds	r3, #1
 801bd64:	f43f ad2e 	beq.w	801b7c4 <_strtod_l+0x43c>
 801bd68:	f8df b12c 	ldr.w	fp, [pc, #300]	; 801be98 <_strtod_l+0xb10>
 801bd6c:	f04f 3aff 	mov.w	sl, #4294967295
 801bd70:	991c      	ldr	r1, [sp, #112]	; 0x70
 801bd72:	4648      	mov	r0, r9
 801bd74:	f001 fe27 	bl	801d9c6 <_Bfree>
 801bd78:	9905      	ldr	r1, [sp, #20]
 801bd7a:	4648      	mov	r0, r9
 801bd7c:	f001 fe23 	bl	801d9c6 <_Bfree>
 801bd80:	4641      	mov	r1, r8
 801bd82:	4648      	mov	r0, r9
 801bd84:	f001 fe1f 	bl	801d9c6 <_Bfree>
 801bd88:	4621      	mov	r1, r4
 801bd8a:	4648      	mov	r0, r9
 801bd8c:	f001 fe1b 	bl	801d9c6 <_Bfree>
 801bd90:	e619      	b.n	801b9c6 <_strtod_l+0x63e>
 801bd92:	f1ba 0f00 	cmp.w	sl, #0
 801bd96:	d11a      	bne.n	801bdce <_strtod_l+0xa46>
 801bd98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801bd9c:	b9eb      	cbnz	r3, 801bdda <_strtod_l+0xa52>
 801bd9e:	2200      	movs	r2, #0
 801bda0:	4b3f      	ldr	r3, [pc, #252]	; (801bea0 <_strtod_l+0xb18>)
 801bda2:	4630      	mov	r0, r6
 801bda4:	4639      	mov	r1, r7
 801bda6:	f7e4 fea9 	bl	8000afc <__aeabi_dcmplt>
 801bdaa:	b9c8      	cbnz	r0, 801bde0 <_strtod_l+0xa58>
 801bdac:	4630      	mov	r0, r6
 801bdae:	4639      	mov	r1, r7
 801bdb0:	2200      	movs	r2, #0
 801bdb2:	4b3e      	ldr	r3, [pc, #248]	; (801beac <_strtod_l+0xb24>)
 801bdb4:	f7e4 fc30 	bl	8000618 <__aeabi_dmul>
 801bdb8:	4606      	mov	r6, r0
 801bdba:	460f      	mov	r7, r1
 801bdbc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 801bdc0:	9618      	str	r6, [sp, #96]	; 0x60
 801bdc2:	9319      	str	r3, [sp, #100]	; 0x64
 801bdc4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 801bdc8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801bdcc:	e79c      	b.n	801bd08 <_strtod_l+0x980>
 801bdce:	f1ba 0f01 	cmp.w	sl, #1
 801bdd2:	d102      	bne.n	801bdda <_strtod_l+0xa52>
 801bdd4:	2d00      	cmp	r5, #0
 801bdd6:	f43f ad8e 	beq.w	801b8f6 <_strtod_l+0x56e>
 801bdda:	2200      	movs	r2, #0
 801bddc:	4b34      	ldr	r3, [pc, #208]	; (801beb0 <_strtod_l+0xb28>)
 801bdde:	e78f      	b.n	801bd00 <_strtod_l+0x978>
 801bde0:	2600      	movs	r6, #0
 801bde2:	4f32      	ldr	r7, [pc, #200]	; (801beac <_strtod_l+0xb24>)
 801bde4:	e7ea      	b.n	801bdbc <_strtod_l+0xa34>
 801bde6:	4b31      	ldr	r3, [pc, #196]	; (801beac <_strtod_l+0xb24>)
 801bde8:	4630      	mov	r0, r6
 801bdea:	4639      	mov	r1, r7
 801bdec:	2200      	movs	r2, #0
 801bdee:	f7e4 fc13 	bl	8000618 <__aeabi_dmul>
 801bdf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bdf4:	4606      	mov	r6, r0
 801bdf6:	460f      	mov	r7, r1
 801bdf8:	b933      	cbnz	r3, 801be08 <_strtod_l+0xa80>
 801bdfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801bdfe:	9010      	str	r0, [sp, #64]	; 0x40
 801be00:	9311      	str	r3, [sp, #68]	; 0x44
 801be02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801be06:	e7df      	b.n	801bdc8 <_strtod_l+0xa40>
 801be08:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801be0c:	e7f9      	b.n	801be02 <_strtod_l+0xa7a>
 801be0e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801be12:	9b04      	ldr	r3, [sp, #16]
 801be14:	2b00      	cmp	r3, #0
 801be16:	d1ab      	bne.n	801bd70 <_strtod_l+0x9e8>
 801be18:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801be1c:	0d1b      	lsrs	r3, r3, #20
 801be1e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801be20:	051b      	lsls	r3, r3, #20
 801be22:	429a      	cmp	r2, r3
 801be24:	465d      	mov	r5, fp
 801be26:	d1a3      	bne.n	801bd70 <_strtod_l+0x9e8>
 801be28:	4639      	mov	r1, r7
 801be2a:	4630      	mov	r0, r6
 801be2c:	f7e4 fea4 	bl	8000b78 <__aeabi_d2iz>
 801be30:	f7e4 fb88 	bl	8000544 <__aeabi_i2d>
 801be34:	460b      	mov	r3, r1
 801be36:	4602      	mov	r2, r0
 801be38:	4639      	mov	r1, r7
 801be3a:	4630      	mov	r0, r6
 801be3c:	f7e4 fa34 	bl	80002a8 <__aeabi_dsub>
 801be40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801be42:	4606      	mov	r6, r0
 801be44:	460f      	mov	r7, r1
 801be46:	b933      	cbnz	r3, 801be56 <_strtod_l+0xace>
 801be48:	f1ba 0f00 	cmp.w	sl, #0
 801be4c:	d103      	bne.n	801be56 <_strtod_l+0xace>
 801be4e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 801be52:	2d00      	cmp	r5, #0
 801be54:	d06d      	beq.n	801bf32 <_strtod_l+0xbaa>
 801be56:	a30a      	add	r3, pc, #40	; (adr r3, 801be80 <_strtod_l+0xaf8>)
 801be58:	e9d3 2300 	ldrd	r2, r3, [r3]
 801be5c:	4630      	mov	r0, r6
 801be5e:	4639      	mov	r1, r7
 801be60:	f7e4 fe4c 	bl	8000afc <__aeabi_dcmplt>
 801be64:	2800      	cmp	r0, #0
 801be66:	f47f acb8 	bne.w	801b7da <_strtod_l+0x452>
 801be6a:	a307      	add	r3, pc, #28	; (adr r3, 801be88 <_strtod_l+0xb00>)
 801be6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801be70:	4630      	mov	r0, r6
 801be72:	4639      	mov	r1, r7
 801be74:	f7e4 fe60 	bl	8000b38 <__aeabi_dcmpgt>
 801be78:	2800      	cmp	r0, #0
 801be7a:	f43f af79 	beq.w	801bd70 <_strtod_l+0x9e8>
 801be7e:	e4ac      	b.n	801b7da <_strtod_l+0x452>
 801be80:	94a03595 	.word	0x94a03595
 801be84:	3fdfffff 	.word	0x3fdfffff
 801be88:	35afe535 	.word	0x35afe535
 801be8c:	3fe00000 	.word	0x3fe00000
 801be90:	000fffff 	.word	0x000fffff
 801be94:	7ff00000 	.word	0x7ff00000
 801be98:	7fefffff 	.word	0x7fefffff
 801be9c:	39500000 	.word	0x39500000
 801bea0:	3ff00000 	.word	0x3ff00000
 801bea4:	7fe00000 	.word	0x7fe00000
 801bea8:	7c9fffff 	.word	0x7c9fffff
 801beac:	3fe00000 	.word	0x3fe00000
 801beb0:	bff00000 	.word	0xbff00000
 801beb4:	9b04      	ldr	r3, [sp, #16]
 801beb6:	b333      	cbz	r3, 801bf06 <_strtod_l+0xb7e>
 801beb8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801beba:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801bebe:	d822      	bhi.n	801bf06 <_strtod_l+0xb7e>
 801bec0:	a327      	add	r3, pc, #156	; (adr r3, 801bf60 <_strtod_l+0xbd8>)
 801bec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bec6:	4630      	mov	r0, r6
 801bec8:	4639      	mov	r1, r7
 801beca:	f7e4 fe21 	bl	8000b10 <__aeabi_dcmple>
 801bece:	b1a0      	cbz	r0, 801befa <_strtod_l+0xb72>
 801bed0:	4639      	mov	r1, r7
 801bed2:	4630      	mov	r0, r6
 801bed4:	f7e4 fe78 	bl	8000bc8 <__aeabi_d2uiz>
 801bed8:	2800      	cmp	r0, #0
 801beda:	bf08      	it	eq
 801bedc:	2001      	moveq	r0, #1
 801bede:	f7e4 fb21 	bl	8000524 <__aeabi_ui2d>
 801bee2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bee4:	4606      	mov	r6, r0
 801bee6:	460f      	mov	r7, r1
 801bee8:	bb03      	cbnz	r3, 801bf2c <_strtod_l+0xba4>
 801beea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801beee:	9012      	str	r0, [sp, #72]	; 0x48
 801bef0:	9313      	str	r3, [sp, #76]	; 0x4c
 801bef2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801bef6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801befa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801befc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801befe:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801bf02:	1a9b      	subs	r3, r3, r2
 801bf04:	930b      	str	r3, [sp, #44]	; 0x2c
 801bf06:	ed9d 0b08 	vldr	d0, [sp, #32]
 801bf0a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 801bf0e:	f001 fff1 	bl	801def4 <__ulp>
 801bf12:	4650      	mov	r0, sl
 801bf14:	ec53 2b10 	vmov	r2, r3, d0
 801bf18:	4659      	mov	r1, fp
 801bf1a:	f7e4 fb7d 	bl	8000618 <__aeabi_dmul>
 801bf1e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801bf22:	f7e4 f9c3 	bl	80002ac <__adddf3>
 801bf26:	4682      	mov	sl, r0
 801bf28:	468b      	mov	fp, r1
 801bf2a:	e772      	b.n	801be12 <_strtod_l+0xa8a>
 801bf2c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 801bf30:	e7df      	b.n	801bef2 <_strtod_l+0xb6a>
 801bf32:	a30d      	add	r3, pc, #52	; (adr r3, 801bf68 <_strtod_l+0xbe0>)
 801bf34:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bf38:	f7e4 fde0 	bl	8000afc <__aeabi_dcmplt>
 801bf3c:	e79c      	b.n	801be78 <_strtod_l+0xaf0>
 801bf3e:	2300      	movs	r3, #0
 801bf40:	930d      	str	r3, [sp, #52]	; 0x34
 801bf42:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801bf44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801bf46:	6013      	str	r3, [r2, #0]
 801bf48:	f7ff ba61 	b.w	801b40e <_strtod_l+0x86>
 801bf4c:	2b65      	cmp	r3, #101	; 0x65
 801bf4e:	f04f 0200 	mov.w	r2, #0
 801bf52:	f43f ab4e 	beq.w	801b5f2 <_strtod_l+0x26a>
 801bf56:	2101      	movs	r1, #1
 801bf58:	4614      	mov	r4, r2
 801bf5a:	9104      	str	r1, [sp, #16]
 801bf5c:	f7ff bacb 	b.w	801b4f6 <_strtod_l+0x16e>
 801bf60:	ffc00000 	.word	0xffc00000
 801bf64:	41dfffff 	.word	0x41dfffff
 801bf68:	94a03595 	.word	0x94a03595
 801bf6c:	3fcfffff 	.word	0x3fcfffff

0801bf70 <_strtod_r>:
 801bf70:	4b05      	ldr	r3, [pc, #20]	; (801bf88 <_strtod_r+0x18>)
 801bf72:	681b      	ldr	r3, [r3, #0]
 801bf74:	b410      	push	{r4}
 801bf76:	6a1b      	ldr	r3, [r3, #32]
 801bf78:	4c04      	ldr	r4, [pc, #16]	; (801bf8c <_strtod_r+0x1c>)
 801bf7a:	2b00      	cmp	r3, #0
 801bf7c:	bf08      	it	eq
 801bf7e:	4623      	moveq	r3, r4
 801bf80:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bf84:	f7ff ba00 	b.w	801b388 <_strtod_l>
 801bf88:	2000011c 	.word	0x2000011c
 801bf8c:	20000180 	.word	0x20000180

0801bf90 <_strtol_l.isra.0>:
 801bf90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bf94:	4680      	mov	r8, r0
 801bf96:	4689      	mov	r9, r1
 801bf98:	4692      	mov	sl, r2
 801bf9a:	461e      	mov	r6, r3
 801bf9c:	460f      	mov	r7, r1
 801bf9e:	463d      	mov	r5, r7
 801bfa0:	9808      	ldr	r0, [sp, #32]
 801bfa2:	f815 4b01 	ldrb.w	r4, [r5], #1
 801bfa6:	f001 fc2f 	bl	801d808 <__locale_ctype_ptr_l>
 801bfaa:	4420      	add	r0, r4
 801bfac:	7843      	ldrb	r3, [r0, #1]
 801bfae:	f013 0308 	ands.w	r3, r3, #8
 801bfb2:	d132      	bne.n	801c01a <_strtol_l.isra.0+0x8a>
 801bfb4:	2c2d      	cmp	r4, #45	; 0x2d
 801bfb6:	d132      	bne.n	801c01e <_strtol_l.isra.0+0x8e>
 801bfb8:	787c      	ldrb	r4, [r7, #1]
 801bfba:	1cbd      	adds	r5, r7, #2
 801bfbc:	2201      	movs	r2, #1
 801bfbe:	2e00      	cmp	r6, #0
 801bfc0:	d05d      	beq.n	801c07e <_strtol_l.isra.0+0xee>
 801bfc2:	2e10      	cmp	r6, #16
 801bfc4:	d109      	bne.n	801bfda <_strtol_l.isra.0+0x4a>
 801bfc6:	2c30      	cmp	r4, #48	; 0x30
 801bfc8:	d107      	bne.n	801bfda <_strtol_l.isra.0+0x4a>
 801bfca:	782b      	ldrb	r3, [r5, #0]
 801bfcc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801bfd0:	2b58      	cmp	r3, #88	; 0x58
 801bfd2:	d14f      	bne.n	801c074 <_strtol_l.isra.0+0xe4>
 801bfd4:	786c      	ldrb	r4, [r5, #1]
 801bfd6:	2610      	movs	r6, #16
 801bfd8:	3502      	adds	r5, #2
 801bfda:	2a00      	cmp	r2, #0
 801bfdc:	bf14      	ite	ne
 801bfde:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801bfe2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 801bfe6:	2700      	movs	r7, #0
 801bfe8:	fbb1 fcf6 	udiv	ip, r1, r6
 801bfec:	4638      	mov	r0, r7
 801bfee:	fb06 1e1c 	mls	lr, r6, ip, r1
 801bff2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801bff6:	2b09      	cmp	r3, #9
 801bff8:	d817      	bhi.n	801c02a <_strtol_l.isra.0+0x9a>
 801bffa:	461c      	mov	r4, r3
 801bffc:	42a6      	cmp	r6, r4
 801bffe:	dd23      	ble.n	801c048 <_strtol_l.isra.0+0xb8>
 801c000:	1c7b      	adds	r3, r7, #1
 801c002:	d007      	beq.n	801c014 <_strtol_l.isra.0+0x84>
 801c004:	4584      	cmp	ip, r0
 801c006:	d31c      	bcc.n	801c042 <_strtol_l.isra.0+0xb2>
 801c008:	d101      	bne.n	801c00e <_strtol_l.isra.0+0x7e>
 801c00a:	45a6      	cmp	lr, r4
 801c00c:	db19      	blt.n	801c042 <_strtol_l.isra.0+0xb2>
 801c00e:	fb00 4006 	mla	r0, r0, r6, r4
 801c012:	2701      	movs	r7, #1
 801c014:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c018:	e7eb      	b.n	801bff2 <_strtol_l.isra.0+0x62>
 801c01a:	462f      	mov	r7, r5
 801c01c:	e7bf      	b.n	801bf9e <_strtol_l.isra.0+0xe>
 801c01e:	2c2b      	cmp	r4, #43	; 0x2b
 801c020:	bf04      	itt	eq
 801c022:	1cbd      	addeq	r5, r7, #2
 801c024:	787c      	ldrbeq	r4, [r7, #1]
 801c026:	461a      	mov	r2, r3
 801c028:	e7c9      	b.n	801bfbe <_strtol_l.isra.0+0x2e>
 801c02a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 801c02e:	2b19      	cmp	r3, #25
 801c030:	d801      	bhi.n	801c036 <_strtol_l.isra.0+0xa6>
 801c032:	3c37      	subs	r4, #55	; 0x37
 801c034:	e7e2      	b.n	801bffc <_strtol_l.isra.0+0x6c>
 801c036:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 801c03a:	2b19      	cmp	r3, #25
 801c03c:	d804      	bhi.n	801c048 <_strtol_l.isra.0+0xb8>
 801c03e:	3c57      	subs	r4, #87	; 0x57
 801c040:	e7dc      	b.n	801bffc <_strtol_l.isra.0+0x6c>
 801c042:	f04f 37ff 	mov.w	r7, #4294967295
 801c046:	e7e5      	b.n	801c014 <_strtol_l.isra.0+0x84>
 801c048:	1c7b      	adds	r3, r7, #1
 801c04a:	d108      	bne.n	801c05e <_strtol_l.isra.0+0xce>
 801c04c:	2322      	movs	r3, #34	; 0x22
 801c04e:	f8c8 3000 	str.w	r3, [r8]
 801c052:	4608      	mov	r0, r1
 801c054:	f1ba 0f00 	cmp.w	sl, #0
 801c058:	d107      	bne.n	801c06a <_strtol_l.isra.0+0xda>
 801c05a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c05e:	b102      	cbz	r2, 801c062 <_strtol_l.isra.0+0xd2>
 801c060:	4240      	negs	r0, r0
 801c062:	f1ba 0f00 	cmp.w	sl, #0
 801c066:	d0f8      	beq.n	801c05a <_strtol_l.isra.0+0xca>
 801c068:	b10f      	cbz	r7, 801c06e <_strtol_l.isra.0+0xde>
 801c06a:	f105 39ff 	add.w	r9, r5, #4294967295
 801c06e:	f8ca 9000 	str.w	r9, [sl]
 801c072:	e7f2      	b.n	801c05a <_strtol_l.isra.0+0xca>
 801c074:	2430      	movs	r4, #48	; 0x30
 801c076:	2e00      	cmp	r6, #0
 801c078:	d1af      	bne.n	801bfda <_strtol_l.isra.0+0x4a>
 801c07a:	2608      	movs	r6, #8
 801c07c:	e7ad      	b.n	801bfda <_strtol_l.isra.0+0x4a>
 801c07e:	2c30      	cmp	r4, #48	; 0x30
 801c080:	d0a3      	beq.n	801bfca <_strtol_l.isra.0+0x3a>
 801c082:	260a      	movs	r6, #10
 801c084:	e7a9      	b.n	801bfda <_strtol_l.isra.0+0x4a>
	...

0801c088 <_strtol_r>:
 801c088:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801c08a:	4c06      	ldr	r4, [pc, #24]	; (801c0a4 <_strtol_r+0x1c>)
 801c08c:	4d06      	ldr	r5, [pc, #24]	; (801c0a8 <_strtol_r+0x20>)
 801c08e:	6824      	ldr	r4, [r4, #0]
 801c090:	6a24      	ldr	r4, [r4, #32]
 801c092:	2c00      	cmp	r4, #0
 801c094:	bf08      	it	eq
 801c096:	462c      	moveq	r4, r5
 801c098:	9400      	str	r4, [sp, #0]
 801c09a:	f7ff ff79 	bl	801bf90 <_strtol_l.isra.0>
 801c09e:	b003      	add	sp, #12
 801c0a0:	bd30      	pop	{r4, r5, pc}
 801c0a2:	bf00      	nop
 801c0a4:	2000011c 	.word	0x2000011c
 801c0a8:	20000180 	.word	0x20000180

0801c0ac <__swbuf_r>:
 801c0ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c0ae:	460e      	mov	r6, r1
 801c0b0:	4614      	mov	r4, r2
 801c0b2:	4605      	mov	r5, r0
 801c0b4:	b118      	cbz	r0, 801c0be <__swbuf_r+0x12>
 801c0b6:	6983      	ldr	r3, [r0, #24]
 801c0b8:	b90b      	cbnz	r3, 801c0be <__swbuf_r+0x12>
 801c0ba:	f000 fff5 	bl	801d0a8 <__sinit>
 801c0be:	4b21      	ldr	r3, [pc, #132]	; (801c144 <__swbuf_r+0x98>)
 801c0c0:	429c      	cmp	r4, r3
 801c0c2:	d12a      	bne.n	801c11a <__swbuf_r+0x6e>
 801c0c4:	686c      	ldr	r4, [r5, #4]
 801c0c6:	69a3      	ldr	r3, [r4, #24]
 801c0c8:	60a3      	str	r3, [r4, #8]
 801c0ca:	89a3      	ldrh	r3, [r4, #12]
 801c0cc:	071a      	lsls	r2, r3, #28
 801c0ce:	d52e      	bpl.n	801c12e <__swbuf_r+0x82>
 801c0d0:	6923      	ldr	r3, [r4, #16]
 801c0d2:	b363      	cbz	r3, 801c12e <__swbuf_r+0x82>
 801c0d4:	6923      	ldr	r3, [r4, #16]
 801c0d6:	6820      	ldr	r0, [r4, #0]
 801c0d8:	1ac0      	subs	r0, r0, r3
 801c0da:	6963      	ldr	r3, [r4, #20]
 801c0dc:	b2f6      	uxtb	r6, r6
 801c0de:	4283      	cmp	r3, r0
 801c0e0:	4637      	mov	r7, r6
 801c0e2:	dc04      	bgt.n	801c0ee <__swbuf_r+0x42>
 801c0e4:	4621      	mov	r1, r4
 801c0e6:	4628      	mov	r0, r5
 801c0e8:	f000 ff74 	bl	801cfd4 <_fflush_r>
 801c0ec:	bb28      	cbnz	r0, 801c13a <__swbuf_r+0x8e>
 801c0ee:	68a3      	ldr	r3, [r4, #8]
 801c0f0:	3b01      	subs	r3, #1
 801c0f2:	60a3      	str	r3, [r4, #8]
 801c0f4:	6823      	ldr	r3, [r4, #0]
 801c0f6:	1c5a      	adds	r2, r3, #1
 801c0f8:	6022      	str	r2, [r4, #0]
 801c0fa:	701e      	strb	r6, [r3, #0]
 801c0fc:	6963      	ldr	r3, [r4, #20]
 801c0fe:	3001      	adds	r0, #1
 801c100:	4283      	cmp	r3, r0
 801c102:	d004      	beq.n	801c10e <__swbuf_r+0x62>
 801c104:	89a3      	ldrh	r3, [r4, #12]
 801c106:	07db      	lsls	r3, r3, #31
 801c108:	d519      	bpl.n	801c13e <__swbuf_r+0x92>
 801c10a:	2e0a      	cmp	r6, #10
 801c10c:	d117      	bne.n	801c13e <__swbuf_r+0x92>
 801c10e:	4621      	mov	r1, r4
 801c110:	4628      	mov	r0, r5
 801c112:	f000 ff5f 	bl	801cfd4 <_fflush_r>
 801c116:	b190      	cbz	r0, 801c13e <__swbuf_r+0x92>
 801c118:	e00f      	b.n	801c13a <__swbuf_r+0x8e>
 801c11a:	4b0b      	ldr	r3, [pc, #44]	; (801c148 <__swbuf_r+0x9c>)
 801c11c:	429c      	cmp	r4, r3
 801c11e:	d101      	bne.n	801c124 <__swbuf_r+0x78>
 801c120:	68ac      	ldr	r4, [r5, #8]
 801c122:	e7d0      	b.n	801c0c6 <__swbuf_r+0x1a>
 801c124:	4b09      	ldr	r3, [pc, #36]	; (801c14c <__swbuf_r+0xa0>)
 801c126:	429c      	cmp	r4, r3
 801c128:	bf08      	it	eq
 801c12a:	68ec      	ldreq	r4, [r5, #12]
 801c12c:	e7cb      	b.n	801c0c6 <__swbuf_r+0x1a>
 801c12e:	4621      	mov	r1, r4
 801c130:	4628      	mov	r0, r5
 801c132:	f000 f80d 	bl	801c150 <__swsetup_r>
 801c136:	2800      	cmp	r0, #0
 801c138:	d0cc      	beq.n	801c0d4 <__swbuf_r+0x28>
 801c13a:	f04f 37ff 	mov.w	r7, #4294967295
 801c13e:	4638      	mov	r0, r7
 801c140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c142:	bf00      	nop
 801c144:	0801f4d8 	.word	0x0801f4d8
 801c148:	0801f4f8 	.word	0x0801f4f8
 801c14c:	0801f4b8 	.word	0x0801f4b8

0801c150 <__swsetup_r>:
 801c150:	4b32      	ldr	r3, [pc, #200]	; (801c21c <__swsetup_r+0xcc>)
 801c152:	b570      	push	{r4, r5, r6, lr}
 801c154:	681d      	ldr	r5, [r3, #0]
 801c156:	4606      	mov	r6, r0
 801c158:	460c      	mov	r4, r1
 801c15a:	b125      	cbz	r5, 801c166 <__swsetup_r+0x16>
 801c15c:	69ab      	ldr	r3, [r5, #24]
 801c15e:	b913      	cbnz	r3, 801c166 <__swsetup_r+0x16>
 801c160:	4628      	mov	r0, r5
 801c162:	f000 ffa1 	bl	801d0a8 <__sinit>
 801c166:	4b2e      	ldr	r3, [pc, #184]	; (801c220 <__swsetup_r+0xd0>)
 801c168:	429c      	cmp	r4, r3
 801c16a:	d10f      	bne.n	801c18c <__swsetup_r+0x3c>
 801c16c:	686c      	ldr	r4, [r5, #4]
 801c16e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c172:	b29a      	uxth	r2, r3
 801c174:	0715      	lsls	r5, r2, #28
 801c176:	d42c      	bmi.n	801c1d2 <__swsetup_r+0x82>
 801c178:	06d0      	lsls	r0, r2, #27
 801c17a:	d411      	bmi.n	801c1a0 <__swsetup_r+0x50>
 801c17c:	2209      	movs	r2, #9
 801c17e:	6032      	str	r2, [r6, #0]
 801c180:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c184:	81a3      	strh	r3, [r4, #12]
 801c186:	f04f 30ff 	mov.w	r0, #4294967295
 801c18a:	e03e      	b.n	801c20a <__swsetup_r+0xba>
 801c18c:	4b25      	ldr	r3, [pc, #148]	; (801c224 <__swsetup_r+0xd4>)
 801c18e:	429c      	cmp	r4, r3
 801c190:	d101      	bne.n	801c196 <__swsetup_r+0x46>
 801c192:	68ac      	ldr	r4, [r5, #8]
 801c194:	e7eb      	b.n	801c16e <__swsetup_r+0x1e>
 801c196:	4b24      	ldr	r3, [pc, #144]	; (801c228 <__swsetup_r+0xd8>)
 801c198:	429c      	cmp	r4, r3
 801c19a:	bf08      	it	eq
 801c19c:	68ec      	ldreq	r4, [r5, #12]
 801c19e:	e7e6      	b.n	801c16e <__swsetup_r+0x1e>
 801c1a0:	0751      	lsls	r1, r2, #29
 801c1a2:	d512      	bpl.n	801c1ca <__swsetup_r+0x7a>
 801c1a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c1a6:	b141      	cbz	r1, 801c1ba <__swsetup_r+0x6a>
 801c1a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c1ac:	4299      	cmp	r1, r3
 801c1ae:	d002      	beq.n	801c1b6 <__swsetup_r+0x66>
 801c1b0:	4630      	mov	r0, r6
 801c1b2:	f001 ffe1 	bl	801e178 <_free_r>
 801c1b6:	2300      	movs	r3, #0
 801c1b8:	6363      	str	r3, [r4, #52]	; 0x34
 801c1ba:	89a3      	ldrh	r3, [r4, #12]
 801c1bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801c1c0:	81a3      	strh	r3, [r4, #12]
 801c1c2:	2300      	movs	r3, #0
 801c1c4:	6063      	str	r3, [r4, #4]
 801c1c6:	6923      	ldr	r3, [r4, #16]
 801c1c8:	6023      	str	r3, [r4, #0]
 801c1ca:	89a3      	ldrh	r3, [r4, #12]
 801c1cc:	f043 0308 	orr.w	r3, r3, #8
 801c1d0:	81a3      	strh	r3, [r4, #12]
 801c1d2:	6923      	ldr	r3, [r4, #16]
 801c1d4:	b94b      	cbnz	r3, 801c1ea <__swsetup_r+0x9a>
 801c1d6:	89a3      	ldrh	r3, [r4, #12]
 801c1d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801c1dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801c1e0:	d003      	beq.n	801c1ea <__swsetup_r+0x9a>
 801c1e2:	4621      	mov	r1, r4
 801c1e4:	4630      	mov	r0, r6
 801c1e6:	f001 fb47 	bl	801d878 <__smakebuf_r>
 801c1ea:	89a2      	ldrh	r2, [r4, #12]
 801c1ec:	f012 0301 	ands.w	r3, r2, #1
 801c1f0:	d00c      	beq.n	801c20c <__swsetup_r+0xbc>
 801c1f2:	2300      	movs	r3, #0
 801c1f4:	60a3      	str	r3, [r4, #8]
 801c1f6:	6963      	ldr	r3, [r4, #20]
 801c1f8:	425b      	negs	r3, r3
 801c1fa:	61a3      	str	r3, [r4, #24]
 801c1fc:	6923      	ldr	r3, [r4, #16]
 801c1fe:	b953      	cbnz	r3, 801c216 <__swsetup_r+0xc6>
 801c200:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c204:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801c208:	d1ba      	bne.n	801c180 <__swsetup_r+0x30>
 801c20a:	bd70      	pop	{r4, r5, r6, pc}
 801c20c:	0792      	lsls	r2, r2, #30
 801c20e:	bf58      	it	pl
 801c210:	6963      	ldrpl	r3, [r4, #20]
 801c212:	60a3      	str	r3, [r4, #8]
 801c214:	e7f2      	b.n	801c1fc <__swsetup_r+0xac>
 801c216:	2000      	movs	r0, #0
 801c218:	e7f7      	b.n	801c20a <__swsetup_r+0xba>
 801c21a:	bf00      	nop
 801c21c:	2000011c 	.word	0x2000011c
 801c220:	0801f4d8 	.word	0x0801f4d8
 801c224:	0801f4f8 	.word	0x0801f4f8
 801c228:	0801f4b8 	.word	0x0801f4b8

0801c22c <abort>:
 801c22c:	b508      	push	{r3, lr}
 801c22e:	2006      	movs	r0, #6
 801c230:	f002 f9fa 	bl	801e628 <raise>
 801c234:	2001      	movs	r0, #1
 801c236:	f7ec fa45 	bl	80086c4 <_exit>

0801c23a <quorem>:
 801c23a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c23e:	6903      	ldr	r3, [r0, #16]
 801c240:	690c      	ldr	r4, [r1, #16]
 801c242:	42a3      	cmp	r3, r4
 801c244:	4680      	mov	r8, r0
 801c246:	f2c0 8082 	blt.w	801c34e <quorem+0x114>
 801c24a:	3c01      	subs	r4, #1
 801c24c:	f101 0714 	add.w	r7, r1, #20
 801c250:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801c254:	f100 0614 	add.w	r6, r0, #20
 801c258:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801c25c:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801c260:	eb06 030c 	add.w	r3, r6, ip
 801c264:	3501      	adds	r5, #1
 801c266:	eb07 090c 	add.w	r9, r7, ip
 801c26a:	9301      	str	r3, [sp, #4]
 801c26c:	fbb0 f5f5 	udiv	r5, r0, r5
 801c270:	b395      	cbz	r5, 801c2d8 <quorem+0x9e>
 801c272:	f04f 0a00 	mov.w	sl, #0
 801c276:	4638      	mov	r0, r7
 801c278:	46b6      	mov	lr, r6
 801c27a:	46d3      	mov	fp, sl
 801c27c:	f850 2b04 	ldr.w	r2, [r0], #4
 801c280:	b293      	uxth	r3, r2
 801c282:	fb05 a303 	mla	r3, r5, r3, sl
 801c286:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c28a:	b29b      	uxth	r3, r3
 801c28c:	ebab 0303 	sub.w	r3, fp, r3
 801c290:	0c12      	lsrs	r2, r2, #16
 801c292:	f8de b000 	ldr.w	fp, [lr]
 801c296:	fb05 a202 	mla	r2, r5, r2, sl
 801c29a:	fa13 f38b 	uxtah	r3, r3, fp
 801c29e:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801c2a2:	fa1f fb82 	uxth.w	fp, r2
 801c2a6:	f8de 2000 	ldr.w	r2, [lr]
 801c2aa:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801c2ae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801c2b2:	b29b      	uxth	r3, r3
 801c2b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c2b8:	4581      	cmp	r9, r0
 801c2ba:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801c2be:	f84e 3b04 	str.w	r3, [lr], #4
 801c2c2:	d2db      	bcs.n	801c27c <quorem+0x42>
 801c2c4:	f856 300c 	ldr.w	r3, [r6, ip]
 801c2c8:	b933      	cbnz	r3, 801c2d8 <quorem+0x9e>
 801c2ca:	9b01      	ldr	r3, [sp, #4]
 801c2cc:	3b04      	subs	r3, #4
 801c2ce:	429e      	cmp	r6, r3
 801c2d0:	461a      	mov	r2, r3
 801c2d2:	d330      	bcc.n	801c336 <quorem+0xfc>
 801c2d4:	f8c8 4010 	str.w	r4, [r8, #16]
 801c2d8:	4640      	mov	r0, r8
 801c2da:	f001 fd93 	bl	801de04 <__mcmp>
 801c2de:	2800      	cmp	r0, #0
 801c2e0:	db25      	blt.n	801c32e <quorem+0xf4>
 801c2e2:	3501      	adds	r5, #1
 801c2e4:	4630      	mov	r0, r6
 801c2e6:	f04f 0c00 	mov.w	ip, #0
 801c2ea:	f857 2b04 	ldr.w	r2, [r7], #4
 801c2ee:	f8d0 e000 	ldr.w	lr, [r0]
 801c2f2:	b293      	uxth	r3, r2
 801c2f4:	ebac 0303 	sub.w	r3, ip, r3
 801c2f8:	0c12      	lsrs	r2, r2, #16
 801c2fa:	fa13 f38e 	uxtah	r3, r3, lr
 801c2fe:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801c302:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801c306:	b29b      	uxth	r3, r3
 801c308:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c30c:	45b9      	cmp	r9, r7
 801c30e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801c312:	f840 3b04 	str.w	r3, [r0], #4
 801c316:	d2e8      	bcs.n	801c2ea <quorem+0xb0>
 801c318:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801c31c:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801c320:	b92a      	cbnz	r2, 801c32e <quorem+0xf4>
 801c322:	3b04      	subs	r3, #4
 801c324:	429e      	cmp	r6, r3
 801c326:	461a      	mov	r2, r3
 801c328:	d30b      	bcc.n	801c342 <quorem+0x108>
 801c32a:	f8c8 4010 	str.w	r4, [r8, #16]
 801c32e:	4628      	mov	r0, r5
 801c330:	b003      	add	sp, #12
 801c332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c336:	6812      	ldr	r2, [r2, #0]
 801c338:	3b04      	subs	r3, #4
 801c33a:	2a00      	cmp	r2, #0
 801c33c:	d1ca      	bne.n	801c2d4 <quorem+0x9a>
 801c33e:	3c01      	subs	r4, #1
 801c340:	e7c5      	b.n	801c2ce <quorem+0x94>
 801c342:	6812      	ldr	r2, [r2, #0]
 801c344:	3b04      	subs	r3, #4
 801c346:	2a00      	cmp	r2, #0
 801c348:	d1ef      	bne.n	801c32a <quorem+0xf0>
 801c34a:	3c01      	subs	r4, #1
 801c34c:	e7ea      	b.n	801c324 <quorem+0xea>
 801c34e:	2000      	movs	r0, #0
 801c350:	e7ee      	b.n	801c330 <quorem+0xf6>
 801c352:	0000      	movs	r0, r0
 801c354:	0000      	movs	r0, r0
	...

0801c358 <_dtoa_r>:
 801c358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c35c:	ec57 6b10 	vmov	r6, r7, d0
 801c360:	b097      	sub	sp, #92	; 0x5c
 801c362:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801c364:	9106      	str	r1, [sp, #24]
 801c366:	4604      	mov	r4, r0
 801c368:	920b      	str	r2, [sp, #44]	; 0x2c
 801c36a:	9312      	str	r3, [sp, #72]	; 0x48
 801c36c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801c370:	e9cd 6700 	strd	r6, r7, [sp]
 801c374:	b93d      	cbnz	r5, 801c386 <_dtoa_r+0x2e>
 801c376:	2010      	movs	r0, #16
 801c378:	f001 fabe 	bl	801d8f8 <malloc>
 801c37c:	6260      	str	r0, [r4, #36]	; 0x24
 801c37e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801c382:	6005      	str	r5, [r0, #0]
 801c384:	60c5      	str	r5, [r0, #12]
 801c386:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c388:	6819      	ldr	r1, [r3, #0]
 801c38a:	b151      	cbz	r1, 801c3a2 <_dtoa_r+0x4a>
 801c38c:	685a      	ldr	r2, [r3, #4]
 801c38e:	604a      	str	r2, [r1, #4]
 801c390:	2301      	movs	r3, #1
 801c392:	4093      	lsls	r3, r2
 801c394:	608b      	str	r3, [r1, #8]
 801c396:	4620      	mov	r0, r4
 801c398:	f001 fb15 	bl	801d9c6 <_Bfree>
 801c39c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c39e:	2200      	movs	r2, #0
 801c3a0:	601a      	str	r2, [r3, #0]
 801c3a2:	1e3b      	subs	r3, r7, #0
 801c3a4:	bfbb      	ittet	lt
 801c3a6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801c3aa:	9301      	strlt	r3, [sp, #4]
 801c3ac:	2300      	movge	r3, #0
 801c3ae:	2201      	movlt	r2, #1
 801c3b0:	bfac      	ite	ge
 801c3b2:	f8c8 3000 	strge.w	r3, [r8]
 801c3b6:	f8c8 2000 	strlt.w	r2, [r8]
 801c3ba:	4baf      	ldr	r3, [pc, #700]	; (801c678 <_dtoa_r+0x320>)
 801c3bc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c3c0:	ea33 0308 	bics.w	r3, r3, r8
 801c3c4:	d114      	bne.n	801c3f0 <_dtoa_r+0x98>
 801c3c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801c3c8:	f242 730f 	movw	r3, #9999	; 0x270f
 801c3cc:	6013      	str	r3, [r2, #0]
 801c3ce:	9b00      	ldr	r3, [sp, #0]
 801c3d0:	b923      	cbnz	r3, 801c3dc <_dtoa_r+0x84>
 801c3d2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801c3d6:	2800      	cmp	r0, #0
 801c3d8:	f000 8542 	beq.w	801ce60 <_dtoa_r+0xb08>
 801c3dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801c3de:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801c68c <_dtoa_r+0x334>
 801c3e2:	2b00      	cmp	r3, #0
 801c3e4:	f000 8544 	beq.w	801ce70 <_dtoa_r+0xb18>
 801c3e8:	f10b 0303 	add.w	r3, fp, #3
 801c3ec:	f000 bd3e 	b.w	801ce6c <_dtoa_r+0xb14>
 801c3f0:	e9dd 6700 	ldrd	r6, r7, [sp]
 801c3f4:	2200      	movs	r2, #0
 801c3f6:	2300      	movs	r3, #0
 801c3f8:	4630      	mov	r0, r6
 801c3fa:	4639      	mov	r1, r7
 801c3fc:	f7e4 fb74 	bl	8000ae8 <__aeabi_dcmpeq>
 801c400:	4681      	mov	r9, r0
 801c402:	b168      	cbz	r0, 801c420 <_dtoa_r+0xc8>
 801c404:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801c406:	2301      	movs	r3, #1
 801c408:	6013      	str	r3, [r2, #0]
 801c40a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801c40c:	2b00      	cmp	r3, #0
 801c40e:	f000 8524 	beq.w	801ce5a <_dtoa_r+0xb02>
 801c412:	4b9a      	ldr	r3, [pc, #616]	; (801c67c <_dtoa_r+0x324>)
 801c414:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801c416:	f103 3bff 	add.w	fp, r3, #4294967295
 801c41a:	6013      	str	r3, [r2, #0]
 801c41c:	f000 bd28 	b.w	801ce70 <_dtoa_r+0xb18>
 801c420:	aa14      	add	r2, sp, #80	; 0x50
 801c422:	a915      	add	r1, sp, #84	; 0x54
 801c424:	ec47 6b10 	vmov	d0, r6, r7
 801c428:	4620      	mov	r0, r4
 801c42a:	f001 fdd9 	bl	801dfe0 <__d2b>
 801c42e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801c432:	9004      	str	r0, [sp, #16]
 801c434:	2d00      	cmp	r5, #0
 801c436:	d07c      	beq.n	801c532 <_dtoa_r+0x1da>
 801c438:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801c43c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 801c440:	46b2      	mov	sl, r6
 801c442:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 801c446:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801c44a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801c44e:	2200      	movs	r2, #0
 801c450:	4b8b      	ldr	r3, [pc, #556]	; (801c680 <_dtoa_r+0x328>)
 801c452:	4650      	mov	r0, sl
 801c454:	4659      	mov	r1, fp
 801c456:	f7e3 ff27 	bl	80002a8 <__aeabi_dsub>
 801c45a:	a381      	add	r3, pc, #516	; (adr r3, 801c660 <_dtoa_r+0x308>)
 801c45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c460:	f7e4 f8da 	bl	8000618 <__aeabi_dmul>
 801c464:	a380      	add	r3, pc, #512	; (adr r3, 801c668 <_dtoa_r+0x310>)
 801c466:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c46a:	f7e3 ff1f 	bl	80002ac <__adddf3>
 801c46e:	4606      	mov	r6, r0
 801c470:	4628      	mov	r0, r5
 801c472:	460f      	mov	r7, r1
 801c474:	f7e4 f866 	bl	8000544 <__aeabi_i2d>
 801c478:	a37d      	add	r3, pc, #500	; (adr r3, 801c670 <_dtoa_r+0x318>)
 801c47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c47e:	f7e4 f8cb 	bl	8000618 <__aeabi_dmul>
 801c482:	4602      	mov	r2, r0
 801c484:	460b      	mov	r3, r1
 801c486:	4630      	mov	r0, r6
 801c488:	4639      	mov	r1, r7
 801c48a:	f7e3 ff0f 	bl	80002ac <__adddf3>
 801c48e:	4606      	mov	r6, r0
 801c490:	460f      	mov	r7, r1
 801c492:	f7e4 fb71 	bl	8000b78 <__aeabi_d2iz>
 801c496:	2200      	movs	r2, #0
 801c498:	4682      	mov	sl, r0
 801c49a:	2300      	movs	r3, #0
 801c49c:	4630      	mov	r0, r6
 801c49e:	4639      	mov	r1, r7
 801c4a0:	f7e4 fb2c 	bl	8000afc <__aeabi_dcmplt>
 801c4a4:	b148      	cbz	r0, 801c4ba <_dtoa_r+0x162>
 801c4a6:	4650      	mov	r0, sl
 801c4a8:	f7e4 f84c 	bl	8000544 <__aeabi_i2d>
 801c4ac:	4632      	mov	r2, r6
 801c4ae:	463b      	mov	r3, r7
 801c4b0:	f7e4 fb1a 	bl	8000ae8 <__aeabi_dcmpeq>
 801c4b4:	b908      	cbnz	r0, 801c4ba <_dtoa_r+0x162>
 801c4b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 801c4ba:	f1ba 0f16 	cmp.w	sl, #22
 801c4be:	d859      	bhi.n	801c574 <_dtoa_r+0x21c>
 801c4c0:	4970      	ldr	r1, [pc, #448]	; (801c684 <_dtoa_r+0x32c>)
 801c4c2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801c4c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 801c4ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c4ce:	f7e4 fb33 	bl	8000b38 <__aeabi_dcmpgt>
 801c4d2:	2800      	cmp	r0, #0
 801c4d4:	d050      	beq.n	801c578 <_dtoa_r+0x220>
 801c4d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 801c4da:	2300      	movs	r3, #0
 801c4dc:	930f      	str	r3, [sp, #60]	; 0x3c
 801c4de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801c4e0:	1b5d      	subs	r5, r3, r5
 801c4e2:	f1b5 0801 	subs.w	r8, r5, #1
 801c4e6:	bf49      	itett	mi
 801c4e8:	f1c5 0301 	rsbmi	r3, r5, #1
 801c4ec:	2300      	movpl	r3, #0
 801c4ee:	9305      	strmi	r3, [sp, #20]
 801c4f0:	f04f 0800 	movmi.w	r8, #0
 801c4f4:	bf58      	it	pl
 801c4f6:	9305      	strpl	r3, [sp, #20]
 801c4f8:	f1ba 0f00 	cmp.w	sl, #0
 801c4fc:	db3e      	blt.n	801c57c <_dtoa_r+0x224>
 801c4fe:	2300      	movs	r3, #0
 801c500:	44d0      	add	r8, sl
 801c502:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 801c506:	9307      	str	r3, [sp, #28]
 801c508:	9b06      	ldr	r3, [sp, #24]
 801c50a:	2b09      	cmp	r3, #9
 801c50c:	f200 8090 	bhi.w	801c630 <_dtoa_r+0x2d8>
 801c510:	2b05      	cmp	r3, #5
 801c512:	bfc4      	itt	gt
 801c514:	3b04      	subgt	r3, #4
 801c516:	9306      	strgt	r3, [sp, #24]
 801c518:	9b06      	ldr	r3, [sp, #24]
 801c51a:	f1a3 0302 	sub.w	r3, r3, #2
 801c51e:	bfcc      	ite	gt
 801c520:	2500      	movgt	r5, #0
 801c522:	2501      	movle	r5, #1
 801c524:	2b03      	cmp	r3, #3
 801c526:	f200 808f 	bhi.w	801c648 <_dtoa_r+0x2f0>
 801c52a:	e8df f003 	tbb	[pc, r3]
 801c52e:	7f7d      	.short	0x7f7d
 801c530:	7131      	.short	0x7131
 801c532:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 801c536:	441d      	add	r5, r3
 801c538:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801c53c:	2820      	cmp	r0, #32
 801c53e:	dd13      	ble.n	801c568 <_dtoa_r+0x210>
 801c540:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 801c544:	9b00      	ldr	r3, [sp, #0]
 801c546:	fa08 f800 	lsl.w	r8, r8, r0
 801c54a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801c54e:	fa23 f000 	lsr.w	r0, r3, r0
 801c552:	ea48 0000 	orr.w	r0, r8, r0
 801c556:	f7e3 ffe5 	bl	8000524 <__aeabi_ui2d>
 801c55a:	2301      	movs	r3, #1
 801c55c:	4682      	mov	sl, r0
 801c55e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 801c562:	3d01      	subs	r5, #1
 801c564:	9313      	str	r3, [sp, #76]	; 0x4c
 801c566:	e772      	b.n	801c44e <_dtoa_r+0xf6>
 801c568:	9b00      	ldr	r3, [sp, #0]
 801c56a:	f1c0 0020 	rsb	r0, r0, #32
 801c56e:	fa03 f000 	lsl.w	r0, r3, r0
 801c572:	e7f0      	b.n	801c556 <_dtoa_r+0x1fe>
 801c574:	2301      	movs	r3, #1
 801c576:	e7b1      	b.n	801c4dc <_dtoa_r+0x184>
 801c578:	900f      	str	r0, [sp, #60]	; 0x3c
 801c57a:	e7b0      	b.n	801c4de <_dtoa_r+0x186>
 801c57c:	9b05      	ldr	r3, [sp, #20]
 801c57e:	eba3 030a 	sub.w	r3, r3, sl
 801c582:	9305      	str	r3, [sp, #20]
 801c584:	f1ca 0300 	rsb	r3, sl, #0
 801c588:	9307      	str	r3, [sp, #28]
 801c58a:	2300      	movs	r3, #0
 801c58c:	930e      	str	r3, [sp, #56]	; 0x38
 801c58e:	e7bb      	b.n	801c508 <_dtoa_r+0x1b0>
 801c590:	2301      	movs	r3, #1
 801c592:	930a      	str	r3, [sp, #40]	; 0x28
 801c594:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c596:	2b00      	cmp	r3, #0
 801c598:	dd59      	ble.n	801c64e <_dtoa_r+0x2f6>
 801c59a:	9302      	str	r3, [sp, #8]
 801c59c:	4699      	mov	r9, r3
 801c59e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801c5a0:	2200      	movs	r2, #0
 801c5a2:	6072      	str	r2, [r6, #4]
 801c5a4:	2204      	movs	r2, #4
 801c5a6:	f102 0014 	add.w	r0, r2, #20
 801c5aa:	4298      	cmp	r0, r3
 801c5ac:	6871      	ldr	r1, [r6, #4]
 801c5ae:	d953      	bls.n	801c658 <_dtoa_r+0x300>
 801c5b0:	4620      	mov	r0, r4
 801c5b2:	f001 f9d4 	bl	801d95e <_Balloc>
 801c5b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c5b8:	6030      	str	r0, [r6, #0]
 801c5ba:	f1b9 0f0e 	cmp.w	r9, #14
 801c5be:	f8d3 b000 	ldr.w	fp, [r3]
 801c5c2:	f200 80e6 	bhi.w	801c792 <_dtoa_r+0x43a>
 801c5c6:	2d00      	cmp	r5, #0
 801c5c8:	f000 80e3 	beq.w	801c792 <_dtoa_r+0x43a>
 801c5cc:	ed9d 7b00 	vldr	d7, [sp]
 801c5d0:	f1ba 0f00 	cmp.w	sl, #0
 801c5d4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 801c5d8:	dd74      	ble.n	801c6c4 <_dtoa_r+0x36c>
 801c5da:	4a2a      	ldr	r2, [pc, #168]	; (801c684 <_dtoa_r+0x32c>)
 801c5dc:	f00a 030f 	and.w	r3, sl, #15
 801c5e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801c5e4:	ed93 7b00 	vldr	d7, [r3]
 801c5e8:	ea4f 162a 	mov.w	r6, sl, asr #4
 801c5ec:	06f0      	lsls	r0, r6, #27
 801c5ee:	ed8d 7b08 	vstr	d7, [sp, #32]
 801c5f2:	d565      	bpl.n	801c6c0 <_dtoa_r+0x368>
 801c5f4:	4b24      	ldr	r3, [pc, #144]	; (801c688 <_dtoa_r+0x330>)
 801c5f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801c5fa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801c5fe:	f7e4 f935 	bl	800086c <__aeabi_ddiv>
 801c602:	e9cd 0100 	strd	r0, r1, [sp]
 801c606:	f006 060f 	and.w	r6, r6, #15
 801c60a:	2503      	movs	r5, #3
 801c60c:	4f1e      	ldr	r7, [pc, #120]	; (801c688 <_dtoa_r+0x330>)
 801c60e:	e04c      	b.n	801c6aa <_dtoa_r+0x352>
 801c610:	2301      	movs	r3, #1
 801c612:	930a      	str	r3, [sp, #40]	; 0x28
 801c614:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c616:	4453      	add	r3, sl
 801c618:	f103 0901 	add.w	r9, r3, #1
 801c61c:	9302      	str	r3, [sp, #8]
 801c61e:	464b      	mov	r3, r9
 801c620:	2b01      	cmp	r3, #1
 801c622:	bfb8      	it	lt
 801c624:	2301      	movlt	r3, #1
 801c626:	e7ba      	b.n	801c59e <_dtoa_r+0x246>
 801c628:	2300      	movs	r3, #0
 801c62a:	e7b2      	b.n	801c592 <_dtoa_r+0x23a>
 801c62c:	2300      	movs	r3, #0
 801c62e:	e7f0      	b.n	801c612 <_dtoa_r+0x2ba>
 801c630:	2501      	movs	r5, #1
 801c632:	2300      	movs	r3, #0
 801c634:	9306      	str	r3, [sp, #24]
 801c636:	950a      	str	r5, [sp, #40]	; 0x28
 801c638:	f04f 33ff 	mov.w	r3, #4294967295
 801c63c:	9302      	str	r3, [sp, #8]
 801c63e:	4699      	mov	r9, r3
 801c640:	2200      	movs	r2, #0
 801c642:	2312      	movs	r3, #18
 801c644:	920b      	str	r2, [sp, #44]	; 0x2c
 801c646:	e7aa      	b.n	801c59e <_dtoa_r+0x246>
 801c648:	2301      	movs	r3, #1
 801c64a:	930a      	str	r3, [sp, #40]	; 0x28
 801c64c:	e7f4      	b.n	801c638 <_dtoa_r+0x2e0>
 801c64e:	2301      	movs	r3, #1
 801c650:	9302      	str	r3, [sp, #8]
 801c652:	4699      	mov	r9, r3
 801c654:	461a      	mov	r2, r3
 801c656:	e7f5      	b.n	801c644 <_dtoa_r+0x2ec>
 801c658:	3101      	adds	r1, #1
 801c65a:	6071      	str	r1, [r6, #4]
 801c65c:	0052      	lsls	r2, r2, #1
 801c65e:	e7a2      	b.n	801c5a6 <_dtoa_r+0x24e>
 801c660:	636f4361 	.word	0x636f4361
 801c664:	3fd287a7 	.word	0x3fd287a7
 801c668:	8b60c8b3 	.word	0x8b60c8b3
 801c66c:	3fc68a28 	.word	0x3fc68a28
 801c670:	509f79fb 	.word	0x509f79fb
 801c674:	3fd34413 	.word	0x3fd34413
 801c678:	7ff00000 	.word	0x7ff00000
 801c67c:	0801f42a 	.word	0x0801f42a
 801c680:	3ff80000 	.word	0x3ff80000
 801c684:	0801f550 	.word	0x0801f550
 801c688:	0801f528 	.word	0x0801f528
 801c68c:	0801f4b1 	.word	0x0801f4b1
 801c690:	07f1      	lsls	r1, r6, #31
 801c692:	d508      	bpl.n	801c6a6 <_dtoa_r+0x34e>
 801c694:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801c698:	e9d7 2300 	ldrd	r2, r3, [r7]
 801c69c:	f7e3 ffbc 	bl	8000618 <__aeabi_dmul>
 801c6a0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801c6a4:	3501      	adds	r5, #1
 801c6a6:	1076      	asrs	r6, r6, #1
 801c6a8:	3708      	adds	r7, #8
 801c6aa:	2e00      	cmp	r6, #0
 801c6ac:	d1f0      	bne.n	801c690 <_dtoa_r+0x338>
 801c6ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801c6b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c6b6:	f7e4 f8d9 	bl	800086c <__aeabi_ddiv>
 801c6ba:	e9cd 0100 	strd	r0, r1, [sp]
 801c6be:	e01a      	b.n	801c6f6 <_dtoa_r+0x39e>
 801c6c0:	2502      	movs	r5, #2
 801c6c2:	e7a3      	b.n	801c60c <_dtoa_r+0x2b4>
 801c6c4:	f000 80a0 	beq.w	801c808 <_dtoa_r+0x4b0>
 801c6c8:	f1ca 0600 	rsb	r6, sl, #0
 801c6cc:	4b9f      	ldr	r3, [pc, #636]	; (801c94c <_dtoa_r+0x5f4>)
 801c6ce:	4fa0      	ldr	r7, [pc, #640]	; (801c950 <_dtoa_r+0x5f8>)
 801c6d0:	f006 020f 	and.w	r2, r6, #15
 801c6d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801c6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c6dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801c6e0:	f7e3 ff9a 	bl	8000618 <__aeabi_dmul>
 801c6e4:	e9cd 0100 	strd	r0, r1, [sp]
 801c6e8:	1136      	asrs	r6, r6, #4
 801c6ea:	2300      	movs	r3, #0
 801c6ec:	2502      	movs	r5, #2
 801c6ee:	2e00      	cmp	r6, #0
 801c6f0:	d17f      	bne.n	801c7f2 <_dtoa_r+0x49a>
 801c6f2:	2b00      	cmp	r3, #0
 801c6f4:	d1e1      	bne.n	801c6ba <_dtoa_r+0x362>
 801c6f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c6f8:	2b00      	cmp	r3, #0
 801c6fa:	f000 8087 	beq.w	801c80c <_dtoa_r+0x4b4>
 801c6fe:	e9dd 6700 	ldrd	r6, r7, [sp]
 801c702:	2200      	movs	r2, #0
 801c704:	4b93      	ldr	r3, [pc, #588]	; (801c954 <_dtoa_r+0x5fc>)
 801c706:	4630      	mov	r0, r6
 801c708:	4639      	mov	r1, r7
 801c70a:	f7e4 f9f7 	bl	8000afc <__aeabi_dcmplt>
 801c70e:	2800      	cmp	r0, #0
 801c710:	d07c      	beq.n	801c80c <_dtoa_r+0x4b4>
 801c712:	f1b9 0f00 	cmp.w	r9, #0
 801c716:	d079      	beq.n	801c80c <_dtoa_r+0x4b4>
 801c718:	9b02      	ldr	r3, [sp, #8]
 801c71a:	2b00      	cmp	r3, #0
 801c71c:	dd35      	ble.n	801c78a <_dtoa_r+0x432>
 801c71e:	f10a 33ff 	add.w	r3, sl, #4294967295
 801c722:	9308      	str	r3, [sp, #32]
 801c724:	4639      	mov	r1, r7
 801c726:	2200      	movs	r2, #0
 801c728:	4b8b      	ldr	r3, [pc, #556]	; (801c958 <_dtoa_r+0x600>)
 801c72a:	4630      	mov	r0, r6
 801c72c:	f7e3 ff74 	bl	8000618 <__aeabi_dmul>
 801c730:	e9cd 0100 	strd	r0, r1, [sp]
 801c734:	9f02      	ldr	r7, [sp, #8]
 801c736:	3501      	adds	r5, #1
 801c738:	4628      	mov	r0, r5
 801c73a:	f7e3 ff03 	bl	8000544 <__aeabi_i2d>
 801c73e:	e9dd 2300 	ldrd	r2, r3, [sp]
 801c742:	f7e3 ff69 	bl	8000618 <__aeabi_dmul>
 801c746:	2200      	movs	r2, #0
 801c748:	4b84      	ldr	r3, [pc, #528]	; (801c95c <_dtoa_r+0x604>)
 801c74a:	f7e3 fdaf 	bl	80002ac <__adddf3>
 801c74e:	4605      	mov	r5, r0
 801c750:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 801c754:	2f00      	cmp	r7, #0
 801c756:	d15d      	bne.n	801c814 <_dtoa_r+0x4bc>
 801c758:	2200      	movs	r2, #0
 801c75a:	4b81      	ldr	r3, [pc, #516]	; (801c960 <_dtoa_r+0x608>)
 801c75c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c760:	f7e3 fda2 	bl	80002a8 <__aeabi_dsub>
 801c764:	462a      	mov	r2, r5
 801c766:	4633      	mov	r3, r6
 801c768:	e9cd 0100 	strd	r0, r1, [sp]
 801c76c:	f7e4 f9e4 	bl	8000b38 <__aeabi_dcmpgt>
 801c770:	2800      	cmp	r0, #0
 801c772:	f040 8288 	bne.w	801cc86 <_dtoa_r+0x92e>
 801c776:	462a      	mov	r2, r5
 801c778:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801c77c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c780:	f7e4 f9bc 	bl	8000afc <__aeabi_dcmplt>
 801c784:	2800      	cmp	r0, #0
 801c786:	f040 827c 	bne.w	801cc82 <_dtoa_r+0x92a>
 801c78a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801c78e:	e9cd 2300 	strd	r2, r3, [sp]
 801c792:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801c794:	2b00      	cmp	r3, #0
 801c796:	f2c0 8150 	blt.w	801ca3a <_dtoa_r+0x6e2>
 801c79a:	f1ba 0f0e 	cmp.w	sl, #14
 801c79e:	f300 814c 	bgt.w	801ca3a <_dtoa_r+0x6e2>
 801c7a2:	4b6a      	ldr	r3, [pc, #424]	; (801c94c <_dtoa_r+0x5f4>)
 801c7a4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801c7a8:	ed93 7b00 	vldr	d7, [r3]
 801c7ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c7ae:	2b00      	cmp	r3, #0
 801c7b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c7b4:	f280 80d8 	bge.w	801c968 <_dtoa_r+0x610>
 801c7b8:	f1b9 0f00 	cmp.w	r9, #0
 801c7bc:	f300 80d4 	bgt.w	801c968 <_dtoa_r+0x610>
 801c7c0:	f040 825e 	bne.w	801cc80 <_dtoa_r+0x928>
 801c7c4:	2200      	movs	r2, #0
 801c7c6:	4b66      	ldr	r3, [pc, #408]	; (801c960 <_dtoa_r+0x608>)
 801c7c8:	ec51 0b17 	vmov	r0, r1, d7
 801c7cc:	f7e3 ff24 	bl	8000618 <__aeabi_dmul>
 801c7d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 801c7d4:	f7e4 f9a6 	bl	8000b24 <__aeabi_dcmpge>
 801c7d8:	464f      	mov	r7, r9
 801c7da:	464e      	mov	r6, r9
 801c7dc:	2800      	cmp	r0, #0
 801c7de:	f040 8234 	bne.w	801cc4a <_dtoa_r+0x8f2>
 801c7e2:	2331      	movs	r3, #49	; 0x31
 801c7e4:	f10b 0501 	add.w	r5, fp, #1
 801c7e8:	f88b 3000 	strb.w	r3, [fp]
 801c7ec:	f10a 0a01 	add.w	sl, sl, #1
 801c7f0:	e22f      	b.n	801cc52 <_dtoa_r+0x8fa>
 801c7f2:	07f2      	lsls	r2, r6, #31
 801c7f4:	d505      	bpl.n	801c802 <_dtoa_r+0x4aa>
 801c7f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 801c7fa:	f7e3 ff0d 	bl	8000618 <__aeabi_dmul>
 801c7fe:	3501      	adds	r5, #1
 801c800:	2301      	movs	r3, #1
 801c802:	1076      	asrs	r6, r6, #1
 801c804:	3708      	adds	r7, #8
 801c806:	e772      	b.n	801c6ee <_dtoa_r+0x396>
 801c808:	2502      	movs	r5, #2
 801c80a:	e774      	b.n	801c6f6 <_dtoa_r+0x39e>
 801c80c:	f8cd a020 	str.w	sl, [sp, #32]
 801c810:	464f      	mov	r7, r9
 801c812:	e791      	b.n	801c738 <_dtoa_r+0x3e0>
 801c814:	4b4d      	ldr	r3, [pc, #308]	; (801c94c <_dtoa_r+0x5f4>)
 801c816:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801c81a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c81e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c820:	2b00      	cmp	r3, #0
 801c822:	d047      	beq.n	801c8b4 <_dtoa_r+0x55c>
 801c824:	4602      	mov	r2, r0
 801c826:	460b      	mov	r3, r1
 801c828:	2000      	movs	r0, #0
 801c82a:	494e      	ldr	r1, [pc, #312]	; (801c964 <_dtoa_r+0x60c>)
 801c82c:	f7e4 f81e 	bl	800086c <__aeabi_ddiv>
 801c830:	462a      	mov	r2, r5
 801c832:	4633      	mov	r3, r6
 801c834:	f7e3 fd38 	bl	80002a8 <__aeabi_dsub>
 801c838:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801c83c:	465d      	mov	r5, fp
 801c83e:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c842:	f7e4 f999 	bl	8000b78 <__aeabi_d2iz>
 801c846:	4606      	mov	r6, r0
 801c848:	f7e3 fe7c 	bl	8000544 <__aeabi_i2d>
 801c84c:	4602      	mov	r2, r0
 801c84e:	460b      	mov	r3, r1
 801c850:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c854:	f7e3 fd28 	bl	80002a8 <__aeabi_dsub>
 801c858:	3630      	adds	r6, #48	; 0x30
 801c85a:	f805 6b01 	strb.w	r6, [r5], #1
 801c85e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801c862:	e9cd 0100 	strd	r0, r1, [sp]
 801c866:	f7e4 f949 	bl	8000afc <__aeabi_dcmplt>
 801c86a:	2800      	cmp	r0, #0
 801c86c:	d163      	bne.n	801c936 <_dtoa_r+0x5de>
 801c86e:	e9dd 2300 	ldrd	r2, r3, [sp]
 801c872:	2000      	movs	r0, #0
 801c874:	4937      	ldr	r1, [pc, #220]	; (801c954 <_dtoa_r+0x5fc>)
 801c876:	f7e3 fd17 	bl	80002a8 <__aeabi_dsub>
 801c87a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801c87e:	f7e4 f93d 	bl	8000afc <__aeabi_dcmplt>
 801c882:	2800      	cmp	r0, #0
 801c884:	f040 80b7 	bne.w	801c9f6 <_dtoa_r+0x69e>
 801c888:	eba5 030b 	sub.w	r3, r5, fp
 801c88c:	429f      	cmp	r7, r3
 801c88e:	f77f af7c 	ble.w	801c78a <_dtoa_r+0x432>
 801c892:	2200      	movs	r2, #0
 801c894:	4b30      	ldr	r3, [pc, #192]	; (801c958 <_dtoa_r+0x600>)
 801c896:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801c89a:	f7e3 febd 	bl	8000618 <__aeabi_dmul>
 801c89e:	2200      	movs	r2, #0
 801c8a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801c8a4:	4b2c      	ldr	r3, [pc, #176]	; (801c958 <_dtoa_r+0x600>)
 801c8a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c8aa:	f7e3 feb5 	bl	8000618 <__aeabi_dmul>
 801c8ae:	e9cd 0100 	strd	r0, r1, [sp]
 801c8b2:	e7c4      	b.n	801c83e <_dtoa_r+0x4e6>
 801c8b4:	462a      	mov	r2, r5
 801c8b6:	4633      	mov	r3, r6
 801c8b8:	f7e3 feae 	bl	8000618 <__aeabi_dmul>
 801c8bc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801c8c0:	eb0b 0507 	add.w	r5, fp, r7
 801c8c4:	465e      	mov	r6, fp
 801c8c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c8ca:	f7e4 f955 	bl	8000b78 <__aeabi_d2iz>
 801c8ce:	4607      	mov	r7, r0
 801c8d0:	f7e3 fe38 	bl	8000544 <__aeabi_i2d>
 801c8d4:	3730      	adds	r7, #48	; 0x30
 801c8d6:	4602      	mov	r2, r0
 801c8d8:	460b      	mov	r3, r1
 801c8da:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c8de:	f7e3 fce3 	bl	80002a8 <__aeabi_dsub>
 801c8e2:	f806 7b01 	strb.w	r7, [r6], #1
 801c8e6:	42ae      	cmp	r6, r5
 801c8e8:	e9cd 0100 	strd	r0, r1, [sp]
 801c8ec:	f04f 0200 	mov.w	r2, #0
 801c8f0:	d126      	bne.n	801c940 <_dtoa_r+0x5e8>
 801c8f2:	4b1c      	ldr	r3, [pc, #112]	; (801c964 <_dtoa_r+0x60c>)
 801c8f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801c8f8:	f7e3 fcd8 	bl	80002ac <__adddf3>
 801c8fc:	4602      	mov	r2, r0
 801c8fe:	460b      	mov	r3, r1
 801c900:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c904:	f7e4 f918 	bl	8000b38 <__aeabi_dcmpgt>
 801c908:	2800      	cmp	r0, #0
 801c90a:	d174      	bne.n	801c9f6 <_dtoa_r+0x69e>
 801c90c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801c910:	2000      	movs	r0, #0
 801c912:	4914      	ldr	r1, [pc, #80]	; (801c964 <_dtoa_r+0x60c>)
 801c914:	f7e3 fcc8 	bl	80002a8 <__aeabi_dsub>
 801c918:	4602      	mov	r2, r0
 801c91a:	460b      	mov	r3, r1
 801c91c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c920:	f7e4 f8ec 	bl	8000afc <__aeabi_dcmplt>
 801c924:	2800      	cmp	r0, #0
 801c926:	f43f af30 	beq.w	801c78a <_dtoa_r+0x432>
 801c92a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801c92e:	2b30      	cmp	r3, #48	; 0x30
 801c930:	f105 32ff 	add.w	r2, r5, #4294967295
 801c934:	d002      	beq.n	801c93c <_dtoa_r+0x5e4>
 801c936:	f8dd a020 	ldr.w	sl, [sp, #32]
 801c93a:	e04a      	b.n	801c9d2 <_dtoa_r+0x67a>
 801c93c:	4615      	mov	r5, r2
 801c93e:	e7f4      	b.n	801c92a <_dtoa_r+0x5d2>
 801c940:	4b05      	ldr	r3, [pc, #20]	; (801c958 <_dtoa_r+0x600>)
 801c942:	f7e3 fe69 	bl	8000618 <__aeabi_dmul>
 801c946:	e9cd 0100 	strd	r0, r1, [sp]
 801c94a:	e7bc      	b.n	801c8c6 <_dtoa_r+0x56e>
 801c94c:	0801f550 	.word	0x0801f550
 801c950:	0801f528 	.word	0x0801f528
 801c954:	3ff00000 	.word	0x3ff00000
 801c958:	40240000 	.word	0x40240000
 801c95c:	401c0000 	.word	0x401c0000
 801c960:	40140000 	.word	0x40140000
 801c964:	3fe00000 	.word	0x3fe00000
 801c968:	e9dd 6700 	ldrd	r6, r7, [sp]
 801c96c:	465d      	mov	r5, fp
 801c96e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801c972:	4630      	mov	r0, r6
 801c974:	4639      	mov	r1, r7
 801c976:	f7e3 ff79 	bl	800086c <__aeabi_ddiv>
 801c97a:	f7e4 f8fd 	bl	8000b78 <__aeabi_d2iz>
 801c97e:	4680      	mov	r8, r0
 801c980:	f7e3 fde0 	bl	8000544 <__aeabi_i2d>
 801c984:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801c988:	f7e3 fe46 	bl	8000618 <__aeabi_dmul>
 801c98c:	4602      	mov	r2, r0
 801c98e:	460b      	mov	r3, r1
 801c990:	4630      	mov	r0, r6
 801c992:	4639      	mov	r1, r7
 801c994:	f108 0630 	add.w	r6, r8, #48	; 0x30
 801c998:	f7e3 fc86 	bl	80002a8 <__aeabi_dsub>
 801c99c:	f805 6b01 	strb.w	r6, [r5], #1
 801c9a0:	eba5 060b 	sub.w	r6, r5, fp
 801c9a4:	45b1      	cmp	r9, r6
 801c9a6:	4602      	mov	r2, r0
 801c9a8:	460b      	mov	r3, r1
 801c9aa:	d139      	bne.n	801ca20 <_dtoa_r+0x6c8>
 801c9ac:	f7e3 fc7e 	bl	80002ac <__adddf3>
 801c9b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801c9b4:	4606      	mov	r6, r0
 801c9b6:	460f      	mov	r7, r1
 801c9b8:	f7e4 f8be 	bl	8000b38 <__aeabi_dcmpgt>
 801c9bc:	b9c8      	cbnz	r0, 801c9f2 <_dtoa_r+0x69a>
 801c9be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801c9c2:	4630      	mov	r0, r6
 801c9c4:	4639      	mov	r1, r7
 801c9c6:	f7e4 f88f 	bl	8000ae8 <__aeabi_dcmpeq>
 801c9ca:	b110      	cbz	r0, 801c9d2 <_dtoa_r+0x67a>
 801c9cc:	f018 0f01 	tst.w	r8, #1
 801c9d0:	d10f      	bne.n	801c9f2 <_dtoa_r+0x69a>
 801c9d2:	9904      	ldr	r1, [sp, #16]
 801c9d4:	4620      	mov	r0, r4
 801c9d6:	f000 fff6 	bl	801d9c6 <_Bfree>
 801c9da:	2300      	movs	r3, #0
 801c9dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801c9de:	702b      	strb	r3, [r5, #0]
 801c9e0:	f10a 0301 	add.w	r3, sl, #1
 801c9e4:	6013      	str	r3, [r2, #0]
 801c9e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801c9e8:	2b00      	cmp	r3, #0
 801c9ea:	f000 8241 	beq.w	801ce70 <_dtoa_r+0xb18>
 801c9ee:	601d      	str	r5, [r3, #0]
 801c9f0:	e23e      	b.n	801ce70 <_dtoa_r+0xb18>
 801c9f2:	f8cd a020 	str.w	sl, [sp, #32]
 801c9f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801c9fa:	2a39      	cmp	r2, #57	; 0x39
 801c9fc:	f105 33ff 	add.w	r3, r5, #4294967295
 801ca00:	d108      	bne.n	801ca14 <_dtoa_r+0x6bc>
 801ca02:	459b      	cmp	fp, r3
 801ca04:	d10a      	bne.n	801ca1c <_dtoa_r+0x6c4>
 801ca06:	9b08      	ldr	r3, [sp, #32]
 801ca08:	3301      	adds	r3, #1
 801ca0a:	9308      	str	r3, [sp, #32]
 801ca0c:	2330      	movs	r3, #48	; 0x30
 801ca0e:	f88b 3000 	strb.w	r3, [fp]
 801ca12:	465b      	mov	r3, fp
 801ca14:	781a      	ldrb	r2, [r3, #0]
 801ca16:	3201      	adds	r2, #1
 801ca18:	701a      	strb	r2, [r3, #0]
 801ca1a:	e78c      	b.n	801c936 <_dtoa_r+0x5de>
 801ca1c:	461d      	mov	r5, r3
 801ca1e:	e7ea      	b.n	801c9f6 <_dtoa_r+0x69e>
 801ca20:	2200      	movs	r2, #0
 801ca22:	4b9b      	ldr	r3, [pc, #620]	; (801cc90 <_dtoa_r+0x938>)
 801ca24:	f7e3 fdf8 	bl	8000618 <__aeabi_dmul>
 801ca28:	2200      	movs	r2, #0
 801ca2a:	2300      	movs	r3, #0
 801ca2c:	4606      	mov	r6, r0
 801ca2e:	460f      	mov	r7, r1
 801ca30:	f7e4 f85a 	bl	8000ae8 <__aeabi_dcmpeq>
 801ca34:	2800      	cmp	r0, #0
 801ca36:	d09a      	beq.n	801c96e <_dtoa_r+0x616>
 801ca38:	e7cb      	b.n	801c9d2 <_dtoa_r+0x67a>
 801ca3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801ca3c:	2a00      	cmp	r2, #0
 801ca3e:	f000 808b 	beq.w	801cb58 <_dtoa_r+0x800>
 801ca42:	9a06      	ldr	r2, [sp, #24]
 801ca44:	2a01      	cmp	r2, #1
 801ca46:	dc6e      	bgt.n	801cb26 <_dtoa_r+0x7ce>
 801ca48:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801ca4a:	2a00      	cmp	r2, #0
 801ca4c:	d067      	beq.n	801cb1e <_dtoa_r+0x7c6>
 801ca4e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801ca52:	9f07      	ldr	r7, [sp, #28]
 801ca54:	9d05      	ldr	r5, [sp, #20]
 801ca56:	9a05      	ldr	r2, [sp, #20]
 801ca58:	2101      	movs	r1, #1
 801ca5a:	441a      	add	r2, r3
 801ca5c:	4620      	mov	r0, r4
 801ca5e:	9205      	str	r2, [sp, #20]
 801ca60:	4498      	add	r8, r3
 801ca62:	f001 f88e 	bl	801db82 <__i2b>
 801ca66:	4606      	mov	r6, r0
 801ca68:	2d00      	cmp	r5, #0
 801ca6a:	dd0c      	ble.n	801ca86 <_dtoa_r+0x72e>
 801ca6c:	f1b8 0f00 	cmp.w	r8, #0
 801ca70:	dd09      	ble.n	801ca86 <_dtoa_r+0x72e>
 801ca72:	4545      	cmp	r5, r8
 801ca74:	9a05      	ldr	r2, [sp, #20]
 801ca76:	462b      	mov	r3, r5
 801ca78:	bfa8      	it	ge
 801ca7a:	4643      	movge	r3, r8
 801ca7c:	1ad2      	subs	r2, r2, r3
 801ca7e:	9205      	str	r2, [sp, #20]
 801ca80:	1aed      	subs	r5, r5, r3
 801ca82:	eba8 0803 	sub.w	r8, r8, r3
 801ca86:	9b07      	ldr	r3, [sp, #28]
 801ca88:	b1eb      	cbz	r3, 801cac6 <_dtoa_r+0x76e>
 801ca8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ca8c:	2b00      	cmp	r3, #0
 801ca8e:	d067      	beq.n	801cb60 <_dtoa_r+0x808>
 801ca90:	b18f      	cbz	r7, 801cab6 <_dtoa_r+0x75e>
 801ca92:	4631      	mov	r1, r6
 801ca94:	463a      	mov	r2, r7
 801ca96:	4620      	mov	r0, r4
 801ca98:	f001 f912 	bl	801dcc0 <__pow5mult>
 801ca9c:	9a04      	ldr	r2, [sp, #16]
 801ca9e:	4601      	mov	r1, r0
 801caa0:	4606      	mov	r6, r0
 801caa2:	4620      	mov	r0, r4
 801caa4:	f001 f876 	bl	801db94 <__multiply>
 801caa8:	9904      	ldr	r1, [sp, #16]
 801caaa:	9008      	str	r0, [sp, #32]
 801caac:	4620      	mov	r0, r4
 801caae:	f000 ff8a 	bl	801d9c6 <_Bfree>
 801cab2:	9b08      	ldr	r3, [sp, #32]
 801cab4:	9304      	str	r3, [sp, #16]
 801cab6:	9b07      	ldr	r3, [sp, #28]
 801cab8:	1bda      	subs	r2, r3, r7
 801caba:	d004      	beq.n	801cac6 <_dtoa_r+0x76e>
 801cabc:	9904      	ldr	r1, [sp, #16]
 801cabe:	4620      	mov	r0, r4
 801cac0:	f001 f8fe 	bl	801dcc0 <__pow5mult>
 801cac4:	9004      	str	r0, [sp, #16]
 801cac6:	2101      	movs	r1, #1
 801cac8:	4620      	mov	r0, r4
 801caca:	f001 f85a 	bl	801db82 <__i2b>
 801cace:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801cad0:	4607      	mov	r7, r0
 801cad2:	2b00      	cmp	r3, #0
 801cad4:	f000 81d0 	beq.w	801ce78 <_dtoa_r+0xb20>
 801cad8:	461a      	mov	r2, r3
 801cada:	4601      	mov	r1, r0
 801cadc:	4620      	mov	r0, r4
 801cade:	f001 f8ef 	bl	801dcc0 <__pow5mult>
 801cae2:	9b06      	ldr	r3, [sp, #24]
 801cae4:	2b01      	cmp	r3, #1
 801cae6:	4607      	mov	r7, r0
 801cae8:	dc40      	bgt.n	801cb6c <_dtoa_r+0x814>
 801caea:	9b00      	ldr	r3, [sp, #0]
 801caec:	2b00      	cmp	r3, #0
 801caee:	d139      	bne.n	801cb64 <_dtoa_r+0x80c>
 801caf0:	9b01      	ldr	r3, [sp, #4]
 801caf2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801caf6:	2b00      	cmp	r3, #0
 801caf8:	d136      	bne.n	801cb68 <_dtoa_r+0x810>
 801cafa:	9b01      	ldr	r3, [sp, #4]
 801cafc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801cb00:	0d1b      	lsrs	r3, r3, #20
 801cb02:	051b      	lsls	r3, r3, #20
 801cb04:	b12b      	cbz	r3, 801cb12 <_dtoa_r+0x7ba>
 801cb06:	9b05      	ldr	r3, [sp, #20]
 801cb08:	3301      	adds	r3, #1
 801cb0a:	9305      	str	r3, [sp, #20]
 801cb0c:	f108 0801 	add.w	r8, r8, #1
 801cb10:	2301      	movs	r3, #1
 801cb12:	9307      	str	r3, [sp, #28]
 801cb14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801cb16:	2b00      	cmp	r3, #0
 801cb18:	d12a      	bne.n	801cb70 <_dtoa_r+0x818>
 801cb1a:	2001      	movs	r0, #1
 801cb1c:	e030      	b.n	801cb80 <_dtoa_r+0x828>
 801cb1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801cb20:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801cb24:	e795      	b.n	801ca52 <_dtoa_r+0x6fa>
 801cb26:	9b07      	ldr	r3, [sp, #28]
 801cb28:	f109 37ff 	add.w	r7, r9, #4294967295
 801cb2c:	42bb      	cmp	r3, r7
 801cb2e:	bfbf      	itttt	lt
 801cb30:	9b07      	ldrlt	r3, [sp, #28]
 801cb32:	9707      	strlt	r7, [sp, #28]
 801cb34:	1afa      	sublt	r2, r7, r3
 801cb36:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 801cb38:	bfbb      	ittet	lt
 801cb3a:	189b      	addlt	r3, r3, r2
 801cb3c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801cb3e:	1bdf      	subge	r7, r3, r7
 801cb40:	2700      	movlt	r7, #0
 801cb42:	f1b9 0f00 	cmp.w	r9, #0
 801cb46:	bfb5      	itete	lt
 801cb48:	9b05      	ldrlt	r3, [sp, #20]
 801cb4a:	9d05      	ldrge	r5, [sp, #20]
 801cb4c:	eba3 0509 	sublt.w	r5, r3, r9
 801cb50:	464b      	movge	r3, r9
 801cb52:	bfb8      	it	lt
 801cb54:	2300      	movlt	r3, #0
 801cb56:	e77e      	b.n	801ca56 <_dtoa_r+0x6fe>
 801cb58:	9f07      	ldr	r7, [sp, #28]
 801cb5a:	9d05      	ldr	r5, [sp, #20]
 801cb5c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801cb5e:	e783      	b.n	801ca68 <_dtoa_r+0x710>
 801cb60:	9a07      	ldr	r2, [sp, #28]
 801cb62:	e7ab      	b.n	801cabc <_dtoa_r+0x764>
 801cb64:	2300      	movs	r3, #0
 801cb66:	e7d4      	b.n	801cb12 <_dtoa_r+0x7ba>
 801cb68:	9b00      	ldr	r3, [sp, #0]
 801cb6a:	e7d2      	b.n	801cb12 <_dtoa_r+0x7ba>
 801cb6c:	2300      	movs	r3, #0
 801cb6e:	9307      	str	r3, [sp, #28]
 801cb70:	693b      	ldr	r3, [r7, #16]
 801cb72:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801cb76:	6918      	ldr	r0, [r3, #16]
 801cb78:	f000 ffb5 	bl	801dae6 <__hi0bits>
 801cb7c:	f1c0 0020 	rsb	r0, r0, #32
 801cb80:	4440      	add	r0, r8
 801cb82:	f010 001f 	ands.w	r0, r0, #31
 801cb86:	d047      	beq.n	801cc18 <_dtoa_r+0x8c0>
 801cb88:	f1c0 0320 	rsb	r3, r0, #32
 801cb8c:	2b04      	cmp	r3, #4
 801cb8e:	dd3b      	ble.n	801cc08 <_dtoa_r+0x8b0>
 801cb90:	9b05      	ldr	r3, [sp, #20]
 801cb92:	f1c0 001c 	rsb	r0, r0, #28
 801cb96:	4403      	add	r3, r0
 801cb98:	9305      	str	r3, [sp, #20]
 801cb9a:	4405      	add	r5, r0
 801cb9c:	4480      	add	r8, r0
 801cb9e:	9b05      	ldr	r3, [sp, #20]
 801cba0:	2b00      	cmp	r3, #0
 801cba2:	dd05      	ble.n	801cbb0 <_dtoa_r+0x858>
 801cba4:	461a      	mov	r2, r3
 801cba6:	9904      	ldr	r1, [sp, #16]
 801cba8:	4620      	mov	r0, r4
 801cbaa:	f001 f8d7 	bl	801dd5c <__lshift>
 801cbae:	9004      	str	r0, [sp, #16]
 801cbb0:	f1b8 0f00 	cmp.w	r8, #0
 801cbb4:	dd05      	ble.n	801cbc2 <_dtoa_r+0x86a>
 801cbb6:	4639      	mov	r1, r7
 801cbb8:	4642      	mov	r2, r8
 801cbba:	4620      	mov	r0, r4
 801cbbc:	f001 f8ce 	bl	801dd5c <__lshift>
 801cbc0:	4607      	mov	r7, r0
 801cbc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801cbc4:	b353      	cbz	r3, 801cc1c <_dtoa_r+0x8c4>
 801cbc6:	4639      	mov	r1, r7
 801cbc8:	9804      	ldr	r0, [sp, #16]
 801cbca:	f001 f91b 	bl	801de04 <__mcmp>
 801cbce:	2800      	cmp	r0, #0
 801cbd0:	da24      	bge.n	801cc1c <_dtoa_r+0x8c4>
 801cbd2:	2300      	movs	r3, #0
 801cbd4:	220a      	movs	r2, #10
 801cbd6:	9904      	ldr	r1, [sp, #16]
 801cbd8:	4620      	mov	r0, r4
 801cbda:	f000 ff0b 	bl	801d9f4 <__multadd>
 801cbde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801cbe0:	9004      	str	r0, [sp, #16]
 801cbe2:	f10a 3aff 	add.w	sl, sl, #4294967295
 801cbe6:	2b00      	cmp	r3, #0
 801cbe8:	f000 814d 	beq.w	801ce86 <_dtoa_r+0xb2e>
 801cbec:	2300      	movs	r3, #0
 801cbee:	4631      	mov	r1, r6
 801cbf0:	220a      	movs	r2, #10
 801cbf2:	4620      	mov	r0, r4
 801cbf4:	f000 fefe 	bl	801d9f4 <__multadd>
 801cbf8:	9b02      	ldr	r3, [sp, #8]
 801cbfa:	2b00      	cmp	r3, #0
 801cbfc:	4606      	mov	r6, r0
 801cbfe:	dc4f      	bgt.n	801cca0 <_dtoa_r+0x948>
 801cc00:	9b06      	ldr	r3, [sp, #24]
 801cc02:	2b02      	cmp	r3, #2
 801cc04:	dd4c      	ble.n	801cca0 <_dtoa_r+0x948>
 801cc06:	e011      	b.n	801cc2c <_dtoa_r+0x8d4>
 801cc08:	d0c9      	beq.n	801cb9e <_dtoa_r+0x846>
 801cc0a:	9a05      	ldr	r2, [sp, #20]
 801cc0c:	331c      	adds	r3, #28
 801cc0e:	441a      	add	r2, r3
 801cc10:	9205      	str	r2, [sp, #20]
 801cc12:	441d      	add	r5, r3
 801cc14:	4498      	add	r8, r3
 801cc16:	e7c2      	b.n	801cb9e <_dtoa_r+0x846>
 801cc18:	4603      	mov	r3, r0
 801cc1a:	e7f6      	b.n	801cc0a <_dtoa_r+0x8b2>
 801cc1c:	f1b9 0f00 	cmp.w	r9, #0
 801cc20:	dc38      	bgt.n	801cc94 <_dtoa_r+0x93c>
 801cc22:	9b06      	ldr	r3, [sp, #24]
 801cc24:	2b02      	cmp	r3, #2
 801cc26:	dd35      	ble.n	801cc94 <_dtoa_r+0x93c>
 801cc28:	f8cd 9008 	str.w	r9, [sp, #8]
 801cc2c:	9b02      	ldr	r3, [sp, #8]
 801cc2e:	b963      	cbnz	r3, 801cc4a <_dtoa_r+0x8f2>
 801cc30:	4639      	mov	r1, r7
 801cc32:	2205      	movs	r2, #5
 801cc34:	4620      	mov	r0, r4
 801cc36:	f000 fedd 	bl	801d9f4 <__multadd>
 801cc3a:	4601      	mov	r1, r0
 801cc3c:	4607      	mov	r7, r0
 801cc3e:	9804      	ldr	r0, [sp, #16]
 801cc40:	f001 f8e0 	bl	801de04 <__mcmp>
 801cc44:	2800      	cmp	r0, #0
 801cc46:	f73f adcc 	bgt.w	801c7e2 <_dtoa_r+0x48a>
 801cc4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801cc4c:	465d      	mov	r5, fp
 801cc4e:	ea6f 0a03 	mvn.w	sl, r3
 801cc52:	f04f 0900 	mov.w	r9, #0
 801cc56:	4639      	mov	r1, r7
 801cc58:	4620      	mov	r0, r4
 801cc5a:	f000 feb4 	bl	801d9c6 <_Bfree>
 801cc5e:	2e00      	cmp	r6, #0
 801cc60:	f43f aeb7 	beq.w	801c9d2 <_dtoa_r+0x67a>
 801cc64:	f1b9 0f00 	cmp.w	r9, #0
 801cc68:	d005      	beq.n	801cc76 <_dtoa_r+0x91e>
 801cc6a:	45b1      	cmp	r9, r6
 801cc6c:	d003      	beq.n	801cc76 <_dtoa_r+0x91e>
 801cc6e:	4649      	mov	r1, r9
 801cc70:	4620      	mov	r0, r4
 801cc72:	f000 fea8 	bl	801d9c6 <_Bfree>
 801cc76:	4631      	mov	r1, r6
 801cc78:	4620      	mov	r0, r4
 801cc7a:	f000 fea4 	bl	801d9c6 <_Bfree>
 801cc7e:	e6a8      	b.n	801c9d2 <_dtoa_r+0x67a>
 801cc80:	2700      	movs	r7, #0
 801cc82:	463e      	mov	r6, r7
 801cc84:	e7e1      	b.n	801cc4a <_dtoa_r+0x8f2>
 801cc86:	f8dd a020 	ldr.w	sl, [sp, #32]
 801cc8a:	463e      	mov	r6, r7
 801cc8c:	e5a9      	b.n	801c7e2 <_dtoa_r+0x48a>
 801cc8e:	bf00      	nop
 801cc90:	40240000 	.word	0x40240000
 801cc94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801cc96:	f8cd 9008 	str.w	r9, [sp, #8]
 801cc9a:	2b00      	cmp	r3, #0
 801cc9c:	f000 80fa 	beq.w	801ce94 <_dtoa_r+0xb3c>
 801cca0:	2d00      	cmp	r5, #0
 801cca2:	dd05      	ble.n	801ccb0 <_dtoa_r+0x958>
 801cca4:	4631      	mov	r1, r6
 801cca6:	462a      	mov	r2, r5
 801cca8:	4620      	mov	r0, r4
 801ccaa:	f001 f857 	bl	801dd5c <__lshift>
 801ccae:	4606      	mov	r6, r0
 801ccb0:	9b07      	ldr	r3, [sp, #28]
 801ccb2:	2b00      	cmp	r3, #0
 801ccb4:	d04c      	beq.n	801cd50 <_dtoa_r+0x9f8>
 801ccb6:	6871      	ldr	r1, [r6, #4]
 801ccb8:	4620      	mov	r0, r4
 801ccba:	f000 fe50 	bl	801d95e <_Balloc>
 801ccbe:	6932      	ldr	r2, [r6, #16]
 801ccc0:	3202      	adds	r2, #2
 801ccc2:	4605      	mov	r5, r0
 801ccc4:	0092      	lsls	r2, r2, #2
 801ccc6:	f106 010c 	add.w	r1, r6, #12
 801ccca:	300c      	adds	r0, #12
 801cccc:	f7fd fa70 	bl	801a1b0 <memcpy>
 801ccd0:	2201      	movs	r2, #1
 801ccd2:	4629      	mov	r1, r5
 801ccd4:	4620      	mov	r0, r4
 801ccd6:	f001 f841 	bl	801dd5c <__lshift>
 801ccda:	9b00      	ldr	r3, [sp, #0]
 801ccdc:	f8cd b014 	str.w	fp, [sp, #20]
 801cce0:	f003 0301 	and.w	r3, r3, #1
 801cce4:	46b1      	mov	r9, r6
 801cce6:	9307      	str	r3, [sp, #28]
 801cce8:	4606      	mov	r6, r0
 801ccea:	4639      	mov	r1, r7
 801ccec:	9804      	ldr	r0, [sp, #16]
 801ccee:	f7ff faa4 	bl	801c23a <quorem>
 801ccf2:	4649      	mov	r1, r9
 801ccf4:	4605      	mov	r5, r0
 801ccf6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801ccfa:	9804      	ldr	r0, [sp, #16]
 801ccfc:	f001 f882 	bl	801de04 <__mcmp>
 801cd00:	4632      	mov	r2, r6
 801cd02:	9000      	str	r0, [sp, #0]
 801cd04:	4639      	mov	r1, r7
 801cd06:	4620      	mov	r0, r4
 801cd08:	f001 f896 	bl	801de38 <__mdiff>
 801cd0c:	68c3      	ldr	r3, [r0, #12]
 801cd0e:	4602      	mov	r2, r0
 801cd10:	bb03      	cbnz	r3, 801cd54 <_dtoa_r+0x9fc>
 801cd12:	4601      	mov	r1, r0
 801cd14:	9008      	str	r0, [sp, #32]
 801cd16:	9804      	ldr	r0, [sp, #16]
 801cd18:	f001 f874 	bl	801de04 <__mcmp>
 801cd1c:	9a08      	ldr	r2, [sp, #32]
 801cd1e:	4603      	mov	r3, r0
 801cd20:	4611      	mov	r1, r2
 801cd22:	4620      	mov	r0, r4
 801cd24:	9308      	str	r3, [sp, #32]
 801cd26:	f000 fe4e 	bl	801d9c6 <_Bfree>
 801cd2a:	9b08      	ldr	r3, [sp, #32]
 801cd2c:	b9a3      	cbnz	r3, 801cd58 <_dtoa_r+0xa00>
 801cd2e:	9a06      	ldr	r2, [sp, #24]
 801cd30:	b992      	cbnz	r2, 801cd58 <_dtoa_r+0xa00>
 801cd32:	9a07      	ldr	r2, [sp, #28]
 801cd34:	b982      	cbnz	r2, 801cd58 <_dtoa_r+0xa00>
 801cd36:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801cd3a:	d029      	beq.n	801cd90 <_dtoa_r+0xa38>
 801cd3c:	9b00      	ldr	r3, [sp, #0]
 801cd3e:	2b00      	cmp	r3, #0
 801cd40:	dd01      	ble.n	801cd46 <_dtoa_r+0x9ee>
 801cd42:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801cd46:	9b05      	ldr	r3, [sp, #20]
 801cd48:	1c5d      	adds	r5, r3, #1
 801cd4a:	f883 8000 	strb.w	r8, [r3]
 801cd4e:	e782      	b.n	801cc56 <_dtoa_r+0x8fe>
 801cd50:	4630      	mov	r0, r6
 801cd52:	e7c2      	b.n	801ccda <_dtoa_r+0x982>
 801cd54:	2301      	movs	r3, #1
 801cd56:	e7e3      	b.n	801cd20 <_dtoa_r+0x9c8>
 801cd58:	9a00      	ldr	r2, [sp, #0]
 801cd5a:	2a00      	cmp	r2, #0
 801cd5c:	db04      	blt.n	801cd68 <_dtoa_r+0xa10>
 801cd5e:	d125      	bne.n	801cdac <_dtoa_r+0xa54>
 801cd60:	9a06      	ldr	r2, [sp, #24]
 801cd62:	bb1a      	cbnz	r2, 801cdac <_dtoa_r+0xa54>
 801cd64:	9a07      	ldr	r2, [sp, #28]
 801cd66:	bb0a      	cbnz	r2, 801cdac <_dtoa_r+0xa54>
 801cd68:	2b00      	cmp	r3, #0
 801cd6a:	ddec      	ble.n	801cd46 <_dtoa_r+0x9ee>
 801cd6c:	2201      	movs	r2, #1
 801cd6e:	9904      	ldr	r1, [sp, #16]
 801cd70:	4620      	mov	r0, r4
 801cd72:	f000 fff3 	bl	801dd5c <__lshift>
 801cd76:	4639      	mov	r1, r7
 801cd78:	9004      	str	r0, [sp, #16]
 801cd7a:	f001 f843 	bl	801de04 <__mcmp>
 801cd7e:	2800      	cmp	r0, #0
 801cd80:	dc03      	bgt.n	801cd8a <_dtoa_r+0xa32>
 801cd82:	d1e0      	bne.n	801cd46 <_dtoa_r+0x9ee>
 801cd84:	f018 0f01 	tst.w	r8, #1
 801cd88:	d0dd      	beq.n	801cd46 <_dtoa_r+0x9ee>
 801cd8a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801cd8e:	d1d8      	bne.n	801cd42 <_dtoa_r+0x9ea>
 801cd90:	9b05      	ldr	r3, [sp, #20]
 801cd92:	9a05      	ldr	r2, [sp, #20]
 801cd94:	1c5d      	adds	r5, r3, #1
 801cd96:	2339      	movs	r3, #57	; 0x39
 801cd98:	7013      	strb	r3, [r2, #0]
 801cd9a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801cd9e:	2b39      	cmp	r3, #57	; 0x39
 801cda0:	f105 32ff 	add.w	r2, r5, #4294967295
 801cda4:	d04f      	beq.n	801ce46 <_dtoa_r+0xaee>
 801cda6:	3301      	adds	r3, #1
 801cda8:	7013      	strb	r3, [r2, #0]
 801cdaa:	e754      	b.n	801cc56 <_dtoa_r+0x8fe>
 801cdac:	9a05      	ldr	r2, [sp, #20]
 801cdae:	2b00      	cmp	r3, #0
 801cdb0:	f102 0501 	add.w	r5, r2, #1
 801cdb4:	dd06      	ble.n	801cdc4 <_dtoa_r+0xa6c>
 801cdb6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801cdba:	d0e9      	beq.n	801cd90 <_dtoa_r+0xa38>
 801cdbc:	f108 0801 	add.w	r8, r8, #1
 801cdc0:	9b05      	ldr	r3, [sp, #20]
 801cdc2:	e7c2      	b.n	801cd4a <_dtoa_r+0x9f2>
 801cdc4:	9a02      	ldr	r2, [sp, #8]
 801cdc6:	f805 8c01 	strb.w	r8, [r5, #-1]
 801cdca:	eba5 030b 	sub.w	r3, r5, fp
 801cdce:	4293      	cmp	r3, r2
 801cdd0:	d021      	beq.n	801ce16 <_dtoa_r+0xabe>
 801cdd2:	2300      	movs	r3, #0
 801cdd4:	220a      	movs	r2, #10
 801cdd6:	9904      	ldr	r1, [sp, #16]
 801cdd8:	4620      	mov	r0, r4
 801cdda:	f000 fe0b 	bl	801d9f4 <__multadd>
 801cdde:	45b1      	cmp	r9, r6
 801cde0:	9004      	str	r0, [sp, #16]
 801cde2:	f04f 0300 	mov.w	r3, #0
 801cde6:	f04f 020a 	mov.w	r2, #10
 801cdea:	4649      	mov	r1, r9
 801cdec:	4620      	mov	r0, r4
 801cdee:	d105      	bne.n	801cdfc <_dtoa_r+0xaa4>
 801cdf0:	f000 fe00 	bl	801d9f4 <__multadd>
 801cdf4:	4681      	mov	r9, r0
 801cdf6:	4606      	mov	r6, r0
 801cdf8:	9505      	str	r5, [sp, #20]
 801cdfa:	e776      	b.n	801ccea <_dtoa_r+0x992>
 801cdfc:	f000 fdfa 	bl	801d9f4 <__multadd>
 801ce00:	4631      	mov	r1, r6
 801ce02:	4681      	mov	r9, r0
 801ce04:	2300      	movs	r3, #0
 801ce06:	220a      	movs	r2, #10
 801ce08:	4620      	mov	r0, r4
 801ce0a:	f000 fdf3 	bl	801d9f4 <__multadd>
 801ce0e:	4606      	mov	r6, r0
 801ce10:	e7f2      	b.n	801cdf8 <_dtoa_r+0xaa0>
 801ce12:	f04f 0900 	mov.w	r9, #0
 801ce16:	2201      	movs	r2, #1
 801ce18:	9904      	ldr	r1, [sp, #16]
 801ce1a:	4620      	mov	r0, r4
 801ce1c:	f000 ff9e 	bl	801dd5c <__lshift>
 801ce20:	4639      	mov	r1, r7
 801ce22:	9004      	str	r0, [sp, #16]
 801ce24:	f000 ffee 	bl	801de04 <__mcmp>
 801ce28:	2800      	cmp	r0, #0
 801ce2a:	dcb6      	bgt.n	801cd9a <_dtoa_r+0xa42>
 801ce2c:	d102      	bne.n	801ce34 <_dtoa_r+0xadc>
 801ce2e:	f018 0f01 	tst.w	r8, #1
 801ce32:	d1b2      	bne.n	801cd9a <_dtoa_r+0xa42>
 801ce34:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801ce38:	2b30      	cmp	r3, #48	; 0x30
 801ce3a:	f105 32ff 	add.w	r2, r5, #4294967295
 801ce3e:	f47f af0a 	bne.w	801cc56 <_dtoa_r+0x8fe>
 801ce42:	4615      	mov	r5, r2
 801ce44:	e7f6      	b.n	801ce34 <_dtoa_r+0xadc>
 801ce46:	4593      	cmp	fp, r2
 801ce48:	d105      	bne.n	801ce56 <_dtoa_r+0xafe>
 801ce4a:	2331      	movs	r3, #49	; 0x31
 801ce4c:	f10a 0a01 	add.w	sl, sl, #1
 801ce50:	f88b 3000 	strb.w	r3, [fp]
 801ce54:	e6ff      	b.n	801cc56 <_dtoa_r+0x8fe>
 801ce56:	4615      	mov	r5, r2
 801ce58:	e79f      	b.n	801cd9a <_dtoa_r+0xa42>
 801ce5a:	f8df b064 	ldr.w	fp, [pc, #100]	; 801cec0 <_dtoa_r+0xb68>
 801ce5e:	e007      	b.n	801ce70 <_dtoa_r+0xb18>
 801ce60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ce62:	f8df b060 	ldr.w	fp, [pc, #96]	; 801cec4 <_dtoa_r+0xb6c>
 801ce66:	b11b      	cbz	r3, 801ce70 <_dtoa_r+0xb18>
 801ce68:	f10b 0308 	add.w	r3, fp, #8
 801ce6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801ce6e:	6013      	str	r3, [r2, #0]
 801ce70:	4658      	mov	r0, fp
 801ce72:	b017      	add	sp, #92	; 0x5c
 801ce74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ce78:	9b06      	ldr	r3, [sp, #24]
 801ce7a:	2b01      	cmp	r3, #1
 801ce7c:	f77f ae35 	ble.w	801caea <_dtoa_r+0x792>
 801ce80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801ce82:	9307      	str	r3, [sp, #28]
 801ce84:	e649      	b.n	801cb1a <_dtoa_r+0x7c2>
 801ce86:	9b02      	ldr	r3, [sp, #8]
 801ce88:	2b00      	cmp	r3, #0
 801ce8a:	dc03      	bgt.n	801ce94 <_dtoa_r+0xb3c>
 801ce8c:	9b06      	ldr	r3, [sp, #24]
 801ce8e:	2b02      	cmp	r3, #2
 801ce90:	f73f aecc 	bgt.w	801cc2c <_dtoa_r+0x8d4>
 801ce94:	465d      	mov	r5, fp
 801ce96:	4639      	mov	r1, r7
 801ce98:	9804      	ldr	r0, [sp, #16]
 801ce9a:	f7ff f9ce 	bl	801c23a <quorem>
 801ce9e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801cea2:	f805 8b01 	strb.w	r8, [r5], #1
 801cea6:	9a02      	ldr	r2, [sp, #8]
 801cea8:	eba5 030b 	sub.w	r3, r5, fp
 801ceac:	429a      	cmp	r2, r3
 801ceae:	ddb0      	ble.n	801ce12 <_dtoa_r+0xaba>
 801ceb0:	2300      	movs	r3, #0
 801ceb2:	220a      	movs	r2, #10
 801ceb4:	9904      	ldr	r1, [sp, #16]
 801ceb6:	4620      	mov	r0, r4
 801ceb8:	f000 fd9c 	bl	801d9f4 <__multadd>
 801cebc:	9004      	str	r0, [sp, #16]
 801cebe:	e7ea      	b.n	801ce96 <_dtoa_r+0xb3e>
 801cec0:	0801f429 	.word	0x0801f429
 801cec4:	0801f4a8 	.word	0x0801f4a8

0801cec8 <__sflush_r>:
 801cec8:	898a      	ldrh	r2, [r1, #12]
 801ceca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cece:	4605      	mov	r5, r0
 801ced0:	0710      	lsls	r0, r2, #28
 801ced2:	460c      	mov	r4, r1
 801ced4:	d458      	bmi.n	801cf88 <__sflush_r+0xc0>
 801ced6:	684b      	ldr	r3, [r1, #4]
 801ced8:	2b00      	cmp	r3, #0
 801ceda:	dc05      	bgt.n	801cee8 <__sflush_r+0x20>
 801cedc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801cede:	2b00      	cmp	r3, #0
 801cee0:	dc02      	bgt.n	801cee8 <__sflush_r+0x20>
 801cee2:	2000      	movs	r0, #0
 801cee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cee8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ceea:	2e00      	cmp	r6, #0
 801ceec:	d0f9      	beq.n	801cee2 <__sflush_r+0x1a>
 801ceee:	2300      	movs	r3, #0
 801cef0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801cef4:	682f      	ldr	r7, [r5, #0]
 801cef6:	6a21      	ldr	r1, [r4, #32]
 801cef8:	602b      	str	r3, [r5, #0]
 801cefa:	d032      	beq.n	801cf62 <__sflush_r+0x9a>
 801cefc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801cefe:	89a3      	ldrh	r3, [r4, #12]
 801cf00:	075a      	lsls	r2, r3, #29
 801cf02:	d505      	bpl.n	801cf10 <__sflush_r+0x48>
 801cf04:	6863      	ldr	r3, [r4, #4]
 801cf06:	1ac0      	subs	r0, r0, r3
 801cf08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801cf0a:	b10b      	cbz	r3, 801cf10 <__sflush_r+0x48>
 801cf0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801cf0e:	1ac0      	subs	r0, r0, r3
 801cf10:	2300      	movs	r3, #0
 801cf12:	4602      	mov	r2, r0
 801cf14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801cf16:	6a21      	ldr	r1, [r4, #32]
 801cf18:	4628      	mov	r0, r5
 801cf1a:	47b0      	blx	r6
 801cf1c:	1c43      	adds	r3, r0, #1
 801cf1e:	89a3      	ldrh	r3, [r4, #12]
 801cf20:	d106      	bne.n	801cf30 <__sflush_r+0x68>
 801cf22:	6829      	ldr	r1, [r5, #0]
 801cf24:	291d      	cmp	r1, #29
 801cf26:	d848      	bhi.n	801cfba <__sflush_r+0xf2>
 801cf28:	4a29      	ldr	r2, [pc, #164]	; (801cfd0 <__sflush_r+0x108>)
 801cf2a:	40ca      	lsrs	r2, r1
 801cf2c:	07d6      	lsls	r6, r2, #31
 801cf2e:	d544      	bpl.n	801cfba <__sflush_r+0xf2>
 801cf30:	2200      	movs	r2, #0
 801cf32:	6062      	str	r2, [r4, #4]
 801cf34:	04d9      	lsls	r1, r3, #19
 801cf36:	6922      	ldr	r2, [r4, #16]
 801cf38:	6022      	str	r2, [r4, #0]
 801cf3a:	d504      	bpl.n	801cf46 <__sflush_r+0x7e>
 801cf3c:	1c42      	adds	r2, r0, #1
 801cf3e:	d101      	bne.n	801cf44 <__sflush_r+0x7c>
 801cf40:	682b      	ldr	r3, [r5, #0]
 801cf42:	b903      	cbnz	r3, 801cf46 <__sflush_r+0x7e>
 801cf44:	6560      	str	r0, [r4, #84]	; 0x54
 801cf46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801cf48:	602f      	str	r7, [r5, #0]
 801cf4a:	2900      	cmp	r1, #0
 801cf4c:	d0c9      	beq.n	801cee2 <__sflush_r+0x1a>
 801cf4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801cf52:	4299      	cmp	r1, r3
 801cf54:	d002      	beq.n	801cf5c <__sflush_r+0x94>
 801cf56:	4628      	mov	r0, r5
 801cf58:	f001 f90e 	bl	801e178 <_free_r>
 801cf5c:	2000      	movs	r0, #0
 801cf5e:	6360      	str	r0, [r4, #52]	; 0x34
 801cf60:	e7c0      	b.n	801cee4 <__sflush_r+0x1c>
 801cf62:	2301      	movs	r3, #1
 801cf64:	4628      	mov	r0, r5
 801cf66:	47b0      	blx	r6
 801cf68:	1c41      	adds	r1, r0, #1
 801cf6a:	d1c8      	bne.n	801cefe <__sflush_r+0x36>
 801cf6c:	682b      	ldr	r3, [r5, #0]
 801cf6e:	2b00      	cmp	r3, #0
 801cf70:	d0c5      	beq.n	801cefe <__sflush_r+0x36>
 801cf72:	2b1d      	cmp	r3, #29
 801cf74:	d001      	beq.n	801cf7a <__sflush_r+0xb2>
 801cf76:	2b16      	cmp	r3, #22
 801cf78:	d101      	bne.n	801cf7e <__sflush_r+0xb6>
 801cf7a:	602f      	str	r7, [r5, #0]
 801cf7c:	e7b1      	b.n	801cee2 <__sflush_r+0x1a>
 801cf7e:	89a3      	ldrh	r3, [r4, #12]
 801cf80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cf84:	81a3      	strh	r3, [r4, #12]
 801cf86:	e7ad      	b.n	801cee4 <__sflush_r+0x1c>
 801cf88:	690f      	ldr	r7, [r1, #16]
 801cf8a:	2f00      	cmp	r7, #0
 801cf8c:	d0a9      	beq.n	801cee2 <__sflush_r+0x1a>
 801cf8e:	0793      	lsls	r3, r2, #30
 801cf90:	680e      	ldr	r6, [r1, #0]
 801cf92:	bf08      	it	eq
 801cf94:	694b      	ldreq	r3, [r1, #20]
 801cf96:	600f      	str	r7, [r1, #0]
 801cf98:	bf18      	it	ne
 801cf9a:	2300      	movne	r3, #0
 801cf9c:	eba6 0807 	sub.w	r8, r6, r7
 801cfa0:	608b      	str	r3, [r1, #8]
 801cfa2:	f1b8 0f00 	cmp.w	r8, #0
 801cfa6:	dd9c      	ble.n	801cee2 <__sflush_r+0x1a>
 801cfa8:	4643      	mov	r3, r8
 801cfaa:	463a      	mov	r2, r7
 801cfac:	6a21      	ldr	r1, [r4, #32]
 801cfae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801cfb0:	4628      	mov	r0, r5
 801cfb2:	47b0      	blx	r6
 801cfb4:	2800      	cmp	r0, #0
 801cfb6:	dc06      	bgt.n	801cfc6 <__sflush_r+0xfe>
 801cfb8:	89a3      	ldrh	r3, [r4, #12]
 801cfba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cfbe:	81a3      	strh	r3, [r4, #12]
 801cfc0:	f04f 30ff 	mov.w	r0, #4294967295
 801cfc4:	e78e      	b.n	801cee4 <__sflush_r+0x1c>
 801cfc6:	4407      	add	r7, r0
 801cfc8:	eba8 0800 	sub.w	r8, r8, r0
 801cfcc:	e7e9      	b.n	801cfa2 <__sflush_r+0xda>
 801cfce:	bf00      	nop
 801cfd0:	20400001 	.word	0x20400001

0801cfd4 <_fflush_r>:
 801cfd4:	b538      	push	{r3, r4, r5, lr}
 801cfd6:	690b      	ldr	r3, [r1, #16]
 801cfd8:	4605      	mov	r5, r0
 801cfda:	460c      	mov	r4, r1
 801cfdc:	b1db      	cbz	r3, 801d016 <_fflush_r+0x42>
 801cfde:	b118      	cbz	r0, 801cfe8 <_fflush_r+0x14>
 801cfe0:	6983      	ldr	r3, [r0, #24]
 801cfe2:	b90b      	cbnz	r3, 801cfe8 <_fflush_r+0x14>
 801cfe4:	f000 f860 	bl	801d0a8 <__sinit>
 801cfe8:	4b0c      	ldr	r3, [pc, #48]	; (801d01c <_fflush_r+0x48>)
 801cfea:	429c      	cmp	r4, r3
 801cfec:	d109      	bne.n	801d002 <_fflush_r+0x2e>
 801cfee:	686c      	ldr	r4, [r5, #4]
 801cff0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cff4:	b17b      	cbz	r3, 801d016 <_fflush_r+0x42>
 801cff6:	4621      	mov	r1, r4
 801cff8:	4628      	mov	r0, r5
 801cffa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801cffe:	f7ff bf63 	b.w	801cec8 <__sflush_r>
 801d002:	4b07      	ldr	r3, [pc, #28]	; (801d020 <_fflush_r+0x4c>)
 801d004:	429c      	cmp	r4, r3
 801d006:	d101      	bne.n	801d00c <_fflush_r+0x38>
 801d008:	68ac      	ldr	r4, [r5, #8]
 801d00a:	e7f1      	b.n	801cff0 <_fflush_r+0x1c>
 801d00c:	4b05      	ldr	r3, [pc, #20]	; (801d024 <_fflush_r+0x50>)
 801d00e:	429c      	cmp	r4, r3
 801d010:	bf08      	it	eq
 801d012:	68ec      	ldreq	r4, [r5, #12]
 801d014:	e7ec      	b.n	801cff0 <_fflush_r+0x1c>
 801d016:	2000      	movs	r0, #0
 801d018:	bd38      	pop	{r3, r4, r5, pc}
 801d01a:	bf00      	nop
 801d01c:	0801f4d8 	.word	0x0801f4d8
 801d020:	0801f4f8 	.word	0x0801f4f8
 801d024:	0801f4b8 	.word	0x0801f4b8

0801d028 <std>:
 801d028:	2300      	movs	r3, #0
 801d02a:	b510      	push	{r4, lr}
 801d02c:	4604      	mov	r4, r0
 801d02e:	e9c0 3300 	strd	r3, r3, [r0]
 801d032:	6083      	str	r3, [r0, #8]
 801d034:	8181      	strh	r1, [r0, #12]
 801d036:	6643      	str	r3, [r0, #100]	; 0x64
 801d038:	81c2      	strh	r2, [r0, #14]
 801d03a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801d03e:	6183      	str	r3, [r0, #24]
 801d040:	4619      	mov	r1, r3
 801d042:	2208      	movs	r2, #8
 801d044:	305c      	adds	r0, #92	; 0x5c
 801d046:	f7fd f8be 	bl	801a1c6 <memset>
 801d04a:	4b05      	ldr	r3, [pc, #20]	; (801d060 <std+0x38>)
 801d04c:	6263      	str	r3, [r4, #36]	; 0x24
 801d04e:	4b05      	ldr	r3, [pc, #20]	; (801d064 <std+0x3c>)
 801d050:	62a3      	str	r3, [r4, #40]	; 0x28
 801d052:	4b05      	ldr	r3, [pc, #20]	; (801d068 <std+0x40>)
 801d054:	62e3      	str	r3, [r4, #44]	; 0x2c
 801d056:	4b05      	ldr	r3, [pc, #20]	; (801d06c <std+0x44>)
 801d058:	6224      	str	r4, [r4, #32]
 801d05a:	6323      	str	r3, [r4, #48]	; 0x30
 801d05c:	bd10      	pop	{r4, pc}
 801d05e:	bf00      	nop
 801d060:	0801e661 	.word	0x0801e661
 801d064:	0801e683 	.word	0x0801e683
 801d068:	0801e6bb 	.word	0x0801e6bb
 801d06c:	0801e6df 	.word	0x0801e6df

0801d070 <_cleanup_r>:
 801d070:	4901      	ldr	r1, [pc, #4]	; (801d078 <_cleanup_r+0x8>)
 801d072:	f000 b885 	b.w	801d180 <_fwalk_reent>
 801d076:	bf00      	nop
 801d078:	0801cfd5 	.word	0x0801cfd5

0801d07c <__sfmoreglue>:
 801d07c:	b570      	push	{r4, r5, r6, lr}
 801d07e:	1e4a      	subs	r2, r1, #1
 801d080:	2568      	movs	r5, #104	; 0x68
 801d082:	4355      	muls	r5, r2
 801d084:	460e      	mov	r6, r1
 801d086:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801d08a:	f001 f8c3 	bl	801e214 <_malloc_r>
 801d08e:	4604      	mov	r4, r0
 801d090:	b140      	cbz	r0, 801d0a4 <__sfmoreglue+0x28>
 801d092:	2100      	movs	r1, #0
 801d094:	e9c0 1600 	strd	r1, r6, [r0]
 801d098:	300c      	adds	r0, #12
 801d09a:	60a0      	str	r0, [r4, #8]
 801d09c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801d0a0:	f7fd f891 	bl	801a1c6 <memset>
 801d0a4:	4620      	mov	r0, r4
 801d0a6:	bd70      	pop	{r4, r5, r6, pc}

0801d0a8 <__sinit>:
 801d0a8:	6983      	ldr	r3, [r0, #24]
 801d0aa:	b510      	push	{r4, lr}
 801d0ac:	4604      	mov	r4, r0
 801d0ae:	bb33      	cbnz	r3, 801d0fe <__sinit+0x56>
 801d0b0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801d0b4:	6503      	str	r3, [r0, #80]	; 0x50
 801d0b6:	4b12      	ldr	r3, [pc, #72]	; (801d100 <__sinit+0x58>)
 801d0b8:	4a12      	ldr	r2, [pc, #72]	; (801d104 <__sinit+0x5c>)
 801d0ba:	681b      	ldr	r3, [r3, #0]
 801d0bc:	6282      	str	r2, [r0, #40]	; 0x28
 801d0be:	4298      	cmp	r0, r3
 801d0c0:	bf04      	itt	eq
 801d0c2:	2301      	moveq	r3, #1
 801d0c4:	6183      	streq	r3, [r0, #24]
 801d0c6:	f000 f81f 	bl	801d108 <__sfp>
 801d0ca:	6060      	str	r0, [r4, #4]
 801d0cc:	4620      	mov	r0, r4
 801d0ce:	f000 f81b 	bl	801d108 <__sfp>
 801d0d2:	60a0      	str	r0, [r4, #8]
 801d0d4:	4620      	mov	r0, r4
 801d0d6:	f000 f817 	bl	801d108 <__sfp>
 801d0da:	2200      	movs	r2, #0
 801d0dc:	60e0      	str	r0, [r4, #12]
 801d0de:	2104      	movs	r1, #4
 801d0e0:	6860      	ldr	r0, [r4, #4]
 801d0e2:	f7ff ffa1 	bl	801d028 <std>
 801d0e6:	2201      	movs	r2, #1
 801d0e8:	2109      	movs	r1, #9
 801d0ea:	68a0      	ldr	r0, [r4, #8]
 801d0ec:	f7ff ff9c 	bl	801d028 <std>
 801d0f0:	2202      	movs	r2, #2
 801d0f2:	2112      	movs	r1, #18
 801d0f4:	68e0      	ldr	r0, [r4, #12]
 801d0f6:	f7ff ff97 	bl	801d028 <std>
 801d0fa:	2301      	movs	r3, #1
 801d0fc:	61a3      	str	r3, [r4, #24]
 801d0fe:	bd10      	pop	{r4, pc}
 801d100:	0801f408 	.word	0x0801f408
 801d104:	0801d071 	.word	0x0801d071

0801d108 <__sfp>:
 801d108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d10a:	4b1b      	ldr	r3, [pc, #108]	; (801d178 <__sfp+0x70>)
 801d10c:	681e      	ldr	r6, [r3, #0]
 801d10e:	69b3      	ldr	r3, [r6, #24]
 801d110:	4607      	mov	r7, r0
 801d112:	b913      	cbnz	r3, 801d11a <__sfp+0x12>
 801d114:	4630      	mov	r0, r6
 801d116:	f7ff ffc7 	bl	801d0a8 <__sinit>
 801d11a:	3648      	adds	r6, #72	; 0x48
 801d11c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801d120:	3b01      	subs	r3, #1
 801d122:	d503      	bpl.n	801d12c <__sfp+0x24>
 801d124:	6833      	ldr	r3, [r6, #0]
 801d126:	b133      	cbz	r3, 801d136 <__sfp+0x2e>
 801d128:	6836      	ldr	r6, [r6, #0]
 801d12a:	e7f7      	b.n	801d11c <__sfp+0x14>
 801d12c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801d130:	b16d      	cbz	r5, 801d14e <__sfp+0x46>
 801d132:	3468      	adds	r4, #104	; 0x68
 801d134:	e7f4      	b.n	801d120 <__sfp+0x18>
 801d136:	2104      	movs	r1, #4
 801d138:	4638      	mov	r0, r7
 801d13a:	f7ff ff9f 	bl	801d07c <__sfmoreglue>
 801d13e:	6030      	str	r0, [r6, #0]
 801d140:	2800      	cmp	r0, #0
 801d142:	d1f1      	bne.n	801d128 <__sfp+0x20>
 801d144:	230c      	movs	r3, #12
 801d146:	603b      	str	r3, [r7, #0]
 801d148:	4604      	mov	r4, r0
 801d14a:	4620      	mov	r0, r4
 801d14c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d14e:	4b0b      	ldr	r3, [pc, #44]	; (801d17c <__sfp+0x74>)
 801d150:	6665      	str	r5, [r4, #100]	; 0x64
 801d152:	e9c4 5500 	strd	r5, r5, [r4]
 801d156:	60a5      	str	r5, [r4, #8]
 801d158:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801d15c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 801d160:	2208      	movs	r2, #8
 801d162:	4629      	mov	r1, r5
 801d164:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801d168:	f7fd f82d 	bl	801a1c6 <memset>
 801d16c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801d170:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801d174:	e7e9      	b.n	801d14a <__sfp+0x42>
 801d176:	bf00      	nop
 801d178:	0801f408 	.word	0x0801f408
 801d17c:	ffff0001 	.word	0xffff0001

0801d180 <_fwalk_reent>:
 801d180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d184:	4680      	mov	r8, r0
 801d186:	4689      	mov	r9, r1
 801d188:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801d18c:	2600      	movs	r6, #0
 801d18e:	b914      	cbnz	r4, 801d196 <_fwalk_reent+0x16>
 801d190:	4630      	mov	r0, r6
 801d192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d196:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801d19a:	3f01      	subs	r7, #1
 801d19c:	d501      	bpl.n	801d1a2 <_fwalk_reent+0x22>
 801d19e:	6824      	ldr	r4, [r4, #0]
 801d1a0:	e7f5      	b.n	801d18e <_fwalk_reent+0xe>
 801d1a2:	89ab      	ldrh	r3, [r5, #12]
 801d1a4:	2b01      	cmp	r3, #1
 801d1a6:	d907      	bls.n	801d1b8 <_fwalk_reent+0x38>
 801d1a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801d1ac:	3301      	adds	r3, #1
 801d1ae:	d003      	beq.n	801d1b8 <_fwalk_reent+0x38>
 801d1b0:	4629      	mov	r1, r5
 801d1b2:	4640      	mov	r0, r8
 801d1b4:	47c8      	blx	r9
 801d1b6:	4306      	orrs	r6, r0
 801d1b8:	3568      	adds	r5, #104	; 0x68
 801d1ba:	e7ee      	b.n	801d19a <_fwalk_reent+0x1a>

0801d1bc <rshift>:
 801d1bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 801d1be:	6906      	ldr	r6, [r0, #16]
 801d1c0:	114b      	asrs	r3, r1, #5
 801d1c2:	429e      	cmp	r6, r3
 801d1c4:	f100 0414 	add.w	r4, r0, #20
 801d1c8:	dd30      	ble.n	801d22c <rshift+0x70>
 801d1ca:	f011 011f 	ands.w	r1, r1, #31
 801d1ce:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801d1d2:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 801d1d6:	d108      	bne.n	801d1ea <rshift+0x2e>
 801d1d8:	4621      	mov	r1, r4
 801d1da:	42b2      	cmp	r2, r6
 801d1dc:	460b      	mov	r3, r1
 801d1de:	d211      	bcs.n	801d204 <rshift+0x48>
 801d1e0:	f852 3b04 	ldr.w	r3, [r2], #4
 801d1e4:	f841 3b04 	str.w	r3, [r1], #4
 801d1e8:	e7f7      	b.n	801d1da <rshift+0x1e>
 801d1ea:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 801d1ee:	f1c1 0c20 	rsb	ip, r1, #32
 801d1f2:	40cd      	lsrs	r5, r1
 801d1f4:	3204      	adds	r2, #4
 801d1f6:	4623      	mov	r3, r4
 801d1f8:	42b2      	cmp	r2, r6
 801d1fa:	4617      	mov	r7, r2
 801d1fc:	d30c      	bcc.n	801d218 <rshift+0x5c>
 801d1fe:	601d      	str	r5, [r3, #0]
 801d200:	b105      	cbz	r5, 801d204 <rshift+0x48>
 801d202:	3304      	adds	r3, #4
 801d204:	1b1a      	subs	r2, r3, r4
 801d206:	42a3      	cmp	r3, r4
 801d208:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801d20c:	bf08      	it	eq
 801d20e:	2300      	moveq	r3, #0
 801d210:	6102      	str	r2, [r0, #16]
 801d212:	bf08      	it	eq
 801d214:	6143      	streq	r3, [r0, #20]
 801d216:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d218:	683f      	ldr	r7, [r7, #0]
 801d21a:	fa07 f70c 	lsl.w	r7, r7, ip
 801d21e:	433d      	orrs	r5, r7
 801d220:	f843 5b04 	str.w	r5, [r3], #4
 801d224:	f852 5b04 	ldr.w	r5, [r2], #4
 801d228:	40cd      	lsrs	r5, r1
 801d22a:	e7e5      	b.n	801d1f8 <rshift+0x3c>
 801d22c:	4623      	mov	r3, r4
 801d22e:	e7e9      	b.n	801d204 <rshift+0x48>

0801d230 <__hexdig_fun>:
 801d230:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801d234:	2b09      	cmp	r3, #9
 801d236:	d802      	bhi.n	801d23e <__hexdig_fun+0xe>
 801d238:	3820      	subs	r0, #32
 801d23a:	b2c0      	uxtb	r0, r0
 801d23c:	4770      	bx	lr
 801d23e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801d242:	2b05      	cmp	r3, #5
 801d244:	d801      	bhi.n	801d24a <__hexdig_fun+0x1a>
 801d246:	3847      	subs	r0, #71	; 0x47
 801d248:	e7f7      	b.n	801d23a <__hexdig_fun+0xa>
 801d24a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801d24e:	2b05      	cmp	r3, #5
 801d250:	d801      	bhi.n	801d256 <__hexdig_fun+0x26>
 801d252:	3827      	subs	r0, #39	; 0x27
 801d254:	e7f1      	b.n	801d23a <__hexdig_fun+0xa>
 801d256:	2000      	movs	r0, #0
 801d258:	4770      	bx	lr

0801d25a <__gethex>:
 801d25a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d25e:	b08b      	sub	sp, #44	; 0x2c
 801d260:	468a      	mov	sl, r1
 801d262:	9002      	str	r0, [sp, #8]
 801d264:	9816      	ldr	r0, [sp, #88]	; 0x58
 801d266:	9306      	str	r3, [sp, #24]
 801d268:	4690      	mov	r8, r2
 801d26a:	f000 fad0 	bl	801d80e <__localeconv_l>
 801d26e:	6803      	ldr	r3, [r0, #0]
 801d270:	9303      	str	r3, [sp, #12]
 801d272:	4618      	mov	r0, r3
 801d274:	f7e2 ffbc 	bl	80001f0 <strlen>
 801d278:	9b03      	ldr	r3, [sp, #12]
 801d27a:	9001      	str	r0, [sp, #4]
 801d27c:	4403      	add	r3, r0
 801d27e:	f04f 0b00 	mov.w	fp, #0
 801d282:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801d286:	9307      	str	r3, [sp, #28]
 801d288:	f8da 3000 	ldr.w	r3, [sl]
 801d28c:	3302      	adds	r3, #2
 801d28e:	461f      	mov	r7, r3
 801d290:	f813 0b01 	ldrb.w	r0, [r3], #1
 801d294:	2830      	cmp	r0, #48	; 0x30
 801d296:	d06c      	beq.n	801d372 <__gethex+0x118>
 801d298:	f7ff ffca 	bl	801d230 <__hexdig_fun>
 801d29c:	4604      	mov	r4, r0
 801d29e:	2800      	cmp	r0, #0
 801d2a0:	d16a      	bne.n	801d378 <__gethex+0x11e>
 801d2a2:	9a01      	ldr	r2, [sp, #4]
 801d2a4:	9903      	ldr	r1, [sp, #12]
 801d2a6:	4638      	mov	r0, r7
 801d2a8:	f001 fa1d 	bl	801e6e6 <strncmp>
 801d2ac:	2800      	cmp	r0, #0
 801d2ae:	d166      	bne.n	801d37e <__gethex+0x124>
 801d2b0:	9b01      	ldr	r3, [sp, #4]
 801d2b2:	5cf8      	ldrb	r0, [r7, r3]
 801d2b4:	18fe      	adds	r6, r7, r3
 801d2b6:	f7ff ffbb 	bl	801d230 <__hexdig_fun>
 801d2ba:	2800      	cmp	r0, #0
 801d2bc:	d062      	beq.n	801d384 <__gethex+0x12a>
 801d2be:	4633      	mov	r3, r6
 801d2c0:	7818      	ldrb	r0, [r3, #0]
 801d2c2:	2830      	cmp	r0, #48	; 0x30
 801d2c4:	461f      	mov	r7, r3
 801d2c6:	f103 0301 	add.w	r3, r3, #1
 801d2ca:	d0f9      	beq.n	801d2c0 <__gethex+0x66>
 801d2cc:	f7ff ffb0 	bl	801d230 <__hexdig_fun>
 801d2d0:	fab0 f580 	clz	r5, r0
 801d2d4:	096d      	lsrs	r5, r5, #5
 801d2d6:	4634      	mov	r4, r6
 801d2d8:	f04f 0b01 	mov.w	fp, #1
 801d2dc:	463a      	mov	r2, r7
 801d2de:	4616      	mov	r6, r2
 801d2e0:	3201      	adds	r2, #1
 801d2e2:	7830      	ldrb	r0, [r6, #0]
 801d2e4:	f7ff ffa4 	bl	801d230 <__hexdig_fun>
 801d2e8:	2800      	cmp	r0, #0
 801d2ea:	d1f8      	bne.n	801d2de <__gethex+0x84>
 801d2ec:	9a01      	ldr	r2, [sp, #4]
 801d2ee:	9903      	ldr	r1, [sp, #12]
 801d2f0:	4630      	mov	r0, r6
 801d2f2:	f001 f9f8 	bl	801e6e6 <strncmp>
 801d2f6:	b950      	cbnz	r0, 801d30e <__gethex+0xb4>
 801d2f8:	b954      	cbnz	r4, 801d310 <__gethex+0xb6>
 801d2fa:	9b01      	ldr	r3, [sp, #4]
 801d2fc:	18f4      	adds	r4, r6, r3
 801d2fe:	4622      	mov	r2, r4
 801d300:	4616      	mov	r6, r2
 801d302:	3201      	adds	r2, #1
 801d304:	7830      	ldrb	r0, [r6, #0]
 801d306:	f7ff ff93 	bl	801d230 <__hexdig_fun>
 801d30a:	2800      	cmp	r0, #0
 801d30c:	d1f8      	bne.n	801d300 <__gethex+0xa6>
 801d30e:	b10c      	cbz	r4, 801d314 <__gethex+0xba>
 801d310:	1ba4      	subs	r4, r4, r6
 801d312:	00a4      	lsls	r4, r4, #2
 801d314:	7833      	ldrb	r3, [r6, #0]
 801d316:	2b50      	cmp	r3, #80	; 0x50
 801d318:	d001      	beq.n	801d31e <__gethex+0xc4>
 801d31a:	2b70      	cmp	r3, #112	; 0x70
 801d31c:	d140      	bne.n	801d3a0 <__gethex+0x146>
 801d31e:	7873      	ldrb	r3, [r6, #1]
 801d320:	2b2b      	cmp	r3, #43	; 0x2b
 801d322:	d031      	beq.n	801d388 <__gethex+0x12e>
 801d324:	2b2d      	cmp	r3, #45	; 0x2d
 801d326:	d033      	beq.n	801d390 <__gethex+0x136>
 801d328:	1c71      	adds	r1, r6, #1
 801d32a:	f04f 0900 	mov.w	r9, #0
 801d32e:	7808      	ldrb	r0, [r1, #0]
 801d330:	f7ff ff7e 	bl	801d230 <__hexdig_fun>
 801d334:	1e43      	subs	r3, r0, #1
 801d336:	b2db      	uxtb	r3, r3
 801d338:	2b18      	cmp	r3, #24
 801d33a:	d831      	bhi.n	801d3a0 <__gethex+0x146>
 801d33c:	f1a0 0210 	sub.w	r2, r0, #16
 801d340:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801d344:	f7ff ff74 	bl	801d230 <__hexdig_fun>
 801d348:	1e43      	subs	r3, r0, #1
 801d34a:	b2db      	uxtb	r3, r3
 801d34c:	2b18      	cmp	r3, #24
 801d34e:	d922      	bls.n	801d396 <__gethex+0x13c>
 801d350:	f1b9 0f00 	cmp.w	r9, #0
 801d354:	d000      	beq.n	801d358 <__gethex+0xfe>
 801d356:	4252      	negs	r2, r2
 801d358:	4414      	add	r4, r2
 801d35a:	f8ca 1000 	str.w	r1, [sl]
 801d35e:	b30d      	cbz	r5, 801d3a4 <__gethex+0x14a>
 801d360:	f1bb 0f00 	cmp.w	fp, #0
 801d364:	bf0c      	ite	eq
 801d366:	2706      	moveq	r7, #6
 801d368:	2700      	movne	r7, #0
 801d36a:	4638      	mov	r0, r7
 801d36c:	b00b      	add	sp, #44	; 0x2c
 801d36e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d372:	f10b 0b01 	add.w	fp, fp, #1
 801d376:	e78a      	b.n	801d28e <__gethex+0x34>
 801d378:	2500      	movs	r5, #0
 801d37a:	462c      	mov	r4, r5
 801d37c:	e7ae      	b.n	801d2dc <__gethex+0x82>
 801d37e:	463e      	mov	r6, r7
 801d380:	2501      	movs	r5, #1
 801d382:	e7c7      	b.n	801d314 <__gethex+0xba>
 801d384:	4604      	mov	r4, r0
 801d386:	e7fb      	b.n	801d380 <__gethex+0x126>
 801d388:	f04f 0900 	mov.w	r9, #0
 801d38c:	1cb1      	adds	r1, r6, #2
 801d38e:	e7ce      	b.n	801d32e <__gethex+0xd4>
 801d390:	f04f 0901 	mov.w	r9, #1
 801d394:	e7fa      	b.n	801d38c <__gethex+0x132>
 801d396:	230a      	movs	r3, #10
 801d398:	fb03 0202 	mla	r2, r3, r2, r0
 801d39c:	3a10      	subs	r2, #16
 801d39e:	e7cf      	b.n	801d340 <__gethex+0xe6>
 801d3a0:	4631      	mov	r1, r6
 801d3a2:	e7da      	b.n	801d35a <__gethex+0x100>
 801d3a4:	1bf3      	subs	r3, r6, r7
 801d3a6:	3b01      	subs	r3, #1
 801d3a8:	4629      	mov	r1, r5
 801d3aa:	2b07      	cmp	r3, #7
 801d3ac:	dc49      	bgt.n	801d442 <__gethex+0x1e8>
 801d3ae:	9802      	ldr	r0, [sp, #8]
 801d3b0:	f000 fad5 	bl	801d95e <_Balloc>
 801d3b4:	9b01      	ldr	r3, [sp, #4]
 801d3b6:	f100 0914 	add.w	r9, r0, #20
 801d3ba:	f04f 0b00 	mov.w	fp, #0
 801d3be:	f1c3 0301 	rsb	r3, r3, #1
 801d3c2:	4605      	mov	r5, r0
 801d3c4:	f8cd 9010 	str.w	r9, [sp, #16]
 801d3c8:	46da      	mov	sl, fp
 801d3ca:	9308      	str	r3, [sp, #32]
 801d3cc:	42b7      	cmp	r7, r6
 801d3ce:	d33b      	bcc.n	801d448 <__gethex+0x1ee>
 801d3d0:	9804      	ldr	r0, [sp, #16]
 801d3d2:	f840 ab04 	str.w	sl, [r0], #4
 801d3d6:	eba0 0009 	sub.w	r0, r0, r9
 801d3da:	1080      	asrs	r0, r0, #2
 801d3dc:	6128      	str	r0, [r5, #16]
 801d3de:	0147      	lsls	r7, r0, #5
 801d3e0:	4650      	mov	r0, sl
 801d3e2:	f000 fb80 	bl	801dae6 <__hi0bits>
 801d3e6:	f8d8 6000 	ldr.w	r6, [r8]
 801d3ea:	1a3f      	subs	r7, r7, r0
 801d3ec:	42b7      	cmp	r7, r6
 801d3ee:	dd64      	ble.n	801d4ba <__gethex+0x260>
 801d3f0:	1bbf      	subs	r7, r7, r6
 801d3f2:	4639      	mov	r1, r7
 801d3f4:	4628      	mov	r0, r5
 801d3f6:	f000 fe8f 	bl	801e118 <__any_on>
 801d3fa:	4682      	mov	sl, r0
 801d3fc:	b178      	cbz	r0, 801d41e <__gethex+0x1c4>
 801d3fe:	1e7b      	subs	r3, r7, #1
 801d400:	1159      	asrs	r1, r3, #5
 801d402:	f003 021f 	and.w	r2, r3, #31
 801d406:	f04f 0a01 	mov.w	sl, #1
 801d40a:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801d40e:	fa0a f202 	lsl.w	r2, sl, r2
 801d412:	420a      	tst	r2, r1
 801d414:	d003      	beq.n	801d41e <__gethex+0x1c4>
 801d416:	4553      	cmp	r3, sl
 801d418:	dc46      	bgt.n	801d4a8 <__gethex+0x24e>
 801d41a:	f04f 0a02 	mov.w	sl, #2
 801d41e:	4639      	mov	r1, r7
 801d420:	4628      	mov	r0, r5
 801d422:	f7ff fecb 	bl	801d1bc <rshift>
 801d426:	443c      	add	r4, r7
 801d428:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801d42c:	42a3      	cmp	r3, r4
 801d42e:	da52      	bge.n	801d4d6 <__gethex+0x27c>
 801d430:	4629      	mov	r1, r5
 801d432:	9802      	ldr	r0, [sp, #8]
 801d434:	f000 fac7 	bl	801d9c6 <_Bfree>
 801d438:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801d43a:	2300      	movs	r3, #0
 801d43c:	6013      	str	r3, [r2, #0]
 801d43e:	27a3      	movs	r7, #163	; 0xa3
 801d440:	e793      	b.n	801d36a <__gethex+0x110>
 801d442:	3101      	adds	r1, #1
 801d444:	105b      	asrs	r3, r3, #1
 801d446:	e7b0      	b.n	801d3aa <__gethex+0x150>
 801d448:	1e73      	subs	r3, r6, #1
 801d44a:	9305      	str	r3, [sp, #20]
 801d44c:	9a07      	ldr	r2, [sp, #28]
 801d44e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801d452:	4293      	cmp	r3, r2
 801d454:	d018      	beq.n	801d488 <__gethex+0x22e>
 801d456:	f1bb 0f20 	cmp.w	fp, #32
 801d45a:	d107      	bne.n	801d46c <__gethex+0x212>
 801d45c:	9b04      	ldr	r3, [sp, #16]
 801d45e:	f8c3 a000 	str.w	sl, [r3]
 801d462:	3304      	adds	r3, #4
 801d464:	f04f 0a00 	mov.w	sl, #0
 801d468:	9304      	str	r3, [sp, #16]
 801d46a:	46d3      	mov	fp, sl
 801d46c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801d470:	f7ff fede 	bl	801d230 <__hexdig_fun>
 801d474:	f000 000f 	and.w	r0, r0, #15
 801d478:	fa00 f00b 	lsl.w	r0, r0, fp
 801d47c:	ea4a 0a00 	orr.w	sl, sl, r0
 801d480:	f10b 0b04 	add.w	fp, fp, #4
 801d484:	9b05      	ldr	r3, [sp, #20]
 801d486:	e00d      	b.n	801d4a4 <__gethex+0x24a>
 801d488:	9b05      	ldr	r3, [sp, #20]
 801d48a:	9a08      	ldr	r2, [sp, #32]
 801d48c:	4413      	add	r3, r2
 801d48e:	42bb      	cmp	r3, r7
 801d490:	d3e1      	bcc.n	801d456 <__gethex+0x1fc>
 801d492:	4618      	mov	r0, r3
 801d494:	9a01      	ldr	r2, [sp, #4]
 801d496:	9903      	ldr	r1, [sp, #12]
 801d498:	9309      	str	r3, [sp, #36]	; 0x24
 801d49a:	f001 f924 	bl	801e6e6 <strncmp>
 801d49e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d4a0:	2800      	cmp	r0, #0
 801d4a2:	d1d8      	bne.n	801d456 <__gethex+0x1fc>
 801d4a4:	461e      	mov	r6, r3
 801d4a6:	e791      	b.n	801d3cc <__gethex+0x172>
 801d4a8:	1eb9      	subs	r1, r7, #2
 801d4aa:	4628      	mov	r0, r5
 801d4ac:	f000 fe34 	bl	801e118 <__any_on>
 801d4b0:	2800      	cmp	r0, #0
 801d4b2:	d0b2      	beq.n	801d41a <__gethex+0x1c0>
 801d4b4:	f04f 0a03 	mov.w	sl, #3
 801d4b8:	e7b1      	b.n	801d41e <__gethex+0x1c4>
 801d4ba:	da09      	bge.n	801d4d0 <__gethex+0x276>
 801d4bc:	1bf7      	subs	r7, r6, r7
 801d4be:	4629      	mov	r1, r5
 801d4c0:	463a      	mov	r2, r7
 801d4c2:	9802      	ldr	r0, [sp, #8]
 801d4c4:	f000 fc4a 	bl	801dd5c <__lshift>
 801d4c8:	1be4      	subs	r4, r4, r7
 801d4ca:	4605      	mov	r5, r0
 801d4cc:	f100 0914 	add.w	r9, r0, #20
 801d4d0:	f04f 0a00 	mov.w	sl, #0
 801d4d4:	e7a8      	b.n	801d428 <__gethex+0x1ce>
 801d4d6:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801d4da:	42a0      	cmp	r0, r4
 801d4dc:	dd6a      	ble.n	801d5b4 <__gethex+0x35a>
 801d4de:	1b04      	subs	r4, r0, r4
 801d4e0:	42a6      	cmp	r6, r4
 801d4e2:	dc2e      	bgt.n	801d542 <__gethex+0x2e8>
 801d4e4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801d4e8:	2b02      	cmp	r3, #2
 801d4ea:	d022      	beq.n	801d532 <__gethex+0x2d8>
 801d4ec:	2b03      	cmp	r3, #3
 801d4ee:	d024      	beq.n	801d53a <__gethex+0x2e0>
 801d4f0:	2b01      	cmp	r3, #1
 801d4f2:	d115      	bne.n	801d520 <__gethex+0x2c6>
 801d4f4:	42a6      	cmp	r6, r4
 801d4f6:	d113      	bne.n	801d520 <__gethex+0x2c6>
 801d4f8:	2e01      	cmp	r6, #1
 801d4fa:	dc0b      	bgt.n	801d514 <__gethex+0x2ba>
 801d4fc:	9a06      	ldr	r2, [sp, #24]
 801d4fe:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801d502:	6013      	str	r3, [r2, #0]
 801d504:	2301      	movs	r3, #1
 801d506:	612b      	str	r3, [r5, #16]
 801d508:	f8c9 3000 	str.w	r3, [r9]
 801d50c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801d50e:	2762      	movs	r7, #98	; 0x62
 801d510:	601d      	str	r5, [r3, #0]
 801d512:	e72a      	b.n	801d36a <__gethex+0x110>
 801d514:	1e71      	subs	r1, r6, #1
 801d516:	4628      	mov	r0, r5
 801d518:	f000 fdfe 	bl	801e118 <__any_on>
 801d51c:	2800      	cmp	r0, #0
 801d51e:	d1ed      	bne.n	801d4fc <__gethex+0x2a2>
 801d520:	4629      	mov	r1, r5
 801d522:	9802      	ldr	r0, [sp, #8]
 801d524:	f000 fa4f 	bl	801d9c6 <_Bfree>
 801d528:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801d52a:	2300      	movs	r3, #0
 801d52c:	6013      	str	r3, [r2, #0]
 801d52e:	2750      	movs	r7, #80	; 0x50
 801d530:	e71b      	b.n	801d36a <__gethex+0x110>
 801d532:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d534:	2b00      	cmp	r3, #0
 801d536:	d0e1      	beq.n	801d4fc <__gethex+0x2a2>
 801d538:	e7f2      	b.n	801d520 <__gethex+0x2c6>
 801d53a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d53c:	2b00      	cmp	r3, #0
 801d53e:	d1dd      	bne.n	801d4fc <__gethex+0x2a2>
 801d540:	e7ee      	b.n	801d520 <__gethex+0x2c6>
 801d542:	1e67      	subs	r7, r4, #1
 801d544:	f1ba 0f00 	cmp.w	sl, #0
 801d548:	d131      	bne.n	801d5ae <__gethex+0x354>
 801d54a:	b127      	cbz	r7, 801d556 <__gethex+0x2fc>
 801d54c:	4639      	mov	r1, r7
 801d54e:	4628      	mov	r0, r5
 801d550:	f000 fde2 	bl	801e118 <__any_on>
 801d554:	4682      	mov	sl, r0
 801d556:	117a      	asrs	r2, r7, #5
 801d558:	2301      	movs	r3, #1
 801d55a:	f007 071f 	and.w	r7, r7, #31
 801d55e:	fa03 f707 	lsl.w	r7, r3, r7
 801d562:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 801d566:	4621      	mov	r1, r4
 801d568:	421f      	tst	r7, r3
 801d56a:	4628      	mov	r0, r5
 801d56c:	bf18      	it	ne
 801d56e:	f04a 0a02 	orrne.w	sl, sl, #2
 801d572:	1b36      	subs	r6, r6, r4
 801d574:	f7ff fe22 	bl	801d1bc <rshift>
 801d578:	f8d8 4004 	ldr.w	r4, [r8, #4]
 801d57c:	2702      	movs	r7, #2
 801d57e:	f1ba 0f00 	cmp.w	sl, #0
 801d582:	d048      	beq.n	801d616 <__gethex+0x3bc>
 801d584:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801d588:	2b02      	cmp	r3, #2
 801d58a:	d015      	beq.n	801d5b8 <__gethex+0x35e>
 801d58c:	2b03      	cmp	r3, #3
 801d58e:	d017      	beq.n	801d5c0 <__gethex+0x366>
 801d590:	2b01      	cmp	r3, #1
 801d592:	d109      	bne.n	801d5a8 <__gethex+0x34e>
 801d594:	f01a 0f02 	tst.w	sl, #2
 801d598:	d006      	beq.n	801d5a8 <__gethex+0x34e>
 801d59a:	f8d9 3000 	ldr.w	r3, [r9]
 801d59e:	ea4a 0a03 	orr.w	sl, sl, r3
 801d5a2:	f01a 0f01 	tst.w	sl, #1
 801d5a6:	d10e      	bne.n	801d5c6 <__gethex+0x36c>
 801d5a8:	f047 0710 	orr.w	r7, r7, #16
 801d5ac:	e033      	b.n	801d616 <__gethex+0x3bc>
 801d5ae:	f04f 0a01 	mov.w	sl, #1
 801d5b2:	e7d0      	b.n	801d556 <__gethex+0x2fc>
 801d5b4:	2701      	movs	r7, #1
 801d5b6:	e7e2      	b.n	801d57e <__gethex+0x324>
 801d5b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d5ba:	f1c3 0301 	rsb	r3, r3, #1
 801d5be:	9315      	str	r3, [sp, #84]	; 0x54
 801d5c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d5c2:	2b00      	cmp	r3, #0
 801d5c4:	d0f0      	beq.n	801d5a8 <__gethex+0x34e>
 801d5c6:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801d5ca:	f105 0314 	add.w	r3, r5, #20
 801d5ce:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801d5d2:	eb03 010a 	add.w	r1, r3, sl
 801d5d6:	f04f 0c00 	mov.w	ip, #0
 801d5da:	4618      	mov	r0, r3
 801d5dc:	f853 2b04 	ldr.w	r2, [r3], #4
 801d5e0:	f1b2 3fff 	cmp.w	r2, #4294967295
 801d5e4:	d01c      	beq.n	801d620 <__gethex+0x3c6>
 801d5e6:	3201      	adds	r2, #1
 801d5e8:	6002      	str	r2, [r0, #0]
 801d5ea:	2f02      	cmp	r7, #2
 801d5ec:	f105 0314 	add.w	r3, r5, #20
 801d5f0:	d138      	bne.n	801d664 <__gethex+0x40a>
 801d5f2:	f8d8 2000 	ldr.w	r2, [r8]
 801d5f6:	3a01      	subs	r2, #1
 801d5f8:	42b2      	cmp	r2, r6
 801d5fa:	d10a      	bne.n	801d612 <__gethex+0x3b8>
 801d5fc:	1171      	asrs	r1, r6, #5
 801d5fe:	2201      	movs	r2, #1
 801d600:	f006 061f 	and.w	r6, r6, #31
 801d604:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801d608:	fa02 f606 	lsl.w	r6, r2, r6
 801d60c:	421e      	tst	r6, r3
 801d60e:	bf18      	it	ne
 801d610:	4617      	movne	r7, r2
 801d612:	f047 0720 	orr.w	r7, r7, #32
 801d616:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801d618:	601d      	str	r5, [r3, #0]
 801d61a:	9b06      	ldr	r3, [sp, #24]
 801d61c:	601c      	str	r4, [r3, #0]
 801d61e:	e6a4      	b.n	801d36a <__gethex+0x110>
 801d620:	4299      	cmp	r1, r3
 801d622:	f843 cc04 	str.w	ip, [r3, #-4]
 801d626:	d8d8      	bhi.n	801d5da <__gethex+0x380>
 801d628:	68ab      	ldr	r3, [r5, #8]
 801d62a:	4599      	cmp	r9, r3
 801d62c:	db12      	blt.n	801d654 <__gethex+0x3fa>
 801d62e:	6869      	ldr	r1, [r5, #4]
 801d630:	9802      	ldr	r0, [sp, #8]
 801d632:	3101      	adds	r1, #1
 801d634:	f000 f993 	bl	801d95e <_Balloc>
 801d638:	692a      	ldr	r2, [r5, #16]
 801d63a:	3202      	adds	r2, #2
 801d63c:	f105 010c 	add.w	r1, r5, #12
 801d640:	4683      	mov	fp, r0
 801d642:	0092      	lsls	r2, r2, #2
 801d644:	300c      	adds	r0, #12
 801d646:	f7fc fdb3 	bl	801a1b0 <memcpy>
 801d64a:	4629      	mov	r1, r5
 801d64c:	9802      	ldr	r0, [sp, #8]
 801d64e:	f000 f9ba 	bl	801d9c6 <_Bfree>
 801d652:	465d      	mov	r5, fp
 801d654:	692b      	ldr	r3, [r5, #16]
 801d656:	1c5a      	adds	r2, r3, #1
 801d658:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801d65c:	612a      	str	r2, [r5, #16]
 801d65e:	2201      	movs	r2, #1
 801d660:	615a      	str	r2, [r3, #20]
 801d662:	e7c2      	b.n	801d5ea <__gethex+0x390>
 801d664:	692a      	ldr	r2, [r5, #16]
 801d666:	454a      	cmp	r2, r9
 801d668:	dd0b      	ble.n	801d682 <__gethex+0x428>
 801d66a:	2101      	movs	r1, #1
 801d66c:	4628      	mov	r0, r5
 801d66e:	f7ff fda5 	bl	801d1bc <rshift>
 801d672:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801d676:	3401      	adds	r4, #1
 801d678:	42a3      	cmp	r3, r4
 801d67a:	f6ff aed9 	blt.w	801d430 <__gethex+0x1d6>
 801d67e:	2701      	movs	r7, #1
 801d680:	e7c7      	b.n	801d612 <__gethex+0x3b8>
 801d682:	f016 061f 	ands.w	r6, r6, #31
 801d686:	d0fa      	beq.n	801d67e <__gethex+0x424>
 801d688:	449a      	add	sl, r3
 801d68a:	f1c6 0620 	rsb	r6, r6, #32
 801d68e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801d692:	f000 fa28 	bl	801dae6 <__hi0bits>
 801d696:	42b0      	cmp	r0, r6
 801d698:	dbe7      	blt.n	801d66a <__gethex+0x410>
 801d69a:	e7f0      	b.n	801d67e <__gethex+0x424>

0801d69c <L_shift>:
 801d69c:	f1c2 0208 	rsb	r2, r2, #8
 801d6a0:	0092      	lsls	r2, r2, #2
 801d6a2:	b570      	push	{r4, r5, r6, lr}
 801d6a4:	f1c2 0620 	rsb	r6, r2, #32
 801d6a8:	6843      	ldr	r3, [r0, #4]
 801d6aa:	6804      	ldr	r4, [r0, #0]
 801d6ac:	fa03 f506 	lsl.w	r5, r3, r6
 801d6b0:	432c      	orrs	r4, r5
 801d6b2:	40d3      	lsrs	r3, r2
 801d6b4:	6004      	str	r4, [r0, #0]
 801d6b6:	f840 3f04 	str.w	r3, [r0, #4]!
 801d6ba:	4288      	cmp	r0, r1
 801d6bc:	d3f4      	bcc.n	801d6a8 <L_shift+0xc>
 801d6be:	bd70      	pop	{r4, r5, r6, pc}

0801d6c0 <__match>:
 801d6c0:	b530      	push	{r4, r5, lr}
 801d6c2:	6803      	ldr	r3, [r0, #0]
 801d6c4:	3301      	adds	r3, #1
 801d6c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801d6ca:	b914      	cbnz	r4, 801d6d2 <__match+0x12>
 801d6cc:	6003      	str	r3, [r0, #0]
 801d6ce:	2001      	movs	r0, #1
 801d6d0:	bd30      	pop	{r4, r5, pc}
 801d6d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d6d6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801d6da:	2d19      	cmp	r5, #25
 801d6dc:	bf98      	it	ls
 801d6de:	3220      	addls	r2, #32
 801d6e0:	42a2      	cmp	r2, r4
 801d6e2:	d0f0      	beq.n	801d6c6 <__match+0x6>
 801d6e4:	2000      	movs	r0, #0
 801d6e6:	e7f3      	b.n	801d6d0 <__match+0x10>

0801d6e8 <__hexnan>:
 801d6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d6ec:	680b      	ldr	r3, [r1, #0]
 801d6ee:	6801      	ldr	r1, [r0, #0]
 801d6f0:	115f      	asrs	r7, r3, #5
 801d6f2:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 801d6f6:	f013 031f 	ands.w	r3, r3, #31
 801d6fa:	b087      	sub	sp, #28
 801d6fc:	bf18      	it	ne
 801d6fe:	3704      	addne	r7, #4
 801d700:	2500      	movs	r5, #0
 801d702:	1f3e      	subs	r6, r7, #4
 801d704:	4682      	mov	sl, r0
 801d706:	4690      	mov	r8, r2
 801d708:	9301      	str	r3, [sp, #4]
 801d70a:	f847 5c04 	str.w	r5, [r7, #-4]
 801d70e:	46b1      	mov	r9, r6
 801d710:	4634      	mov	r4, r6
 801d712:	9502      	str	r5, [sp, #8]
 801d714:	46ab      	mov	fp, r5
 801d716:	784a      	ldrb	r2, [r1, #1]
 801d718:	1c4b      	adds	r3, r1, #1
 801d71a:	9303      	str	r3, [sp, #12]
 801d71c:	b342      	cbz	r2, 801d770 <__hexnan+0x88>
 801d71e:	4610      	mov	r0, r2
 801d720:	9105      	str	r1, [sp, #20]
 801d722:	9204      	str	r2, [sp, #16]
 801d724:	f7ff fd84 	bl	801d230 <__hexdig_fun>
 801d728:	2800      	cmp	r0, #0
 801d72a:	d143      	bne.n	801d7b4 <__hexnan+0xcc>
 801d72c:	9a04      	ldr	r2, [sp, #16]
 801d72e:	9905      	ldr	r1, [sp, #20]
 801d730:	2a20      	cmp	r2, #32
 801d732:	d818      	bhi.n	801d766 <__hexnan+0x7e>
 801d734:	9b02      	ldr	r3, [sp, #8]
 801d736:	459b      	cmp	fp, r3
 801d738:	dd13      	ble.n	801d762 <__hexnan+0x7a>
 801d73a:	454c      	cmp	r4, r9
 801d73c:	d206      	bcs.n	801d74c <__hexnan+0x64>
 801d73e:	2d07      	cmp	r5, #7
 801d740:	dc04      	bgt.n	801d74c <__hexnan+0x64>
 801d742:	462a      	mov	r2, r5
 801d744:	4649      	mov	r1, r9
 801d746:	4620      	mov	r0, r4
 801d748:	f7ff ffa8 	bl	801d69c <L_shift>
 801d74c:	4544      	cmp	r4, r8
 801d74e:	d944      	bls.n	801d7da <__hexnan+0xf2>
 801d750:	2300      	movs	r3, #0
 801d752:	f1a4 0904 	sub.w	r9, r4, #4
 801d756:	f844 3c04 	str.w	r3, [r4, #-4]
 801d75a:	f8cd b008 	str.w	fp, [sp, #8]
 801d75e:	464c      	mov	r4, r9
 801d760:	461d      	mov	r5, r3
 801d762:	9903      	ldr	r1, [sp, #12]
 801d764:	e7d7      	b.n	801d716 <__hexnan+0x2e>
 801d766:	2a29      	cmp	r2, #41	; 0x29
 801d768:	d14a      	bne.n	801d800 <__hexnan+0x118>
 801d76a:	3102      	adds	r1, #2
 801d76c:	f8ca 1000 	str.w	r1, [sl]
 801d770:	f1bb 0f00 	cmp.w	fp, #0
 801d774:	d044      	beq.n	801d800 <__hexnan+0x118>
 801d776:	454c      	cmp	r4, r9
 801d778:	d206      	bcs.n	801d788 <__hexnan+0xa0>
 801d77a:	2d07      	cmp	r5, #7
 801d77c:	dc04      	bgt.n	801d788 <__hexnan+0xa0>
 801d77e:	462a      	mov	r2, r5
 801d780:	4649      	mov	r1, r9
 801d782:	4620      	mov	r0, r4
 801d784:	f7ff ff8a 	bl	801d69c <L_shift>
 801d788:	4544      	cmp	r4, r8
 801d78a:	d928      	bls.n	801d7de <__hexnan+0xf6>
 801d78c:	4643      	mov	r3, r8
 801d78e:	f854 2b04 	ldr.w	r2, [r4], #4
 801d792:	f843 2b04 	str.w	r2, [r3], #4
 801d796:	42a6      	cmp	r6, r4
 801d798:	d2f9      	bcs.n	801d78e <__hexnan+0xa6>
 801d79a:	2200      	movs	r2, #0
 801d79c:	f843 2b04 	str.w	r2, [r3], #4
 801d7a0:	429e      	cmp	r6, r3
 801d7a2:	d2fb      	bcs.n	801d79c <__hexnan+0xb4>
 801d7a4:	6833      	ldr	r3, [r6, #0]
 801d7a6:	b91b      	cbnz	r3, 801d7b0 <__hexnan+0xc8>
 801d7a8:	4546      	cmp	r6, r8
 801d7aa:	d127      	bne.n	801d7fc <__hexnan+0x114>
 801d7ac:	2301      	movs	r3, #1
 801d7ae:	6033      	str	r3, [r6, #0]
 801d7b0:	2005      	movs	r0, #5
 801d7b2:	e026      	b.n	801d802 <__hexnan+0x11a>
 801d7b4:	3501      	adds	r5, #1
 801d7b6:	2d08      	cmp	r5, #8
 801d7b8:	f10b 0b01 	add.w	fp, fp, #1
 801d7bc:	dd06      	ble.n	801d7cc <__hexnan+0xe4>
 801d7be:	4544      	cmp	r4, r8
 801d7c0:	d9cf      	bls.n	801d762 <__hexnan+0x7a>
 801d7c2:	2300      	movs	r3, #0
 801d7c4:	f844 3c04 	str.w	r3, [r4, #-4]
 801d7c8:	2501      	movs	r5, #1
 801d7ca:	3c04      	subs	r4, #4
 801d7cc:	6822      	ldr	r2, [r4, #0]
 801d7ce:	f000 000f 	and.w	r0, r0, #15
 801d7d2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801d7d6:	6020      	str	r0, [r4, #0]
 801d7d8:	e7c3      	b.n	801d762 <__hexnan+0x7a>
 801d7da:	2508      	movs	r5, #8
 801d7dc:	e7c1      	b.n	801d762 <__hexnan+0x7a>
 801d7de:	9b01      	ldr	r3, [sp, #4]
 801d7e0:	2b00      	cmp	r3, #0
 801d7e2:	d0df      	beq.n	801d7a4 <__hexnan+0xbc>
 801d7e4:	f04f 32ff 	mov.w	r2, #4294967295
 801d7e8:	f1c3 0320 	rsb	r3, r3, #32
 801d7ec:	fa22 f303 	lsr.w	r3, r2, r3
 801d7f0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 801d7f4:	401a      	ands	r2, r3
 801d7f6:	f847 2c04 	str.w	r2, [r7, #-4]
 801d7fa:	e7d3      	b.n	801d7a4 <__hexnan+0xbc>
 801d7fc:	3e04      	subs	r6, #4
 801d7fe:	e7d1      	b.n	801d7a4 <__hexnan+0xbc>
 801d800:	2004      	movs	r0, #4
 801d802:	b007      	add	sp, #28
 801d804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801d808 <__locale_ctype_ptr_l>:
 801d808:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 801d80c:	4770      	bx	lr

0801d80e <__localeconv_l>:
 801d80e:	30f0      	adds	r0, #240	; 0xf0
 801d810:	4770      	bx	lr
	...

0801d814 <_localeconv_r>:
 801d814:	4b04      	ldr	r3, [pc, #16]	; (801d828 <_localeconv_r+0x14>)
 801d816:	681b      	ldr	r3, [r3, #0]
 801d818:	6a18      	ldr	r0, [r3, #32]
 801d81a:	4b04      	ldr	r3, [pc, #16]	; (801d82c <_localeconv_r+0x18>)
 801d81c:	2800      	cmp	r0, #0
 801d81e:	bf08      	it	eq
 801d820:	4618      	moveq	r0, r3
 801d822:	30f0      	adds	r0, #240	; 0xf0
 801d824:	4770      	bx	lr
 801d826:	bf00      	nop
 801d828:	2000011c 	.word	0x2000011c
 801d82c:	20000180 	.word	0x20000180

0801d830 <__swhatbuf_r>:
 801d830:	b570      	push	{r4, r5, r6, lr}
 801d832:	460e      	mov	r6, r1
 801d834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d838:	2900      	cmp	r1, #0
 801d83a:	b096      	sub	sp, #88	; 0x58
 801d83c:	4614      	mov	r4, r2
 801d83e:	461d      	mov	r5, r3
 801d840:	da07      	bge.n	801d852 <__swhatbuf_r+0x22>
 801d842:	2300      	movs	r3, #0
 801d844:	602b      	str	r3, [r5, #0]
 801d846:	89b3      	ldrh	r3, [r6, #12]
 801d848:	061a      	lsls	r2, r3, #24
 801d84a:	d410      	bmi.n	801d86e <__swhatbuf_r+0x3e>
 801d84c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801d850:	e00e      	b.n	801d870 <__swhatbuf_r+0x40>
 801d852:	466a      	mov	r2, sp
 801d854:	f000 ff88 	bl	801e768 <_fstat_r>
 801d858:	2800      	cmp	r0, #0
 801d85a:	dbf2      	blt.n	801d842 <__swhatbuf_r+0x12>
 801d85c:	9a01      	ldr	r2, [sp, #4]
 801d85e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801d862:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801d866:	425a      	negs	r2, r3
 801d868:	415a      	adcs	r2, r3
 801d86a:	602a      	str	r2, [r5, #0]
 801d86c:	e7ee      	b.n	801d84c <__swhatbuf_r+0x1c>
 801d86e:	2340      	movs	r3, #64	; 0x40
 801d870:	2000      	movs	r0, #0
 801d872:	6023      	str	r3, [r4, #0]
 801d874:	b016      	add	sp, #88	; 0x58
 801d876:	bd70      	pop	{r4, r5, r6, pc}

0801d878 <__smakebuf_r>:
 801d878:	898b      	ldrh	r3, [r1, #12]
 801d87a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801d87c:	079d      	lsls	r5, r3, #30
 801d87e:	4606      	mov	r6, r0
 801d880:	460c      	mov	r4, r1
 801d882:	d507      	bpl.n	801d894 <__smakebuf_r+0x1c>
 801d884:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801d888:	6023      	str	r3, [r4, #0]
 801d88a:	6123      	str	r3, [r4, #16]
 801d88c:	2301      	movs	r3, #1
 801d88e:	6163      	str	r3, [r4, #20]
 801d890:	b002      	add	sp, #8
 801d892:	bd70      	pop	{r4, r5, r6, pc}
 801d894:	ab01      	add	r3, sp, #4
 801d896:	466a      	mov	r2, sp
 801d898:	f7ff ffca 	bl	801d830 <__swhatbuf_r>
 801d89c:	9900      	ldr	r1, [sp, #0]
 801d89e:	4605      	mov	r5, r0
 801d8a0:	4630      	mov	r0, r6
 801d8a2:	f000 fcb7 	bl	801e214 <_malloc_r>
 801d8a6:	b948      	cbnz	r0, 801d8bc <__smakebuf_r+0x44>
 801d8a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d8ac:	059a      	lsls	r2, r3, #22
 801d8ae:	d4ef      	bmi.n	801d890 <__smakebuf_r+0x18>
 801d8b0:	f023 0303 	bic.w	r3, r3, #3
 801d8b4:	f043 0302 	orr.w	r3, r3, #2
 801d8b8:	81a3      	strh	r3, [r4, #12]
 801d8ba:	e7e3      	b.n	801d884 <__smakebuf_r+0xc>
 801d8bc:	4b0d      	ldr	r3, [pc, #52]	; (801d8f4 <__smakebuf_r+0x7c>)
 801d8be:	62b3      	str	r3, [r6, #40]	; 0x28
 801d8c0:	89a3      	ldrh	r3, [r4, #12]
 801d8c2:	6020      	str	r0, [r4, #0]
 801d8c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801d8c8:	81a3      	strh	r3, [r4, #12]
 801d8ca:	9b00      	ldr	r3, [sp, #0]
 801d8cc:	6163      	str	r3, [r4, #20]
 801d8ce:	9b01      	ldr	r3, [sp, #4]
 801d8d0:	6120      	str	r0, [r4, #16]
 801d8d2:	b15b      	cbz	r3, 801d8ec <__smakebuf_r+0x74>
 801d8d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d8d8:	4630      	mov	r0, r6
 801d8da:	f000 ff57 	bl	801e78c <_isatty_r>
 801d8de:	b128      	cbz	r0, 801d8ec <__smakebuf_r+0x74>
 801d8e0:	89a3      	ldrh	r3, [r4, #12]
 801d8e2:	f023 0303 	bic.w	r3, r3, #3
 801d8e6:	f043 0301 	orr.w	r3, r3, #1
 801d8ea:	81a3      	strh	r3, [r4, #12]
 801d8ec:	89a3      	ldrh	r3, [r4, #12]
 801d8ee:	431d      	orrs	r5, r3
 801d8f0:	81a5      	strh	r5, [r4, #12]
 801d8f2:	e7cd      	b.n	801d890 <__smakebuf_r+0x18>
 801d8f4:	0801d071 	.word	0x0801d071

0801d8f8 <malloc>:
 801d8f8:	4b02      	ldr	r3, [pc, #8]	; (801d904 <malloc+0xc>)
 801d8fa:	4601      	mov	r1, r0
 801d8fc:	6818      	ldr	r0, [r3, #0]
 801d8fe:	f000 bc89 	b.w	801e214 <_malloc_r>
 801d902:	bf00      	nop
 801d904:	2000011c 	.word	0x2000011c

0801d908 <__ascii_mbtowc>:
 801d908:	b082      	sub	sp, #8
 801d90a:	b901      	cbnz	r1, 801d90e <__ascii_mbtowc+0x6>
 801d90c:	a901      	add	r1, sp, #4
 801d90e:	b142      	cbz	r2, 801d922 <__ascii_mbtowc+0x1a>
 801d910:	b14b      	cbz	r3, 801d926 <__ascii_mbtowc+0x1e>
 801d912:	7813      	ldrb	r3, [r2, #0]
 801d914:	600b      	str	r3, [r1, #0]
 801d916:	7812      	ldrb	r2, [r2, #0]
 801d918:	1c10      	adds	r0, r2, #0
 801d91a:	bf18      	it	ne
 801d91c:	2001      	movne	r0, #1
 801d91e:	b002      	add	sp, #8
 801d920:	4770      	bx	lr
 801d922:	4610      	mov	r0, r2
 801d924:	e7fb      	b.n	801d91e <__ascii_mbtowc+0x16>
 801d926:	f06f 0001 	mvn.w	r0, #1
 801d92a:	e7f8      	b.n	801d91e <__ascii_mbtowc+0x16>

0801d92c <memmove>:
 801d92c:	4288      	cmp	r0, r1
 801d92e:	b510      	push	{r4, lr}
 801d930:	eb01 0302 	add.w	r3, r1, r2
 801d934:	d807      	bhi.n	801d946 <memmove+0x1a>
 801d936:	1e42      	subs	r2, r0, #1
 801d938:	4299      	cmp	r1, r3
 801d93a:	d00a      	beq.n	801d952 <memmove+0x26>
 801d93c:	f811 4b01 	ldrb.w	r4, [r1], #1
 801d940:	f802 4f01 	strb.w	r4, [r2, #1]!
 801d944:	e7f8      	b.n	801d938 <memmove+0xc>
 801d946:	4283      	cmp	r3, r0
 801d948:	d9f5      	bls.n	801d936 <memmove+0xa>
 801d94a:	1881      	adds	r1, r0, r2
 801d94c:	1ad2      	subs	r2, r2, r3
 801d94e:	42d3      	cmn	r3, r2
 801d950:	d100      	bne.n	801d954 <memmove+0x28>
 801d952:	bd10      	pop	{r4, pc}
 801d954:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801d958:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801d95c:	e7f7      	b.n	801d94e <memmove+0x22>

0801d95e <_Balloc>:
 801d95e:	b570      	push	{r4, r5, r6, lr}
 801d960:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801d962:	4604      	mov	r4, r0
 801d964:	460e      	mov	r6, r1
 801d966:	b93d      	cbnz	r5, 801d978 <_Balloc+0x1a>
 801d968:	2010      	movs	r0, #16
 801d96a:	f7ff ffc5 	bl	801d8f8 <malloc>
 801d96e:	6260      	str	r0, [r4, #36]	; 0x24
 801d970:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801d974:	6005      	str	r5, [r0, #0]
 801d976:	60c5      	str	r5, [r0, #12]
 801d978:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801d97a:	68eb      	ldr	r3, [r5, #12]
 801d97c:	b183      	cbz	r3, 801d9a0 <_Balloc+0x42>
 801d97e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801d980:	68db      	ldr	r3, [r3, #12]
 801d982:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801d986:	b9b8      	cbnz	r0, 801d9b8 <_Balloc+0x5a>
 801d988:	2101      	movs	r1, #1
 801d98a:	fa01 f506 	lsl.w	r5, r1, r6
 801d98e:	1d6a      	adds	r2, r5, #5
 801d990:	0092      	lsls	r2, r2, #2
 801d992:	4620      	mov	r0, r4
 801d994:	f000 fbe1 	bl	801e15a <_calloc_r>
 801d998:	b160      	cbz	r0, 801d9b4 <_Balloc+0x56>
 801d99a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801d99e:	e00e      	b.n	801d9be <_Balloc+0x60>
 801d9a0:	2221      	movs	r2, #33	; 0x21
 801d9a2:	2104      	movs	r1, #4
 801d9a4:	4620      	mov	r0, r4
 801d9a6:	f000 fbd8 	bl	801e15a <_calloc_r>
 801d9aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801d9ac:	60e8      	str	r0, [r5, #12]
 801d9ae:	68db      	ldr	r3, [r3, #12]
 801d9b0:	2b00      	cmp	r3, #0
 801d9b2:	d1e4      	bne.n	801d97e <_Balloc+0x20>
 801d9b4:	2000      	movs	r0, #0
 801d9b6:	bd70      	pop	{r4, r5, r6, pc}
 801d9b8:	6802      	ldr	r2, [r0, #0]
 801d9ba:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801d9be:	2300      	movs	r3, #0
 801d9c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801d9c4:	e7f7      	b.n	801d9b6 <_Balloc+0x58>

0801d9c6 <_Bfree>:
 801d9c6:	b570      	push	{r4, r5, r6, lr}
 801d9c8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801d9ca:	4606      	mov	r6, r0
 801d9cc:	460d      	mov	r5, r1
 801d9ce:	b93c      	cbnz	r4, 801d9e0 <_Bfree+0x1a>
 801d9d0:	2010      	movs	r0, #16
 801d9d2:	f7ff ff91 	bl	801d8f8 <malloc>
 801d9d6:	6270      	str	r0, [r6, #36]	; 0x24
 801d9d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d9dc:	6004      	str	r4, [r0, #0]
 801d9de:	60c4      	str	r4, [r0, #12]
 801d9e0:	b13d      	cbz	r5, 801d9f2 <_Bfree+0x2c>
 801d9e2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801d9e4:	686a      	ldr	r2, [r5, #4]
 801d9e6:	68db      	ldr	r3, [r3, #12]
 801d9e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801d9ec:	6029      	str	r1, [r5, #0]
 801d9ee:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801d9f2:	bd70      	pop	{r4, r5, r6, pc}

0801d9f4 <__multadd>:
 801d9f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d9f8:	690d      	ldr	r5, [r1, #16]
 801d9fa:	461f      	mov	r7, r3
 801d9fc:	4606      	mov	r6, r0
 801d9fe:	460c      	mov	r4, r1
 801da00:	f101 0c14 	add.w	ip, r1, #20
 801da04:	2300      	movs	r3, #0
 801da06:	f8dc 0000 	ldr.w	r0, [ip]
 801da0a:	b281      	uxth	r1, r0
 801da0c:	fb02 7101 	mla	r1, r2, r1, r7
 801da10:	0c0f      	lsrs	r7, r1, #16
 801da12:	0c00      	lsrs	r0, r0, #16
 801da14:	fb02 7000 	mla	r0, r2, r0, r7
 801da18:	b289      	uxth	r1, r1
 801da1a:	3301      	adds	r3, #1
 801da1c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801da20:	429d      	cmp	r5, r3
 801da22:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801da26:	f84c 1b04 	str.w	r1, [ip], #4
 801da2a:	dcec      	bgt.n	801da06 <__multadd+0x12>
 801da2c:	b1d7      	cbz	r7, 801da64 <__multadd+0x70>
 801da2e:	68a3      	ldr	r3, [r4, #8]
 801da30:	42ab      	cmp	r3, r5
 801da32:	dc12      	bgt.n	801da5a <__multadd+0x66>
 801da34:	6861      	ldr	r1, [r4, #4]
 801da36:	4630      	mov	r0, r6
 801da38:	3101      	adds	r1, #1
 801da3a:	f7ff ff90 	bl	801d95e <_Balloc>
 801da3e:	6922      	ldr	r2, [r4, #16]
 801da40:	3202      	adds	r2, #2
 801da42:	f104 010c 	add.w	r1, r4, #12
 801da46:	4680      	mov	r8, r0
 801da48:	0092      	lsls	r2, r2, #2
 801da4a:	300c      	adds	r0, #12
 801da4c:	f7fc fbb0 	bl	801a1b0 <memcpy>
 801da50:	4621      	mov	r1, r4
 801da52:	4630      	mov	r0, r6
 801da54:	f7ff ffb7 	bl	801d9c6 <_Bfree>
 801da58:	4644      	mov	r4, r8
 801da5a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801da5e:	3501      	adds	r5, #1
 801da60:	615f      	str	r7, [r3, #20]
 801da62:	6125      	str	r5, [r4, #16]
 801da64:	4620      	mov	r0, r4
 801da66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801da6a <__s2b>:
 801da6a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801da6e:	460c      	mov	r4, r1
 801da70:	4615      	mov	r5, r2
 801da72:	461f      	mov	r7, r3
 801da74:	2209      	movs	r2, #9
 801da76:	3308      	adds	r3, #8
 801da78:	4606      	mov	r6, r0
 801da7a:	fb93 f3f2 	sdiv	r3, r3, r2
 801da7e:	2100      	movs	r1, #0
 801da80:	2201      	movs	r2, #1
 801da82:	429a      	cmp	r2, r3
 801da84:	db20      	blt.n	801dac8 <__s2b+0x5e>
 801da86:	4630      	mov	r0, r6
 801da88:	f7ff ff69 	bl	801d95e <_Balloc>
 801da8c:	9b08      	ldr	r3, [sp, #32]
 801da8e:	6143      	str	r3, [r0, #20]
 801da90:	2d09      	cmp	r5, #9
 801da92:	f04f 0301 	mov.w	r3, #1
 801da96:	6103      	str	r3, [r0, #16]
 801da98:	dd19      	ble.n	801dace <__s2b+0x64>
 801da9a:	f104 0809 	add.w	r8, r4, #9
 801da9e:	46c1      	mov	r9, r8
 801daa0:	442c      	add	r4, r5
 801daa2:	f819 3b01 	ldrb.w	r3, [r9], #1
 801daa6:	4601      	mov	r1, r0
 801daa8:	3b30      	subs	r3, #48	; 0x30
 801daaa:	220a      	movs	r2, #10
 801daac:	4630      	mov	r0, r6
 801daae:	f7ff ffa1 	bl	801d9f4 <__multadd>
 801dab2:	45a1      	cmp	r9, r4
 801dab4:	d1f5      	bne.n	801daa2 <__s2b+0x38>
 801dab6:	eb08 0405 	add.w	r4, r8, r5
 801daba:	3c08      	subs	r4, #8
 801dabc:	1b2d      	subs	r5, r5, r4
 801dabe:	1963      	adds	r3, r4, r5
 801dac0:	42bb      	cmp	r3, r7
 801dac2:	db07      	blt.n	801dad4 <__s2b+0x6a>
 801dac4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801dac8:	0052      	lsls	r2, r2, #1
 801daca:	3101      	adds	r1, #1
 801dacc:	e7d9      	b.n	801da82 <__s2b+0x18>
 801dace:	340a      	adds	r4, #10
 801dad0:	2509      	movs	r5, #9
 801dad2:	e7f3      	b.n	801dabc <__s2b+0x52>
 801dad4:	f814 3b01 	ldrb.w	r3, [r4], #1
 801dad8:	4601      	mov	r1, r0
 801dada:	3b30      	subs	r3, #48	; 0x30
 801dadc:	220a      	movs	r2, #10
 801dade:	4630      	mov	r0, r6
 801dae0:	f7ff ff88 	bl	801d9f4 <__multadd>
 801dae4:	e7eb      	b.n	801dabe <__s2b+0x54>

0801dae6 <__hi0bits>:
 801dae6:	0c02      	lsrs	r2, r0, #16
 801dae8:	0412      	lsls	r2, r2, #16
 801daea:	4603      	mov	r3, r0
 801daec:	b9b2      	cbnz	r2, 801db1c <__hi0bits+0x36>
 801daee:	0403      	lsls	r3, r0, #16
 801daf0:	2010      	movs	r0, #16
 801daf2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801daf6:	bf04      	itt	eq
 801daf8:	021b      	lsleq	r3, r3, #8
 801dafa:	3008      	addeq	r0, #8
 801dafc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801db00:	bf04      	itt	eq
 801db02:	011b      	lsleq	r3, r3, #4
 801db04:	3004      	addeq	r0, #4
 801db06:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801db0a:	bf04      	itt	eq
 801db0c:	009b      	lsleq	r3, r3, #2
 801db0e:	3002      	addeq	r0, #2
 801db10:	2b00      	cmp	r3, #0
 801db12:	db06      	blt.n	801db22 <__hi0bits+0x3c>
 801db14:	005b      	lsls	r3, r3, #1
 801db16:	d503      	bpl.n	801db20 <__hi0bits+0x3a>
 801db18:	3001      	adds	r0, #1
 801db1a:	4770      	bx	lr
 801db1c:	2000      	movs	r0, #0
 801db1e:	e7e8      	b.n	801daf2 <__hi0bits+0xc>
 801db20:	2020      	movs	r0, #32
 801db22:	4770      	bx	lr

0801db24 <__lo0bits>:
 801db24:	6803      	ldr	r3, [r0, #0]
 801db26:	f013 0207 	ands.w	r2, r3, #7
 801db2a:	4601      	mov	r1, r0
 801db2c:	d00b      	beq.n	801db46 <__lo0bits+0x22>
 801db2e:	07da      	lsls	r2, r3, #31
 801db30:	d423      	bmi.n	801db7a <__lo0bits+0x56>
 801db32:	0798      	lsls	r0, r3, #30
 801db34:	bf49      	itett	mi
 801db36:	085b      	lsrmi	r3, r3, #1
 801db38:	089b      	lsrpl	r3, r3, #2
 801db3a:	2001      	movmi	r0, #1
 801db3c:	600b      	strmi	r3, [r1, #0]
 801db3e:	bf5c      	itt	pl
 801db40:	600b      	strpl	r3, [r1, #0]
 801db42:	2002      	movpl	r0, #2
 801db44:	4770      	bx	lr
 801db46:	b298      	uxth	r0, r3
 801db48:	b9a8      	cbnz	r0, 801db76 <__lo0bits+0x52>
 801db4a:	0c1b      	lsrs	r3, r3, #16
 801db4c:	2010      	movs	r0, #16
 801db4e:	f013 0fff 	tst.w	r3, #255	; 0xff
 801db52:	bf04      	itt	eq
 801db54:	0a1b      	lsreq	r3, r3, #8
 801db56:	3008      	addeq	r0, #8
 801db58:	071a      	lsls	r2, r3, #28
 801db5a:	bf04      	itt	eq
 801db5c:	091b      	lsreq	r3, r3, #4
 801db5e:	3004      	addeq	r0, #4
 801db60:	079a      	lsls	r2, r3, #30
 801db62:	bf04      	itt	eq
 801db64:	089b      	lsreq	r3, r3, #2
 801db66:	3002      	addeq	r0, #2
 801db68:	07da      	lsls	r2, r3, #31
 801db6a:	d402      	bmi.n	801db72 <__lo0bits+0x4e>
 801db6c:	085b      	lsrs	r3, r3, #1
 801db6e:	d006      	beq.n	801db7e <__lo0bits+0x5a>
 801db70:	3001      	adds	r0, #1
 801db72:	600b      	str	r3, [r1, #0]
 801db74:	4770      	bx	lr
 801db76:	4610      	mov	r0, r2
 801db78:	e7e9      	b.n	801db4e <__lo0bits+0x2a>
 801db7a:	2000      	movs	r0, #0
 801db7c:	4770      	bx	lr
 801db7e:	2020      	movs	r0, #32
 801db80:	4770      	bx	lr

0801db82 <__i2b>:
 801db82:	b510      	push	{r4, lr}
 801db84:	460c      	mov	r4, r1
 801db86:	2101      	movs	r1, #1
 801db88:	f7ff fee9 	bl	801d95e <_Balloc>
 801db8c:	2201      	movs	r2, #1
 801db8e:	6144      	str	r4, [r0, #20]
 801db90:	6102      	str	r2, [r0, #16]
 801db92:	bd10      	pop	{r4, pc}

0801db94 <__multiply>:
 801db94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db98:	4614      	mov	r4, r2
 801db9a:	690a      	ldr	r2, [r1, #16]
 801db9c:	6923      	ldr	r3, [r4, #16]
 801db9e:	429a      	cmp	r2, r3
 801dba0:	bfb8      	it	lt
 801dba2:	460b      	movlt	r3, r1
 801dba4:	4688      	mov	r8, r1
 801dba6:	bfbc      	itt	lt
 801dba8:	46a0      	movlt	r8, r4
 801dbaa:	461c      	movlt	r4, r3
 801dbac:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801dbb0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801dbb4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801dbb8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801dbbc:	eb07 0609 	add.w	r6, r7, r9
 801dbc0:	42b3      	cmp	r3, r6
 801dbc2:	bfb8      	it	lt
 801dbc4:	3101      	addlt	r1, #1
 801dbc6:	f7ff feca 	bl	801d95e <_Balloc>
 801dbca:	f100 0514 	add.w	r5, r0, #20
 801dbce:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801dbd2:	462b      	mov	r3, r5
 801dbd4:	2200      	movs	r2, #0
 801dbd6:	4573      	cmp	r3, lr
 801dbd8:	d316      	bcc.n	801dc08 <__multiply+0x74>
 801dbda:	f104 0214 	add.w	r2, r4, #20
 801dbde:	f108 0114 	add.w	r1, r8, #20
 801dbe2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801dbe6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801dbea:	9300      	str	r3, [sp, #0]
 801dbec:	9b00      	ldr	r3, [sp, #0]
 801dbee:	9201      	str	r2, [sp, #4]
 801dbf0:	4293      	cmp	r3, r2
 801dbf2:	d80c      	bhi.n	801dc0e <__multiply+0x7a>
 801dbf4:	2e00      	cmp	r6, #0
 801dbf6:	dd03      	ble.n	801dc00 <__multiply+0x6c>
 801dbf8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801dbfc:	2b00      	cmp	r3, #0
 801dbfe:	d05d      	beq.n	801dcbc <__multiply+0x128>
 801dc00:	6106      	str	r6, [r0, #16]
 801dc02:	b003      	add	sp, #12
 801dc04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dc08:	f843 2b04 	str.w	r2, [r3], #4
 801dc0c:	e7e3      	b.n	801dbd6 <__multiply+0x42>
 801dc0e:	f8b2 b000 	ldrh.w	fp, [r2]
 801dc12:	f1bb 0f00 	cmp.w	fp, #0
 801dc16:	d023      	beq.n	801dc60 <__multiply+0xcc>
 801dc18:	4689      	mov	r9, r1
 801dc1a:	46ac      	mov	ip, r5
 801dc1c:	f04f 0800 	mov.w	r8, #0
 801dc20:	f859 4b04 	ldr.w	r4, [r9], #4
 801dc24:	f8dc a000 	ldr.w	sl, [ip]
 801dc28:	b2a3      	uxth	r3, r4
 801dc2a:	fa1f fa8a 	uxth.w	sl, sl
 801dc2e:	fb0b a303 	mla	r3, fp, r3, sl
 801dc32:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801dc36:	f8dc 4000 	ldr.w	r4, [ip]
 801dc3a:	4443      	add	r3, r8
 801dc3c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801dc40:	fb0b 840a 	mla	r4, fp, sl, r8
 801dc44:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801dc48:	46e2      	mov	sl, ip
 801dc4a:	b29b      	uxth	r3, r3
 801dc4c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801dc50:	454f      	cmp	r7, r9
 801dc52:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801dc56:	f84a 3b04 	str.w	r3, [sl], #4
 801dc5a:	d82b      	bhi.n	801dcb4 <__multiply+0x120>
 801dc5c:	f8cc 8004 	str.w	r8, [ip, #4]
 801dc60:	9b01      	ldr	r3, [sp, #4]
 801dc62:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801dc66:	3204      	adds	r2, #4
 801dc68:	f1ba 0f00 	cmp.w	sl, #0
 801dc6c:	d020      	beq.n	801dcb0 <__multiply+0x11c>
 801dc6e:	682b      	ldr	r3, [r5, #0]
 801dc70:	4689      	mov	r9, r1
 801dc72:	46a8      	mov	r8, r5
 801dc74:	f04f 0b00 	mov.w	fp, #0
 801dc78:	f8b9 c000 	ldrh.w	ip, [r9]
 801dc7c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801dc80:	fb0a 440c 	mla	r4, sl, ip, r4
 801dc84:	445c      	add	r4, fp
 801dc86:	46c4      	mov	ip, r8
 801dc88:	b29b      	uxth	r3, r3
 801dc8a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801dc8e:	f84c 3b04 	str.w	r3, [ip], #4
 801dc92:	f859 3b04 	ldr.w	r3, [r9], #4
 801dc96:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801dc9a:	0c1b      	lsrs	r3, r3, #16
 801dc9c:	fb0a b303 	mla	r3, sl, r3, fp
 801dca0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801dca4:	454f      	cmp	r7, r9
 801dca6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801dcaa:	d805      	bhi.n	801dcb8 <__multiply+0x124>
 801dcac:	f8c8 3004 	str.w	r3, [r8, #4]
 801dcb0:	3504      	adds	r5, #4
 801dcb2:	e79b      	b.n	801dbec <__multiply+0x58>
 801dcb4:	46d4      	mov	ip, sl
 801dcb6:	e7b3      	b.n	801dc20 <__multiply+0x8c>
 801dcb8:	46e0      	mov	r8, ip
 801dcba:	e7dd      	b.n	801dc78 <__multiply+0xe4>
 801dcbc:	3e01      	subs	r6, #1
 801dcbe:	e799      	b.n	801dbf4 <__multiply+0x60>

0801dcc0 <__pow5mult>:
 801dcc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801dcc4:	4615      	mov	r5, r2
 801dcc6:	f012 0203 	ands.w	r2, r2, #3
 801dcca:	4606      	mov	r6, r0
 801dccc:	460f      	mov	r7, r1
 801dcce:	d007      	beq.n	801dce0 <__pow5mult+0x20>
 801dcd0:	3a01      	subs	r2, #1
 801dcd2:	4c21      	ldr	r4, [pc, #132]	; (801dd58 <__pow5mult+0x98>)
 801dcd4:	2300      	movs	r3, #0
 801dcd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801dcda:	f7ff fe8b 	bl	801d9f4 <__multadd>
 801dcde:	4607      	mov	r7, r0
 801dce0:	10ad      	asrs	r5, r5, #2
 801dce2:	d035      	beq.n	801dd50 <__pow5mult+0x90>
 801dce4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801dce6:	b93c      	cbnz	r4, 801dcf8 <__pow5mult+0x38>
 801dce8:	2010      	movs	r0, #16
 801dcea:	f7ff fe05 	bl	801d8f8 <malloc>
 801dcee:	6270      	str	r0, [r6, #36]	; 0x24
 801dcf0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801dcf4:	6004      	str	r4, [r0, #0]
 801dcf6:	60c4      	str	r4, [r0, #12]
 801dcf8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801dcfc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801dd00:	b94c      	cbnz	r4, 801dd16 <__pow5mult+0x56>
 801dd02:	f240 2171 	movw	r1, #625	; 0x271
 801dd06:	4630      	mov	r0, r6
 801dd08:	f7ff ff3b 	bl	801db82 <__i2b>
 801dd0c:	2300      	movs	r3, #0
 801dd0e:	f8c8 0008 	str.w	r0, [r8, #8]
 801dd12:	4604      	mov	r4, r0
 801dd14:	6003      	str	r3, [r0, #0]
 801dd16:	f04f 0800 	mov.w	r8, #0
 801dd1a:	07eb      	lsls	r3, r5, #31
 801dd1c:	d50a      	bpl.n	801dd34 <__pow5mult+0x74>
 801dd1e:	4639      	mov	r1, r7
 801dd20:	4622      	mov	r2, r4
 801dd22:	4630      	mov	r0, r6
 801dd24:	f7ff ff36 	bl	801db94 <__multiply>
 801dd28:	4639      	mov	r1, r7
 801dd2a:	4681      	mov	r9, r0
 801dd2c:	4630      	mov	r0, r6
 801dd2e:	f7ff fe4a 	bl	801d9c6 <_Bfree>
 801dd32:	464f      	mov	r7, r9
 801dd34:	106d      	asrs	r5, r5, #1
 801dd36:	d00b      	beq.n	801dd50 <__pow5mult+0x90>
 801dd38:	6820      	ldr	r0, [r4, #0]
 801dd3a:	b938      	cbnz	r0, 801dd4c <__pow5mult+0x8c>
 801dd3c:	4622      	mov	r2, r4
 801dd3e:	4621      	mov	r1, r4
 801dd40:	4630      	mov	r0, r6
 801dd42:	f7ff ff27 	bl	801db94 <__multiply>
 801dd46:	6020      	str	r0, [r4, #0]
 801dd48:	f8c0 8000 	str.w	r8, [r0]
 801dd4c:	4604      	mov	r4, r0
 801dd4e:	e7e4      	b.n	801dd1a <__pow5mult+0x5a>
 801dd50:	4638      	mov	r0, r7
 801dd52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801dd56:	bf00      	nop
 801dd58:	0801f618 	.word	0x0801f618

0801dd5c <__lshift>:
 801dd5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801dd60:	460c      	mov	r4, r1
 801dd62:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801dd66:	6923      	ldr	r3, [r4, #16]
 801dd68:	6849      	ldr	r1, [r1, #4]
 801dd6a:	eb0a 0903 	add.w	r9, sl, r3
 801dd6e:	68a3      	ldr	r3, [r4, #8]
 801dd70:	4607      	mov	r7, r0
 801dd72:	4616      	mov	r6, r2
 801dd74:	f109 0501 	add.w	r5, r9, #1
 801dd78:	42ab      	cmp	r3, r5
 801dd7a:	db32      	blt.n	801dde2 <__lshift+0x86>
 801dd7c:	4638      	mov	r0, r7
 801dd7e:	f7ff fdee 	bl	801d95e <_Balloc>
 801dd82:	2300      	movs	r3, #0
 801dd84:	4680      	mov	r8, r0
 801dd86:	f100 0114 	add.w	r1, r0, #20
 801dd8a:	461a      	mov	r2, r3
 801dd8c:	4553      	cmp	r3, sl
 801dd8e:	db2b      	blt.n	801dde8 <__lshift+0x8c>
 801dd90:	6920      	ldr	r0, [r4, #16]
 801dd92:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801dd96:	f104 0314 	add.w	r3, r4, #20
 801dd9a:	f016 021f 	ands.w	r2, r6, #31
 801dd9e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801dda2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801dda6:	d025      	beq.n	801ddf4 <__lshift+0x98>
 801dda8:	f1c2 0e20 	rsb	lr, r2, #32
 801ddac:	2000      	movs	r0, #0
 801ddae:	681e      	ldr	r6, [r3, #0]
 801ddb0:	468a      	mov	sl, r1
 801ddb2:	4096      	lsls	r6, r2
 801ddb4:	4330      	orrs	r0, r6
 801ddb6:	f84a 0b04 	str.w	r0, [sl], #4
 801ddba:	f853 0b04 	ldr.w	r0, [r3], #4
 801ddbe:	459c      	cmp	ip, r3
 801ddc0:	fa20 f00e 	lsr.w	r0, r0, lr
 801ddc4:	d814      	bhi.n	801ddf0 <__lshift+0x94>
 801ddc6:	6048      	str	r0, [r1, #4]
 801ddc8:	b108      	cbz	r0, 801ddce <__lshift+0x72>
 801ddca:	f109 0502 	add.w	r5, r9, #2
 801ddce:	3d01      	subs	r5, #1
 801ddd0:	4638      	mov	r0, r7
 801ddd2:	f8c8 5010 	str.w	r5, [r8, #16]
 801ddd6:	4621      	mov	r1, r4
 801ddd8:	f7ff fdf5 	bl	801d9c6 <_Bfree>
 801dddc:	4640      	mov	r0, r8
 801ddde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801dde2:	3101      	adds	r1, #1
 801dde4:	005b      	lsls	r3, r3, #1
 801dde6:	e7c7      	b.n	801dd78 <__lshift+0x1c>
 801dde8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801ddec:	3301      	adds	r3, #1
 801ddee:	e7cd      	b.n	801dd8c <__lshift+0x30>
 801ddf0:	4651      	mov	r1, sl
 801ddf2:	e7dc      	b.n	801ddae <__lshift+0x52>
 801ddf4:	3904      	subs	r1, #4
 801ddf6:	f853 2b04 	ldr.w	r2, [r3], #4
 801ddfa:	f841 2f04 	str.w	r2, [r1, #4]!
 801ddfe:	459c      	cmp	ip, r3
 801de00:	d8f9      	bhi.n	801ddf6 <__lshift+0x9a>
 801de02:	e7e4      	b.n	801ddce <__lshift+0x72>

0801de04 <__mcmp>:
 801de04:	6903      	ldr	r3, [r0, #16]
 801de06:	690a      	ldr	r2, [r1, #16]
 801de08:	1a9b      	subs	r3, r3, r2
 801de0a:	b530      	push	{r4, r5, lr}
 801de0c:	d10c      	bne.n	801de28 <__mcmp+0x24>
 801de0e:	0092      	lsls	r2, r2, #2
 801de10:	3014      	adds	r0, #20
 801de12:	3114      	adds	r1, #20
 801de14:	1884      	adds	r4, r0, r2
 801de16:	4411      	add	r1, r2
 801de18:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801de1c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801de20:	4295      	cmp	r5, r2
 801de22:	d003      	beq.n	801de2c <__mcmp+0x28>
 801de24:	d305      	bcc.n	801de32 <__mcmp+0x2e>
 801de26:	2301      	movs	r3, #1
 801de28:	4618      	mov	r0, r3
 801de2a:	bd30      	pop	{r4, r5, pc}
 801de2c:	42a0      	cmp	r0, r4
 801de2e:	d3f3      	bcc.n	801de18 <__mcmp+0x14>
 801de30:	e7fa      	b.n	801de28 <__mcmp+0x24>
 801de32:	f04f 33ff 	mov.w	r3, #4294967295
 801de36:	e7f7      	b.n	801de28 <__mcmp+0x24>

0801de38 <__mdiff>:
 801de38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801de3c:	460d      	mov	r5, r1
 801de3e:	4607      	mov	r7, r0
 801de40:	4611      	mov	r1, r2
 801de42:	4628      	mov	r0, r5
 801de44:	4614      	mov	r4, r2
 801de46:	f7ff ffdd 	bl	801de04 <__mcmp>
 801de4a:	1e06      	subs	r6, r0, #0
 801de4c:	d108      	bne.n	801de60 <__mdiff+0x28>
 801de4e:	4631      	mov	r1, r6
 801de50:	4638      	mov	r0, r7
 801de52:	f7ff fd84 	bl	801d95e <_Balloc>
 801de56:	2301      	movs	r3, #1
 801de58:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801de5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801de60:	bfa4      	itt	ge
 801de62:	4623      	movge	r3, r4
 801de64:	462c      	movge	r4, r5
 801de66:	4638      	mov	r0, r7
 801de68:	6861      	ldr	r1, [r4, #4]
 801de6a:	bfa6      	itte	ge
 801de6c:	461d      	movge	r5, r3
 801de6e:	2600      	movge	r6, #0
 801de70:	2601      	movlt	r6, #1
 801de72:	f7ff fd74 	bl	801d95e <_Balloc>
 801de76:	692b      	ldr	r3, [r5, #16]
 801de78:	60c6      	str	r6, [r0, #12]
 801de7a:	6926      	ldr	r6, [r4, #16]
 801de7c:	f105 0914 	add.w	r9, r5, #20
 801de80:	f104 0214 	add.w	r2, r4, #20
 801de84:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801de88:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801de8c:	f100 0514 	add.w	r5, r0, #20
 801de90:	f04f 0e00 	mov.w	lr, #0
 801de94:	f852 ab04 	ldr.w	sl, [r2], #4
 801de98:	f859 4b04 	ldr.w	r4, [r9], #4
 801de9c:	fa1e f18a 	uxtah	r1, lr, sl
 801dea0:	b2a3      	uxth	r3, r4
 801dea2:	1ac9      	subs	r1, r1, r3
 801dea4:	0c23      	lsrs	r3, r4, #16
 801dea6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801deaa:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801deae:	b289      	uxth	r1, r1
 801deb0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801deb4:	45c8      	cmp	r8, r9
 801deb6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801deba:	4694      	mov	ip, r2
 801debc:	f845 3b04 	str.w	r3, [r5], #4
 801dec0:	d8e8      	bhi.n	801de94 <__mdiff+0x5c>
 801dec2:	45bc      	cmp	ip, r7
 801dec4:	d304      	bcc.n	801ded0 <__mdiff+0x98>
 801dec6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801deca:	b183      	cbz	r3, 801deee <__mdiff+0xb6>
 801decc:	6106      	str	r6, [r0, #16]
 801dece:	e7c5      	b.n	801de5c <__mdiff+0x24>
 801ded0:	f85c 1b04 	ldr.w	r1, [ip], #4
 801ded4:	fa1e f381 	uxtah	r3, lr, r1
 801ded8:	141a      	asrs	r2, r3, #16
 801deda:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801dede:	b29b      	uxth	r3, r3
 801dee0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801dee4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801dee8:	f845 3b04 	str.w	r3, [r5], #4
 801deec:	e7e9      	b.n	801dec2 <__mdiff+0x8a>
 801deee:	3e01      	subs	r6, #1
 801def0:	e7e9      	b.n	801dec6 <__mdiff+0x8e>
	...

0801def4 <__ulp>:
 801def4:	4b12      	ldr	r3, [pc, #72]	; (801df40 <__ulp+0x4c>)
 801def6:	ee10 2a90 	vmov	r2, s1
 801defa:	401a      	ands	r2, r3
 801defc:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 801df00:	2b00      	cmp	r3, #0
 801df02:	dd04      	ble.n	801df0e <__ulp+0x1a>
 801df04:	2000      	movs	r0, #0
 801df06:	4619      	mov	r1, r3
 801df08:	ec41 0b10 	vmov	d0, r0, r1
 801df0c:	4770      	bx	lr
 801df0e:	425b      	negs	r3, r3
 801df10:	151b      	asrs	r3, r3, #20
 801df12:	2b13      	cmp	r3, #19
 801df14:	f04f 0000 	mov.w	r0, #0
 801df18:	f04f 0100 	mov.w	r1, #0
 801df1c:	dc04      	bgt.n	801df28 <__ulp+0x34>
 801df1e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801df22:	fa42 f103 	asr.w	r1, r2, r3
 801df26:	e7ef      	b.n	801df08 <__ulp+0x14>
 801df28:	3b14      	subs	r3, #20
 801df2a:	2b1e      	cmp	r3, #30
 801df2c:	f04f 0201 	mov.w	r2, #1
 801df30:	bfda      	itte	le
 801df32:	f1c3 031f 	rsble	r3, r3, #31
 801df36:	fa02 f303 	lslle.w	r3, r2, r3
 801df3a:	4613      	movgt	r3, r2
 801df3c:	4618      	mov	r0, r3
 801df3e:	e7e3      	b.n	801df08 <__ulp+0x14>
 801df40:	7ff00000 	.word	0x7ff00000

0801df44 <__b2d>:
 801df44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801df46:	6905      	ldr	r5, [r0, #16]
 801df48:	f100 0714 	add.w	r7, r0, #20
 801df4c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801df50:	1f2e      	subs	r6, r5, #4
 801df52:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801df56:	4620      	mov	r0, r4
 801df58:	f7ff fdc5 	bl	801dae6 <__hi0bits>
 801df5c:	f1c0 0320 	rsb	r3, r0, #32
 801df60:	280a      	cmp	r0, #10
 801df62:	600b      	str	r3, [r1, #0]
 801df64:	f8df c074 	ldr.w	ip, [pc, #116]	; 801dfdc <__b2d+0x98>
 801df68:	dc14      	bgt.n	801df94 <__b2d+0x50>
 801df6a:	f1c0 0e0b 	rsb	lr, r0, #11
 801df6e:	fa24 f10e 	lsr.w	r1, r4, lr
 801df72:	42b7      	cmp	r7, r6
 801df74:	ea41 030c 	orr.w	r3, r1, ip
 801df78:	bf34      	ite	cc
 801df7a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801df7e:	2100      	movcs	r1, #0
 801df80:	3015      	adds	r0, #21
 801df82:	fa04 f000 	lsl.w	r0, r4, r0
 801df86:	fa21 f10e 	lsr.w	r1, r1, lr
 801df8a:	ea40 0201 	orr.w	r2, r0, r1
 801df8e:	ec43 2b10 	vmov	d0, r2, r3
 801df92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801df94:	42b7      	cmp	r7, r6
 801df96:	bf3a      	itte	cc
 801df98:	f1a5 0608 	subcc.w	r6, r5, #8
 801df9c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801dfa0:	2100      	movcs	r1, #0
 801dfa2:	380b      	subs	r0, #11
 801dfa4:	d015      	beq.n	801dfd2 <__b2d+0x8e>
 801dfa6:	4084      	lsls	r4, r0
 801dfa8:	f1c0 0520 	rsb	r5, r0, #32
 801dfac:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 801dfb0:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 801dfb4:	42be      	cmp	r6, r7
 801dfb6:	fa21 fc05 	lsr.w	ip, r1, r5
 801dfba:	ea44 030c 	orr.w	r3, r4, ip
 801dfbe:	bf8c      	ite	hi
 801dfc0:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801dfc4:	2400      	movls	r4, #0
 801dfc6:	fa01 f000 	lsl.w	r0, r1, r0
 801dfca:	40ec      	lsrs	r4, r5
 801dfcc:	ea40 0204 	orr.w	r2, r0, r4
 801dfd0:	e7dd      	b.n	801df8e <__b2d+0x4a>
 801dfd2:	ea44 030c 	orr.w	r3, r4, ip
 801dfd6:	460a      	mov	r2, r1
 801dfd8:	e7d9      	b.n	801df8e <__b2d+0x4a>
 801dfda:	bf00      	nop
 801dfdc:	3ff00000 	.word	0x3ff00000

0801dfe0 <__d2b>:
 801dfe0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801dfe4:	460e      	mov	r6, r1
 801dfe6:	2101      	movs	r1, #1
 801dfe8:	ec59 8b10 	vmov	r8, r9, d0
 801dfec:	4615      	mov	r5, r2
 801dfee:	f7ff fcb6 	bl	801d95e <_Balloc>
 801dff2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801dff6:	4607      	mov	r7, r0
 801dff8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801dffc:	bb34      	cbnz	r4, 801e04c <__d2b+0x6c>
 801dffe:	9301      	str	r3, [sp, #4]
 801e000:	f1b8 0300 	subs.w	r3, r8, #0
 801e004:	d027      	beq.n	801e056 <__d2b+0x76>
 801e006:	a802      	add	r0, sp, #8
 801e008:	f840 3d08 	str.w	r3, [r0, #-8]!
 801e00c:	f7ff fd8a 	bl	801db24 <__lo0bits>
 801e010:	9900      	ldr	r1, [sp, #0]
 801e012:	b1f0      	cbz	r0, 801e052 <__d2b+0x72>
 801e014:	9a01      	ldr	r2, [sp, #4]
 801e016:	f1c0 0320 	rsb	r3, r0, #32
 801e01a:	fa02 f303 	lsl.w	r3, r2, r3
 801e01e:	430b      	orrs	r3, r1
 801e020:	40c2      	lsrs	r2, r0
 801e022:	617b      	str	r3, [r7, #20]
 801e024:	9201      	str	r2, [sp, #4]
 801e026:	9b01      	ldr	r3, [sp, #4]
 801e028:	61bb      	str	r3, [r7, #24]
 801e02a:	2b00      	cmp	r3, #0
 801e02c:	bf14      	ite	ne
 801e02e:	2102      	movne	r1, #2
 801e030:	2101      	moveq	r1, #1
 801e032:	6139      	str	r1, [r7, #16]
 801e034:	b1c4      	cbz	r4, 801e068 <__d2b+0x88>
 801e036:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801e03a:	4404      	add	r4, r0
 801e03c:	6034      	str	r4, [r6, #0]
 801e03e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801e042:	6028      	str	r0, [r5, #0]
 801e044:	4638      	mov	r0, r7
 801e046:	b003      	add	sp, #12
 801e048:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e04c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801e050:	e7d5      	b.n	801dffe <__d2b+0x1e>
 801e052:	6179      	str	r1, [r7, #20]
 801e054:	e7e7      	b.n	801e026 <__d2b+0x46>
 801e056:	a801      	add	r0, sp, #4
 801e058:	f7ff fd64 	bl	801db24 <__lo0bits>
 801e05c:	9b01      	ldr	r3, [sp, #4]
 801e05e:	617b      	str	r3, [r7, #20]
 801e060:	2101      	movs	r1, #1
 801e062:	6139      	str	r1, [r7, #16]
 801e064:	3020      	adds	r0, #32
 801e066:	e7e5      	b.n	801e034 <__d2b+0x54>
 801e068:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801e06c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801e070:	6030      	str	r0, [r6, #0]
 801e072:	6918      	ldr	r0, [r3, #16]
 801e074:	f7ff fd37 	bl	801dae6 <__hi0bits>
 801e078:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801e07c:	e7e1      	b.n	801e042 <__d2b+0x62>

0801e07e <__ratio>:
 801e07e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e082:	4688      	mov	r8, r1
 801e084:	4669      	mov	r1, sp
 801e086:	4681      	mov	r9, r0
 801e088:	f7ff ff5c 	bl	801df44 <__b2d>
 801e08c:	a901      	add	r1, sp, #4
 801e08e:	4640      	mov	r0, r8
 801e090:	ec57 6b10 	vmov	r6, r7, d0
 801e094:	f7ff ff56 	bl	801df44 <__b2d>
 801e098:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801e09c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801e0a0:	eba3 0c02 	sub.w	ip, r3, r2
 801e0a4:	e9dd 3200 	ldrd	r3, r2, [sp]
 801e0a8:	1a9b      	subs	r3, r3, r2
 801e0aa:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801e0ae:	ec5b ab10 	vmov	sl, fp, d0
 801e0b2:	2b00      	cmp	r3, #0
 801e0b4:	bfce      	itee	gt
 801e0b6:	463a      	movgt	r2, r7
 801e0b8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801e0bc:	465a      	movle	r2, fp
 801e0be:	4659      	mov	r1, fp
 801e0c0:	463d      	mov	r5, r7
 801e0c2:	bfd4      	ite	le
 801e0c4:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 801e0c8:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 801e0cc:	4630      	mov	r0, r6
 801e0ce:	ee10 2a10 	vmov	r2, s0
 801e0d2:	460b      	mov	r3, r1
 801e0d4:	4629      	mov	r1, r5
 801e0d6:	f7e2 fbc9 	bl	800086c <__aeabi_ddiv>
 801e0da:	ec41 0b10 	vmov	d0, r0, r1
 801e0de:	b003      	add	sp, #12
 801e0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801e0e4 <__copybits>:
 801e0e4:	3901      	subs	r1, #1
 801e0e6:	b510      	push	{r4, lr}
 801e0e8:	1149      	asrs	r1, r1, #5
 801e0ea:	6914      	ldr	r4, [r2, #16]
 801e0ec:	3101      	adds	r1, #1
 801e0ee:	f102 0314 	add.w	r3, r2, #20
 801e0f2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801e0f6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801e0fa:	42a3      	cmp	r3, r4
 801e0fc:	4602      	mov	r2, r0
 801e0fe:	d303      	bcc.n	801e108 <__copybits+0x24>
 801e100:	2300      	movs	r3, #0
 801e102:	428a      	cmp	r2, r1
 801e104:	d305      	bcc.n	801e112 <__copybits+0x2e>
 801e106:	bd10      	pop	{r4, pc}
 801e108:	f853 2b04 	ldr.w	r2, [r3], #4
 801e10c:	f840 2b04 	str.w	r2, [r0], #4
 801e110:	e7f3      	b.n	801e0fa <__copybits+0x16>
 801e112:	f842 3b04 	str.w	r3, [r2], #4
 801e116:	e7f4      	b.n	801e102 <__copybits+0x1e>

0801e118 <__any_on>:
 801e118:	f100 0214 	add.w	r2, r0, #20
 801e11c:	6900      	ldr	r0, [r0, #16]
 801e11e:	114b      	asrs	r3, r1, #5
 801e120:	4298      	cmp	r0, r3
 801e122:	b510      	push	{r4, lr}
 801e124:	db11      	blt.n	801e14a <__any_on+0x32>
 801e126:	dd0a      	ble.n	801e13e <__any_on+0x26>
 801e128:	f011 011f 	ands.w	r1, r1, #31
 801e12c:	d007      	beq.n	801e13e <__any_on+0x26>
 801e12e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801e132:	fa24 f001 	lsr.w	r0, r4, r1
 801e136:	fa00 f101 	lsl.w	r1, r0, r1
 801e13a:	428c      	cmp	r4, r1
 801e13c:	d10b      	bne.n	801e156 <__any_on+0x3e>
 801e13e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801e142:	4293      	cmp	r3, r2
 801e144:	d803      	bhi.n	801e14e <__any_on+0x36>
 801e146:	2000      	movs	r0, #0
 801e148:	bd10      	pop	{r4, pc}
 801e14a:	4603      	mov	r3, r0
 801e14c:	e7f7      	b.n	801e13e <__any_on+0x26>
 801e14e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801e152:	2900      	cmp	r1, #0
 801e154:	d0f5      	beq.n	801e142 <__any_on+0x2a>
 801e156:	2001      	movs	r0, #1
 801e158:	e7f6      	b.n	801e148 <__any_on+0x30>

0801e15a <_calloc_r>:
 801e15a:	b538      	push	{r3, r4, r5, lr}
 801e15c:	fb02 f401 	mul.w	r4, r2, r1
 801e160:	4621      	mov	r1, r4
 801e162:	f000 f857 	bl	801e214 <_malloc_r>
 801e166:	4605      	mov	r5, r0
 801e168:	b118      	cbz	r0, 801e172 <_calloc_r+0x18>
 801e16a:	4622      	mov	r2, r4
 801e16c:	2100      	movs	r1, #0
 801e16e:	f7fc f82a 	bl	801a1c6 <memset>
 801e172:	4628      	mov	r0, r5
 801e174:	bd38      	pop	{r3, r4, r5, pc}
	...

0801e178 <_free_r>:
 801e178:	b538      	push	{r3, r4, r5, lr}
 801e17a:	4605      	mov	r5, r0
 801e17c:	2900      	cmp	r1, #0
 801e17e:	d045      	beq.n	801e20c <_free_r+0x94>
 801e180:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e184:	1f0c      	subs	r4, r1, #4
 801e186:	2b00      	cmp	r3, #0
 801e188:	bfb8      	it	lt
 801e18a:	18e4      	addlt	r4, r4, r3
 801e18c:	f000 fb20 	bl	801e7d0 <__malloc_lock>
 801e190:	4a1f      	ldr	r2, [pc, #124]	; (801e210 <_free_r+0x98>)
 801e192:	6813      	ldr	r3, [r2, #0]
 801e194:	4610      	mov	r0, r2
 801e196:	b933      	cbnz	r3, 801e1a6 <_free_r+0x2e>
 801e198:	6063      	str	r3, [r4, #4]
 801e19a:	6014      	str	r4, [r2, #0]
 801e19c:	4628      	mov	r0, r5
 801e19e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e1a2:	f000 bb16 	b.w	801e7d2 <__malloc_unlock>
 801e1a6:	42a3      	cmp	r3, r4
 801e1a8:	d90c      	bls.n	801e1c4 <_free_r+0x4c>
 801e1aa:	6821      	ldr	r1, [r4, #0]
 801e1ac:	1862      	adds	r2, r4, r1
 801e1ae:	4293      	cmp	r3, r2
 801e1b0:	bf04      	itt	eq
 801e1b2:	681a      	ldreq	r2, [r3, #0]
 801e1b4:	685b      	ldreq	r3, [r3, #4]
 801e1b6:	6063      	str	r3, [r4, #4]
 801e1b8:	bf04      	itt	eq
 801e1ba:	1852      	addeq	r2, r2, r1
 801e1bc:	6022      	streq	r2, [r4, #0]
 801e1be:	6004      	str	r4, [r0, #0]
 801e1c0:	e7ec      	b.n	801e19c <_free_r+0x24>
 801e1c2:	4613      	mov	r3, r2
 801e1c4:	685a      	ldr	r2, [r3, #4]
 801e1c6:	b10a      	cbz	r2, 801e1cc <_free_r+0x54>
 801e1c8:	42a2      	cmp	r2, r4
 801e1ca:	d9fa      	bls.n	801e1c2 <_free_r+0x4a>
 801e1cc:	6819      	ldr	r1, [r3, #0]
 801e1ce:	1858      	adds	r0, r3, r1
 801e1d0:	42a0      	cmp	r0, r4
 801e1d2:	d10b      	bne.n	801e1ec <_free_r+0x74>
 801e1d4:	6820      	ldr	r0, [r4, #0]
 801e1d6:	4401      	add	r1, r0
 801e1d8:	1858      	adds	r0, r3, r1
 801e1da:	4282      	cmp	r2, r0
 801e1dc:	6019      	str	r1, [r3, #0]
 801e1de:	d1dd      	bne.n	801e19c <_free_r+0x24>
 801e1e0:	6810      	ldr	r0, [r2, #0]
 801e1e2:	6852      	ldr	r2, [r2, #4]
 801e1e4:	605a      	str	r2, [r3, #4]
 801e1e6:	4401      	add	r1, r0
 801e1e8:	6019      	str	r1, [r3, #0]
 801e1ea:	e7d7      	b.n	801e19c <_free_r+0x24>
 801e1ec:	d902      	bls.n	801e1f4 <_free_r+0x7c>
 801e1ee:	230c      	movs	r3, #12
 801e1f0:	602b      	str	r3, [r5, #0]
 801e1f2:	e7d3      	b.n	801e19c <_free_r+0x24>
 801e1f4:	6820      	ldr	r0, [r4, #0]
 801e1f6:	1821      	adds	r1, r4, r0
 801e1f8:	428a      	cmp	r2, r1
 801e1fa:	bf04      	itt	eq
 801e1fc:	6811      	ldreq	r1, [r2, #0]
 801e1fe:	6852      	ldreq	r2, [r2, #4]
 801e200:	6062      	str	r2, [r4, #4]
 801e202:	bf04      	itt	eq
 801e204:	1809      	addeq	r1, r1, r0
 801e206:	6021      	streq	r1, [r4, #0]
 801e208:	605c      	str	r4, [r3, #4]
 801e20a:	e7c7      	b.n	801e19c <_free_r+0x24>
 801e20c:	bd38      	pop	{r3, r4, r5, pc}
 801e20e:	bf00      	nop
 801e210:	200052d0 	.word	0x200052d0

0801e214 <_malloc_r>:
 801e214:	b570      	push	{r4, r5, r6, lr}
 801e216:	1ccd      	adds	r5, r1, #3
 801e218:	f025 0503 	bic.w	r5, r5, #3
 801e21c:	3508      	adds	r5, #8
 801e21e:	2d0c      	cmp	r5, #12
 801e220:	bf38      	it	cc
 801e222:	250c      	movcc	r5, #12
 801e224:	2d00      	cmp	r5, #0
 801e226:	4606      	mov	r6, r0
 801e228:	db01      	blt.n	801e22e <_malloc_r+0x1a>
 801e22a:	42a9      	cmp	r1, r5
 801e22c:	d903      	bls.n	801e236 <_malloc_r+0x22>
 801e22e:	230c      	movs	r3, #12
 801e230:	6033      	str	r3, [r6, #0]
 801e232:	2000      	movs	r0, #0
 801e234:	bd70      	pop	{r4, r5, r6, pc}
 801e236:	f000 facb 	bl	801e7d0 <__malloc_lock>
 801e23a:	4a21      	ldr	r2, [pc, #132]	; (801e2c0 <_malloc_r+0xac>)
 801e23c:	6814      	ldr	r4, [r2, #0]
 801e23e:	4621      	mov	r1, r4
 801e240:	b991      	cbnz	r1, 801e268 <_malloc_r+0x54>
 801e242:	4c20      	ldr	r4, [pc, #128]	; (801e2c4 <_malloc_r+0xb0>)
 801e244:	6823      	ldr	r3, [r4, #0]
 801e246:	b91b      	cbnz	r3, 801e250 <_malloc_r+0x3c>
 801e248:	4630      	mov	r0, r6
 801e24a:	f000 f9b5 	bl	801e5b8 <_sbrk_r>
 801e24e:	6020      	str	r0, [r4, #0]
 801e250:	4629      	mov	r1, r5
 801e252:	4630      	mov	r0, r6
 801e254:	f000 f9b0 	bl	801e5b8 <_sbrk_r>
 801e258:	1c43      	adds	r3, r0, #1
 801e25a:	d124      	bne.n	801e2a6 <_malloc_r+0x92>
 801e25c:	230c      	movs	r3, #12
 801e25e:	6033      	str	r3, [r6, #0]
 801e260:	4630      	mov	r0, r6
 801e262:	f000 fab6 	bl	801e7d2 <__malloc_unlock>
 801e266:	e7e4      	b.n	801e232 <_malloc_r+0x1e>
 801e268:	680b      	ldr	r3, [r1, #0]
 801e26a:	1b5b      	subs	r3, r3, r5
 801e26c:	d418      	bmi.n	801e2a0 <_malloc_r+0x8c>
 801e26e:	2b0b      	cmp	r3, #11
 801e270:	d90f      	bls.n	801e292 <_malloc_r+0x7e>
 801e272:	600b      	str	r3, [r1, #0]
 801e274:	50cd      	str	r5, [r1, r3]
 801e276:	18cc      	adds	r4, r1, r3
 801e278:	4630      	mov	r0, r6
 801e27a:	f000 faaa 	bl	801e7d2 <__malloc_unlock>
 801e27e:	f104 000b 	add.w	r0, r4, #11
 801e282:	1d23      	adds	r3, r4, #4
 801e284:	f020 0007 	bic.w	r0, r0, #7
 801e288:	1ac3      	subs	r3, r0, r3
 801e28a:	d0d3      	beq.n	801e234 <_malloc_r+0x20>
 801e28c:	425a      	negs	r2, r3
 801e28e:	50e2      	str	r2, [r4, r3]
 801e290:	e7d0      	b.n	801e234 <_malloc_r+0x20>
 801e292:	428c      	cmp	r4, r1
 801e294:	684b      	ldr	r3, [r1, #4]
 801e296:	bf16      	itet	ne
 801e298:	6063      	strne	r3, [r4, #4]
 801e29a:	6013      	streq	r3, [r2, #0]
 801e29c:	460c      	movne	r4, r1
 801e29e:	e7eb      	b.n	801e278 <_malloc_r+0x64>
 801e2a0:	460c      	mov	r4, r1
 801e2a2:	6849      	ldr	r1, [r1, #4]
 801e2a4:	e7cc      	b.n	801e240 <_malloc_r+0x2c>
 801e2a6:	1cc4      	adds	r4, r0, #3
 801e2a8:	f024 0403 	bic.w	r4, r4, #3
 801e2ac:	42a0      	cmp	r0, r4
 801e2ae:	d005      	beq.n	801e2bc <_malloc_r+0xa8>
 801e2b0:	1a21      	subs	r1, r4, r0
 801e2b2:	4630      	mov	r0, r6
 801e2b4:	f000 f980 	bl	801e5b8 <_sbrk_r>
 801e2b8:	3001      	adds	r0, #1
 801e2ba:	d0cf      	beq.n	801e25c <_malloc_r+0x48>
 801e2bc:	6025      	str	r5, [r4, #0]
 801e2be:	e7db      	b.n	801e278 <_malloc_r+0x64>
 801e2c0:	200052d0 	.word	0x200052d0
 801e2c4:	200052d4 	.word	0x200052d4

0801e2c8 <_realloc_r>:
 801e2c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e2ca:	4607      	mov	r7, r0
 801e2cc:	4614      	mov	r4, r2
 801e2ce:	460e      	mov	r6, r1
 801e2d0:	b921      	cbnz	r1, 801e2dc <_realloc_r+0x14>
 801e2d2:	4611      	mov	r1, r2
 801e2d4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801e2d8:	f7ff bf9c 	b.w	801e214 <_malloc_r>
 801e2dc:	b922      	cbnz	r2, 801e2e8 <_realloc_r+0x20>
 801e2de:	f7ff ff4b 	bl	801e178 <_free_r>
 801e2e2:	4625      	mov	r5, r4
 801e2e4:	4628      	mov	r0, r5
 801e2e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e2e8:	f000 fa74 	bl	801e7d4 <_malloc_usable_size_r>
 801e2ec:	42a0      	cmp	r0, r4
 801e2ee:	d20f      	bcs.n	801e310 <_realloc_r+0x48>
 801e2f0:	4621      	mov	r1, r4
 801e2f2:	4638      	mov	r0, r7
 801e2f4:	f7ff ff8e 	bl	801e214 <_malloc_r>
 801e2f8:	4605      	mov	r5, r0
 801e2fa:	2800      	cmp	r0, #0
 801e2fc:	d0f2      	beq.n	801e2e4 <_realloc_r+0x1c>
 801e2fe:	4631      	mov	r1, r6
 801e300:	4622      	mov	r2, r4
 801e302:	f7fb ff55 	bl	801a1b0 <memcpy>
 801e306:	4631      	mov	r1, r6
 801e308:	4638      	mov	r0, r7
 801e30a:	f7ff ff35 	bl	801e178 <_free_r>
 801e30e:	e7e9      	b.n	801e2e4 <_realloc_r+0x1c>
 801e310:	4635      	mov	r5, r6
 801e312:	e7e7      	b.n	801e2e4 <_realloc_r+0x1c>

0801e314 <__ssputs_r>:
 801e314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e318:	688e      	ldr	r6, [r1, #8]
 801e31a:	429e      	cmp	r6, r3
 801e31c:	4682      	mov	sl, r0
 801e31e:	460c      	mov	r4, r1
 801e320:	4690      	mov	r8, r2
 801e322:	4699      	mov	r9, r3
 801e324:	d837      	bhi.n	801e396 <__ssputs_r+0x82>
 801e326:	898a      	ldrh	r2, [r1, #12]
 801e328:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801e32c:	d031      	beq.n	801e392 <__ssputs_r+0x7e>
 801e32e:	6825      	ldr	r5, [r4, #0]
 801e330:	6909      	ldr	r1, [r1, #16]
 801e332:	1a6f      	subs	r7, r5, r1
 801e334:	6965      	ldr	r5, [r4, #20]
 801e336:	2302      	movs	r3, #2
 801e338:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801e33c:	fb95 f5f3 	sdiv	r5, r5, r3
 801e340:	f109 0301 	add.w	r3, r9, #1
 801e344:	443b      	add	r3, r7
 801e346:	429d      	cmp	r5, r3
 801e348:	bf38      	it	cc
 801e34a:	461d      	movcc	r5, r3
 801e34c:	0553      	lsls	r3, r2, #21
 801e34e:	d530      	bpl.n	801e3b2 <__ssputs_r+0x9e>
 801e350:	4629      	mov	r1, r5
 801e352:	f7ff ff5f 	bl	801e214 <_malloc_r>
 801e356:	4606      	mov	r6, r0
 801e358:	b950      	cbnz	r0, 801e370 <__ssputs_r+0x5c>
 801e35a:	230c      	movs	r3, #12
 801e35c:	f8ca 3000 	str.w	r3, [sl]
 801e360:	89a3      	ldrh	r3, [r4, #12]
 801e362:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e366:	81a3      	strh	r3, [r4, #12]
 801e368:	f04f 30ff 	mov.w	r0, #4294967295
 801e36c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e370:	463a      	mov	r2, r7
 801e372:	6921      	ldr	r1, [r4, #16]
 801e374:	f7fb ff1c 	bl	801a1b0 <memcpy>
 801e378:	89a3      	ldrh	r3, [r4, #12]
 801e37a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801e37e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801e382:	81a3      	strh	r3, [r4, #12]
 801e384:	6126      	str	r6, [r4, #16]
 801e386:	6165      	str	r5, [r4, #20]
 801e388:	443e      	add	r6, r7
 801e38a:	1bed      	subs	r5, r5, r7
 801e38c:	6026      	str	r6, [r4, #0]
 801e38e:	60a5      	str	r5, [r4, #8]
 801e390:	464e      	mov	r6, r9
 801e392:	454e      	cmp	r6, r9
 801e394:	d900      	bls.n	801e398 <__ssputs_r+0x84>
 801e396:	464e      	mov	r6, r9
 801e398:	4632      	mov	r2, r6
 801e39a:	4641      	mov	r1, r8
 801e39c:	6820      	ldr	r0, [r4, #0]
 801e39e:	f7ff fac5 	bl	801d92c <memmove>
 801e3a2:	68a3      	ldr	r3, [r4, #8]
 801e3a4:	1b9b      	subs	r3, r3, r6
 801e3a6:	60a3      	str	r3, [r4, #8]
 801e3a8:	6823      	ldr	r3, [r4, #0]
 801e3aa:	441e      	add	r6, r3
 801e3ac:	6026      	str	r6, [r4, #0]
 801e3ae:	2000      	movs	r0, #0
 801e3b0:	e7dc      	b.n	801e36c <__ssputs_r+0x58>
 801e3b2:	462a      	mov	r2, r5
 801e3b4:	f7ff ff88 	bl	801e2c8 <_realloc_r>
 801e3b8:	4606      	mov	r6, r0
 801e3ba:	2800      	cmp	r0, #0
 801e3bc:	d1e2      	bne.n	801e384 <__ssputs_r+0x70>
 801e3be:	6921      	ldr	r1, [r4, #16]
 801e3c0:	4650      	mov	r0, sl
 801e3c2:	f7ff fed9 	bl	801e178 <_free_r>
 801e3c6:	e7c8      	b.n	801e35a <__ssputs_r+0x46>

0801e3c8 <_svfiprintf_r>:
 801e3c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e3cc:	461d      	mov	r5, r3
 801e3ce:	898b      	ldrh	r3, [r1, #12]
 801e3d0:	061f      	lsls	r7, r3, #24
 801e3d2:	b09d      	sub	sp, #116	; 0x74
 801e3d4:	4680      	mov	r8, r0
 801e3d6:	460c      	mov	r4, r1
 801e3d8:	4616      	mov	r6, r2
 801e3da:	d50f      	bpl.n	801e3fc <_svfiprintf_r+0x34>
 801e3dc:	690b      	ldr	r3, [r1, #16]
 801e3de:	b96b      	cbnz	r3, 801e3fc <_svfiprintf_r+0x34>
 801e3e0:	2140      	movs	r1, #64	; 0x40
 801e3e2:	f7ff ff17 	bl	801e214 <_malloc_r>
 801e3e6:	6020      	str	r0, [r4, #0]
 801e3e8:	6120      	str	r0, [r4, #16]
 801e3ea:	b928      	cbnz	r0, 801e3f8 <_svfiprintf_r+0x30>
 801e3ec:	230c      	movs	r3, #12
 801e3ee:	f8c8 3000 	str.w	r3, [r8]
 801e3f2:	f04f 30ff 	mov.w	r0, #4294967295
 801e3f6:	e0c8      	b.n	801e58a <_svfiprintf_r+0x1c2>
 801e3f8:	2340      	movs	r3, #64	; 0x40
 801e3fa:	6163      	str	r3, [r4, #20]
 801e3fc:	2300      	movs	r3, #0
 801e3fe:	9309      	str	r3, [sp, #36]	; 0x24
 801e400:	2320      	movs	r3, #32
 801e402:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801e406:	2330      	movs	r3, #48	; 0x30
 801e408:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801e40c:	9503      	str	r5, [sp, #12]
 801e40e:	f04f 0b01 	mov.w	fp, #1
 801e412:	4637      	mov	r7, r6
 801e414:	463d      	mov	r5, r7
 801e416:	f815 3b01 	ldrb.w	r3, [r5], #1
 801e41a:	b10b      	cbz	r3, 801e420 <_svfiprintf_r+0x58>
 801e41c:	2b25      	cmp	r3, #37	; 0x25
 801e41e:	d13e      	bne.n	801e49e <_svfiprintf_r+0xd6>
 801e420:	ebb7 0a06 	subs.w	sl, r7, r6
 801e424:	d00b      	beq.n	801e43e <_svfiprintf_r+0x76>
 801e426:	4653      	mov	r3, sl
 801e428:	4632      	mov	r2, r6
 801e42a:	4621      	mov	r1, r4
 801e42c:	4640      	mov	r0, r8
 801e42e:	f7ff ff71 	bl	801e314 <__ssputs_r>
 801e432:	3001      	adds	r0, #1
 801e434:	f000 80a4 	beq.w	801e580 <_svfiprintf_r+0x1b8>
 801e438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e43a:	4453      	add	r3, sl
 801e43c:	9309      	str	r3, [sp, #36]	; 0x24
 801e43e:	783b      	ldrb	r3, [r7, #0]
 801e440:	2b00      	cmp	r3, #0
 801e442:	f000 809d 	beq.w	801e580 <_svfiprintf_r+0x1b8>
 801e446:	2300      	movs	r3, #0
 801e448:	f04f 32ff 	mov.w	r2, #4294967295
 801e44c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e450:	9304      	str	r3, [sp, #16]
 801e452:	9307      	str	r3, [sp, #28]
 801e454:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801e458:	931a      	str	r3, [sp, #104]	; 0x68
 801e45a:	462f      	mov	r7, r5
 801e45c:	2205      	movs	r2, #5
 801e45e:	f817 1b01 	ldrb.w	r1, [r7], #1
 801e462:	4850      	ldr	r0, [pc, #320]	; (801e5a4 <_svfiprintf_r+0x1dc>)
 801e464:	f7e1 fecc 	bl	8000200 <memchr>
 801e468:	9b04      	ldr	r3, [sp, #16]
 801e46a:	b9d0      	cbnz	r0, 801e4a2 <_svfiprintf_r+0xda>
 801e46c:	06d9      	lsls	r1, r3, #27
 801e46e:	bf44      	itt	mi
 801e470:	2220      	movmi	r2, #32
 801e472:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801e476:	071a      	lsls	r2, r3, #28
 801e478:	bf44      	itt	mi
 801e47a:	222b      	movmi	r2, #43	; 0x2b
 801e47c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801e480:	782a      	ldrb	r2, [r5, #0]
 801e482:	2a2a      	cmp	r2, #42	; 0x2a
 801e484:	d015      	beq.n	801e4b2 <_svfiprintf_r+0xea>
 801e486:	9a07      	ldr	r2, [sp, #28]
 801e488:	462f      	mov	r7, r5
 801e48a:	2000      	movs	r0, #0
 801e48c:	250a      	movs	r5, #10
 801e48e:	4639      	mov	r1, r7
 801e490:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e494:	3b30      	subs	r3, #48	; 0x30
 801e496:	2b09      	cmp	r3, #9
 801e498:	d94d      	bls.n	801e536 <_svfiprintf_r+0x16e>
 801e49a:	b1b8      	cbz	r0, 801e4cc <_svfiprintf_r+0x104>
 801e49c:	e00f      	b.n	801e4be <_svfiprintf_r+0xf6>
 801e49e:	462f      	mov	r7, r5
 801e4a0:	e7b8      	b.n	801e414 <_svfiprintf_r+0x4c>
 801e4a2:	4a40      	ldr	r2, [pc, #256]	; (801e5a4 <_svfiprintf_r+0x1dc>)
 801e4a4:	1a80      	subs	r0, r0, r2
 801e4a6:	fa0b f000 	lsl.w	r0, fp, r0
 801e4aa:	4318      	orrs	r0, r3
 801e4ac:	9004      	str	r0, [sp, #16]
 801e4ae:	463d      	mov	r5, r7
 801e4b0:	e7d3      	b.n	801e45a <_svfiprintf_r+0x92>
 801e4b2:	9a03      	ldr	r2, [sp, #12]
 801e4b4:	1d11      	adds	r1, r2, #4
 801e4b6:	6812      	ldr	r2, [r2, #0]
 801e4b8:	9103      	str	r1, [sp, #12]
 801e4ba:	2a00      	cmp	r2, #0
 801e4bc:	db01      	blt.n	801e4c2 <_svfiprintf_r+0xfa>
 801e4be:	9207      	str	r2, [sp, #28]
 801e4c0:	e004      	b.n	801e4cc <_svfiprintf_r+0x104>
 801e4c2:	4252      	negs	r2, r2
 801e4c4:	f043 0302 	orr.w	r3, r3, #2
 801e4c8:	9207      	str	r2, [sp, #28]
 801e4ca:	9304      	str	r3, [sp, #16]
 801e4cc:	783b      	ldrb	r3, [r7, #0]
 801e4ce:	2b2e      	cmp	r3, #46	; 0x2e
 801e4d0:	d10c      	bne.n	801e4ec <_svfiprintf_r+0x124>
 801e4d2:	787b      	ldrb	r3, [r7, #1]
 801e4d4:	2b2a      	cmp	r3, #42	; 0x2a
 801e4d6:	d133      	bne.n	801e540 <_svfiprintf_r+0x178>
 801e4d8:	9b03      	ldr	r3, [sp, #12]
 801e4da:	1d1a      	adds	r2, r3, #4
 801e4dc:	681b      	ldr	r3, [r3, #0]
 801e4de:	9203      	str	r2, [sp, #12]
 801e4e0:	2b00      	cmp	r3, #0
 801e4e2:	bfb8      	it	lt
 801e4e4:	f04f 33ff 	movlt.w	r3, #4294967295
 801e4e8:	3702      	adds	r7, #2
 801e4ea:	9305      	str	r3, [sp, #20]
 801e4ec:	4d2e      	ldr	r5, [pc, #184]	; (801e5a8 <_svfiprintf_r+0x1e0>)
 801e4ee:	7839      	ldrb	r1, [r7, #0]
 801e4f0:	2203      	movs	r2, #3
 801e4f2:	4628      	mov	r0, r5
 801e4f4:	f7e1 fe84 	bl	8000200 <memchr>
 801e4f8:	b138      	cbz	r0, 801e50a <_svfiprintf_r+0x142>
 801e4fa:	2340      	movs	r3, #64	; 0x40
 801e4fc:	1b40      	subs	r0, r0, r5
 801e4fe:	fa03 f000 	lsl.w	r0, r3, r0
 801e502:	9b04      	ldr	r3, [sp, #16]
 801e504:	4303      	orrs	r3, r0
 801e506:	3701      	adds	r7, #1
 801e508:	9304      	str	r3, [sp, #16]
 801e50a:	7839      	ldrb	r1, [r7, #0]
 801e50c:	4827      	ldr	r0, [pc, #156]	; (801e5ac <_svfiprintf_r+0x1e4>)
 801e50e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801e512:	2206      	movs	r2, #6
 801e514:	1c7e      	adds	r6, r7, #1
 801e516:	f7e1 fe73 	bl	8000200 <memchr>
 801e51a:	2800      	cmp	r0, #0
 801e51c:	d038      	beq.n	801e590 <_svfiprintf_r+0x1c8>
 801e51e:	4b24      	ldr	r3, [pc, #144]	; (801e5b0 <_svfiprintf_r+0x1e8>)
 801e520:	bb13      	cbnz	r3, 801e568 <_svfiprintf_r+0x1a0>
 801e522:	9b03      	ldr	r3, [sp, #12]
 801e524:	3307      	adds	r3, #7
 801e526:	f023 0307 	bic.w	r3, r3, #7
 801e52a:	3308      	adds	r3, #8
 801e52c:	9303      	str	r3, [sp, #12]
 801e52e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e530:	444b      	add	r3, r9
 801e532:	9309      	str	r3, [sp, #36]	; 0x24
 801e534:	e76d      	b.n	801e412 <_svfiprintf_r+0x4a>
 801e536:	fb05 3202 	mla	r2, r5, r2, r3
 801e53a:	2001      	movs	r0, #1
 801e53c:	460f      	mov	r7, r1
 801e53e:	e7a6      	b.n	801e48e <_svfiprintf_r+0xc6>
 801e540:	2300      	movs	r3, #0
 801e542:	3701      	adds	r7, #1
 801e544:	9305      	str	r3, [sp, #20]
 801e546:	4619      	mov	r1, r3
 801e548:	250a      	movs	r5, #10
 801e54a:	4638      	mov	r0, r7
 801e54c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e550:	3a30      	subs	r2, #48	; 0x30
 801e552:	2a09      	cmp	r2, #9
 801e554:	d903      	bls.n	801e55e <_svfiprintf_r+0x196>
 801e556:	2b00      	cmp	r3, #0
 801e558:	d0c8      	beq.n	801e4ec <_svfiprintf_r+0x124>
 801e55a:	9105      	str	r1, [sp, #20]
 801e55c:	e7c6      	b.n	801e4ec <_svfiprintf_r+0x124>
 801e55e:	fb05 2101 	mla	r1, r5, r1, r2
 801e562:	2301      	movs	r3, #1
 801e564:	4607      	mov	r7, r0
 801e566:	e7f0      	b.n	801e54a <_svfiprintf_r+0x182>
 801e568:	ab03      	add	r3, sp, #12
 801e56a:	9300      	str	r3, [sp, #0]
 801e56c:	4622      	mov	r2, r4
 801e56e:	4b11      	ldr	r3, [pc, #68]	; (801e5b4 <_svfiprintf_r+0x1ec>)
 801e570:	a904      	add	r1, sp, #16
 801e572:	4640      	mov	r0, r8
 801e574:	f7fc f802 	bl	801a57c <_printf_float>
 801e578:	f1b0 3fff 	cmp.w	r0, #4294967295
 801e57c:	4681      	mov	r9, r0
 801e57e:	d1d6      	bne.n	801e52e <_svfiprintf_r+0x166>
 801e580:	89a3      	ldrh	r3, [r4, #12]
 801e582:	065b      	lsls	r3, r3, #25
 801e584:	f53f af35 	bmi.w	801e3f2 <_svfiprintf_r+0x2a>
 801e588:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e58a:	b01d      	add	sp, #116	; 0x74
 801e58c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e590:	ab03      	add	r3, sp, #12
 801e592:	9300      	str	r3, [sp, #0]
 801e594:	4622      	mov	r2, r4
 801e596:	4b07      	ldr	r3, [pc, #28]	; (801e5b4 <_svfiprintf_r+0x1ec>)
 801e598:	a904      	add	r1, sp, #16
 801e59a:	4640      	mov	r0, r8
 801e59c:	f7fc faa4 	bl	801aae8 <_printf_i>
 801e5a0:	e7ea      	b.n	801e578 <_svfiprintf_r+0x1b0>
 801e5a2:	bf00      	nop
 801e5a4:	0801f40c 	.word	0x0801f40c
 801e5a8:	0801f412 	.word	0x0801f412
 801e5ac:	0801f416 	.word	0x0801f416
 801e5b0:	0801a57d 	.word	0x0801a57d
 801e5b4:	0801e315 	.word	0x0801e315

0801e5b8 <_sbrk_r>:
 801e5b8:	b538      	push	{r3, r4, r5, lr}
 801e5ba:	4c06      	ldr	r4, [pc, #24]	; (801e5d4 <_sbrk_r+0x1c>)
 801e5bc:	2300      	movs	r3, #0
 801e5be:	4605      	mov	r5, r0
 801e5c0:	4608      	mov	r0, r1
 801e5c2:	6023      	str	r3, [r4, #0]
 801e5c4:	f7ea f8f6 	bl	80087b4 <_sbrk>
 801e5c8:	1c43      	adds	r3, r0, #1
 801e5ca:	d102      	bne.n	801e5d2 <_sbrk_r+0x1a>
 801e5cc:	6823      	ldr	r3, [r4, #0]
 801e5ce:	b103      	cbz	r3, 801e5d2 <_sbrk_r+0x1a>
 801e5d0:	602b      	str	r3, [r5, #0]
 801e5d2:	bd38      	pop	{r3, r4, r5, pc}
 801e5d4:	20009a9c 	.word	0x20009a9c

0801e5d8 <_raise_r>:
 801e5d8:	291f      	cmp	r1, #31
 801e5da:	b538      	push	{r3, r4, r5, lr}
 801e5dc:	4604      	mov	r4, r0
 801e5de:	460d      	mov	r5, r1
 801e5e0:	d904      	bls.n	801e5ec <_raise_r+0x14>
 801e5e2:	2316      	movs	r3, #22
 801e5e4:	6003      	str	r3, [r0, #0]
 801e5e6:	f04f 30ff 	mov.w	r0, #4294967295
 801e5ea:	bd38      	pop	{r3, r4, r5, pc}
 801e5ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801e5ee:	b112      	cbz	r2, 801e5f6 <_raise_r+0x1e>
 801e5f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801e5f4:	b94b      	cbnz	r3, 801e60a <_raise_r+0x32>
 801e5f6:	4620      	mov	r0, r4
 801e5f8:	f000 f830 	bl	801e65c <_getpid_r>
 801e5fc:	462a      	mov	r2, r5
 801e5fe:	4601      	mov	r1, r0
 801e600:	4620      	mov	r0, r4
 801e602:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e606:	f000 b817 	b.w	801e638 <_kill_r>
 801e60a:	2b01      	cmp	r3, #1
 801e60c:	d00a      	beq.n	801e624 <_raise_r+0x4c>
 801e60e:	1c59      	adds	r1, r3, #1
 801e610:	d103      	bne.n	801e61a <_raise_r+0x42>
 801e612:	2316      	movs	r3, #22
 801e614:	6003      	str	r3, [r0, #0]
 801e616:	2001      	movs	r0, #1
 801e618:	e7e7      	b.n	801e5ea <_raise_r+0x12>
 801e61a:	2400      	movs	r4, #0
 801e61c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801e620:	4628      	mov	r0, r5
 801e622:	4798      	blx	r3
 801e624:	2000      	movs	r0, #0
 801e626:	e7e0      	b.n	801e5ea <_raise_r+0x12>

0801e628 <raise>:
 801e628:	4b02      	ldr	r3, [pc, #8]	; (801e634 <raise+0xc>)
 801e62a:	4601      	mov	r1, r0
 801e62c:	6818      	ldr	r0, [r3, #0]
 801e62e:	f7ff bfd3 	b.w	801e5d8 <_raise_r>
 801e632:	bf00      	nop
 801e634:	2000011c 	.word	0x2000011c

0801e638 <_kill_r>:
 801e638:	b538      	push	{r3, r4, r5, lr}
 801e63a:	4c07      	ldr	r4, [pc, #28]	; (801e658 <_kill_r+0x20>)
 801e63c:	2300      	movs	r3, #0
 801e63e:	4605      	mov	r5, r0
 801e640:	4608      	mov	r0, r1
 801e642:	4611      	mov	r1, r2
 801e644:	6023      	str	r3, [r4, #0]
 801e646:	f7ea f82d 	bl	80086a4 <_kill>
 801e64a:	1c43      	adds	r3, r0, #1
 801e64c:	d102      	bne.n	801e654 <_kill_r+0x1c>
 801e64e:	6823      	ldr	r3, [r4, #0]
 801e650:	b103      	cbz	r3, 801e654 <_kill_r+0x1c>
 801e652:	602b      	str	r3, [r5, #0]
 801e654:	bd38      	pop	{r3, r4, r5, pc}
 801e656:	bf00      	nop
 801e658:	20009a9c 	.word	0x20009a9c

0801e65c <_getpid_r>:
 801e65c:	f7ea b81a 	b.w	8008694 <_getpid>

0801e660 <__sread>:
 801e660:	b510      	push	{r4, lr}
 801e662:	460c      	mov	r4, r1
 801e664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e668:	f000 f8bc 	bl	801e7e4 <_read_r>
 801e66c:	2800      	cmp	r0, #0
 801e66e:	bfab      	itete	ge
 801e670:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801e672:	89a3      	ldrhlt	r3, [r4, #12]
 801e674:	181b      	addge	r3, r3, r0
 801e676:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801e67a:	bfac      	ite	ge
 801e67c:	6563      	strge	r3, [r4, #84]	; 0x54
 801e67e:	81a3      	strhlt	r3, [r4, #12]
 801e680:	bd10      	pop	{r4, pc}

0801e682 <__swrite>:
 801e682:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e686:	461f      	mov	r7, r3
 801e688:	898b      	ldrh	r3, [r1, #12]
 801e68a:	05db      	lsls	r3, r3, #23
 801e68c:	4605      	mov	r5, r0
 801e68e:	460c      	mov	r4, r1
 801e690:	4616      	mov	r6, r2
 801e692:	d505      	bpl.n	801e6a0 <__swrite+0x1e>
 801e694:	2302      	movs	r3, #2
 801e696:	2200      	movs	r2, #0
 801e698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e69c:	f000 f886 	bl	801e7ac <_lseek_r>
 801e6a0:	89a3      	ldrh	r3, [r4, #12]
 801e6a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e6a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801e6aa:	81a3      	strh	r3, [r4, #12]
 801e6ac:	4632      	mov	r2, r6
 801e6ae:	463b      	mov	r3, r7
 801e6b0:	4628      	mov	r0, r5
 801e6b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e6b6:	f000 b835 	b.w	801e724 <_write_r>

0801e6ba <__sseek>:
 801e6ba:	b510      	push	{r4, lr}
 801e6bc:	460c      	mov	r4, r1
 801e6be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e6c2:	f000 f873 	bl	801e7ac <_lseek_r>
 801e6c6:	1c43      	adds	r3, r0, #1
 801e6c8:	89a3      	ldrh	r3, [r4, #12]
 801e6ca:	bf15      	itete	ne
 801e6cc:	6560      	strne	r0, [r4, #84]	; 0x54
 801e6ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801e6d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801e6d6:	81a3      	strheq	r3, [r4, #12]
 801e6d8:	bf18      	it	ne
 801e6da:	81a3      	strhne	r3, [r4, #12]
 801e6dc:	bd10      	pop	{r4, pc}

0801e6de <__sclose>:
 801e6de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e6e2:	f000 b831 	b.w	801e748 <_close_r>

0801e6e6 <strncmp>:
 801e6e6:	b510      	push	{r4, lr}
 801e6e8:	b16a      	cbz	r2, 801e706 <strncmp+0x20>
 801e6ea:	3901      	subs	r1, #1
 801e6ec:	1884      	adds	r4, r0, r2
 801e6ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 801e6f2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801e6f6:	4293      	cmp	r3, r2
 801e6f8:	d103      	bne.n	801e702 <strncmp+0x1c>
 801e6fa:	42a0      	cmp	r0, r4
 801e6fc:	d001      	beq.n	801e702 <strncmp+0x1c>
 801e6fe:	2b00      	cmp	r3, #0
 801e700:	d1f5      	bne.n	801e6ee <strncmp+0x8>
 801e702:	1a98      	subs	r0, r3, r2
 801e704:	bd10      	pop	{r4, pc}
 801e706:	4610      	mov	r0, r2
 801e708:	e7fc      	b.n	801e704 <strncmp+0x1e>

0801e70a <__ascii_wctomb>:
 801e70a:	b149      	cbz	r1, 801e720 <__ascii_wctomb+0x16>
 801e70c:	2aff      	cmp	r2, #255	; 0xff
 801e70e:	bf85      	ittet	hi
 801e710:	238a      	movhi	r3, #138	; 0x8a
 801e712:	6003      	strhi	r3, [r0, #0]
 801e714:	700a      	strbls	r2, [r1, #0]
 801e716:	f04f 30ff 	movhi.w	r0, #4294967295
 801e71a:	bf98      	it	ls
 801e71c:	2001      	movls	r0, #1
 801e71e:	4770      	bx	lr
 801e720:	4608      	mov	r0, r1
 801e722:	4770      	bx	lr

0801e724 <_write_r>:
 801e724:	b538      	push	{r3, r4, r5, lr}
 801e726:	4c07      	ldr	r4, [pc, #28]	; (801e744 <_write_r+0x20>)
 801e728:	4605      	mov	r5, r0
 801e72a:	4608      	mov	r0, r1
 801e72c:	4611      	mov	r1, r2
 801e72e:	2200      	movs	r2, #0
 801e730:	6022      	str	r2, [r4, #0]
 801e732:	461a      	mov	r2, r3
 801e734:	f7e9 ffed 	bl	8008712 <_write>
 801e738:	1c43      	adds	r3, r0, #1
 801e73a:	d102      	bne.n	801e742 <_write_r+0x1e>
 801e73c:	6823      	ldr	r3, [r4, #0]
 801e73e:	b103      	cbz	r3, 801e742 <_write_r+0x1e>
 801e740:	602b      	str	r3, [r5, #0]
 801e742:	bd38      	pop	{r3, r4, r5, pc}
 801e744:	20009a9c 	.word	0x20009a9c

0801e748 <_close_r>:
 801e748:	b538      	push	{r3, r4, r5, lr}
 801e74a:	4c06      	ldr	r4, [pc, #24]	; (801e764 <_close_r+0x1c>)
 801e74c:	2300      	movs	r3, #0
 801e74e:	4605      	mov	r5, r0
 801e750:	4608      	mov	r0, r1
 801e752:	6023      	str	r3, [r4, #0]
 801e754:	f7e9 fff9 	bl	800874a <_close>
 801e758:	1c43      	adds	r3, r0, #1
 801e75a:	d102      	bne.n	801e762 <_close_r+0x1a>
 801e75c:	6823      	ldr	r3, [r4, #0]
 801e75e:	b103      	cbz	r3, 801e762 <_close_r+0x1a>
 801e760:	602b      	str	r3, [r5, #0]
 801e762:	bd38      	pop	{r3, r4, r5, pc}
 801e764:	20009a9c 	.word	0x20009a9c

0801e768 <_fstat_r>:
 801e768:	b538      	push	{r3, r4, r5, lr}
 801e76a:	4c07      	ldr	r4, [pc, #28]	; (801e788 <_fstat_r+0x20>)
 801e76c:	2300      	movs	r3, #0
 801e76e:	4605      	mov	r5, r0
 801e770:	4608      	mov	r0, r1
 801e772:	4611      	mov	r1, r2
 801e774:	6023      	str	r3, [r4, #0]
 801e776:	f7e9 fff4 	bl	8008762 <_fstat>
 801e77a:	1c43      	adds	r3, r0, #1
 801e77c:	d102      	bne.n	801e784 <_fstat_r+0x1c>
 801e77e:	6823      	ldr	r3, [r4, #0]
 801e780:	b103      	cbz	r3, 801e784 <_fstat_r+0x1c>
 801e782:	602b      	str	r3, [r5, #0]
 801e784:	bd38      	pop	{r3, r4, r5, pc}
 801e786:	bf00      	nop
 801e788:	20009a9c 	.word	0x20009a9c

0801e78c <_isatty_r>:
 801e78c:	b538      	push	{r3, r4, r5, lr}
 801e78e:	4c06      	ldr	r4, [pc, #24]	; (801e7a8 <_isatty_r+0x1c>)
 801e790:	2300      	movs	r3, #0
 801e792:	4605      	mov	r5, r0
 801e794:	4608      	mov	r0, r1
 801e796:	6023      	str	r3, [r4, #0]
 801e798:	f7e9 fff3 	bl	8008782 <_isatty>
 801e79c:	1c43      	adds	r3, r0, #1
 801e79e:	d102      	bne.n	801e7a6 <_isatty_r+0x1a>
 801e7a0:	6823      	ldr	r3, [r4, #0]
 801e7a2:	b103      	cbz	r3, 801e7a6 <_isatty_r+0x1a>
 801e7a4:	602b      	str	r3, [r5, #0]
 801e7a6:	bd38      	pop	{r3, r4, r5, pc}
 801e7a8:	20009a9c 	.word	0x20009a9c

0801e7ac <_lseek_r>:
 801e7ac:	b538      	push	{r3, r4, r5, lr}
 801e7ae:	4c07      	ldr	r4, [pc, #28]	; (801e7cc <_lseek_r+0x20>)
 801e7b0:	4605      	mov	r5, r0
 801e7b2:	4608      	mov	r0, r1
 801e7b4:	4611      	mov	r1, r2
 801e7b6:	2200      	movs	r2, #0
 801e7b8:	6022      	str	r2, [r4, #0]
 801e7ba:	461a      	mov	r2, r3
 801e7bc:	f7e9 ffec 	bl	8008798 <_lseek>
 801e7c0:	1c43      	adds	r3, r0, #1
 801e7c2:	d102      	bne.n	801e7ca <_lseek_r+0x1e>
 801e7c4:	6823      	ldr	r3, [r4, #0]
 801e7c6:	b103      	cbz	r3, 801e7ca <_lseek_r+0x1e>
 801e7c8:	602b      	str	r3, [r5, #0]
 801e7ca:	bd38      	pop	{r3, r4, r5, pc}
 801e7cc:	20009a9c 	.word	0x20009a9c

0801e7d0 <__malloc_lock>:
 801e7d0:	4770      	bx	lr

0801e7d2 <__malloc_unlock>:
 801e7d2:	4770      	bx	lr

0801e7d4 <_malloc_usable_size_r>:
 801e7d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e7d8:	1f18      	subs	r0, r3, #4
 801e7da:	2b00      	cmp	r3, #0
 801e7dc:	bfbc      	itt	lt
 801e7de:	580b      	ldrlt	r3, [r1, r0]
 801e7e0:	18c0      	addlt	r0, r0, r3
 801e7e2:	4770      	bx	lr

0801e7e4 <_read_r>:
 801e7e4:	b538      	push	{r3, r4, r5, lr}
 801e7e6:	4c07      	ldr	r4, [pc, #28]	; (801e804 <_read_r+0x20>)
 801e7e8:	4605      	mov	r5, r0
 801e7ea:	4608      	mov	r0, r1
 801e7ec:	4611      	mov	r1, r2
 801e7ee:	2200      	movs	r2, #0
 801e7f0:	6022      	str	r2, [r4, #0]
 801e7f2:	461a      	mov	r2, r3
 801e7f4:	f7e9 ff70 	bl	80086d8 <_read>
 801e7f8:	1c43      	adds	r3, r0, #1
 801e7fa:	d102      	bne.n	801e802 <_read_r+0x1e>
 801e7fc:	6823      	ldr	r3, [r4, #0]
 801e7fe:	b103      	cbz	r3, 801e802 <_read_r+0x1e>
 801e800:	602b      	str	r3, [r5, #0]
 801e802:	bd38      	pop	{r3, r4, r5, pc}
 801e804:	20009a9c 	.word	0x20009a9c

0801e808 <_init>:
 801e808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e80a:	bf00      	nop
 801e80c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e80e:	bc08      	pop	{r3}
 801e810:	469e      	mov	lr, r3
 801e812:	4770      	bx	lr

0801e814 <_fini>:
 801e814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e816:	bf00      	nop
 801e818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e81a:	bc08      	pop	{r3}
 801e81c:	469e      	mov	lr, r3
 801e81e:	4770      	bx	lr
