Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 12 10:30:23 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.734        0.000                      0                 1203        0.110        0.000                      0                 1203        4.020        0.000                       0                   869  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.734        0.000                      0                 1203        0.110        0.000                      0                 1203        4.020        0.000                       0                   869  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 4.788ns (66.092%)  route 2.456ns (33.908%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y26         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.513     1.905    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X35Y32         LUT3 (Prop_lut3_I2_O)        0.299     2.204 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.583    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X35Y32         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     3.119 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.525     3.645    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     5.951 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.634     6.585    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.709 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.405     7.113    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.124     7.237 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     7.237    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.217 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.217    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[9]
    SLICE_X39Y38         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X39Y38         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 4.693ns (65.641%)  route 2.456ns (34.359%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y26         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.513     1.905    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X35Y32         LUT3 (Prop_lut3_I2_O)        0.299     2.204 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.583    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X35Y32         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     3.119 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.525     3.645    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     5.951 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.634     6.585    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.709 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.405     7.113    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.124     7.237 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     7.237    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.122 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.122    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[10]
    SLICE_X39Y38         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X39Y38         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 4.677ns (65.564%)  route 2.456ns (34.436%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y26         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.513     1.905    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X35Y32         LUT3 (Prop_lut3_I2_O)        0.299     2.204 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.583    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X35Y32         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     3.119 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.525     3.645    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     5.951 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.634     6.585    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.709 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.405     7.113    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.124     7.237 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     7.237    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.106 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.106    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[8]
    SLICE_X39Y38         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X39Y38         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 4.674ns (65.550%)  route 2.456ns (34.450%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y26         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.513     1.905    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X35Y32         LUT3 (Prop_lut3_I2_O)        0.299     2.204 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.583    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X35Y32         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     3.119 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.525     3.645    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     5.951 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.634     6.585    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.709 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.405     7.113    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.124     7.237 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     7.237    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.103 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.103    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[5]
    SLICE_X39Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X39Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 4.653ns (65.448%)  route 2.456ns (34.552%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y26         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.513     1.905    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X35Y32         LUT3 (Prop_lut3_I2_O)        0.299     2.204 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.583    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X35Y32         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     3.119 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.525     3.645    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     5.951 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.634     6.585    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.709 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.405     7.113    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.124     7.237 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     7.237    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.082 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.082    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[7]
    SLICE_X39Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X39Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 4.807ns (70.338%)  route 2.027ns (29.662%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/aclk
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     3.384 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     3.386    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/PCOUT[47]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518     4.904 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=14, routed)          1.501     6.405    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.529 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0/O
                         net (fo=1, routed)           0.524     7.053    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.177 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0__0/O
                         net (fo=1, routed)           0.000     7.177    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.690 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     7.690    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/carry[4]
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.807    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/carry[8]
    SLICE_X38Y29         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/aclk
    SLICE_X38Y29         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X38Y29         FDRE (Setup_fdre_C_D)       -0.150    10.739    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 4.579ns (65.085%)  route 2.456ns (34.915%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y26         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.513     1.905    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X35Y32         LUT3 (Prop_lut3_I2_O)        0.299     2.204 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.583    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X35Y32         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     3.119 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.525     3.645    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     5.951 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.634     6.585    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.709 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.405     7.113    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.124     7.237 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     7.237    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.008 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.008    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[6]
    SLICE_X39Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X39Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 4.563ns (65.005%)  route 2.456ns (34.995%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y26         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.513     1.905    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X35Y32         LUT3 (Prop_lut3_I2_O)        0.299     2.204 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.583    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X35Y32         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     3.119 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.525     3.645    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     5.951 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.634     6.585    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.709 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.405     7.113    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.124     7.237 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     7.237    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.992 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.992    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[4]
    SLICE_X39Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X39Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 4.944ns (70.921%)  route 2.027ns (29.079%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/aclk
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     3.384 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     3.386    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/PCOUT[47]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518     4.904 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=14, routed)          1.501     6.405    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.529 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0/O
                         net (fo=1, routed)           0.524     7.053    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.177 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0__0/O
                         net (fo=1, routed)           0.000     7.177    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.690 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     7.690    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/carry[4]
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.944 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     7.944    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/carry[5]
    SLICE_X38Y29         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/aclk
    SLICE_X38Y29         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X38Y29         FDRE (Setup_fdre_C_D)        0.094    10.983    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 4.690ns (69.821%)  route 2.027ns (30.179%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/aclk
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     3.384 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     3.386    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/PCOUT[47]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518     4.904 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=14, routed)          1.501     6.405    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.529 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0/O
                         net (fo=1, routed)           0.524     7.053    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.177 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0__0/O
                         net (fo=1, routed)           0.000     7.177    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.690 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     7.690    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/carry[4]
    SLICE_X38Y28         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/aclk
    SLICE_X38Y28         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)       -0.150    10.739    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  3.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.410     0.410    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X40Y36         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.065     0.616    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/first_q[1]
    SLICE_X40Y36         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.432     0.432    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X40Y36         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[1]
    SLICE_X21Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/v_11_reg_308_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y34         FDRE                                         r  bd_0_i/hls_inst/inst/v_11_reg_308_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/v_11_reg_308_reg[22]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/Q[22]
    SLICE_X46Y34         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.432     0.432    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/ap_clk
    SLICE_X46Y34         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_8ns_7ns_8_12_seq_1_U3/fn1_srem_8ns_7ns_8_12_seq_1_div_U/fn1_srem_8ns_7ns_8_12_seq_1_div_u_0/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_8ns_7ns_8_12_seq_1_U3/fn1_srem_8ns_7ns_8_12_seq_1_div_U/fn1_srem_8ns_7ns_8_12_seq_1_div_u_0/dividend_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.410     0.410    bd_0_i/hls_inst/inst/srem_8ns_7ns_8_12_seq_1_U3/fn1_srem_8ns_7ns_8_12_seq_1_div_U/fn1_srem_8ns_7ns_8_12_seq_1_div_u_0/ap_clk
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/srem_8ns_7ns_8_12_seq_1_U3/fn1_srem_8ns_7ns_8_12_seq_1_div_U/fn1_srem_8ns_7ns_8_12_seq_1_div_u_0/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_8ns_7ns_8_12_seq_1_U3/fn1_srem_8ns_7ns_8_12_seq_1_div_U/fn1_srem_8ns_7ns_8_12_seq_1_div_u_0/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/srem_8ns_7ns_8_12_seq_1_U3/fn1_srem_8ns_7ns_8_12_seq_1_div_U/fn1_srem_8ns_7ns_8_12_seq_1_div_u_0/dividend0_reg_n_0_[5]
    SLICE_X16Y39         LUT3 (Prop_lut3_I0_O)        0.048     0.686 r  bd_0_i/hls_inst/inst/srem_8ns_7ns_8_12_seq_1_U3/fn1_srem_8ns_7ns_8_12_seq_1_div_U/fn1_srem_8ns_7ns_8_12_seq_1_div_u_0/dividend_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     0.686    bd_0_i/hls_inst/inst/srem_8ns_7ns_8_12_seq_1_U3/fn1_srem_8ns_7ns_8_12_seq_1_div_U/fn1_srem_8ns_7ns_8_12_seq_1_div_u_0/dividend_tmp[6]_i_1_n_0
    SLICE_X16Y39         FDRE                                         r  bd_0_i/hls_inst/inst/srem_8ns_7ns_8_12_seq_1_U3/fn1_srem_8ns_7ns_8_12_seq_1_div_U/fn1_srem_8ns_7ns_8_12_seq_1_div_u_0/dividend_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_8ns_7ns_8_12_seq_1_U3/fn1_srem_8ns_7ns_8_12_seq_1_div_U/fn1_srem_8ns_7ns_8_12_seq_1_div_u_0/ap_clk
    SLICE_X16Y39         FDRE                                         r  bd_0_i/hls_inst/inst/srem_8ns_7ns_8_12_seq_1_U3/fn1_srem_8ns_7ns_8_12_seq_1_div_U/fn1_srem_8ns_7ns_8_12_seq_1_div_u_0/dividend_tmp_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y39         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/srem_8ns_7ns_8_12_seq_1_U3/fn1_srem_8ns_7ns_8_12_seq_1_div_U/fn1_srem_8ns_7ns_8_12_seq_1_div_u_0/dividend_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/divisor0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[19]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/divisor0_reg[32]_0[19]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.715 r  bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/divisor0_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.715    bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/grp_fu_280_p1[19]
    SLICE_X20Y40         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/divisor0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/ap_clk
    SLICE_X20Y40         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/divisor0_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y40         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/divisor0_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/v_11_reg_308_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y34         FDRE                                         r  bd_0_i/hls_inst/inst/v_11_reg_308_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/v_11_reg_308_reg[31]/Q
                         net (fo=1, routed)           0.059     0.597    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/Q[31]
    SLICE_X46Y34         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.432     0.432    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/ap_clk
    SLICE_X46Y34         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.007     0.439    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/divisor0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.250ns (79.557%)  route 0.064ns (20.443%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y36         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[4]/Q
                         net (fo=2, routed)           0.064     0.615    bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/divisor0_reg[32]_0[4]
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.660 r  bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/divisor0[4]_i_2/O
                         net (fo=1, routed)           0.000     0.660    bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/divisor0[4]_i_2_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.724 r  bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/divisor0_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.724    bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/grp_fu_280_p1[4]
    SLICE_X20Y36         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/divisor0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/ap_clk
    SLICE_X20Y36         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/divisor0_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/divisor0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/v_11_reg_308_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y36         FDRE                                         r  bd_0_i/hls_inst/inst/v_11_reg_308_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/v_11_reg_308_reg[43]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/Q[43]
    SLICE_X43Y35         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.432     0.432    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/ap_clk
    SLICE_X43Y35         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[43]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/v_11_reg_308_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y43         FDRE                                         r  bd_0_i/hls_inst/inst/v_11_reg_308_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/v_11_reg_308_reg[62]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/Q[62]
    SLICE_X44Y43         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.432     0.432    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/ap_clk
    SLICE_X44Y43         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[62]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/din0_buf1_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.251ns (79.378%)  route 0.065ns (20.622%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.410     0.410    bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X47Y45         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.065     0.616    bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/opt_has_pipe.first_q_reg[24]
    SLICE_X46Y45         LUT3 (Prop_lut3_I2_O)        0.045     0.661 r  bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/CHAIN_GEN[25].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     0.661    bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/sum_rnd2[25]
    SLICE_X46Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.726 r  bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.726    bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/q_int[25]
    SLICE_X46Y45         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=871, unset)          0.432     0.432    bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X46Y45         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y45         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y14   bd_0_i/hls_inst/inst/mac_muladd_16s_16s_1ns_31_4_1_U5/fn1_mac_muladd_16s_16s_1ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y35  bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y37  bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y37  bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y38  bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y38  bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y38  bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y38  bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y39  bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y39  bd_0_i/hls_inst/inst/add_ln23_reg_344_reg[17]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y43  bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/fn1_sdiv_11s_33ns_8_15_seq_1_div_u_0/r_stage_reg[9]_srl9___sdiv_11s_33ns_8_15_seq_1_U4_fn1_sdiv_11s_33ns_8_15_seq_1_div_U_fn1_sdiv_11s_33ns_8_15_seq_1_div_u_0_r_stage_reg_r_7/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y38  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y37  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y38  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y38  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y38  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y38  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y38  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y38  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y38  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y43  bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/fn1_sdiv_11s_33ns_8_15_seq_1_div_u_0/r_stage_reg[9]_srl9___sdiv_11s_33ns_8_15_seq_1_U4_fn1_sdiv_11s_33ns_8_15_seq_1_div_U_fn1_sdiv_11s_33ns_8_15_seq_1_div_u_0_r_stage_reg_r_7/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y43  bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/fn1_sdiv_11s_33ns_8_15_seq_1_div_u_0/r_stage_reg[9]_srl9___sdiv_11s_33ns_8_15_seq_1_U4_fn1_sdiv_11s_33ns_8_15_seq_1_div_U_fn1_sdiv_11s_33ns_8_15_seq_1_div_u_0_r_stage_reg_r_7/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y38  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y38  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y37  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y37  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y38  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y38  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y38  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y38  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK



