// Seed: 3229349580
module module_0 (
    input tri1 id_0,
    output wire id_1,
    output supply1 id_2
);
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    output wor id_3,
    output uwire id_4,
    input tri0 id_5,
    input wor id_6,
    output wire id_7,
    input wire id_8,
    output uwire id_9,
    output tri id_10,
    inout wire id_11,
    input uwire id_12,
    output supply0 id_13,
    output uwire id_14,
    input wand id_15
);
  assign id_13 = 1;
  wire id_17;
  wire id_18;
  module_0(
      id_15, id_2, id_4
  );
endmodule
