#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 14 21:01:14 2018
# Process ID: 6620
# Current directory: C:/Users/Ray/Desktop/DigLogic/lab_4/lab_4.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/Ray/Desktop/DigLogic/lab_4/lab_4.runs/synth_1/Top.vds
# Journal file: C:/Users/Ray/Desktop/DigLogic/lab_4/lab_4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 335.293 ; gain = 100.828
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/Ray/Desktop/DigLogic/lab_4/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv' [C:/Users/Ray/Desktop/DigLogic/lab_4/ClkDiv.v:2]
	Parameter DivVal bound to: 9999 - type: integer 
INFO: [Synth 8-4471] merging register 'ClkInt_reg' into 'ClkOut_reg' [C:/Users/Ray/Desktop/DigLogic/lab_4/ClkDiv.v:15]
WARNING: [Synth 8-6014] Unused sequential element ClkInt_reg was removed.  [C:/Users/Ray/Desktop/DigLogic/lab_4/ClkDiv.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv' (1#1) [C:/Users/Ray/Desktop/DigLogic/lab_4/ClkDiv.v:2]
INFO: [Synth 8-6157] synthesizing module 'BTN_sync' [C:/Users/Ray/Desktop/DigLogic/lab_4/button_sync.v:3]
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter Pressed bound to: 1 - type: integer 
	Parameter post_pres bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BTN_sync' (2#1) [C:/Users/Ray/Desktop/DigLogic/lab_4/button_sync.v:3]
INFO: [Synth 8-6157] synthesizing module 'vending' [C:/Users/Ray/Desktop/DigLogic/lab_4/vending.v:3]
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter v5 bound to: 1 - type: integer 
	Parameter v10 bound to: 2 - type: integer 
	Parameter v15 bound to: 3 - type: integer 
	Parameter v20 bound to: 4 - type: integer 
	Parameter v25 bound to: 5 - type: integer 
	Parameter v30 bound to: 6 - type: integer 
	Parameter v35 bound to: 7 - type: integer 
	Parameter v40 bound to: 8 - type: integer 
	Parameter v45 bound to: 9 - type: integer 
	Parameter v50 bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vending' (3#1) [C:/Users/Ray/Desktop/DigLogic/lab_4/vending.v:3]
INFO: [Synth 8-6157] synthesizing module 'TwoDigitDisplay' [C:/Users/Ray/Desktop/DigLogic/lab_4/TwoDigitDisplay.v:10]
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/Ray/Desktop/DigLogic/lab_4/7seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (4#1) [C:/Users/Ray/Desktop/DigLogic/lab_4/7seg.v:3]
WARNING: [Synth 8-567] referenced signal 'firstdigit' should be on the sensitivity list [C:/Users/Ray/Desktop/DigLogic/lab_4/TwoDigitDisplay.v:46]
WARNING: [Synth 8-567] referenced signal 'seconddigit' should be on the sensitivity list [C:/Users/Ray/Desktop/DigLogic/lab_4/TwoDigitDisplay.v:46]
INFO: [Synth 8-6155] done synthesizing module 'TwoDigitDisplay' (5#1) [C:/Users/Ray/Desktop/DigLogic/lab_4/TwoDigitDisplay.v:10]
WARNING: [Synth 8-689] width (6) of port connection 'Number' does not match port width (7) of module 'TwoDigitDisplay' [C:/Users/Ray/Desktop/DigLogic/lab_4/top.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Top' (6#1) [C:/Users/Ray/Desktop/DigLogic/lab_4/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 389.887 ; gain = 155.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 389.887 ; gain = 155.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 389.887 ; gain = 155.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ray/Desktop/DigLogic/lab_4/Vending.xdc]
Finished Parsing XDC File [C:/Users/Ray/Desktop/DigLogic/lab_4/Vending.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ray/Desktop/DigLogic/lab_4/Vending.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 729.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 729.109 ; gain = 494.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 729.109 ; gain = 494.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 729.109 ; gain = 494.645
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "ClkOut" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BTN_sync'
INFO: [Synth 8-5544] ROM "Outp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'vending'
INFO: [Synth 8-5587] ROM size for "CHG" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "CAN" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
                 Pressed |                               01 |                               01
               post_pres |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BTN_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                      00000000001 |                            00000
                      v5 |                      00000000010 |                            00001
                     v10 |                      00000000100 |                            00010
                     v15 |                      00000001000 |                            00011
                     v40 |                      00000010000 |                            01000
                     v20 |                      00000100000 |                            00100
                     v45 |                      00001000000 |                            01001
                     v25 |                      00010000000 |                            00101
                     v30 |                      00100000000 |                            00110
                     v35 |                      01000000000 |                            00111
                     v50 |                      10000000000 |                            01010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'vending'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 729.109 ; gain = 494.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 2     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClkDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BTN_sync 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module vending 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 18    
	  11 Input      5 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module TwoDigitDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "u1/ClkOut" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Top has port en_out[7] driven by constant 1
WARNING: [Synth 8-3917] design Top has port en_out[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port en_out[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port en_out[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port en_out[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port en_out[2] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 729.109 ; gain = 494.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 733.203 ; gain = 498.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 733.355 ; gain = 498.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 743.914 ; gain = 509.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 743.914 ; gain = 509.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 743.914 ; gain = 509.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 743.914 ; gain = 509.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 743.914 ; gain = 509.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 743.914 ; gain = 509.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 743.914 ; gain = 509.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |    13|
|6     |LUT4   |    14|
|7     |LUT5   |     3|
|8     |LUT6   |    18|
|9     |FDRE   |    63|
|10    |FDSE   |     1|
|11    |IBUF   |     5|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   152|
|2     |  u1     |ClkDiv          |    44|
|3     |  u2     |BTN_sync        |     6|
|4     |  u3     |BTN_sync_0      |     5|
|5     |  u4     |BTN_sync_1      |     5|
|6     |  u5     |vending         |    38|
|7     |  u6     |TwoDigitDisplay |    32|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 743.914 ; gain = 509.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 743.914 ; gain = 170.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 743.914 ; gain = 509.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 756.203 ; gain = 534.605
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ray/Desktop/DigLogic/lab_4/lab_4.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 756.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct 14 21:02:02 2018...
