
FUNCTIONAL_GENERATOR_F401_GIT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099cc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  08009b70  08009b70  00019b70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a074  0800a074  000202ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800a074  0800a074  0001a074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a07c  0800a07c  000202ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a07c  0800a07c  0001a07c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a080  0800a080  0001a080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002ec  20000000  0800a084  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007ac0  200002ec  0800a370  000202ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007dac  0800a370  00027dac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000153c0  00000000  00000000  0002031c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003581  00000000  00000000  000356dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001370  00000000  00000000  00038c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001200  00000000  00000000  00039fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a53a  00000000  00000000  0003b1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001608c  00000000  00000000  0005570a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000985af  00000000  00000000  0006b796  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00103d45  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000619c  00000000  00000000  00103d98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002ec 	.word	0x200002ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009b54 	.word	0x08009b54

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002f0 	.word	0x200002f0
 80001dc:	08009b54 	.word	0x08009b54

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b974 	b.w	8000ef8 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468e      	mov	lr, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14d      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4694      	mov	ip, r2
 8000c3a:	d969      	bls.n	8000d10 <__udivmoddi4+0xe8>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b152      	cbz	r2, 8000c58 <__udivmoddi4+0x30>
 8000c42:	fa01 f302 	lsl.w	r3, r1, r2
 8000c46:	f1c2 0120 	rsb	r1, r2, #32
 8000c4a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c4e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c52:	ea41 0e03 	orr.w	lr, r1, r3
 8000c56:	4094      	lsls	r4, r2
 8000c58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5c:	0c21      	lsrs	r1, r4, #16
 8000c5e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c62:	fa1f f78c 	uxth.w	r7, ip
 8000c66:	fb08 e316 	mls	r3, r8, r6, lr
 8000c6a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c6e:	fb06 f107 	mul.w	r1, r6, r7
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7e:	f080 811f 	bcs.w	8000ec0 <__udivmoddi4+0x298>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 811c 	bls.w	8000ec0 <__udivmoddi4+0x298>
 8000c88:	3e02      	subs	r6, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c94:	fb08 3310 	mls	r3, r8, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 f707 	mul.w	r7, r0, r7
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x92>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cac:	f080 810a 	bcs.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	f240 8107 	bls.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb6:	4464      	add	r4, ip
 8000cb8:	3802      	subs	r0, #2
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	1be4      	subs	r4, r4, r7
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	b11d      	cbz	r5, 8000ccc <__udivmoddi4+0xa4>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000ccc:	4631      	mov	r1, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xc2>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	f000 80ef 	beq.w	8000eba <__udivmoddi4+0x292>
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f683 	clz	r6, r3
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d14a      	bne.n	8000d88 <__udivmoddi4+0x160>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd4>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80f9 	bhi.w	8000eee <__udivmoddi4+0x2c6>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	469e      	mov	lr, r3
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa4>
 8000d0a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xec>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 8092 	bne.w	8000e42 <__udivmoddi4+0x21a>
 8000d1e:	eba1 010c 	sub.w	r1, r1, ip
 8000d22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d26:	fa1f fe8c 	uxth.w	lr, ip
 8000d2a:	2601      	movs	r6, #1
 8000d2c:	0c20      	lsrs	r0, r4, #16
 8000d2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d32:	fb07 1113 	mls	r1, r7, r3, r1
 8000d36:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d3a:	fb0e f003 	mul.w	r0, lr, r3
 8000d3e:	4288      	cmp	r0, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x12c>
 8000d42:	eb1c 0101 	adds.w	r1, ip, r1
 8000d46:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x12a>
 8000d4c:	4288      	cmp	r0, r1
 8000d4e:	f200 80cb 	bhi.w	8000ee8 <__udivmoddi4+0x2c0>
 8000d52:	4643      	mov	r3, r8
 8000d54:	1a09      	subs	r1, r1, r0
 8000d56:	b2a4      	uxth	r4, r4
 8000d58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d60:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d64:	fb0e fe00 	mul.w	lr, lr, r0
 8000d68:	45a6      	cmp	lr, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x156>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d74:	d202      	bcs.n	8000d7c <__udivmoddi4+0x154>
 8000d76:	45a6      	cmp	lr, r4
 8000d78:	f200 80bb 	bhi.w	8000ef2 <__udivmoddi4+0x2ca>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	eba4 040e 	sub.w	r4, r4, lr
 8000d82:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d86:	e79c      	b.n	8000cc2 <__udivmoddi4+0x9a>
 8000d88:	f1c6 0720 	rsb	r7, r6, #32
 8000d8c:	40b3      	lsls	r3, r6
 8000d8e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d96:	fa20 f407 	lsr.w	r4, r0, r7
 8000d9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	40f9      	lsrs	r1, r7
 8000da2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da6:	fa00 f306 	lsl.w	r3, r0, r6
 8000daa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dae:	0c20      	lsrs	r0, r4, #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fb09 1118 	mls	r1, r9, r8, r1
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	fb08 f00e 	mul.w	r0, r8, lr
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc6:	d90b      	bls.n	8000de0 <__udivmoddi4+0x1b8>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dd0:	f080 8088 	bcs.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dd4:	4288      	cmp	r0, r1
 8000dd6:	f240 8085 	bls.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dda:	f1a8 0802 	sub.w	r8, r8, #2
 8000dde:	4461      	add	r1, ip
 8000de0:	1a09      	subs	r1, r1, r0
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000de8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000df0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df4:	458e      	cmp	lr, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x1e2>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e00:	d26c      	bcs.n	8000edc <__udivmoddi4+0x2b4>
 8000e02:	458e      	cmp	lr, r1
 8000e04:	d96a      	bls.n	8000edc <__udivmoddi4+0x2b4>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e0e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e12:	eba1 010e 	sub.w	r1, r1, lr
 8000e16:	42a1      	cmp	r1, r4
 8000e18:	46c8      	mov	r8, r9
 8000e1a:	46a6      	mov	lr, r4
 8000e1c:	d356      	bcc.n	8000ecc <__udivmoddi4+0x2a4>
 8000e1e:	d053      	beq.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x212>
 8000e22:	ebb3 0208 	subs.w	r2, r3, r8
 8000e26:	eb61 010e 	sbc.w	r1, r1, lr
 8000e2a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e2e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e32:	40f1      	lsrs	r1, r6
 8000e34:	431f      	orrs	r7, r3
 8000e36:	e9c5 7100 	strd	r7, r1, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	f1c2 0320 	rsb	r3, r2, #32
 8000e46:	40d8      	lsrs	r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e50:	4091      	lsls	r1, r2
 8000e52:	4301      	orrs	r1, r0
 8000e54:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e58:	fa1f fe8c 	uxth.w	lr, ip
 8000e5c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e60:	fb07 3610 	mls	r6, r7, r0, r3
 8000e64:	0c0b      	lsrs	r3, r1, #16
 8000e66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e6a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	fa04 f402 	lsl.w	r4, r4, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x260>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e7e:	d22f      	bcs.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e80:	429e      	cmp	r6, r3
 8000e82:	d92d      	bls.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1b9b      	subs	r3, r3, r6
 8000e8a:	b289      	uxth	r1, r1
 8000e8c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e90:	fb07 3316 	mls	r3, r7, r6, r3
 8000e94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e98:	fb06 f30e 	mul.w	r3, r6, lr
 8000e9c:	428b      	cmp	r3, r1
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x28a>
 8000ea0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ea8:	d216      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d914      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eae:	3e02      	subs	r6, #2
 8000eb0:	4461      	add	r1, ip
 8000eb2:	1ac9      	subs	r1, r1, r3
 8000eb4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eb8:	e738      	b.n	8000d2c <__udivmoddi4+0x104>
 8000eba:	462e      	mov	r6, r5
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e705      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	e6e3      	b.n	8000c8c <__udivmoddi4+0x64>
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	e6f8      	b.n	8000cba <__udivmoddi4+0x92>
 8000ec8:	454b      	cmp	r3, r9
 8000eca:	d2a9      	bcs.n	8000e20 <__udivmoddi4+0x1f8>
 8000ecc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	e7a3      	b.n	8000e20 <__udivmoddi4+0x1f8>
 8000ed8:	4646      	mov	r6, r8
 8000eda:	e7ea      	b.n	8000eb2 <__udivmoddi4+0x28a>
 8000edc:	4620      	mov	r0, r4
 8000ede:	e794      	b.n	8000e0a <__udivmoddi4+0x1e2>
 8000ee0:	4640      	mov	r0, r8
 8000ee2:	e7d1      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ee4:	46d0      	mov	r8, sl
 8000ee6:	e77b      	b.n	8000de0 <__udivmoddi4+0x1b8>
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	e732      	b.n	8000d54 <__udivmoddi4+0x12c>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e709      	b.n	8000d06 <__udivmoddi4+0xde>
 8000ef2:	4464      	add	r4, ip
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	e742      	b.n	8000d7e <__udivmoddi4+0x156>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <DAC_stop>:

static float one_dac_tick;
static uint16_t tim3_counter_period;

void DAC_stop()
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	TIM3->CNT = 0;
 8000f00:	4b05      	ldr	r3, [pc, #20]	; (8000f18 <DAC_stop+0x1c>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOB->ODR = 0;
 8000f06:	4b05      	ldr	r3, [pc, #20]	; (8000f1c <DAC_stop+0x20>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Stop_IT(&htim3);
 8000f0c:	4804      	ldr	r0, [pc, #16]	; (8000f20 <DAC_stop+0x24>)
 8000f0e:	f002 ff59 	bl	8003dc4 <HAL_TIM_Base_Stop_IT>
}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40000400 	.word	0x40000400
 8000f1c:	40020400 	.word	0x40020400
 8000f20:	200005c0 	.word	0x200005c0

08000f24 <DAC_init>:
void DAC_init(signal_t signal, float freq)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	ed87 0a00 	vstr	s0, [r7]
 8000f30:	71fb      	strb	r3, [r7, #7]
	if( signal == SAW || signal == REVERSE_SAW ) //       
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	2b03      	cmp	r3, #3
 8000f36:	d002      	beq.n	8000f3e <DAC_init+0x1a>
 8000f38:	79fb      	ldrb	r3, [r7, #7]
 8000f3a:	2b04      	cmp	r3, #4
 8000f3c:	d10d      	bne.n	8000f5a <DAC_init+0x36>
	{
		one_dac_tick = (1000 / freq) / (51);
 8000f3e:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8000ff4 <DAC_init+0xd0>
 8000f42:	edd7 7a00 	vldr	s15, [r7]
 8000f46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f4a:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8000ff8 <DAC_init+0xd4>
 8000f4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f52:	4b2a      	ldr	r3, [pc, #168]	; (8000ffc <DAC_init+0xd8>)
 8000f54:	edc3 7a00 	vstr	s15, [r3]
 8000f58:	e020      	b.n	8000f9c <DAC_init+0x78>
	}
	else if(signal == TRIANGLE)
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d10d      	bne.n	8000f7c <DAC_init+0x58>
	{
		/*	    64 .    1.   5
			51*2 = 102     5.          . 	*/
		one_dac_tick = (1000 / freq) / (102);
 8000f60:	eddf 6a24 	vldr	s13, [pc, #144]	; 8000ff4 <DAC_init+0xd0>
 8000f64:	edd7 7a00 	vldr	s15, [r7]
 8000f68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f6c:	eddf 6a24 	vldr	s13, [pc, #144]	; 8001000 <DAC_init+0xdc>
 8000f70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f74:	4b21      	ldr	r3, [pc, #132]	; (8000ffc <DAC_init+0xd8>)
 8000f76:	edc3 7a00 	vstr	s15, [r3]
 8000f7a:	e00f      	b.n	8000f9c <DAC_init+0x78>
	}
	else if( signal == SIN )
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d10c      	bne.n	8000f9c <DAC_init+0x78>
	{
		one_dac_tick = (1000 / freq) / (256);
 8000f82:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8000ff4 <DAC_init+0xd0>
 8000f86:	edd7 7a00 	vldr	s15, [r7]
 8000f8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f8e:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8001004 <DAC_init+0xe0>
 8000f92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f96:	4b19      	ldr	r3, [pc, #100]	; (8000ffc <DAC_init+0xd8>)
 8000f98:	edc3 7a00 	vstr	s15, [r3]
	}
	tim3_counter_period = one_dac_tick / 0.015625;
 8000f9c:	4b17      	ldr	r3, [pc, #92]	; (8000ffc <DAC_init+0xd8>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff fad9 	bl	8000558 <__aeabi_f2d>
 8000fa6:	f04f 0200 	mov.w	r2, #0
 8000faa:	4b17      	ldr	r3, [pc, #92]	; (8001008 <DAC_init+0xe4>)
 8000fac:	f7ff fc56 	bl	800085c <__aeabi_ddiv>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	460b      	mov	r3, r1
 8000fb4:	4610      	mov	r0, r2
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	f7ff fdfe 	bl	8000bb8 <__aeabi_d2uiz>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	4b12      	ldr	r3, [pc, #72]	; (800100c <DAC_init+0xe8>)
 8000fc2:	801a      	strh	r2, [r3, #0]
	TIM3->PSC = 0;
 8000fc4:	4b12      	ldr	r3, [pc, #72]	; (8001010 <DAC_init+0xec>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->ARR = tim3_counter_period;
 8000fca:	4b10      	ldr	r3, [pc, #64]	; (800100c <DAC_init+0xe8>)
 8000fcc:	881a      	ldrh	r2, [r3, #0]
 8000fce:	4b10      	ldr	r3, [pc, #64]	; (8001010 <DAC_init+0xec>)
 8000fd0:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->CNT = 0;
 8000fd2:	4b0f      	ldr	r3, [pc, #60]	; (8001010 <DAC_init+0xec>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim3);		//  
 8000fd8:	480e      	ldr	r0, [pc, #56]	; (8001014 <DAC_init+0xf0>)
 8000fda:	f002 fe91 	bl	8003d00 <HAL_TIM_Base_Start_IT>
	TIM3->SR &= ~(TIM_SR_UIF);			//  
 8000fde:	4b0c      	ldr	r3, [pc, #48]	; (8001010 <DAC_init+0xec>)
 8000fe0:	691b      	ldr	r3, [r3, #16]
 8000fe2:	4a0b      	ldr	r2, [pc, #44]	; (8001010 <DAC_init+0xec>)
 8000fe4:	f023 0301 	bic.w	r3, r3, #1
 8000fe8:	6113      	str	r3, [r2, #16]
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	447a0000 	.word	0x447a0000
 8000ff8:	424c0000 	.word	0x424c0000
 8000ffc:	20000308 	.word	0x20000308
 8001000:	42cc0000 	.word	0x42cc0000
 8001004:	43800000 	.word	0x43800000
 8001008:	3f900000 	.word	0x3f900000
 800100c:	2000030c 	.word	0x2000030c
 8001010:	40000400 	.word	0x40000400
 8001014:	200005c0 	.word	0x200005c0

08001018 <DAC_writeSin>:

void DAC_writeSin()
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
	int j = 0;
 800101e:	2300      	movs	r3, #0
 8001020:	607b      	str	r3, [r7, #4]
	while( j < sizeof(sin_tab)/sizeof(uint8_t) )
 8001022:	e014      	b.n	800104e <DAC_writeSin+0x36>
	{
		if( (TIM3->SR & TIM_SR_UIF) )
 8001024:	4b0f      	ldr	r3, [pc, #60]	; (8001064 <DAC_writeSin+0x4c>)
 8001026:	691b      	ldr	r3, [r3, #16]
 8001028:	f003 0301 	and.w	r3, r3, #1
 800102c:	2b00      	cmp	r3, #0
 800102e:	d00e      	beq.n	800104e <DAC_writeSin+0x36>
		{
			TIM3->SR &= ~(TIM_SR_UIF);
 8001030:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <DAC_writeSin+0x4c>)
 8001032:	691b      	ldr	r3, [r3, #16]
 8001034:	4a0b      	ldr	r2, [pc, #44]	; (8001064 <DAC_writeSin+0x4c>)
 8001036:	f023 0301 	bic.w	r3, r3, #1
 800103a:	6113      	str	r3, [r2, #16]
			GPIOB->ODR = sin_tab[j];
 800103c:	4a0a      	ldr	r2, [pc, #40]	; (8001068 <DAC_writeSin+0x50>)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4413      	add	r3, r2
 8001042:	781a      	ldrb	r2, [r3, #0]
 8001044:	4b09      	ldr	r3, [pc, #36]	; (800106c <DAC_writeSin+0x54>)
 8001046:	615a      	str	r2, [r3, #20]
			j++;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3301      	adds	r3, #1
 800104c:	607b      	str	r3, [r7, #4]
	while( j < sizeof(sin_tab)/sizeof(uint8_t) )
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2bff      	cmp	r3, #255	; 0xff
 8001052:	d9e7      	bls.n	8001024 <DAC_writeSin+0xc>
		}
	}
}
 8001054:	bf00      	nop
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	40000400 	.word	0x40000400
 8001068:	20000000 	.word	0x20000000
 800106c:	40020400 	.word	0x40020400

08001070 <DAC_writeTriangle>:

void DAC_writeTriangle()	// freq in kHz
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
	int j = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	607b      	str	r3, [r7, #4]
	while (j < 255)
 800107a:	e011      	b.n	80010a0 <DAC_writeTriangle+0x30>
	{
		if( (TIM3->SR & TIM_SR_UIF) )
 800107c:	4b18      	ldr	r3, [pc, #96]	; (80010e0 <DAC_writeTriangle+0x70>)
 800107e:	691b      	ldr	r3, [r3, #16]
 8001080:	f003 0301 	and.w	r3, r3, #1
 8001084:	2b00      	cmp	r3, #0
 8001086:	d00b      	beq.n	80010a0 <DAC_writeTriangle+0x30>
		{
			TIM3->SR &= ~(TIM_SR_UIF);
 8001088:	4b15      	ldr	r3, [pc, #84]	; (80010e0 <DAC_writeTriangle+0x70>)
 800108a:	691b      	ldr	r3, [r3, #16]
 800108c:	4a14      	ldr	r2, [pc, #80]	; (80010e0 <DAC_writeTriangle+0x70>)
 800108e:	f023 0301 	bic.w	r3, r3, #1
 8001092:	6113      	str	r3, [r2, #16]
			GPIOB->ODR = j;
 8001094:	4a13      	ldr	r2, [pc, #76]	; (80010e4 <DAC_writeTriangle+0x74>)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6153      	str	r3, [r2, #20]
			j += 5;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	3305      	adds	r3, #5
 800109e:	607b      	str	r3, [r7, #4]
	while (j < 255)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2bfe      	cmp	r3, #254	; 0xfe
 80010a4:	ddea      	ble.n	800107c <DAC_writeTriangle+0xc>
		}
	}
	while(j > 0)
 80010a6:	e011      	b.n	80010cc <DAC_writeTriangle+0x5c>
	{
		if( (TIM3->SR & TIM_SR_UIF) )
 80010a8:	4b0d      	ldr	r3, [pc, #52]	; (80010e0 <DAC_writeTriangle+0x70>)
 80010aa:	691b      	ldr	r3, [r3, #16]
 80010ac:	f003 0301 	and.w	r3, r3, #1
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d00b      	beq.n	80010cc <DAC_writeTriangle+0x5c>
		{
			TIM3->SR &= ~(TIM_SR_UIF);
 80010b4:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <DAC_writeTriangle+0x70>)
 80010b6:	691b      	ldr	r3, [r3, #16]
 80010b8:	4a09      	ldr	r2, [pc, #36]	; (80010e0 <DAC_writeTriangle+0x70>)
 80010ba:	f023 0301 	bic.w	r3, r3, #1
 80010be:	6113      	str	r3, [r2, #16]
			GPIOB->ODR = j;
 80010c0:	4a08      	ldr	r2, [pc, #32]	; (80010e4 <DAC_writeTriangle+0x74>)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6153      	str	r3, [r2, #20]
			j -= 5;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	3b05      	subs	r3, #5
 80010ca:	607b      	str	r3, [r7, #4]
	while(j > 0)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	dcea      	bgt.n	80010a8 <DAC_writeTriangle+0x38>
		}
	}
}
 80010d2:	bf00      	nop
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	40000400 	.word	0x40000400
 80010e4:	40020400 	.word	0x40020400

080010e8 <DAC_writeSaw>:
void DAC_writeSaw()		// in kHz
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
	/*	    64 .    1.   5. 	*/
	int j = 0;
 80010ee:	2300      	movs	r3, #0
 80010f0:	607b      	str	r3, [r7, #4]
	while (j <= 255)
 80010f2:	e011      	b.n	8001118 <DAC_writeSaw+0x30>
	{
		if( (TIM3->SR & TIM_SR_UIF) )
 80010f4:	4b0d      	ldr	r3, [pc, #52]	; (800112c <DAC_writeSaw+0x44>)
 80010f6:	691b      	ldr	r3, [r3, #16]
 80010f8:	f003 0301 	and.w	r3, r3, #1
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d00b      	beq.n	8001118 <DAC_writeSaw+0x30>
		{
			GPIOB->ODR = j;
 8001100:	4a0b      	ldr	r2, [pc, #44]	; (8001130 <DAC_writeSaw+0x48>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6153      	str	r3, [r2, #20]
			TIM3->SR &= ~(TIM_SR_UIF);
 8001106:	4b09      	ldr	r3, [pc, #36]	; (800112c <DAC_writeSaw+0x44>)
 8001108:	691b      	ldr	r3, [r3, #16]
 800110a:	4a08      	ldr	r2, [pc, #32]	; (800112c <DAC_writeSaw+0x44>)
 800110c:	f023 0301 	bic.w	r3, r3, #1
 8001110:	6113      	str	r3, [r2, #16]
			j += 5;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	3305      	adds	r3, #5
 8001116:	607b      	str	r3, [r7, #4]
	while (j <= 255)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2bff      	cmp	r3, #255	; 0xff
 800111c:	ddea      	ble.n	80010f4 <DAC_writeSaw+0xc>
		}
	}
}
 800111e:	bf00      	nop
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	40000400 	.word	0x40000400
 8001130:	40020400 	.word	0x40020400

08001134 <DAC_writeReverseSaw>:
void DAC_writeReverseSaw()		// in kHz
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
	/*	    64 .    1.   5. 	*/
	int j = 255;
 800113a:	23ff      	movs	r3, #255	; 0xff
 800113c:	607b      	str	r3, [r7, #4]
	while (j > 0)
 800113e:	e011      	b.n	8001164 <DAC_writeReverseSaw+0x30>
	{
		if( (TIM3->SR & TIM_SR_UIF) )
 8001140:	4b0d      	ldr	r3, [pc, #52]	; (8001178 <DAC_writeReverseSaw+0x44>)
 8001142:	691b      	ldr	r3, [r3, #16]
 8001144:	f003 0301 	and.w	r3, r3, #1
 8001148:	2b00      	cmp	r3, #0
 800114a:	d00b      	beq.n	8001164 <DAC_writeReverseSaw+0x30>
		{
			GPIOB->ODR = j;
 800114c:	4a0b      	ldr	r2, [pc, #44]	; (800117c <DAC_writeReverseSaw+0x48>)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6153      	str	r3, [r2, #20]
			TIM3->SR &= ~(TIM_SR_UIF);
 8001152:	4b09      	ldr	r3, [pc, #36]	; (8001178 <DAC_writeReverseSaw+0x44>)
 8001154:	691b      	ldr	r3, [r3, #16]
 8001156:	4a08      	ldr	r2, [pc, #32]	; (8001178 <DAC_writeReverseSaw+0x44>)
 8001158:	f023 0301 	bic.w	r3, r3, #1
 800115c:	6113      	str	r3, [r2, #16]
			j -= 5;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	3b05      	subs	r3, #5
 8001162:	607b      	str	r3, [r7, #4]
	while (j > 0)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2b00      	cmp	r3, #0
 8001168:	dcea      	bgt.n	8001140 <DAC_writeReverseSaw+0xc>
		}
	}
}
 800116a:	bf00      	nop
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr
 8001178:	40000400 	.word	0x40000400
 800117c:	40020400 	.word	0x40020400

08001180 <MAX7219_write>:
#include "MAX7219.h"

static max7219_init_t *MAX7219_Handler;	//     

static HAL_StatusTypeDef MAX7219_write(uint8_t reg, uint8_t data)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	460a      	mov	r2, r1
 800118a:	71fb      	strb	r3, [r7, #7]
 800118c:	4613      	mov	r3, r2
 800118e:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef result;
	uint8_t value[2];
	value[0] = reg;
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	733b      	strb	r3, [r7, #12]
	value[1] = data;
 8001194:	79bb      	ldrb	r3, [r7, #6]
 8001196:	737b      	strb	r3, [r7, #13]

//	HAL_GPIO_WritePin(MAX7219_Handler->CS_PORT, MAX7219_Handler-> CS_PIN, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800119e:	480c      	ldr	r0, [pc, #48]	; (80011d0 <MAX7219_write+0x50>)
 80011a0:	f001 fe26 	bl	8002df0 <HAL_GPIO_WritePin>
//	CS_reset(MAX7219_Handler->CS_PORT, MAX7219_Handler-> CS_PIN);		//  --\__
	result = HAL_SPI_Transmit(&hspi1, value, 2, 1000);	//   ,    
 80011a4:	f107 010c 	add.w	r1, r7, #12
 80011a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ac:	2202      	movs	r2, #2
 80011ae:	4809      	ldr	r0, [pc, #36]	; (80011d4 <MAX7219_write+0x54>)
 80011b0:	f002 fb4f 	bl	8003852 <HAL_SPI_Transmit>
 80011b4:	4603      	mov	r3, r0
 80011b6:	73fb      	strb	r3, [r7, #15]
//	CS_set(MAX7219_Handler->CS_PORT, MAX7219_Handler-> CS_PIN);		//  __/--
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 80011b8:	2201      	movs	r2, #1
 80011ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011be:	4804      	ldr	r0, [pc, #16]	; (80011d0 <MAX7219_write+0x50>)
 80011c0:	f001 fe16 	bl	8002df0 <HAL_GPIO_WritePin>
	return result;
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40020000 	.word	0x40020000
 80011d4:	20000568 	.word	0x20000568

080011d8 <MAX7219_setDecode>:
//---------------------------------------------------------
static HAL_StatusTypeDef MAX7219_setDecode(uint8_t mode)	//      
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
	if(MAX7219_Handler->decode_mode != mode)	//     ,    
 80011e2:	4b0b      	ldr	r3, [pc, #44]	; (8001210 <MAX7219_setDecode+0x38>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	7b1b      	ldrb	r3, [r3, #12]
 80011e8:	79fa      	ldrb	r2, [r7, #7]
 80011ea:	429a      	cmp	r2, r3
 80011ec:	d00a      	beq.n	8001204 <MAX7219_setDecode+0x2c>
	{
		MAX7219_Handler->decode_mode = mode;	//   ,    
 80011ee:	4b08      	ldr	r3, [pc, #32]	; (8001210 <MAX7219_setDecode+0x38>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	79fa      	ldrb	r2, [r7, #7]
 80011f4:	731a      	strb	r2, [r3, #12]
		return ( MAX7219_write(MAX7219_DECODE_MODE_REG, mode) );	//     
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	4619      	mov	r1, r3
 80011fa:	2009      	movs	r0, #9
 80011fc:	f7ff ffc0 	bl	8001180 <MAX7219_write>
 8001200:	4603      	mov	r3, r0
 8001202:	e000      	b.n	8001206 <MAX7219_setDecode+0x2e>
	}
	return HAL_OK;
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	20000310 	.word	0x20000310

08001214 <MAX7219_convertSymbol>:
{
//	MAX7219_setDecode(MAX7219_DECODE_FOR_ALL_DIGITS);
	MAX7219_write(seg, digit);			//     
}
//---------------------------------------------------------
static char MAX7219_convertSymbol(char symbol) {
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	71fb      	strb	r3, [r7, #7]
	switch(symbol) {
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	2b5a      	cmp	r3, #90	; 0x5a
 8001222:	f200 8117 	bhi.w	8001454 <MAX7219_convertSymbol+0x240>
 8001226:	a201      	add	r2, pc, #4	; (adr r2, 800122c <MAX7219_convertSymbol+0x18>)
 8001228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800122c:	08001399 	.word	0x08001399
 8001230:	0800139d 	.word	0x0800139d
 8001234:	080013a1 	.word	0x080013a1
 8001238:	080013a5 	.word	0x080013a5
 800123c:	080013a9 	.word	0x080013a9
 8001240:	080013ad 	.word	0x080013ad
 8001244:	080013b1 	.word	0x080013b1
 8001248:	080013b5 	.word	0x080013b5
 800124c:	080013b9 	.word	0x080013b9
 8001250:	080013bd 	.word	0x080013bd
 8001254:	08001455 	.word	0x08001455
 8001258:	08001455 	.word	0x08001455
 800125c:	08001455 	.word	0x08001455
 8001260:	08001455 	.word	0x08001455
 8001264:	08001455 	.word	0x08001455
 8001268:	08001455 	.word	0x08001455
 800126c:	08001455 	.word	0x08001455
 8001270:	08001455 	.word	0x08001455
 8001274:	08001455 	.word	0x08001455
 8001278:	08001455 	.word	0x08001455
 800127c:	08001455 	.word	0x08001455
 8001280:	08001455 	.word	0x08001455
 8001284:	08001455 	.word	0x08001455
 8001288:	08001455 	.word	0x08001455
 800128c:	08001455 	.word	0x08001455
 8001290:	08001455 	.word	0x08001455
 8001294:	08001455 	.word	0x08001455
 8001298:	08001455 	.word	0x08001455
 800129c:	08001455 	.word	0x08001455
 80012a0:	08001455 	.word	0x08001455
 80012a4:	08001455 	.word	0x08001455
 80012a8:	08001455 	.word	0x08001455
 80012ac:	08001455 	.word	0x08001455
 80012b0:	08001455 	.word	0x08001455
 80012b4:	08001455 	.word	0x08001455
 80012b8:	08001455 	.word	0x08001455
 80012bc:	08001455 	.word	0x08001455
 80012c0:	08001455 	.word	0x08001455
 80012c4:	08001455 	.word	0x08001455
 80012c8:	08001455 	.word	0x08001455
 80012cc:	08001455 	.word	0x08001455
 80012d0:	08001455 	.word	0x08001455
 80012d4:	08001455 	.word	0x08001455
 80012d8:	08001455 	.word	0x08001455
 80012dc:	08001455 	.word	0x08001455
 80012e0:	08001451 	.word	0x08001451
 80012e4:	08001455 	.word	0x08001455
 80012e8:	08001455 	.word	0x08001455
 80012ec:	080013c1 	.word	0x080013c1
 80012f0:	080013c5 	.word	0x080013c5
 80012f4:	080013c9 	.word	0x080013c9
 80012f8:	080013cd 	.word	0x080013cd
 80012fc:	080013d1 	.word	0x080013d1
 8001300:	080013d5 	.word	0x080013d5
 8001304:	080013d9 	.word	0x080013d9
 8001308:	080013dd 	.word	0x080013dd
 800130c:	080013e1 	.word	0x080013e1
 8001310:	080013e5 	.word	0x080013e5
 8001314:	08001455 	.word	0x08001455
 8001318:	08001455 	.word	0x08001455
 800131c:	08001455 	.word	0x08001455
 8001320:	08001455 	.word	0x08001455
 8001324:	08001455 	.word	0x08001455
 8001328:	08001455 	.word	0x08001455
 800132c:	08001455 	.word	0x08001455
 8001330:	080013e9 	.word	0x080013e9
 8001334:	080013ed 	.word	0x080013ed
 8001338:	080013f1 	.word	0x080013f1
 800133c:	080013f5 	.word	0x080013f5
 8001340:	080013f9 	.word	0x080013f9
 8001344:	080013fd 	.word	0x080013fd
 8001348:	08001401 	.word	0x08001401
 800134c:	08001405 	.word	0x08001405
 8001350:	08001409 	.word	0x08001409
 8001354:	0800140d 	.word	0x0800140d
 8001358:	08001411 	.word	0x08001411
 800135c:	08001415 	.word	0x08001415
 8001360:	08001419 	.word	0x08001419
 8001364:	0800141d 	.word	0x0800141d
 8001368:	08001421 	.word	0x08001421
 800136c:	08001425 	.word	0x08001425
 8001370:	08001429 	.word	0x08001429
 8001374:	0800142d 	.word	0x0800142d
 8001378:	08001431 	.word	0x08001431
 800137c:	08001435 	.word	0x08001435
 8001380:	08001439 	.word	0x08001439
 8001384:	0800143d 	.word	0x0800143d
 8001388:	08001441 	.word	0x08001441
 800138c:	08001445 	.word	0x08001445
 8001390:	08001449 	.word	0x08001449
 8001394:	0800144d 	.word	0x0800144d
		case 0: return _0;
 8001398:	237e      	movs	r3, #126	; 0x7e
 800139a:	e05c      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 1: return _1;
 800139c:	2330      	movs	r3, #48	; 0x30
 800139e:	e05a      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 2: return _2;
 80013a0:	236d      	movs	r3, #109	; 0x6d
 80013a2:	e058      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 3: return _3;
 80013a4:	2379      	movs	r3, #121	; 0x79
 80013a6:	e056      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 4: return _4;
 80013a8:	2333      	movs	r3, #51	; 0x33
 80013aa:	e054      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 5: return _5;
 80013ac:	235b      	movs	r3, #91	; 0x5b
 80013ae:	e052      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 6: return _6;
 80013b0:	235f      	movs	r3, #95	; 0x5f
 80013b2:	e050      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 7: return _7;
 80013b4:	2370      	movs	r3, #112	; 0x70
 80013b6:	e04e      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 8: return _8;
 80013b8:	237f      	movs	r3, #127	; 0x7f
 80013ba:	e04c      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 9: return _9;
 80013bc:	237b      	movs	r3, #123	; 0x7b
 80013be:	e04a      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case '0': return _0;
 80013c0:	237e      	movs	r3, #126	; 0x7e
 80013c2:	e048      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case '1': return _1;
 80013c4:	2330      	movs	r3, #48	; 0x30
 80013c6:	e046      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case '2': return _2;
 80013c8:	236d      	movs	r3, #109	; 0x6d
 80013ca:	e044      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case '3': return _3;
 80013cc:	2379      	movs	r3, #121	; 0x79
 80013ce:	e042      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case '4': return _4;
 80013d0:	2333      	movs	r3, #51	; 0x33
 80013d2:	e040      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case '5': return _5;
 80013d4:	235b      	movs	r3, #91	; 0x5b
 80013d6:	e03e      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case '6': return _6;
 80013d8:	235f      	movs	r3, #95	; 0x5f
 80013da:	e03c      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case '7': return _7;
 80013dc:	2370      	movs	r3, #112	; 0x70
 80013de:	e03a      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case '8': return _8;
 80013e0:	237f      	movs	r3, #127	; 0x7f
 80013e2:	e038      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case '9': return _9;
 80013e4:	237b      	movs	r3, #123	; 0x7b
 80013e6:	e036      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'A': return _A;
 80013e8:	2377      	movs	r3, #119	; 0x77
 80013ea:	e034      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'B': return _B;
 80013ec:	231f      	movs	r3, #31
 80013ee:	e032      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'C': return _C;
 80013f0:	234e      	movs	r3, #78	; 0x4e
 80013f2:	e030      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'D': return _D;
 80013f4:	233d      	movs	r3, #61	; 0x3d
 80013f6:	e02e      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'E': return _E;
 80013f8:	234f      	movs	r3, #79	; 0x4f
 80013fa:	e02c      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'F': return _F;
 80013fc:	2347      	movs	r3, #71	; 0x47
 80013fe:	e02a      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'G': return _G;
 8001400:	235e      	movs	r3, #94	; 0x5e
 8001402:	e028      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'H': return _H;
 8001404:	2337      	movs	r3, #55	; 0x37
 8001406:	e026      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'I': return _I;
 8001408:	2330      	movs	r3, #48	; 0x30
 800140a:	e024      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'J': return _J;
 800140c:	233c      	movs	r3, #60	; 0x3c
 800140e:	e022      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'K': return _K;
 8001410:	232f      	movs	r3, #47	; 0x2f
 8001412:	e020      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'L': return _L;
 8001414:	230e      	movs	r3, #14
 8001416:	e01e      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'M': return _M;
 8001418:	2355      	movs	r3, #85	; 0x55
 800141a:	e01c      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'N': return _N;
 800141c:	2315      	movs	r3, #21
 800141e:	e01a      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'O': return _O;
 8001420:	231d      	movs	r3, #29
 8001422:	e018      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'P': return _P;
 8001424:	2367      	movs	r3, #103	; 0x67
 8001426:	e016      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'Q': return _Q;
 8001428:	2373      	movs	r3, #115	; 0x73
 800142a:	e014      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'R': return _R;
 800142c:	2305      	movs	r3, #5
 800142e:	e012      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'S': return _S;
 8001430:	235b      	movs	r3, #91	; 0x5b
 8001432:	e010      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'T': return _T;
 8001434:	230f      	movs	r3, #15
 8001436:	e00e      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'U': return _U;
 8001438:	233e      	movs	r3, #62	; 0x3e
 800143a:	e00c      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'V': return _V;
 800143c:	231c      	movs	r3, #28
 800143e:	e00a      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'W': return _W;
 8001440:	235c      	movs	r3, #92	; 0x5c
 8001442:	e008      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'X': return _X;
 8001444:	2349      	movs	r3, #73	; 0x49
 8001446:	e006      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'Y': return _Y;
 8001448:	233b      	movs	r3, #59	; 0x3b
 800144a:	e004      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case 'Z': return _Z;
 800144c:	236d      	movs	r3, #109	; 0x6d
 800144e:	e002      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		case '-': return _MINUS;
 8001450:	2301      	movs	r3, #1
 8001452:	e000      	b.n	8001456 <MAX7219_convertSymbol+0x242>
		break;
		default: return 0;
 8001454:	2300      	movs	r3, #0
	}
}
 8001456:	4618      	mov	r0, r3
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop

08001464 <MAX7219_sendOneChar>:
//---------------------------------------------------------
void MAX7219_sendOneChar(uint8_t seg, char c)			//        
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	460a      	mov	r2, r1
 800146e:	71fb      	strb	r3, [r7, #7]
 8001470:	4613      	mov	r3, r2
 8001472:	71bb      	strb	r3, [r7, #6]
	MAX7219_write(seg, MAX7219_convertSymbol( c ));			//     
 8001474:	79bb      	ldrb	r3, [r7, #6]
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff fecc 	bl	8001214 <MAX7219_convertSymbol>
 800147c:	4603      	mov	r3, r0
 800147e:	461a      	mov	r2, r3
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	4611      	mov	r1, r2
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff fe7b 	bl	8001180 <MAX7219_write>
}
 800148a:	bf00      	nop
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <MAX7219_sendOffsetString>:
//---------------------------------------------------------
void MAX7219_sendOffsetString(uint8_t offset, char *str)	//     
{
 8001492:	b580      	push	{r7, lr}
 8001494:	b084      	sub	sp, #16
 8001496:	af00      	add	r7, sp, #0
 8001498:	4603      	mov	r3, r0
 800149a:	6039      	str	r1, [r7, #0]
 800149c:	71fb      	strb	r3, [r7, #7]
	int seg_iter = MAX7219_SEGMENTS_AMOUNT;		//  
 800149e:	2308      	movs	r3, #8
 80014a0:	60fb      	str	r3, [r7, #12]

	if (strlen(str) > 8) return;				//    
 80014a2:	6838      	ldr	r0, [r7, #0]
 80014a4:	f7fe fe9c 	bl	80001e0 <strlen>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b08      	cmp	r3, #8
 80014ac:	d822      	bhi.n	80014f4 <MAX7219_sendOffsetString+0x62>
	MAX7219_setDecode(MAX7219_NO_DECODE);		//  
 80014ae:	2000      	movs	r0, #0
 80014b0:	f7ff fe92 	bl	80011d8 <MAX7219_setDecode>
	for(uint8_t i = 0; str[i] != '\0'; i++)
 80014b4:	2300      	movs	r3, #0
 80014b6:	72fb      	strb	r3, [r7, #11]
 80014b8:	e015      	b.n	80014e6 <MAX7219_sendOffsetString+0x54>
	{
		if((seg_iter - offset) == 0) break;		//       
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	68fa      	ldr	r2, [r7, #12]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d01a      	beq.n	80014f8 <MAX7219_sendOffsetString+0x66>
		MAX7219_sendOneChar( (seg_iter - offset), str[i] );
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	b2d8      	uxtb	r0, r3
 80014cc:	7afb      	ldrb	r3, [r7, #11]
 80014ce:	683a      	ldr	r2, [r7, #0]
 80014d0:	4413      	add	r3, r2
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	4619      	mov	r1, r3
 80014d6:	f7ff ffc5 	bl	8001464 <MAX7219_sendOneChar>
		seg_iter--;
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	3b01      	subs	r3, #1
 80014de:	60fb      	str	r3, [r7, #12]
	for(uint8_t i = 0; str[i] != '\0'; i++)
 80014e0:	7afb      	ldrb	r3, [r7, #11]
 80014e2:	3301      	adds	r3, #1
 80014e4:	72fb      	strb	r3, [r7, #11]
 80014e6:	7afb      	ldrb	r3, [r7, #11]
 80014e8:	683a      	ldr	r2, [r7, #0]
 80014ea:	4413      	add	r3, r2
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d1e3      	bne.n	80014ba <MAX7219_sendOffsetString+0x28>
 80014f2:	e002      	b.n	80014fa <MAX7219_sendOffsetString+0x68>
	if (strlen(str) > 8) return;				//    
 80014f4:	bf00      	nop
 80014f6:	e000      	b.n	80014fa <MAX7219_sendOffsetString+0x68>
		if((seg_iter - offset) == 0) break;		//       
 80014f8:	bf00      	nop
		/*	    ,     char   	*/
	}
}
 80014fa:	3710      	adds	r7, #16
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <MAX7219_sendString>:
//---------------------------------------------------------
void MAX7219_sendString(char *str)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
	int seg_iter = 8;							//  
 8001508:	2308      	movs	r3, #8
 800150a:	60fb      	str	r3, [r7, #12]
	if (strlen(str) > 8) return;				//    
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7fe fe67 	bl	80001e0 <strlen>
 8001512:	4603      	mov	r3, r0
 8001514:	2b08      	cmp	r3, #8
 8001516:	d81b      	bhi.n	8001550 <MAX7219_sendString+0x50>
	MAX7219_setDecode(MAX7219_NO_DECODE);		//  
 8001518:	2000      	movs	r0, #0
 800151a:	f7ff fe5d 	bl	80011d8 <MAX7219_setDecode>
	for(uint8_t i = 0; str[i] != '\0'; i++)
 800151e:	2300      	movs	r3, #0
 8001520:	72fb      	strb	r3, [r7, #11]
 8001522:	e00e      	b.n	8001542 <MAX7219_sendString+0x42>
	{
		MAX7219_sendOneChar( seg_iter, str[i]);
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	b2d8      	uxtb	r0, r3
 8001528:	7afb      	ldrb	r3, [r7, #11]
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	4413      	add	r3, r2
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	4619      	mov	r1, r3
 8001532:	f7ff ff97 	bl	8001464 <MAX7219_sendOneChar>
		seg_iter--;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	3b01      	subs	r3, #1
 800153a:	60fb      	str	r3, [r7, #12]
	for(uint8_t i = 0; str[i] != '\0'; i++)
 800153c:	7afb      	ldrb	r3, [r7, #11]
 800153e:	3301      	adds	r3, #1
 8001540:	72fb      	strb	r3, [r7, #11]
 8001542:	7afb      	ldrb	r3, [r7, #11]
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	4413      	add	r3, r2
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1ea      	bne.n	8001524 <MAX7219_sendString+0x24>
 800154e:	e000      	b.n	8001552 <MAX7219_sendString+0x52>
	if (strlen(str) > 8) return;				//    
 8001550:	bf00      	nop
		/*	    ,     char   	*/
	}
}
 8001552:	3710      	adds	r7, #16
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}

08001558 <MAX7219_sendFloatNumber>:
{
	MAX7219_sendString("Error");
}
//---------------------------------------------------------
uint8_t MAX7219_sendFloatNumber(float number)
{
 8001558:	b590      	push	{r4, r7, lr}
 800155a:	b087      	sub	sp, #28
 800155c:	af00      	add	r7, sp, #0
 800155e:	ed87 0a01 	vstr	s0, [r7, #4]
	int seg_iter = MAX7219_SEGMENTS_AMOUNT;
 8001562:	2308      	movs	r3, #8
 8001564:	617b      	str	r3, [r7, #20]
	char str[9];
	sprintf(str, "%.1f", number);	//   
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7fe fff6 	bl	8000558 <__aeabi_f2d>
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	f107 0008 	add.w	r0, r7, #8
 8001574:	4926      	ldr	r1, [pc, #152]	; (8001610 <MAX7219_sendFloatNumber+0xb8>)
 8001576:	f006 f883 	bl	8007680 <siprintf>

	for(uint8_t i = 0; str[i] != '\0'; i++)
 800157a:	2300      	movs	r3, #0
 800157c:	74fb      	strb	r3, [r7, #19]
 800157e:	e034      	b.n	80015ea <MAX7219_sendFloatNumber+0x92>
	{
		if( str[i+1] == '.') {
 8001580:	7cfb      	ldrb	r3, [r7, #19]
 8001582:	3301      	adds	r3, #1
 8001584:	3318      	adds	r3, #24
 8001586:	443b      	add	r3, r7
 8001588:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800158c:	2b2e      	cmp	r3, #46	; 0x2e
 800158e:	d112      	bne.n	80015b6 <MAX7219_sendFloatNumber+0x5e>
			MAX7219_write( seg_iter, MAX7219_convertSymbol( str[i] ) | POINT );	//  080       
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	b2dc      	uxtb	r4, r3
 8001594:	7cfb      	ldrb	r3, [r7, #19]
 8001596:	3318      	adds	r3, #24
 8001598:	443b      	add	r3, r7
 800159a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff fe38 	bl	8001214 <MAX7219_convertSymbol>
 80015a4:	4603      	mov	r3, r0
 80015a6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	4619      	mov	r1, r3
 80015ae:	4620      	mov	r0, r4
 80015b0:	f7ff fde6 	bl	8001180 <MAX7219_write>
 80015b4:	e011      	b.n	80015da <MAX7219_sendFloatNumber+0x82>
		}
		else if(str[i] == '.') {
 80015b6:	7cfb      	ldrb	r3, [r7, #19]
 80015b8:	3318      	adds	r3, #24
 80015ba:	443b      	add	r3, r7
 80015bc:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80015c0:	2b2e      	cmp	r3, #46	; 0x2e
 80015c2:	d00e      	beq.n	80015e2 <MAX7219_sendFloatNumber+0x8a>
			continue;
		}
		else {
			MAX7219_sendOneChar( seg_iter, str[i] );
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	b2da      	uxtb	r2, r3
 80015c8:	7cfb      	ldrb	r3, [r7, #19]
 80015ca:	3318      	adds	r3, #24
 80015cc:	443b      	add	r3, r7
 80015ce:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80015d2:	4619      	mov	r1, r3
 80015d4:	4610      	mov	r0, r2
 80015d6:	f7ff ff45 	bl	8001464 <MAX7219_sendOneChar>
		}
		seg_iter--;
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	3b01      	subs	r3, #1
 80015de:	617b      	str	r3, [r7, #20]
 80015e0:	e000      	b.n	80015e4 <MAX7219_sendFloatNumber+0x8c>
			continue;
 80015e2:	bf00      	nop
	for(uint8_t i = 0; str[i] != '\0'; i++)
 80015e4:	7cfb      	ldrb	r3, [r7, #19]
 80015e6:	3301      	adds	r3, #1
 80015e8:	74fb      	strb	r3, [r7, #19]
 80015ea:	7cfb      	ldrb	r3, [r7, #19]
 80015ec:	3318      	adds	r3, #24
 80015ee:	443b      	add	r3, r7
 80015f0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d1c3      	bne.n	8001580 <MAX7219_sendFloatNumber+0x28>
		/*	    ,     char   	*/
	}

	return (strlen(str));
 80015f8:	f107 0308 	add.w	r3, r7, #8
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7fe fdef 	bl	80001e0 <strlen>
 8001602:	4603      	mov	r3, r0
 8001604:	b2db      	uxtb	r3, r3
	/*    ,        (205.5 Hz  ).
	  	     MAX7219_sendOffsetString() */
}
 8001606:	4618      	mov	r0, r3
 8001608:	371c      	adds	r7, #28
 800160a:	46bd      	mov	sp, r7
 800160c:	bd90      	pop	{r4, r7, pc}
 800160e:	bf00      	nop
 8001610:	08009b78 	.word	0x08009b78

08001614 <MAX7219_sendDuty>:
		}
	}
}
//---------------------------------------------------------
uint8_t MAX7219_sendDuty(float duty)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b084      	sub	sp, #16
 8001618:	af00      	add	r7, sp, #0
 800161a:	ed87 0a01 	vstr	s0, [r7, #4]
	uint8_t offset;
	offset = MAX7219_sendFloatNumber(duty);
 800161e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001622:	f7ff ff99 	bl	8001558 <MAX7219_sendFloatNumber>
 8001626:	4603      	mov	r3, r0
 8001628:	73fb      	strb	r3, [r7, #15]
	return offset;
 800162a:	7bfb      	ldrb	r3, [r7, #15]
}
 800162c:	4618      	mov	r0, r3
 800162e:	3710      	adds	r7, #16
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <MAX7219_sendFreq>:
//---------------------------------------------------------
uint8_t MAX7219_sendFreq(float freq)	//      
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	ed87 0a01 	vstr	s0, [r7, #4]
	uint8_t offset;
	offset = MAX7219_sendFloatNumber(freq);
 800163e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001642:	f7ff ff89 	bl	8001558 <MAX7219_sendFloatNumber>
 8001646:	4603      	mov	r3, r0
 8001648:	73fb      	strb	r3, [r7, #15]
	MAX7219_sendOffsetString(offset, "KHZ");
 800164a:	7bfb      	ldrb	r3, [r7, #15]
 800164c:	4904      	ldr	r1, [pc, #16]	; (8001660 <MAX7219_sendFreq+0x2c>)
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff ff1f 	bl	8001492 <MAX7219_sendOffsetString>
	return offset;
 8001654:	7bfb      	ldrb	r3, [r7, #15]
}
 8001656:	4618      	mov	r0, r3
 8001658:	3710      	adds	r7, #16
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	08009b80 	.word	0x08009b80

08001664 <MAX7219_clearOneSegment>:
//---------------------------------------------------------
void MAX7219_clearOneSegment(uint8_t seg)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	71fb      	strb	r3, [r7, #7]
	MAX7219_sendOffsetString(seg, " ");
 800166e:	79fb      	ldrb	r3, [r7, #7]
 8001670:	4903      	ldr	r1, [pc, #12]	; (8001680 <MAX7219_clearOneSegment+0x1c>)
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff ff0d 	bl	8001492 <MAX7219_sendOffsetString>
}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	08009b84 	.word	0x08009b84

08001684 <MAX7219_clearAll>:
void MAX7219_blinkOneSegment(uint8_t seg)
{

}
void MAX7219_clearAll()
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
	for (uint8_t i = MAX7219_SEGMENT_0; i <= MAX7219_SEGMENT_7; i++)
 800168a:	2301      	movs	r3, #1
 800168c:	71fb      	strb	r3, [r7, #7]
 800168e:	e007      	b.n	80016a0 <MAX7219_clearAll+0x1c>
	{
 		MAX7219_write(i, 0);
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	2100      	movs	r1, #0
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff fd73 	bl	8001180 <MAX7219_write>
	for (uint8_t i = MAX7219_SEGMENT_0; i <= MAX7219_SEGMENT_7; i++)
 800169a:	79fb      	ldrb	r3, [r7, #7]
 800169c:	3301      	adds	r3, #1
 800169e:	71fb      	strb	r3, [r7, #7]
 80016a0:	79fb      	ldrb	r3, [r7, #7]
 80016a2:	2b08      	cmp	r3, #8
 80016a4:	d9f4      	bls.n	8001690 <MAX7219_clearAll+0xc>
	}
}
 80016a6:	bf00      	nop
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <MAX7219_init>:
//---------------------------------------------------------
HAL_StatusTypeDef MAX7219_init(max7219_init_t *cfg)		//   
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef result;
	MAX7219_Handler = cfg;
 80016b8:	4a12      	ldr	r2, [pc, #72]	; (8001704 <MAX7219_init+0x54>)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6013      	str	r3, [r2, #0]
	/*          ,    	*/
	MAX7219_write(MAX7219_DECODE_MODE_REG, MAX7219_Handler->decode_mode);		//   
 80016be:	4b11      	ldr	r3, [pc, #68]	; (8001704 <MAX7219_init+0x54>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	7b1b      	ldrb	r3, [r3, #12]
 80016c4:	4619      	mov	r1, r3
 80016c6:	2009      	movs	r0, #9
 80016c8:	f7ff fd5a 	bl	8001180 <MAX7219_write>
	MAX7219_write(MAX7219_INTENSITY_REG, MAX7219_Handler->indicator_intensity);
 80016cc:	4b0d      	ldr	r3, [pc, #52]	; (8001704 <MAX7219_init+0x54>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	7b5b      	ldrb	r3, [r3, #13]
 80016d2:	4619      	mov	r1, r3
 80016d4:	200a      	movs	r0, #10
 80016d6:	f7ff fd53 	bl	8001180 <MAX7219_write>
	MAX7219_write(MAX7219_SCAN_LIMIT_REG, MAX7219_Handler->digits_quantity);
 80016da:	4b0a      	ldr	r3, [pc, #40]	; (8001704 <MAX7219_init+0x54>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	7b9b      	ldrb	r3, [r3, #14]
 80016e0:	4619      	mov	r1, r3
 80016e2:	200b      	movs	r0, #11
 80016e4:	f7ff fd4c 	bl	8001180 <MAX7219_write>
	result = MAX7219_write(MAX7219_MODE_REG, MAX7219_NORMAL_MODE);
 80016e8:	2101      	movs	r1, #1
 80016ea:	200c      	movs	r0, #12
 80016ec:	f7ff fd48 	bl	8001180 <MAX7219_write>
 80016f0:	4603      	mov	r3, r0
 80016f2:	73fb      	strb	r3, [r7, #15]

	MAX7219_clearAll();		//    
 80016f4:	f7ff ffc6 	bl	8001684 <MAX7219_clearAll>
	return result;
 80016f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000310 	.word	0x20000310

08001708 <PWM_start>:
#include "PWM.h"

void PWM_start(float freq, float duty)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001712:	edc7 0a00 	vstr	s1, [r7]
	/*	PSC = 1  ,      1 
	 *  5  32         . */
	uint32_t tim4_counter_period = 64000 / freq;	//   kHz,  PSC = 1
 8001716:	eddf 6a18 	vldr	s13, [pc, #96]	; 8001778 <PWM_start+0x70>
 800171a:	ed97 7a01 	vldr	s14, [r7, #4]
 800171e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001722:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001726:	ee17 3a90 	vmov	r3, s15
 800172a:	60fb      	str	r3, [r7, #12]
	uint32_t tim4_ccr_val = (tim4_counter_period * duty) / 100; //   ARR - 100%  CCR - duty,   CCR
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	ee07 3a90 	vmov	s15, r3
 8001732:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001736:	edd7 7a00 	vldr	s15, [r7]
 800173a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800173e:	eddf 6a0f 	vldr	s13, [pc, #60]	; 800177c <PWM_start+0x74>
 8001742:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001746:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800174a:	ee17 3a90 	vmov	r3, s15
 800174e:	60bb      	str	r3, [r7, #8]
	TIM5->PSC = 0;
 8001750:	4b0b      	ldr	r3, [pc, #44]	; (8001780 <PWM_start+0x78>)
 8001752:	2200      	movs	r2, #0
 8001754:	629a      	str	r2, [r3, #40]	; 0x28
	TIM5->CNT = 0;
 8001756:	4b0a      	ldr	r3, [pc, #40]	; (8001780 <PWM_start+0x78>)
 8001758:	2200      	movs	r2, #0
 800175a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM5->ARR = tim4_counter_period;
 800175c:	4a08      	ldr	r2, [pc, #32]	; (8001780 <PWM_start+0x78>)
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	62d3      	str	r3, [r2, #44]	; 0x2c
	TIM5->CCR1 = tim4_ccr_val;
 8001762:	4a07      	ldr	r2, [pc, #28]	; (8001780 <PWM_start+0x78>)
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	6353      	str	r3, [r2, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001768:	2100      	movs	r1, #0
 800176a:	4806      	ldr	r0, [pc, #24]	; (8001784 <PWM_start+0x7c>)
 800176c:	f002 fbb2 	bl	8003ed4 <HAL_TIM_PWM_Start>
}
 8001770:	bf00      	nop
 8001772:	3710      	adds	r7, #16
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	477a0000 	.word	0x477a0000
 800177c:	42c80000 	.word	0x42c80000
 8001780:	40000c00 	.word	0x40000c00
 8001784:	20000608 	.word	0x20000608

08001788 <PWM_stop>:
void PWM_stop()
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
	TIM5->CNT = 0;
 800178c:	4b04      	ldr	r3, [pc, #16]	; (80017a0 <PWM_stop+0x18>)
 800178e:	2200      	movs	r2, #0
 8001790:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_1);
 8001792:	2100      	movs	r1, #0
 8001794:	4803      	ldr	r0, [pc, #12]	; (80017a4 <PWM_stop+0x1c>)
 8001796:	f002 fc4d 	bl	8004034 <HAL_TIM_PWM_Stop>
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40000c00 	.word	0x40000c00
 80017a4:	20000608 	.word	0x20000608

080017a8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	4a07      	ldr	r2, [pc, #28]	; (80017d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80017b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	4a06      	ldr	r2, [pc, #24]	; (80017d8 <vApplicationGetIdleTaskMemory+0x30>)
 80017be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2280      	movs	r2, #128	; 0x80
 80017c4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80017c6:	bf00      	nop
 80017c8:	3714      	adds	r7, #20
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	20000314 	.word	0x20000314
 80017d8:	20000368 	.word	0x20000368

080017dc <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)		//    return
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	80fb      	strh	r3, [r7, #6]
	button_exti = GPIO_Pin;
 80017e6:	4a0e      	ldr	r2, [pc, #56]	; (8001820 <HAL_GPIO_EXTI_Callback+0x44>)
 80017e8:	88fb      	ldrh	r3, [r7, #6]
 80017ea:	8013      	strh	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(&htim9);
 80017ec:	480d      	ldr	r0, [pc, #52]	; (8001824 <HAL_GPIO_EXTI_Callback+0x48>)
 80017ee:	f002 fa87 	bl	8003d00 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_DisableIRQ(BUTTON_DOWN_EXTI_IRQn);
 80017f2:	2028      	movs	r0, #40	; 0x28
 80017f4:	f001 f952 	bl	8002a9c <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(BUTTON_UP_EXTI_IRQn);
 80017f8:	2017      	movs	r0, #23
 80017fa:	f001 f94f 	bl	8002a9c <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(BUTTON_LEFT_EXTI_IRQn);
 80017fe:	2007      	movs	r0, #7
 8001800:	f001 f94c 	bl	8002a9c <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(BUTTON_RIGHT_EXTI_IRQn);
 8001804:	2008      	movs	r0, #8
 8001806:	f001 f949 	bl	8002a9c <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(BUTTON_RETURN_EXTI_IRQn);
 800180a:	200a      	movs	r0, #10
 800180c:	f001 f946 	bl	8002a9c <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(BUTTON_OK_EXTI_IRQn);
 8001810:	2009      	movs	r0, #9
 8001812:	f001 f943 	bl	8002a9c <HAL_NVIC_DisableIRQ>
	/*	    100     .	*/
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200006b4 	.word	0x200006b4
 8001824:	20000650 	.word	0x20000650

08001828 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001828:	b5b0      	push	{r4, r5, r7, lr}
 800182a:	b0ac      	sub	sp, #176	; 0xb0
 800182c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800182e:	f000 ffed 	bl	800280c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001832:	f000 f8cd 	bl	80019d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001836:	f000 fa69 	bl	8001d0c <MX_GPIO_Init>
  MX_SPI1_Init();
 800183a:	f000 f933 	bl	8001aa4 <MX_SPI1_Init>
  MX_TIM3_Init();
 800183e:	f000 f967 	bl	8001b10 <MX_TIM3_Init>
  MX_TIM9_Init();
 8001842:	f000 fa29 	bl	8001c98 <MX_TIM9_Init>
  MX_TIM5_Init();
 8001846:	f000 f9b1 	bl	8001bac <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  max7219_init_t cfg = {
 800184a:	4b4f      	ldr	r3, [pc, #316]	; (8001988 <main+0x160>)
 800184c:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 8001850:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001852:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  		  .indicator_intensity = MAX7219_INTENSITY_25_OF_32,
  		  .digits_quantity = MAX7219_DISPLAY_0_TO_7,
		  .CS_PORT = SPI_CS_GPIO_Port,
  		  .CS_PIN = SPI_CS_Pin
    };
  MAX7219_init(&cfg);
 8001856:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff ff28 	bl	80016b0 <MAX7219_init>
  MAX7219_clearAll();
 8001860:	f7ff ff10 	bl	8001684 <MAX7219_clearAll>
  MAX7219_sendString("SET MODE");
 8001864:	4849      	ldr	r0, [pc, #292]	; (800198c <main+0x164>)
 8001866:	f7ff fe4b 	bl	8001500 <MAX7219_sendString>

  xButtonQueue = xQueueCreate(10, sizeof(uint16_t));
 800186a:	2200      	movs	r2, #0
 800186c:	2102      	movs	r1, #2
 800186e:	200a      	movs	r0, #10
 8001870:	f003 fc88 	bl	8005184 <xQueueGenericCreate>
 8001874:	4603      	mov	r3, r0
 8001876:	4a46      	ldr	r2, [pc, #280]	; (8001990 <main+0x168>)
 8001878:	6013      	str	r3, [r2, #0]
  xDisplayStringQueue = xQueueCreate(10, sizeof(char[9]));
 800187a:	2200      	movs	r2, #0
 800187c:	2109      	movs	r1, #9
 800187e:	200a      	movs	r0, #10
 8001880:	f003 fc80 	bl	8005184 <xQueueGenericCreate>
 8001884:	4603      	mov	r3, r0
 8001886:	4a43      	ldr	r2, [pc, #268]	; (8001994 <main+0x16c>)
 8001888:	6013      	str	r3, [r2, #0]
  xDisplayFreqQueue = xQueueCreate(10, sizeof(float));
 800188a:	2200      	movs	r2, #0
 800188c:	2104      	movs	r1, #4
 800188e:	200a      	movs	r0, #10
 8001890:	f003 fc78 	bl	8005184 <xQueueGenericCreate>
 8001894:	4603      	mov	r3, r0
 8001896:	4a40      	ldr	r2, [pc, #256]	; (8001998 <main+0x170>)
 8001898:	6013      	str	r3, [r2, #0]
  xDisplayDutyQueue = xQueueCreate(10, sizeof(float));
 800189a:	2200      	movs	r2, #0
 800189c:	2104      	movs	r1, #4
 800189e:	200a      	movs	r0, #10
 80018a0:	f003 fc70 	bl	8005184 <xQueueGenericCreate>
 80018a4:	4603      	mov	r3, r0
 80018a6:	4a3d      	ldr	r2, [pc, #244]	; (800199c <main+0x174>)
 80018a8:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueue01 */
  osMessageQDef(myQueue01, 10, 20);
 80018aa:	4b3d      	ldr	r3, [pc, #244]	; (80019a0 <main+0x178>)
 80018ac:	f107 0490 	add.w	r4, r7, #144	; 0x90
 80018b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 80018b6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80018ba:	2100      	movs	r1, #0
 80018bc:	4618      	mov	r0, r3
 80018be:	f003 faa4 	bl	8004e0a <osMessageCreate>
 80018c2:	4603      	mov	r3, r0
 80018c4:	4a37      	ldr	r2, [pc, #220]	; (80019a4 <main+0x17c>)
 80018c6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 80018c8:	4b37      	ldr	r3, [pc, #220]	; (80019a8 <main+0x180>)
 80018ca:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80018ce:	461d      	mov	r5, r3
 80018d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80018d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80018dc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80018e0:	2100      	movs	r1, #0
 80018e2:	4618      	mov	r0, r3
 80018e4:	f003 fa31 	bl	8004d4a <osThreadCreate>
 80018e8:	4603      	mov	r3, r0
 80018ea:	4a30      	ldr	r2, [pc, #192]	; (80019ac <main+0x184>)
 80018ec:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, buttonTask, osPriorityNormal, 0, 1024);
 80018ee:	4b30      	ldr	r3, [pc, #192]	; (80019b0 <main+0x188>)
 80018f0:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80018f4:	461d      	mov	r5, r3
 80018f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018fa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80018fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 8001902:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001906:	2100      	movs	r1, #0
 8001908:	4618      	mov	r0, r3
 800190a:	f003 fa1e 	bl	8004d4a <osThreadCreate>
 800190e:	4603      	mov	r3, r0
 8001910:	4a28      	ldr	r2, [pc, #160]	; (80019b4 <main+0x18c>)
 8001912:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, displayTask, osPriorityBelowNormal, 0, 1024);
 8001914:	4b28      	ldr	r3, [pc, #160]	; (80019b8 <main+0x190>)
 8001916:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800191a:	461d      	mov	r5, r3
 800191c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800191e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001920:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001924:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8001928:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800192c:	2100      	movs	r1, #0
 800192e:	4618      	mov	r0, r3
 8001930:	f003 fa0b 	bl	8004d4a <osThreadCreate>
 8001934:	4603      	mov	r3, r0
 8001936:	4a21      	ldr	r2, [pc, #132]	; (80019bc <main+0x194>)
 8001938:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask04 */
  osThreadDef(myTask04, dacTask, osPriorityAboveNormal, 0, 1024);
 800193a:	4b21      	ldr	r3, [pc, #132]	; (80019c0 <main+0x198>)
 800193c:	f107 0420 	add.w	r4, r7, #32
 8001940:	461d      	mov	r5, r3
 8001942:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001944:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001946:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800194a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask04Handle = osThreadCreate(osThread(myTask04), NULL);
 800194e:	f107 0320 	add.w	r3, r7, #32
 8001952:	2100      	movs	r1, #0
 8001954:	4618      	mov	r0, r3
 8001956:	f003 f9f8 	bl	8004d4a <osThreadCreate>
 800195a:	4603      	mov	r3, r0
 800195c:	4a19      	ldr	r2, [pc, #100]	; (80019c4 <main+0x19c>)
 800195e:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask05 */
  osThreadDef(myTask05, pwmTask, osPriorityAboveNormal, 0, 1024);
 8001960:	4b19      	ldr	r3, [pc, #100]	; (80019c8 <main+0x1a0>)
 8001962:	1d3c      	adds	r4, r7, #4
 8001964:	461d      	mov	r5, r3
 8001966:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001968:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800196a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800196e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask05Handle = osThreadCreate(osThread(myTask05), NULL);
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	2100      	movs	r1, #0
 8001976:	4618      	mov	r0, r3
 8001978:	f003 f9e7 	bl	8004d4a <osThreadCreate>
 800197c:	4603      	mov	r3, r0
 800197e:	4a13      	ldr	r2, [pc, #76]	; (80019cc <main+0x1a4>)
 8001980:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001982:	f003 f9db 	bl	8004d3c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001986:	e7fe      	b.n	8001986 <main+0x15e>
 8001988:	08009bd0 	.word	0x08009bd0
 800198c:	08009bc4 	.word	0x08009bc4
 8001990:	200006b8 	.word	0x200006b8
 8001994:	200006bc 	.word	0x200006bc
 8001998:	200006c0 	.word	0x200006c0
 800199c:	200006c4 	.word	0x200006c4
 80019a0:	08009be0 	.word	0x08009be0
 80019a4:	200006ac 	.word	0x200006ac
 80019a8:	08009bf0 	.word	0x08009bf0
 80019ac:	20000698 	.word	0x20000698
 80019b0:	08009c0c 	.word	0x08009c0c
 80019b4:	2000069c 	.word	0x2000069c
 80019b8:	08009c28 	.word	0x08009c28
 80019bc:	200006a0 	.word	0x200006a0
 80019c0:	08009c44 	.word	0x08009c44
 80019c4:	200006a4 	.word	0x200006a4
 80019c8:	08009c60 	.word	0x08009c60
 80019cc:	200006a8 	.word	0x200006a8

080019d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b094      	sub	sp, #80	; 0x50
 80019d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019d6:	f107 0320 	add.w	r3, r7, #32
 80019da:	2230      	movs	r2, #48	; 0x30
 80019dc:	2100      	movs	r1, #0
 80019de:	4618      	mov	r0, r3
 80019e0:	f005 f9dc 	bl	8006d9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019e4:	f107 030c 	add.w	r3, r7, #12
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
 80019f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019f4:	2300      	movs	r3, #0
 80019f6:	60bb      	str	r3, [r7, #8]
 80019f8:	4b28      	ldr	r3, [pc, #160]	; (8001a9c <SystemClock_Config+0xcc>)
 80019fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fc:	4a27      	ldr	r2, [pc, #156]	; (8001a9c <SystemClock_Config+0xcc>)
 80019fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a02:	6413      	str	r3, [r2, #64]	; 0x40
 8001a04:	4b25      	ldr	r3, [pc, #148]	; (8001a9c <SystemClock_Config+0xcc>)
 8001a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a0c:	60bb      	str	r3, [r7, #8]
 8001a0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a10:	2300      	movs	r3, #0
 8001a12:	607b      	str	r3, [r7, #4]
 8001a14:	4b22      	ldr	r3, [pc, #136]	; (8001aa0 <SystemClock_Config+0xd0>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a1c:	4a20      	ldr	r2, [pc, #128]	; (8001aa0 <SystemClock_Config+0xd0>)
 8001a1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a22:	6013      	str	r3, [r2, #0]
 8001a24:	4b1e      	ldr	r3, [pc, #120]	; (8001aa0 <SystemClock_Config+0xd0>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a2c:	607b      	str	r3, [r7, #4]
 8001a2e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a30:	2301      	movs	r3, #1
 8001a32:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a38:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a3e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a42:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001a44:	2319      	movs	r3, #25
 8001a46:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 128;
 8001a48:	2380      	movs	r3, #128	; 0x80
 8001a4a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a50:	2304      	movs	r3, #4
 8001a52:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a54:	f107 0320 	add.w	r3, r7, #32
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f001 f9fb 	bl	8002e54 <HAL_RCC_OscConfig>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001a64:	f000 fbec 	bl	8002240 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a68:	230f      	movs	r3, #15
 8001a6a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a70:	2300      	movs	r3, #0
 8001a72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a7e:	f107 030c 	add.w	r3, r7, #12
 8001a82:	2102      	movs	r1, #2
 8001a84:	4618      	mov	r0, r3
 8001a86:	f001 fc5d 	bl	8003344 <HAL_RCC_ClockConfig>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001a90:	f000 fbd6 	bl	8002240 <Error_Handler>
  }
}
 8001a94:	bf00      	nop
 8001a96:	3750      	adds	r7, #80	; 0x50
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	40007000 	.word	0x40007000

08001aa4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001aa8:	4b17      	ldr	r3, [pc, #92]	; (8001b08 <MX_SPI1_Init+0x64>)
 8001aaa:	4a18      	ldr	r2, [pc, #96]	; (8001b0c <MX_SPI1_Init+0x68>)
 8001aac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001aae:	4b16      	ldr	r3, [pc, #88]	; (8001b08 <MX_SPI1_Init+0x64>)
 8001ab0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ab4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ab6:	4b14      	ldr	r3, [pc, #80]	; (8001b08 <MX_SPI1_Init+0x64>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001abc:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <MX_SPI1_Init+0x64>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ac2:	4b11      	ldr	r3, [pc, #68]	; (8001b08 <MX_SPI1_Init+0x64>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ac8:	4b0f      	ldr	r3, [pc, #60]	; (8001b08 <MX_SPI1_Init+0x64>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ace:	4b0e      	ldr	r3, [pc, #56]	; (8001b08 <MX_SPI1_Init+0x64>)
 8001ad0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ad4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001ad6:	4b0c      	ldr	r3, [pc, #48]	; (8001b08 <MX_SPI1_Init+0x64>)
 8001ad8:	2208      	movs	r2, #8
 8001ada:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001adc:	4b0a      	ldr	r3, [pc, #40]	; (8001b08 <MX_SPI1_Init+0x64>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ae2:	4b09      	ldr	r3, [pc, #36]	; (8001b08 <MX_SPI1_Init+0x64>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ae8:	4b07      	ldr	r3, [pc, #28]	; (8001b08 <MX_SPI1_Init+0x64>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001aee:	4b06      	ldr	r3, [pc, #24]	; (8001b08 <MX_SPI1_Init+0x64>)
 8001af0:	220a      	movs	r2, #10
 8001af2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001af4:	4804      	ldr	r0, [pc, #16]	; (8001b08 <MX_SPI1_Init+0x64>)
 8001af6:	f001 fe23 	bl	8003740 <HAL_SPI_Init>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b00:	f000 fb9e 	bl	8002240 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b04:	bf00      	nop
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	20000568 	.word	0x20000568
 8001b0c:	40013000 	.word	0x40013000

08001b10 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b16:	f107 0308 	add.w	r3, r7, #8
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
 8001b20:	609a      	str	r2, [r3, #8]
 8001b22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b24:	463b      	mov	r3, r7
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b2c:	4b1d      	ldr	r3, [pc, #116]	; (8001ba4 <MX_TIM3_Init+0x94>)
 8001b2e:	4a1e      	ldr	r2, [pc, #120]	; (8001ba8 <MX_TIM3_Init+0x98>)
 8001b30:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b32:	4b1c      	ldr	r3, [pc, #112]	; (8001ba4 <MX_TIM3_Init+0x94>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b38:	4b1a      	ldr	r3, [pc, #104]	; (8001ba4 <MX_TIM3_Init+0x94>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65000;
 8001b3e:	4b19      	ldr	r3, [pc, #100]	; (8001ba4 <MX_TIM3_Init+0x94>)
 8001b40:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001b44:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b46:	4b17      	ldr	r3, [pc, #92]	; (8001ba4 <MX_TIM3_Init+0x94>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b4c:	4b15      	ldr	r3, [pc, #84]	; (8001ba4 <MX_TIM3_Init+0x94>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b52:	4814      	ldr	r0, [pc, #80]	; (8001ba4 <MX_TIM3_Init+0x94>)
 8001b54:	f002 f884 	bl	8003c60 <HAL_TIM_Base_Init>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001b5e:	f000 fb6f 	bl	8002240 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b66:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b68:	f107 0308 	add.w	r3, r7, #8
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	480d      	ldr	r0, [pc, #52]	; (8001ba4 <MX_TIM3_Init+0x94>)
 8001b70:	f002 fc8e 	bl	8004490 <HAL_TIM_ConfigClockSource>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001b7a:	f000 fb61 	bl	8002240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b82:	2300      	movs	r3, #0
 8001b84:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b86:	463b      	mov	r3, r7
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4806      	ldr	r0, [pc, #24]	; (8001ba4 <MX_TIM3_Init+0x94>)
 8001b8c:	f003 f83c 	bl	8004c08 <HAL_TIMEx_MasterConfigSynchronization>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001b96:	f000 fb53 	bl	8002240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b9a:	bf00      	nop
 8001b9c:	3718      	adds	r7, #24
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	200005c0 	.word	0x200005c0
 8001ba8:	40000400 	.word	0x40000400

08001bac <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08e      	sub	sp, #56	; 0x38
 8001bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bb2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]
 8001bbc:	609a      	str	r2, [r3, #8]
 8001bbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bc0:	f107 0320 	add.w	r3, r7, #32
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bca:	1d3b      	adds	r3, r7, #4
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]
 8001bd8:	615a      	str	r2, [r3, #20]
 8001bda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001bdc:	4b2c      	ldr	r3, [pc, #176]	; (8001c90 <MX_TIM5_Init+0xe4>)
 8001bde:	4a2d      	ldr	r2, [pc, #180]	; (8001c94 <MX_TIM5_Init+0xe8>)
 8001be0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001be2:	4b2b      	ldr	r3, [pc, #172]	; (8001c90 <MX_TIM5_Init+0xe4>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001be8:	4b29      	ldr	r3, [pc, #164]	; (8001c90 <MX_TIM5_Init+0xe4>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001bee:	4b28      	ldr	r3, [pc, #160]	; (8001c90 <MX_TIM5_Init+0xe4>)
 8001bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8001bf4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf6:	4b26      	ldr	r3, [pc, #152]	; (8001c90 <MX_TIM5_Init+0xe4>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bfc:	4b24      	ldr	r3, [pc, #144]	; (8001c90 <MX_TIM5_Init+0xe4>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001c02:	4823      	ldr	r0, [pc, #140]	; (8001c90 <MX_TIM5_Init+0xe4>)
 8001c04:	f002 f82c 	bl	8003c60 <HAL_TIM_Base_Init>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001c0e:	f000 fb17 	bl	8002240 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c16:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001c18:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	481c      	ldr	r0, [pc, #112]	; (8001c90 <MX_TIM5_Init+0xe4>)
 8001c20:	f002 fc36 	bl	8004490 <HAL_TIM_ConfigClockSource>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8001c2a:	f000 fb09 	bl	8002240 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001c2e:	4818      	ldr	r0, [pc, #96]	; (8001c90 <MX_TIM5_Init+0xe4>)
 8001c30:	f002 f8f7 	bl	8003e22 <HAL_TIM_PWM_Init>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8001c3a:	f000 fb01 	bl	8002240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c42:	2300      	movs	r3, #0
 8001c44:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001c46:	f107 0320 	add.w	r3, r7, #32
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4810      	ldr	r0, [pc, #64]	; (8001c90 <MX_TIM5_Init+0xe4>)
 8001c4e:	f002 ffdb 	bl	8004c08 <HAL_TIMEx_MasterConfigSynchronization>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001c58:	f000 faf2 	bl	8002240 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c5c:	2360      	movs	r3, #96	; 0x60
 8001c5e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c60:	2300      	movs	r3, #0
 8001c62:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c64:	2300      	movs	r3, #0
 8001c66:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c6c:	1d3b      	adds	r3, r7, #4
 8001c6e:	2200      	movs	r2, #0
 8001c70:	4619      	mov	r1, r3
 8001c72:	4807      	ldr	r0, [pc, #28]	; (8001c90 <MX_TIM5_Init+0xe4>)
 8001c74:	f002 fb4a 	bl	800430c <HAL_TIM_PWM_ConfigChannel>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8001c7e:	f000 fadf 	bl	8002240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001c82:	4803      	ldr	r0, [pc, #12]	; (8001c90 <MX_TIM5_Init+0xe4>)
 8001c84:	f000 fbaa 	bl	80023dc <HAL_TIM_MspPostInit>

}
 8001c88:	bf00      	nop
 8001c8a:	3738      	adds	r7, #56	; 0x38
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20000608 	.word	0x20000608
 8001c94:	40000c00 	.word	0x40000c00

08001c98 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c9e:	463b      	mov	r3, r7
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	605a      	str	r2, [r3, #4]
 8001ca6:	609a      	str	r2, [r3, #8]
 8001ca8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001caa:	4b16      	ldr	r3, [pc, #88]	; (8001d04 <MX_TIM9_Init+0x6c>)
 8001cac:	4a16      	ldr	r2, [pc, #88]	; (8001d08 <MX_TIM9_Init+0x70>)
 8001cae:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 639;
 8001cb0:	4b14      	ldr	r3, [pc, #80]	; (8001d04 <MX_TIM9_Init+0x6c>)
 8001cb2:	f240 227f 	movw	r2, #639	; 0x27f
 8001cb6:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb8:	4b12      	ldr	r3, [pc, #72]	; (8001d04 <MX_TIM9_Init+0x6c>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 9999;
 8001cbe:	4b11      	ldr	r3, [pc, #68]	; (8001d04 <MX_TIM9_Init+0x6c>)
 8001cc0:	f242 720f 	movw	r2, #9999	; 0x270f
 8001cc4:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc6:	4b0f      	ldr	r3, [pc, #60]	; (8001d04 <MX_TIM9_Init+0x6c>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ccc:	4b0d      	ldr	r3, [pc, #52]	; (8001d04 <MX_TIM9_Init+0x6c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001cd2:	480c      	ldr	r0, [pc, #48]	; (8001d04 <MX_TIM9_Init+0x6c>)
 8001cd4:	f001 ffc4 	bl	8003c60 <HAL_TIM_Base_Init>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8001cde:	f000 faaf 	bl	8002240 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ce2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ce6:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001ce8:	463b      	mov	r3, r7
 8001cea:	4619      	mov	r1, r3
 8001cec:	4805      	ldr	r0, [pc, #20]	; (8001d04 <MX_TIM9_Init+0x6c>)
 8001cee:	f002 fbcf 	bl	8004490 <HAL_TIM_ConfigClockSource>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8001cf8:	f000 faa2 	bl	8002240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001cfc:	bf00      	nop
 8001cfe:	3710      	adds	r7, #16
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	20000650 	.word	0x20000650
 8001d08:	40014000 	.word	0x40014000

08001d0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b08a      	sub	sp, #40	; 0x28
 8001d10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d12:	f107 0314 	add.w	r3, r7, #20
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	605a      	str	r2, [r3, #4]
 8001d1c:	609a      	str	r2, [r3, #8]
 8001d1e:	60da      	str	r2, [r3, #12]
 8001d20:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	613b      	str	r3, [r7, #16]
 8001d26:	4b5a      	ldr	r3, [pc, #360]	; (8001e90 <MX_GPIO_Init+0x184>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	4a59      	ldr	r2, [pc, #356]	; (8001e90 <MX_GPIO_Init+0x184>)
 8001d2c:	f043 0304 	orr.w	r3, r3, #4
 8001d30:	6313      	str	r3, [r2, #48]	; 0x30
 8001d32:	4b57      	ldr	r3, [pc, #348]	; (8001e90 <MX_GPIO_Init+0x184>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	f003 0304 	and.w	r3, r3, #4
 8001d3a:	613b      	str	r3, [r7, #16]
 8001d3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	4b53      	ldr	r3, [pc, #332]	; (8001e90 <MX_GPIO_Init+0x184>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d46:	4a52      	ldr	r2, [pc, #328]	; (8001e90 <MX_GPIO_Init+0x184>)
 8001d48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4e:	4b50      	ldr	r3, [pc, #320]	; (8001e90 <MX_GPIO_Init+0x184>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	60bb      	str	r3, [r7, #8]
 8001d5e:	4b4c      	ldr	r3, [pc, #304]	; (8001e90 <MX_GPIO_Init+0x184>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d62:	4a4b      	ldr	r2, [pc, #300]	; (8001e90 <MX_GPIO_Init+0x184>)
 8001d64:	f043 0301 	orr.w	r3, r3, #1
 8001d68:	6313      	str	r3, [r2, #48]	; 0x30
 8001d6a:	4b49      	ldr	r3, [pc, #292]	; (8001e90 <MX_GPIO_Init+0x184>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	60bb      	str	r3, [r7, #8]
 8001d74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	607b      	str	r3, [r7, #4]
 8001d7a:	4b45      	ldr	r3, [pc, #276]	; (8001e90 <MX_GPIO_Init+0x184>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	4a44      	ldr	r2, [pc, #272]	; (8001e90 <MX_GPIO_Init+0x184>)
 8001d80:	f043 0302 	orr.w	r3, r3, #2
 8001d84:	6313      	str	r3, [r2, #48]	; 0x30
 8001d86:	4b42      	ldr	r3, [pc, #264]	; (8001e90 <MX_GPIO_Init+0x184>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	607b      	str	r3, [r7, #4]
 8001d90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001d92:	2200      	movs	r2, #0
 8001d94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d98:	483e      	ldr	r0, [pc, #248]	; (8001e94 <MX_GPIO_Init+0x188>)
 8001d9a:	f001 f829 	bl	8002df0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DAC_D0_Pin|DAC_D1_Pin|DAC_D2_Pin|DAC_D3_Pin
 8001d9e:	2200      	movs	r2, #0
 8001da0:	21ff      	movs	r1, #255	; 0xff
 8001da2:	483d      	ldr	r0, [pc, #244]	; (8001e98 <MX_GPIO_Init+0x18c>)
 8001da4:	f001 f824 	bl	8002df0 <HAL_GPIO_WritePin>
                          |DAC_D4_Pin|DAC_D5_Pin|DAC_D6_Pin|DAC_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8001da8:	2200      	movs	r2, #0
 8001daa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dae:	483b      	ldr	r0, [pc, #236]	; (8001e9c <MX_GPIO_Init+0x190>)
 8001db0:	f001 f81e 	bl	8002df0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001db4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001db8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001dc6:	f107 0314 	add.w	r3, r7, #20
 8001dca:	4619      	mov	r1, r3
 8001dcc:	4831      	ldr	r0, [pc, #196]	; (8001e94 <MX_GPIO_Init+0x188>)
 8001dce:	f000 fe73 	bl	8002ab8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_LEFT_Pin BUTTON_RIGHT_Pin BUTTON_OK_Pin BUTTON_RETURN_Pin
                           BUTTON_UP_Pin BUTTON_DOWN_Pin */
  GPIO_InitStruct.Pin = BUTTON_LEFT_Pin|BUTTON_RIGHT_Pin|BUTTON_OK_Pin|BUTTON_RETURN_Pin
 8001dd2:	f240 631e 	movw	r3, #1566	; 0x61e
 8001dd6:	617b      	str	r3, [r7, #20]
                          |BUTTON_UP_Pin|BUTTON_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001dd8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001ddc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dde:	2301      	movs	r3, #1
 8001de0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de2:	f107 0314 	add.w	r3, r7, #20
 8001de6:	4619      	mov	r1, r3
 8001de8:	482c      	ldr	r0, [pc, #176]	; (8001e9c <MX_GPIO_Init+0x190>)
 8001dea:	f000 fe65 	bl	8002ab8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DAC_D0_Pin DAC_D1_Pin DAC_D2_Pin DAC_D3_Pin
                           DAC_D4_Pin DAC_D5_Pin DAC_D6_Pin DAC_D7_Pin */
  GPIO_InitStruct.Pin = DAC_D0_Pin|DAC_D1_Pin|DAC_D2_Pin|DAC_D3_Pin
 8001dee:	23ff      	movs	r3, #255	; 0xff
 8001df0:	617b      	str	r3, [r7, #20]
                          |DAC_D4_Pin|DAC_D5_Pin|DAC_D6_Pin|DAC_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df2:	2301      	movs	r3, #1
 8001df4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df6:	2300      	movs	r3, #0
 8001df8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dfe:	f107 0314 	add.w	r3, r7, #20
 8001e02:	4619      	mov	r1, r3
 8001e04:	4824      	ldr	r0, [pc, #144]	; (8001e98 <MX_GPIO_Init+0x18c>)
 8001e06:	f000 fe57 	bl	8002ab8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8001e0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e10:	2301      	movs	r3, #1
 8001e12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8001e1c:	f107 0314 	add.w	r3, r7, #20
 8001e20:	4619      	mov	r1, r3
 8001e22:	481e      	ldr	r0, [pc, #120]	; (8001e9c <MX_GPIO_Init+0x190>)
 8001e24:	f000 fe48 	bl	8002ab8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001e28:	2200      	movs	r2, #0
 8001e2a:	2105      	movs	r1, #5
 8001e2c:	2007      	movs	r0, #7
 8001e2e:	f000 fe0b 	bl	8002a48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001e32:	2007      	movs	r0, #7
 8001e34:	f000 fe24 	bl	8002a80 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	2105      	movs	r1, #5
 8001e3c:	2008      	movs	r0, #8
 8001e3e:	f000 fe03 	bl	8002a48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001e42:	2008      	movs	r0, #8
 8001e44:	f000 fe1c 	bl	8002a80 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2105      	movs	r1, #5
 8001e4c:	2009      	movs	r0, #9
 8001e4e:	f000 fdfb 	bl	8002a48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001e52:	2009      	movs	r0, #9
 8001e54:	f000 fe14 	bl	8002a80 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001e58:	2200      	movs	r2, #0
 8001e5a:	2105      	movs	r1, #5
 8001e5c:	200a      	movs	r0, #10
 8001e5e:	f000 fdf3 	bl	8002a48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001e62:	200a      	movs	r0, #10
 8001e64:	f000 fe0c 	bl	8002a80 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001e68:	2200      	movs	r2, #0
 8001e6a:	2105      	movs	r1, #5
 8001e6c:	2017      	movs	r0, #23
 8001e6e:	f000 fdeb 	bl	8002a48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001e72:	2017      	movs	r0, #23
 8001e74:	f000 fe04 	bl	8002a80 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001e78:	2200      	movs	r2, #0
 8001e7a:	2105      	movs	r1, #5
 8001e7c:	2028      	movs	r0, #40	; 0x28
 8001e7e:	f000 fde3 	bl	8002a48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e82:	2028      	movs	r0, #40	; 0x28
 8001e84:	f000 fdfc 	bl	8002a80 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e88:	bf00      	nop
 8001e8a:	3728      	adds	r7, #40	; 0x28
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40023800 	.word	0x40023800
 8001e94:	40020800 	.word	0x40020800
 8001e98:	40020400 	.word	0x40020400
 8001e9c:	40020000 	.word	0x40020000

08001ea0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001ea8:	2001      	movs	r0, #1
 8001eaa:	f002 ff9a 	bl	8004de2 <osDelay>
 8001eae:	e7fb      	b.n	8001ea8 <StartDefaultTask+0x8>

08001eb0 <buttonTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_buttonTask */
void buttonTask(void const * argument)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN buttonTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001eb8:	2001      	movs	r0, #1
 8001eba:	f002 ff92 	bl	8004de2 <osDelay>
 8001ebe:	e7fb      	b.n	8001eb8 <buttonTask+0x8>

08001ec0 <displayTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_displayTask */
void displayTask(void const * argument)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b088      	sub	sp, #32
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN displayTask */
  /* Infinite loop */
	char str[9] = {};
 8001ec8:	2300      	movs	r3, #0
 8001eca:	617b      	str	r3, [r7, #20]
 8001ecc:	f107 0318 	add.w	r3, r7, #24
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	711a      	strb	r2, [r3, #4]
	uint8_t offset;
	float freq = 0.0f;
 8001ed6:	f04f 0300 	mov.w	r3, #0
 8001eda:	613b      	str	r3, [r7, #16]
	float duty = 0.0f;
 8001edc:	f04f 0300 	mov.w	r3, #0
 8001ee0:	60fb      	str	r3, [r7, #12]
	for(;;)
	{
		if( xQueueReceive(xDisplayStringQueue, str, 10 / portTICK_RATE_MS) == pdPASS )
 8001ee2:	4b3b      	ldr	r3, [pc, #236]	; (8001fd0 <displayTask+0x110>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f107 0114 	add.w	r1, r7, #20
 8001eea:	220a      	movs	r2, #10
 8001eec:	4618      	mov	r0, r3
 8001eee:	f003 fa3d 	bl	800536c <xQueueReceive>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d106      	bne.n	8001f06 <displayTask+0x46>
		{
			MAX7219_clearAll();
 8001ef8:	f7ff fbc4 	bl	8001684 <MAX7219_clearAll>
			MAX7219_sendString(str);
 8001efc:	f107 0314 	add.w	r3, r7, #20
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff fafd 	bl	8001500 <MAX7219_sendString>
		}
		if( set_duty_stage )
 8001f06:	4b33      	ldr	r3, [pc, #204]	; (8001fd4 <displayTask+0x114>)
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d02b      	beq.n	8001f66 <displayTask+0xa6>
		{
			if( xQueueReceive(xDisplayDutyQueue, &duty, 10 / portTICK_RATE_MS) != pdPASS ) continue;
 8001f0e:	4b32      	ldr	r3, [pc, #200]	; (8001fd8 <displayTask+0x118>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f107 010c 	add.w	r1, r7, #12
 8001f16:	220a      	movs	r2, #10
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f003 fa27 	bl	800536c <xQueueReceive>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d150      	bne.n	8001fc6 <displayTask+0x106>
			MAX7219_clearAll();
 8001f24:	f7ff fbae 	bl	8001684 <MAX7219_clearAll>
			offset = MAX7219_sendDuty(duty);		//  
 8001f28:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f2c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f30:	f7ff fb70 	bl	8001614 <MAX7219_sendDuty>
 8001f34:	4603      	mov	r3, r0
 8001f36:	77fb      	strb	r3, [r7, #31]
			MAX7219_clearOneSegment( offset - (1 + digit_position) );
 8001f38:	4b28      	ldr	r3, [pc, #160]	; (8001fdc <displayTask+0x11c>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	7ffa      	ldrb	r2, [r7, #31]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	3b01      	subs	r3, #1
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff fb8c 	bl	8001664 <MAX7219_clearOneSegment>

			vTaskDelay(300 / portTICK_RATE_MS);	//   500 
 8001f4c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001f50:	f003 fd78 	bl	8005a44 <vTaskDelay>
			MAX7219_clearAll();
 8001f54:	f7ff fb96 	bl	8001684 <MAX7219_clearAll>
			MAX7219_sendDuty(duty);
 8001f58:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f5c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f60:	f7ff fb58 	bl	8001614 <MAX7219_sendDuty>
 8001f64:	e7bd      	b.n	8001ee2 <displayTask+0x22>
		}
		else if( set_freq_stage )	//    ,      
 8001f66:	4b1e      	ldr	r3, [pc, #120]	; (8001fe0 <displayTask+0x120>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d0b9      	beq.n	8001ee2 <displayTask+0x22>
		{
			if( xQueueReceive(xDisplayFreqQueue, &freq, 10 / portTICK_RATE_MS) != pdPASS) continue;
 8001f6e:	4b1d      	ldr	r3, [pc, #116]	; (8001fe4 <displayTask+0x124>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f107 0110 	add.w	r1, r7, #16
 8001f76:	220a      	movs	r2, #10
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f003 f9f7 	bl	800536c <xQueueReceive>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d122      	bne.n	8001fca <displayTask+0x10a>
			MAX7219_clearAll();
 8001f84:	f7ff fb7e 	bl	8001684 <MAX7219_clearAll>
			offset = MAX7219_sendFreq(freq);		//  
 8001f88:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f8c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f90:	f7ff fb50 	bl	8001634 <MAX7219_sendFreq>
 8001f94:	4603      	mov	r3, r0
 8001f96:	77fb      	strb	r3, [r7, #31]
			MAX7219_clearOneSegment( offset - (1 + digit_position) );
 8001f98:	4b10      	ldr	r3, [pc, #64]	; (8001fdc <displayTask+0x11c>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	7ffa      	ldrb	r2, [r7, #31]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff fb5c 	bl	8001664 <MAX7219_clearOneSegment>
			 *  	*/
			/*if( (offset - (2 + digit_position)) == 0 )
			{
				digit_position = POINT_HUNDREDS;
			}*/
			vTaskDelay(300 / portTICK_RATE_MS);	//   500 
 8001fac:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001fb0:	f003 fd48 	bl	8005a44 <vTaskDelay>
			MAX7219_clearAll();
 8001fb4:	f7ff fb66 	bl	8001684 <MAX7219_clearAll>
			MAX7219_sendFreq(freq);
 8001fb8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fbc:	eeb0 0a67 	vmov.f32	s0, s15
 8001fc0:	f7ff fb38 	bl	8001634 <MAX7219_sendFreq>
 8001fc4:	e78d      	b.n	8001ee2 <displayTask+0x22>
			if( xQueueReceive(xDisplayDutyQueue, &duty, 10 / portTICK_RATE_MS) != pdPASS ) continue;
 8001fc6:	bf00      	nop
 8001fc8:	e78b      	b.n	8001ee2 <displayTask+0x22>
			if( xQueueReceive(xDisplayFreqQueue, &freq, 10 / portTICK_RATE_MS) != pdPASS) continue;
 8001fca:	bf00      	nop
		if( xQueueReceive(xDisplayStringQueue, str, 10 / portTICK_RATE_MS) == pdPASS )
 8001fcc:	e789      	b.n	8001ee2 <displayTask+0x22>
 8001fce:	bf00      	nop
 8001fd0:	200006bc 	.word	0x200006bc
 8001fd4:	200006b1 	.word	0x200006b1
 8001fd8:	200006c4 	.word	0x200006c4
 8001fdc:	20000100 	.word	0x20000100
 8001fe0:	200006b0 	.word	0x200006b0
 8001fe4:	200006c0 	.word	0x200006c0

08001fe8 <dacTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_dacTask */
void dacTask(void const * argument)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN dacTask */
  /* Infinite loop */
	for(;;)
	{
		if( dac_is_running )
 8001ff0:	4b1c      	ldr	r3, [pc, #112]	; (8002064 <dacTask+0x7c>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d026      	beq.n	8002048 <dacTask+0x60>
		{
			DAC_init(sign, freq_dac);
 8001ffa:	4b1b      	ldr	r3, [pc, #108]	; (8002068 <dacTask+0x80>)
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	4a1b      	ldr	r2, [pc, #108]	; (800206c <dacTask+0x84>)
 8002000:	edd2 7a00 	vldr	s15, [r2]
 8002004:	eeb0 0a67 	vmov.f32	s0, s15
 8002008:	4618      	mov	r0, r3
 800200a:	f7fe ff8b 	bl	8000f24 <DAC_init>
		}
		while( dac_is_running )
 800200e:	e01b      	b.n	8002048 <dacTask+0x60>
		{
			switch(sign) {
 8002010:	4b15      	ldr	r3, [pc, #84]	; (8002068 <dacTask+0x80>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	3b01      	subs	r3, #1
 8002016:	2b03      	cmp	r3, #3
 8002018:	d817      	bhi.n	800204a <dacTask+0x62>
 800201a:	a201      	add	r2, pc, #4	; (adr r2, 8002020 <dacTask+0x38>)
 800201c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002020:	08002031 	.word	0x08002031
 8002024:	08002037 	.word	0x08002037
 8002028:	0800203d 	.word	0x0800203d
 800202c:	08002043 	.word	0x08002043
				case TRIANGLE:
					DAC_writeTriangle();
 8002030:	f7ff f81e 	bl	8001070 <DAC_writeTriangle>
					break;
 8002034:	e009      	b.n	800204a <dacTask+0x62>
				case SIN:
					DAC_writeSin();
 8002036:	f7fe ffef 	bl	8001018 <DAC_writeSin>
					break;
 800203a:	e006      	b.n	800204a <dacTask+0x62>
				case SAW:
					DAC_writeSaw();
 800203c:	f7ff f854 	bl	80010e8 <DAC_writeSaw>
					break;
 8002040:	e003      	b.n	800204a <dacTask+0x62>
				case REVERSE_SAW:
					DAC_writeReverseSaw();
 8002042:	f7ff f877 	bl	8001134 <DAC_writeReverseSaw>
					break;
 8002046:	e000      	b.n	800204a <dacTask+0x62>
		while( dac_is_running )
 8002048:	bf00      	nop
 800204a:	4b06      	ldr	r3, [pc, #24]	; (8002064 <dacTask+0x7c>)
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	b2db      	uxtb	r3, r3
 8002050:	2b00      	cmp	r3, #0
 8002052:	d1dd      	bne.n	8002010 <dacTask+0x28>
			}
		}
		DAC_stop();
 8002054:	f7fe ff52 	bl	8000efc <DAC_stop>
		vTaskDelay(500 / portTICK_RATE_MS);
 8002058:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800205c:	f003 fcf2 	bl	8005a44 <vTaskDelay>
		if( dac_is_running )
 8002060:	e7c6      	b.n	8001ff0 <dacTask+0x8>
 8002062:	bf00      	nop
 8002064:	200006b2 	.word	0x200006b2
 8002068:	20000108 	.word	0x20000108
 800206c:	20000104 	.word	0x20000104

08002070 <pwmTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pwmTask */
void pwmTask(void const * argument)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pwmTask */
  /* Infinite loop */
	for(;;)
	{
		if( pwm_is_running )
 8002078:	4b0b      	ldr	r3, [pc, #44]	; (80020a8 <pwmTask+0x38>)
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	b2db      	uxtb	r3, r3
 800207e:	2b00      	cmp	r3, #0
 8002080:	d005      	beq.n	800208e <pwmTask+0x1e>
		{
			PWM_start(100, 10);
 8002082:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 8002086:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80020ac <pwmTask+0x3c>
 800208a:	f7ff fb3d 	bl	8001708 <PWM_start>
		}
		while( pwm_is_running )
 800208e:	bf00      	nop
 8002090:	4b05      	ldr	r3, [pc, #20]	; (80020a8 <pwmTask+0x38>)
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d1fa      	bne.n	8002090 <pwmTask+0x20>
		{

		}
		PWM_stop();
 800209a:	f7ff fb75 	bl	8001788 <PWM_stop>
		vTaskDelay(100 / portTICK_RATE_MS);
 800209e:	2064      	movs	r0, #100	; 0x64
 80020a0:	f003 fcd0 	bl	8005a44 <vTaskDelay>
		if( pwm_is_running )
 80020a4:	e7e8      	b.n	8002078 <pwmTask+0x8>
 80020a6:	bf00      	nop
 80020a8:	200006b3 	.word	0x200006b3
 80020ac:	42c80000 	.word	0x42c80000

080020b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020c0:	d101      	bne.n	80020c6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80020c2:	f000 fbc5 	bl	8002850 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if(htim->Instance == TIM9)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a54      	ldr	r2, [pc, #336]	; (800221c <HAL_TIM_PeriodElapsedCallback+0x16c>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	f040 80a0 	bne.w	8002212 <HAL_TIM_PeriodElapsedCallback+0x162>
	{
		HAL_TIM_Base_Stop_IT(&htim9);
 80020d2:	4853      	ldr	r0, [pc, #332]	; (8002220 <HAL_TIM_PeriodElapsedCallback+0x170>)
 80020d4:	f001 fe76 	bl	8003dc4 <HAL_TIM_Base_Stop_IT>
		BaseType_t high_task_awoken = 0;
 80020d8:	2300      	movs	r3, #0
 80020da:	60fb      	str	r3, [r7, #12]
		if( HAL_GPIO_ReadPin(GPIOA, button_exti) == GPIO_PIN_RESET )
 80020dc:	4b51      	ldr	r3, [pc, #324]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x174>)
 80020de:	881b      	ldrh	r3, [r3, #0]
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	4619      	mov	r1, r3
 80020e4:	4850      	ldr	r0, [pc, #320]	; (8002228 <HAL_TIM_PeriodElapsedCallback+0x178>)
 80020e6:	f000 fe6b 	bl	8002dc0 <HAL_GPIO_ReadPin>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d15c      	bne.n	80021aa <HAL_TIM_PeriodElapsedCallback+0xfa>
		{
			uint16_t button_num = button_exti;
 80020f0:	4b4c      	ldr	r3, [pc, #304]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x174>)
 80020f2:	881b      	ldrh	r3, [r3, #0]
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	817b      	strh	r3, [r7, #10]
			switch(button_exti)
 80020f8:	4b4a      	ldr	r3, [pc, #296]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x174>)
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002102:	d039      	beq.n	8002178 <HAL_TIM_PeriodElapsedCallback+0xc8>
 8002104:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002108:	dc46      	bgt.n	8002198 <HAL_TIM_PeriodElapsedCallback+0xe8>
 800210a:	2b10      	cmp	r3, #16
 800210c:	dc26      	bgt.n	800215c <HAL_TIM_PeriodElapsedCallback+0xac>
 800210e:	2b02      	cmp	r3, #2
 8002110:	db42      	blt.n	8002198 <HAL_TIM_PeriodElapsedCallback+0xe8>
 8002112:	3b02      	subs	r3, #2
 8002114:	2b0e      	cmp	r3, #14
 8002116:	d83f      	bhi.n	8002198 <HAL_TIM_PeriodElapsedCallback+0xe8>
 8002118:	a201      	add	r2, pc, #4	; (adr r2, 8002120 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800211a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800211e:	bf00      	nop
 8002120:	08002165 	.word	0x08002165
 8002124:	08002199 	.word	0x08002199
 8002128:	0800216b 	.word	0x0800216b
 800212c:	08002199 	.word	0x08002199
 8002130:	08002199 	.word	0x08002199
 8002134:	08002199 	.word	0x08002199
 8002138:	08002181 	.word	0x08002181
 800213c:	08002199 	.word	0x08002199
 8002140:	08002199 	.word	0x08002199
 8002144:	08002199 	.word	0x08002199
 8002148:	08002199 	.word	0x08002199
 800214c:	08002199 	.word	0x08002199
 8002150:	08002199 	.word	0x08002199
 8002154:	08002199 	.word	0x08002199
 8002158:	08002187 	.word	0x08002187
 800215c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002160:	d006      	beq.n	8002170 <HAL_TIM_PeriodElapsedCallback+0xc0>
 8002162:	e019      	b.n	8002198 <HAL_TIM_PeriodElapsedCallback+0xe8>
			{
				case BUTTON_LEFT_Pin:
					button_num = BUTTON_LEFT_Pin;
 8002164:	2302      	movs	r3, #2
 8002166:	817b      	strh	r3, [r7, #10]
					break;
 8002168:	e016      	b.n	8002198 <HAL_TIM_PeriodElapsedCallback+0xe8>
				case BUTTON_RIGHT_Pin:
					button_num = BUTTON_RIGHT_Pin;
 800216a:	2304      	movs	r3, #4
 800216c:	817b      	strh	r3, [r7, #10]
					break;
 800216e:	e013      	b.n	8002198 <HAL_TIM_PeriodElapsedCallback+0xe8>
				case BUTTON_UP_Pin:
					button_num = BUTTON_UP_Pin;
 8002170:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002174:	817b      	strh	r3, [r7, #10]
					break;
 8002176:	e00f      	b.n	8002198 <HAL_TIM_PeriodElapsedCallback+0xe8>
				case BUTTON_DOWN_Pin:
					button_num = BUTTON_DOWN_Pin;
 8002178:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800217c:	817b      	strh	r3, [r7, #10]
					break;
 800217e:	e00b      	b.n	8002198 <HAL_TIM_PeriodElapsedCallback+0xe8>
				case BUTTON_OK_Pin:
					button_num = BUTTON_OK_Pin;
 8002180:	2308      	movs	r3, #8
 8002182:	817b      	strh	r3, [r7, #10]
					break;
 8002184:	e008      	b.n	8002198 <HAL_TIM_PeriodElapsedCallback+0xe8>
				case BUTTON_RETURN_Pin:
					button_num = BUTTON_RETURN_Pin;
 8002186:	2310      	movs	r3, #16
 8002188:	817b      	strh	r3, [r7, #10]
					dac_is_running = false;
 800218a:	4b28      	ldr	r3, [pc, #160]	; (800222c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 800218c:	2200      	movs	r2, #0
 800218e:	701a      	strb	r2, [r3, #0]
					pwm_is_running = false;
 8002190:	4b27      	ldr	r3, [pc, #156]	; (8002230 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8002192:	2200      	movs	r2, #0
 8002194:	701a      	strb	r2, [r3, #0]
					break;
 8002196:	bf00      	nop
			}
			xQueueSendToBackFromISR(xButtonQueue, &button_num, &high_task_awoken);
 8002198:	4b26      	ldr	r3, [pc, #152]	; (8002234 <HAL_TIM_PeriodElapsedCallback+0x184>)
 800219a:	6818      	ldr	r0, [r3, #0]
 800219c:	f107 020c 	add.w	r2, r7, #12
 80021a0:	f107 010a 	add.w	r1, r7, #10
 80021a4:	2300      	movs	r3, #0
 80021a6:	f003 f846 	bl	8005236 <xQueueGenericSendFromISR>
		}
		EXTI->PR = (1<<1);
 80021aa:	4b23      	ldr	r3, [pc, #140]	; (8002238 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80021ac:	2202      	movs	r2, #2
 80021ae:	615a      	str	r2, [r3, #20]
		EXTI->PR = (1<<2);
 80021b0:	4b21      	ldr	r3, [pc, #132]	; (8002238 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80021b2:	2204      	movs	r2, #4
 80021b4:	615a      	str	r2, [r3, #20]
		EXTI->PR = (1<<3);
 80021b6:	4b20      	ldr	r3, [pc, #128]	; (8002238 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80021b8:	2208      	movs	r2, #8
 80021ba:	615a      	str	r2, [r3, #20]
		EXTI->PR = (1<<4);
 80021bc:	4b1e      	ldr	r3, [pc, #120]	; (8002238 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80021be:	2210      	movs	r2, #16
 80021c0:	615a      	str	r2, [r3, #20]
		EXTI->PR = (1<<9);
 80021c2:	4b1d      	ldr	r3, [pc, #116]	; (8002238 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80021c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021c8:	615a      	str	r2, [r3, #20]
		EXTI->PR = (1<<15);
 80021ca:	4b1b      	ldr	r3, [pc, #108]	; (8002238 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80021cc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80021d0:	615a      	str	r2, [r3, #20]
		HAL_NVIC_EnableIRQ(BUTTON_DOWN_EXTI_IRQn);
 80021d2:	2028      	movs	r0, #40	; 0x28
 80021d4:	f000 fc54 	bl	8002a80 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(BUTTON_UP_EXTI_IRQn);
 80021d8:	2017      	movs	r0, #23
 80021da:	f000 fc51 	bl	8002a80 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(BUTTON_LEFT_EXTI_IRQn);
 80021de:	2007      	movs	r0, #7
 80021e0:	f000 fc4e 	bl	8002a80 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(BUTTON_RIGHT_EXTI_IRQn);
 80021e4:	2008      	movs	r0, #8
 80021e6:	f000 fc4b 	bl	8002a80 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(BUTTON_RETURN_EXTI_IRQn);
 80021ea:	200a      	movs	r0, #10
 80021ec:	f000 fc48 	bl	8002a80 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(BUTTON_OK_EXTI_IRQn);
 80021f0:	2009      	movs	r0, #9
 80021f2:	f000 fc45 	bl	8002a80 <HAL_NVIC_EnableIRQ>
		/*	         ,     
		 * 	       EXTI	*/
		if( high_task_awoken == pdTRUE )
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d10a      	bne.n	8002212 <HAL_TIM_PeriodElapsedCallback+0x162>
		{
			portYIELD_FROM_ISR(high_task_awoken);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d007      	beq.n	8002212 <HAL_TIM_PeriodElapsedCallback+0x162>
 8002202:	4b0e      	ldr	r3, [pc, #56]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8002204:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002208:	601a      	str	r2, [r3, #0]
 800220a:	f3bf 8f4f 	dsb	sy
 800220e:	f3bf 8f6f 	isb	sy
		}
	}
  /* USER CODE END Callback 1 */
}
 8002212:	bf00      	nop
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40014000 	.word	0x40014000
 8002220:	20000650 	.word	0x20000650
 8002224:	200006b4 	.word	0x200006b4
 8002228:	40020000 	.word	0x40020000
 800222c:	200006b2 	.word	0x200006b2
 8002230:	200006b3 	.word	0x200006b3
 8002234:	200006b8 	.word	0x200006b8
 8002238:	40013c00 	.word	0x40013c00
 800223c:	e000ed04 	.word	0xe000ed04

08002240 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002244:	b672      	cpsid	i
}
 8002246:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002248:	e7fe      	b.n	8002248 <Error_Handler+0x8>
	...

0800224c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002252:	2300      	movs	r3, #0
 8002254:	607b      	str	r3, [r7, #4]
 8002256:	4b12      	ldr	r3, [pc, #72]	; (80022a0 <HAL_MspInit+0x54>)
 8002258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800225a:	4a11      	ldr	r2, [pc, #68]	; (80022a0 <HAL_MspInit+0x54>)
 800225c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002260:	6453      	str	r3, [r2, #68]	; 0x44
 8002262:	4b0f      	ldr	r3, [pc, #60]	; (80022a0 <HAL_MspInit+0x54>)
 8002264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002266:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800226a:	607b      	str	r3, [r7, #4]
 800226c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	603b      	str	r3, [r7, #0]
 8002272:	4b0b      	ldr	r3, [pc, #44]	; (80022a0 <HAL_MspInit+0x54>)
 8002274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002276:	4a0a      	ldr	r2, [pc, #40]	; (80022a0 <HAL_MspInit+0x54>)
 8002278:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800227c:	6413      	str	r3, [r2, #64]	; 0x40
 800227e:	4b08      	ldr	r3, [pc, #32]	; (80022a0 <HAL_MspInit+0x54>)
 8002280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002286:	603b      	str	r3, [r7, #0]
 8002288:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800228a:	2200      	movs	r2, #0
 800228c:	210f      	movs	r1, #15
 800228e:	f06f 0001 	mvn.w	r0, #1
 8002292:	f000 fbd9 	bl	8002a48 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002296:	bf00      	nop
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	40023800 	.word	0x40023800

080022a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b08a      	sub	sp, #40	; 0x28
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ac:	f107 0314 	add.w	r3, r7, #20
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	605a      	str	r2, [r3, #4]
 80022b6:	609a      	str	r2, [r3, #8]
 80022b8:	60da      	str	r2, [r3, #12]
 80022ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a19      	ldr	r2, [pc, #100]	; (8002328 <HAL_SPI_MspInit+0x84>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d12b      	bne.n	800231e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	613b      	str	r3, [r7, #16]
 80022ca:	4b18      	ldr	r3, [pc, #96]	; (800232c <HAL_SPI_MspInit+0x88>)
 80022cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ce:	4a17      	ldr	r2, [pc, #92]	; (800232c <HAL_SPI_MspInit+0x88>)
 80022d0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022d4:	6453      	str	r3, [r2, #68]	; 0x44
 80022d6:	4b15      	ldr	r3, [pc, #84]	; (800232c <HAL_SPI_MspInit+0x88>)
 80022d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022de:	613b      	str	r3, [r7, #16]
 80022e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	60fb      	str	r3, [r7, #12]
 80022e6:	4b11      	ldr	r3, [pc, #68]	; (800232c <HAL_SPI_MspInit+0x88>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ea:	4a10      	ldr	r2, [pc, #64]	; (800232c <HAL_SPI_MspInit+0x88>)
 80022ec:	f043 0301 	orr.w	r3, r3, #1
 80022f0:	6313      	str	r3, [r2, #48]	; 0x30
 80022f2:	4b0e      	ldr	r3, [pc, #56]	; (800232c <HAL_SPI_MspInit+0x88>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80022fe:	23e0      	movs	r3, #224	; 0xe0
 8002300:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002302:	2302      	movs	r3, #2
 8002304:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002306:	2300      	movs	r3, #0
 8002308:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800230a:	2303      	movs	r3, #3
 800230c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800230e:	2305      	movs	r3, #5
 8002310:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002312:	f107 0314 	add.w	r3, r7, #20
 8002316:	4619      	mov	r1, r3
 8002318:	4805      	ldr	r0, [pc, #20]	; (8002330 <HAL_SPI_MspInit+0x8c>)
 800231a:	f000 fbcd 	bl	8002ab8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800231e:	bf00      	nop
 8002320:	3728      	adds	r7, #40	; 0x28
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	40013000 	.word	0x40013000
 800232c:	40023800 	.word	0x40023800
 8002330:	40020000 	.word	0x40020000

08002334 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b086      	sub	sp, #24
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a22      	ldr	r2, [pc, #136]	; (80023cc <HAL_TIM_Base_MspInit+0x98>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d10e      	bne.n	8002364 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002346:	2300      	movs	r3, #0
 8002348:	617b      	str	r3, [r7, #20]
 800234a:	4b21      	ldr	r3, [pc, #132]	; (80023d0 <HAL_TIM_Base_MspInit+0x9c>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234e:	4a20      	ldr	r2, [pc, #128]	; (80023d0 <HAL_TIM_Base_MspInit+0x9c>)
 8002350:	f043 0302 	orr.w	r3, r3, #2
 8002354:	6413      	str	r3, [r2, #64]	; 0x40
 8002356:	4b1e      	ldr	r3, [pc, #120]	; (80023d0 <HAL_TIM_Base_MspInit+0x9c>)
 8002358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	617b      	str	r3, [r7, #20]
 8002360:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002362:	e02e      	b.n	80023c2 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM5)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a1a      	ldr	r2, [pc, #104]	; (80023d4 <HAL_TIM_Base_MspInit+0xa0>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d10e      	bne.n	800238c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800236e:	2300      	movs	r3, #0
 8002370:	613b      	str	r3, [r7, #16]
 8002372:	4b17      	ldr	r3, [pc, #92]	; (80023d0 <HAL_TIM_Base_MspInit+0x9c>)
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	4a16      	ldr	r2, [pc, #88]	; (80023d0 <HAL_TIM_Base_MspInit+0x9c>)
 8002378:	f043 0308 	orr.w	r3, r3, #8
 800237c:	6413      	str	r3, [r2, #64]	; 0x40
 800237e:	4b14      	ldr	r3, [pc, #80]	; (80023d0 <HAL_TIM_Base_MspInit+0x9c>)
 8002380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002382:	f003 0308 	and.w	r3, r3, #8
 8002386:	613b      	str	r3, [r7, #16]
 8002388:	693b      	ldr	r3, [r7, #16]
}
 800238a:	e01a      	b.n	80023c2 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM9)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a11      	ldr	r2, [pc, #68]	; (80023d8 <HAL_TIM_Base_MspInit+0xa4>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d115      	bne.n	80023c2 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	60fb      	str	r3, [r7, #12]
 800239a:	4b0d      	ldr	r3, [pc, #52]	; (80023d0 <HAL_TIM_Base_MspInit+0x9c>)
 800239c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800239e:	4a0c      	ldr	r2, [pc, #48]	; (80023d0 <HAL_TIM_Base_MspInit+0x9c>)
 80023a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023a4:	6453      	str	r3, [r2, #68]	; 0x44
 80023a6:	4b0a      	ldr	r3, [pc, #40]	; (80023d0 <HAL_TIM_Base_MspInit+0x9c>)
 80023a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 80023b2:	2200      	movs	r2, #0
 80023b4:	2105      	movs	r1, #5
 80023b6:	2018      	movs	r0, #24
 80023b8:	f000 fb46 	bl	8002a48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80023bc:	2018      	movs	r0, #24
 80023be:	f000 fb5f 	bl	8002a80 <HAL_NVIC_EnableIRQ>
}
 80023c2:	bf00      	nop
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	40000400 	.word	0x40000400
 80023d0:	40023800 	.word	0x40023800
 80023d4:	40000c00 	.word	0x40000c00
 80023d8:	40014000 	.word	0x40014000

080023dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b088      	sub	sp, #32
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e4:	f107 030c 	add.w	r3, r7, #12
 80023e8:	2200      	movs	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	605a      	str	r2, [r3, #4]
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	60da      	str	r2, [r3, #12]
 80023f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a12      	ldr	r2, [pc, #72]	; (8002444 <HAL_TIM_MspPostInit+0x68>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d11d      	bne.n	800243a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	60bb      	str	r3, [r7, #8]
 8002402:	4b11      	ldr	r3, [pc, #68]	; (8002448 <HAL_TIM_MspPostInit+0x6c>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002406:	4a10      	ldr	r2, [pc, #64]	; (8002448 <HAL_TIM_MspPostInit+0x6c>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	6313      	str	r3, [r2, #48]	; 0x30
 800240e:	4b0e      	ldr	r3, [pc, #56]	; (8002448 <HAL_TIM_MspPostInit+0x6c>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	60bb      	str	r3, [r7, #8]
 8002418:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800241a:	2301      	movs	r3, #1
 800241c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241e:	2302      	movs	r3, #2
 8002420:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002422:	2300      	movs	r3, #0
 8002424:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002426:	2300      	movs	r3, #0
 8002428:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800242a:	2302      	movs	r3, #2
 800242c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800242e:	f107 030c 	add.w	r3, r7, #12
 8002432:	4619      	mov	r1, r3
 8002434:	4805      	ldr	r0, [pc, #20]	; (800244c <HAL_TIM_MspPostInit+0x70>)
 8002436:	f000 fb3f 	bl	8002ab8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 800243a:	bf00      	nop
 800243c:	3720      	adds	r7, #32
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40000c00 	.word	0x40000c00
 8002448:	40023800 	.word	0x40023800
 800244c:	40020000 	.word	0x40020000

08002450 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08e      	sub	sp, #56	; 0x38
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002458:	2300      	movs	r3, #0
 800245a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800245c:	2300      	movs	r3, #0
 800245e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002460:	2300      	movs	r3, #0
 8002462:	60fb      	str	r3, [r7, #12]
 8002464:	4b34      	ldr	r3, [pc, #208]	; (8002538 <HAL_InitTick+0xe8>)
 8002466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002468:	4a33      	ldr	r2, [pc, #204]	; (8002538 <HAL_InitTick+0xe8>)
 800246a:	f043 0301 	orr.w	r3, r3, #1
 800246e:	6413      	str	r3, [r2, #64]	; 0x40
 8002470:	4b31      	ldr	r3, [pc, #196]	; (8002538 <HAL_InitTick+0xe8>)
 8002472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	60fb      	str	r3, [r7, #12]
 800247a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800247c:	f107 0210 	add.w	r2, r7, #16
 8002480:	f107 0314 	add.w	r3, r7, #20
 8002484:	4611      	mov	r1, r2
 8002486:	4618      	mov	r0, r3
 8002488:	f001 f928 	bl	80036dc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800248c:	6a3b      	ldr	r3, [r7, #32]
 800248e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002492:	2b00      	cmp	r3, #0
 8002494:	d103      	bne.n	800249e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002496:	f001 f90d 	bl	80036b4 <HAL_RCC_GetPCLK1Freq>
 800249a:	6378      	str	r0, [r7, #52]	; 0x34
 800249c:	e004      	b.n	80024a8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800249e:	f001 f909 	bl	80036b4 <HAL_RCC_GetPCLK1Freq>
 80024a2:	4603      	mov	r3, r0
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80024a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024aa:	4a24      	ldr	r2, [pc, #144]	; (800253c <HAL_InitTick+0xec>)
 80024ac:	fba2 2303 	umull	r2, r3, r2, r3
 80024b0:	0c9b      	lsrs	r3, r3, #18
 80024b2:	3b01      	subs	r3, #1
 80024b4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80024b6:	4b22      	ldr	r3, [pc, #136]	; (8002540 <HAL_InitTick+0xf0>)
 80024b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80024bc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80024be:	4b20      	ldr	r3, [pc, #128]	; (8002540 <HAL_InitTick+0xf0>)
 80024c0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024c4:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80024c6:	4a1e      	ldr	r2, [pc, #120]	; (8002540 <HAL_InitTick+0xf0>)
 80024c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ca:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80024cc:	4b1c      	ldr	r3, [pc, #112]	; (8002540 <HAL_InitTick+0xf0>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024d2:	4b1b      	ldr	r3, [pc, #108]	; (8002540 <HAL_InitTick+0xf0>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024d8:	4b19      	ldr	r3, [pc, #100]	; (8002540 <HAL_InitTick+0xf0>)
 80024da:	2200      	movs	r2, #0
 80024dc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80024de:	4818      	ldr	r0, [pc, #96]	; (8002540 <HAL_InitTick+0xf0>)
 80024e0:	f001 fbbe 	bl	8003c60 <HAL_TIM_Base_Init>
 80024e4:	4603      	mov	r3, r0
 80024e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80024ea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d11b      	bne.n	800252a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80024f2:	4813      	ldr	r0, [pc, #76]	; (8002540 <HAL_InitTick+0xf0>)
 80024f4:	f001 fc04 	bl	8003d00 <HAL_TIM_Base_Start_IT>
 80024f8:	4603      	mov	r3, r0
 80024fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80024fe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002502:	2b00      	cmp	r3, #0
 8002504:	d111      	bne.n	800252a <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002506:	201c      	movs	r0, #28
 8002508:	f000 faba 	bl	8002a80 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b0f      	cmp	r3, #15
 8002510:	d808      	bhi.n	8002524 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8002512:	2200      	movs	r2, #0
 8002514:	6879      	ldr	r1, [r7, #4]
 8002516:	201c      	movs	r0, #28
 8002518:	f000 fa96 	bl	8002a48 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800251c:	4a09      	ldr	r2, [pc, #36]	; (8002544 <HAL_InitTick+0xf4>)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6013      	str	r3, [r2, #0]
 8002522:	e002      	b.n	800252a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800252a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800252e:	4618      	mov	r0, r3
 8002530:	3738      	adds	r7, #56	; 0x38
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	40023800 	.word	0x40023800
 800253c:	431bde83 	.word	0x431bde83
 8002540:	200006c8 	.word	0x200006c8
 8002544:	20000110 	.word	0x20000110

08002548 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800254c:	e7fe      	b.n	800254c <NMI_Handler+0x4>

0800254e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800254e:	b480      	push	{r7}
 8002550:	b083      	sub	sp, #12
 8002552:	af00      	add	r7, sp, #0
	    uint32_t pc;
	    uint32_t psr;
	  }*stack_ptr; //    (SP)


	  asm(
 8002554:	f01e 0f04 	tst.w	lr, #4
 8002558:	bf0c      	ite	eq
 800255a:	f3ef 8308 	mrseq	r3, MSP
 800255e:	f3ef 8309 	mrsne	r3, PSP
 8002562:	607b      	str	r3, [r7, #4]
	      );
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  continue;
 8002564:	e7fe      	b.n	8002564 <HardFault_Handler+0x16>

08002566 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002566:	b480      	push	{r7}
 8002568:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800256a:	e7fe      	b.n	800256a <MemManage_Handler+0x4>

0800256c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002570:	e7fe      	b.n	8002570 <BusFault_Handler+0x4>

08002572 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002572:	b480      	push	{r7}
 8002574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002576:	e7fe      	b.n	8002576 <UsageFault_Handler+0x4>

08002578 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800257c:	bf00      	nop
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr

08002586 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_LEFT_Pin);
 800258a:	2002      	movs	r0, #2
 800258c:	f000 fc4a 	bl	8002e24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002590:	bf00      	nop
 8002592:	bd80      	pop	{r7, pc}

08002594 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_RIGHT_Pin);
 8002598:	2004      	movs	r0, #4
 800259a:	f000 fc43 	bl	8002e24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_OK_Pin);
 80025a6:	2008      	movs	r0, #8
 80025a8:	f000 fc3c 	bl	8002e24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80025ac:	bf00      	nop
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_RETURN_Pin);
 80025b4:	2010      	movs	r0, #16
 80025b6:	f000 fc35 	bl	8002e24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80025ba:	bf00      	nop
 80025bc:	bd80      	pop	{r7, pc}

080025be <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_UP_Pin);
 80025c2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80025c6:	f000 fc2d 	bl	8002e24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
	...

080025d0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80025d4:	4802      	ldr	r0, [pc, #8]	; (80025e0 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80025d6:	f001 fd91 	bl	80040fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80025da:	bf00      	nop
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	20000650 	.word	0x20000650

080025e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80025e8:	4802      	ldr	r0, [pc, #8]	; (80025f4 <TIM2_IRQHandler+0x10>)
 80025ea:	f001 fd87 	bl	80040fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	200006c8 	.word	0x200006c8

080025f8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_DOWN_Pin);
 80025fc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002600:	f000 fc10 	bl	8002e24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002604:	bf00      	nop
 8002606:	bd80      	pop	{r7, pc}

08002608 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return 1;
 800260c:	2301      	movs	r3, #1
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <_kill>:

int _kill(int pid, int sig)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002622:	f004 fb83 	bl	8006d2c <__errno>
 8002626:	4603      	mov	r3, r0
 8002628:	2216      	movs	r2, #22
 800262a:	601a      	str	r2, [r3, #0]
  return -1;
 800262c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002630:	4618      	mov	r0, r3
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <_exit>:

void _exit (int status)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002640:	f04f 31ff 	mov.w	r1, #4294967295
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f7ff ffe7 	bl	8002618 <_kill>
  while (1) {}    /* Make sure we hang here */
 800264a:	e7fe      	b.n	800264a <_exit+0x12>

0800264c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
 800265c:	e00a      	b.n	8002674 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800265e:	f3af 8000 	nop.w
 8002662:	4601      	mov	r1, r0
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	1c5a      	adds	r2, r3, #1
 8002668:	60ba      	str	r2, [r7, #8]
 800266a:	b2ca      	uxtb	r2, r1
 800266c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	3301      	adds	r3, #1
 8002672:	617b      	str	r3, [r7, #20]
 8002674:	697a      	ldr	r2, [r7, #20]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	429a      	cmp	r2, r3
 800267a:	dbf0      	blt.n	800265e <_read+0x12>
  }

  return len;
 800267c:	687b      	ldr	r3, [r7, #4]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b086      	sub	sp, #24
 800268a:	af00      	add	r7, sp, #0
 800268c:	60f8      	str	r0, [r7, #12]
 800268e:	60b9      	str	r1, [r7, #8]
 8002690:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002692:	2300      	movs	r3, #0
 8002694:	617b      	str	r3, [r7, #20]
 8002696:	e009      	b.n	80026ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	1c5a      	adds	r2, r3, #1
 800269c:	60ba      	str	r2, [r7, #8]
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	3301      	adds	r3, #1
 80026aa:	617b      	str	r3, [r7, #20]
 80026ac:	697a      	ldr	r2, [r7, #20]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	dbf1      	blt.n	8002698 <_write+0x12>
  }
  return len;
 80026b4:	687b      	ldr	r3, [r7, #4]
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3718      	adds	r7, #24
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <_close>:

int _close(int file)
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr

080026d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b083      	sub	sp, #12
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
 80026de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026e6:	605a      	str	r2, [r3, #4]
  return 0;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr

080026f6 <_isatty>:

int _isatty(int file)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b083      	sub	sp, #12
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026fe:	2301      	movs	r3, #1
}
 8002700:	4618      	mov	r0, r3
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	60f8      	str	r0, [r7, #12]
 8002714:	60b9      	str	r1, [r7, #8]
 8002716:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3714      	adds	r7, #20
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
	...

08002728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002730:	4a14      	ldr	r2, [pc, #80]	; (8002784 <_sbrk+0x5c>)
 8002732:	4b15      	ldr	r3, [pc, #84]	; (8002788 <_sbrk+0x60>)
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800273c:	4b13      	ldr	r3, [pc, #76]	; (800278c <_sbrk+0x64>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d102      	bne.n	800274a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002744:	4b11      	ldr	r3, [pc, #68]	; (800278c <_sbrk+0x64>)
 8002746:	4a12      	ldr	r2, [pc, #72]	; (8002790 <_sbrk+0x68>)
 8002748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800274a:	4b10      	ldr	r3, [pc, #64]	; (800278c <_sbrk+0x64>)
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4413      	add	r3, r2
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	429a      	cmp	r2, r3
 8002756:	d207      	bcs.n	8002768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002758:	f004 fae8 	bl	8006d2c <__errno>
 800275c:	4603      	mov	r3, r0
 800275e:	220c      	movs	r2, #12
 8002760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002762:	f04f 33ff 	mov.w	r3, #4294967295
 8002766:	e009      	b.n	800277c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002768:	4b08      	ldr	r3, [pc, #32]	; (800278c <_sbrk+0x64>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800276e:	4b07      	ldr	r3, [pc, #28]	; (800278c <_sbrk+0x64>)
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4413      	add	r3, r2
 8002776:	4a05      	ldr	r2, [pc, #20]	; (800278c <_sbrk+0x64>)
 8002778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800277a:	68fb      	ldr	r3, [r7, #12]
}
 800277c:	4618      	mov	r0, r3
 800277e:	3718      	adds	r7, #24
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	20010000 	.word	0x20010000
 8002788:	00000400 	.word	0x00000400
 800278c:	20000710 	.word	0x20000710
 8002790:	20007db0 	.word	0x20007db0

08002794 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002798:	4b06      	ldr	r3, [pc, #24]	; (80027b4 <SystemInit+0x20>)
 800279a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800279e:	4a05      	ldr	r2, [pc, #20]	; (80027b4 <SystemInit+0x20>)
 80027a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	e000ed00 	.word	0xe000ed00

080027b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80027b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027bc:	480d      	ldr	r0, [pc, #52]	; (80027f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80027be:	490e      	ldr	r1, [pc, #56]	; (80027f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80027c0:	4a0e      	ldr	r2, [pc, #56]	; (80027fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027c4:	e002      	b.n	80027cc <LoopCopyDataInit>

080027c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027ca:	3304      	adds	r3, #4

080027cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027d0:	d3f9      	bcc.n	80027c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027d2:	4a0b      	ldr	r2, [pc, #44]	; (8002800 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027d4:	4c0b      	ldr	r4, [pc, #44]	; (8002804 <LoopFillZerobss+0x26>)
  movs r3, #0
 80027d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027d8:	e001      	b.n	80027de <LoopFillZerobss>

080027da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027dc:	3204      	adds	r2, #4

080027de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027e0:	d3fb      	bcc.n	80027da <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80027e2:	f7ff ffd7 	bl	8002794 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027e6:	f004 faa7 	bl	8006d38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027ea:	f7ff f81d 	bl	8001828 <main>
  bx  lr    
 80027ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80027f0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80027f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027f8:	200002ec 	.word	0x200002ec
  ldr r2, =_sidata
 80027fc:	0800a084 	.word	0x0800a084
  ldr r2, =_sbss
 8002800:	200002ec 	.word	0x200002ec
  ldr r4, =_ebss
 8002804:	20007dac 	.word	0x20007dac

08002808 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002808:	e7fe      	b.n	8002808 <ADC_IRQHandler>
	...

0800280c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002810:	4b0e      	ldr	r3, [pc, #56]	; (800284c <HAL_Init+0x40>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a0d      	ldr	r2, [pc, #52]	; (800284c <HAL_Init+0x40>)
 8002816:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800281a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800281c:	4b0b      	ldr	r3, [pc, #44]	; (800284c <HAL_Init+0x40>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a0a      	ldr	r2, [pc, #40]	; (800284c <HAL_Init+0x40>)
 8002822:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002826:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002828:	4b08      	ldr	r3, [pc, #32]	; (800284c <HAL_Init+0x40>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a07      	ldr	r2, [pc, #28]	; (800284c <HAL_Init+0x40>)
 800282e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002832:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002834:	2003      	movs	r0, #3
 8002836:	f000 f8fc 	bl	8002a32 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800283a:	200f      	movs	r0, #15
 800283c:	f7ff fe08 	bl	8002450 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002840:	f7ff fd04 	bl	800224c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	40023c00 	.word	0x40023c00

08002850 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002854:	4b06      	ldr	r3, [pc, #24]	; (8002870 <HAL_IncTick+0x20>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	461a      	mov	r2, r3
 800285a:	4b06      	ldr	r3, [pc, #24]	; (8002874 <HAL_IncTick+0x24>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4413      	add	r3, r2
 8002860:	4a04      	ldr	r2, [pc, #16]	; (8002874 <HAL_IncTick+0x24>)
 8002862:	6013      	str	r3, [r2, #0]
}
 8002864:	bf00      	nop
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	20000114 	.word	0x20000114
 8002874:	20000714 	.word	0x20000714

08002878 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  return uwTick;
 800287c:	4b03      	ldr	r3, [pc, #12]	; (800288c <HAL_GetTick+0x14>)
 800287e:	681b      	ldr	r3, [r3, #0]
}
 8002880:	4618      	mov	r0, r3
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	20000714 	.word	0x20000714

08002890 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002890:	b480      	push	{r7}
 8002892:	b085      	sub	sp, #20
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f003 0307 	and.w	r3, r3, #7
 800289e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028a0:	4b0c      	ldr	r3, [pc, #48]	; (80028d4 <__NVIC_SetPriorityGrouping+0x44>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028a6:	68ba      	ldr	r2, [r7, #8]
 80028a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028ac:	4013      	ands	r3, r2
 80028ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028c2:	4a04      	ldr	r2, [pc, #16]	; (80028d4 <__NVIC_SetPriorityGrouping+0x44>)
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	60d3      	str	r3, [r2, #12]
}
 80028c8:	bf00      	nop
 80028ca:	3714      	adds	r7, #20
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr
 80028d4:	e000ed00 	.word	0xe000ed00

080028d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028dc:	4b04      	ldr	r3, [pc, #16]	; (80028f0 <__NVIC_GetPriorityGrouping+0x18>)
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	0a1b      	lsrs	r3, r3, #8
 80028e2:	f003 0307 	and.w	r3, r3, #7
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr
 80028f0:	e000ed00 	.word	0xe000ed00

080028f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	4603      	mov	r3, r0
 80028fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002902:	2b00      	cmp	r3, #0
 8002904:	db0b      	blt.n	800291e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002906:	79fb      	ldrb	r3, [r7, #7]
 8002908:	f003 021f 	and.w	r2, r3, #31
 800290c:	4907      	ldr	r1, [pc, #28]	; (800292c <__NVIC_EnableIRQ+0x38>)
 800290e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002912:	095b      	lsrs	r3, r3, #5
 8002914:	2001      	movs	r0, #1
 8002916:	fa00 f202 	lsl.w	r2, r0, r2
 800291a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800291e:	bf00      	nop
 8002920:	370c      	adds	r7, #12
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	e000e100 	.word	0xe000e100

08002930 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800293a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293e:	2b00      	cmp	r3, #0
 8002940:	db12      	blt.n	8002968 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002942:	79fb      	ldrb	r3, [r7, #7]
 8002944:	f003 021f 	and.w	r2, r3, #31
 8002948:	490a      	ldr	r1, [pc, #40]	; (8002974 <__NVIC_DisableIRQ+0x44>)
 800294a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294e:	095b      	lsrs	r3, r3, #5
 8002950:	2001      	movs	r0, #1
 8002952:	fa00 f202 	lsl.w	r2, r0, r2
 8002956:	3320      	adds	r3, #32
 8002958:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800295c:	f3bf 8f4f 	dsb	sy
}
 8002960:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002962:	f3bf 8f6f 	isb	sy
}
 8002966:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	e000e100 	.word	0xe000e100

08002978 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	4603      	mov	r3, r0
 8002980:	6039      	str	r1, [r7, #0]
 8002982:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002988:	2b00      	cmp	r3, #0
 800298a:	db0a      	blt.n	80029a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	b2da      	uxtb	r2, r3
 8002990:	490c      	ldr	r1, [pc, #48]	; (80029c4 <__NVIC_SetPriority+0x4c>)
 8002992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002996:	0112      	lsls	r2, r2, #4
 8002998:	b2d2      	uxtb	r2, r2
 800299a:	440b      	add	r3, r1
 800299c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029a0:	e00a      	b.n	80029b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	b2da      	uxtb	r2, r3
 80029a6:	4908      	ldr	r1, [pc, #32]	; (80029c8 <__NVIC_SetPriority+0x50>)
 80029a8:	79fb      	ldrb	r3, [r7, #7]
 80029aa:	f003 030f 	and.w	r3, r3, #15
 80029ae:	3b04      	subs	r3, #4
 80029b0:	0112      	lsls	r2, r2, #4
 80029b2:	b2d2      	uxtb	r2, r2
 80029b4:	440b      	add	r3, r1
 80029b6:	761a      	strb	r2, [r3, #24]
}
 80029b8:	bf00      	nop
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr
 80029c4:	e000e100 	.word	0xe000e100
 80029c8:	e000ed00 	.word	0xe000ed00

080029cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b089      	sub	sp, #36	; 0x24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f003 0307 	and.w	r3, r3, #7
 80029de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	f1c3 0307 	rsb	r3, r3, #7
 80029e6:	2b04      	cmp	r3, #4
 80029e8:	bf28      	it	cs
 80029ea:	2304      	movcs	r3, #4
 80029ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	3304      	adds	r3, #4
 80029f2:	2b06      	cmp	r3, #6
 80029f4:	d902      	bls.n	80029fc <NVIC_EncodePriority+0x30>
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	3b03      	subs	r3, #3
 80029fa:	e000      	b.n	80029fe <NVIC_EncodePriority+0x32>
 80029fc:	2300      	movs	r3, #0
 80029fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a00:	f04f 32ff 	mov.w	r2, #4294967295
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0a:	43da      	mvns	r2, r3
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	401a      	ands	r2, r3
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a14:	f04f 31ff 	mov.w	r1, #4294967295
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a1e:	43d9      	mvns	r1, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a24:	4313      	orrs	r3, r2
         );
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3724      	adds	r7, #36	; 0x24
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr

08002a32 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b082      	sub	sp, #8
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f7ff ff28 	bl	8002890 <__NVIC_SetPriorityGrouping>
}
 8002a40:	bf00      	nop
 8002a42:	3708      	adds	r7, #8
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	607a      	str	r2, [r7, #4]
 8002a54:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a56:	2300      	movs	r3, #0
 8002a58:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a5a:	f7ff ff3d 	bl	80028d8 <__NVIC_GetPriorityGrouping>
 8002a5e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	68b9      	ldr	r1, [r7, #8]
 8002a64:	6978      	ldr	r0, [r7, #20]
 8002a66:	f7ff ffb1 	bl	80029cc <NVIC_EncodePriority>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a70:	4611      	mov	r1, r2
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff ff80 	bl	8002978 <__NVIC_SetPriority>
}
 8002a78:	bf00      	nop
 8002a7a:	3718      	adds	r7, #24
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff ff30 	bl	80028f4 <__NVIC_EnableIRQ>
}
 8002a94:	bf00      	nop
 8002a96:	3708      	adds	r7, #8
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7ff ff40 	bl	8002930 <__NVIC_DisableIRQ>
}
 8002ab0:	bf00      	nop
 8002ab2:	3708      	adds	r7, #8
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b089      	sub	sp, #36	; 0x24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002aca:	2300      	movs	r3, #0
 8002acc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61fb      	str	r3, [r7, #28]
 8002ad2:	e159      	b.n	8002d88 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8002adc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	697a      	ldr	r2, [r7, #20]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	f040 8148 	bne.w	8002d82 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f003 0303 	and.w	r3, r3, #3
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d005      	beq.n	8002b0a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d130      	bne.n	8002b6c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	2203      	movs	r2, #3
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	68da      	ldr	r2, [r3, #12]
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	69ba      	ldr	r2, [r7, #24]
 8002b38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b40:	2201      	movs	r2, #1
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	fa02 f303 	lsl.w	r3, r2, r3
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	091b      	lsrs	r3, r3, #4
 8002b56:	f003 0201 	and.w	r2, r3, #1
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f003 0303 	and.w	r3, r3, #3
 8002b74:	2b03      	cmp	r3, #3
 8002b76:	d017      	beq.n	8002ba8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	2203      	movs	r2, #3
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f003 0303 	and.w	r3, r3, #3
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d123      	bne.n	8002bfc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	08da      	lsrs	r2, r3, #3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3208      	adds	r2, #8
 8002bbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	f003 0307 	and.w	r3, r3, #7
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	220f      	movs	r2, #15
 8002bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	691a      	ldr	r2, [r3, #16]
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	f003 0307 	and.w	r3, r3, #7
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	08da      	lsrs	r2, r3, #3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	3208      	adds	r2, #8
 8002bf6:	69b9      	ldr	r1, [r7, #24]
 8002bf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	2203      	movs	r2, #3
 8002c08:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0c:	43db      	mvns	r3, r3
 8002c0e:	69ba      	ldr	r2, [r7, #24]
 8002c10:	4013      	ands	r3, r2
 8002c12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f003 0203 	and.w	r2, r3, #3
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69ba      	ldr	r2, [r7, #24]
 8002c2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	f000 80a2 	beq.w	8002d82 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c3e:	2300      	movs	r3, #0
 8002c40:	60fb      	str	r3, [r7, #12]
 8002c42:	4b57      	ldr	r3, [pc, #348]	; (8002da0 <HAL_GPIO_Init+0x2e8>)
 8002c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c46:	4a56      	ldr	r2, [pc, #344]	; (8002da0 <HAL_GPIO_Init+0x2e8>)
 8002c48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c4e:	4b54      	ldr	r3, [pc, #336]	; (8002da0 <HAL_GPIO_Init+0x2e8>)
 8002c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c56:	60fb      	str	r3, [r7, #12]
 8002c58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c5a:	4a52      	ldr	r2, [pc, #328]	; (8002da4 <HAL_GPIO_Init+0x2ec>)
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	089b      	lsrs	r3, r3, #2
 8002c60:	3302      	adds	r3, #2
 8002c62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	f003 0303 	and.w	r3, r3, #3
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	220f      	movs	r2, #15
 8002c72:	fa02 f303 	lsl.w	r3, r2, r3
 8002c76:	43db      	mvns	r3, r3
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a49      	ldr	r2, [pc, #292]	; (8002da8 <HAL_GPIO_Init+0x2f0>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d019      	beq.n	8002cba <HAL_GPIO_Init+0x202>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a48      	ldr	r2, [pc, #288]	; (8002dac <HAL_GPIO_Init+0x2f4>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d013      	beq.n	8002cb6 <HAL_GPIO_Init+0x1fe>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a47      	ldr	r2, [pc, #284]	; (8002db0 <HAL_GPIO_Init+0x2f8>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d00d      	beq.n	8002cb2 <HAL_GPIO_Init+0x1fa>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a46      	ldr	r2, [pc, #280]	; (8002db4 <HAL_GPIO_Init+0x2fc>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d007      	beq.n	8002cae <HAL_GPIO_Init+0x1f6>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4a45      	ldr	r2, [pc, #276]	; (8002db8 <HAL_GPIO_Init+0x300>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d101      	bne.n	8002caa <HAL_GPIO_Init+0x1f2>
 8002ca6:	2304      	movs	r3, #4
 8002ca8:	e008      	b.n	8002cbc <HAL_GPIO_Init+0x204>
 8002caa:	2307      	movs	r3, #7
 8002cac:	e006      	b.n	8002cbc <HAL_GPIO_Init+0x204>
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e004      	b.n	8002cbc <HAL_GPIO_Init+0x204>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e002      	b.n	8002cbc <HAL_GPIO_Init+0x204>
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e000      	b.n	8002cbc <HAL_GPIO_Init+0x204>
 8002cba:	2300      	movs	r3, #0
 8002cbc:	69fa      	ldr	r2, [r7, #28]
 8002cbe:	f002 0203 	and.w	r2, r2, #3
 8002cc2:	0092      	lsls	r2, r2, #2
 8002cc4:	4093      	lsls	r3, r2
 8002cc6:	69ba      	ldr	r2, [r7, #24]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ccc:	4935      	ldr	r1, [pc, #212]	; (8002da4 <HAL_GPIO_Init+0x2ec>)
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	089b      	lsrs	r3, r3, #2
 8002cd2:	3302      	adds	r3, #2
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cda:	4b38      	ldr	r3, [pc, #224]	; (8002dbc <HAL_GPIO_Init+0x304>)
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	43db      	mvns	r3, r3
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d003      	beq.n	8002cfe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cfe:	4a2f      	ldr	r2, [pc, #188]	; (8002dbc <HAL_GPIO_Init+0x304>)
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d04:	4b2d      	ldr	r3, [pc, #180]	; (8002dbc <HAL_GPIO_Init+0x304>)
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	43db      	mvns	r3, r3
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	4013      	ands	r3, r2
 8002d12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d003      	beq.n	8002d28 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d28:	4a24      	ldr	r2, [pc, #144]	; (8002dbc <HAL_GPIO_Init+0x304>)
 8002d2a:	69bb      	ldr	r3, [r7, #24]
 8002d2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d2e:	4b23      	ldr	r3, [pc, #140]	; (8002dbc <HAL_GPIO_Init+0x304>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	43db      	mvns	r3, r3
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d003      	beq.n	8002d52 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002d4a:	69ba      	ldr	r2, [r7, #24]
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d52:	4a1a      	ldr	r2, [pc, #104]	; (8002dbc <HAL_GPIO_Init+0x304>)
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d58:	4b18      	ldr	r3, [pc, #96]	; (8002dbc <HAL_GPIO_Init+0x304>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	43db      	mvns	r3, r3
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4013      	ands	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d003      	beq.n	8002d7c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d7c:	4a0f      	ldr	r2, [pc, #60]	; (8002dbc <HAL_GPIO_Init+0x304>)
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	3301      	adds	r3, #1
 8002d86:	61fb      	str	r3, [r7, #28]
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	2b0f      	cmp	r3, #15
 8002d8c:	f67f aea2 	bls.w	8002ad4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d90:	bf00      	nop
 8002d92:	bf00      	nop
 8002d94:	3724      	adds	r7, #36	; 0x24
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop
 8002da0:	40023800 	.word	0x40023800
 8002da4:	40013800 	.word	0x40013800
 8002da8:	40020000 	.word	0x40020000
 8002dac:	40020400 	.word	0x40020400
 8002db0:	40020800 	.word	0x40020800
 8002db4:	40020c00 	.word	0x40020c00
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	40013c00 	.word	0x40013c00

08002dc0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	460b      	mov	r3, r1
 8002dca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	691a      	ldr	r2, [r3, #16]
 8002dd0:	887b      	ldrh	r3, [r7, #2]
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d002      	beq.n	8002dde <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	73fb      	strb	r3, [r7, #15]
 8002ddc:	e001      	b.n	8002de2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dde:	2300      	movs	r3, #0
 8002de0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002de2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3714      	adds	r7, #20
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	807b      	strh	r3, [r7, #2]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e00:	787b      	ldrb	r3, [r7, #1]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d003      	beq.n	8002e0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e06:	887a      	ldrh	r2, [r7, #2]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e0c:	e003      	b.n	8002e16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e0e:	887b      	ldrh	r3, [r7, #2]
 8002e10:	041a      	lsls	r2, r3, #16
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	619a      	str	r2, [r3, #24]
}
 8002e16:	bf00      	nop
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
	...

08002e24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002e2e:	4b08      	ldr	r3, [pc, #32]	; (8002e50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e30:	695a      	ldr	r2, [r3, #20]
 8002e32:	88fb      	ldrh	r3, [r7, #6]
 8002e34:	4013      	ands	r3, r2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d006      	beq.n	8002e48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e3a:	4a05      	ldr	r2, [pc, #20]	; (8002e50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e3c:	88fb      	ldrh	r3, [r7, #6]
 8002e3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e40:	88fb      	ldrh	r3, [r7, #6]
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7fe fcca 	bl	80017dc <HAL_GPIO_EXTI_Callback>
  }
}
 8002e48:	bf00      	nop
 8002e4a:	3708      	adds	r7, #8
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	40013c00 	.word	0x40013c00

08002e54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d101      	bne.n	8002e66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e267      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d075      	beq.n	8002f5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e72:	4b88      	ldr	r3, [pc, #544]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f003 030c 	and.w	r3, r3, #12
 8002e7a:	2b04      	cmp	r3, #4
 8002e7c:	d00c      	beq.n	8002e98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e7e:	4b85      	ldr	r3, [pc, #532]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e86:	2b08      	cmp	r3, #8
 8002e88:	d112      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e8a:	4b82      	ldr	r3, [pc, #520]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e96:	d10b      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e98:	4b7e      	ldr	r3, [pc, #504]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d05b      	beq.n	8002f5c <HAL_RCC_OscConfig+0x108>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d157      	bne.n	8002f5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e242      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002eb8:	d106      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x74>
 8002eba:	4b76      	ldr	r3, [pc, #472]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a75      	ldr	r2, [pc, #468]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ec4:	6013      	str	r3, [r2, #0]
 8002ec6:	e01d      	b.n	8002f04 <HAL_RCC_OscConfig+0xb0>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ed0:	d10c      	bne.n	8002eec <HAL_RCC_OscConfig+0x98>
 8002ed2:	4b70      	ldr	r3, [pc, #448]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a6f      	ldr	r2, [pc, #444]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002ed8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002edc:	6013      	str	r3, [r2, #0]
 8002ede:	4b6d      	ldr	r3, [pc, #436]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a6c      	ldr	r2, [pc, #432]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002ee4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ee8:	6013      	str	r3, [r2, #0]
 8002eea:	e00b      	b.n	8002f04 <HAL_RCC_OscConfig+0xb0>
 8002eec:	4b69      	ldr	r3, [pc, #420]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a68      	ldr	r2, [pc, #416]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002ef2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ef6:	6013      	str	r3, [r2, #0]
 8002ef8:	4b66      	ldr	r3, [pc, #408]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a65      	ldr	r2, [pc, #404]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002efe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d013      	beq.n	8002f34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f0c:	f7ff fcb4 	bl	8002878 <HAL_GetTick>
 8002f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f12:	e008      	b.n	8002f26 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f14:	f7ff fcb0 	bl	8002878 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	2b64      	cmp	r3, #100	; 0x64
 8002f20:	d901      	bls.n	8002f26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e207      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f26:	4b5b      	ldr	r3, [pc, #364]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d0f0      	beq.n	8002f14 <HAL_RCC_OscConfig+0xc0>
 8002f32:	e014      	b.n	8002f5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f34:	f7ff fca0 	bl	8002878 <HAL_GetTick>
 8002f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f3a:	e008      	b.n	8002f4e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f3c:	f7ff fc9c 	bl	8002878 <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	2b64      	cmp	r3, #100	; 0x64
 8002f48:	d901      	bls.n	8002f4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e1f3      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f4e:	4b51      	ldr	r3, [pc, #324]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d1f0      	bne.n	8002f3c <HAL_RCC_OscConfig+0xe8>
 8002f5a:	e000      	b.n	8002f5e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0302 	and.w	r3, r3, #2
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d063      	beq.n	8003032 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f6a:	4b4a      	ldr	r3, [pc, #296]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f003 030c 	and.w	r3, r3, #12
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00b      	beq.n	8002f8e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f76:	4b47      	ldr	r3, [pc, #284]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f7e:	2b08      	cmp	r3, #8
 8002f80:	d11c      	bne.n	8002fbc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f82:	4b44      	ldr	r3, [pc, #272]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d116      	bne.n	8002fbc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f8e:	4b41      	ldr	r3, [pc, #260]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0302 	and.w	r3, r3, #2
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d005      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x152>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d001      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e1c7      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa6:	4b3b      	ldr	r3, [pc, #236]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	00db      	lsls	r3, r3, #3
 8002fb4:	4937      	ldr	r1, [pc, #220]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fba:	e03a      	b.n	8003032 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d020      	beq.n	8003006 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fc4:	4b34      	ldr	r3, [pc, #208]	; (8003098 <HAL_RCC_OscConfig+0x244>)
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fca:	f7ff fc55 	bl	8002878 <HAL_GetTick>
 8002fce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fd0:	e008      	b.n	8002fe4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fd2:	f7ff fc51 	bl	8002878 <HAL_GetTick>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	d901      	bls.n	8002fe4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e1a8      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fe4:	4b2b      	ldr	r3, [pc, #172]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0302 	and.w	r3, r3, #2
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d0f0      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ff0:	4b28      	ldr	r3, [pc, #160]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	691b      	ldr	r3, [r3, #16]
 8002ffc:	00db      	lsls	r3, r3, #3
 8002ffe:	4925      	ldr	r1, [pc, #148]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8003000:	4313      	orrs	r3, r2
 8003002:	600b      	str	r3, [r1, #0]
 8003004:	e015      	b.n	8003032 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003006:	4b24      	ldr	r3, [pc, #144]	; (8003098 <HAL_RCC_OscConfig+0x244>)
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800300c:	f7ff fc34 	bl	8002878 <HAL_GetTick>
 8003010:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003012:	e008      	b.n	8003026 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003014:	f7ff fc30 	bl	8002878 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b02      	cmp	r3, #2
 8003020:	d901      	bls.n	8003026 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e187      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003026:	4b1b      	ldr	r3, [pc, #108]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1f0      	bne.n	8003014 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0308 	and.w	r3, r3, #8
 800303a:	2b00      	cmp	r3, #0
 800303c:	d036      	beq.n	80030ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d016      	beq.n	8003074 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003046:	4b15      	ldr	r3, [pc, #84]	; (800309c <HAL_RCC_OscConfig+0x248>)
 8003048:	2201      	movs	r2, #1
 800304a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800304c:	f7ff fc14 	bl	8002878 <HAL_GetTick>
 8003050:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003052:	e008      	b.n	8003066 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003054:	f7ff fc10 	bl	8002878 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b02      	cmp	r3, #2
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e167      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003066:	4b0b      	ldr	r3, [pc, #44]	; (8003094 <HAL_RCC_OscConfig+0x240>)
 8003068:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d0f0      	beq.n	8003054 <HAL_RCC_OscConfig+0x200>
 8003072:	e01b      	b.n	80030ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003074:	4b09      	ldr	r3, [pc, #36]	; (800309c <HAL_RCC_OscConfig+0x248>)
 8003076:	2200      	movs	r2, #0
 8003078:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800307a:	f7ff fbfd 	bl	8002878 <HAL_GetTick>
 800307e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003080:	e00e      	b.n	80030a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003082:	f7ff fbf9 	bl	8002878 <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b02      	cmp	r3, #2
 800308e:	d907      	bls.n	80030a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e150      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
 8003094:	40023800 	.word	0x40023800
 8003098:	42470000 	.word	0x42470000
 800309c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030a0:	4b88      	ldr	r3, [pc, #544]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 80030a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030a4:	f003 0302 	and.w	r3, r3, #2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d1ea      	bne.n	8003082 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0304 	and.w	r3, r3, #4
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f000 8097 	beq.w	80031e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ba:	2300      	movs	r3, #0
 80030bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030be:	4b81      	ldr	r3, [pc, #516]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 80030c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d10f      	bne.n	80030ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030ca:	2300      	movs	r3, #0
 80030cc:	60bb      	str	r3, [r7, #8]
 80030ce:	4b7d      	ldr	r3, [pc, #500]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 80030d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d2:	4a7c      	ldr	r2, [pc, #496]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 80030d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030d8:	6413      	str	r3, [r2, #64]	; 0x40
 80030da:	4b7a      	ldr	r3, [pc, #488]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030e2:	60bb      	str	r3, [r7, #8]
 80030e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030e6:	2301      	movs	r3, #1
 80030e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ea:	4b77      	ldr	r3, [pc, #476]	; (80032c8 <HAL_RCC_OscConfig+0x474>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d118      	bne.n	8003128 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030f6:	4b74      	ldr	r3, [pc, #464]	; (80032c8 <HAL_RCC_OscConfig+0x474>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a73      	ldr	r2, [pc, #460]	; (80032c8 <HAL_RCC_OscConfig+0x474>)
 80030fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003100:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003102:	f7ff fbb9 	bl	8002878 <HAL_GetTick>
 8003106:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003108:	e008      	b.n	800311c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800310a:	f7ff fbb5 	bl	8002878 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	2b02      	cmp	r3, #2
 8003116:	d901      	bls.n	800311c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003118:	2303      	movs	r3, #3
 800311a:	e10c      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800311c:	4b6a      	ldr	r3, [pc, #424]	; (80032c8 <HAL_RCC_OscConfig+0x474>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003124:	2b00      	cmp	r3, #0
 8003126:	d0f0      	beq.n	800310a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	2b01      	cmp	r3, #1
 800312e:	d106      	bne.n	800313e <HAL_RCC_OscConfig+0x2ea>
 8003130:	4b64      	ldr	r3, [pc, #400]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 8003132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003134:	4a63      	ldr	r2, [pc, #396]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 8003136:	f043 0301 	orr.w	r3, r3, #1
 800313a:	6713      	str	r3, [r2, #112]	; 0x70
 800313c:	e01c      	b.n	8003178 <HAL_RCC_OscConfig+0x324>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	2b05      	cmp	r3, #5
 8003144:	d10c      	bne.n	8003160 <HAL_RCC_OscConfig+0x30c>
 8003146:	4b5f      	ldr	r3, [pc, #380]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 8003148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800314a:	4a5e      	ldr	r2, [pc, #376]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 800314c:	f043 0304 	orr.w	r3, r3, #4
 8003150:	6713      	str	r3, [r2, #112]	; 0x70
 8003152:	4b5c      	ldr	r3, [pc, #368]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 8003154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003156:	4a5b      	ldr	r2, [pc, #364]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 8003158:	f043 0301 	orr.w	r3, r3, #1
 800315c:	6713      	str	r3, [r2, #112]	; 0x70
 800315e:	e00b      	b.n	8003178 <HAL_RCC_OscConfig+0x324>
 8003160:	4b58      	ldr	r3, [pc, #352]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 8003162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003164:	4a57      	ldr	r2, [pc, #348]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 8003166:	f023 0301 	bic.w	r3, r3, #1
 800316a:	6713      	str	r3, [r2, #112]	; 0x70
 800316c:	4b55      	ldr	r3, [pc, #340]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 800316e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003170:	4a54      	ldr	r2, [pc, #336]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 8003172:	f023 0304 	bic.w	r3, r3, #4
 8003176:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d015      	beq.n	80031ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003180:	f7ff fb7a 	bl	8002878 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003186:	e00a      	b.n	800319e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003188:	f7ff fb76 	bl	8002878 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	f241 3288 	movw	r2, #5000	; 0x1388
 8003196:	4293      	cmp	r3, r2
 8003198:	d901      	bls.n	800319e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e0cb      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800319e:	4b49      	ldr	r3, [pc, #292]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 80031a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031a2:	f003 0302 	and.w	r3, r3, #2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d0ee      	beq.n	8003188 <HAL_RCC_OscConfig+0x334>
 80031aa:	e014      	b.n	80031d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ac:	f7ff fb64 	bl	8002878 <HAL_GetTick>
 80031b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031b2:	e00a      	b.n	80031ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031b4:	f7ff fb60 	bl	8002878 <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	f241 3288 	movw	r2, #5000	; 0x1388
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d901      	bls.n	80031ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e0b5      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031ca:	4b3e      	ldr	r3, [pc, #248]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 80031cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d1ee      	bne.n	80031b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031d6:	7dfb      	ldrb	r3, [r7, #23]
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d105      	bne.n	80031e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031dc:	4b39      	ldr	r3, [pc, #228]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 80031de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e0:	4a38      	ldr	r2, [pc, #224]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 80031e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	699b      	ldr	r3, [r3, #24]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 80a1 	beq.w	8003334 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031f2:	4b34      	ldr	r3, [pc, #208]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f003 030c 	and.w	r3, r3, #12
 80031fa:	2b08      	cmp	r3, #8
 80031fc:	d05c      	beq.n	80032b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	699b      	ldr	r3, [r3, #24]
 8003202:	2b02      	cmp	r3, #2
 8003204:	d141      	bne.n	800328a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003206:	4b31      	ldr	r3, [pc, #196]	; (80032cc <HAL_RCC_OscConfig+0x478>)
 8003208:	2200      	movs	r2, #0
 800320a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800320c:	f7ff fb34 	bl	8002878 <HAL_GetTick>
 8003210:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003212:	e008      	b.n	8003226 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003214:	f7ff fb30 	bl	8002878 <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	2b02      	cmp	r3, #2
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e087      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003226:	4b27      	ldr	r3, [pc, #156]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1f0      	bne.n	8003214 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	69da      	ldr	r2, [r3, #28]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a1b      	ldr	r3, [r3, #32]
 800323a:	431a      	orrs	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003240:	019b      	lsls	r3, r3, #6
 8003242:	431a      	orrs	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003248:	085b      	lsrs	r3, r3, #1
 800324a:	3b01      	subs	r3, #1
 800324c:	041b      	lsls	r3, r3, #16
 800324e:	431a      	orrs	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003254:	061b      	lsls	r3, r3, #24
 8003256:	491b      	ldr	r1, [pc, #108]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 8003258:	4313      	orrs	r3, r2
 800325a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800325c:	4b1b      	ldr	r3, [pc, #108]	; (80032cc <HAL_RCC_OscConfig+0x478>)
 800325e:	2201      	movs	r2, #1
 8003260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003262:	f7ff fb09 	bl	8002878 <HAL_GetTick>
 8003266:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003268:	e008      	b.n	800327c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800326a:	f7ff fb05 	bl	8002878 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	2b02      	cmp	r3, #2
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e05c      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800327c:	4b11      	ldr	r3, [pc, #68]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0f0      	beq.n	800326a <HAL_RCC_OscConfig+0x416>
 8003288:	e054      	b.n	8003334 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800328a:	4b10      	ldr	r3, [pc, #64]	; (80032cc <HAL_RCC_OscConfig+0x478>)
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003290:	f7ff faf2 	bl	8002878 <HAL_GetTick>
 8003294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003296:	e008      	b.n	80032aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003298:	f7ff faee 	bl	8002878 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e045      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032aa:	4b06      	ldr	r3, [pc, #24]	; (80032c4 <HAL_RCC_OscConfig+0x470>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1f0      	bne.n	8003298 <HAL_RCC_OscConfig+0x444>
 80032b6:	e03d      	b.n	8003334 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d107      	bne.n	80032d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e038      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
 80032c4:	40023800 	.word	0x40023800
 80032c8:	40007000 	.word	0x40007000
 80032cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032d0:	4b1b      	ldr	r3, [pc, #108]	; (8003340 <HAL_RCC_OscConfig+0x4ec>)
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d028      	beq.n	8003330 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d121      	bne.n	8003330 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d11a      	bne.n	8003330 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003300:	4013      	ands	r3, r2
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003306:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003308:	4293      	cmp	r3, r2
 800330a:	d111      	bne.n	8003330 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003316:	085b      	lsrs	r3, r3, #1
 8003318:	3b01      	subs	r3, #1
 800331a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800331c:	429a      	cmp	r2, r3
 800331e:	d107      	bne.n	8003330 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800332c:	429a      	cmp	r2, r3
 800332e:	d001      	beq.n	8003334 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e000      	b.n	8003336 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3718      	adds	r7, #24
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	40023800 	.word	0x40023800

08003344 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d101      	bne.n	8003358 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e0cc      	b.n	80034f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003358:	4b68      	ldr	r3, [pc, #416]	; (80034fc <HAL_RCC_ClockConfig+0x1b8>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0307 	and.w	r3, r3, #7
 8003360:	683a      	ldr	r2, [r7, #0]
 8003362:	429a      	cmp	r2, r3
 8003364:	d90c      	bls.n	8003380 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003366:	4b65      	ldr	r3, [pc, #404]	; (80034fc <HAL_RCC_ClockConfig+0x1b8>)
 8003368:	683a      	ldr	r2, [r7, #0]
 800336a:	b2d2      	uxtb	r2, r2
 800336c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800336e:	4b63      	ldr	r3, [pc, #396]	; (80034fc <HAL_RCC_ClockConfig+0x1b8>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0307 	and.w	r3, r3, #7
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	429a      	cmp	r2, r3
 800337a:	d001      	beq.n	8003380 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e0b8      	b.n	80034f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 0302 	and.w	r3, r3, #2
 8003388:	2b00      	cmp	r3, #0
 800338a:	d020      	beq.n	80033ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0304 	and.w	r3, r3, #4
 8003394:	2b00      	cmp	r3, #0
 8003396:	d005      	beq.n	80033a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003398:	4b59      	ldr	r3, [pc, #356]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	4a58      	ldr	r2, [pc, #352]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 800339e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80033a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0308 	and.w	r3, r3, #8
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d005      	beq.n	80033bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033b0:	4b53      	ldr	r3, [pc, #332]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	4a52      	ldr	r2, [pc, #328]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 80033b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80033ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033bc:	4b50      	ldr	r3, [pc, #320]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	494d      	ldr	r1, [pc, #308]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d044      	beq.n	8003464 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d107      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033e2:	4b47      	ldr	r3, [pc, #284]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d119      	bne.n	8003422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e07f      	b.n	80034f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d003      	beq.n	8003402 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033fe:	2b03      	cmp	r3, #3
 8003400:	d107      	bne.n	8003412 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003402:	4b3f      	ldr	r3, [pc, #252]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d109      	bne.n	8003422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e06f      	b.n	80034f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003412:	4b3b      	ldr	r3, [pc, #236]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0302 	and.w	r3, r3, #2
 800341a:	2b00      	cmp	r3, #0
 800341c:	d101      	bne.n	8003422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e067      	b.n	80034f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003422:	4b37      	ldr	r3, [pc, #220]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f023 0203 	bic.w	r2, r3, #3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	4934      	ldr	r1, [pc, #208]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 8003430:	4313      	orrs	r3, r2
 8003432:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003434:	f7ff fa20 	bl	8002878 <HAL_GetTick>
 8003438:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800343a:	e00a      	b.n	8003452 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800343c:	f7ff fa1c 	bl	8002878 <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	f241 3288 	movw	r2, #5000	; 0x1388
 800344a:	4293      	cmp	r3, r2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e04f      	b.n	80034f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003452:	4b2b      	ldr	r3, [pc, #172]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	f003 020c 	and.w	r2, r3, #12
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	429a      	cmp	r2, r3
 8003462:	d1eb      	bne.n	800343c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003464:	4b25      	ldr	r3, [pc, #148]	; (80034fc <HAL_RCC_ClockConfig+0x1b8>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0307 	and.w	r3, r3, #7
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	429a      	cmp	r2, r3
 8003470:	d20c      	bcs.n	800348c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003472:	4b22      	ldr	r3, [pc, #136]	; (80034fc <HAL_RCC_ClockConfig+0x1b8>)
 8003474:	683a      	ldr	r2, [r7, #0]
 8003476:	b2d2      	uxtb	r2, r2
 8003478:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800347a:	4b20      	ldr	r3, [pc, #128]	; (80034fc <HAL_RCC_ClockConfig+0x1b8>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0307 	and.w	r3, r3, #7
 8003482:	683a      	ldr	r2, [r7, #0]
 8003484:	429a      	cmp	r2, r3
 8003486:	d001      	beq.n	800348c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e032      	b.n	80034f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0304 	and.w	r3, r3, #4
 8003494:	2b00      	cmp	r3, #0
 8003496:	d008      	beq.n	80034aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003498:	4b19      	ldr	r3, [pc, #100]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	4916      	ldr	r1, [pc, #88]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0308 	and.w	r3, r3, #8
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d009      	beq.n	80034ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034b6:	4b12      	ldr	r3, [pc, #72]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	00db      	lsls	r3, r3, #3
 80034c4:	490e      	ldr	r1, [pc, #56]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80034ca:	f000 f821 	bl	8003510 <HAL_RCC_GetSysClockFreq>
 80034ce:	4602      	mov	r2, r0
 80034d0:	4b0b      	ldr	r3, [pc, #44]	; (8003500 <HAL_RCC_ClockConfig+0x1bc>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	091b      	lsrs	r3, r3, #4
 80034d6:	f003 030f 	and.w	r3, r3, #15
 80034da:	490a      	ldr	r1, [pc, #40]	; (8003504 <HAL_RCC_ClockConfig+0x1c0>)
 80034dc:	5ccb      	ldrb	r3, [r1, r3]
 80034de:	fa22 f303 	lsr.w	r3, r2, r3
 80034e2:	4a09      	ldr	r2, [pc, #36]	; (8003508 <HAL_RCC_ClockConfig+0x1c4>)
 80034e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80034e6:	4b09      	ldr	r3, [pc, #36]	; (800350c <HAL_RCC_ClockConfig+0x1c8>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7fe ffb0 	bl	8002450 <HAL_InitTick>

  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3710      	adds	r7, #16
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	40023c00 	.word	0x40023c00
 8003500:	40023800 	.word	0x40023800
 8003504:	08009c84 	.word	0x08009c84
 8003508:	2000010c 	.word	0x2000010c
 800350c:	20000110 	.word	0x20000110

08003510 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003510:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003514:	b090      	sub	sp, #64	; 0x40
 8003516:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003518:	2300      	movs	r3, #0
 800351a:	637b      	str	r3, [r7, #52]	; 0x34
 800351c:	2300      	movs	r3, #0
 800351e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003520:	2300      	movs	r3, #0
 8003522:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003524:	2300      	movs	r3, #0
 8003526:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003528:	4b59      	ldr	r3, [pc, #356]	; (8003690 <HAL_RCC_GetSysClockFreq+0x180>)
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f003 030c 	and.w	r3, r3, #12
 8003530:	2b08      	cmp	r3, #8
 8003532:	d00d      	beq.n	8003550 <HAL_RCC_GetSysClockFreq+0x40>
 8003534:	2b08      	cmp	r3, #8
 8003536:	f200 80a1 	bhi.w	800367c <HAL_RCC_GetSysClockFreq+0x16c>
 800353a:	2b00      	cmp	r3, #0
 800353c:	d002      	beq.n	8003544 <HAL_RCC_GetSysClockFreq+0x34>
 800353e:	2b04      	cmp	r3, #4
 8003540:	d003      	beq.n	800354a <HAL_RCC_GetSysClockFreq+0x3a>
 8003542:	e09b      	b.n	800367c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003544:	4b53      	ldr	r3, [pc, #332]	; (8003694 <HAL_RCC_GetSysClockFreq+0x184>)
 8003546:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003548:	e09b      	b.n	8003682 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800354a:	4b53      	ldr	r3, [pc, #332]	; (8003698 <HAL_RCC_GetSysClockFreq+0x188>)
 800354c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800354e:	e098      	b.n	8003682 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003550:	4b4f      	ldr	r3, [pc, #316]	; (8003690 <HAL_RCC_GetSysClockFreq+0x180>)
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003558:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800355a:	4b4d      	ldr	r3, [pc, #308]	; (8003690 <HAL_RCC_GetSysClockFreq+0x180>)
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d028      	beq.n	80035b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003566:	4b4a      	ldr	r3, [pc, #296]	; (8003690 <HAL_RCC_GetSysClockFreq+0x180>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	099b      	lsrs	r3, r3, #6
 800356c:	2200      	movs	r2, #0
 800356e:	623b      	str	r3, [r7, #32]
 8003570:	627a      	str	r2, [r7, #36]	; 0x24
 8003572:	6a3b      	ldr	r3, [r7, #32]
 8003574:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003578:	2100      	movs	r1, #0
 800357a:	4b47      	ldr	r3, [pc, #284]	; (8003698 <HAL_RCC_GetSysClockFreq+0x188>)
 800357c:	fb03 f201 	mul.w	r2, r3, r1
 8003580:	2300      	movs	r3, #0
 8003582:	fb00 f303 	mul.w	r3, r0, r3
 8003586:	4413      	add	r3, r2
 8003588:	4a43      	ldr	r2, [pc, #268]	; (8003698 <HAL_RCC_GetSysClockFreq+0x188>)
 800358a:	fba0 1202 	umull	r1, r2, r0, r2
 800358e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003590:	460a      	mov	r2, r1
 8003592:	62ba      	str	r2, [r7, #40]	; 0x28
 8003594:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003596:	4413      	add	r3, r2
 8003598:	62fb      	str	r3, [r7, #44]	; 0x2c
 800359a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800359c:	2200      	movs	r2, #0
 800359e:	61bb      	str	r3, [r7, #24]
 80035a0:	61fa      	str	r2, [r7, #28]
 80035a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80035aa:	f7fd fb25 	bl	8000bf8 <__aeabi_uldivmod>
 80035ae:	4602      	mov	r2, r0
 80035b0:	460b      	mov	r3, r1
 80035b2:	4613      	mov	r3, r2
 80035b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035b6:	e053      	b.n	8003660 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035b8:	4b35      	ldr	r3, [pc, #212]	; (8003690 <HAL_RCC_GetSysClockFreq+0x180>)
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	099b      	lsrs	r3, r3, #6
 80035be:	2200      	movs	r2, #0
 80035c0:	613b      	str	r3, [r7, #16]
 80035c2:	617a      	str	r2, [r7, #20]
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80035ca:	f04f 0b00 	mov.w	fp, #0
 80035ce:	4652      	mov	r2, sl
 80035d0:	465b      	mov	r3, fp
 80035d2:	f04f 0000 	mov.w	r0, #0
 80035d6:	f04f 0100 	mov.w	r1, #0
 80035da:	0159      	lsls	r1, r3, #5
 80035dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035e0:	0150      	lsls	r0, r2, #5
 80035e2:	4602      	mov	r2, r0
 80035e4:	460b      	mov	r3, r1
 80035e6:	ebb2 080a 	subs.w	r8, r2, sl
 80035ea:	eb63 090b 	sbc.w	r9, r3, fp
 80035ee:	f04f 0200 	mov.w	r2, #0
 80035f2:	f04f 0300 	mov.w	r3, #0
 80035f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80035fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80035fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003602:	ebb2 0408 	subs.w	r4, r2, r8
 8003606:	eb63 0509 	sbc.w	r5, r3, r9
 800360a:	f04f 0200 	mov.w	r2, #0
 800360e:	f04f 0300 	mov.w	r3, #0
 8003612:	00eb      	lsls	r3, r5, #3
 8003614:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003618:	00e2      	lsls	r2, r4, #3
 800361a:	4614      	mov	r4, r2
 800361c:	461d      	mov	r5, r3
 800361e:	eb14 030a 	adds.w	r3, r4, sl
 8003622:	603b      	str	r3, [r7, #0]
 8003624:	eb45 030b 	adc.w	r3, r5, fp
 8003628:	607b      	str	r3, [r7, #4]
 800362a:	f04f 0200 	mov.w	r2, #0
 800362e:	f04f 0300 	mov.w	r3, #0
 8003632:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003636:	4629      	mov	r1, r5
 8003638:	028b      	lsls	r3, r1, #10
 800363a:	4621      	mov	r1, r4
 800363c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003640:	4621      	mov	r1, r4
 8003642:	028a      	lsls	r2, r1, #10
 8003644:	4610      	mov	r0, r2
 8003646:	4619      	mov	r1, r3
 8003648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800364a:	2200      	movs	r2, #0
 800364c:	60bb      	str	r3, [r7, #8]
 800364e:	60fa      	str	r2, [r7, #12]
 8003650:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003654:	f7fd fad0 	bl	8000bf8 <__aeabi_uldivmod>
 8003658:	4602      	mov	r2, r0
 800365a:	460b      	mov	r3, r1
 800365c:	4613      	mov	r3, r2
 800365e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003660:	4b0b      	ldr	r3, [pc, #44]	; (8003690 <HAL_RCC_GetSysClockFreq+0x180>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	0c1b      	lsrs	r3, r3, #16
 8003666:	f003 0303 	and.w	r3, r3, #3
 800366a:	3301      	adds	r3, #1
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003670:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003674:	fbb2 f3f3 	udiv	r3, r2, r3
 8003678:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800367a:	e002      	b.n	8003682 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800367c:	4b05      	ldr	r3, [pc, #20]	; (8003694 <HAL_RCC_GetSysClockFreq+0x184>)
 800367e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003680:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003684:	4618      	mov	r0, r3
 8003686:	3740      	adds	r7, #64	; 0x40
 8003688:	46bd      	mov	sp, r7
 800368a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800368e:	bf00      	nop
 8003690:	40023800 	.word	0x40023800
 8003694:	00f42400 	.word	0x00f42400
 8003698:	017d7840 	.word	0x017d7840

0800369c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800369c:	b480      	push	{r7}
 800369e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036a0:	4b03      	ldr	r3, [pc, #12]	; (80036b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80036a2:	681b      	ldr	r3, [r3, #0]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	2000010c 	.word	0x2000010c

080036b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80036b8:	f7ff fff0 	bl	800369c <HAL_RCC_GetHCLKFreq>
 80036bc:	4602      	mov	r2, r0
 80036be:	4b05      	ldr	r3, [pc, #20]	; (80036d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	0a9b      	lsrs	r3, r3, #10
 80036c4:	f003 0307 	and.w	r3, r3, #7
 80036c8:	4903      	ldr	r1, [pc, #12]	; (80036d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036ca:	5ccb      	ldrb	r3, [r1, r3]
 80036cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	40023800 	.word	0x40023800
 80036d8:	08009c94 	.word	0x08009c94

080036dc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	220f      	movs	r2, #15
 80036ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80036ec:	4b12      	ldr	r3, [pc, #72]	; (8003738 <HAL_RCC_GetClockConfig+0x5c>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f003 0203 	and.w	r2, r3, #3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80036f8:	4b0f      	ldr	r3, [pc, #60]	; (8003738 <HAL_RCC_GetClockConfig+0x5c>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003704:	4b0c      	ldr	r3, [pc, #48]	; (8003738 <HAL_RCC_GetClockConfig+0x5c>)
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003710:	4b09      	ldr	r3, [pc, #36]	; (8003738 <HAL_RCC_GetClockConfig+0x5c>)
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	08db      	lsrs	r3, r3, #3
 8003716:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800371e:	4b07      	ldr	r3, [pc, #28]	; (800373c <HAL_RCC_GetClockConfig+0x60>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0207 	and.w	r2, r3, #7
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	601a      	str	r2, [r3, #0]
}
 800372a:	bf00      	nop
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	40023800 	.word	0x40023800
 800373c:	40023c00 	.word	0x40023c00

08003740 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d101      	bne.n	8003752 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e07b      	b.n	800384a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003756:	2b00      	cmp	r3, #0
 8003758:	d108      	bne.n	800376c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003762:	d009      	beq.n	8003778 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	61da      	str	r2, [r3, #28]
 800376a:	e005      	b.n	8003778 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b00      	cmp	r3, #0
 8003788:	d106      	bne.n	8003798 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f7fe fd86 	bl	80022a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2202      	movs	r2, #2
 800379c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037ae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80037c0:	431a      	orrs	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037ca:	431a      	orrs	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	f003 0302 	and.w	r3, r3, #2
 80037d4:	431a      	orrs	r2, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	431a      	orrs	r2, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037e8:	431a      	orrs	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	69db      	ldr	r3, [r3, #28]
 80037ee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80037f2:	431a      	orrs	r2, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a1b      	ldr	r3, [r3, #32]
 80037f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037fc:	ea42 0103 	orr.w	r1, r2, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003804:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	430a      	orrs	r2, r1
 800380e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	0c1b      	lsrs	r3, r3, #16
 8003816:	f003 0104 	and.w	r1, r3, #4
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381e:	f003 0210 	and.w	r2, r3, #16
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	430a      	orrs	r2, r1
 8003828:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	69da      	ldr	r2, [r3, #28]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003838:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3708      	adds	r7, #8
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b088      	sub	sp, #32
 8003856:	af00      	add	r7, sp, #0
 8003858:	60f8      	str	r0, [r7, #12]
 800385a:	60b9      	str	r1, [r7, #8]
 800385c:	603b      	str	r3, [r7, #0]
 800385e:	4613      	mov	r3, r2
 8003860:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003862:	2300      	movs	r3, #0
 8003864:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800386c:	2b01      	cmp	r3, #1
 800386e:	d101      	bne.n	8003874 <HAL_SPI_Transmit+0x22>
 8003870:	2302      	movs	r3, #2
 8003872:	e126      	b.n	8003ac2 <HAL_SPI_Transmit+0x270>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800387c:	f7fe fffc 	bl	8002878 <HAL_GetTick>
 8003880:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003882:	88fb      	ldrh	r3, [r7, #6]
 8003884:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b01      	cmp	r3, #1
 8003890:	d002      	beq.n	8003898 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003892:	2302      	movs	r3, #2
 8003894:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003896:	e10b      	b.n	8003ab0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d002      	beq.n	80038a4 <HAL_SPI_Transmit+0x52>
 800389e:	88fb      	ldrh	r3, [r7, #6]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d102      	bne.n	80038aa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80038a8:	e102      	b.n	8003ab0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2203      	movs	r2, #3
 80038ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	68ba      	ldr	r2, [r7, #8]
 80038bc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	88fa      	ldrh	r2, [r7, #6]
 80038c2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	88fa      	ldrh	r2, [r7, #6]
 80038c8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2200      	movs	r2, #0
 80038d4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2200      	movs	r2, #0
 80038da:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038f0:	d10f      	bne.n	8003912 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003900:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003910:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800391c:	2b40      	cmp	r3, #64	; 0x40
 800391e:	d007      	beq.n	8003930 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800392e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003938:	d14b      	bne.n	80039d2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d002      	beq.n	8003948 <HAL_SPI_Transmit+0xf6>
 8003942:	8afb      	ldrh	r3, [r7, #22]
 8003944:	2b01      	cmp	r3, #1
 8003946:	d13e      	bne.n	80039c6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394c:	881a      	ldrh	r2, [r3, #0]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003958:	1c9a      	adds	r2, r3, #2
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003962:	b29b      	uxth	r3, r3
 8003964:	3b01      	subs	r3, #1
 8003966:	b29a      	uxth	r2, r3
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800396c:	e02b      	b.n	80039c6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f003 0302 	and.w	r3, r3, #2
 8003978:	2b02      	cmp	r3, #2
 800397a:	d112      	bne.n	80039a2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003980:	881a      	ldrh	r2, [r3, #0]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398c:	1c9a      	adds	r2, r3, #2
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003996:	b29b      	uxth	r3, r3
 8003998:	3b01      	subs	r3, #1
 800399a:	b29a      	uxth	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	86da      	strh	r2, [r3, #54]	; 0x36
 80039a0:	e011      	b.n	80039c6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039a2:	f7fe ff69 	bl	8002878 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d803      	bhi.n	80039ba <HAL_SPI_Transmit+0x168>
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b8:	d102      	bne.n	80039c0 <HAL_SPI_Transmit+0x16e>
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d102      	bne.n	80039c6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80039c4:	e074      	b.n	8003ab0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1ce      	bne.n	800396e <HAL_SPI_Transmit+0x11c>
 80039d0:	e04c      	b.n	8003a6c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d002      	beq.n	80039e0 <HAL_SPI_Transmit+0x18e>
 80039da:	8afb      	ldrh	r3, [r7, #22]
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d140      	bne.n	8003a62 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	330c      	adds	r3, #12
 80039ea:	7812      	ldrb	r2, [r2, #0]
 80039ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f2:	1c5a      	adds	r2, r3, #1
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	3b01      	subs	r3, #1
 8003a00:	b29a      	uxth	r2, r3
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003a06:	e02c      	b.n	8003a62 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d113      	bne.n	8003a3e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	330c      	adds	r3, #12
 8003a20:	7812      	ldrb	r2, [r2, #0]
 8003a22:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a28:	1c5a      	adds	r2, r3, #1
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	3b01      	subs	r3, #1
 8003a36:	b29a      	uxth	r2, r3
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	86da      	strh	r2, [r3, #54]	; 0x36
 8003a3c:	e011      	b.n	8003a62 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a3e:	f7fe ff1b 	bl	8002878 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d803      	bhi.n	8003a56 <HAL_SPI_Transmit+0x204>
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a54:	d102      	bne.n	8003a5c <HAL_SPI_Transmit+0x20a>
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d102      	bne.n	8003a62 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003a60:	e026      	b.n	8003ab0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d1cd      	bne.n	8003a08 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	6839      	ldr	r1, [r7, #0]
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	f000 f8b3 	bl	8003bdc <SPI_EndRxTxTransaction>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d002      	beq.n	8003a82 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2220      	movs	r2, #32
 8003a80:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d10a      	bne.n	8003aa0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	613b      	str	r3, [r7, #16]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	613b      	str	r3, [r7, #16]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	613b      	str	r3, [r7, #16]
 8003a9e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d002      	beq.n	8003aae <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	77fb      	strb	r3, [r7, #31]
 8003aac:	e000      	b.n	8003ab0 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003aae:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003ac0:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3720      	adds	r7, #32
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
	...

08003acc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	603b      	str	r3, [r7, #0]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003adc:	f7fe fecc 	bl	8002878 <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ae4:	1a9b      	subs	r3, r3, r2
 8003ae6:	683a      	ldr	r2, [r7, #0]
 8003ae8:	4413      	add	r3, r2
 8003aea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003aec:	f7fe fec4 	bl	8002878 <HAL_GetTick>
 8003af0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003af2:	4b39      	ldr	r3, [pc, #228]	; (8003bd8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	015b      	lsls	r3, r3, #5
 8003af8:	0d1b      	lsrs	r3, r3, #20
 8003afa:	69fa      	ldr	r2, [r7, #28]
 8003afc:	fb02 f303 	mul.w	r3, r2, r3
 8003b00:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b02:	e054      	b.n	8003bae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b0a:	d050      	beq.n	8003bae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b0c:	f7fe feb4 	bl	8002878 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	69bb      	ldr	r3, [r7, #24]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	69fa      	ldr	r2, [r7, #28]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d902      	bls.n	8003b22 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d13d      	bne.n	8003b9e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	685a      	ldr	r2, [r3, #4]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003b30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b3a:	d111      	bne.n	8003b60 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b44:	d004      	beq.n	8003b50 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b4e:	d107      	bne.n	8003b60 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b68:	d10f      	bne.n	8003b8a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b78:	601a      	str	r2, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e017      	b.n	8003bce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d101      	bne.n	8003ba8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	3b01      	subs	r3, #1
 8003bac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	689a      	ldr	r2, [r3, #8]
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	68ba      	ldr	r2, [r7, #8]
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	bf0c      	ite	eq
 8003bbe:	2301      	moveq	r3, #1
 8003bc0:	2300      	movne	r3, #0
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	79fb      	ldrb	r3, [r7, #7]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d19b      	bne.n	8003b04 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3720      	adds	r7, #32
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	2000010c 	.word	0x2000010c

08003bdc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b088      	sub	sp, #32
 8003be0:	af02      	add	r7, sp, #8
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003be8:	4b1b      	ldr	r3, [pc, #108]	; (8003c58 <SPI_EndRxTxTransaction+0x7c>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a1b      	ldr	r2, [pc, #108]	; (8003c5c <SPI_EndRxTxTransaction+0x80>)
 8003bee:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf2:	0d5b      	lsrs	r3, r3, #21
 8003bf4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003bf8:	fb02 f303 	mul.w	r3, r2, r3
 8003bfc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c06:	d112      	bne.n	8003c2e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	9300      	str	r3, [sp, #0]
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	2180      	movs	r1, #128	; 0x80
 8003c12:	68f8      	ldr	r0, [r7, #12]
 8003c14:	f7ff ff5a 	bl	8003acc <SPI_WaitFlagStateUntilTimeout>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d016      	beq.n	8003c4c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c22:	f043 0220 	orr.w	r2, r3, #32
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e00f      	b.n	8003c4e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d00a      	beq.n	8003c4a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	3b01      	subs	r3, #1
 8003c38:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c44:	2b80      	cmp	r3, #128	; 0x80
 8003c46:	d0f2      	beq.n	8003c2e <SPI_EndRxTxTransaction+0x52>
 8003c48:	e000      	b.n	8003c4c <SPI_EndRxTxTransaction+0x70>
        break;
 8003c4a:	bf00      	nop
  }

  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3718      	adds	r7, #24
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	2000010c 	.word	0x2000010c
 8003c5c:	165e9f81 	.word	0x165e9f81

08003c60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e041      	b.n	8003cf6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d106      	bne.n	8003c8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f7fe fb54 	bl	8002334 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2202      	movs	r2, #2
 8003c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	3304      	adds	r3, #4
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	4610      	mov	r0, r2
 8003ca0:	f000 fce6 	bl	8004670 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3708      	adds	r7, #8
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
	...

08003d00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d001      	beq.n	8003d18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e044      	b.n	8003da2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2202      	movs	r2, #2
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68da      	ldr	r2, [r3, #12]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f042 0201 	orr.w	r2, r2, #1
 8003d2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a1e      	ldr	r2, [pc, #120]	; (8003db0 <HAL_TIM_Base_Start_IT+0xb0>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d018      	beq.n	8003d6c <HAL_TIM_Base_Start_IT+0x6c>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d42:	d013      	beq.n	8003d6c <HAL_TIM_Base_Start_IT+0x6c>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a1a      	ldr	r2, [pc, #104]	; (8003db4 <HAL_TIM_Base_Start_IT+0xb4>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d00e      	beq.n	8003d6c <HAL_TIM_Base_Start_IT+0x6c>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a19      	ldr	r2, [pc, #100]	; (8003db8 <HAL_TIM_Base_Start_IT+0xb8>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d009      	beq.n	8003d6c <HAL_TIM_Base_Start_IT+0x6c>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a17      	ldr	r2, [pc, #92]	; (8003dbc <HAL_TIM_Base_Start_IT+0xbc>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d004      	beq.n	8003d6c <HAL_TIM_Base_Start_IT+0x6c>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a16      	ldr	r2, [pc, #88]	; (8003dc0 <HAL_TIM_Base_Start_IT+0xc0>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d111      	bne.n	8003d90 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f003 0307 	and.w	r3, r3, #7
 8003d76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2b06      	cmp	r3, #6
 8003d7c:	d010      	beq.n	8003da0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f042 0201 	orr.w	r2, r2, #1
 8003d8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d8e:	e007      	b.n	8003da0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f042 0201 	orr.w	r2, r2, #1
 8003d9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3714      	adds	r7, #20
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	40010000 	.word	0x40010000
 8003db4:	40000400 	.word	0x40000400
 8003db8:	40000800 	.word	0x40000800
 8003dbc:	40000c00 	.word	0x40000c00
 8003dc0:	40014000 	.word	0x40014000

08003dc4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68da      	ldr	r2, [r3, #12]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f022 0201 	bic.w	r2, r2, #1
 8003dda:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	6a1a      	ldr	r2, [r3, #32]
 8003de2:	f241 1311 	movw	r3, #4369	; 0x1111
 8003de6:	4013      	ands	r3, r2
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d10f      	bne.n	8003e0c <HAL_TIM_Base_Stop_IT+0x48>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	6a1a      	ldr	r2, [r3, #32]
 8003df2:	f240 4344 	movw	r3, #1092	; 0x444
 8003df6:	4013      	ands	r3, r2
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d107      	bne.n	8003e0c <HAL_TIM_Base_Stop_IT+0x48>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 0201 	bic.w	r2, r2, #1
 8003e0a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e22:	b580      	push	{r7, lr}
 8003e24:	b082      	sub	sp, #8
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d101      	bne.n	8003e34 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e041      	b.n	8003eb8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d106      	bne.n	8003e4e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f000 f839 	bl	8003ec0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2202      	movs	r2, #2
 8003e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	3304      	adds	r3, #4
 8003e5e:	4619      	mov	r1, r3
 8003e60:	4610      	mov	r0, r2
 8003e62:	f000 fc05 	bl	8004670 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2201      	movs	r2, #1
 8003e72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2201      	movs	r2, #1
 8003e92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2201      	movs	r2, #1
 8003e9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3708      	adds	r7, #8
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ec8:	bf00      	nop
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d109      	bne.n	8003ef8 <HAL_TIM_PWM_Start+0x24>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	bf14      	ite	ne
 8003ef0:	2301      	movne	r3, #1
 8003ef2:	2300      	moveq	r3, #0
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	e022      	b.n	8003f3e <HAL_TIM_PWM_Start+0x6a>
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	2b04      	cmp	r3, #4
 8003efc:	d109      	bne.n	8003f12 <HAL_TIM_PWM_Start+0x3e>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	bf14      	ite	ne
 8003f0a:	2301      	movne	r3, #1
 8003f0c:	2300      	moveq	r3, #0
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	e015      	b.n	8003f3e <HAL_TIM_PWM_Start+0x6a>
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	2b08      	cmp	r3, #8
 8003f16:	d109      	bne.n	8003f2c <HAL_TIM_PWM_Start+0x58>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	bf14      	ite	ne
 8003f24:	2301      	movne	r3, #1
 8003f26:	2300      	moveq	r3, #0
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	e008      	b.n	8003f3e <HAL_TIM_PWM_Start+0x6a>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	bf14      	ite	ne
 8003f38:	2301      	movne	r3, #1
 8003f3a:	2300      	moveq	r3, #0
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d001      	beq.n	8003f46 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e068      	b.n	8004018 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d104      	bne.n	8003f56 <HAL_TIM_PWM_Start+0x82>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2202      	movs	r2, #2
 8003f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f54:	e013      	b.n	8003f7e <HAL_TIM_PWM_Start+0xaa>
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	2b04      	cmp	r3, #4
 8003f5a:	d104      	bne.n	8003f66 <HAL_TIM_PWM_Start+0x92>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2202      	movs	r2, #2
 8003f60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f64:	e00b      	b.n	8003f7e <HAL_TIM_PWM_Start+0xaa>
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	2b08      	cmp	r3, #8
 8003f6a:	d104      	bne.n	8003f76 <HAL_TIM_PWM_Start+0xa2>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f74:	e003      	b.n	8003f7e <HAL_TIM_PWM_Start+0xaa>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2202      	movs	r2, #2
 8003f7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	2201      	movs	r2, #1
 8003f84:	6839      	ldr	r1, [r7, #0]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 fe18 	bl	8004bbc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a23      	ldr	r2, [pc, #140]	; (8004020 <HAL_TIM_PWM_Start+0x14c>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d107      	bne.n	8003fa6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fa4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a1d      	ldr	r2, [pc, #116]	; (8004020 <HAL_TIM_PWM_Start+0x14c>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d018      	beq.n	8003fe2 <HAL_TIM_PWM_Start+0x10e>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fb8:	d013      	beq.n	8003fe2 <HAL_TIM_PWM_Start+0x10e>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a19      	ldr	r2, [pc, #100]	; (8004024 <HAL_TIM_PWM_Start+0x150>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d00e      	beq.n	8003fe2 <HAL_TIM_PWM_Start+0x10e>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a17      	ldr	r2, [pc, #92]	; (8004028 <HAL_TIM_PWM_Start+0x154>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d009      	beq.n	8003fe2 <HAL_TIM_PWM_Start+0x10e>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a16      	ldr	r2, [pc, #88]	; (800402c <HAL_TIM_PWM_Start+0x158>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d004      	beq.n	8003fe2 <HAL_TIM_PWM_Start+0x10e>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a14      	ldr	r2, [pc, #80]	; (8004030 <HAL_TIM_PWM_Start+0x15c>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d111      	bne.n	8004006 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f003 0307 	and.w	r3, r3, #7
 8003fec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2b06      	cmp	r3, #6
 8003ff2:	d010      	beq.n	8004016 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f042 0201 	orr.w	r2, r2, #1
 8004002:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004004:	e007      	b.n	8004016 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f042 0201 	orr.w	r2, r2, #1
 8004014:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	3710      	adds	r7, #16
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40010000 	.word	0x40010000
 8004024:	40000400 	.word	0x40000400
 8004028:	40000800 	.word	0x40000800
 800402c:	40000c00 	.word	0x40000c00
 8004030:	40014000 	.word	0x40014000

08004034 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2200      	movs	r2, #0
 8004044:	6839      	ldr	r1, [r7, #0]
 8004046:	4618      	mov	r0, r3
 8004048:	f000 fdb8 	bl	8004bbc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a29      	ldr	r2, [pc, #164]	; (80040f8 <HAL_TIM_PWM_Stop+0xc4>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d117      	bne.n	8004086 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	6a1a      	ldr	r2, [r3, #32]
 800405c:	f241 1311 	movw	r3, #4369	; 0x1111
 8004060:	4013      	ands	r3, r2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10f      	bne.n	8004086 <HAL_TIM_PWM_Stop+0x52>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	6a1a      	ldr	r2, [r3, #32]
 800406c:	f240 4344 	movw	r3, #1092	; 0x444
 8004070:	4013      	ands	r3, r2
 8004072:	2b00      	cmp	r3, #0
 8004074:	d107      	bne.n	8004086 <HAL_TIM_PWM_Stop+0x52>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004084:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	6a1a      	ldr	r2, [r3, #32]
 800408c:	f241 1311 	movw	r3, #4369	; 0x1111
 8004090:	4013      	ands	r3, r2
 8004092:	2b00      	cmp	r3, #0
 8004094:	d10f      	bne.n	80040b6 <HAL_TIM_PWM_Stop+0x82>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	6a1a      	ldr	r2, [r3, #32]
 800409c:	f240 4344 	movw	r3, #1092	; 0x444
 80040a0:	4013      	ands	r3, r2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d107      	bne.n	80040b6 <HAL_TIM_PWM_Stop+0x82>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f022 0201 	bic.w	r2, r2, #1
 80040b4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d104      	bne.n	80040c6 <HAL_TIM_PWM_Stop+0x92>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040c4:	e013      	b.n	80040ee <HAL_TIM_PWM_Stop+0xba>
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	2b04      	cmp	r3, #4
 80040ca:	d104      	bne.n	80040d6 <HAL_TIM_PWM_Stop+0xa2>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040d4:	e00b      	b.n	80040ee <HAL_TIM_PWM_Stop+0xba>
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	2b08      	cmp	r3, #8
 80040da:	d104      	bne.n	80040e6 <HAL_TIM_PWM_Stop+0xb2>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040e4:	e003      	b.n	80040ee <HAL_TIM_PWM_Stop+0xba>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3708      	adds	r7, #8
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	40010000 	.word	0x40010000

080040fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	691b      	ldr	r3, [r3, #16]
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b02      	cmp	r3, #2
 8004110:	d122      	bne.n	8004158 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	f003 0302 	and.w	r3, r3, #2
 800411c:	2b02      	cmp	r3, #2
 800411e:	d11b      	bne.n	8004158 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f06f 0202 	mvn.w	r2, #2
 8004128:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2201      	movs	r2, #1
 800412e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	f003 0303 	and.w	r3, r3, #3
 800413a:	2b00      	cmp	r3, #0
 800413c:	d003      	beq.n	8004146 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 fa77 	bl	8004632 <HAL_TIM_IC_CaptureCallback>
 8004144:	e005      	b.n	8004152 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 fa69 	bl	800461e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f000 fa7a 	bl	8004646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	f003 0304 	and.w	r3, r3, #4
 8004162:	2b04      	cmp	r3, #4
 8004164:	d122      	bne.n	80041ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f003 0304 	and.w	r3, r3, #4
 8004170:	2b04      	cmp	r3, #4
 8004172:	d11b      	bne.n	80041ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f06f 0204 	mvn.w	r2, #4
 800417c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2202      	movs	r2, #2
 8004182:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800418e:	2b00      	cmp	r3, #0
 8004190:	d003      	beq.n	800419a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 fa4d 	bl	8004632 <HAL_TIM_IC_CaptureCallback>
 8004198:	e005      	b.n	80041a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 fa3f 	bl	800461e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 fa50 	bl	8004646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	f003 0308 	and.w	r3, r3, #8
 80041b6:	2b08      	cmp	r3, #8
 80041b8:	d122      	bne.n	8004200 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	f003 0308 	and.w	r3, r3, #8
 80041c4:	2b08      	cmp	r3, #8
 80041c6:	d11b      	bne.n	8004200 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f06f 0208 	mvn.w	r2, #8
 80041d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2204      	movs	r2, #4
 80041d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	69db      	ldr	r3, [r3, #28]
 80041de:	f003 0303 	and.w	r3, r3, #3
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 fa23 	bl	8004632 <HAL_TIM_IC_CaptureCallback>
 80041ec:	e005      	b.n	80041fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 fa15 	bl	800461e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 fa26 	bl	8004646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	f003 0310 	and.w	r3, r3, #16
 800420a:	2b10      	cmp	r3, #16
 800420c:	d122      	bne.n	8004254 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	f003 0310 	and.w	r3, r3, #16
 8004218:	2b10      	cmp	r3, #16
 800421a:	d11b      	bne.n	8004254 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f06f 0210 	mvn.w	r2, #16
 8004224:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2208      	movs	r2, #8
 800422a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	69db      	ldr	r3, [r3, #28]
 8004232:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004236:	2b00      	cmp	r3, #0
 8004238:	d003      	beq.n	8004242 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 f9f9 	bl	8004632 <HAL_TIM_IC_CaptureCallback>
 8004240:	e005      	b.n	800424e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f000 f9eb 	bl	800461e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f000 f9fc 	bl	8004646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b01      	cmp	r3, #1
 8004260:	d10e      	bne.n	8004280 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	f003 0301 	and.w	r3, r3, #1
 800426c:	2b01      	cmp	r3, #1
 800426e:	d107      	bne.n	8004280 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f06f 0201 	mvn.w	r2, #1
 8004278:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f7fd ff18 	bl	80020b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800428a:	2b80      	cmp	r3, #128	; 0x80
 800428c:	d10e      	bne.n	80042ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004298:	2b80      	cmp	r3, #128	; 0x80
 800429a:	d107      	bne.n	80042ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80042a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f000 fd26 	bl	8004cf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042b6:	2b40      	cmp	r3, #64	; 0x40
 80042b8:	d10e      	bne.n	80042d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042c4:	2b40      	cmp	r3, #64	; 0x40
 80042c6:	d107      	bne.n	80042d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 f9c1 	bl	800465a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	f003 0320 	and.w	r3, r3, #32
 80042e2:	2b20      	cmp	r3, #32
 80042e4:	d10e      	bne.n	8004304 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	f003 0320 	and.w	r3, r3, #32
 80042f0:	2b20      	cmp	r3, #32
 80042f2:	d107      	bne.n	8004304 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f06f 0220 	mvn.w	r2, #32
 80042fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f000 fcf0 	bl	8004ce4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004304:	bf00      	nop
 8004306:	3708      	adds	r7, #8
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b086      	sub	sp, #24
 8004310:	af00      	add	r7, sp, #0
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004318:	2300      	movs	r3, #0
 800431a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004322:	2b01      	cmp	r3, #1
 8004324:	d101      	bne.n	800432a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004326:	2302      	movs	r3, #2
 8004328:	e0ae      	b.n	8004488 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2201      	movs	r2, #1
 800432e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2b0c      	cmp	r3, #12
 8004336:	f200 809f 	bhi.w	8004478 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800433a:	a201      	add	r2, pc, #4	; (adr r2, 8004340 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800433c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004340:	08004375 	.word	0x08004375
 8004344:	08004479 	.word	0x08004479
 8004348:	08004479 	.word	0x08004479
 800434c:	08004479 	.word	0x08004479
 8004350:	080043b5 	.word	0x080043b5
 8004354:	08004479 	.word	0x08004479
 8004358:	08004479 	.word	0x08004479
 800435c:	08004479 	.word	0x08004479
 8004360:	080043f7 	.word	0x080043f7
 8004364:	08004479 	.word	0x08004479
 8004368:	08004479 	.word	0x08004479
 800436c:	08004479 	.word	0x08004479
 8004370:	08004437 	.word	0x08004437
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68b9      	ldr	r1, [r7, #8]
 800437a:	4618      	mov	r0, r3
 800437c:	f000 f9f8 	bl	8004770 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	699a      	ldr	r2, [r3, #24]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f042 0208 	orr.w	r2, r2, #8
 800438e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	699a      	ldr	r2, [r3, #24]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f022 0204 	bic.w	r2, r2, #4
 800439e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	6999      	ldr	r1, [r3, #24]
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	691a      	ldr	r2, [r3, #16]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	430a      	orrs	r2, r1
 80043b0:	619a      	str	r2, [r3, #24]
      break;
 80043b2:	e064      	b.n	800447e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68b9      	ldr	r1, [r7, #8]
 80043ba:	4618      	mov	r0, r3
 80043bc:	f000 fa3e 	bl	800483c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	699a      	ldr	r2, [r3, #24]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	699a      	ldr	r2, [r3, #24]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	6999      	ldr	r1, [r3, #24]
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	021a      	lsls	r2, r3, #8
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	430a      	orrs	r2, r1
 80043f2:	619a      	str	r2, [r3, #24]
      break;
 80043f4:	e043      	b.n	800447e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68b9      	ldr	r1, [r7, #8]
 80043fc:	4618      	mov	r0, r3
 80043fe:	f000 fa89 	bl	8004914 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	69da      	ldr	r2, [r3, #28]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f042 0208 	orr.w	r2, r2, #8
 8004410:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	69da      	ldr	r2, [r3, #28]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0204 	bic.w	r2, r2, #4
 8004420:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	69d9      	ldr	r1, [r3, #28]
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	691a      	ldr	r2, [r3, #16]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	430a      	orrs	r2, r1
 8004432:	61da      	str	r2, [r3, #28]
      break;
 8004434:	e023      	b.n	800447e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	68b9      	ldr	r1, [r7, #8]
 800443c:	4618      	mov	r0, r3
 800443e:	f000 fad3 	bl	80049e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	69da      	ldr	r2, [r3, #28]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004450:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	69da      	ldr	r2, [r3, #28]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004460:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	69d9      	ldr	r1, [r3, #28]
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	021a      	lsls	r2, r3, #8
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	430a      	orrs	r2, r1
 8004474:	61da      	str	r2, [r3, #28]
      break;
 8004476:	e002      	b.n	800447e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	75fb      	strb	r3, [r7, #23]
      break;
 800447c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004486:	7dfb      	ldrb	r3, [r7, #23]
}
 8004488:	4618      	mov	r0, r3
 800448a:	3718      	adds	r7, #24
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800449a:	2300      	movs	r3, #0
 800449c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d101      	bne.n	80044ac <HAL_TIM_ConfigClockSource+0x1c>
 80044a8:	2302      	movs	r3, #2
 80044aa:	e0b4      	b.n	8004616 <HAL_TIM_ConfigClockSource+0x186>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2202      	movs	r2, #2
 80044b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80044ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68ba      	ldr	r2, [r7, #8]
 80044da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044e4:	d03e      	beq.n	8004564 <HAL_TIM_ConfigClockSource+0xd4>
 80044e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044ea:	f200 8087 	bhi.w	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 80044ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044f2:	f000 8086 	beq.w	8004602 <HAL_TIM_ConfigClockSource+0x172>
 80044f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044fa:	d87f      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 80044fc:	2b70      	cmp	r3, #112	; 0x70
 80044fe:	d01a      	beq.n	8004536 <HAL_TIM_ConfigClockSource+0xa6>
 8004500:	2b70      	cmp	r3, #112	; 0x70
 8004502:	d87b      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 8004504:	2b60      	cmp	r3, #96	; 0x60
 8004506:	d050      	beq.n	80045aa <HAL_TIM_ConfigClockSource+0x11a>
 8004508:	2b60      	cmp	r3, #96	; 0x60
 800450a:	d877      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 800450c:	2b50      	cmp	r3, #80	; 0x50
 800450e:	d03c      	beq.n	800458a <HAL_TIM_ConfigClockSource+0xfa>
 8004510:	2b50      	cmp	r3, #80	; 0x50
 8004512:	d873      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 8004514:	2b40      	cmp	r3, #64	; 0x40
 8004516:	d058      	beq.n	80045ca <HAL_TIM_ConfigClockSource+0x13a>
 8004518:	2b40      	cmp	r3, #64	; 0x40
 800451a:	d86f      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 800451c:	2b30      	cmp	r3, #48	; 0x30
 800451e:	d064      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x15a>
 8004520:	2b30      	cmp	r3, #48	; 0x30
 8004522:	d86b      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 8004524:	2b20      	cmp	r3, #32
 8004526:	d060      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x15a>
 8004528:	2b20      	cmp	r3, #32
 800452a:	d867      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 800452c:	2b00      	cmp	r3, #0
 800452e:	d05c      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x15a>
 8004530:	2b10      	cmp	r3, #16
 8004532:	d05a      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x15a>
 8004534:	e062      	b.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6818      	ldr	r0, [r3, #0]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	6899      	ldr	r1, [r3, #8]
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	685a      	ldr	r2, [r3, #4]
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	f000 fb19 	bl	8004b7c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004558:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	68ba      	ldr	r2, [r7, #8]
 8004560:	609a      	str	r2, [r3, #8]
      break;
 8004562:	e04f      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6818      	ldr	r0, [r3, #0]
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	6899      	ldr	r1, [r3, #8]
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	685a      	ldr	r2, [r3, #4]
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	f000 fb02 	bl	8004b7c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689a      	ldr	r2, [r3, #8]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004586:	609a      	str	r2, [r3, #8]
      break;
 8004588:	e03c      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6818      	ldr	r0, [r3, #0]
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	6859      	ldr	r1, [r3, #4]
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	461a      	mov	r2, r3
 8004598:	f000 fa76 	bl	8004a88 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	2150      	movs	r1, #80	; 0x50
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 facf 	bl	8004b46 <TIM_ITRx_SetConfig>
      break;
 80045a8:	e02c      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6818      	ldr	r0, [r3, #0]
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	6859      	ldr	r1, [r3, #4]
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	461a      	mov	r2, r3
 80045b8:	f000 fa95 	bl	8004ae6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2160      	movs	r1, #96	; 0x60
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 fabf 	bl	8004b46 <TIM_ITRx_SetConfig>
      break;
 80045c8:	e01c      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6818      	ldr	r0, [r3, #0]
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	6859      	ldr	r1, [r3, #4]
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	461a      	mov	r2, r3
 80045d8:	f000 fa56 	bl	8004a88 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2140      	movs	r1, #64	; 0x40
 80045e2:	4618      	mov	r0, r3
 80045e4:	f000 faaf 	bl	8004b46 <TIM_ITRx_SetConfig>
      break;
 80045e8:	e00c      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4619      	mov	r1, r3
 80045f4:	4610      	mov	r0, r2
 80045f6:	f000 faa6 	bl	8004b46 <TIM_ITRx_SetConfig>
      break;
 80045fa:	e003      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004600:	e000      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004602:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004614:	7bfb      	ldrb	r3, [r7, #15]
}
 8004616:	4618      	mov	r0, r3
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}

0800461e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800461e:	b480      	push	{r7}
 8004620:	b083      	sub	sp, #12
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004626:	bf00      	nop
 8004628:	370c      	adds	r7, #12
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr

08004632 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004632:	b480      	push	{r7}
 8004634:	b083      	sub	sp, #12
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800463a:	bf00      	nop
 800463c:	370c      	adds	r7, #12
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr

08004646 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004646:	b480      	push	{r7}
 8004648:	b083      	sub	sp, #12
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800464e:	bf00      	nop
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr

0800465a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800465a:	b480      	push	{r7}
 800465c:	b083      	sub	sp, #12
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004662:	bf00      	nop
 8004664:	370c      	adds	r7, #12
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr
	...

08004670 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004670:	b480      	push	{r7}
 8004672:	b085      	sub	sp, #20
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4a34      	ldr	r2, [pc, #208]	; (8004754 <TIM_Base_SetConfig+0xe4>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d00f      	beq.n	80046a8 <TIM_Base_SetConfig+0x38>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800468e:	d00b      	beq.n	80046a8 <TIM_Base_SetConfig+0x38>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a31      	ldr	r2, [pc, #196]	; (8004758 <TIM_Base_SetConfig+0xe8>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d007      	beq.n	80046a8 <TIM_Base_SetConfig+0x38>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a30      	ldr	r2, [pc, #192]	; (800475c <TIM_Base_SetConfig+0xec>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d003      	beq.n	80046a8 <TIM_Base_SetConfig+0x38>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a2f      	ldr	r2, [pc, #188]	; (8004760 <TIM_Base_SetConfig+0xf0>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d108      	bne.n	80046ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	68fa      	ldr	r2, [r7, #12]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a25      	ldr	r2, [pc, #148]	; (8004754 <TIM_Base_SetConfig+0xe4>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d01b      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046c8:	d017      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a22      	ldr	r2, [pc, #136]	; (8004758 <TIM_Base_SetConfig+0xe8>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d013      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a21      	ldr	r2, [pc, #132]	; (800475c <TIM_Base_SetConfig+0xec>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d00f      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a20      	ldr	r2, [pc, #128]	; (8004760 <TIM_Base_SetConfig+0xf0>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d00b      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a1f      	ldr	r2, [pc, #124]	; (8004764 <TIM_Base_SetConfig+0xf4>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d007      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a1e      	ldr	r2, [pc, #120]	; (8004768 <TIM_Base_SetConfig+0xf8>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d003      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a1d      	ldr	r2, [pc, #116]	; (800476c <TIM_Base_SetConfig+0xfc>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d108      	bne.n	800470c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004700:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	4313      	orrs	r3, r2
 800470a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	4313      	orrs	r3, r2
 8004718:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	689a      	ldr	r2, [r3, #8]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a08      	ldr	r2, [pc, #32]	; (8004754 <TIM_Base_SetConfig+0xe4>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d103      	bne.n	8004740 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	691a      	ldr	r2, [r3, #16]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	615a      	str	r2, [r3, #20]
}
 8004746:	bf00      	nop
 8004748:	3714      	adds	r7, #20
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	40010000 	.word	0x40010000
 8004758:	40000400 	.word	0x40000400
 800475c:	40000800 	.word	0x40000800
 8004760:	40000c00 	.word	0x40000c00
 8004764:	40014000 	.word	0x40014000
 8004768:	40014400 	.word	0x40014400
 800476c:	40014800 	.word	0x40014800

08004770 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004770:	b480      	push	{r7}
 8004772:	b087      	sub	sp, #28
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	f023 0201 	bic.w	r2, r3, #1
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a1b      	ldr	r3, [r3, #32]
 800478a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800479e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f023 0303 	bic.w	r3, r3, #3
 80047a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68fa      	ldr	r2, [r7, #12]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	f023 0302 	bic.w	r3, r3, #2
 80047b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	697a      	ldr	r2, [r7, #20]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a1c      	ldr	r2, [pc, #112]	; (8004838 <TIM_OC1_SetConfig+0xc8>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d10c      	bne.n	80047e6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	f023 0308 	bic.w	r3, r3, #8
 80047d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	697a      	ldr	r2, [r7, #20]
 80047da:	4313      	orrs	r3, r2
 80047dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	f023 0304 	bic.w	r3, r3, #4
 80047e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a13      	ldr	r2, [pc, #76]	; (8004838 <TIM_OC1_SetConfig+0xc8>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d111      	bne.n	8004812 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	695b      	ldr	r3, [r3, #20]
 8004802:	693a      	ldr	r2, [r7, #16]
 8004804:	4313      	orrs	r3, r2
 8004806:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	4313      	orrs	r3, r2
 8004810:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	693a      	ldr	r2, [r7, #16]
 8004816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	68fa      	ldr	r2, [r7, #12]
 800481c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	685a      	ldr	r2, [r3, #4]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	697a      	ldr	r2, [r7, #20]
 800482a:	621a      	str	r2, [r3, #32]
}
 800482c:	bf00      	nop
 800482e:	371c      	adds	r7, #28
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr
 8004838:	40010000 	.word	0x40010000

0800483c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800483c:	b480      	push	{r7}
 800483e:	b087      	sub	sp, #28
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a1b      	ldr	r3, [r3, #32]
 800484a:	f023 0210 	bic.w	r2, r3, #16
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6a1b      	ldr	r3, [r3, #32]
 8004856:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	699b      	ldr	r3, [r3, #24]
 8004862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800486a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004872:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	021b      	lsls	r3, r3, #8
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	4313      	orrs	r3, r2
 800487e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	f023 0320 	bic.w	r3, r3, #32
 8004886:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	011b      	lsls	r3, r3, #4
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	4313      	orrs	r3, r2
 8004892:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a1e      	ldr	r2, [pc, #120]	; (8004910 <TIM_OC2_SetConfig+0xd4>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d10d      	bne.n	80048b8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	011b      	lsls	r3, r3, #4
 80048aa:	697a      	ldr	r2, [r7, #20]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048b6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a15      	ldr	r2, [pc, #84]	; (8004910 <TIM_OC2_SetConfig+0xd4>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d113      	bne.n	80048e8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80048c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	695b      	ldr	r3, [r3, #20]
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	4313      	orrs	r3, r2
 80048da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	699b      	ldr	r3, [r3, #24]
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	693a      	ldr	r2, [r7, #16]
 80048ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	68fa      	ldr	r2, [r7, #12]
 80048f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	685a      	ldr	r2, [r3, #4]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	621a      	str	r2, [r3, #32]
}
 8004902:	bf00      	nop
 8004904:	371c      	adds	r7, #28
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	40010000 	.word	0x40010000

08004914 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a1b      	ldr	r3, [r3, #32]
 8004922:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a1b      	ldr	r3, [r3, #32]
 800492e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	69db      	ldr	r3, [r3, #28]
 800493a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004942:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f023 0303 	bic.w	r3, r3, #3
 800494a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68fa      	ldr	r2, [r7, #12]
 8004952:	4313      	orrs	r3, r2
 8004954:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800495c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	021b      	lsls	r3, r3, #8
 8004964:	697a      	ldr	r2, [r7, #20]
 8004966:	4313      	orrs	r3, r2
 8004968:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a1d      	ldr	r2, [pc, #116]	; (80049e4 <TIM_OC3_SetConfig+0xd0>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d10d      	bne.n	800498e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004978:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	021b      	lsls	r3, r3, #8
 8004980:	697a      	ldr	r2, [r7, #20]
 8004982:	4313      	orrs	r3, r2
 8004984:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800498c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a14      	ldr	r2, [pc, #80]	; (80049e4 <TIM_OC3_SetConfig+0xd0>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d113      	bne.n	80049be <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800499c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	011b      	lsls	r3, r3, #4
 80049ac:	693a      	ldr	r2, [r7, #16]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	699b      	ldr	r3, [r3, #24]
 80049b6:	011b      	lsls	r3, r3, #4
 80049b8:	693a      	ldr	r2, [r7, #16]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	693a      	ldr	r2, [r7, #16]
 80049c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	685a      	ldr	r2, [r3, #4]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	697a      	ldr	r2, [r7, #20]
 80049d6:	621a      	str	r2, [r3, #32]
}
 80049d8:	bf00      	nop
 80049da:	371c      	adds	r7, #28
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr
 80049e4:	40010000 	.word	0x40010000

080049e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b087      	sub	sp, #28
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a1b      	ldr	r3, [r3, #32]
 80049f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a1b      	ldr	r3, [r3, #32]
 8004a02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	021b      	lsls	r3, r3, #8
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	031b      	lsls	r3, r3, #12
 8004a3a:	693a      	ldr	r2, [r7, #16]
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a10      	ldr	r2, [pc, #64]	; (8004a84 <TIM_OC4_SetConfig+0x9c>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d109      	bne.n	8004a5c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	695b      	ldr	r3, [r3, #20]
 8004a54:	019b      	lsls	r3, r3, #6
 8004a56:	697a      	ldr	r2, [r7, #20]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685a      	ldr	r2, [r3, #4]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	693a      	ldr	r2, [r7, #16]
 8004a74:	621a      	str	r2, [r3, #32]
}
 8004a76:	bf00      	nop
 8004a78:	371c      	adds	r7, #28
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr
 8004a82:	bf00      	nop
 8004a84:	40010000 	.word	0x40010000

08004a88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b087      	sub	sp, #28
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6a1b      	ldr	r3, [r3, #32]
 8004a98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	6a1b      	ldr	r3, [r3, #32]
 8004a9e:	f023 0201 	bic.w	r2, r3, #1
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	699b      	ldr	r3, [r3, #24]
 8004aaa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ab2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	011b      	lsls	r3, r3, #4
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	f023 030a 	bic.w	r3, r3, #10
 8004ac4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ac6:	697a      	ldr	r2, [r7, #20]
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	693a      	ldr	r2, [r7, #16]
 8004ad2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	697a      	ldr	r2, [r7, #20]
 8004ad8:	621a      	str	r2, [r3, #32]
}
 8004ada:	bf00      	nop
 8004adc:	371c      	adds	r7, #28
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ae6:	b480      	push	{r7}
 8004ae8:	b087      	sub	sp, #28
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	60f8      	str	r0, [r7, #12]
 8004aee:	60b9      	str	r1, [r7, #8]
 8004af0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6a1b      	ldr	r3, [r3, #32]
 8004af6:	f023 0210 	bic.w	r2, r3, #16
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	699b      	ldr	r3, [r3, #24]
 8004b02:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6a1b      	ldr	r3, [r3, #32]
 8004b08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	031b      	lsls	r3, r3, #12
 8004b16:	697a      	ldr	r2, [r7, #20]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b22:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	011b      	lsls	r3, r3, #4
 8004b28:	693a      	ldr	r2, [r7, #16]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	693a      	ldr	r2, [r7, #16]
 8004b38:	621a      	str	r2, [r3, #32]
}
 8004b3a:	bf00      	nop
 8004b3c:	371c      	adds	r7, #28
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr

08004b46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b46:	b480      	push	{r7}
 8004b48:	b085      	sub	sp, #20
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	6078      	str	r0, [r7, #4]
 8004b4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b5e:	683a      	ldr	r2, [r7, #0]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	f043 0307 	orr.w	r3, r3, #7
 8004b68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	68fa      	ldr	r2, [r7, #12]
 8004b6e:	609a      	str	r2, [r3, #8]
}
 8004b70:	bf00      	nop
 8004b72:	3714      	adds	r7, #20
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b087      	sub	sp, #28
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	607a      	str	r2, [r7, #4]
 8004b88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	021a      	lsls	r2, r3, #8
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	431a      	orrs	r2, r3
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	697a      	ldr	r2, [r7, #20]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	697a      	ldr	r2, [r7, #20]
 8004bae:	609a      	str	r2, [r3, #8]
}
 8004bb0:	bf00      	nop
 8004bb2:	371c      	adds	r7, #28
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b087      	sub	sp, #28
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	f003 031f 	and.w	r3, r3, #31
 8004bce:	2201      	movs	r2, #1
 8004bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6a1a      	ldr	r2, [r3, #32]
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	43db      	mvns	r3, r3
 8004bde:	401a      	ands	r2, r3
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6a1a      	ldr	r2, [r3, #32]
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	f003 031f 	and.w	r3, r3, #31
 8004bee:	6879      	ldr	r1, [r7, #4]
 8004bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8004bf4:	431a      	orrs	r2, r3
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	621a      	str	r2, [r3, #32]
}
 8004bfa:	bf00      	nop
 8004bfc:	371c      	adds	r7, #28
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr
	...

08004c08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b085      	sub	sp, #20
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d101      	bne.n	8004c20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c1c:	2302      	movs	r3, #2
 8004c1e:	e050      	b.n	8004cc2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	68fa      	ldr	r2, [r7, #12]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68fa      	ldr	r2, [r7, #12]
 8004c58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a1c      	ldr	r2, [pc, #112]	; (8004cd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d018      	beq.n	8004c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c6c:	d013      	beq.n	8004c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a18      	ldr	r2, [pc, #96]	; (8004cd4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d00e      	beq.n	8004c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a16      	ldr	r2, [pc, #88]	; (8004cd8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d009      	beq.n	8004c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a15      	ldr	r2, [pc, #84]	; (8004cdc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d004      	beq.n	8004c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a13      	ldr	r2, [pc, #76]	; (8004ce0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d10c      	bne.n	8004cb0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	68ba      	ldr	r2, [r7, #8]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68ba      	ldr	r2, [r7, #8]
 8004cae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3714      	adds	r7, #20
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	40010000 	.word	0x40010000
 8004cd4:	40000400 	.word	0x40000400
 8004cd8:	40000800 	.word	0x40000800
 8004cdc:	40000c00 	.word	0x40000c00
 8004ce0:	40014000 	.word	0x40014000

08004ce4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cec:	bf00      	nop
 8004cee:	370c      	adds	r7, #12
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr

08004cf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b085      	sub	sp, #20
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	4603      	mov	r3, r0
 8004d14:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004d16:	2300      	movs	r3, #0
 8004d18:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004d1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d1e:	2b84      	cmp	r3, #132	; 0x84
 8004d20:	d005      	beq.n	8004d2e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004d22:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	4413      	add	r3, r2
 8004d2a:	3303      	adds	r3, #3
 8004d2c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3714      	adds	r7, #20
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004d40:	f000 feb4 	bl	8005aac <vTaskStartScheduler>
  
  return osOK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	bd80      	pop	{r7, pc}

08004d4a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004d4a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d4c:	b089      	sub	sp, #36	; 0x24
 8004d4e:	af04      	add	r7, sp, #16
 8004d50:	6078      	str	r0, [r7, #4]
 8004d52:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	695b      	ldr	r3, [r3, #20]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d020      	beq.n	8004d9e <osThreadCreate+0x54>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	699b      	ldr	r3, [r3, #24]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d01c      	beq.n	8004d9e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685c      	ldr	r4, [r3, #4]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681d      	ldr	r5, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	691e      	ldr	r6, [r3, #16]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004d76:	4618      	mov	r0, r3
 8004d78:	f7ff ffc8 	bl	8004d0c <makeFreeRtosPriority>
 8004d7c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	695b      	ldr	r3, [r3, #20]
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d86:	9202      	str	r2, [sp, #8]
 8004d88:	9301      	str	r3, [sp, #4]
 8004d8a:	9100      	str	r1, [sp, #0]
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	4632      	mov	r2, r6
 8004d90:	4629      	mov	r1, r5
 8004d92:	4620      	mov	r0, r4
 8004d94:	f000 fcc2 	bl	800571c <xTaskCreateStatic>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	60fb      	str	r3, [r7, #12]
 8004d9c:	e01c      	b.n	8004dd8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685c      	ldr	r4, [r3, #4]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004daa:	b29e      	uxth	r6, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7ff ffaa 	bl	8004d0c <makeFreeRtosPriority>
 8004db8:	4602      	mov	r2, r0
 8004dba:	f107 030c 	add.w	r3, r7, #12
 8004dbe:	9301      	str	r3, [sp, #4]
 8004dc0:	9200      	str	r2, [sp, #0]
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	4632      	mov	r2, r6
 8004dc6:	4629      	mov	r1, r5
 8004dc8:	4620      	mov	r0, r4
 8004dca:	f000 fd04 	bl	80057d6 <xTaskCreate>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d001      	beq.n	8004dd8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	e000      	b.n	8004dda <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3714      	adds	r7, #20
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004de2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004de2:	b580      	push	{r7, lr}
 8004de4:	b084      	sub	sp, #16
 8004de6:	af00      	add	r7, sp, #0
 8004de8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <osDelay+0x16>
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	e000      	b.n	8004dfa <osDelay+0x18>
 8004df8:	2301      	movs	r3, #1
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f000 fe22 	bl	8005a44 <vTaskDelay>
  
  return osOK;
 8004e00:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3710      	adds	r7, #16
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}

08004e0a <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8004e0a:	b590      	push	{r4, r7, lr}
 8004e0c:	b085      	sub	sp, #20
 8004e0e:	af02      	add	r7, sp, #8
 8004e10:	6078      	str	r0, [r7, #4]
 8004e12:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d011      	beq.n	8004e40 <osMessageCreate+0x36>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d00d      	beq.n	8004e40 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6818      	ldr	r0, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6859      	ldr	r1, [r3, #4]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	689a      	ldr	r2, [r3, #8]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	2400      	movs	r4, #0
 8004e36:	9400      	str	r4, [sp, #0]
 8004e38:	f000 f92c 	bl	8005094 <xQueueGenericCreateStatic>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	e008      	b.n	8004e52 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6818      	ldr	r0, [r3, #0]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	4619      	mov	r1, r3
 8004e4c:	f000 f99a 	bl	8005184 <xQueueGenericCreate>
 8004e50:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	370c      	adds	r7, #12
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd90      	pop	{r4, r7, pc}

08004e5a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	b083      	sub	sp, #12
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f103 0208 	add.w	r2, r3, #8
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f04f 32ff 	mov.w	r2, #4294967295
 8004e72:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f103 0208 	add.w	r2, r3, #8
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f103 0208 	add.w	r2, r3, #8
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e8e:	bf00      	nop
 8004e90:	370c      	adds	r7, #12
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr

08004e9a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e9a:	b480      	push	{r7}
 8004e9c:	b083      	sub	sp, #12
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004ea8:	bf00      	nop
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b085      	sub	sp, #20
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	68fa      	ldr	r2, [r7, #12]
 8004ec8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	689a      	ldr	r2, [r3, #8]
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	683a      	ldr	r2, [r7, #0]
 8004ed8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	1c5a      	adds	r2, r3, #1
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	601a      	str	r2, [r3, #0]
}
 8004ef0:	bf00      	nop
 8004ef2:	3714      	adds	r7, #20
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004efc:	b480      	push	{r7}
 8004efe:	b085      	sub	sp, #20
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f12:	d103      	bne.n	8004f1c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	60fb      	str	r3, [r7, #12]
 8004f1a:	e00c      	b.n	8004f36 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	3308      	adds	r3, #8
 8004f20:	60fb      	str	r3, [r7, #12]
 8004f22:	e002      	b.n	8004f2a <vListInsert+0x2e>
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	60fb      	str	r3, [r7, #12]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	68ba      	ldr	r2, [r7, #8]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d2f6      	bcs.n	8004f24 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	685a      	ldr	r2, [r3, #4]
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	683a      	ldr	r2, [r7, #0]
 8004f44:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	683a      	ldr	r2, [r7, #0]
 8004f50:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	1c5a      	adds	r2, r3, #1
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	601a      	str	r2, [r3, #0]
}
 8004f62:	bf00      	nop
 8004f64:	3714      	adds	r7, #20
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr

08004f6e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f6e:	b480      	push	{r7}
 8004f70:	b085      	sub	sp, #20
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	691b      	ldr	r3, [r3, #16]
 8004f7a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	6892      	ldr	r2, [r2, #8]
 8004f84:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	6852      	ldr	r2, [r2, #4]
 8004f8e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d103      	bne.n	8004fa2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	689a      	ldr	r2, [r3, #8]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	1e5a      	subs	r2, r3, #1
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3714      	adds	r7, #20
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
	...

08004fc4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d10a      	bne.n	8004fee <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fdc:	f383 8811 	msr	BASEPRI, r3
 8004fe0:	f3bf 8f6f 	isb	sy
 8004fe4:	f3bf 8f4f 	dsb	sy
 8004fe8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004fea:	bf00      	nop
 8004fec:	e7fe      	b.n	8004fec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004fee:	f001 fb91 	bl	8006714 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ffa:	68f9      	ldr	r1, [r7, #12]
 8004ffc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004ffe:	fb01 f303 	mul.w	r3, r1, r3
 8005002:	441a      	add	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2200      	movs	r2, #0
 800500c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800501e:	3b01      	subs	r3, #1
 8005020:	68f9      	ldr	r1, [r7, #12]
 8005022:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005024:	fb01 f303 	mul.w	r3, r1, r3
 8005028:	441a      	add	r2, r3
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	22ff      	movs	r2, #255	; 0xff
 8005032:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	22ff      	movs	r2, #255	; 0xff
 800503a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d114      	bne.n	800506e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d01a      	beq.n	8005082 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	3310      	adds	r3, #16
 8005050:	4618      	mov	r0, r3
 8005052:	f000 ff6d 	bl	8005f30 <xTaskRemoveFromEventList>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d012      	beq.n	8005082 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800505c:	4b0c      	ldr	r3, [pc, #48]	; (8005090 <xQueueGenericReset+0xcc>)
 800505e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005062:	601a      	str	r2, [r3, #0]
 8005064:	f3bf 8f4f 	dsb	sy
 8005068:	f3bf 8f6f 	isb	sy
 800506c:	e009      	b.n	8005082 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	3310      	adds	r3, #16
 8005072:	4618      	mov	r0, r3
 8005074:	f7ff fef1 	bl	8004e5a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	3324      	adds	r3, #36	; 0x24
 800507c:	4618      	mov	r0, r3
 800507e:	f7ff feec 	bl	8004e5a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005082:	f001 fb77 	bl	8006774 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005086:	2301      	movs	r3, #1
}
 8005088:	4618      	mov	r0, r3
 800508a:	3710      	adds	r7, #16
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	e000ed04 	.word	0xe000ed04

08005094 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005094:	b580      	push	{r7, lr}
 8005096:	b08e      	sub	sp, #56	; 0x38
 8005098:	af02      	add	r7, sp, #8
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	60b9      	str	r1, [r7, #8]
 800509e:	607a      	str	r2, [r7, #4]
 80050a0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10a      	bne.n	80050be <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80050a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ac:	f383 8811 	msr	BASEPRI, r3
 80050b0:	f3bf 8f6f 	isb	sy
 80050b4:	f3bf 8f4f 	dsb	sy
 80050b8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80050ba:	bf00      	nop
 80050bc:	e7fe      	b.n	80050bc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d10a      	bne.n	80050da <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80050c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c8:	f383 8811 	msr	BASEPRI, r3
 80050cc:	f3bf 8f6f 	isb	sy
 80050d0:	f3bf 8f4f 	dsb	sy
 80050d4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80050d6:	bf00      	nop
 80050d8:	e7fe      	b.n	80050d8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d002      	beq.n	80050e6 <xQueueGenericCreateStatic+0x52>
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d001      	beq.n	80050ea <xQueueGenericCreateStatic+0x56>
 80050e6:	2301      	movs	r3, #1
 80050e8:	e000      	b.n	80050ec <xQueueGenericCreateStatic+0x58>
 80050ea:	2300      	movs	r3, #0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d10a      	bne.n	8005106 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80050f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050f4:	f383 8811 	msr	BASEPRI, r3
 80050f8:	f3bf 8f6f 	isb	sy
 80050fc:	f3bf 8f4f 	dsb	sy
 8005100:	623b      	str	r3, [r7, #32]
}
 8005102:	bf00      	nop
 8005104:	e7fe      	b.n	8005104 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d102      	bne.n	8005112 <xQueueGenericCreateStatic+0x7e>
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <xQueueGenericCreateStatic+0x82>
 8005112:	2301      	movs	r3, #1
 8005114:	e000      	b.n	8005118 <xQueueGenericCreateStatic+0x84>
 8005116:	2300      	movs	r3, #0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d10a      	bne.n	8005132 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800511c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005120:	f383 8811 	msr	BASEPRI, r3
 8005124:	f3bf 8f6f 	isb	sy
 8005128:	f3bf 8f4f 	dsb	sy
 800512c:	61fb      	str	r3, [r7, #28]
}
 800512e:	bf00      	nop
 8005130:	e7fe      	b.n	8005130 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005132:	2348      	movs	r3, #72	; 0x48
 8005134:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	2b48      	cmp	r3, #72	; 0x48
 800513a:	d00a      	beq.n	8005152 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800513c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005140:	f383 8811 	msr	BASEPRI, r3
 8005144:	f3bf 8f6f 	isb	sy
 8005148:	f3bf 8f4f 	dsb	sy
 800514c:	61bb      	str	r3, [r7, #24]
}
 800514e:	bf00      	nop
 8005150:	e7fe      	b.n	8005150 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005152:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00d      	beq.n	800517a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800515e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005160:	2201      	movs	r2, #1
 8005162:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005166:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800516a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800516c:	9300      	str	r3, [sp, #0]
 800516e:	4613      	mov	r3, r2
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	68b9      	ldr	r1, [r7, #8]
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f000 f83f 	bl	80051f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800517a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800517c:	4618      	mov	r0, r3
 800517e:	3730      	adds	r7, #48	; 0x30
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005184:	b580      	push	{r7, lr}
 8005186:	b08a      	sub	sp, #40	; 0x28
 8005188:	af02      	add	r7, sp, #8
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	4613      	mov	r3, r2
 8005190:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d10a      	bne.n	80051ae <xQueueGenericCreate+0x2a>
	__asm volatile
 8005198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800519c:	f383 8811 	msr	BASEPRI, r3
 80051a0:	f3bf 8f6f 	isb	sy
 80051a4:	f3bf 8f4f 	dsb	sy
 80051a8:	613b      	str	r3, [r7, #16]
}
 80051aa:	bf00      	nop
 80051ac:	e7fe      	b.n	80051ac <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	68ba      	ldr	r2, [r7, #8]
 80051b2:	fb02 f303 	mul.w	r3, r2, r3
 80051b6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	3348      	adds	r3, #72	; 0x48
 80051bc:	4618      	mov	r0, r3
 80051be:	f001 fbcb 	bl	8006958 <pvPortMalloc>
 80051c2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80051c4:	69bb      	ldr	r3, [r7, #24]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d011      	beq.n	80051ee <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	3348      	adds	r3, #72	; 0x48
 80051d2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80051dc:	79fa      	ldrb	r2, [r7, #7]
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	9300      	str	r3, [sp, #0]
 80051e2:	4613      	mov	r3, r2
 80051e4:	697a      	ldr	r2, [r7, #20]
 80051e6:	68b9      	ldr	r1, [r7, #8]
 80051e8:	68f8      	ldr	r0, [r7, #12]
 80051ea:	f000 f805 	bl	80051f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80051ee:	69bb      	ldr	r3, [r7, #24]
	}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3720      	adds	r7, #32
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
 8005204:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d103      	bne.n	8005214 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	69ba      	ldr	r2, [r7, #24]
 8005210:	601a      	str	r2, [r3, #0]
 8005212:	e002      	b.n	800521a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800521a:	69bb      	ldr	r3, [r7, #24]
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	68ba      	ldr	r2, [r7, #8]
 8005224:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005226:	2101      	movs	r1, #1
 8005228:	69b8      	ldr	r0, [r7, #24]
 800522a:	f7ff fecb 	bl	8004fc4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800522e:	bf00      	nop
 8005230:	3710      	adds	r7, #16
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005236:	b580      	push	{r7, lr}
 8005238:	b090      	sub	sp, #64	; 0x40
 800523a:	af00      	add	r7, sp, #0
 800523c:	60f8      	str	r0, [r7, #12]
 800523e:	60b9      	str	r1, [r7, #8]
 8005240:	607a      	str	r2, [r7, #4]
 8005242:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8005248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800524a:	2b00      	cmp	r3, #0
 800524c:	d10a      	bne.n	8005264 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800524e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005252:	f383 8811 	msr	BASEPRI, r3
 8005256:	f3bf 8f6f 	isb	sy
 800525a:	f3bf 8f4f 	dsb	sy
 800525e:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005260:	bf00      	nop
 8005262:	e7fe      	b.n	8005262 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d103      	bne.n	8005272 <xQueueGenericSendFromISR+0x3c>
 800526a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800526c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <xQueueGenericSendFromISR+0x40>
 8005272:	2301      	movs	r3, #1
 8005274:	e000      	b.n	8005278 <xQueueGenericSendFromISR+0x42>
 8005276:	2300      	movs	r3, #0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10a      	bne.n	8005292 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800527c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005280:	f383 8811 	msr	BASEPRI, r3
 8005284:	f3bf 8f6f 	isb	sy
 8005288:	f3bf 8f4f 	dsb	sy
 800528c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800528e:	bf00      	nop
 8005290:	e7fe      	b.n	8005290 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	2b02      	cmp	r3, #2
 8005296:	d103      	bne.n	80052a0 <xQueueGenericSendFromISR+0x6a>
 8005298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800529a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800529c:	2b01      	cmp	r3, #1
 800529e:	d101      	bne.n	80052a4 <xQueueGenericSendFromISR+0x6e>
 80052a0:	2301      	movs	r3, #1
 80052a2:	e000      	b.n	80052a6 <xQueueGenericSendFromISR+0x70>
 80052a4:	2300      	movs	r3, #0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10a      	bne.n	80052c0 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80052aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ae:	f383 8811 	msr	BASEPRI, r3
 80052b2:	f3bf 8f6f 	isb	sy
 80052b6:	f3bf 8f4f 	dsb	sy
 80052ba:	623b      	str	r3, [r7, #32]
}
 80052bc:	bf00      	nop
 80052be:	e7fe      	b.n	80052be <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80052c0:	f001 fb0a 	bl	80068d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80052c4:	f3ef 8211 	mrs	r2, BASEPRI
 80052c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052cc:	f383 8811 	msr	BASEPRI, r3
 80052d0:	f3bf 8f6f 	isb	sy
 80052d4:	f3bf 8f4f 	dsb	sy
 80052d8:	61fa      	str	r2, [r7, #28]
 80052da:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80052dc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80052de:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80052e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d302      	bcc.n	80052f2 <xQueueGenericSendFromISR+0xbc>
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d12f      	bne.n	8005352 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80052f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052f8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005300:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005302:	683a      	ldr	r2, [r7, #0]
 8005304:	68b9      	ldr	r1, [r7, #8]
 8005306:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005308:	f000 f910 	bl	800552c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800530c:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005314:	d112      	bne.n	800533c <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531a:	2b00      	cmp	r3, #0
 800531c:	d016      	beq.n	800534c <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800531e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005320:	3324      	adds	r3, #36	; 0x24
 8005322:	4618      	mov	r0, r3
 8005324:	f000 fe04 	bl	8005f30 <xTaskRemoveFromEventList>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00e      	beq.n	800534c <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d00b      	beq.n	800534c <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	601a      	str	r2, [r3, #0]
 800533a:	e007      	b.n	800534c <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800533c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005340:	3301      	adds	r3, #1
 8005342:	b2db      	uxtb	r3, r3
 8005344:	b25a      	sxtb	r2, r3
 8005346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005348:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800534c:	2301      	movs	r3, #1
 800534e:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8005350:	e001      	b.n	8005356 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005352:	2300      	movs	r3, #0
 8005354:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005356:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005358:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005360:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005362:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005364:	4618      	mov	r0, r3
 8005366:	3740      	adds	r7, #64	; 0x40
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b08c      	sub	sp, #48	; 0x30
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005378:	2300      	movs	r3, #0
 800537a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005382:	2b00      	cmp	r3, #0
 8005384:	d10a      	bne.n	800539c <xQueueReceive+0x30>
	__asm volatile
 8005386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800538a:	f383 8811 	msr	BASEPRI, r3
 800538e:	f3bf 8f6f 	isb	sy
 8005392:	f3bf 8f4f 	dsb	sy
 8005396:	623b      	str	r3, [r7, #32]
}
 8005398:	bf00      	nop
 800539a:	e7fe      	b.n	800539a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d103      	bne.n	80053aa <xQueueReceive+0x3e>
 80053a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d101      	bne.n	80053ae <xQueueReceive+0x42>
 80053aa:	2301      	movs	r3, #1
 80053ac:	e000      	b.n	80053b0 <xQueueReceive+0x44>
 80053ae:	2300      	movs	r3, #0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d10a      	bne.n	80053ca <xQueueReceive+0x5e>
	__asm volatile
 80053b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b8:	f383 8811 	msr	BASEPRI, r3
 80053bc:	f3bf 8f6f 	isb	sy
 80053c0:	f3bf 8f4f 	dsb	sy
 80053c4:	61fb      	str	r3, [r7, #28]
}
 80053c6:	bf00      	nop
 80053c8:	e7fe      	b.n	80053c8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80053ca:	f000 ff6d 	bl	80062a8 <xTaskGetSchedulerState>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d102      	bne.n	80053da <xQueueReceive+0x6e>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d101      	bne.n	80053de <xQueueReceive+0x72>
 80053da:	2301      	movs	r3, #1
 80053dc:	e000      	b.n	80053e0 <xQueueReceive+0x74>
 80053de:	2300      	movs	r3, #0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d10a      	bne.n	80053fa <xQueueReceive+0x8e>
	__asm volatile
 80053e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053e8:	f383 8811 	msr	BASEPRI, r3
 80053ec:	f3bf 8f6f 	isb	sy
 80053f0:	f3bf 8f4f 	dsb	sy
 80053f4:	61bb      	str	r3, [r7, #24]
}
 80053f6:	bf00      	nop
 80053f8:	e7fe      	b.n	80053f8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80053fa:	f001 f98b 	bl	8006714 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005402:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005406:	2b00      	cmp	r3, #0
 8005408:	d01f      	beq.n	800544a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800540a:	68b9      	ldr	r1, [r7, #8]
 800540c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800540e:	f000 f8f7 	bl	8005600 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005414:	1e5a      	subs	r2, r3, #1
 8005416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005418:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800541a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800541c:	691b      	ldr	r3, [r3, #16]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00f      	beq.n	8005442 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005424:	3310      	adds	r3, #16
 8005426:	4618      	mov	r0, r3
 8005428:	f000 fd82 	bl	8005f30 <xTaskRemoveFromEventList>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d007      	beq.n	8005442 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005432:	4b3d      	ldr	r3, [pc, #244]	; (8005528 <xQueueReceive+0x1bc>)
 8005434:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005438:	601a      	str	r2, [r3, #0]
 800543a:	f3bf 8f4f 	dsb	sy
 800543e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005442:	f001 f997 	bl	8006774 <vPortExitCritical>
				return pdPASS;
 8005446:	2301      	movs	r3, #1
 8005448:	e069      	b.n	800551e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d103      	bne.n	8005458 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005450:	f001 f990 	bl	8006774 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005454:	2300      	movs	r3, #0
 8005456:	e062      	b.n	800551e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800545a:	2b00      	cmp	r3, #0
 800545c:	d106      	bne.n	800546c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800545e:	f107 0310 	add.w	r3, r7, #16
 8005462:	4618      	mov	r0, r3
 8005464:	f000 fdc6 	bl	8005ff4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005468:	2301      	movs	r3, #1
 800546a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800546c:	f001 f982 	bl	8006774 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005470:	f000 fb7c 	bl	8005b6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005474:	f001 f94e 	bl	8006714 <vPortEnterCritical>
 8005478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800547a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800547e:	b25b      	sxtb	r3, r3
 8005480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005484:	d103      	bne.n	800548e <xQueueReceive+0x122>
 8005486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005488:	2200      	movs	r2, #0
 800548a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800548e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005490:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005494:	b25b      	sxtb	r3, r3
 8005496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800549a:	d103      	bne.n	80054a4 <xQueueReceive+0x138>
 800549c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800549e:	2200      	movs	r2, #0
 80054a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054a4:	f001 f966 	bl	8006774 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80054a8:	1d3a      	adds	r2, r7, #4
 80054aa:	f107 0310 	add.w	r3, r7, #16
 80054ae:	4611      	mov	r1, r2
 80054b0:	4618      	mov	r0, r3
 80054b2:	f000 fdb5 	bl	8006020 <xTaskCheckForTimeOut>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d123      	bne.n	8005504 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054be:	f000 f917 	bl	80056f0 <prvIsQueueEmpty>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d017      	beq.n	80054f8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80054c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ca:	3324      	adds	r3, #36	; 0x24
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	4611      	mov	r1, r2
 80054d0:	4618      	mov	r0, r3
 80054d2:	f000 fd09 	bl	8005ee8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80054d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054d8:	f000 f8b8 	bl	800564c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80054dc:	f000 fb54 	bl	8005b88 <xTaskResumeAll>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d189      	bne.n	80053fa <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80054e6:	4b10      	ldr	r3, [pc, #64]	; (8005528 <xQueueReceive+0x1bc>)
 80054e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054ec:	601a      	str	r2, [r3, #0]
 80054ee:	f3bf 8f4f 	dsb	sy
 80054f2:	f3bf 8f6f 	isb	sy
 80054f6:	e780      	b.n	80053fa <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80054f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054fa:	f000 f8a7 	bl	800564c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80054fe:	f000 fb43 	bl	8005b88 <xTaskResumeAll>
 8005502:	e77a      	b.n	80053fa <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005504:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005506:	f000 f8a1 	bl	800564c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800550a:	f000 fb3d 	bl	8005b88 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800550e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005510:	f000 f8ee 	bl	80056f0 <prvIsQueueEmpty>
 8005514:	4603      	mov	r3, r0
 8005516:	2b00      	cmp	r3, #0
 8005518:	f43f af6f 	beq.w	80053fa <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800551c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800551e:	4618      	mov	r0, r3
 8005520:	3730      	adds	r7, #48	; 0x30
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	e000ed04 	.word	0xe000ed04

0800552c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b086      	sub	sp, #24
 8005530:	af00      	add	r7, sp, #0
 8005532:	60f8      	str	r0, [r7, #12]
 8005534:	60b9      	str	r1, [r7, #8]
 8005536:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005538:	2300      	movs	r3, #0
 800553a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005540:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005546:	2b00      	cmp	r3, #0
 8005548:	d10d      	bne.n	8005566 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d14d      	bne.n	80055ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	4618      	mov	r0, r3
 8005558:	f000 fec4 	bl	80062e4 <xTaskPriorityDisinherit>
 800555c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2200      	movs	r2, #0
 8005562:	609a      	str	r2, [r3, #8]
 8005564:	e043      	b.n	80055ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d119      	bne.n	80055a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6858      	ldr	r0, [r3, #4]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005574:	461a      	mov	r2, r3
 8005576:	68b9      	ldr	r1, [r7, #8]
 8005578:	f001 fc02 	bl	8006d80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	685a      	ldr	r2, [r3, #4]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005584:	441a      	add	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	685a      	ldr	r2, [r3, #4]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	429a      	cmp	r2, r3
 8005594:	d32b      	bcc.n	80055ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	605a      	str	r2, [r3, #4]
 800559e:	e026      	b.n	80055ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	68d8      	ldr	r0, [r3, #12]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a8:	461a      	mov	r2, r3
 80055aa:	68b9      	ldr	r1, [r7, #8]
 80055ac:	f001 fbe8 	bl	8006d80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	68da      	ldr	r2, [r3, #12]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b8:	425b      	negs	r3, r3
 80055ba:	441a      	add	r2, r3
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	68da      	ldr	r2, [r3, #12]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d207      	bcs.n	80055dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	689a      	ldr	r2, [r3, #8]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d4:	425b      	negs	r3, r3
 80055d6:	441a      	add	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2b02      	cmp	r3, #2
 80055e0:	d105      	bne.n	80055ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d002      	beq.n	80055ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	3b01      	subs	r3, #1
 80055ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	1c5a      	adds	r2, r3, #1
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80055f6:	697b      	ldr	r3, [r7, #20]
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3718      	adds	r7, #24
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b082      	sub	sp, #8
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800560e:	2b00      	cmp	r3, #0
 8005610:	d018      	beq.n	8005644 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	68da      	ldr	r2, [r3, #12]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561a:	441a      	add	r2, r3
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	68da      	ldr	r2, [r3, #12]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	429a      	cmp	r2, r3
 800562a:	d303      	bcc.n	8005634 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	68d9      	ldr	r1, [r3, #12]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563c:	461a      	mov	r2, r3
 800563e:	6838      	ldr	r0, [r7, #0]
 8005640:	f001 fb9e 	bl	8006d80 <memcpy>
	}
}
 8005644:	bf00      	nop
 8005646:	3708      	adds	r7, #8
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}

0800564c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b084      	sub	sp, #16
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005654:	f001 f85e 	bl	8006714 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800565e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005660:	e011      	b.n	8005686 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005666:	2b00      	cmp	r3, #0
 8005668:	d012      	beq.n	8005690 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	3324      	adds	r3, #36	; 0x24
 800566e:	4618      	mov	r0, r3
 8005670:	f000 fc5e 	bl	8005f30 <xTaskRemoveFromEventList>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d001      	beq.n	800567e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800567a:	f000 fd33 	bl	80060e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800567e:	7bfb      	ldrb	r3, [r7, #15]
 8005680:	3b01      	subs	r3, #1
 8005682:	b2db      	uxtb	r3, r3
 8005684:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005686:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800568a:	2b00      	cmp	r3, #0
 800568c:	dce9      	bgt.n	8005662 <prvUnlockQueue+0x16>
 800568e:	e000      	b.n	8005692 <prvUnlockQueue+0x46>
					break;
 8005690:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	22ff      	movs	r2, #255	; 0xff
 8005696:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800569a:	f001 f86b 	bl	8006774 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800569e:	f001 f839 	bl	8006714 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80056a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80056aa:	e011      	b.n	80056d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	691b      	ldr	r3, [r3, #16]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d012      	beq.n	80056da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	3310      	adds	r3, #16
 80056b8:	4618      	mov	r0, r3
 80056ba:	f000 fc39 	bl	8005f30 <xTaskRemoveFromEventList>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d001      	beq.n	80056c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80056c4:	f000 fd0e 	bl	80060e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80056c8:	7bbb      	ldrb	r3, [r7, #14]
 80056ca:	3b01      	subs	r3, #1
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80056d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	dce9      	bgt.n	80056ac <prvUnlockQueue+0x60>
 80056d8:	e000      	b.n	80056dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80056da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	22ff      	movs	r2, #255	; 0xff
 80056e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80056e4:	f001 f846 	bl	8006774 <vPortExitCritical>
}
 80056e8:	bf00      	nop
 80056ea:	3710      	adds	r7, #16
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}

080056f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b084      	sub	sp, #16
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80056f8:	f001 f80c 	bl	8006714 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005700:	2b00      	cmp	r3, #0
 8005702:	d102      	bne.n	800570a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005704:	2301      	movs	r3, #1
 8005706:	60fb      	str	r3, [r7, #12]
 8005708:	e001      	b.n	800570e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800570a:	2300      	movs	r3, #0
 800570c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800570e:	f001 f831 	bl	8006774 <vPortExitCritical>

	return xReturn;
 8005712:	68fb      	ldr	r3, [r7, #12]
}
 8005714:	4618      	mov	r0, r3
 8005716:	3710      	adds	r7, #16
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800571c:	b580      	push	{r7, lr}
 800571e:	b08e      	sub	sp, #56	; 0x38
 8005720:	af04      	add	r7, sp, #16
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	60b9      	str	r1, [r7, #8]
 8005726:	607a      	str	r2, [r7, #4]
 8005728:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800572a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800572c:	2b00      	cmp	r3, #0
 800572e:	d10a      	bne.n	8005746 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005734:	f383 8811 	msr	BASEPRI, r3
 8005738:	f3bf 8f6f 	isb	sy
 800573c:	f3bf 8f4f 	dsb	sy
 8005740:	623b      	str	r3, [r7, #32]
}
 8005742:	bf00      	nop
 8005744:	e7fe      	b.n	8005744 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005748:	2b00      	cmp	r3, #0
 800574a:	d10a      	bne.n	8005762 <xTaskCreateStatic+0x46>
	__asm volatile
 800574c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005750:	f383 8811 	msr	BASEPRI, r3
 8005754:	f3bf 8f6f 	isb	sy
 8005758:	f3bf 8f4f 	dsb	sy
 800575c:	61fb      	str	r3, [r7, #28]
}
 800575e:	bf00      	nop
 8005760:	e7fe      	b.n	8005760 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005762:	2354      	movs	r3, #84	; 0x54
 8005764:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	2b54      	cmp	r3, #84	; 0x54
 800576a:	d00a      	beq.n	8005782 <xTaskCreateStatic+0x66>
	__asm volatile
 800576c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005770:	f383 8811 	msr	BASEPRI, r3
 8005774:	f3bf 8f6f 	isb	sy
 8005778:	f3bf 8f4f 	dsb	sy
 800577c:	61bb      	str	r3, [r7, #24]
}
 800577e:	bf00      	nop
 8005780:	e7fe      	b.n	8005780 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005782:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005786:	2b00      	cmp	r3, #0
 8005788:	d01e      	beq.n	80057c8 <xTaskCreateStatic+0xac>
 800578a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800578c:	2b00      	cmp	r3, #0
 800578e:	d01b      	beq.n	80057c8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005792:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005796:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005798:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800579a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579c:	2202      	movs	r2, #2
 800579e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80057a2:	2300      	movs	r3, #0
 80057a4:	9303      	str	r3, [sp, #12]
 80057a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a8:	9302      	str	r3, [sp, #8]
 80057aa:	f107 0314 	add.w	r3, r7, #20
 80057ae:	9301      	str	r3, [sp, #4]
 80057b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	68b9      	ldr	r1, [r7, #8]
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f000 f850 	bl	8005860 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80057c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80057c2:	f000 f8d5 	bl	8005970 <prvAddNewTaskToReadyList>
 80057c6:	e001      	b.n	80057cc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80057c8:	2300      	movs	r3, #0
 80057ca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80057cc:	697b      	ldr	r3, [r7, #20]
	}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3728      	adds	r7, #40	; 0x28
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}

080057d6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b08c      	sub	sp, #48	; 0x30
 80057da:	af04      	add	r7, sp, #16
 80057dc:	60f8      	str	r0, [r7, #12]
 80057de:	60b9      	str	r1, [r7, #8]
 80057e0:	603b      	str	r3, [r7, #0]
 80057e2:	4613      	mov	r3, r2
 80057e4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80057e6:	88fb      	ldrh	r3, [r7, #6]
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	4618      	mov	r0, r3
 80057ec:	f001 f8b4 	bl	8006958 <pvPortMalloc>
 80057f0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00e      	beq.n	8005816 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80057f8:	2054      	movs	r0, #84	; 0x54
 80057fa:	f001 f8ad 	bl	8006958 <pvPortMalloc>
 80057fe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005806:	69fb      	ldr	r3, [r7, #28]
 8005808:	697a      	ldr	r2, [r7, #20]
 800580a:	631a      	str	r2, [r3, #48]	; 0x30
 800580c:	e005      	b.n	800581a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800580e:	6978      	ldr	r0, [r7, #20]
 8005810:	f001 f96e 	bl	8006af0 <vPortFree>
 8005814:	e001      	b.n	800581a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005816:	2300      	movs	r3, #0
 8005818:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d017      	beq.n	8005850 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005828:	88fa      	ldrh	r2, [r7, #6]
 800582a:	2300      	movs	r3, #0
 800582c:	9303      	str	r3, [sp, #12]
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	9302      	str	r3, [sp, #8]
 8005832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005834:	9301      	str	r3, [sp, #4]
 8005836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005838:	9300      	str	r3, [sp, #0]
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	68b9      	ldr	r1, [r7, #8]
 800583e:	68f8      	ldr	r0, [r7, #12]
 8005840:	f000 f80e 	bl	8005860 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005844:	69f8      	ldr	r0, [r7, #28]
 8005846:	f000 f893 	bl	8005970 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800584a:	2301      	movs	r3, #1
 800584c:	61bb      	str	r3, [r7, #24]
 800584e:	e002      	b.n	8005856 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005850:	f04f 33ff 	mov.w	r3, #4294967295
 8005854:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005856:	69bb      	ldr	r3, [r7, #24]
	}
 8005858:	4618      	mov	r0, r3
 800585a:	3720      	adds	r7, #32
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b088      	sub	sp, #32
 8005864:	af00      	add	r7, sp, #0
 8005866:	60f8      	str	r0, [r7, #12]
 8005868:	60b9      	str	r1, [r7, #8]
 800586a:	607a      	str	r2, [r7, #4]
 800586c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800586e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005870:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005878:	3b01      	subs	r3, #1
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	4413      	add	r3, r2
 800587e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005880:	69bb      	ldr	r3, [r7, #24]
 8005882:	f023 0307 	bic.w	r3, r3, #7
 8005886:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	f003 0307 	and.w	r3, r3, #7
 800588e:	2b00      	cmp	r3, #0
 8005890:	d00a      	beq.n	80058a8 <prvInitialiseNewTask+0x48>
	__asm volatile
 8005892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005896:	f383 8811 	msr	BASEPRI, r3
 800589a:	f3bf 8f6f 	isb	sy
 800589e:	f3bf 8f4f 	dsb	sy
 80058a2:	617b      	str	r3, [r7, #20]
}
 80058a4:	bf00      	nop
 80058a6:	e7fe      	b.n	80058a6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d01f      	beq.n	80058ee <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80058ae:	2300      	movs	r3, #0
 80058b0:	61fb      	str	r3, [r7, #28]
 80058b2:	e012      	b.n	80058da <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80058b4:	68ba      	ldr	r2, [r7, #8]
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	4413      	add	r3, r2
 80058ba:	7819      	ldrb	r1, [r3, #0]
 80058bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	4413      	add	r3, r2
 80058c2:	3334      	adds	r3, #52	; 0x34
 80058c4:	460a      	mov	r2, r1
 80058c6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80058c8:	68ba      	ldr	r2, [r7, #8]
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	4413      	add	r3, r2
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d006      	beq.n	80058e2 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	3301      	adds	r3, #1
 80058d8:	61fb      	str	r3, [r7, #28]
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	2b0f      	cmp	r3, #15
 80058de:	d9e9      	bls.n	80058b4 <prvInitialiseNewTask+0x54>
 80058e0:	e000      	b.n	80058e4 <prvInitialiseNewTask+0x84>
			{
				break;
 80058e2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80058e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80058ec:	e003      	b.n	80058f6 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80058ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80058f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058f8:	2b06      	cmp	r3, #6
 80058fa:	d901      	bls.n	8005900 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80058fc:	2306      	movs	r3, #6
 80058fe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005902:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005904:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005908:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800590a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800590c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800590e:	2200      	movs	r2, #0
 8005910:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005914:	3304      	adds	r3, #4
 8005916:	4618      	mov	r0, r3
 8005918:	f7ff fabf 	bl	8004e9a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800591c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800591e:	3318      	adds	r3, #24
 8005920:	4618      	mov	r0, r3
 8005922:	f7ff faba 	bl	8004e9a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005928:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800592a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800592c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800592e:	f1c3 0207 	rsb	r2, r3, #7
 8005932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005934:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005938:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800593a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800593c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800593e:	2200      	movs	r2, #0
 8005940:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005944:	2200      	movs	r2, #0
 8005946:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800594a:	683a      	ldr	r2, [r7, #0]
 800594c:	68f9      	ldr	r1, [r7, #12]
 800594e:	69b8      	ldr	r0, [r7, #24]
 8005950:	f000 fdb4 	bl	80064bc <pxPortInitialiseStack>
 8005954:	4602      	mov	r2, r0
 8005956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005958:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800595a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800595c:	2b00      	cmp	r3, #0
 800595e:	d002      	beq.n	8005966 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005962:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005964:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005966:	bf00      	nop
 8005968:	3720      	adds	r7, #32
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
	...

08005970 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b082      	sub	sp, #8
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005978:	f000 fecc 	bl	8006714 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800597c:	4b2a      	ldr	r3, [pc, #168]	; (8005a28 <prvAddNewTaskToReadyList+0xb8>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	3301      	adds	r3, #1
 8005982:	4a29      	ldr	r2, [pc, #164]	; (8005a28 <prvAddNewTaskToReadyList+0xb8>)
 8005984:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005986:	4b29      	ldr	r3, [pc, #164]	; (8005a2c <prvAddNewTaskToReadyList+0xbc>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d109      	bne.n	80059a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800598e:	4a27      	ldr	r2, [pc, #156]	; (8005a2c <prvAddNewTaskToReadyList+0xbc>)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005994:	4b24      	ldr	r3, [pc, #144]	; (8005a28 <prvAddNewTaskToReadyList+0xb8>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2b01      	cmp	r3, #1
 800599a:	d110      	bne.n	80059be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800599c:	f000 fbc6 	bl	800612c <prvInitialiseTaskLists>
 80059a0:	e00d      	b.n	80059be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80059a2:	4b23      	ldr	r3, [pc, #140]	; (8005a30 <prvAddNewTaskToReadyList+0xc0>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d109      	bne.n	80059be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80059aa:	4b20      	ldr	r3, [pc, #128]	; (8005a2c <prvAddNewTaskToReadyList+0xbc>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d802      	bhi.n	80059be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80059b8:	4a1c      	ldr	r2, [pc, #112]	; (8005a2c <prvAddNewTaskToReadyList+0xbc>)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80059be:	4b1d      	ldr	r3, [pc, #116]	; (8005a34 <prvAddNewTaskToReadyList+0xc4>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	3301      	adds	r3, #1
 80059c4:	4a1b      	ldr	r2, [pc, #108]	; (8005a34 <prvAddNewTaskToReadyList+0xc4>)
 80059c6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059cc:	2201      	movs	r2, #1
 80059ce:	409a      	lsls	r2, r3
 80059d0:	4b19      	ldr	r3, [pc, #100]	; (8005a38 <prvAddNewTaskToReadyList+0xc8>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	4a18      	ldr	r2, [pc, #96]	; (8005a38 <prvAddNewTaskToReadyList+0xc8>)
 80059d8:	6013      	str	r3, [r2, #0]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059de:	4613      	mov	r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	4413      	add	r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	4a15      	ldr	r2, [pc, #84]	; (8005a3c <prvAddNewTaskToReadyList+0xcc>)
 80059e8:	441a      	add	r2, r3
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	3304      	adds	r3, #4
 80059ee:	4619      	mov	r1, r3
 80059f0:	4610      	mov	r0, r2
 80059f2:	f7ff fa5f 	bl	8004eb4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80059f6:	f000 febd 	bl	8006774 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80059fa:	4b0d      	ldr	r3, [pc, #52]	; (8005a30 <prvAddNewTaskToReadyList+0xc0>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00e      	beq.n	8005a20 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005a02:	4b0a      	ldr	r3, [pc, #40]	; (8005a2c <prvAddNewTaskToReadyList+0xbc>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d207      	bcs.n	8005a20 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005a10:	4b0b      	ldr	r3, [pc, #44]	; (8005a40 <prvAddNewTaskToReadyList+0xd0>)
 8005a12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a16:	601a      	str	r2, [r3, #0]
 8005a18:	f3bf 8f4f 	dsb	sy
 8005a1c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a20:	bf00      	nop
 8005a22:	3708      	adds	r7, #8
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	20000818 	.word	0x20000818
 8005a2c:	20000718 	.word	0x20000718
 8005a30:	20000824 	.word	0x20000824
 8005a34:	20000834 	.word	0x20000834
 8005a38:	20000820 	.word	0x20000820
 8005a3c:	2000071c 	.word	0x2000071c
 8005a40:	e000ed04 	.word	0xe000ed04

08005a44 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d017      	beq.n	8005a86 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005a56:	4b13      	ldr	r3, [pc, #76]	; (8005aa4 <vTaskDelay+0x60>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00a      	beq.n	8005a74 <vTaskDelay+0x30>
	__asm volatile
 8005a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a62:	f383 8811 	msr	BASEPRI, r3
 8005a66:	f3bf 8f6f 	isb	sy
 8005a6a:	f3bf 8f4f 	dsb	sy
 8005a6e:	60bb      	str	r3, [r7, #8]
}
 8005a70:	bf00      	nop
 8005a72:	e7fe      	b.n	8005a72 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005a74:	f000 f87a 	bl	8005b6c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005a78:	2100      	movs	r1, #0
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 fcb8 	bl	80063f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005a80:	f000 f882 	bl	8005b88 <xTaskResumeAll>
 8005a84:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d107      	bne.n	8005a9c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005a8c:	4b06      	ldr	r3, [pc, #24]	; (8005aa8 <vTaskDelay+0x64>)
 8005a8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a92:	601a      	str	r2, [r3, #0]
 8005a94:	f3bf 8f4f 	dsb	sy
 8005a98:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005a9c:	bf00      	nop
 8005a9e:	3710      	adds	r7, #16
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	20000840 	.word	0x20000840
 8005aa8:	e000ed04 	.word	0xe000ed04

08005aac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b08a      	sub	sp, #40	; 0x28
 8005ab0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005aba:	463a      	mov	r2, r7
 8005abc:	1d39      	adds	r1, r7, #4
 8005abe:	f107 0308 	add.w	r3, r7, #8
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7fb fe70 	bl	80017a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005ac8:	6839      	ldr	r1, [r7, #0]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	68ba      	ldr	r2, [r7, #8]
 8005ace:	9202      	str	r2, [sp, #8]
 8005ad0:	9301      	str	r3, [sp, #4]
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	9300      	str	r3, [sp, #0]
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	460a      	mov	r2, r1
 8005ada:	491e      	ldr	r1, [pc, #120]	; (8005b54 <vTaskStartScheduler+0xa8>)
 8005adc:	481e      	ldr	r0, [pc, #120]	; (8005b58 <vTaskStartScheduler+0xac>)
 8005ade:	f7ff fe1d 	bl	800571c <xTaskCreateStatic>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	4a1d      	ldr	r2, [pc, #116]	; (8005b5c <vTaskStartScheduler+0xb0>)
 8005ae6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005ae8:	4b1c      	ldr	r3, [pc, #112]	; (8005b5c <vTaskStartScheduler+0xb0>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d002      	beq.n	8005af6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005af0:	2301      	movs	r3, #1
 8005af2:	617b      	str	r3, [r7, #20]
 8005af4:	e001      	b.n	8005afa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005af6:	2300      	movs	r3, #0
 8005af8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d116      	bne.n	8005b2e <vTaskStartScheduler+0x82>
	__asm volatile
 8005b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b04:	f383 8811 	msr	BASEPRI, r3
 8005b08:	f3bf 8f6f 	isb	sy
 8005b0c:	f3bf 8f4f 	dsb	sy
 8005b10:	613b      	str	r3, [r7, #16]
}
 8005b12:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005b14:	4b12      	ldr	r3, [pc, #72]	; (8005b60 <vTaskStartScheduler+0xb4>)
 8005b16:	f04f 32ff 	mov.w	r2, #4294967295
 8005b1a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005b1c:	4b11      	ldr	r3, [pc, #68]	; (8005b64 <vTaskStartScheduler+0xb8>)
 8005b1e:	2201      	movs	r2, #1
 8005b20:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005b22:	4b11      	ldr	r3, [pc, #68]	; (8005b68 <vTaskStartScheduler+0xbc>)
 8005b24:	2200      	movs	r2, #0
 8005b26:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005b28:	f000 fd52 	bl	80065d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005b2c:	e00e      	b.n	8005b4c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b34:	d10a      	bne.n	8005b4c <vTaskStartScheduler+0xa0>
	__asm volatile
 8005b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b3a:	f383 8811 	msr	BASEPRI, r3
 8005b3e:	f3bf 8f6f 	isb	sy
 8005b42:	f3bf 8f4f 	dsb	sy
 8005b46:	60fb      	str	r3, [r7, #12]
}
 8005b48:	bf00      	nop
 8005b4a:	e7fe      	b.n	8005b4a <vTaskStartScheduler+0x9e>
}
 8005b4c:	bf00      	nop
 8005b4e:	3718      	adds	r7, #24
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	08009c7c 	.word	0x08009c7c
 8005b58:	080060fd 	.word	0x080060fd
 8005b5c:	2000083c 	.word	0x2000083c
 8005b60:	20000838 	.word	0x20000838
 8005b64:	20000824 	.word	0x20000824
 8005b68:	2000081c 	.word	0x2000081c

08005b6c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005b70:	4b04      	ldr	r3, [pc, #16]	; (8005b84 <vTaskSuspendAll+0x18>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	3301      	adds	r3, #1
 8005b76:	4a03      	ldr	r2, [pc, #12]	; (8005b84 <vTaskSuspendAll+0x18>)
 8005b78:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005b7a:	bf00      	nop
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr
 8005b84:	20000840 	.word	0x20000840

08005b88 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005b92:	2300      	movs	r3, #0
 8005b94:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005b96:	4b41      	ldr	r3, [pc, #260]	; (8005c9c <xTaskResumeAll+0x114>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d10a      	bne.n	8005bb4 <xTaskResumeAll+0x2c>
	__asm volatile
 8005b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba2:	f383 8811 	msr	BASEPRI, r3
 8005ba6:	f3bf 8f6f 	isb	sy
 8005baa:	f3bf 8f4f 	dsb	sy
 8005bae:	603b      	str	r3, [r7, #0]
}
 8005bb0:	bf00      	nop
 8005bb2:	e7fe      	b.n	8005bb2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005bb4:	f000 fdae 	bl	8006714 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005bb8:	4b38      	ldr	r3, [pc, #224]	; (8005c9c <xTaskResumeAll+0x114>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	4a37      	ldr	r2, [pc, #220]	; (8005c9c <xTaskResumeAll+0x114>)
 8005bc0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bc2:	4b36      	ldr	r3, [pc, #216]	; (8005c9c <xTaskResumeAll+0x114>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d161      	bne.n	8005c8e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005bca:	4b35      	ldr	r3, [pc, #212]	; (8005ca0 <xTaskResumeAll+0x118>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d05d      	beq.n	8005c8e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005bd2:	e02e      	b.n	8005c32 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bd4:	4b33      	ldr	r3, [pc, #204]	; (8005ca4 <xTaskResumeAll+0x11c>)
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	3318      	adds	r3, #24
 8005be0:	4618      	mov	r0, r3
 8005be2:	f7ff f9c4 	bl	8004f6e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	3304      	adds	r3, #4
 8005bea:	4618      	mov	r0, r3
 8005bec:	f7ff f9bf 	bl	8004f6e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	409a      	lsls	r2, r3
 8005bf8:	4b2b      	ldr	r3, [pc, #172]	; (8005ca8 <xTaskResumeAll+0x120>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	4a2a      	ldr	r2, [pc, #168]	; (8005ca8 <xTaskResumeAll+0x120>)
 8005c00:	6013      	str	r3, [r2, #0]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c06:	4613      	mov	r3, r2
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	4413      	add	r3, r2
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	4a27      	ldr	r2, [pc, #156]	; (8005cac <xTaskResumeAll+0x124>)
 8005c10:	441a      	add	r2, r3
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	3304      	adds	r3, #4
 8005c16:	4619      	mov	r1, r3
 8005c18:	4610      	mov	r0, r2
 8005c1a:	f7ff f94b 	bl	8004eb4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c22:	4b23      	ldr	r3, [pc, #140]	; (8005cb0 <xTaskResumeAll+0x128>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d302      	bcc.n	8005c32 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005c2c:	4b21      	ldr	r3, [pc, #132]	; (8005cb4 <xTaskResumeAll+0x12c>)
 8005c2e:	2201      	movs	r2, #1
 8005c30:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c32:	4b1c      	ldr	r3, [pc, #112]	; (8005ca4 <xTaskResumeAll+0x11c>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1cc      	bne.n	8005bd4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d001      	beq.n	8005c44 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005c40:	f000 fb12 	bl	8006268 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005c44:	4b1c      	ldr	r3, [pc, #112]	; (8005cb8 <xTaskResumeAll+0x130>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d010      	beq.n	8005c72 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005c50:	f000 f836 	bl	8005cc0 <xTaskIncrementTick>
 8005c54:	4603      	mov	r3, r0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d002      	beq.n	8005c60 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005c5a:	4b16      	ldr	r3, [pc, #88]	; (8005cb4 <xTaskResumeAll+0x12c>)
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	3b01      	subs	r3, #1
 8005c64:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1f1      	bne.n	8005c50 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8005c6c:	4b12      	ldr	r3, [pc, #72]	; (8005cb8 <xTaskResumeAll+0x130>)
 8005c6e:	2200      	movs	r2, #0
 8005c70:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005c72:	4b10      	ldr	r3, [pc, #64]	; (8005cb4 <xTaskResumeAll+0x12c>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d009      	beq.n	8005c8e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005c7e:	4b0f      	ldr	r3, [pc, #60]	; (8005cbc <xTaskResumeAll+0x134>)
 8005c80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c84:	601a      	str	r2, [r3, #0]
 8005c86:	f3bf 8f4f 	dsb	sy
 8005c8a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005c8e:	f000 fd71 	bl	8006774 <vPortExitCritical>

	return xAlreadyYielded;
 8005c92:	68bb      	ldr	r3, [r7, #8]
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3710      	adds	r7, #16
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}
 8005c9c:	20000840 	.word	0x20000840
 8005ca0:	20000818 	.word	0x20000818
 8005ca4:	200007d8 	.word	0x200007d8
 8005ca8:	20000820 	.word	0x20000820
 8005cac:	2000071c 	.word	0x2000071c
 8005cb0:	20000718 	.word	0x20000718
 8005cb4:	2000082c 	.word	0x2000082c
 8005cb8:	20000828 	.word	0x20000828
 8005cbc:	e000ed04 	.word	0xe000ed04

08005cc0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b086      	sub	sp, #24
 8005cc4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cca:	4b4e      	ldr	r3, [pc, #312]	; (8005e04 <xTaskIncrementTick+0x144>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	f040 808e 	bne.w	8005df0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005cd4:	4b4c      	ldr	r3, [pc, #304]	; (8005e08 <xTaskIncrementTick+0x148>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	3301      	adds	r3, #1
 8005cda:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005cdc:	4a4a      	ldr	r2, [pc, #296]	; (8005e08 <xTaskIncrementTick+0x148>)
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d120      	bne.n	8005d2a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005ce8:	4b48      	ldr	r3, [pc, #288]	; (8005e0c <xTaskIncrementTick+0x14c>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00a      	beq.n	8005d08 <xTaskIncrementTick+0x48>
	__asm volatile
 8005cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cf6:	f383 8811 	msr	BASEPRI, r3
 8005cfa:	f3bf 8f6f 	isb	sy
 8005cfe:	f3bf 8f4f 	dsb	sy
 8005d02:	603b      	str	r3, [r7, #0]
}
 8005d04:	bf00      	nop
 8005d06:	e7fe      	b.n	8005d06 <xTaskIncrementTick+0x46>
 8005d08:	4b40      	ldr	r3, [pc, #256]	; (8005e0c <xTaskIncrementTick+0x14c>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	60fb      	str	r3, [r7, #12]
 8005d0e:	4b40      	ldr	r3, [pc, #256]	; (8005e10 <xTaskIncrementTick+0x150>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a3e      	ldr	r2, [pc, #248]	; (8005e0c <xTaskIncrementTick+0x14c>)
 8005d14:	6013      	str	r3, [r2, #0]
 8005d16:	4a3e      	ldr	r2, [pc, #248]	; (8005e10 <xTaskIncrementTick+0x150>)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6013      	str	r3, [r2, #0]
 8005d1c:	4b3d      	ldr	r3, [pc, #244]	; (8005e14 <xTaskIncrementTick+0x154>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	3301      	adds	r3, #1
 8005d22:	4a3c      	ldr	r2, [pc, #240]	; (8005e14 <xTaskIncrementTick+0x154>)
 8005d24:	6013      	str	r3, [r2, #0]
 8005d26:	f000 fa9f 	bl	8006268 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005d2a:	4b3b      	ldr	r3, [pc, #236]	; (8005e18 <xTaskIncrementTick+0x158>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	693a      	ldr	r2, [r7, #16]
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d348      	bcc.n	8005dc6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d34:	4b35      	ldr	r3, [pc, #212]	; (8005e0c <xTaskIncrementTick+0x14c>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d104      	bne.n	8005d48 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d3e:	4b36      	ldr	r3, [pc, #216]	; (8005e18 <xTaskIncrementTick+0x158>)
 8005d40:	f04f 32ff 	mov.w	r2, #4294967295
 8005d44:	601a      	str	r2, [r3, #0]
					break;
 8005d46:	e03e      	b.n	8005dc6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d48:	4b30      	ldr	r3, [pc, #192]	; (8005e0c <xTaskIncrementTick+0x14c>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005d58:	693a      	ldr	r2, [r7, #16]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	d203      	bcs.n	8005d68 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005d60:	4a2d      	ldr	r2, [pc, #180]	; (8005e18 <xTaskIncrementTick+0x158>)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005d66:	e02e      	b.n	8005dc6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	3304      	adds	r3, #4
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f7ff f8fe 	bl	8004f6e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d004      	beq.n	8005d84 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	3318      	adds	r3, #24
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7ff f8f5 	bl	8004f6e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d88:	2201      	movs	r2, #1
 8005d8a:	409a      	lsls	r2, r3
 8005d8c:	4b23      	ldr	r3, [pc, #140]	; (8005e1c <xTaskIncrementTick+0x15c>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	4a22      	ldr	r2, [pc, #136]	; (8005e1c <xTaskIncrementTick+0x15c>)
 8005d94:	6013      	str	r3, [r2, #0]
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d9a:	4613      	mov	r3, r2
 8005d9c:	009b      	lsls	r3, r3, #2
 8005d9e:	4413      	add	r3, r2
 8005da0:	009b      	lsls	r3, r3, #2
 8005da2:	4a1f      	ldr	r2, [pc, #124]	; (8005e20 <xTaskIncrementTick+0x160>)
 8005da4:	441a      	add	r2, r3
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	3304      	adds	r3, #4
 8005daa:	4619      	mov	r1, r3
 8005dac:	4610      	mov	r0, r2
 8005dae:	f7ff f881 	bl	8004eb4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005db6:	4b1b      	ldr	r3, [pc, #108]	; (8005e24 <xTaskIncrementTick+0x164>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d3b9      	bcc.n	8005d34 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005dc4:	e7b6      	b.n	8005d34 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005dc6:	4b17      	ldr	r3, [pc, #92]	; (8005e24 <xTaskIncrementTick+0x164>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dcc:	4914      	ldr	r1, [pc, #80]	; (8005e20 <xTaskIncrementTick+0x160>)
 8005dce:	4613      	mov	r3, r2
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	4413      	add	r3, r2
 8005dd4:	009b      	lsls	r3, r3, #2
 8005dd6:	440b      	add	r3, r1
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d901      	bls.n	8005de2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8005dde:	2301      	movs	r3, #1
 8005de0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005de2:	4b11      	ldr	r3, [pc, #68]	; (8005e28 <xTaskIncrementTick+0x168>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d007      	beq.n	8005dfa <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8005dea:	2301      	movs	r3, #1
 8005dec:	617b      	str	r3, [r7, #20]
 8005dee:	e004      	b.n	8005dfa <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005df0:	4b0e      	ldr	r3, [pc, #56]	; (8005e2c <xTaskIncrementTick+0x16c>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	3301      	adds	r3, #1
 8005df6:	4a0d      	ldr	r2, [pc, #52]	; (8005e2c <xTaskIncrementTick+0x16c>)
 8005df8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005dfa:	697b      	ldr	r3, [r7, #20]
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3718      	adds	r7, #24
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	20000840 	.word	0x20000840
 8005e08:	2000081c 	.word	0x2000081c
 8005e0c:	200007d0 	.word	0x200007d0
 8005e10:	200007d4 	.word	0x200007d4
 8005e14:	20000830 	.word	0x20000830
 8005e18:	20000838 	.word	0x20000838
 8005e1c:	20000820 	.word	0x20000820
 8005e20:	2000071c 	.word	0x2000071c
 8005e24:	20000718 	.word	0x20000718
 8005e28:	2000082c 	.word	0x2000082c
 8005e2c:	20000828 	.word	0x20000828

08005e30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005e30:	b480      	push	{r7}
 8005e32:	b087      	sub	sp, #28
 8005e34:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005e36:	4b27      	ldr	r3, [pc, #156]	; (8005ed4 <vTaskSwitchContext+0xa4>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d003      	beq.n	8005e46 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005e3e:	4b26      	ldr	r3, [pc, #152]	; (8005ed8 <vTaskSwitchContext+0xa8>)
 8005e40:	2201      	movs	r2, #1
 8005e42:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005e44:	e03f      	b.n	8005ec6 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8005e46:	4b24      	ldr	r3, [pc, #144]	; (8005ed8 <vTaskSwitchContext+0xa8>)
 8005e48:	2200      	movs	r2, #0
 8005e4a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e4c:	4b23      	ldr	r3, [pc, #140]	; (8005edc <vTaskSwitchContext+0xac>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	fab3 f383 	clz	r3, r3
 8005e58:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005e5a:	7afb      	ldrb	r3, [r7, #11]
 8005e5c:	f1c3 031f 	rsb	r3, r3, #31
 8005e60:	617b      	str	r3, [r7, #20]
 8005e62:	491f      	ldr	r1, [pc, #124]	; (8005ee0 <vTaskSwitchContext+0xb0>)
 8005e64:	697a      	ldr	r2, [r7, #20]
 8005e66:	4613      	mov	r3, r2
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	4413      	add	r3, r2
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	440b      	add	r3, r1
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d10a      	bne.n	8005e8c <vTaskSwitchContext+0x5c>
	__asm volatile
 8005e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e7a:	f383 8811 	msr	BASEPRI, r3
 8005e7e:	f3bf 8f6f 	isb	sy
 8005e82:	f3bf 8f4f 	dsb	sy
 8005e86:	607b      	str	r3, [r7, #4]
}
 8005e88:	bf00      	nop
 8005e8a:	e7fe      	b.n	8005e8a <vTaskSwitchContext+0x5a>
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	4613      	mov	r3, r2
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	4413      	add	r3, r2
 8005e94:	009b      	lsls	r3, r3, #2
 8005e96:	4a12      	ldr	r2, [pc, #72]	; (8005ee0 <vTaskSwitchContext+0xb0>)
 8005e98:	4413      	add	r3, r2
 8005e9a:	613b      	str	r3, [r7, #16]
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	685a      	ldr	r2, [r3, #4]
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	605a      	str	r2, [r3, #4]
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	685a      	ldr	r2, [r3, #4]
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	3308      	adds	r3, #8
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d104      	bne.n	8005ebc <vTaskSwitchContext+0x8c>
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	685a      	ldr	r2, [r3, #4]
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	605a      	str	r2, [r3, #4]
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	68db      	ldr	r3, [r3, #12]
 8005ec2:	4a08      	ldr	r2, [pc, #32]	; (8005ee4 <vTaskSwitchContext+0xb4>)
 8005ec4:	6013      	str	r3, [r2, #0]
}
 8005ec6:	bf00      	nop
 8005ec8:	371c      	adds	r7, #28
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
 8005ed2:	bf00      	nop
 8005ed4:	20000840 	.word	0x20000840
 8005ed8:	2000082c 	.word	0x2000082c
 8005edc:	20000820 	.word	0x20000820
 8005ee0:	2000071c 	.word	0x2000071c
 8005ee4:	20000718 	.word	0x20000718

08005ee8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
 8005ef0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d10a      	bne.n	8005f0e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005efc:	f383 8811 	msr	BASEPRI, r3
 8005f00:	f3bf 8f6f 	isb	sy
 8005f04:	f3bf 8f4f 	dsb	sy
 8005f08:	60fb      	str	r3, [r7, #12]
}
 8005f0a:	bf00      	nop
 8005f0c:	e7fe      	b.n	8005f0c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005f0e:	4b07      	ldr	r3, [pc, #28]	; (8005f2c <vTaskPlaceOnEventList+0x44>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	3318      	adds	r3, #24
 8005f14:	4619      	mov	r1, r3
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f7fe fff0 	bl	8004efc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005f1c:	2101      	movs	r1, #1
 8005f1e:	6838      	ldr	r0, [r7, #0]
 8005f20:	f000 fa66 	bl	80063f0 <prvAddCurrentTaskToDelayedList>
}
 8005f24:	bf00      	nop
 8005f26:	3710      	adds	r7, #16
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	20000718 	.word	0x20000718

08005f30 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b086      	sub	sp, #24
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d10a      	bne.n	8005f5c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f4a:	f383 8811 	msr	BASEPRI, r3
 8005f4e:	f3bf 8f6f 	isb	sy
 8005f52:	f3bf 8f4f 	dsb	sy
 8005f56:	60fb      	str	r3, [r7, #12]
}
 8005f58:	bf00      	nop
 8005f5a:	e7fe      	b.n	8005f5a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	3318      	adds	r3, #24
 8005f60:	4618      	mov	r0, r3
 8005f62:	f7ff f804 	bl	8004f6e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f66:	4b1d      	ldr	r3, [pc, #116]	; (8005fdc <xTaskRemoveFromEventList+0xac>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d11c      	bne.n	8005fa8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	3304      	adds	r3, #4
 8005f72:	4618      	mov	r0, r3
 8005f74:	f7fe fffb 	bl	8004f6e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	409a      	lsls	r2, r3
 8005f80:	4b17      	ldr	r3, [pc, #92]	; (8005fe0 <xTaskRemoveFromEventList+0xb0>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4313      	orrs	r3, r2
 8005f86:	4a16      	ldr	r2, [pc, #88]	; (8005fe0 <xTaskRemoveFromEventList+0xb0>)
 8005f88:	6013      	str	r3, [r2, #0]
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f8e:	4613      	mov	r3, r2
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	4413      	add	r3, r2
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	4a13      	ldr	r2, [pc, #76]	; (8005fe4 <xTaskRemoveFromEventList+0xb4>)
 8005f98:	441a      	add	r2, r3
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	3304      	adds	r3, #4
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	4610      	mov	r0, r2
 8005fa2:	f7fe ff87 	bl	8004eb4 <vListInsertEnd>
 8005fa6:	e005      	b.n	8005fb4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	3318      	adds	r3, #24
 8005fac:	4619      	mov	r1, r3
 8005fae:	480e      	ldr	r0, [pc, #56]	; (8005fe8 <xTaskRemoveFromEventList+0xb8>)
 8005fb0:	f7fe ff80 	bl	8004eb4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fb8:	4b0c      	ldr	r3, [pc, #48]	; (8005fec <xTaskRemoveFromEventList+0xbc>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d905      	bls.n	8005fce <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005fc6:	4b0a      	ldr	r3, [pc, #40]	; (8005ff0 <xTaskRemoveFromEventList+0xc0>)
 8005fc8:	2201      	movs	r2, #1
 8005fca:	601a      	str	r2, [r3, #0]
 8005fcc:	e001      	b.n	8005fd2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005fd2:	697b      	ldr	r3, [r7, #20]
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3718      	adds	r7, #24
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}
 8005fdc:	20000840 	.word	0x20000840
 8005fe0:	20000820 	.word	0x20000820
 8005fe4:	2000071c 	.word	0x2000071c
 8005fe8:	200007d8 	.word	0x200007d8
 8005fec:	20000718 	.word	0x20000718
 8005ff0:	2000082c 	.word	0x2000082c

08005ff4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005ffc:	4b06      	ldr	r3, [pc, #24]	; (8006018 <vTaskInternalSetTimeOutState+0x24>)
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006004:	4b05      	ldr	r3, [pc, #20]	; (800601c <vTaskInternalSetTimeOutState+0x28>)
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	605a      	str	r2, [r3, #4]
}
 800600c:	bf00      	nop
 800600e:	370c      	adds	r7, #12
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr
 8006018:	20000830 	.word	0x20000830
 800601c:	2000081c 	.word	0x2000081c

08006020 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b088      	sub	sp, #32
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d10a      	bne.n	8006046 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006034:	f383 8811 	msr	BASEPRI, r3
 8006038:	f3bf 8f6f 	isb	sy
 800603c:	f3bf 8f4f 	dsb	sy
 8006040:	613b      	str	r3, [r7, #16]
}
 8006042:	bf00      	nop
 8006044:	e7fe      	b.n	8006044 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d10a      	bne.n	8006062 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800604c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006050:	f383 8811 	msr	BASEPRI, r3
 8006054:	f3bf 8f6f 	isb	sy
 8006058:	f3bf 8f4f 	dsb	sy
 800605c:	60fb      	str	r3, [r7, #12]
}
 800605e:	bf00      	nop
 8006060:	e7fe      	b.n	8006060 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006062:	f000 fb57 	bl	8006714 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006066:	4b1d      	ldr	r3, [pc, #116]	; (80060dc <xTaskCheckForTimeOut+0xbc>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	69ba      	ldr	r2, [r7, #24]
 8006072:	1ad3      	subs	r3, r2, r3
 8006074:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800607e:	d102      	bne.n	8006086 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006080:	2300      	movs	r3, #0
 8006082:	61fb      	str	r3, [r7, #28]
 8006084:	e023      	b.n	80060ce <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	4b15      	ldr	r3, [pc, #84]	; (80060e0 <xTaskCheckForTimeOut+0xc0>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	429a      	cmp	r2, r3
 8006090:	d007      	beq.n	80060a2 <xTaskCheckForTimeOut+0x82>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	69ba      	ldr	r2, [r7, #24]
 8006098:	429a      	cmp	r2, r3
 800609a:	d302      	bcc.n	80060a2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800609c:	2301      	movs	r3, #1
 800609e:	61fb      	str	r3, [r7, #28]
 80060a0:	e015      	b.n	80060ce <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	697a      	ldr	r2, [r7, #20]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d20b      	bcs.n	80060c4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	1ad2      	subs	r2, r2, r3
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80060b8:	6878      	ldr	r0, [r7, #4]
 80060ba:	f7ff ff9b 	bl	8005ff4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80060be:	2300      	movs	r3, #0
 80060c0:	61fb      	str	r3, [r7, #28]
 80060c2:	e004      	b.n	80060ce <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	2200      	movs	r2, #0
 80060c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80060ca:	2301      	movs	r3, #1
 80060cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80060ce:	f000 fb51 	bl	8006774 <vPortExitCritical>

	return xReturn;
 80060d2:	69fb      	ldr	r3, [r7, #28]
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3720      	adds	r7, #32
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}
 80060dc:	2000081c 	.word	0x2000081c
 80060e0:	20000830 	.word	0x20000830

080060e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80060e4:	b480      	push	{r7}
 80060e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80060e8:	4b03      	ldr	r3, [pc, #12]	; (80060f8 <vTaskMissedYield+0x14>)
 80060ea:	2201      	movs	r2, #1
 80060ec:	601a      	str	r2, [r3, #0]
}
 80060ee:	bf00      	nop
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr
 80060f8:	2000082c 	.word	0x2000082c

080060fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006104:	f000 f852 	bl	80061ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006108:	4b06      	ldr	r3, [pc, #24]	; (8006124 <prvIdleTask+0x28>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	2b01      	cmp	r3, #1
 800610e:	d9f9      	bls.n	8006104 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006110:	4b05      	ldr	r3, [pc, #20]	; (8006128 <prvIdleTask+0x2c>)
 8006112:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006116:	601a      	str	r2, [r3, #0]
 8006118:	f3bf 8f4f 	dsb	sy
 800611c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006120:	e7f0      	b.n	8006104 <prvIdleTask+0x8>
 8006122:	bf00      	nop
 8006124:	2000071c 	.word	0x2000071c
 8006128:	e000ed04 	.word	0xe000ed04

0800612c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b082      	sub	sp, #8
 8006130:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006132:	2300      	movs	r3, #0
 8006134:	607b      	str	r3, [r7, #4]
 8006136:	e00c      	b.n	8006152 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	4613      	mov	r3, r2
 800613c:	009b      	lsls	r3, r3, #2
 800613e:	4413      	add	r3, r2
 8006140:	009b      	lsls	r3, r3, #2
 8006142:	4a12      	ldr	r2, [pc, #72]	; (800618c <prvInitialiseTaskLists+0x60>)
 8006144:	4413      	add	r3, r2
 8006146:	4618      	mov	r0, r3
 8006148:	f7fe fe87 	bl	8004e5a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	3301      	adds	r3, #1
 8006150:	607b      	str	r3, [r7, #4]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2b06      	cmp	r3, #6
 8006156:	d9ef      	bls.n	8006138 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006158:	480d      	ldr	r0, [pc, #52]	; (8006190 <prvInitialiseTaskLists+0x64>)
 800615a:	f7fe fe7e 	bl	8004e5a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800615e:	480d      	ldr	r0, [pc, #52]	; (8006194 <prvInitialiseTaskLists+0x68>)
 8006160:	f7fe fe7b 	bl	8004e5a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006164:	480c      	ldr	r0, [pc, #48]	; (8006198 <prvInitialiseTaskLists+0x6c>)
 8006166:	f7fe fe78 	bl	8004e5a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800616a:	480c      	ldr	r0, [pc, #48]	; (800619c <prvInitialiseTaskLists+0x70>)
 800616c:	f7fe fe75 	bl	8004e5a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006170:	480b      	ldr	r0, [pc, #44]	; (80061a0 <prvInitialiseTaskLists+0x74>)
 8006172:	f7fe fe72 	bl	8004e5a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006176:	4b0b      	ldr	r3, [pc, #44]	; (80061a4 <prvInitialiseTaskLists+0x78>)
 8006178:	4a05      	ldr	r2, [pc, #20]	; (8006190 <prvInitialiseTaskLists+0x64>)
 800617a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800617c:	4b0a      	ldr	r3, [pc, #40]	; (80061a8 <prvInitialiseTaskLists+0x7c>)
 800617e:	4a05      	ldr	r2, [pc, #20]	; (8006194 <prvInitialiseTaskLists+0x68>)
 8006180:	601a      	str	r2, [r3, #0]
}
 8006182:	bf00      	nop
 8006184:	3708      	adds	r7, #8
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}
 800618a:	bf00      	nop
 800618c:	2000071c 	.word	0x2000071c
 8006190:	200007a8 	.word	0x200007a8
 8006194:	200007bc 	.word	0x200007bc
 8006198:	200007d8 	.word	0x200007d8
 800619c:	200007ec 	.word	0x200007ec
 80061a0:	20000804 	.word	0x20000804
 80061a4:	200007d0 	.word	0x200007d0
 80061a8:	200007d4 	.word	0x200007d4

080061ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b082      	sub	sp, #8
 80061b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80061b2:	e019      	b.n	80061e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80061b4:	f000 faae 	bl	8006714 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061b8:	4b10      	ldr	r3, [pc, #64]	; (80061fc <prvCheckTasksWaitingTermination+0x50>)
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	3304      	adds	r3, #4
 80061c4:	4618      	mov	r0, r3
 80061c6:	f7fe fed2 	bl	8004f6e <uxListRemove>
				--uxCurrentNumberOfTasks;
 80061ca:	4b0d      	ldr	r3, [pc, #52]	; (8006200 <prvCheckTasksWaitingTermination+0x54>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	3b01      	subs	r3, #1
 80061d0:	4a0b      	ldr	r2, [pc, #44]	; (8006200 <prvCheckTasksWaitingTermination+0x54>)
 80061d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80061d4:	4b0b      	ldr	r3, [pc, #44]	; (8006204 <prvCheckTasksWaitingTermination+0x58>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	3b01      	subs	r3, #1
 80061da:	4a0a      	ldr	r2, [pc, #40]	; (8006204 <prvCheckTasksWaitingTermination+0x58>)
 80061dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80061de:	f000 fac9 	bl	8006774 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f000 f810 	bl	8006208 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80061e8:	4b06      	ldr	r3, [pc, #24]	; (8006204 <prvCheckTasksWaitingTermination+0x58>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d1e1      	bne.n	80061b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80061f0:	bf00      	nop
 80061f2:	bf00      	nop
 80061f4:	3708      	adds	r7, #8
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	200007ec 	.word	0x200007ec
 8006200:	20000818 	.word	0x20000818
 8006204:	20000800 	.word	0x20000800

08006208 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006208:	b580      	push	{r7, lr}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006216:	2b00      	cmp	r3, #0
 8006218:	d108      	bne.n	800622c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800621e:	4618      	mov	r0, r3
 8006220:	f000 fc66 	bl	8006af0 <vPortFree>
				vPortFree( pxTCB );
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f000 fc63 	bl	8006af0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800622a:	e018      	b.n	800625e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006232:	2b01      	cmp	r3, #1
 8006234:	d103      	bne.n	800623e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 fc5a 	bl	8006af0 <vPortFree>
	}
 800623c:	e00f      	b.n	800625e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006244:	2b02      	cmp	r3, #2
 8006246:	d00a      	beq.n	800625e <prvDeleteTCB+0x56>
	__asm volatile
 8006248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800624c:	f383 8811 	msr	BASEPRI, r3
 8006250:	f3bf 8f6f 	isb	sy
 8006254:	f3bf 8f4f 	dsb	sy
 8006258:	60fb      	str	r3, [r7, #12]
}
 800625a:	bf00      	nop
 800625c:	e7fe      	b.n	800625c <prvDeleteTCB+0x54>
	}
 800625e:	bf00      	nop
 8006260:	3710      	adds	r7, #16
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}
	...

08006268 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800626e:	4b0c      	ldr	r3, [pc, #48]	; (80062a0 <prvResetNextTaskUnblockTime+0x38>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d104      	bne.n	8006282 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006278:	4b0a      	ldr	r3, [pc, #40]	; (80062a4 <prvResetNextTaskUnblockTime+0x3c>)
 800627a:	f04f 32ff 	mov.w	r2, #4294967295
 800627e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006280:	e008      	b.n	8006294 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006282:	4b07      	ldr	r3, [pc, #28]	; (80062a0 <prvResetNextTaskUnblockTime+0x38>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	68db      	ldr	r3, [r3, #12]
 800628a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	4a04      	ldr	r2, [pc, #16]	; (80062a4 <prvResetNextTaskUnblockTime+0x3c>)
 8006292:	6013      	str	r3, [r2, #0]
}
 8006294:	bf00      	nop
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr
 80062a0:	200007d0 	.word	0x200007d0
 80062a4:	20000838 	.word	0x20000838

080062a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80062ae:	4b0b      	ldr	r3, [pc, #44]	; (80062dc <xTaskGetSchedulerState+0x34>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d102      	bne.n	80062bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80062b6:	2301      	movs	r3, #1
 80062b8:	607b      	str	r3, [r7, #4]
 80062ba:	e008      	b.n	80062ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062bc:	4b08      	ldr	r3, [pc, #32]	; (80062e0 <xTaskGetSchedulerState+0x38>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d102      	bne.n	80062ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80062c4:	2302      	movs	r3, #2
 80062c6:	607b      	str	r3, [r7, #4]
 80062c8:	e001      	b.n	80062ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80062ca:	2300      	movs	r3, #0
 80062cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80062ce:	687b      	ldr	r3, [r7, #4]
	}
 80062d0:	4618      	mov	r0, r3
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr
 80062dc:	20000824 	.word	0x20000824
 80062e0:	20000840 	.word	0x20000840

080062e4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b086      	sub	sp, #24
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80062f0:	2300      	movs	r3, #0
 80062f2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d06e      	beq.n	80063d8 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80062fa:	4b3a      	ldr	r3, [pc, #232]	; (80063e4 <xTaskPriorityDisinherit+0x100>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	429a      	cmp	r2, r3
 8006302:	d00a      	beq.n	800631a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006308:	f383 8811 	msr	BASEPRI, r3
 800630c:	f3bf 8f6f 	isb	sy
 8006310:	f3bf 8f4f 	dsb	sy
 8006314:	60fb      	str	r3, [r7, #12]
}
 8006316:	bf00      	nop
 8006318:	e7fe      	b.n	8006318 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800631e:	2b00      	cmp	r3, #0
 8006320:	d10a      	bne.n	8006338 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006326:	f383 8811 	msr	BASEPRI, r3
 800632a:	f3bf 8f6f 	isb	sy
 800632e:	f3bf 8f4f 	dsb	sy
 8006332:	60bb      	str	r3, [r7, #8]
}
 8006334:	bf00      	nop
 8006336:	e7fe      	b.n	8006336 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800633c:	1e5a      	subs	r2, r3, #1
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800634a:	429a      	cmp	r2, r3
 800634c:	d044      	beq.n	80063d8 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006352:	2b00      	cmp	r3, #0
 8006354:	d140      	bne.n	80063d8 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	3304      	adds	r3, #4
 800635a:	4618      	mov	r0, r3
 800635c:	f7fe fe07 	bl	8004f6e <uxListRemove>
 8006360:	4603      	mov	r3, r0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d115      	bne.n	8006392 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800636a:	491f      	ldr	r1, [pc, #124]	; (80063e8 <xTaskPriorityDisinherit+0x104>)
 800636c:	4613      	mov	r3, r2
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	4413      	add	r3, r2
 8006372:	009b      	lsls	r3, r3, #2
 8006374:	440b      	add	r3, r1
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d10a      	bne.n	8006392 <xTaskPriorityDisinherit+0xae>
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006380:	2201      	movs	r2, #1
 8006382:	fa02 f303 	lsl.w	r3, r2, r3
 8006386:	43da      	mvns	r2, r3
 8006388:	4b18      	ldr	r3, [pc, #96]	; (80063ec <xTaskPriorityDisinherit+0x108>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4013      	ands	r3, r2
 800638e:	4a17      	ldr	r2, [pc, #92]	; (80063ec <xTaskPriorityDisinherit+0x108>)
 8006390:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800639e:	f1c3 0207 	rsb	r2, r3, #7
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063aa:	2201      	movs	r2, #1
 80063ac:	409a      	lsls	r2, r3
 80063ae:	4b0f      	ldr	r3, [pc, #60]	; (80063ec <xTaskPriorityDisinherit+0x108>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	4a0d      	ldr	r2, [pc, #52]	; (80063ec <xTaskPriorityDisinherit+0x108>)
 80063b6:	6013      	str	r3, [r2, #0]
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063bc:	4613      	mov	r3, r2
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	4413      	add	r3, r2
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	4a08      	ldr	r2, [pc, #32]	; (80063e8 <xTaskPriorityDisinherit+0x104>)
 80063c6:	441a      	add	r2, r3
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	3304      	adds	r3, #4
 80063cc:	4619      	mov	r1, r3
 80063ce:	4610      	mov	r0, r2
 80063d0:	f7fe fd70 	bl	8004eb4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80063d4:	2301      	movs	r3, #1
 80063d6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80063d8:	697b      	ldr	r3, [r7, #20]
	}
 80063da:	4618      	mov	r0, r3
 80063dc:	3718      	adds	r7, #24
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop
 80063e4:	20000718 	.word	0x20000718
 80063e8:	2000071c 	.word	0x2000071c
 80063ec:	20000820 	.word	0x20000820

080063f0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b084      	sub	sp, #16
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80063fa:	4b29      	ldr	r3, [pc, #164]	; (80064a0 <prvAddCurrentTaskToDelayedList+0xb0>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006400:	4b28      	ldr	r3, [pc, #160]	; (80064a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	3304      	adds	r3, #4
 8006406:	4618      	mov	r0, r3
 8006408:	f7fe fdb1 	bl	8004f6e <uxListRemove>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d10b      	bne.n	800642a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006412:	4b24      	ldr	r3, [pc, #144]	; (80064a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006418:	2201      	movs	r2, #1
 800641a:	fa02 f303 	lsl.w	r3, r2, r3
 800641e:	43da      	mvns	r2, r3
 8006420:	4b21      	ldr	r3, [pc, #132]	; (80064a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4013      	ands	r3, r2
 8006426:	4a20      	ldr	r2, [pc, #128]	; (80064a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006428:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006430:	d10a      	bne.n	8006448 <prvAddCurrentTaskToDelayedList+0x58>
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d007      	beq.n	8006448 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006438:	4b1a      	ldr	r3, [pc, #104]	; (80064a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	3304      	adds	r3, #4
 800643e:	4619      	mov	r1, r3
 8006440:	481a      	ldr	r0, [pc, #104]	; (80064ac <prvAddCurrentTaskToDelayedList+0xbc>)
 8006442:	f7fe fd37 	bl	8004eb4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006446:	e026      	b.n	8006496 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006448:	68fa      	ldr	r2, [r7, #12]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4413      	add	r3, r2
 800644e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006450:	4b14      	ldr	r3, [pc, #80]	; (80064a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68ba      	ldr	r2, [r7, #8]
 8006456:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006458:	68ba      	ldr	r2, [r7, #8]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	429a      	cmp	r2, r3
 800645e:	d209      	bcs.n	8006474 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006460:	4b13      	ldr	r3, [pc, #76]	; (80064b0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	4b0f      	ldr	r3, [pc, #60]	; (80064a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	3304      	adds	r3, #4
 800646a:	4619      	mov	r1, r3
 800646c:	4610      	mov	r0, r2
 800646e:	f7fe fd45 	bl	8004efc <vListInsert>
}
 8006472:	e010      	b.n	8006496 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006474:	4b0f      	ldr	r3, [pc, #60]	; (80064b4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	4b0a      	ldr	r3, [pc, #40]	; (80064a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	3304      	adds	r3, #4
 800647e:	4619      	mov	r1, r3
 8006480:	4610      	mov	r0, r2
 8006482:	f7fe fd3b 	bl	8004efc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006486:	4b0c      	ldr	r3, [pc, #48]	; (80064b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	68ba      	ldr	r2, [r7, #8]
 800648c:	429a      	cmp	r2, r3
 800648e:	d202      	bcs.n	8006496 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006490:	4a09      	ldr	r2, [pc, #36]	; (80064b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	6013      	str	r3, [r2, #0]
}
 8006496:	bf00      	nop
 8006498:	3710      	adds	r7, #16
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}
 800649e:	bf00      	nop
 80064a0:	2000081c 	.word	0x2000081c
 80064a4:	20000718 	.word	0x20000718
 80064a8:	20000820 	.word	0x20000820
 80064ac:	20000804 	.word	0x20000804
 80064b0:	200007d4 	.word	0x200007d4
 80064b4:	200007d0 	.word	0x200007d0
 80064b8:	20000838 	.word	0x20000838

080064bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80064bc:	b480      	push	{r7}
 80064be:	b085      	sub	sp, #20
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	60f8      	str	r0, [r7, #12]
 80064c4:	60b9      	str	r1, [r7, #8]
 80064c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	3b04      	subs	r3, #4
 80064cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80064d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	3b04      	subs	r3, #4
 80064da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	f023 0201 	bic.w	r2, r3, #1
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	3b04      	subs	r3, #4
 80064ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80064ec:	4a0c      	ldr	r2, [pc, #48]	; (8006520 <pxPortInitialiseStack+0x64>)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	3b14      	subs	r3, #20
 80064f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	3b04      	subs	r3, #4
 8006502:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f06f 0202 	mvn.w	r2, #2
 800650a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	3b20      	subs	r3, #32
 8006510:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006512:	68fb      	ldr	r3, [r7, #12]
}
 8006514:	4618      	mov	r0, r3
 8006516:	3714      	adds	r7, #20
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr
 8006520:	08006525 	.word	0x08006525

08006524 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006524:	b480      	push	{r7}
 8006526:	b085      	sub	sp, #20
 8006528:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800652a:	2300      	movs	r3, #0
 800652c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800652e:	4b12      	ldr	r3, [pc, #72]	; (8006578 <prvTaskExitError+0x54>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006536:	d00a      	beq.n	800654e <prvTaskExitError+0x2a>
	__asm volatile
 8006538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800653c:	f383 8811 	msr	BASEPRI, r3
 8006540:	f3bf 8f6f 	isb	sy
 8006544:	f3bf 8f4f 	dsb	sy
 8006548:	60fb      	str	r3, [r7, #12]
}
 800654a:	bf00      	nop
 800654c:	e7fe      	b.n	800654c <prvTaskExitError+0x28>
	__asm volatile
 800654e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006552:	f383 8811 	msr	BASEPRI, r3
 8006556:	f3bf 8f6f 	isb	sy
 800655a:	f3bf 8f4f 	dsb	sy
 800655e:	60bb      	str	r3, [r7, #8]
}
 8006560:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006562:	bf00      	nop
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d0fc      	beq.n	8006564 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800656a:	bf00      	nop
 800656c:	bf00      	nop
 800656e:	3714      	adds	r7, #20
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr
 8006578:	20000118 	.word	0x20000118
 800657c:	00000000 	.word	0x00000000

08006580 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006580:	4b07      	ldr	r3, [pc, #28]	; (80065a0 <pxCurrentTCBConst2>)
 8006582:	6819      	ldr	r1, [r3, #0]
 8006584:	6808      	ldr	r0, [r1, #0]
 8006586:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800658a:	f380 8809 	msr	PSP, r0
 800658e:	f3bf 8f6f 	isb	sy
 8006592:	f04f 0000 	mov.w	r0, #0
 8006596:	f380 8811 	msr	BASEPRI, r0
 800659a:	4770      	bx	lr
 800659c:	f3af 8000 	nop.w

080065a0 <pxCurrentTCBConst2>:
 80065a0:	20000718 	.word	0x20000718
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80065a4:	bf00      	nop
 80065a6:	bf00      	nop

080065a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80065a8:	4808      	ldr	r0, [pc, #32]	; (80065cc <prvPortStartFirstTask+0x24>)
 80065aa:	6800      	ldr	r0, [r0, #0]
 80065ac:	6800      	ldr	r0, [r0, #0]
 80065ae:	f380 8808 	msr	MSP, r0
 80065b2:	f04f 0000 	mov.w	r0, #0
 80065b6:	f380 8814 	msr	CONTROL, r0
 80065ba:	b662      	cpsie	i
 80065bc:	b661      	cpsie	f
 80065be:	f3bf 8f4f 	dsb	sy
 80065c2:	f3bf 8f6f 	isb	sy
 80065c6:	df00      	svc	0
 80065c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80065ca:	bf00      	nop
 80065cc:	e000ed08 	.word	0xe000ed08

080065d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b086      	sub	sp, #24
 80065d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80065d6:	4b46      	ldr	r3, [pc, #280]	; (80066f0 <xPortStartScheduler+0x120>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a46      	ldr	r2, [pc, #280]	; (80066f4 <xPortStartScheduler+0x124>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d10a      	bne.n	80065f6 <xPortStartScheduler+0x26>
	__asm volatile
 80065e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e4:	f383 8811 	msr	BASEPRI, r3
 80065e8:	f3bf 8f6f 	isb	sy
 80065ec:	f3bf 8f4f 	dsb	sy
 80065f0:	613b      	str	r3, [r7, #16]
}
 80065f2:	bf00      	nop
 80065f4:	e7fe      	b.n	80065f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80065f6:	4b3e      	ldr	r3, [pc, #248]	; (80066f0 <xPortStartScheduler+0x120>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a3f      	ldr	r2, [pc, #252]	; (80066f8 <xPortStartScheduler+0x128>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d10a      	bne.n	8006616 <xPortStartScheduler+0x46>
	__asm volatile
 8006600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006604:	f383 8811 	msr	BASEPRI, r3
 8006608:	f3bf 8f6f 	isb	sy
 800660c:	f3bf 8f4f 	dsb	sy
 8006610:	60fb      	str	r3, [r7, #12]
}
 8006612:	bf00      	nop
 8006614:	e7fe      	b.n	8006614 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006616:	4b39      	ldr	r3, [pc, #228]	; (80066fc <xPortStartScheduler+0x12c>)
 8006618:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	781b      	ldrb	r3, [r3, #0]
 800661e:	b2db      	uxtb	r3, r3
 8006620:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	22ff      	movs	r2, #255	; 0xff
 8006626:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	781b      	ldrb	r3, [r3, #0]
 800662c:	b2db      	uxtb	r3, r3
 800662e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006630:	78fb      	ldrb	r3, [r7, #3]
 8006632:	b2db      	uxtb	r3, r3
 8006634:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006638:	b2da      	uxtb	r2, r3
 800663a:	4b31      	ldr	r3, [pc, #196]	; (8006700 <xPortStartScheduler+0x130>)
 800663c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800663e:	4b31      	ldr	r3, [pc, #196]	; (8006704 <xPortStartScheduler+0x134>)
 8006640:	2207      	movs	r2, #7
 8006642:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006644:	e009      	b.n	800665a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006646:	4b2f      	ldr	r3, [pc, #188]	; (8006704 <xPortStartScheduler+0x134>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	3b01      	subs	r3, #1
 800664c:	4a2d      	ldr	r2, [pc, #180]	; (8006704 <xPortStartScheduler+0x134>)
 800664e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006650:	78fb      	ldrb	r3, [r7, #3]
 8006652:	b2db      	uxtb	r3, r3
 8006654:	005b      	lsls	r3, r3, #1
 8006656:	b2db      	uxtb	r3, r3
 8006658:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800665a:	78fb      	ldrb	r3, [r7, #3]
 800665c:	b2db      	uxtb	r3, r3
 800665e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006662:	2b80      	cmp	r3, #128	; 0x80
 8006664:	d0ef      	beq.n	8006646 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006666:	4b27      	ldr	r3, [pc, #156]	; (8006704 <xPortStartScheduler+0x134>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f1c3 0307 	rsb	r3, r3, #7
 800666e:	2b04      	cmp	r3, #4
 8006670:	d00a      	beq.n	8006688 <xPortStartScheduler+0xb8>
	__asm volatile
 8006672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006676:	f383 8811 	msr	BASEPRI, r3
 800667a:	f3bf 8f6f 	isb	sy
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	60bb      	str	r3, [r7, #8]
}
 8006684:	bf00      	nop
 8006686:	e7fe      	b.n	8006686 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006688:	4b1e      	ldr	r3, [pc, #120]	; (8006704 <xPortStartScheduler+0x134>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	021b      	lsls	r3, r3, #8
 800668e:	4a1d      	ldr	r2, [pc, #116]	; (8006704 <xPortStartScheduler+0x134>)
 8006690:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006692:	4b1c      	ldr	r3, [pc, #112]	; (8006704 <xPortStartScheduler+0x134>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800669a:	4a1a      	ldr	r2, [pc, #104]	; (8006704 <xPortStartScheduler+0x134>)
 800669c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	b2da      	uxtb	r2, r3
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80066a6:	4b18      	ldr	r3, [pc, #96]	; (8006708 <xPortStartScheduler+0x138>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a17      	ldr	r2, [pc, #92]	; (8006708 <xPortStartScheduler+0x138>)
 80066ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80066b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80066b2:	4b15      	ldr	r3, [pc, #84]	; (8006708 <xPortStartScheduler+0x138>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a14      	ldr	r2, [pc, #80]	; (8006708 <xPortStartScheduler+0x138>)
 80066b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80066bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80066be:	f000 f8dd 	bl	800687c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80066c2:	4b12      	ldr	r3, [pc, #72]	; (800670c <xPortStartScheduler+0x13c>)
 80066c4:	2200      	movs	r2, #0
 80066c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80066c8:	f000 f8fc 	bl	80068c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80066cc:	4b10      	ldr	r3, [pc, #64]	; (8006710 <xPortStartScheduler+0x140>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a0f      	ldr	r2, [pc, #60]	; (8006710 <xPortStartScheduler+0x140>)
 80066d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80066d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80066d8:	f7ff ff66 	bl	80065a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80066dc:	f7ff fba8 	bl	8005e30 <vTaskSwitchContext>
	prvTaskExitError();
 80066e0:	f7ff ff20 	bl	8006524 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80066e4:	2300      	movs	r3, #0
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3718      	adds	r7, #24
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}
 80066ee:	bf00      	nop
 80066f0:	e000ed00 	.word	0xe000ed00
 80066f4:	410fc271 	.word	0x410fc271
 80066f8:	410fc270 	.word	0x410fc270
 80066fc:	e000e400 	.word	0xe000e400
 8006700:	20000844 	.word	0x20000844
 8006704:	20000848 	.word	0x20000848
 8006708:	e000ed20 	.word	0xe000ed20
 800670c:	20000118 	.word	0x20000118
 8006710:	e000ef34 	.word	0xe000ef34

08006714 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
	__asm volatile
 800671a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800671e:	f383 8811 	msr	BASEPRI, r3
 8006722:	f3bf 8f6f 	isb	sy
 8006726:	f3bf 8f4f 	dsb	sy
 800672a:	607b      	str	r3, [r7, #4]
}
 800672c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800672e:	4b0f      	ldr	r3, [pc, #60]	; (800676c <vPortEnterCritical+0x58>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	3301      	adds	r3, #1
 8006734:	4a0d      	ldr	r2, [pc, #52]	; (800676c <vPortEnterCritical+0x58>)
 8006736:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006738:	4b0c      	ldr	r3, [pc, #48]	; (800676c <vPortEnterCritical+0x58>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	2b01      	cmp	r3, #1
 800673e:	d10f      	bne.n	8006760 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006740:	4b0b      	ldr	r3, [pc, #44]	; (8006770 <vPortEnterCritical+0x5c>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	b2db      	uxtb	r3, r3
 8006746:	2b00      	cmp	r3, #0
 8006748:	d00a      	beq.n	8006760 <vPortEnterCritical+0x4c>
	__asm volatile
 800674a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800674e:	f383 8811 	msr	BASEPRI, r3
 8006752:	f3bf 8f6f 	isb	sy
 8006756:	f3bf 8f4f 	dsb	sy
 800675a:	603b      	str	r3, [r7, #0]
}
 800675c:	bf00      	nop
 800675e:	e7fe      	b.n	800675e <vPortEnterCritical+0x4a>
	}
}
 8006760:	bf00      	nop
 8006762:	370c      	adds	r7, #12
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr
 800676c:	20000118 	.word	0x20000118
 8006770:	e000ed04 	.word	0xe000ed04

08006774 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800677a:	4b12      	ldr	r3, [pc, #72]	; (80067c4 <vPortExitCritical+0x50>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d10a      	bne.n	8006798 <vPortExitCritical+0x24>
	__asm volatile
 8006782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006786:	f383 8811 	msr	BASEPRI, r3
 800678a:	f3bf 8f6f 	isb	sy
 800678e:	f3bf 8f4f 	dsb	sy
 8006792:	607b      	str	r3, [r7, #4]
}
 8006794:	bf00      	nop
 8006796:	e7fe      	b.n	8006796 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006798:	4b0a      	ldr	r3, [pc, #40]	; (80067c4 <vPortExitCritical+0x50>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	3b01      	subs	r3, #1
 800679e:	4a09      	ldr	r2, [pc, #36]	; (80067c4 <vPortExitCritical+0x50>)
 80067a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80067a2:	4b08      	ldr	r3, [pc, #32]	; (80067c4 <vPortExitCritical+0x50>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d105      	bne.n	80067b6 <vPortExitCritical+0x42>
 80067aa:	2300      	movs	r3, #0
 80067ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	f383 8811 	msr	BASEPRI, r3
}
 80067b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80067b6:	bf00      	nop
 80067b8:	370c      	adds	r7, #12
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr
 80067c2:	bf00      	nop
 80067c4:	20000118 	.word	0x20000118
	...

080067d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80067d0:	f3ef 8009 	mrs	r0, PSP
 80067d4:	f3bf 8f6f 	isb	sy
 80067d8:	4b15      	ldr	r3, [pc, #84]	; (8006830 <pxCurrentTCBConst>)
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	f01e 0f10 	tst.w	lr, #16
 80067e0:	bf08      	it	eq
 80067e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80067e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ea:	6010      	str	r0, [r2, #0]
 80067ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80067f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80067f4:	f380 8811 	msr	BASEPRI, r0
 80067f8:	f3bf 8f4f 	dsb	sy
 80067fc:	f3bf 8f6f 	isb	sy
 8006800:	f7ff fb16 	bl	8005e30 <vTaskSwitchContext>
 8006804:	f04f 0000 	mov.w	r0, #0
 8006808:	f380 8811 	msr	BASEPRI, r0
 800680c:	bc09      	pop	{r0, r3}
 800680e:	6819      	ldr	r1, [r3, #0]
 8006810:	6808      	ldr	r0, [r1, #0]
 8006812:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006816:	f01e 0f10 	tst.w	lr, #16
 800681a:	bf08      	it	eq
 800681c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006820:	f380 8809 	msr	PSP, r0
 8006824:	f3bf 8f6f 	isb	sy
 8006828:	4770      	bx	lr
 800682a:	bf00      	nop
 800682c:	f3af 8000 	nop.w

08006830 <pxCurrentTCBConst>:
 8006830:	20000718 	.word	0x20000718
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006834:	bf00      	nop
 8006836:	bf00      	nop

08006838 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b082      	sub	sp, #8
 800683c:	af00      	add	r7, sp, #0
	__asm volatile
 800683e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006842:	f383 8811 	msr	BASEPRI, r3
 8006846:	f3bf 8f6f 	isb	sy
 800684a:	f3bf 8f4f 	dsb	sy
 800684e:	607b      	str	r3, [r7, #4]
}
 8006850:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006852:	f7ff fa35 	bl	8005cc0 <xTaskIncrementTick>
 8006856:	4603      	mov	r3, r0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d003      	beq.n	8006864 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800685c:	4b06      	ldr	r3, [pc, #24]	; (8006878 <SysTick_Handler+0x40>)
 800685e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006862:	601a      	str	r2, [r3, #0]
 8006864:	2300      	movs	r3, #0
 8006866:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	f383 8811 	msr	BASEPRI, r3
}
 800686e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006870:	bf00      	nop
 8006872:	3708      	adds	r7, #8
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}
 8006878:	e000ed04 	.word	0xe000ed04

0800687c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800687c:	b480      	push	{r7}
 800687e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006880:	4b0b      	ldr	r3, [pc, #44]	; (80068b0 <vPortSetupTimerInterrupt+0x34>)
 8006882:	2200      	movs	r2, #0
 8006884:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006886:	4b0b      	ldr	r3, [pc, #44]	; (80068b4 <vPortSetupTimerInterrupt+0x38>)
 8006888:	2200      	movs	r2, #0
 800688a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800688c:	4b0a      	ldr	r3, [pc, #40]	; (80068b8 <vPortSetupTimerInterrupt+0x3c>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a0a      	ldr	r2, [pc, #40]	; (80068bc <vPortSetupTimerInterrupt+0x40>)
 8006892:	fba2 2303 	umull	r2, r3, r2, r3
 8006896:	099b      	lsrs	r3, r3, #6
 8006898:	4a09      	ldr	r2, [pc, #36]	; (80068c0 <vPortSetupTimerInterrupt+0x44>)
 800689a:	3b01      	subs	r3, #1
 800689c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800689e:	4b04      	ldr	r3, [pc, #16]	; (80068b0 <vPortSetupTimerInterrupt+0x34>)
 80068a0:	2207      	movs	r2, #7
 80068a2:	601a      	str	r2, [r3, #0]
}
 80068a4:	bf00      	nop
 80068a6:	46bd      	mov	sp, r7
 80068a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ac:	4770      	bx	lr
 80068ae:	bf00      	nop
 80068b0:	e000e010 	.word	0xe000e010
 80068b4:	e000e018 	.word	0xe000e018
 80068b8:	2000010c 	.word	0x2000010c
 80068bc:	10624dd3 	.word	0x10624dd3
 80068c0:	e000e014 	.word	0xe000e014

080068c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80068c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80068d4 <vPortEnableVFP+0x10>
 80068c8:	6801      	ldr	r1, [r0, #0]
 80068ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80068ce:	6001      	str	r1, [r0, #0]
 80068d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80068d2:	bf00      	nop
 80068d4:	e000ed88 	.word	0xe000ed88

080068d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80068d8:	b480      	push	{r7}
 80068da:	b085      	sub	sp, #20
 80068dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80068de:	f3ef 8305 	mrs	r3, IPSR
 80068e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2b0f      	cmp	r3, #15
 80068e8:	d914      	bls.n	8006914 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80068ea:	4a17      	ldr	r2, [pc, #92]	; (8006948 <vPortValidateInterruptPriority+0x70>)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	4413      	add	r3, r2
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80068f4:	4b15      	ldr	r3, [pc, #84]	; (800694c <vPortValidateInterruptPriority+0x74>)
 80068f6:	781b      	ldrb	r3, [r3, #0]
 80068f8:	7afa      	ldrb	r2, [r7, #11]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d20a      	bcs.n	8006914 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80068fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006902:	f383 8811 	msr	BASEPRI, r3
 8006906:	f3bf 8f6f 	isb	sy
 800690a:	f3bf 8f4f 	dsb	sy
 800690e:	607b      	str	r3, [r7, #4]
}
 8006910:	bf00      	nop
 8006912:	e7fe      	b.n	8006912 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006914:	4b0e      	ldr	r3, [pc, #56]	; (8006950 <vPortValidateInterruptPriority+0x78>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800691c:	4b0d      	ldr	r3, [pc, #52]	; (8006954 <vPortValidateInterruptPriority+0x7c>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	429a      	cmp	r2, r3
 8006922:	d90a      	bls.n	800693a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006928:	f383 8811 	msr	BASEPRI, r3
 800692c:	f3bf 8f6f 	isb	sy
 8006930:	f3bf 8f4f 	dsb	sy
 8006934:	603b      	str	r3, [r7, #0]
}
 8006936:	bf00      	nop
 8006938:	e7fe      	b.n	8006938 <vPortValidateInterruptPriority+0x60>
	}
 800693a:	bf00      	nop
 800693c:	3714      	adds	r7, #20
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	e000e3f0 	.word	0xe000e3f0
 800694c:	20000844 	.word	0x20000844
 8006950:	e000ed0c 	.word	0xe000ed0c
 8006954:	20000848 	.word	0x20000848

08006958 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b08a      	sub	sp, #40	; 0x28
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006960:	2300      	movs	r3, #0
 8006962:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006964:	f7ff f902 	bl	8005b6c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006968:	4b5b      	ldr	r3, [pc, #364]	; (8006ad8 <pvPortMalloc+0x180>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d101      	bne.n	8006974 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006970:	f000 f920 	bl	8006bb4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006974:	4b59      	ldr	r3, [pc, #356]	; (8006adc <pvPortMalloc+0x184>)
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	4013      	ands	r3, r2
 800697c:	2b00      	cmp	r3, #0
 800697e:	f040 8093 	bne.w	8006aa8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d01d      	beq.n	80069c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006988:	2208      	movs	r2, #8
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4413      	add	r3, r2
 800698e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	f003 0307 	and.w	r3, r3, #7
 8006996:	2b00      	cmp	r3, #0
 8006998:	d014      	beq.n	80069c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f023 0307 	bic.w	r3, r3, #7
 80069a0:	3308      	adds	r3, #8
 80069a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f003 0307 	and.w	r3, r3, #7
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d00a      	beq.n	80069c4 <pvPortMalloc+0x6c>
	__asm volatile
 80069ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069b2:	f383 8811 	msr	BASEPRI, r3
 80069b6:	f3bf 8f6f 	isb	sy
 80069ba:	f3bf 8f4f 	dsb	sy
 80069be:	617b      	str	r3, [r7, #20]
}
 80069c0:	bf00      	nop
 80069c2:	e7fe      	b.n	80069c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d06e      	beq.n	8006aa8 <pvPortMalloc+0x150>
 80069ca:	4b45      	ldr	r3, [pc, #276]	; (8006ae0 <pvPortMalloc+0x188>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d869      	bhi.n	8006aa8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80069d4:	4b43      	ldr	r3, [pc, #268]	; (8006ae4 <pvPortMalloc+0x18c>)
 80069d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80069d8:	4b42      	ldr	r3, [pc, #264]	; (8006ae4 <pvPortMalloc+0x18c>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069de:	e004      	b.n	80069ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80069e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80069e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d903      	bls.n	80069fc <pvPortMalloc+0xa4>
 80069f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d1f1      	bne.n	80069e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80069fc:	4b36      	ldr	r3, [pc, #216]	; (8006ad8 <pvPortMalloc+0x180>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d050      	beq.n	8006aa8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006a06:	6a3b      	ldr	r3, [r7, #32]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2208      	movs	r2, #8
 8006a0c:	4413      	add	r3, r2
 8006a0e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	6a3b      	ldr	r3, [r7, #32]
 8006a16:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1a:	685a      	ldr	r2, [r3, #4]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	1ad2      	subs	r2, r2, r3
 8006a20:	2308      	movs	r3, #8
 8006a22:	005b      	lsls	r3, r3, #1
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d91f      	bls.n	8006a68 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006a28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	4413      	add	r3, r2
 8006a2e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	f003 0307 	and.w	r3, r3, #7
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d00a      	beq.n	8006a50 <pvPortMalloc+0xf8>
	__asm volatile
 8006a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a3e:	f383 8811 	msr	BASEPRI, r3
 8006a42:	f3bf 8f6f 	isb	sy
 8006a46:	f3bf 8f4f 	dsb	sy
 8006a4a:	613b      	str	r3, [r7, #16]
}
 8006a4c:	bf00      	nop
 8006a4e:	e7fe      	b.n	8006a4e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a52:	685a      	ldr	r2, [r3, #4]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	1ad2      	subs	r2, r2, r3
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a5e:	687a      	ldr	r2, [r7, #4]
 8006a60:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006a62:	69b8      	ldr	r0, [r7, #24]
 8006a64:	f000 f908 	bl	8006c78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006a68:	4b1d      	ldr	r3, [pc, #116]	; (8006ae0 <pvPortMalloc+0x188>)
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	1ad3      	subs	r3, r2, r3
 8006a72:	4a1b      	ldr	r2, [pc, #108]	; (8006ae0 <pvPortMalloc+0x188>)
 8006a74:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006a76:	4b1a      	ldr	r3, [pc, #104]	; (8006ae0 <pvPortMalloc+0x188>)
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	4b1b      	ldr	r3, [pc, #108]	; (8006ae8 <pvPortMalloc+0x190>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d203      	bcs.n	8006a8a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006a82:	4b17      	ldr	r3, [pc, #92]	; (8006ae0 <pvPortMalloc+0x188>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a18      	ldr	r2, [pc, #96]	; (8006ae8 <pvPortMalloc+0x190>)
 8006a88:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8c:	685a      	ldr	r2, [r3, #4]
 8006a8e:	4b13      	ldr	r3, [pc, #76]	; (8006adc <pvPortMalloc+0x184>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	431a      	orrs	r2, r3
 8006a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a96:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006a9e:	4b13      	ldr	r3, [pc, #76]	; (8006aec <pvPortMalloc+0x194>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	4a11      	ldr	r2, [pc, #68]	; (8006aec <pvPortMalloc+0x194>)
 8006aa6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006aa8:	f7ff f86e 	bl	8005b88 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006aac:	69fb      	ldr	r3, [r7, #28]
 8006aae:	f003 0307 	and.w	r3, r3, #7
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d00a      	beq.n	8006acc <pvPortMalloc+0x174>
	__asm volatile
 8006ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aba:	f383 8811 	msr	BASEPRI, r3
 8006abe:	f3bf 8f6f 	isb	sy
 8006ac2:	f3bf 8f4f 	dsb	sy
 8006ac6:	60fb      	str	r3, [r7, #12]
}
 8006ac8:	bf00      	nop
 8006aca:	e7fe      	b.n	8006aca <pvPortMalloc+0x172>
	return pvReturn;
 8006acc:	69fb      	ldr	r3, [r7, #28]
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3728      	adds	r7, #40	; 0x28
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	20007d84 	.word	0x20007d84
 8006adc:	20007d98 	.word	0x20007d98
 8006ae0:	20007d88 	.word	0x20007d88
 8006ae4:	20007d7c 	.word	0x20007d7c
 8006ae8:	20007d8c 	.word	0x20007d8c
 8006aec:	20007d90 	.word	0x20007d90

08006af0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b086      	sub	sp, #24
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d04d      	beq.n	8006b9e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006b02:	2308      	movs	r3, #8
 8006b04:	425b      	negs	r3, r3
 8006b06:	697a      	ldr	r2, [r7, #20]
 8006b08:	4413      	add	r3, r2
 8006b0a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	685a      	ldr	r2, [r3, #4]
 8006b14:	4b24      	ldr	r3, [pc, #144]	; (8006ba8 <vPortFree+0xb8>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4013      	ands	r3, r2
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d10a      	bne.n	8006b34 <vPortFree+0x44>
	__asm volatile
 8006b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	60fb      	str	r3, [r7, #12]
}
 8006b30:	bf00      	nop
 8006b32:	e7fe      	b.n	8006b32 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d00a      	beq.n	8006b52 <vPortFree+0x62>
	__asm volatile
 8006b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b40:	f383 8811 	msr	BASEPRI, r3
 8006b44:	f3bf 8f6f 	isb	sy
 8006b48:	f3bf 8f4f 	dsb	sy
 8006b4c:	60bb      	str	r3, [r7, #8]
}
 8006b4e:	bf00      	nop
 8006b50:	e7fe      	b.n	8006b50 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	685a      	ldr	r2, [r3, #4]
 8006b56:	4b14      	ldr	r3, [pc, #80]	; (8006ba8 <vPortFree+0xb8>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4013      	ands	r3, r2
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d01e      	beq.n	8006b9e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d11a      	bne.n	8006b9e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	685a      	ldr	r2, [r3, #4]
 8006b6c:	4b0e      	ldr	r3, [pc, #56]	; (8006ba8 <vPortFree+0xb8>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	43db      	mvns	r3, r3
 8006b72:	401a      	ands	r2, r3
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006b78:	f7fe fff8 	bl	8005b6c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	685a      	ldr	r2, [r3, #4]
 8006b80:	4b0a      	ldr	r3, [pc, #40]	; (8006bac <vPortFree+0xbc>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4413      	add	r3, r2
 8006b86:	4a09      	ldr	r2, [pc, #36]	; (8006bac <vPortFree+0xbc>)
 8006b88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006b8a:	6938      	ldr	r0, [r7, #16]
 8006b8c:	f000 f874 	bl	8006c78 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006b90:	4b07      	ldr	r3, [pc, #28]	; (8006bb0 <vPortFree+0xc0>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	3301      	adds	r3, #1
 8006b96:	4a06      	ldr	r2, [pc, #24]	; (8006bb0 <vPortFree+0xc0>)
 8006b98:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006b9a:	f7fe fff5 	bl	8005b88 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006b9e:	bf00      	nop
 8006ba0:	3718      	adds	r7, #24
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}
 8006ba6:	bf00      	nop
 8006ba8:	20007d98 	.word	0x20007d98
 8006bac:	20007d88 	.word	0x20007d88
 8006bb0:	20007d94 	.word	0x20007d94

08006bb4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b085      	sub	sp, #20
 8006bb8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006bba:	f247 5330 	movw	r3, #30000	; 0x7530
 8006bbe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006bc0:	4b27      	ldr	r3, [pc, #156]	; (8006c60 <prvHeapInit+0xac>)
 8006bc2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f003 0307 	and.w	r3, r3, #7
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d00c      	beq.n	8006be8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	3307      	adds	r3, #7
 8006bd2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f023 0307 	bic.w	r3, r3, #7
 8006bda:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006bdc:	68ba      	ldr	r2, [r7, #8]
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	1ad3      	subs	r3, r2, r3
 8006be2:	4a1f      	ldr	r2, [pc, #124]	; (8006c60 <prvHeapInit+0xac>)
 8006be4:	4413      	add	r3, r2
 8006be6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006bec:	4a1d      	ldr	r2, [pc, #116]	; (8006c64 <prvHeapInit+0xb0>)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006bf2:	4b1c      	ldr	r3, [pc, #112]	; (8006c64 <prvHeapInit+0xb0>)
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	68ba      	ldr	r2, [r7, #8]
 8006bfc:	4413      	add	r3, r2
 8006bfe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006c00:	2208      	movs	r2, #8
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	1a9b      	subs	r3, r3, r2
 8006c06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f023 0307 	bic.w	r3, r3, #7
 8006c0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	4a15      	ldr	r2, [pc, #84]	; (8006c68 <prvHeapInit+0xb4>)
 8006c14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006c16:	4b14      	ldr	r3, [pc, #80]	; (8006c68 <prvHeapInit+0xb4>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006c1e:	4b12      	ldr	r3, [pc, #72]	; (8006c68 <prvHeapInit+0xb4>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	2200      	movs	r2, #0
 8006c24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	68fa      	ldr	r2, [r7, #12]
 8006c2e:	1ad2      	subs	r2, r2, r3
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006c34:	4b0c      	ldr	r3, [pc, #48]	; (8006c68 <prvHeapInit+0xb4>)
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	4a0a      	ldr	r2, [pc, #40]	; (8006c6c <prvHeapInit+0xb8>)
 8006c42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	4a09      	ldr	r2, [pc, #36]	; (8006c70 <prvHeapInit+0xbc>)
 8006c4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006c4c:	4b09      	ldr	r3, [pc, #36]	; (8006c74 <prvHeapInit+0xc0>)
 8006c4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006c52:	601a      	str	r2, [r3, #0]
}
 8006c54:	bf00      	nop
 8006c56:	3714      	adds	r7, #20
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5e:	4770      	bx	lr
 8006c60:	2000084c 	.word	0x2000084c
 8006c64:	20007d7c 	.word	0x20007d7c
 8006c68:	20007d84 	.word	0x20007d84
 8006c6c:	20007d8c 	.word	0x20007d8c
 8006c70:	20007d88 	.word	0x20007d88
 8006c74:	20007d98 	.word	0x20007d98

08006c78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b085      	sub	sp, #20
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006c80:	4b28      	ldr	r3, [pc, #160]	; (8006d24 <prvInsertBlockIntoFreeList+0xac>)
 8006c82:	60fb      	str	r3, [r7, #12]
 8006c84:	e002      	b.n	8006c8c <prvInsertBlockIntoFreeList+0x14>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	60fb      	str	r3, [r7, #12]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	429a      	cmp	r2, r3
 8006c94:	d8f7      	bhi.n	8006c86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	68ba      	ldr	r2, [r7, #8]
 8006ca0:	4413      	add	r3, r2
 8006ca2:	687a      	ldr	r2, [r7, #4]
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d108      	bne.n	8006cba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	685a      	ldr	r2, [r3, #4]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	441a      	add	r2, r3
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	68ba      	ldr	r2, [r7, #8]
 8006cc4:	441a      	add	r2, r3
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d118      	bne.n	8006d00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	4b15      	ldr	r3, [pc, #84]	; (8006d28 <prvInsertBlockIntoFreeList+0xb0>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d00d      	beq.n	8006cf6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	685a      	ldr	r2, [r3, #4]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	441a      	add	r2, r3
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	601a      	str	r2, [r3, #0]
 8006cf4:	e008      	b.n	8006d08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006cf6:	4b0c      	ldr	r3, [pc, #48]	; (8006d28 <prvInsertBlockIntoFreeList+0xb0>)
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	601a      	str	r2, [r3, #0]
 8006cfe:	e003      	b.n	8006d08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006d08:	68fa      	ldr	r2, [r7, #12]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d002      	beq.n	8006d16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	687a      	ldr	r2, [r7, #4]
 8006d14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d16:	bf00      	nop
 8006d18:	3714      	adds	r7, #20
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d20:	4770      	bx	lr
 8006d22:	bf00      	nop
 8006d24:	20007d7c 	.word	0x20007d7c
 8006d28:	20007d84 	.word	0x20007d84

08006d2c <__errno>:
 8006d2c:	4b01      	ldr	r3, [pc, #4]	; (8006d34 <__errno+0x8>)
 8006d2e:	6818      	ldr	r0, [r3, #0]
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	2000011c 	.word	0x2000011c

08006d38 <__libc_init_array>:
 8006d38:	b570      	push	{r4, r5, r6, lr}
 8006d3a:	4d0d      	ldr	r5, [pc, #52]	; (8006d70 <__libc_init_array+0x38>)
 8006d3c:	4c0d      	ldr	r4, [pc, #52]	; (8006d74 <__libc_init_array+0x3c>)
 8006d3e:	1b64      	subs	r4, r4, r5
 8006d40:	10a4      	asrs	r4, r4, #2
 8006d42:	2600      	movs	r6, #0
 8006d44:	42a6      	cmp	r6, r4
 8006d46:	d109      	bne.n	8006d5c <__libc_init_array+0x24>
 8006d48:	4d0b      	ldr	r5, [pc, #44]	; (8006d78 <__libc_init_array+0x40>)
 8006d4a:	4c0c      	ldr	r4, [pc, #48]	; (8006d7c <__libc_init_array+0x44>)
 8006d4c:	f002 ff02 	bl	8009b54 <_init>
 8006d50:	1b64      	subs	r4, r4, r5
 8006d52:	10a4      	asrs	r4, r4, #2
 8006d54:	2600      	movs	r6, #0
 8006d56:	42a6      	cmp	r6, r4
 8006d58:	d105      	bne.n	8006d66 <__libc_init_array+0x2e>
 8006d5a:	bd70      	pop	{r4, r5, r6, pc}
 8006d5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d60:	4798      	blx	r3
 8006d62:	3601      	adds	r6, #1
 8006d64:	e7ee      	b.n	8006d44 <__libc_init_array+0xc>
 8006d66:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d6a:	4798      	blx	r3
 8006d6c:	3601      	adds	r6, #1
 8006d6e:	e7f2      	b.n	8006d56 <__libc_init_array+0x1e>
 8006d70:	0800a07c 	.word	0x0800a07c
 8006d74:	0800a07c 	.word	0x0800a07c
 8006d78:	0800a07c 	.word	0x0800a07c
 8006d7c:	0800a080 	.word	0x0800a080

08006d80 <memcpy>:
 8006d80:	440a      	add	r2, r1
 8006d82:	4291      	cmp	r1, r2
 8006d84:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d88:	d100      	bne.n	8006d8c <memcpy+0xc>
 8006d8a:	4770      	bx	lr
 8006d8c:	b510      	push	{r4, lr}
 8006d8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d96:	4291      	cmp	r1, r2
 8006d98:	d1f9      	bne.n	8006d8e <memcpy+0xe>
 8006d9a:	bd10      	pop	{r4, pc}

08006d9c <memset>:
 8006d9c:	4402      	add	r2, r0
 8006d9e:	4603      	mov	r3, r0
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d100      	bne.n	8006da6 <memset+0xa>
 8006da4:	4770      	bx	lr
 8006da6:	f803 1b01 	strb.w	r1, [r3], #1
 8006daa:	e7f9      	b.n	8006da0 <memset+0x4>

08006dac <__cvt>:
 8006dac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006db0:	ec55 4b10 	vmov	r4, r5, d0
 8006db4:	2d00      	cmp	r5, #0
 8006db6:	460e      	mov	r6, r1
 8006db8:	4619      	mov	r1, r3
 8006dba:	462b      	mov	r3, r5
 8006dbc:	bfbb      	ittet	lt
 8006dbe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006dc2:	461d      	movlt	r5, r3
 8006dc4:	2300      	movge	r3, #0
 8006dc6:	232d      	movlt	r3, #45	; 0x2d
 8006dc8:	700b      	strb	r3, [r1, #0]
 8006dca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006dcc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006dd0:	4691      	mov	r9, r2
 8006dd2:	f023 0820 	bic.w	r8, r3, #32
 8006dd6:	bfbc      	itt	lt
 8006dd8:	4622      	movlt	r2, r4
 8006dda:	4614      	movlt	r4, r2
 8006ddc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006de0:	d005      	beq.n	8006dee <__cvt+0x42>
 8006de2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006de6:	d100      	bne.n	8006dea <__cvt+0x3e>
 8006de8:	3601      	adds	r6, #1
 8006dea:	2102      	movs	r1, #2
 8006dec:	e000      	b.n	8006df0 <__cvt+0x44>
 8006dee:	2103      	movs	r1, #3
 8006df0:	ab03      	add	r3, sp, #12
 8006df2:	9301      	str	r3, [sp, #4]
 8006df4:	ab02      	add	r3, sp, #8
 8006df6:	9300      	str	r3, [sp, #0]
 8006df8:	ec45 4b10 	vmov	d0, r4, r5
 8006dfc:	4653      	mov	r3, sl
 8006dfe:	4632      	mov	r2, r6
 8006e00:	f000 fcea 	bl	80077d8 <_dtoa_r>
 8006e04:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006e08:	4607      	mov	r7, r0
 8006e0a:	d102      	bne.n	8006e12 <__cvt+0x66>
 8006e0c:	f019 0f01 	tst.w	r9, #1
 8006e10:	d022      	beq.n	8006e58 <__cvt+0xac>
 8006e12:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e16:	eb07 0906 	add.w	r9, r7, r6
 8006e1a:	d110      	bne.n	8006e3e <__cvt+0x92>
 8006e1c:	783b      	ldrb	r3, [r7, #0]
 8006e1e:	2b30      	cmp	r3, #48	; 0x30
 8006e20:	d10a      	bne.n	8006e38 <__cvt+0x8c>
 8006e22:	2200      	movs	r2, #0
 8006e24:	2300      	movs	r3, #0
 8006e26:	4620      	mov	r0, r4
 8006e28:	4629      	mov	r1, r5
 8006e2a:	f7f9 fe55 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e2e:	b918      	cbnz	r0, 8006e38 <__cvt+0x8c>
 8006e30:	f1c6 0601 	rsb	r6, r6, #1
 8006e34:	f8ca 6000 	str.w	r6, [sl]
 8006e38:	f8da 3000 	ldr.w	r3, [sl]
 8006e3c:	4499      	add	r9, r3
 8006e3e:	2200      	movs	r2, #0
 8006e40:	2300      	movs	r3, #0
 8006e42:	4620      	mov	r0, r4
 8006e44:	4629      	mov	r1, r5
 8006e46:	f7f9 fe47 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e4a:	b108      	cbz	r0, 8006e50 <__cvt+0xa4>
 8006e4c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006e50:	2230      	movs	r2, #48	; 0x30
 8006e52:	9b03      	ldr	r3, [sp, #12]
 8006e54:	454b      	cmp	r3, r9
 8006e56:	d307      	bcc.n	8006e68 <__cvt+0xbc>
 8006e58:	9b03      	ldr	r3, [sp, #12]
 8006e5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e5c:	1bdb      	subs	r3, r3, r7
 8006e5e:	4638      	mov	r0, r7
 8006e60:	6013      	str	r3, [r2, #0]
 8006e62:	b004      	add	sp, #16
 8006e64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e68:	1c59      	adds	r1, r3, #1
 8006e6a:	9103      	str	r1, [sp, #12]
 8006e6c:	701a      	strb	r2, [r3, #0]
 8006e6e:	e7f0      	b.n	8006e52 <__cvt+0xa6>

08006e70 <__exponent>:
 8006e70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e72:	4603      	mov	r3, r0
 8006e74:	2900      	cmp	r1, #0
 8006e76:	bfb8      	it	lt
 8006e78:	4249      	neglt	r1, r1
 8006e7a:	f803 2b02 	strb.w	r2, [r3], #2
 8006e7e:	bfb4      	ite	lt
 8006e80:	222d      	movlt	r2, #45	; 0x2d
 8006e82:	222b      	movge	r2, #43	; 0x2b
 8006e84:	2909      	cmp	r1, #9
 8006e86:	7042      	strb	r2, [r0, #1]
 8006e88:	dd2a      	ble.n	8006ee0 <__exponent+0x70>
 8006e8a:	f10d 0407 	add.w	r4, sp, #7
 8006e8e:	46a4      	mov	ip, r4
 8006e90:	270a      	movs	r7, #10
 8006e92:	46a6      	mov	lr, r4
 8006e94:	460a      	mov	r2, r1
 8006e96:	fb91 f6f7 	sdiv	r6, r1, r7
 8006e9a:	fb07 1516 	mls	r5, r7, r6, r1
 8006e9e:	3530      	adds	r5, #48	; 0x30
 8006ea0:	2a63      	cmp	r2, #99	; 0x63
 8006ea2:	f104 34ff 	add.w	r4, r4, #4294967295
 8006ea6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006eaa:	4631      	mov	r1, r6
 8006eac:	dcf1      	bgt.n	8006e92 <__exponent+0x22>
 8006eae:	3130      	adds	r1, #48	; 0x30
 8006eb0:	f1ae 0502 	sub.w	r5, lr, #2
 8006eb4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006eb8:	1c44      	adds	r4, r0, #1
 8006eba:	4629      	mov	r1, r5
 8006ebc:	4561      	cmp	r1, ip
 8006ebe:	d30a      	bcc.n	8006ed6 <__exponent+0x66>
 8006ec0:	f10d 0209 	add.w	r2, sp, #9
 8006ec4:	eba2 020e 	sub.w	r2, r2, lr
 8006ec8:	4565      	cmp	r5, ip
 8006eca:	bf88      	it	hi
 8006ecc:	2200      	movhi	r2, #0
 8006ece:	4413      	add	r3, r2
 8006ed0:	1a18      	subs	r0, r3, r0
 8006ed2:	b003      	add	sp, #12
 8006ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ed6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006eda:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006ede:	e7ed      	b.n	8006ebc <__exponent+0x4c>
 8006ee0:	2330      	movs	r3, #48	; 0x30
 8006ee2:	3130      	adds	r1, #48	; 0x30
 8006ee4:	7083      	strb	r3, [r0, #2]
 8006ee6:	70c1      	strb	r1, [r0, #3]
 8006ee8:	1d03      	adds	r3, r0, #4
 8006eea:	e7f1      	b.n	8006ed0 <__exponent+0x60>

08006eec <_printf_float>:
 8006eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ef0:	ed2d 8b02 	vpush	{d8}
 8006ef4:	b08d      	sub	sp, #52	; 0x34
 8006ef6:	460c      	mov	r4, r1
 8006ef8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006efc:	4616      	mov	r6, r2
 8006efe:	461f      	mov	r7, r3
 8006f00:	4605      	mov	r5, r0
 8006f02:	f001 fa57 	bl	80083b4 <_localeconv_r>
 8006f06:	f8d0 a000 	ldr.w	sl, [r0]
 8006f0a:	4650      	mov	r0, sl
 8006f0c:	f7f9 f968 	bl	80001e0 <strlen>
 8006f10:	2300      	movs	r3, #0
 8006f12:	930a      	str	r3, [sp, #40]	; 0x28
 8006f14:	6823      	ldr	r3, [r4, #0]
 8006f16:	9305      	str	r3, [sp, #20]
 8006f18:	f8d8 3000 	ldr.w	r3, [r8]
 8006f1c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006f20:	3307      	adds	r3, #7
 8006f22:	f023 0307 	bic.w	r3, r3, #7
 8006f26:	f103 0208 	add.w	r2, r3, #8
 8006f2a:	f8c8 2000 	str.w	r2, [r8]
 8006f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f32:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006f36:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006f3a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006f3e:	9307      	str	r3, [sp, #28]
 8006f40:	f8cd 8018 	str.w	r8, [sp, #24]
 8006f44:	ee08 0a10 	vmov	s16, r0
 8006f48:	4b9f      	ldr	r3, [pc, #636]	; (80071c8 <_printf_float+0x2dc>)
 8006f4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f4e:	f04f 32ff 	mov.w	r2, #4294967295
 8006f52:	f7f9 fdf3 	bl	8000b3c <__aeabi_dcmpun>
 8006f56:	bb88      	cbnz	r0, 8006fbc <_printf_float+0xd0>
 8006f58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f5c:	4b9a      	ldr	r3, [pc, #616]	; (80071c8 <_printf_float+0x2dc>)
 8006f5e:	f04f 32ff 	mov.w	r2, #4294967295
 8006f62:	f7f9 fdcd 	bl	8000b00 <__aeabi_dcmple>
 8006f66:	bb48      	cbnz	r0, 8006fbc <_printf_float+0xd0>
 8006f68:	2200      	movs	r2, #0
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	4640      	mov	r0, r8
 8006f6e:	4649      	mov	r1, r9
 8006f70:	f7f9 fdbc 	bl	8000aec <__aeabi_dcmplt>
 8006f74:	b110      	cbz	r0, 8006f7c <_printf_float+0x90>
 8006f76:	232d      	movs	r3, #45	; 0x2d
 8006f78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f7c:	4b93      	ldr	r3, [pc, #588]	; (80071cc <_printf_float+0x2e0>)
 8006f7e:	4894      	ldr	r0, [pc, #592]	; (80071d0 <_printf_float+0x2e4>)
 8006f80:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006f84:	bf94      	ite	ls
 8006f86:	4698      	movls	r8, r3
 8006f88:	4680      	movhi	r8, r0
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	6123      	str	r3, [r4, #16]
 8006f8e:	9b05      	ldr	r3, [sp, #20]
 8006f90:	f023 0204 	bic.w	r2, r3, #4
 8006f94:	6022      	str	r2, [r4, #0]
 8006f96:	f04f 0900 	mov.w	r9, #0
 8006f9a:	9700      	str	r7, [sp, #0]
 8006f9c:	4633      	mov	r3, r6
 8006f9e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006fa0:	4621      	mov	r1, r4
 8006fa2:	4628      	mov	r0, r5
 8006fa4:	f000 f9d8 	bl	8007358 <_printf_common>
 8006fa8:	3001      	adds	r0, #1
 8006faa:	f040 8090 	bne.w	80070ce <_printf_float+0x1e2>
 8006fae:	f04f 30ff 	mov.w	r0, #4294967295
 8006fb2:	b00d      	add	sp, #52	; 0x34
 8006fb4:	ecbd 8b02 	vpop	{d8}
 8006fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fbc:	4642      	mov	r2, r8
 8006fbe:	464b      	mov	r3, r9
 8006fc0:	4640      	mov	r0, r8
 8006fc2:	4649      	mov	r1, r9
 8006fc4:	f7f9 fdba 	bl	8000b3c <__aeabi_dcmpun>
 8006fc8:	b140      	cbz	r0, 8006fdc <_printf_float+0xf0>
 8006fca:	464b      	mov	r3, r9
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	bfbc      	itt	lt
 8006fd0:	232d      	movlt	r3, #45	; 0x2d
 8006fd2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006fd6:	487f      	ldr	r0, [pc, #508]	; (80071d4 <_printf_float+0x2e8>)
 8006fd8:	4b7f      	ldr	r3, [pc, #508]	; (80071d8 <_printf_float+0x2ec>)
 8006fda:	e7d1      	b.n	8006f80 <_printf_float+0x94>
 8006fdc:	6863      	ldr	r3, [r4, #4]
 8006fde:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006fe2:	9206      	str	r2, [sp, #24]
 8006fe4:	1c5a      	adds	r2, r3, #1
 8006fe6:	d13f      	bne.n	8007068 <_printf_float+0x17c>
 8006fe8:	2306      	movs	r3, #6
 8006fea:	6063      	str	r3, [r4, #4]
 8006fec:	9b05      	ldr	r3, [sp, #20]
 8006fee:	6861      	ldr	r1, [r4, #4]
 8006ff0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	9303      	str	r3, [sp, #12]
 8006ff8:	ab0a      	add	r3, sp, #40	; 0x28
 8006ffa:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006ffe:	ab09      	add	r3, sp, #36	; 0x24
 8007000:	ec49 8b10 	vmov	d0, r8, r9
 8007004:	9300      	str	r3, [sp, #0]
 8007006:	6022      	str	r2, [r4, #0]
 8007008:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800700c:	4628      	mov	r0, r5
 800700e:	f7ff fecd 	bl	8006dac <__cvt>
 8007012:	9b06      	ldr	r3, [sp, #24]
 8007014:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007016:	2b47      	cmp	r3, #71	; 0x47
 8007018:	4680      	mov	r8, r0
 800701a:	d108      	bne.n	800702e <_printf_float+0x142>
 800701c:	1cc8      	adds	r0, r1, #3
 800701e:	db02      	blt.n	8007026 <_printf_float+0x13a>
 8007020:	6863      	ldr	r3, [r4, #4]
 8007022:	4299      	cmp	r1, r3
 8007024:	dd41      	ble.n	80070aa <_printf_float+0x1be>
 8007026:	f1ab 0b02 	sub.w	fp, fp, #2
 800702a:	fa5f fb8b 	uxtb.w	fp, fp
 800702e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007032:	d820      	bhi.n	8007076 <_printf_float+0x18a>
 8007034:	3901      	subs	r1, #1
 8007036:	465a      	mov	r2, fp
 8007038:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800703c:	9109      	str	r1, [sp, #36]	; 0x24
 800703e:	f7ff ff17 	bl	8006e70 <__exponent>
 8007042:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007044:	1813      	adds	r3, r2, r0
 8007046:	2a01      	cmp	r2, #1
 8007048:	4681      	mov	r9, r0
 800704a:	6123      	str	r3, [r4, #16]
 800704c:	dc02      	bgt.n	8007054 <_printf_float+0x168>
 800704e:	6822      	ldr	r2, [r4, #0]
 8007050:	07d2      	lsls	r2, r2, #31
 8007052:	d501      	bpl.n	8007058 <_printf_float+0x16c>
 8007054:	3301      	adds	r3, #1
 8007056:	6123      	str	r3, [r4, #16]
 8007058:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800705c:	2b00      	cmp	r3, #0
 800705e:	d09c      	beq.n	8006f9a <_printf_float+0xae>
 8007060:	232d      	movs	r3, #45	; 0x2d
 8007062:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007066:	e798      	b.n	8006f9a <_printf_float+0xae>
 8007068:	9a06      	ldr	r2, [sp, #24]
 800706a:	2a47      	cmp	r2, #71	; 0x47
 800706c:	d1be      	bne.n	8006fec <_printf_float+0x100>
 800706e:	2b00      	cmp	r3, #0
 8007070:	d1bc      	bne.n	8006fec <_printf_float+0x100>
 8007072:	2301      	movs	r3, #1
 8007074:	e7b9      	b.n	8006fea <_printf_float+0xfe>
 8007076:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800707a:	d118      	bne.n	80070ae <_printf_float+0x1c2>
 800707c:	2900      	cmp	r1, #0
 800707e:	6863      	ldr	r3, [r4, #4]
 8007080:	dd0b      	ble.n	800709a <_printf_float+0x1ae>
 8007082:	6121      	str	r1, [r4, #16]
 8007084:	b913      	cbnz	r3, 800708c <_printf_float+0x1a0>
 8007086:	6822      	ldr	r2, [r4, #0]
 8007088:	07d0      	lsls	r0, r2, #31
 800708a:	d502      	bpl.n	8007092 <_printf_float+0x1a6>
 800708c:	3301      	adds	r3, #1
 800708e:	440b      	add	r3, r1
 8007090:	6123      	str	r3, [r4, #16]
 8007092:	65a1      	str	r1, [r4, #88]	; 0x58
 8007094:	f04f 0900 	mov.w	r9, #0
 8007098:	e7de      	b.n	8007058 <_printf_float+0x16c>
 800709a:	b913      	cbnz	r3, 80070a2 <_printf_float+0x1b6>
 800709c:	6822      	ldr	r2, [r4, #0]
 800709e:	07d2      	lsls	r2, r2, #31
 80070a0:	d501      	bpl.n	80070a6 <_printf_float+0x1ba>
 80070a2:	3302      	adds	r3, #2
 80070a4:	e7f4      	b.n	8007090 <_printf_float+0x1a4>
 80070a6:	2301      	movs	r3, #1
 80070a8:	e7f2      	b.n	8007090 <_printf_float+0x1a4>
 80070aa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80070ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070b0:	4299      	cmp	r1, r3
 80070b2:	db05      	blt.n	80070c0 <_printf_float+0x1d4>
 80070b4:	6823      	ldr	r3, [r4, #0]
 80070b6:	6121      	str	r1, [r4, #16]
 80070b8:	07d8      	lsls	r0, r3, #31
 80070ba:	d5ea      	bpl.n	8007092 <_printf_float+0x1a6>
 80070bc:	1c4b      	adds	r3, r1, #1
 80070be:	e7e7      	b.n	8007090 <_printf_float+0x1a4>
 80070c0:	2900      	cmp	r1, #0
 80070c2:	bfd4      	ite	le
 80070c4:	f1c1 0202 	rsble	r2, r1, #2
 80070c8:	2201      	movgt	r2, #1
 80070ca:	4413      	add	r3, r2
 80070cc:	e7e0      	b.n	8007090 <_printf_float+0x1a4>
 80070ce:	6823      	ldr	r3, [r4, #0]
 80070d0:	055a      	lsls	r2, r3, #21
 80070d2:	d407      	bmi.n	80070e4 <_printf_float+0x1f8>
 80070d4:	6923      	ldr	r3, [r4, #16]
 80070d6:	4642      	mov	r2, r8
 80070d8:	4631      	mov	r1, r6
 80070da:	4628      	mov	r0, r5
 80070dc:	47b8      	blx	r7
 80070de:	3001      	adds	r0, #1
 80070e0:	d12c      	bne.n	800713c <_printf_float+0x250>
 80070e2:	e764      	b.n	8006fae <_printf_float+0xc2>
 80070e4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80070e8:	f240 80e0 	bls.w	80072ac <_printf_float+0x3c0>
 80070ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80070f0:	2200      	movs	r2, #0
 80070f2:	2300      	movs	r3, #0
 80070f4:	f7f9 fcf0 	bl	8000ad8 <__aeabi_dcmpeq>
 80070f8:	2800      	cmp	r0, #0
 80070fa:	d034      	beq.n	8007166 <_printf_float+0x27a>
 80070fc:	4a37      	ldr	r2, [pc, #220]	; (80071dc <_printf_float+0x2f0>)
 80070fe:	2301      	movs	r3, #1
 8007100:	4631      	mov	r1, r6
 8007102:	4628      	mov	r0, r5
 8007104:	47b8      	blx	r7
 8007106:	3001      	adds	r0, #1
 8007108:	f43f af51 	beq.w	8006fae <_printf_float+0xc2>
 800710c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007110:	429a      	cmp	r2, r3
 8007112:	db02      	blt.n	800711a <_printf_float+0x22e>
 8007114:	6823      	ldr	r3, [r4, #0]
 8007116:	07d8      	lsls	r0, r3, #31
 8007118:	d510      	bpl.n	800713c <_printf_float+0x250>
 800711a:	ee18 3a10 	vmov	r3, s16
 800711e:	4652      	mov	r2, sl
 8007120:	4631      	mov	r1, r6
 8007122:	4628      	mov	r0, r5
 8007124:	47b8      	blx	r7
 8007126:	3001      	adds	r0, #1
 8007128:	f43f af41 	beq.w	8006fae <_printf_float+0xc2>
 800712c:	f04f 0800 	mov.w	r8, #0
 8007130:	f104 091a 	add.w	r9, r4, #26
 8007134:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007136:	3b01      	subs	r3, #1
 8007138:	4543      	cmp	r3, r8
 800713a:	dc09      	bgt.n	8007150 <_printf_float+0x264>
 800713c:	6823      	ldr	r3, [r4, #0]
 800713e:	079b      	lsls	r3, r3, #30
 8007140:	f100 8105 	bmi.w	800734e <_printf_float+0x462>
 8007144:	68e0      	ldr	r0, [r4, #12]
 8007146:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007148:	4298      	cmp	r0, r3
 800714a:	bfb8      	it	lt
 800714c:	4618      	movlt	r0, r3
 800714e:	e730      	b.n	8006fb2 <_printf_float+0xc6>
 8007150:	2301      	movs	r3, #1
 8007152:	464a      	mov	r2, r9
 8007154:	4631      	mov	r1, r6
 8007156:	4628      	mov	r0, r5
 8007158:	47b8      	blx	r7
 800715a:	3001      	adds	r0, #1
 800715c:	f43f af27 	beq.w	8006fae <_printf_float+0xc2>
 8007160:	f108 0801 	add.w	r8, r8, #1
 8007164:	e7e6      	b.n	8007134 <_printf_float+0x248>
 8007166:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007168:	2b00      	cmp	r3, #0
 800716a:	dc39      	bgt.n	80071e0 <_printf_float+0x2f4>
 800716c:	4a1b      	ldr	r2, [pc, #108]	; (80071dc <_printf_float+0x2f0>)
 800716e:	2301      	movs	r3, #1
 8007170:	4631      	mov	r1, r6
 8007172:	4628      	mov	r0, r5
 8007174:	47b8      	blx	r7
 8007176:	3001      	adds	r0, #1
 8007178:	f43f af19 	beq.w	8006fae <_printf_float+0xc2>
 800717c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007180:	4313      	orrs	r3, r2
 8007182:	d102      	bne.n	800718a <_printf_float+0x29e>
 8007184:	6823      	ldr	r3, [r4, #0]
 8007186:	07d9      	lsls	r1, r3, #31
 8007188:	d5d8      	bpl.n	800713c <_printf_float+0x250>
 800718a:	ee18 3a10 	vmov	r3, s16
 800718e:	4652      	mov	r2, sl
 8007190:	4631      	mov	r1, r6
 8007192:	4628      	mov	r0, r5
 8007194:	47b8      	blx	r7
 8007196:	3001      	adds	r0, #1
 8007198:	f43f af09 	beq.w	8006fae <_printf_float+0xc2>
 800719c:	f04f 0900 	mov.w	r9, #0
 80071a0:	f104 0a1a 	add.w	sl, r4, #26
 80071a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071a6:	425b      	negs	r3, r3
 80071a8:	454b      	cmp	r3, r9
 80071aa:	dc01      	bgt.n	80071b0 <_printf_float+0x2c4>
 80071ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071ae:	e792      	b.n	80070d6 <_printf_float+0x1ea>
 80071b0:	2301      	movs	r3, #1
 80071b2:	4652      	mov	r2, sl
 80071b4:	4631      	mov	r1, r6
 80071b6:	4628      	mov	r0, r5
 80071b8:	47b8      	blx	r7
 80071ba:	3001      	adds	r0, #1
 80071bc:	f43f aef7 	beq.w	8006fae <_printf_float+0xc2>
 80071c0:	f109 0901 	add.w	r9, r9, #1
 80071c4:	e7ee      	b.n	80071a4 <_printf_float+0x2b8>
 80071c6:	bf00      	nop
 80071c8:	7fefffff 	.word	0x7fefffff
 80071cc:	08009ca0 	.word	0x08009ca0
 80071d0:	08009ca4 	.word	0x08009ca4
 80071d4:	08009cac 	.word	0x08009cac
 80071d8:	08009ca8 	.word	0x08009ca8
 80071dc:	08009cb0 	.word	0x08009cb0
 80071e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80071e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80071e4:	429a      	cmp	r2, r3
 80071e6:	bfa8      	it	ge
 80071e8:	461a      	movge	r2, r3
 80071ea:	2a00      	cmp	r2, #0
 80071ec:	4691      	mov	r9, r2
 80071ee:	dc37      	bgt.n	8007260 <_printf_float+0x374>
 80071f0:	f04f 0b00 	mov.w	fp, #0
 80071f4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071f8:	f104 021a 	add.w	r2, r4, #26
 80071fc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80071fe:	9305      	str	r3, [sp, #20]
 8007200:	eba3 0309 	sub.w	r3, r3, r9
 8007204:	455b      	cmp	r3, fp
 8007206:	dc33      	bgt.n	8007270 <_printf_float+0x384>
 8007208:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800720c:	429a      	cmp	r2, r3
 800720e:	db3b      	blt.n	8007288 <_printf_float+0x39c>
 8007210:	6823      	ldr	r3, [r4, #0]
 8007212:	07da      	lsls	r2, r3, #31
 8007214:	d438      	bmi.n	8007288 <_printf_float+0x39c>
 8007216:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007218:	9a05      	ldr	r2, [sp, #20]
 800721a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800721c:	1a9a      	subs	r2, r3, r2
 800721e:	eba3 0901 	sub.w	r9, r3, r1
 8007222:	4591      	cmp	r9, r2
 8007224:	bfa8      	it	ge
 8007226:	4691      	movge	r9, r2
 8007228:	f1b9 0f00 	cmp.w	r9, #0
 800722c:	dc35      	bgt.n	800729a <_printf_float+0x3ae>
 800722e:	f04f 0800 	mov.w	r8, #0
 8007232:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007236:	f104 0a1a 	add.w	sl, r4, #26
 800723a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800723e:	1a9b      	subs	r3, r3, r2
 8007240:	eba3 0309 	sub.w	r3, r3, r9
 8007244:	4543      	cmp	r3, r8
 8007246:	f77f af79 	ble.w	800713c <_printf_float+0x250>
 800724a:	2301      	movs	r3, #1
 800724c:	4652      	mov	r2, sl
 800724e:	4631      	mov	r1, r6
 8007250:	4628      	mov	r0, r5
 8007252:	47b8      	blx	r7
 8007254:	3001      	adds	r0, #1
 8007256:	f43f aeaa 	beq.w	8006fae <_printf_float+0xc2>
 800725a:	f108 0801 	add.w	r8, r8, #1
 800725e:	e7ec      	b.n	800723a <_printf_float+0x34e>
 8007260:	4613      	mov	r3, r2
 8007262:	4631      	mov	r1, r6
 8007264:	4642      	mov	r2, r8
 8007266:	4628      	mov	r0, r5
 8007268:	47b8      	blx	r7
 800726a:	3001      	adds	r0, #1
 800726c:	d1c0      	bne.n	80071f0 <_printf_float+0x304>
 800726e:	e69e      	b.n	8006fae <_printf_float+0xc2>
 8007270:	2301      	movs	r3, #1
 8007272:	4631      	mov	r1, r6
 8007274:	4628      	mov	r0, r5
 8007276:	9205      	str	r2, [sp, #20]
 8007278:	47b8      	blx	r7
 800727a:	3001      	adds	r0, #1
 800727c:	f43f ae97 	beq.w	8006fae <_printf_float+0xc2>
 8007280:	9a05      	ldr	r2, [sp, #20]
 8007282:	f10b 0b01 	add.w	fp, fp, #1
 8007286:	e7b9      	b.n	80071fc <_printf_float+0x310>
 8007288:	ee18 3a10 	vmov	r3, s16
 800728c:	4652      	mov	r2, sl
 800728e:	4631      	mov	r1, r6
 8007290:	4628      	mov	r0, r5
 8007292:	47b8      	blx	r7
 8007294:	3001      	adds	r0, #1
 8007296:	d1be      	bne.n	8007216 <_printf_float+0x32a>
 8007298:	e689      	b.n	8006fae <_printf_float+0xc2>
 800729a:	9a05      	ldr	r2, [sp, #20]
 800729c:	464b      	mov	r3, r9
 800729e:	4442      	add	r2, r8
 80072a0:	4631      	mov	r1, r6
 80072a2:	4628      	mov	r0, r5
 80072a4:	47b8      	blx	r7
 80072a6:	3001      	adds	r0, #1
 80072a8:	d1c1      	bne.n	800722e <_printf_float+0x342>
 80072aa:	e680      	b.n	8006fae <_printf_float+0xc2>
 80072ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072ae:	2a01      	cmp	r2, #1
 80072b0:	dc01      	bgt.n	80072b6 <_printf_float+0x3ca>
 80072b2:	07db      	lsls	r3, r3, #31
 80072b4:	d538      	bpl.n	8007328 <_printf_float+0x43c>
 80072b6:	2301      	movs	r3, #1
 80072b8:	4642      	mov	r2, r8
 80072ba:	4631      	mov	r1, r6
 80072bc:	4628      	mov	r0, r5
 80072be:	47b8      	blx	r7
 80072c0:	3001      	adds	r0, #1
 80072c2:	f43f ae74 	beq.w	8006fae <_printf_float+0xc2>
 80072c6:	ee18 3a10 	vmov	r3, s16
 80072ca:	4652      	mov	r2, sl
 80072cc:	4631      	mov	r1, r6
 80072ce:	4628      	mov	r0, r5
 80072d0:	47b8      	blx	r7
 80072d2:	3001      	adds	r0, #1
 80072d4:	f43f ae6b 	beq.w	8006fae <_printf_float+0xc2>
 80072d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80072dc:	2200      	movs	r2, #0
 80072de:	2300      	movs	r3, #0
 80072e0:	f7f9 fbfa 	bl	8000ad8 <__aeabi_dcmpeq>
 80072e4:	b9d8      	cbnz	r0, 800731e <_printf_float+0x432>
 80072e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072e8:	f108 0201 	add.w	r2, r8, #1
 80072ec:	3b01      	subs	r3, #1
 80072ee:	4631      	mov	r1, r6
 80072f0:	4628      	mov	r0, r5
 80072f2:	47b8      	blx	r7
 80072f4:	3001      	adds	r0, #1
 80072f6:	d10e      	bne.n	8007316 <_printf_float+0x42a>
 80072f8:	e659      	b.n	8006fae <_printf_float+0xc2>
 80072fa:	2301      	movs	r3, #1
 80072fc:	4652      	mov	r2, sl
 80072fe:	4631      	mov	r1, r6
 8007300:	4628      	mov	r0, r5
 8007302:	47b8      	blx	r7
 8007304:	3001      	adds	r0, #1
 8007306:	f43f ae52 	beq.w	8006fae <_printf_float+0xc2>
 800730a:	f108 0801 	add.w	r8, r8, #1
 800730e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007310:	3b01      	subs	r3, #1
 8007312:	4543      	cmp	r3, r8
 8007314:	dcf1      	bgt.n	80072fa <_printf_float+0x40e>
 8007316:	464b      	mov	r3, r9
 8007318:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800731c:	e6dc      	b.n	80070d8 <_printf_float+0x1ec>
 800731e:	f04f 0800 	mov.w	r8, #0
 8007322:	f104 0a1a 	add.w	sl, r4, #26
 8007326:	e7f2      	b.n	800730e <_printf_float+0x422>
 8007328:	2301      	movs	r3, #1
 800732a:	4642      	mov	r2, r8
 800732c:	e7df      	b.n	80072ee <_printf_float+0x402>
 800732e:	2301      	movs	r3, #1
 8007330:	464a      	mov	r2, r9
 8007332:	4631      	mov	r1, r6
 8007334:	4628      	mov	r0, r5
 8007336:	47b8      	blx	r7
 8007338:	3001      	adds	r0, #1
 800733a:	f43f ae38 	beq.w	8006fae <_printf_float+0xc2>
 800733e:	f108 0801 	add.w	r8, r8, #1
 8007342:	68e3      	ldr	r3, [r4, #12]
 8007344:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007346:	1a5b      	subs	r3, r3, r1
 8007348:	4543      	cmp	r3, r8
 800734a:	dcf0      	bgt.n	800732e <_printf_float+0x442>
 800734c:	e6fa      	b.n	8007144 <_printf_float+0x258>
 800734e:	f04f 0800 	mov.w	r8, #0
 8007352:	f104 0919 	add.w	r9, r4, #25
 8007356:	e7f4      	b.n	8007342 <_printf_float+0x456>

08007358 <_printf_common>:
 8007358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800735c:	4616      	mov	r6, r2
 800735e:	4699      	mov	r9, r3
 8007360:	688a      	ldr	r2, [r1, #8]
 8007362:	690b      	ldr	r3, [r1, #16]
 8007364:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007368:	4293      	cmp	r3, r2
 800736a:	bfb8      	it	lt
 800736c:	4613      	movlt	r3, r2
 800736e:	6033      	str	r3, [r6, #0]
 8007370:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007374:	4607      	mov	r7, r0
 8007376:	460c      	mov	r4, r1
 8007378:	b10a      	cbz	r2, 800737e <_printf_common+0x26>
 800737a:	3301      	adds	r3, #1
 800737c:	6033      	str	r3, [r6, #0]
 800737e:	6823      	ldr	r3, [r4, #0]
 8007380:	0699      	lsls	r1, r3, #26
 8007382:	bf42      	ittt	mi
 8007384:	6833      	ldrmi	r3, [r6, #0]
 8007386:	3302      	addmi	r3, #2
 8007388:	6033      	strmi	r3, [r6, #0]
 800738a:	6825      	ldr	r5, [r4, #0]
 800738c:	f015 0506 	ands.w	r5, r5, #6
 8007390:	d106      	bne.n	80073a0 <_printf_common+0x48>
 8007392:	f104 0a19 	add.w	sl, r4, #25
 8007396:	68e3      	ldr	r3, [r4, #12]
 8007398:	6832      	ldr	r2, [r6, #0]
 800739a:	1a9b      	subs	r3, r3, r2
 800739c:	42ab      	cmp	r3, r5
 800739e:	dc26      	bgt.n	80073ee <_printf_common+0x96>
 80073a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80073a4:	1e13      	subs	r3, r2, #0
 80073a6:	6822      	ldr	r2, [r4, #0]
 80073a8:	bf18      	it	ne
 80073aa:	2301      	movne	r3, #1
 80073ac:	0692      	lsls	r2, r2, #26
 80073ae:	d42b      	bmi.n	8007408 <_printf_common+0xb0>
 80073b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80073b4:	4649      	mov	r1, r9
 80073b6:	4638      	mov	r0, r7
 80073b8:	47c0      	blx	r8
 80073ba:	3001      	adds	r0, #1
 80073bc:	d01e      	beq.n	80073fc <_printf_common+0xa4>
 80073be:	6823      	ldr	r3, [r4, #0]
 80073c0:	68e5      	ldr	r5, [r4, #12]
 80073c2:	6832      	ldr	r2, [r6, #0]
 80073c4:	f003 0306 	and.w	r3, r3, #6
 80073c8:	2b04      	cmp	r3, #4
 80073ca:	bf08      	it	eq
 80073cc:	1aad      	subeq	r5, r5, r2
 80073ce:	68a3      	ldr	r3, [r4, #8]
 80073d0:	6922      	ldr	r2, [r4, #16]
 80073d2:	bf0c      	ite	eq
 80073d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073d8:	2500      	movne	r5, #0
 80073da:	4293      	cmp	r3, r2
 80073dc:	bfc4      	itt	gt
 80073de:	1a9b      	subgt	r3, r3, r2
 80073e0:	18ed      	addgt	r5, r5, r3
 80073e2:	2600      	movs	r6, #0
 80073e4:	341a      	adds	r4, #26
 80073e6:	42b5      	cmp	r5, r6
 80073e8:	d11a      	bne.n	8007420 <_printf_common+0xc8>
 80073ea:	2000      	movs	r0, #0
 80073ec:	e008      	b.n	8007400 <_printf_common+0xa8>
 80073ee:	2301      	movs	r3, #1
 80073f0:	4652      	mov	r2, sl
 80073f2:	4649      	mov	r1, r9
 80073f4:	4638      	mov	r0, r7
 80073f6:	47c0      	blx	r8
 80073f8:	3001      	adds	r0, #1
 80073fa:	d103      	bne.n	8007404 <_printf_common+0xac>
 80073fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007404:	3501      	adds	r5, #1
 8007406:	e7c6      	b.n	8007396 <_printf_common+0x3e>
 8007408:	18e1      	adds	r1, r4, r3
 800740a:	1c5a      	adds	r2, r3, #1
 800740c:	2030      	movs	r0, #48	; 0x30
 800740e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007412:	4422      	add	r2, r4
 8007414:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007418:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800741c:	3302      	adds	r3, #2
 800741e:	e7c7      	b.n	80073b0 <_printf_common+0x58>
 8007420:	2301      	movs	r3, #1
 8007422:	4622      	mov	r2, r4
 8007424:	4649      	mov	r1, r9
 8007426:	4638      	mov	r0, r7
 8007428:	47c0      	blx	r8
 800742a:	3001      	adds	r0, #1
 800742c:	d0e6      	beq.n	80073fc <_printf_common+0xa4>
 800742e:	3601      	adds	r6, #1
 8007430:	e7d9      	b.n	80073e6 <_printf_common+0x8e>
	...

08007434 <_printf_i>:
 8007434:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007438:	7e0f      	ldrb	r7, [r1, #24]
 800743a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800743c:	2f78      	cmp	r7, #120	; 0x78
 800743e:	4691      	mov	r9, r2
 8007440:	4680      	mov	r8, r0
 8007442:	460c      	mov	r4, r1
 8007444:	469a      	mov	sl, r3
 8007446:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800744a:	d807      	bhi.n	800745c <_printf_i+0x28>
 800744c:	2f62      	cmp	r7, #98	; 0x62
 800744e:	d80a      	bhi.n	8007466 <_printf_i+0x32>
 8007450:	2f00      	cmp	r7, #0
 8007452:	f000 80d8 	beq.w	8007606 <_printf_i+0x1d2>
 8007456:	2f58      	cmp	r7, #88	; 0x58
 8007458:	f000 80a3 	beq.w	80075a2 <_printf_i+0x16e>
 800745c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007460:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007464:	e03a      	b.n	80074dc <_printf_i+0xa8>
 8007466:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800746a:	2b15      	cmp	r3, #21
 800746c:	d8f6      	bhi.n	800745c <_printf_i+0x28>
 800746e:	a101      	add	r1, pc, #4	; (adr r1, 8007474 <_printf_i+0x40>)
 8007470:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007474:	080074cd 	.word	0x080074cd
 8007478:	080074e1 	.word	0x080074e1
 800747c:	0800745d 	.word	0x0800745d
 8007480:	0800745d 	.word	0x0800745d
 8007484:	0800745d 	.word	0x0800745d
 8007488:	0800745d 	.word	0x0800745d
 800748c:	080074e1 	.word	0x080074e1
 8007490:	0800745d 	.word	0x0800745d
 8007494:	0800745d 	.word	0x0800745d
 8007498:	0800745d 	.word	0x0800745d
 800749c:	0800745d 	.word	0x0800745d
 80074a0:	080075ed 	.word	0x080075ed
 80074a4:	08007511 	.word	0x08007511
 80074a8:	080075cf 	.word	0x080075cf
 80074ac:	0800745d 	.word	0x0800745d
 80074b0:	0800745d 	.word	0x0800745d
 80074b4:	0800760f 	.word	0x0800760f
 80074b8:	0800745d 	.word	0x0800745d
 80074bc:	08007511 	.word	0x08007511
 80074c0:	0800745d 	.word	0x0800745d
 80074c4:	0800745d 	.word	0x0800745d
 80074c8:	080075d7 	.word	0x080075d7
 80074cc:	682b      	ldr	r3, [r5, #0]
 80074ce:	1d1a      	adds	r2, r3, #4
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	602a      	str	r2, [r5, #0]
 80074d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80074d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80074dc:	2301      	movs	r3, #1
 80074de:	e0a3      	b.n	8007628 <_printf_i+0x1f4>
 80074e0:	6820      	ldr	r0, [r4, #0]
 80074e2:	6829      	ldr	r1, [r5, #0]
 80074e4:	0606      	lsls	r6, r0, #24
 80074e6:	f101 0304 	add.w	r3, r1, #4
 80074ea:	d50a      	bpl.n	8007502 <_printf_i+0xce>
 80074ec:	680e      	ldr	r6, [r1, #0]
 80074ee:	602b      	str	r3, [r5, #0]
 80074f0:	2e00      	cmp	r6, #0
 80074f2:	da03      	bge.n	80074fc <_printf_i+0xc8>
 80074f4:	232d      	movs	r3, #45	; 0x2d
 80074f6:	4276      	negs	r6, r6
 80074f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074fc:	485e      	ldr	r0, [pc, #376]	; (8007678 <_printf_i+0x244>)
 80074fe:	230a      	movs	r3, #10
 8007500:	e019      	b.n	8007536 <_printf_i+0x102>
 8007502:	680e      	ldr	r6, [r1, #0]
 8007504:	602b      	str	r3, [r5, #0]
 8007506:	f010 0f40 	tst.w	r0, #64	; 0x40
 800750a:	bf18      	it	ne
 800750c:	b236      	sxthne	r6, r6
 800750e:	e7ef      	b.n	80074f0 <_printf_i+0xbc>
 8007510:	682b      	ldr	r3, [r5, #0]
 8007512:	6820      	ldr	r0, [r4, #0]
 8007514:	1d19      	adds	r1, r3, #4
 8007516:	6029      	str	r1, [r5, #0]
 8007518:	0601      	lsls	r1, r0, #24
 800751a:	d501      	bpl.n	8007520 <_printf_i+0xec>
 800751c:	681e      	ldr	r6, [r3, #0]
 800751e:	e002      	b.n	8007526 <_printf_i+0xf2>
 8007520:	0646      	lsls	r6, r0, #25
 8007522:	d5fb      	bpl.n	800751c <_printf_i+0xe8>
 8007524:	881e      	ldrh	r6, [r3, #0]
 8007526:	4854      	ldr	r0, [pc, #336]	; (8007678 <_printf_i+0x244>)
 8007528:	2f6f      	cmp	r7, #111	; 0x6f
 800752a:	bf0c      	ite	eq
 800752c:	2308      	moveq	r3, #8
 800752e:	230a      	movne	r3, #10
 8007530:	2100      	movs	r1, #0
 8007532:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007536:	6865      	ldr	r5, [r4, #4]
 8007538:	60a5      	str	r5, [r4, #8]
 800753a:	2d00      	cmp	r5, #0
 800753c:	bfa2      	ittt	ge
 800753e:	6821      	ldrge	r1, [r4, #0]
 8007540:	f021 0104 	bicge.w	r1, r1, #4
 8007544:	6021      	strge	r1, [r4, #0]
 8007546:	b90e      	cbnz	r6, 800754c <_printf_i+0x118>
 8007548:	2d00      	cmp	r5, #0
 800754a:	d04d      	beq.n	80075e8 <_printf_i+0x1b4>
 800754c:	4615      	mov	r5, r2
 800754e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007552:	fb03 6711 	mls	r7, r3, r1, r6
 8007556:	5dc7      	ldrb	r7, [r0, r7]
 8007558:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800755c:	4637      	mov	r7, r6
 800755e:	42bb      	cmp	r3, r7
 8007560:	460e      	mov	r6, r1
 8007562:	d9f4      	bls.n	800754e <_printf_i+0x11a>
 8007564:	2b08      	cmp	r3, #8
 8007566:	d10b      	bne.n	8007580 <_printf_i+0x14c>
 8007568:	6823      	ldr	r3, [r4, #0]
 800756a:	07de      	lsls	r6, r3, #31
 800756c:	d508      	bpl.n	8007580 <_printf_i+0x14c>
 800756e:	6923      	ldr	r3, [r4, #16]
 8007570:	6861      	ldr	r1, [r4, #4]
 8007572:	4299      	cmp	r1, r3
 8007574:	bfde      	ittt	le
 8007576:	2330      	movle	r3, #48	; 0x30
 8007578:	f805 3c01 	strble.w	r3, [r5, #-1]
 800757c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007580:	1b52      	subs	r2, r2, r5
 8007582:	6122      	str	r2, [r4, #16]
 8007584:	f8cd a000 	str.w	sl, [sp]
 8007588:	464b      	mov	r3, r9
 800758a:	aa03      	add	r2, sp, #12
 800758c:	4621      	mov	r1, r4
 800758e:	4640      	mov	r0, r8
 8007590:	f7ff fee2 	bl	8007358 <_printf_common>
 8007594:	3001      	adds	r0, #1
 8007596:	d14c      	bne.n	8007632 <_printf_i+0x1fe>
 8007598:	f04f 30ff 	mov.w	r0, #4294967295
 800759c:	b004      	add	sp, #16
 800759e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075a2:	4835      	ldr	r0, [pc, #212]	; (8007678 <_printf_i+0x244>)
 80075a4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80075a8:	6829      	ldr	r1, [r5, #0]
 80075aa:	6823      	ldr	r3, [r4, #0]
 80075ac:	f851 6b04 	ldr.w	r6, [r1], #4
 80075b0:	6029      	str	r1, [r5, #0]
 80075b2:	061d      	lsls	r5, r3, #24
 80075b4:	d514      	bpl.n	80075e0 <_printf_i+0x1ac>
 80075b6:	07df      	lsls	r7, r3, #31
 80075b8:	bf44      	itt	mi
 80075ba:	f043 0320 	orrmi.w	r3, r3, #32
 80075be:	6023      	strmi	r3, [r4, #0]
 80075c0:	b91e      	cbnz	r6, 80075ca <_printf_i+0x196>
 80075c2:	6823      	ldr	r3, [r4, #0]
 80075c4:	f023 0320 	bic.w	r3, r3, #32
 80075c8:	6023      	str	r3, [r4, #0]
 80075ca:	2310      	movs	r3, #16
 80075cc:	e7b0      	b.n	8007530 <_printf_i+0xfc>
 80075ce:	6823      	ldr	r3, [r4, #0]
 80075d0:	f043 0320 	orr.w	r3, r3, #32
 80075d4:	6023      	str	r3, [r4, #0]
 80075d6:	2378      	movs	r3, #120	; 0x78
 80075d8:	4828      	ldr	r0, [pc, #160]	; (800767c <_printf_i+0x248>)
 80075da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80075de:	e7e3      	b.n	80075a8 <_printf_i+0x174>
 80075e0:	0659      	lsls	r1, r3, #25
 80075e2:	bf48      	it	mi
 80075e4:	b2b6      	uxthmi	r6, r6
 80075e6:	e7e6      	b.n	80075b6 <_printf_i+0x182>
 80075e8:	4615      	mov	r5, r2
 80075ea:	e7bb      	b.n	8007564 <_printf_i+0x130>
 80075ec:	682b      	ldr	r3, [r5, #0]
 80075ee:	6826      	ldr	r6, [r4, #0]
 80075f0:	6961      	ldr	r1, [r4, #20]
 80075f2:	1d18      	adds	r0, r3, #4
 80075f4:	6028      	str	r0, [r5, #0]
 80075f6:	0635      	lsls	r5, r6, #24
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	d501      	bpl.n	8007600 <_printf_i+0x1cc>
 80075fc:	6019      	str	r1, [r3, #0]
 80075fe:	e002      	b.n	8007606 <_printf_i+0x1d2>
 8007600:	0670      	lsls	r0, r6, #25
 8007602:	d5fb      	bpl.n	80075fc <_printf_i+0x1c8>
 8007604:	8019      	strh	r1, [r3, #0]
 8007606:	2300      	movs	r3, #0
 8007608:	6123      	str	r3, [r4, #16]
 800760a:	4615      	mov	r5, r2
 800760c:	e7ba      	b.n	8007584 <_printf_i+0x150>
 800760e:	682b      	ldr	r3, [r5, #0]
 8007610:	1d1a      	adds	r2, r3, #4
 8007612:	602a      	str	r2, [r5, #0]
 8007614:	681d      	ldr	r5, [r3, #0]
 8007616:	6862      	ldr	r2, [r4, #4]
 8007618:	2100      	movs	r1, #0
 800761a:	4628      	mov	r0, r5
 800761c:	f7f8 fde8 	bl	80001f0 <memchr>
 8007620:	b108      	cbz	r0, 8007626 <_printf_i+0x1f2>
 8007622:	1b40      	subs	r0, r0, r5
 8007624:	6060      	str	r0, [r4, #4]
 8007626:	6863      	ldr	r3, [r4, #4]
 8007628:	6123      	str	r3, [r4, #16]
 800762a:	2300      	movs	r3, #0
 800762c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007630:	e7a8      	b.n	8007584 <_printf_i+0x150>
 8007632:	6923      	ldr	r3, [r4, #16]
 8007634:	462a      	mov	r2, r5
 8007636:	4649      	mov	r1, r9
 8007638:	4640      	mov	r0, r8
 800763a:	47d0      	blx	sl
 800763c:	3001      	adds	r0, #1
 800763e:	d0ab      	beq.n	8007598 <_printf_i+0x164>
 8007640:	6823      	ldr	r3, [r4, #0]
 8007642:	079b      	lsls	r3, r3, #30
 8007644:	d413      	bmi.n	800766e <_printf_i+0x23a>
 8007646:	68e0      	ldr	r0, [r4, #12]
 8007648:	9b03      	ldr	r3, [sp, #12]
 800764a:	4298      	cmp	r0, r3
 800764c:	bfb8      	it	lt
 800764e:	4618      	movlt	r0, r3
 8007650:	e7a4      	b.n	800759c <_printf_i+0x168>
 8007652:	2301      	movs	r3, #1
 8007654:	4632      	mov	r2, r6
 8007656:	4649      	mov	r1, r9
 8007658:	4640      	mov	r0, r8
 800765a:	47d0      	blx	sl
 800765c:	3001      	adds	r0, #1
 800765e:	d09b      	beq.n	8007598 <_printf_i+0x164>
 8007660:	3501      	adds	r5, #1
 8007662:	68e3      	ldr	r3, [r4, #12]
 8007664:	9903      	ldr	r1, [sp, #12]
 8007666:	1a5b      	subs	r3, r3, r1
 8007668:	42ab      	cmp	r3, r5
 800766a:	dcf2      	bgt.n	8007652 <_printf_i+0x21e>
 800766c:	e7eb      	b.n	8007646 <_printf_i+0x212>
 800766e:	2500      	movs	r5, #0
 8007670:	f104 0619 	add.w	r6, r4, #25
 8007674:	e7f5      	b.n	8007662 <_printf_i+0x22e>
 8007676:	bf00      	nop
 8007678:	08009cb2 	.word	0x08009cb2
 800767c:	08009cc3 	.word	0x08009cc3

08007680 <siprintf>:
 8007680:	b40e      	push	{r1, r2, r3}
 8007682:	b500      	push	{lr}
 8007684:	b09c      	sub	sp, #112	; 0x70
 8007686:	ab1d      	add	r3, sp, #116	; 0x74
 8007688:	9002      	str	r0, [sp, #8]
 800768a:	9006      	str	r0, [sp, #24]
 800768c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007690:	4809      	ldr	r0, [pc, #36]	; (80076b8 <siprintf+0x38>)
 8007692:	9107      	str	r1, [sp, #28]
 8007694:	9104      	str	r1, [sp, #16]
 8007696:	4909      	ldr	r1, [pc, #36]	; (80076bc <siprintf+0x3c>)
 8007698:	f853 2b04 	ldr.w	r2, [r3], #4
 800769c:	9105      	str	r1, [sp, #20]
 800769e:	6800      	ldr	r0, [r0, #0]
 80076a0:	9301      	str	r3, [sp, #4]
 80076a2:	a902      	add	r1, sp, #8
 80076a4:	f001 fb68 	bl	8008d78 <_svfiprintf_r>
 80076a8:	9b02      	ldr	r3, [sp, #8]
 80076aa:	2200      	movs	r2, #0
 80076ac:	701a      	strb	r2, [r3, #0]
 80076ae:	b01c      	add	sp, #112	; 0x70
 80076b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80076b4:	b003      	add	sp, #12
 80076b6:	4770      	bx	lr
 80076b8:	2000011c 	.word	0x2000011c
 80076bc:	ffff0208 	.word	0xffff0208

080076c0 <quorem>:
 80076c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076c4:	6903      	ldr	r3, [r0, #16]
 80076c6:	690c      	ldr	r4, [r1, #16]
 80076c8:	42a3      	cmp	r3, r4
 80076ca:	4607      	mov	r7, r0
 80076cc:	f2c0 8081 	blt.w	80077d2 <quorem+0x112>
 80076d0:	3c01      	subs	r4, #1
 80076d2:	f101 0814 	add.w	r8, r1, #20
 80076d6:	f100 0514 	add.w	r5, r0, #20
 80076da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076de:	9301      	str	r3, [sp, #4]
 80076e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80076e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076e8:	3301      	adds	r3, #1
 80076ea:	429a      	cmp	r2, r3
 80076ec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80076f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80076f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80076f8:	d331      	bcc.n	800775e <quorem+0x9e>
 80076fa:	f04f 0e00 	mov.w	lr, #0
 80076fe:	4640      	mov	r0, r8
 8007700:	46ac      	mov	ip, r5
 8007702:	46f2      	mov	sl, lr
 8007704:	f850 2b04 	ldr.w	r2, [r0], #4
 8007708:	b293      	uxth	r3, r2
 800770a:	fb06 e303 	mla	r3, r6, r3, lr
 800770e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007712:	b29b      	uxth	r3, r3
 8007714:	ebaa 0303 	sub.w	r3, sl, r3
 8007718:	f8dc a000 	ldr.w	sl, [ip]
 800771c:	0c12      	lsrs	r2, r2, #16
 800771e:	fa13 f38a 	uxtah	r3, r3, sl
 8007722:	fb06 e202 	mla	r2, r6, r2, lr
 8007726:	9300      	str	r3, [sp, #0]
 8007728:	9b00      	ldr	r3, [sp, #0]
 800772a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800772e:	b292      	uxth	r2, r2
 8007730:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007734:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007738:	f8bd 3000 	ldrh.w	r3, [sp]
 800773c:	4581      	cmp	r9, r0
 800773e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007742:	f84c 3b04 	str.w	r3, [ip], #4
 8007746:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800774a:	d2db      	bcs.n	8007704 <quorem+0x44>
 800774c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007750:	b92b      	cbnz	r3, 800775e <quorem+0x9e>
 8007752:	9b01      	ldr	r3, [sp, #4]
 8007754:	3b04      	subs	r3, #4
 8007756:	429d      	cmp	r5, r3
 8007758:	461a      	mov	r2, r3
 800775a:	d32e      	bcc.n	80077ba <quorem+0xfa>
 800775c:	613c      	str	r4, [r7, #16]
 800775e:	4638      	mov	r0, r7
 8007760:	f001 f8b6 	bl	80088d0 <__mcmp>
 8007764:	2800      	cmp	r0, #0
 8007766:	db24      	blt.n	80077b2 <quorem+0xf2>
 8007768:	3601      	adds	r6, #1
 800776a:	4628      	mov	r0, r5
 800776c:	f04f 0c00 	mov.w	ip, #0
 8007770:	f858 2b04 	ldr.w	r2, [r8], #4
 8007774:	f8d0 e000 	ldr.w	lr, [r0]
 8007778:	b293      	uxth	r3, r2
 800777a:	ebac 0303 	sub.w	r3, ip, r3
 800777e:	0c12      	lsrs	r2, r2, #16
 8007780:	fa13 f38e 	uxtah	r3, r3, lr
 8007784:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007788:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800778c:	b29b      	uxth	r3, r3
 800778e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007792:	45c1      	cmp	r9, r8
 8007794:	f840 3b04 	str.w	r3, [r0], #4
 8007798:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800779c:	d2e8      	bcs.n	8007770 <quorem+0xb0>
 800779e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077a6:	b922      	cbnz	r2, 80077b2 <quorem+0xf2>
 80077a8:	3b04      	subs	r3, #4
 80077aa:	429d      	cmp	r5, r3
 80077ac:	461a      	mov	r2, r3
 80077ae:	d30a      	bcc.n	80077c6 <quorem+0x106>
 80077b0:	613c      	str	r4, [r7, #16]
 80077b2:	4630      	mov	r0, r6
 80077b4:	b003      	add	sp, #12
 80077b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ba:	6812      	ldr	r2, [r2, #0]
 80077bc:	3b04      	subs	r3, #4
 80077be:	2a00      	cmp	r2, #0
 80077c0:	d1cc      	bne.n	800775c <quorem+0x9c>
 80077c2:	3c01      	subs	r4, #1
 80077c4:	e7c7      	b.n	8007756 <quorem+0x96>
 80077c6:	6812      	ldr	r2, [r2, #0]
 80077c8:	3b04      	subs	r3, #4
 80077ca:	2a00      	cmp	r2, #0
 80077cc:	d1f0      	bne.n	80077b0 <quorem+0xf0>
 80077ce:	3c01      	subs	r4, #1
 80077d0:	e7eb      	b.n	80077aa <quorem+0xea>
 80077d2:	2000      	movs	r0, #0
 80077d4:	e7ee      	b.n	80077b4 <quorem+0xf4>
	...

080077d8 <_dtoa_r>:
 80077d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077dc:	ed2d 8b04 	vpush	{d8-d9}
 80077e0:	ec57 6b10 	vmov	r6, r7, d0
 80077e4:	b093      	sub	sp, #76	; 0x4c
 80077e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80077e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80077ec:	9106      	str	r1, [sp, #24]
 80077ee:	ee10 aa10 	vmov	sl, s0
 80077f2:	4604      	mov	r4, r0
 80077f4:	9209      	str	r2, [sp, #36]	; 0x24
 80077f6:	930c      	str	r3, [sp, #48]	; 0x30
 80077f8:	46bb      	mov	fp, r7
 80077fa:	b975      	cbnz	r5, 800781a <_dtoa_r+0x42>
 80077fc:	2010      	movs	r0, #16
 80077fe:	f000 fddd 	bl	80083bc <malloc>
 8007802:	4602      	mov	r2, r0
 8007804:	6260      	str	r0, [r4, #36]	; 0x24
 8007806:	b920      	cbnz	r0, 8007812 <_dtoa_r+0x3a>
 8007808:	4ba7      	ldr	r3, [pc, #668]	; (8007aa8 <_dtoa_r+0x2d0>)
 800780a:	21ea      	movs	r1, #234	; 0xea
 800780c:	48a7      	ldr	r0, [pc, #668]	; (8007aac <_dtoa_r+0x2d4>)
 800780e:	f001 fbc3 	bl	8008f98 <__assert_func>
 8007812:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007816:	6005      	str	r5, [r0, #0]
 8007818:	60c5      	str	r5, [r0, #12]
 800781a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800781c:	6819      	ldr	r1, [r3, #0]
 800781e:	b151      	cbz	r1, 8007836 <_dtoa_r+0x5e>
 8007820:	685a      	ldr	r2, [r3, #4]
 8007822:	604a      	str	r2, [r1, #4]
 8007824:	2301      	movs	r3, #1
 8007826:	4093      	lsls	r3, r2
 8007828:	608b      	str	r3, [r1, #8]
 800782a:	4620      	mov	r0, r4
 800782c:	f000 fe0e 	bl	800844c <_Bfree>
 8007830:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007832:	2200      	movs	r2, #0
 8007834:	601a      	str	r2, [r3, #0]
 8007836:	1e3b      	subs	r3, r7, #0
 8007838:	bfaa      	itet	ge
 800783a:	2300      	movge	r3, #0
 800783c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007840:	f8c8 3000 	strge.w	r3, [r8]
 8007844:	4b9a      	ldr	r3, [pc, #616]	; (8007ab0 <_dtoa_r+0x2d8>)
 8007846:	bfbc      	itt	lt
 8007848:	2201      	movlt	r2, #1
 800784a:	f8c8 2000 	strlt.w	r2, [r8]
 800784e:	ea33 030b 	bics.w	r3, r3, fp
 8007852:	d11b      	bne.n	800788c <_dtoa_r+0xb4>
 8007854:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007856:	f242 730f 	movw	r3, #9999	; 0x270f
 800785a:	6013      	str	r3, [r2, #0]
 800785c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007860:	4333      	orrs	r3, r6
 8007862:	f000 8592 	beq.w	800838a <_dtoa_r+0xbb2>
 8007866:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007868:	b963      	cbnz	r3, 8007884 <_dtoa_r+0xac>
 800786a:	4b92      	ldr	r3, [pc, #584]	; (8007ab4 <_dtoa_r+0x2dc>)
 800786c:	e022      	b.n	80078b4 <_dtoa_r+0xdc>
 800786e:	4b92      	ldr	r3, [pc, #584]	; (8007ab8 <_dtoa_r+0x2e0>)
 8007870:	9301      	str	r3, [sp, #4]
 8007872:	3308      	adds	r3, #8
 8007874:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007876:	6013      	str	r3, [r2, #0]
 8007878:	9801      	ldr	r0, [sp, #4]
 800787a:	b013      	add	sp, #76	; 0x4c
 800787c:	ecbd 8b04 	vpop	{d8-d9}
 8007880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007884:	4b8b      	ldr	r3, [pc, #556]	; (8007ab4 <_dtoa_r+0x2dc>)
 8007886:	9301      	str	r3, [sp, #4]
 8007888:	3303      	adds	r3, #3
 800788a:	e7f3      	b.n	8007874 <_dtoa_r+0x9c>
 800788c:	2200      	movs	r2, #0
 800788e:	2300      	movs	r3, #0
 8007890:	4650      	mov	r0, sl
 8007892:	4659      	mov	r1, fp
 8007894:	f7f9 f920 	bl	8000ad8 <__aeabi_dcmpeq>
 8007898:	ec4b ab19 	vmov	d9, sl, fp
 800789c:	4680      	mov	r8, r0
 800789e:	b158      	cbz	r0, 80078b8 <_dtoa_r+0xe0>
 80078a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80078a2:	2301      	movs	r3, #1
 80078a4:	6013      	str	r3, [r2, #0]
 80078a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	f000 856b 	beq.w	8008384 <_dtoa_r+0xbac>
 80078ae:	4883      	ldr	r0, [pc, #524]	; (8007abc <_dtoa_r+0x2e4>)
 80078b0:	6018      	str	r0, [r3, #0]
 80078b2:	1e43      	subs	r3, r0, #1
 80078b4:	9301      	str	r3, [sp, #4]
 80078b6:	e7df      	b.n	8007878 <_dtoa_r+0xa0>
 80078b8:	ec4b ab10 	vmov	d0, sl, fp
 80078bc:	aa10      	add	r2, sp, #64	; 0x40
 80078be:	a911      	add	r1, sp, #68	; 0x44
 80078c0:	4620      	mov	r0, r4
 80078c2:	f001 f8ab 	bl	8008a1c <__d2b>
 80078c6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80078ca:	ee08 0a10 	vmov	s16, r0
 80078ce:	2d00      	cmp	r5, #0
 80078d0:	f000 8084 	beq.w	80079dc <_dtoa_r+0x204>
 80078d4:	ee19 3a90 	vmov	r3, s19
 80078d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80078dc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80078e0:	4656      	mov	r6, sl
 80078e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80078e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80078ea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80078ee:	4b74      	ldr	r3, [pc, #464]	; (8007ac0 <_dtoa_r+0x2e8>)
 80078f0:	2200      	movs	r2, #0
 80078f2:	4630      	mov	r0, r6
 80078f4:	4639      	mov	r1, r7
 80078f6:	f7f8 fccf 	bl	8000298 <__aeabi_dsub>
 80078fa:	a365      	add	r3, pc, #404	; (adr r3, 8007a90 <_dtoa_r+0x2b8>)
 80078fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007900:	f7f8 fe82 	bl	8000608 <__aeabi_dmul>
 8007904:	a364      	add	r3, pc, #400	; (adr r3, 8007a98 <_dtoa_r+0x2c0>)
 8007906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800790a:	f7f8 fcc7 	bl	800029c <__adddf3>
 800790e:	4606      	mov	r6, r0
 8007910:	4628      	mov	r0, r5
 8007912:	460f      	mov	r7, r1
 8007914:	f7f8 fe0e 	bl	8000534 <__aeabi_i2d>
 8007918:	a361      	add	r3, pc, #388	; (adr r3, 8007aa0 <_dtoa_r+0x2c8>)
 800791a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800791e:	f7f8 fe73 	bl	8000608 <__aeabi_dmul>
 8007922:	4602      	mov	r2, r0
 8007924:	460b      	mov	r3, r1
 8007926:	4630      	mov	r0, r6
 8007928:	4639      	mov	r1, r7
 800792a:	f7f8 fcb7 	bl	800029c <__adddf3>
 800792e:	4606      	mov	r6, r0
 8007930:	460f      	mov	r7, r1
 8007932:	f7f9 f919 	bl	8000b68 <__aeabi_d2iz>
 8007936:	2200      	movs	r2, #0
 8007938:	9000      	str	r0, [sp, #0]
 800793a:	2300      	movs	r3, #0
 800793c:	4630      	mov	r0, r6
 800793e:	4639      	mov	r1, r7
 8007940:	f7f9 f8d4 	bl	8000aec <__aeabi_dcmplt>
 8007944:	b150      	cbz	r0, 800795c <_dtoa_r+0x184>
 8007946:	9800      	ldr	r0, [sp, #0]
 8007948:	f7f8 fdf4 	bl	8000534 <__aeabi_i2d>
 800794c:	4632      	mov	r2, r6
 800794e:	463b      	mov	r3, r7
 8007950:	f7f9 f8c2 	bl	8000ad8 <__aeabi_dcmpeq>
 8007954:	b910      	cbnz	r0, 800795c <_dtoa_r+0x184>
 8007956:	9b00      	ldr	r3, [sp, #0]
 8007958:	3b01      	subs	r3, #1
 800795a:	9300      	str	r3, [sp, #0]
 800795c:	9b00      	ldr	r3, [sp, #0]
 800795e:	2b16      	cmp	r3, #22
 8007960:	d85a      	bhi.n	8007a18 <_dtoa_r+0x240>
 8007962:	9a00      	ldr	r2, [sp, #0]
 8007964:	4b57      	ldr	r3, [pc, #348]	; (8007ac4 <_dtoa_r+0x2ec>)
 8007966:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800796a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796e:	ec51 0b19 	vmov	r0, r1, d9
 8007972:	f7f9 f8bb 	bl	8000aec <__aeabi_dcmplt>
 8007976:	2800      	cmp	r0, #0
 8007978:	d050      	beq.n	8007a1c <_dtoa_r+0x244>
 800797a:	9b00      	ldr	r3, [sp, #0]
 800797c:	3b01      	subs	r3, #1
 800797e:	9300      	str	r3, [sp, #0]
 8007980:	2300      	movs	r3, #0
 8007982:	930b      	str	r3, [sp, #44]	; 0x2c
 8007984:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007986:	1b5d      	subs	r5, r3, r5
 8007988:	1e6b      	subs	r3, r5, #1
 800798a:	9305      	str	r3, [sp, #20]
 800798c:	bf45      	ittet	mi
 800798e:	f1c5 0301 	rsbmi	r3, r5, #1
 8007992:	9304      	strmi	r3, [sp, #16]
 8007994:	2300      	movpl	r3, #0
 8007996:	2300      	movmi	r3, #0
 8007998:	bf4c      	ite	mi
 800799a:	9305      	strmi	r3, [sp, #20]
 800799c:	9304      	strpl	r3, [sp, #16]
 800799e:	9b00      	ldr	r3, [sp, #0]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	db3d      	blt.n	8007a20 <_dtoa_r+0x248>
 80079a4:	9b05      	ldr	r3, [sp, #20]
 80079a6:	9a00      	ldr	r2, [sp, #0]
 80079a8:	920a      	str	r2, [sp, #40]	; 0x28
 80079aa:	4413      	add	r3, r2
 80079ac:	9305      	str	r3, [sp, #20]
 80079ae:	2300      	movs	r3, #0
 80079b0:	9307      	str	r3, [sp, #28]
 80079b2:	9b06      	ldr	r3, [sp, #24]
 80079b4:	2b09      	cmp	r3, #9
 80079b6:	f200 8089 	bhi.w	8007acc <_dtoa_r+0x2f4>
 80079ba:	2b05      	cmp	r3, #5
 80079bc:	bfc4      	itt	gt
 80079be:	3b04      	subgt	r3, #4
 80079c0:	9306      	strgt	r3, [sp, #24]
 80079c2:	9b06      	ldr	r3, [sp, #24]
 80079c4:	f1a3 0302 	sub.w	r3, r3, #2
 80079c8:	bfcc      	ite	gt
 80079ca:	2500      	movgt	r5, #0
 80079cc:	2501      	movle	r5, #1
 80079ce:	2b03      	cmp	r3, #3
 80079d0:	f200 8087 	bhi.w	8007ae2 <_dtoa_r+0x30a>
 80079d4:	e8df f003 	tbb	[pc, r3]
 80079d8:	59383a2d 	.word	0x59383a2d
 80079dc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80079e0:	441d      	add	r5, r3
 80079e2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80079e6:	2b20      	cmp	r3, #32
 80079e8:	bfc1      	itttt	gt
 80079ea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80079ee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80079f2:	fa0b f303 	lslgt.w	r3, fp, r3
 80079f6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80079fa:	bfda      	itte	le
 80079fc:	f1c3 0320 	rsble	r3, r3, #32
 8007a00:	fa06 f003 	lslle.w	r0, r6, r3
 8007a04:	4318      	orrgt	r0, r3
 8007a06:	f7f8 fd85 	bl	8000514 <__aeabi_ui2d>
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	4606      	mov	r6, r0
 8007a0e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007a12:	3d01      	subs	r5, #1
 8007a14:	930e      	str	r3, [sp, #56]	; 0x38
 8007a16:	e76a      	b.n	80078ee <_dtoa_r+0x116>
 8007a18:	2301      	movs	r3, #1
 8007a1a:	e7b2      	b.n	8007982 <_dtoa_r+0x1aa>
 8007a1c:	900b      	str	r0, [sp, #44]	; 0x2c
 8007a1e:	e7b1      	b.n	8007984 <_dtoa_r+0x1ac>
 8007a20:	9b04      	ldr	r3, [sp, #16]
 8007a22:	9a00      	ldr	r2, [sp, #0]
 8007a24:	1a9b      	subs	r3, r3, r2
 8007a26:	9304      	str	r3, [sp, #16]
 8007a28:	4253      	negs	r3, r2
 8007a2a:	9307      	str	r3, [sp, #28]
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	930a      	str	r3, [sp, #40]	; 0x28
 8007a30:	e7bf      	b.n	80079b2 <_dtoa_r+0x1da>
 8007a32:	2300      	movs	r3, #0
 8007a34:	9308      	str	r3, [sp, #32]
 8007a36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	dc55      	bgt.n	8007ae8 <_dtoa_r+0x310>
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007a42:	461a      	mov	r2, r3
 8007a44:	9209      	str	r2, [sp, #36]	; 0x24
 8007a46:	e00c      	b.n	8007a62 <_dtoa_r+0x28a>
 8007a48:	2301      	movs	r3, #1
 8007a4a:	e7f3      	b.n	8007a34 <_dtoa_r+0x25c>
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a50:	9308      	str	r3, [sp, #32]
 8007a52:	9b00      	ldr	r3, [sp, #0]
 8007a54:	4413      	add	r3, r2
 8007a56:	9302      	str	r3, [sp, #8]
 8007a58:	3301      	adds	r3, #1
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	9303      	str	r3, [sp, #12]
 8007a5e:	bfb8      	it	lt
 8007a60:	2301      	movlt	r3, #1
 8007a62:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007a64:	2200      	movs	r2, #0
 8007a66:	6042      	str	r2, [r0, #4]
 8007a68:	2204      	movs	r2, #4
 8007a6a:	f102 0614 	add.w	r6, r2, #20
 8007a6e:	429e      	cmp	r6, r3
 8007a70:	6841      	ldr	r1, [r0, #4]
 8007a72:	d93d      	bls.n	8007af0 <_dtoa_r+0x318>
 8007a74:	4620      	mov	r0, r4
 8007a76:	f000 fca9 	bl	80083cc <_Balloc>
 8007a7a:	9001      	str	r0, [sp, #4]
 8007a7c:	2800      	cmp	r0, #0
 8007a7e:	d13b      	bne.n	8007af8 <_dtoa_r+0x320>
 8007a80:	4b11      	ldr	r3, [pc, #68]	; (8007ac8 <_dtoa_r+0x2f0>)
 8007a82:	4602      	mov	r2, r0
 8007a84:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007a88:	e6c0      	b.n	800780c <_dtoa_r+0x34>
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e7df      	b.n	8007a4e <_dtoa_r+0x276>
 8007a8e:	bf00      	nop
 8007a90:	636f4361 	.word	0x636f4361
 8007a94:	3fd287a7 	.word	0x3fd287a7
 8007a98:	8b60c8b3 	.word	0x8b60c8b3
 8007a9c:	3fc68a28 	.word	0x3fc68a28
 8007aa0:	509f79fb 	.word	0x509f79fb
 8007aa4:	3fd34413 	.word	0x3fd34413
 8007aa8:	08009ce1 	.word	0x08009ce1
 8007aac:	08009cf8 	.word	0x08009cf8
 8007ab0:	7ff00000 	.word	0x7ff00000
 8007ab4:	08009cdd 	.word	0x08009cdd
 8007ab8:	08009cd4 	.word	0x08009cd4
 8007abc:	08009cb1 	.word	0x08009cb1
 8007ac0:	3ff80000 	.word	0x3ff80000
 8007ac4:	08009de8 	.word	0x08009de8
 8007ac8:	08009d53 	.word	0x08009d53
 8007acc:	2501      	movs	r5, #1
 8007ace:	2300      	movs	r3, #0
 8007ad0:	9306      	str	r3, [sp, #24]
 8007ad2:	9508      	str	r5, [sp, #32]
 8007ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8007ad8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007adc:	2200      	movs	r2, #0
 8007ade:	2312      	movs	r3, #18
 8007ae0:	e7b0      	b.n	8007a44 <_dtoa_r+0x26c>
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	9308      	str	r3, [sp, #32]
 8007ae6:	e7f5      	b.n	8007ad4 <_dtoa_r+0x2fc>
 8007ae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007aee:	e7b8      	b.n	8007a62 <_dtoa_r+0x28a>
 8007af0:	3101      	adds	r1, #1
 8007af2:	6041      	str	r1, [r0, #4]
 8007af4:	0052      	lsls	r2, r2, #1
 8007af6:	e7b8      	b.n	8007a6a <_dtoa_r+0x292>
 8007af8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007afa:	9a01      	ldr	r2, [sp, #4]
 8007afc:	601a      	str	r2, [r3, #0]
 8007afe:	9b03      	ldr	r3, [sp, #12]
 8007b00:	2b0e      	cmp	r3, #14
 8007b02:	f200 809d 	bhi.w	8007c40 <_dtoa_r+0x468>
 8007b06:	2d00      	cmp	r5, #0
 8007b08:	f000 809a 	beq.w	8007c40 <_dtoa_r+0x468>
 8007b0c:	9b00      	ldr	r3, [sp, #0]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	dd32      	ble.n	8007b78 <_dtoa_r+0x3a0>
 8007b12:	4ab7      	ldr	r2, [pc, #732]	; (8007df0 <_dtoa_r+0x618>)
 8007b14:	f003 030f 	and.w	r3, r3, #15
 8007b18:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007b1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007b20:	9b00      	ldr	r3, [sp, #0]
 8007b22:	05d8      	lsls	r0, r3, #23
 8007b24:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007b28:	d516      	bpl.n	8007b58 <_dtoa_r+0x380>
 8007b2a:	4bb2      	ldr	r3, [pc, #712]	; (8007df4 <_dtoa_r+0x61c>)
 8007b2c:	ec51 0b19 	vmov	r0, r1, d9
 8007b30:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b34:	f7f8 fe92 	bl	800085c <__aeabi_ddiv>
 8007b38:	f007 070f 	and.w	r7, r7, #15
 8007b3c:	4682      	mov	sl, r0
 8007b3e:	468b      	mov	fp, r1
 8007b40:	2503      	movs	r5, #3
 8007b42:	4eac      	ldr	r6, [pc, #688]	; (8007df4 <_dtoa_r+0x61c>)
 8007b44:	b957      	cbnz	r7, 8007b5c <_dtoa_r+0x384>
 8007b46:	4642      	mov	r2, r8
 8007b48:	464b      	mov	r3, r9
 8007b4a:	4650      	mov	r0, sl
 8007b4c:	4659      	mov	r1, fp
 8007b4e:	f7f8 fe85 	bl	800085c <__aeabi_ddiv>
 8007b52:	4682      	mov	sl, r0
 8007b54:	468b      	mov	fp, r1
 8007b56:	e028      	b.n	8007baa <_dtoa_r+0x3d2>
 8007b58:	2502      	movs	r5, #2
 8007b5a:	e7f2      	b.n	8007b42 <_dtoa_r+0x36a>
 8007b5c:	07f9      	lsls	r1, r7, #31
 8007b5e:	d508      	bpl.n	8007b72 <_dtoa_r+0x39a>
 8007b60:	4640      	mov	r0, r8
 8007b62:	4649      	mov	r1, r9
 8007b64:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007b68:	f7f8 fd4e 	bl	8000608 <__aeabi_dmul>
 8007b6c:	3501      	adds	r5, #1
 8007b6e:	4680      	mov	r8, r0
 8007b70:	4689      	mov	r9, r1
 8007b72:	107f      	asrs	r7, r7, #1
 8007b74:	3608      	adds	r6, #8
 8007b76:	e7e5      	b.n	8007b44 <_dtoa_r+0x36c>
 8007b78:	f000 809b 	beq.w	8007cb2 <_dtoa_r+0x4da>
 8007b7c:	9b00      	ldr	r3, [sp, #0]
 8007b7e:	4f9d      	ldr	r7, [pc, #628]	; (8007df4 <_dtoa_r+0x61c>)
 8007b80:	425e      	negs	r6, r3
 8007b82:	4b9b      	ldr	r3, [pc, #620]	; (8007df0 <_dtoa_r+0x618>)
 8007b84:	f006 020f 	and.w	r2, r6, #15
 8007b88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b90:	ec51 0b19 	vmov	r0, r1, d9
 8007b94:	f7f8 fd38 	bl	8000608 <__aeabi_dmul>
 8007b98:	1136      	asrs	r6, r6, #4
 8007b9a:	4682      	mov	sl, r0
 8007b9c:	468b      	mov	fp, r1
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	2502      	movs	r5, #2
 8007ba2:	2e00      	cmp	r6, #0
 8007ba4:	d17a      	bne.n	8007c9c <_dtoa_r+0x4c4>
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d1d3      	bne.n	8007b52 <_dtoa_r+0x37a>
 8007baa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	f000 8082 	beq.w	8007cb6 <_dtoa_r+0x4de>
 8007bb2:	4b91      	ldr	r3, [pc, #580]	; (8007df8 <_dtoa_r+0x620>)
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	4650      	mov	r0, sl
 8007bb8:	4659      	mov	r1, fp
 8007bba:	f7f8 ff97 	bl	8000aec <__aeabi_dcmplt>
 8007bbe:	2800      	cmp	r0, #0
 8007bc0:	d079      	beq.n	8007cb6 <_dtoa_r+0x4de>
 8007bc2:	9b03      	ldr	r3, [sp, #12]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d076      	beq.n	8007cb6 <_dtoa_r+0x4de>
 8007bc8:	9b02      	ldr	r3, [sp, #8]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	dd36      	ble.n	8007c3c <_dtoa_r+0x464>
 8007bce:	9b00      	ldr	r3, [sp, #0]
 8007bd0:	4650      	mov	r0, sl
 8007bd2:	4659      	mov	r1, fp
 8007bd4:	1e5f      	subs	r7, r3, #1
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	4b88      	ldr	r3, [pc, #544]	; (8007dfc <_dtoa_r+0x624>)
 8007bda:	f7f8 fd15 	bl	8000608 <__aeabi_dmul>
 8007bde:	9e02      	ldr	r6, [sp, #8]
 8007be0:	4682      	mov	sl, r0
 8007be2:	468b      	mov	fp, r1
 8007be4:	3501      	adds	r5, #1
 8007be6:	4628      	mov	r0, r5
 8007be8:	f7f8 fca4 	bl	8000534 <__aeabi_i2d>
 8007bec:	4652      	mov	r2, sl
 8007bee:	465b      	mov	r3, fp
 8007bf0:	f7f8 fd0a 	bl	8000608 <__aeabi_dmul>
 8007bf4:	4b82      	ldr	r3, [pc, #520]	; (8007e00 <_dtoa_r+0x628>)
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f7f8 fb50 	bl	800029c <__adddf3>
 8007bfc:	46d0      	mov	r8, sl
 8007bfe:	46d9      	mov	r9, fp
 8007c00:	4682      	mov	sl, r0
 8007c02:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007c06:	2e00      	cmp	r6, #0
 8007c08:	d158      	bne.n	8007cbc <_dtoa_r+0x4e4>
 8007c0a:	4b7e      	ldr	r3, [pc, #504]	; (8007e04 <_dtoa_r+0x62c>)
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	4640      	mov	r0, r8
 8007c10:	4649      	mov	r1, r9
 8007c12:	f7f8 fb41 	bl	8000298 <__aeabi_dsub>
 8007c16:	4652      	mov	r2, sl
 8007c18:	465b      	mov	r3, fp
 8007c1a:	4680      	mov	r8, r0
 8007c1c:	4689      	mov	r9, r1
 8007c1e:	f7f8 ff83 	bl	8000b28 <__aeabi_dcmpgt>
 8007c22:	2800      	cmp	r0, #0
 8007c24:	f040 8295 	bne.w	8008152 <_dtoa_r+0x97a>
 8007c28:	4652      	mov	r2, sl
 8007c2a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007c2e:	4640      	mov	r0, r8
 8007c30:	4649      	mov	r1, r9
 8007c32:	f7f8 ff5b 	bl	8000aec <__aeabi_dcmplt>
 8007c36:	2800      	cmp	r0, #0
 8007c38:	f040 8289 	bne.w	800814e <_dtoa_r+0x976>
 8007c3c:	ec5b ab19 	vmov	sl, fp, d9
 8007c40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	f2c0 8148 	blt.w	8007ed8 <_dtoa_r+0x700>
 8007c48:	9a00      	ldr	r2, [sp, #0]
 8007c4a:	2a0e      	cmp	r2, #14
 8007c4c:	f300 8144 	bgt.w	8007ed8 <_dtoa_r+0x700>
 8007c50:	4b67      	ldr	r3, [pc, #412]	; (8007df0 <_dtoa_r+0x618>)
 8007c52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c56:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007c5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	f280 80d5 	bge.w	8007e0c <_dtoa_r+0x634>
 8007c62:	9b03      	ldr	r3, [sp, #12]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	f300 80d1 	bgt.w	8007e0c <_dtoa_r+0x634>
 8007c6a:	f040 826f 	bne.w	800814c <_dtoa_r+0x974>
 8007c6e:	4b65      	ldr	r3, [pc, #404]	; (8007e04 <_dtoa_r+0x62c>)
 8007c70:	2200      	movs	r2, #0
 8007c72:	4640      	mov	r0, r8
 8007c74:	4649      	mov	r1, r9
 8007c76:	f7f8 fcc7 	bl	8000608 <__aeabi_dmul>
 8007c7a:	4652      	mov	r2, sl
 8007c7c:	465b      	mov	r3, fp
 8007c7e:	f7f8 ff49 	bl	8000b14 <__aeabi_dcmpge>
 8007c82:	9e03      	ldr	r6, [sp, #12]
 8007c84:	4637      	mov	r7, r6
 8007c86:	2800      	cmp	r0, #0
 8007c88:	f040 8245 	bne.w	8008116 <_dtoa_r+0x93e>
 8007c8c:	9d01      	ldr	r5, [sp, #4]
 8007c8e:	2331      	movs	r3, #49	; 0x31
 8007c90:	f805 3b01 	strb.w	r3, [r5], #1
 8007c94:	9b00      	ldr	r3, [sp, #0]
 8007c96:	3301      	adds	r3, #1
 8007c98:	9300      	str	r3, [sp, #0]
 8007c9a:	e240      	b.n	800811e <_dtoa_r+0x946>
 8007c9c:	07f2      	lsls	r2, r6, #31
 8007c9e:	d505      	bpl.n	8007cac <_dtoa_r+0x4d4>
 8007ca0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ca4:	f7f8 fcb0 	bl	8000608 <__aeabi_dmul>
 8007ca8:	3501      	adds	r5, #1
 8007caa:	2301      	movs	r3, #1
 8007cac:	1076      	asrs	r6, r6, #1
 8007cae:	3708      	adds	r7, #8
 8007cb0:	e777      	b.n	8007ba2 <_dtoa_r+0x3ca>
 8007cb2:	2502      	movs	r5, #2
 8007cb4:	e779      	b.n	8007baa <_dtoa_r+0x3d2>
 8007cb6:	9f00      	ldr	r7, [sp, #0]
 8007cb8:	9e03      	ldr	r6, [sp, #12]
 8007cba:	e794      	b.n	8007be6 <_dtoa_r+0x40e>
 8007cbc:	9901      	ldr	r1, [sp, #4]
 8007cbe:	4b4c      	ldr	r3, [pc, #304]	; (8007df0 <_dtoa_r+0x618>)
 8007cc0:	4431      	add	r1, r6
 8007cc2:	910d      	str	r1, [sp, #52]	; 0x34
 8007cc4:	9908      	ldr	r1, [sp, #32]
 8007cc6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007cca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007cce:	2900      	cmp	r1, #0
 8007cd0:	d043      	beq.n	8007d5a <_dtoa_r+0x582>
 8007cd2:	494d      	ldr	r1, [pc, #308]	; (8007e08 <_dtoa_r+0x630>)
 8007cd4:	2000      	movs	r0, #0
 8007cd6:	f7f8 fdc1 	bl	800085c <__aeabi_ddiv>
 8007cda:	4652      	mov	r2, sl
 8007cdc:	465b      	mov	r3, fp
 8007cde:	f7f8 fadb 	bl	8000298 <__aeabi_dsub>
 8007ce2:	9d01      	ldr	r5, [sp, #4]
 8007ce4:	4682      	mov	sl, r0
 8007ce6:	468b      	mov	fp, r1
 8007ce8:	4649      	mov	r1, r9
 8007cea:	4640      	mov	r0, r8
 8007cec:	f7f8 ff3c 	bl	8000b68 <__aeabi_d2iz>
 8007cf0:	4606      	mov	r6, r0
 8007cf2:	f7f8 fc1f 	bl	8000534 <__aeabi_i2d>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	4640      	mov	r0, r8
 8007cfc:	4649      	mov	r1, r9
 8007cfe:	f7f8 facb 	bl	8000298 <__aeabi_dsub>
 8007d02:	3630      	adds	r6, #48	; 0x30
 8007d04:	f805 6b01 	strb.w	r6, [r5], #1
 8007d08:	4652      	mov	r2, sl
 8007d0a:	465b      	mov	r3, fp
 8007d0c:	4680      	mov	r8, r0
 8007d0e:	4689      	mov	r9, r1
 8007d10:	f7f8 feec 	bl	8000aec <__aeabi_dcmplt>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	d163      	bne.n	8007de0 <_dtoa_r+0x608>
 8007d18:	4642      	mov	r2, r8
 8007d1a:	464b      	mov	r3, r9
 8007d1c:	4936      	ldr	r1, [pc, #216]	; (8007df8 <_dtoa_r+0x620>)
 8007d1e:	2000      	movs	r0, #0
 8007d20:	f7f8 faba 	bl	8000298 <__aeabi_dsub>
 8007d24:	4652      	mov	r2, sl
 8007d26:	465b      	mov	r3, fp
 8007d28:	f7f8 fee0 	bl	8000aec <__aeabi_dcmplt>
 8007d2c:	2800      	cmp	r0, #0
 8007d2e:	f040 80b5 	bne.w	8007e9c <_dtoa_r+0x6c4>
 8007d32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d34:	429d      	cmp	r5, r3
 8007d36:	d081      	beq.n	8007c3c <_dtoa_r+0x464>
 8007d38:	4b30      	ldr	r3, [pc, #192]	; (8007dfc <_dtoa_r+0x624>)
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	4650      	mov	r0, sl
 8007d3e:	4659      	mov	r1, fp
 8007d40:	f7f8 fc62 	bl	8000608 <__aeabi_dmul>
 8007d44:	4b2d      	ldr	r3, [pc, #180]	; (8007dfc <_dtoa_r+0x624>)
 8007d46:	4682      	mov	sl, r0
 8007d48:	468b      	mov	fp, r1
 8007d4a:	4640      	mov	r0, r8
 8007d4c:	4649      	mov	r1, r9
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f7f8 fc5a 	bl	8000608 <__aeabi_dmul>
 8007d54:	4680      	mov	r8, r0
 8007d56:	4689      	mov	r9, r1
 8007d58:	e7c6      	b.n	8007ce8 <_dtoa_r+0x510>
 8007d5a:	4650      	mov	r0, sl
 8007d5c:	4659      	mov	r1, fp
 8007d5e:	f7f8 fc53 	bl	8000608 <__aeabi_dmul>
 8007d62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d64:	9d01      	ldr	r5, [sp, #4]
 8007d66:	930f      	str	r3, [sp, #60]	; 0x3c
 8007d68:	4682      	mov	sl, r0
 8007d6a:	468b      	mov	fp, r1
 8007d6c:	4649      	mov	r1, r9
 8007d6e:	4640      	mov	r0, r8
 8007d70:	f7f8 fefa 	bl	8000b68 <__aeabi_d2iz>
 8007d74:	4606      	mov	r6, r0
 8007d76:	f7f8 fbdd 	bl	8000534 <__aeabi_i2d>
 8007d7a:	3630      	adds	r6, #48	; 0x30
 8007d7c:	4602      	mov	r2, r0
 8007d7e:	460b      	mov	r3, r1
 8007d80:	4640      	mov	r0, r8
 8007d82:	4649      	mov	r1, r9
 8007d84:	f7f8 fa88 	bl	8000298 <__aeabi_dsub>
 8007d88:	f805 6b01 	strb.w	r6, [r5], #1
 8007d8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d8e:	429d      	cmp	r5, r3
 8007d90:	4680      	mov	r8, r0
 8007d92:	4689      	mov	r9, r1
 8007d94:	f04f 0200 	mov.w	r2, #0
 8007d98:	d124      	bne.n	8007de4 <_dtoa_r+0x60c>
 8007d9a:	4b1b      	ldr	r3, [pc, #108]	; (8007e08 <_dtoa_r+0x630>)
 8007d9c:	4650      	mov	r0, sl
 8007d9e:	4659      	mov	r1, fp
 8007da0:	f7f8 fa7c 	bl	800029c <__adddf3>
 8007da4:	4602      	mov	r2, r0
 8007da6:	460b      	mov	r3, r1
 8007da8:	4640      	mov	r0, r8
 8007daa:	4649      	mov	r1, r9
 8007dac:	f7f8 febc 	bl	8000b28 <__aeabi_dcmpgt>
 8007db0:	2800      	cmp	r0, #0
 8007db2:	d173      	bne.n	8007e9c <_dtoa_r+0x6c4>
 8007db4:	4652      	mov	r2, sl
 8007db6:	465b      	mov	r3, fp
 8007db8:	4913      	ldr	r1, [pc, #76]	; (8007e08 <_dtoa_r+0x630>)
 8007dba:	2000      	movs	r0, #0
 8007dbc:	f7f8 fa6c 	bl	8000298 <__aeabi_dsub>
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	460b      	mov	r3, r1
 8007dc4:	4640      	mov	r0, r8
 8007dc6:	4649      	mov	r1, r9
 8007dc8:	f7f8 fe90 	bl	8000aec <__aeabi_dcmplt>
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	f43f af35 	beq.w	8007c3c <_dtoa_r+0x464>
 8007dd2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007dd4:	1e6b      	subs	r3, r5, #1
 8007dd6:	930f      	str	r3, [sp, #60]	; 0x3c
 8007dd8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ddc:	2b30      	cmp	r3, #48	; 0x30
 8007dde:	d0f8      	beq.n	8007dd2 <_dtoa_r+0x5fa>
 8007de0:	9700      	str	r7, [sp, #0]
 8007de2:	e049      	b.n	8007e78 <_dtoa_r+0x6a0>
 8007de4:	4b05      	ldr	r3, [pc, #20]	; (8007dfc <_dtoa_r+0x624>)
 8007de6:	f7f8 fc0f 	bl	8000608 <__aeabi_dmul>
 8007dea:	4680      	mov	r8, r0
 8007dec:	4689      	mov	r9, r1
 8007dee:	e7bd      	b.n	8007d6c <_dtoa_r+0x594>
 8007df0:	08009de8 	.word	0x08009de8
 8007df4:	08009dc0 	.word	0x08009dc0
 8007df8:	3ff00000 	.word	0x3ff00000
 8007dfc:	40240000 	.word	0x40240000
 8007e00:	401c0000 	.word	0x401c0000
 8007e04:	40140000 	.word	0x40140000
 8007e08:	3fe00000 	.word	0x3fe00000
 8007e0c:	9d01      	ldr	r5, [sp, #4]
 8007e0e:	4656      	mov	r6, sl
 8007e10:	465f      	mov	r7, fp
 8007e12:	4642      	mov	r2, r8
 8007e14:	464b      	mov	r3, r9
 8007e16:	4630      	mov	r0, r6
 8007e18:	4639      	mov	r1, r7
 8007e1a:	f7f8 fd1f 	bl	800085c <__aeabi_ddiv>
 8007e1e:	f7f8 fea3 	bl	8000b68 <__aeabi_d2iz>
 8007e22:	4682      	mov	sl, r0
 8007e24:	f7f8 fb86 	bl	8000534 <__aeabi_i2d>
 8007e28:	4642      	mov	r2, r8
 8007e2a:	464b      	mov	r3, r9
 8007e2c:	f7f8 fbec 	bl	8000608 <__aeabi_dmul>
 8007e30:	4602      	mov	r2, r0
 8007e32:	460b      	mov	r3, r1
 8007e34:	4630      	mov	r0, r6
 8007e36:	4639      	mov	r1, r7
 8007e38:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007e3c:	f7f8 fa2c 	bl	8000298 <__aeabi_dsub>
 8007e40:	f805 6b01 	strb.w	r6, [r5], #1
 8007e44:	9e01      	ldr	r6, [sp, #4]
 8007e46:	9f03      	ldr	r7, [sp, #12]
 8007e48:	1bae      	subs	r6, r5, r6
 8007e4a:	42b7      	cmp	r7, r6
 8007e4c:	4602      	mov	r2, r0
 8007e4e:	460b      	mov	r3, r1
 8007e50:	d135      	bne.n	8007ebe <_dtoa_r+0x6e6>
 8007e52:	f7f8 fa23 	bl	800029c <__adddf3>
 8007e56:	4642      	mov	r2, r8
 8007e58:	464b      	mov	r3, r9
 8007e5a:	4606      	mov	r6, r0
 8007e5c:	460f      	mov	r7, r1
 8007e5e:	f7f8 fe63 	bl	8000b28 <__aeabi_dcmpgt>
 8007e62:	b9d0      	cbnz	r0, 8007e9a <_dtoa_r+0x6c2>
 8007e64:	4642      	mov	r2, r8
 8007e66:	464b      	mov	r3, r9
 8007e68:	4630      	mov	r0, r6
 8007e6a:	4639      	mov	r1, r7
 8007e6c:	f7f8 fe34 	bl	8000ad8 <__aeabi_dcmpeq>
 8007e70:	b110      	cbz	r0, 8007e78 <_dtoa_r+0x6a0>
 8007e72:	f01a 0f01 	tst.w	sl, #1
 8007e76:	d110      	bne.n	8007e9a <_dtoa_r+0x6c2>
 8007e78:	4620      	mov	r0, r4
 8007e7a:	ee18 1a10 	vmov	r1, s16
 8007e7e:	f000 fae5 	bl	800844c <_Bfree>
 8007e82:	2300      	movs	r3, #0
 8007e84:	9800      	ldr	r0, [sp, #0]
 8007e86:	702b      	strb	r3, [r5, #0]
 8007e88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e8a:	3001      	adds	r0, #1
 8007e8c:	6018      	str	r0, [r3, #0]
 8007e8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	f43f acf1 	beq.w	8007878 <_dtoa_r+0xa0>
 8007e96:	601d      	str	r5, [r3, #0]
 8007e98:	e4ee      	b.n	8007878 <_dtoa_r+0xa0>
 8007e9a:	9f00      	ldr	r7, [sp, #0]
 8007e9c:	462b      	mov	r3, r5
 8007e9e:	461d      	mov	r5, r3
 8007ea0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ea4:	2a39      	cmp	r2, #57	; 0x39
 8007ea6:	d106      	bne.n	8007eb6 <_dtoa_r+0x6de>
 8007ea8:	9a01      	ldr	r2, [sp, #4]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d1f7      	bne.n	8007e9e <_dtoa_r+0x6c6>
 8007eae:	9901      	ldr	r1, [sp, #4]
 8007eb0:	2230      	movs	r2, #48	; 0x30
 8007eb2:	3701      	adds	r7, #1
 8007eb4:	700a      	strb	r2, [r1, #0]
 8007eb6:	781a      	ldrb	r2, [r3, #0]
 8007eb8:	3201      	adds	r2, #1
 8007eba:	701a      	strb	r2, [r3, #0]
 8007ebc:	e790      	b.n	8007de0 <_dtoa_r+0x608>
 8007ebe:	4ba6      	ldr	r3, [pc, #664]	; (8008158 <_dtoa_r+0x980>)
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	f7f8 fba1 	bl	8000608 <__aeabi_dmul>
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	2300      	movs	r3, #0
 8007eca:	4606      	mov	r6, r0
 8007ecc:	460f      	mov	r7, r1
 8007ece:	f7f8 fe03 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ed2:	2800      	cmp	r0, #0
 8007ed4:	d09d      	beq.n	8007e12 <_dtoa_r+0x63a>
 8007ed6:	e7cf      	b.n	8007e78 <_dtoa_r+0x6a0>
 8007ed8:	9a08      	ldr	r2, [sp, #32]
 8007eda:	2a00      	cmp	r2, #0
 8007edc:	f000 80d7 	beq.w	800808e <_dtoa_r+0x8b6>
 8007ee0:	9a06      	ldr	r2, [sp, #24]
 8007ee2:	2a01      	cmp	r2, #1
 8007ee4:	f300 80ba 	bgt.w	800805c <_dtoa_r+0x884>
 8007ee8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007eea:	2a00      	cmp	r2, #0
 8007eec:	f000 80b2 	beq.w	8008054 <_dtoa_r+0x87c>
 8007ef0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007ef4:	9e07      	ldr	r6, [sp, #28]
 8007ef6:	9d04      	ldr	r5, [sp, #16]
 8007ef8:	9a04      	ldr	r2, [sp, #16]
 8007efa:	441a      	add	r2, r3
 8007efc:	9204      	str	r2, [sp, #16]
 8007efe:	9a05      	ldr	r2, [sp, #20]
 8007f00:	2101      	movs	r1, #1
 8007f02:	441a      	add	r2, r3
 8007f04:	4620      	mov	r0, r4
 8007f06:	9205      	str	r2, [sp, #20]
 8007f08:	f000 fb58 	bl	80085bc <__i2b>
 8007f0c:	4607      	mov	r7, r0
 8007f0e:	2d00      	cmp	r5, #0
 8007f10:	dd0c      	ble.n	8007f2c <_dtoa_r+0x754>
 8007f12:	9b05      	ldr	r3, [sp, #20]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	dd09      	ble.n	8007f2c <_dtoa_r+0x754>
 8007f18:	42ab      	cmp	r3, r5
 8007f1a:	9a04      	ldr	r2, [sp, #16]
 8007f1c:	bfa8      	it	ge
 8007f1e:	462b      	movge	r3, r5
 8007f20:	1ad2      	subs	r2, r2, r3
 8007f22:	9204      	str	r2, [sp, #16]
 8007f24:	9a05      	ldr	r2, [sp, #20]
 8007f26:	1aed      	subs	r5, r5, r3
 8007f28:	1ad3      	subs	r3, r2, r3
 8007f2a:	9305      	str	r3, [sp, #20]
 8007f2c:	9b07      	ldr	r3, [sp, #28]
 8007f2e:	b31b      	cbz	r3, 8007f78 <_dtoa_r+0x7a0>
 8007f30:	9b08      	ldr	r3, [sp, #32]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	f000 80af 	beq.w	8008096 <_dtoa_r+0x8be>
 8007f38:	2e00      	cmp	r6, #0
 8007f3a:	dd13      	ble.n	8007f64 <_dtoa_r+0x78c>
 8007f3c:	4639      	mov	r1, r7
 8007f3e:	4632      	mov	r2, r6
 8007f40:	4620      	mov	r0, r4
 8007f42:	f000 fbfb 	bl	800873c <__pow5mult>
 8007f46:	ee18 2a10 	vmov	r2, s16
 8007f4a:	4601      	mov	r1, r0
 8007f4c:	4607      	mov	r7, r0
 8007f4e:	4620      	mov	r0, r4
 8007f50:	f000 fb4a 	bl	80085e8 <__multiply>
 8007f54:	ee18 1a10 	vmov	r1, s16
 8007f58:	4680      	mov	r8, r0
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	f000 fa76 	bl	800844c <_Bfree>
 8007f60:	ee08 8a10 	vmov	s16, r8
 8007f64:	9b07      	ldr	r3, [sp, #28]
 8007f66:	1b9a      	subs	r2, r3, r6
 8007f68:	d006      	beq.n	8007f78 <_dtoa_r+0x7a0>
 8007f6a:	ee18 1a10 	vmov	r1, s16
 8007f6e:	4620      	mov	r0, r4
 8007f70:	f000 fbe4 	bl	800873c <__pow5mult>
 8007f74:	ee08 0a10 	vmov	s16, r0
 8007f78:	2101      	movs	r1, #1
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	f000 fb1e 	bl	80085bc <__i2b>
 8007f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	4606      	mov	r6, r0
 8007f86:	f340 8088 	ble.w	800809a <_dtoa_r+0x8c2>
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	4601      	mov	r1, r0
 8007f8e:	4620      	mov	r0, r4
 8007f90:	f000 fbd4 	bl	800873c <__pow5mult>
 8007f94:	9b06      	ldr	r3, [sp, #24]
 8007f96:	2b01      	cmp	r3, #1
 8007f98:	4606      	mov	r6, r0
 8007f9a:	f340 8081 	ble.w	80080a0 <_dtoa_r+0x8c8>
 8007f9e:	f04f 0800 	mov.w	r8, #0
 8007fa2:	6933      	ldr	r3, [r6, #16]
 8007fa4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007fa8:	6918      	ldr	r0, [r3, #16]
 8007faa:	f000 fab7 	bl	800851c <__hi0bits>
 8007fae:	f1c0 0020 	rsb	r0, r0, #32
 8007fb2:	9b05      	ldr	r3, [sp, #20]
 8007fb4:	4418      	add	r0, r3
 8007fb6:	f010 001f 	ands.w	r0, r0, #31
 8007fba:	f000 8092 	beq.w	80080e2 <_dtoa_r+0x90a>
 8007fbe:	f1c0 0320 	rsb	r3, r0, #32
 8007fc2:	2b04      	cmp	r3, #4
 8007fc4:	f340 808a 	ble.w	80080dc <_dtoa_r+0x904>
 8007fc8:	f1c0 001c 	rsb	r0, r0, #28
 8007fcc:	9b04      	ldr	r3, [sp, #16]
 8007fce:	4403      	add	r3, r0
 8007fd0:	9304      	str	r3, [sp, #16]
 8007fd2:	9b05      	ldr	r3, [sp, #20]
 8007fd4:	4403      	add	r3, r0
 8007fd6:	4405      	add	r5, r0
 8007fd8:	9305      	str	r3, [sp, #20]
 8007fda:	9b04      	ldr	r3, [sp, #16]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	dd07      	ble.n	8007ff0 <_dtoa_r+0x818>
 8007fe0:	ee18 1a10 	vmov	r1, s16
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	f000 fc02 	bl	80087f0 <__lshift>
 8007fec:	ee08 0a10 	vmov	s16, r0
 8007ff0:	9b05      	ldr	r3, [sp, #20]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	dd05      	ble.n	8008002 <_dtoa_r+0x82a>
 8007ff6:	4631      	mov	r1, r6
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	4620      	mov	r0, r4
 8007ffc:	f000 fbf8 	bl	80087f0 <__lshift>
 8008000:	4606      	mov	r6, r0
 8008002:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008004:	2b00      	cmp	r3, #0
 8008006:	d06e      	beq.n	80080e6 <_dtoa_r+0x90e>
 8008008:	ee18 0a10 	vmov	r0, s16
 800800c:	4631      	mov	r1, r6
 800800e:	f000 fc5f 	bl	80088d0 <__mcmp>
 8008012:	2800      	cmp	r0, #0
 8008014:	da67      	bge.n	80080e6 <_dtoa_r+0x90e>
 8008016:	9b00      	ldr	r3, [sp, #0]
 8008018:	3b01      	subs	r3, #1
 800801a:	ee18 1a10 	vmov	r1, s16
 800801e:	9300      	str	r3, [sp, #0]
 8008020:	220a      	movs	r2, #10
 8008022:	2300      	movs	r3, #0
 8008024:	4620      	mov	r0, r4
 8008026:	f000 fa33 	bl	8008490 <__multadd>
 800802a:	9b08      	ldr	r3, [sp, #32]
 800802c:	ee08 0a10 	vmov	s16, r0
 8008030:	2b00      	cmp	r3, #0
 8008032:	f000 81b1 	beq.w	8008398 <_dtoa_r+0xbc0>
 8008036:	2300      	movs	r3, #0
 8008038:	4639      	mov	r1, r7
 800803a:	220a      	movs	r2, #10
 800803c:	4620      	mov	r0, r4
 800803e:	f000 fa27 	bl	8008490 <__multadd>
 8008042:	9b02      	ldr	r3, [sp, #8]
 8008044:	2b00      	cmp	r3, #0
 8008046:	4607      	mov	r7, r0
 8008048:	f300 808e 	bgt.w	8008168 <_dtoa_r+0x990>
 800804c:	9b06      	ldr	r3, [sp, #24]
 800804e:	2b02      	cmp	r3, #2
 8008050:	dc51      	bgt.n	80080f6 <_dtoa_r+0x91e>
 8008052:	e089      	b.n	8008168 <_dtoa_r+0x990>
 8008054:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008056:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800805a:	e74b      	b.n	8007ef4 <_dtoa_r+0x71c>
 800805c:	9b03      	ldr	r3, [sp, #12]
 800805e:	1e5e      	subs	r6, r3, #1
 8008060:	9b07      	ldr	r3, [sp, #28]
 8008062:	42b3      	cmp	r3, r6
 8008064:	bfbf      	itttt	lt
 8008066:	9b07      	ldrlt	r3, [sp, #28]
 8008068:	9607      	strlt	r6, [sp, #28]
 800806a:	1af2      	sublt	r2, r6, r3
 800806c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800806e:	bfb6      	itet	lt
 8008070:	189b      	addlt	r3, r3, r2
 8008072:	1b9e      	subge	r6, r3, r6
 8008074:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008076:	9b03      	ldr	r3, [sp, #12]
 8008078:	bfb8      	it	lt
 800807a:	2600      	movlt	r6, #0
 800807c:	2b00      	cmp	r3, #0
 800807e:	bfb7      	itett	lt
 8008080:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008084:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008088:	1a9d      	sublt	r5, r3, r2
 800808a:	2300      	movlt	r3, #0
 800808c:	e734      	b.n	8007ef8 <_dtoa_r+0x720>
 800808e:	9e07      	ldr	r6, [sp, #28]
 8008090:	9d04      	ldr	r5, [sp, #16]
 8008092:	9f08      	ldr	r7, [sp, #32]
 8008094:	e73b      	b.n	8007f0e <_dtoa_r+0x736>
 8008096:	9a07      	ldr	r2, [sp, #28]
 8008098:	e767      	b.n	8007f6a <_dtoa_r+0x792>
 800809a:	9b06      	ldr	r3, [sp, #24]
 800809c:	2b01      	cmp	r3, #1
 800809e:	dc18      	bgt.n	80080d2 <_dtoa_r+0x8fa>
 80080a0:	f1ba 0f00 	cmp.w	sl, #0
 80080a4:	d115      	bne.n	80080d2 <_dtoa_r+0x8fa>
 80080a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80080aa:	b993      	cbnz	r3, 80080d2 <_dtoa_r+0x8fa>
 80080ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80080b0:	0d1b      	lsrs	r3, r3, #20
 80080b2:	051b      	lsls	r3, r3, #20
 80080b4:	b183      	cbz	r3, 80080d8 <_dtoa_r+0x900>
 80080b6:	9b04      	ldr	r3, [sp, #16]
 80080b8:	3301      	adds	r3, #1
 80080ba:	9304      	str	r3, [sp, #16]
 80080bc:	9b05      	ldr	r3, [sp, #20]
 80080be:	3301      	adds	r3, #1
 80080c0:	9305      	str	r3, [sp, #20]
 80080c2:	f04f 0801 	mov.w	r8, #1
 80080c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	f47f af6a 	bne.w	8007fa2 <_dtoa_r+0x7ca>
 80080ce:	2001      	movs	r0, #1
 80080d0:	e76f      	b.n	8007fb2 <_dtoa_r+0x7da>
 80080d2:	f04f 0800 	mov.w	r8, #0
 80080d6:	e7f6      	b.n	80080c6 <_dtoa_r+0x8ee>
 80080d8:	4698      	mov	r8, r3
 80080da:	e7f4      	b.n	80080c6 <_dtoa_r+0x8ee>
 80080dc:	f43f af7d 	beq.w	8007fda <_dtoa_r+0x802>
 80080e0:	4618      	mov	r0, r3
 80080e2:	301c      	adds	r0, #28
 80080e4:	e772      	b.n	8007fcc <_dtoa_r+0x7f4>
 80080e6:	9b03      	ldr	r3, [sp, #12]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	dc37      	bgt.n	800815c <_dtoa_r+0x984>
 80080ec:	9b06      	ldr	r3, [sp, #24]
 80080ee:	2b02      	cmp	r3, #2
 80080f0:	dd34      	ble.n	800815c <_dtoa_r+0x984>
 80080f2:	9b03      	ldr	r3, [sp, #12]
 80080f4:	9302      	str	r3, [sp, #8]
 80080f6:	9b02      	ldr	r3, [sp, #8]
 80080f8:	b96b      	cbnz	r3, 8008116 <_dtoa_r+0x93e>
 80080fa:	4631      	mov	r1, r6
 80080fc:	2205      	movs	r2, #5
 80080fe:	4620      	mov	r0, r4
 8008100:	f000 f9c6 	bl	8008490 <__multadd>
 8008104:	4601      	mov	r1, r0
 8008106:	4606      	mov	r6, r0
 8008108:	ee18 0a10 	vmov	r0, s16
 800810c:	f000 fbe0 	bl	80088d0 <__mcmp>
 8008110:	2800      	cmp	r0, #0
 8008112:	f73f adbb 	bgt.w	8007c8c <_dtoa_r+0x4b4>
 8008116:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008118:	9d01      	ldr	r5, [sp, #4]
 800811a:	43db      	mvns	r3, r3
 800811c:	9300      	str	r3, [sp, #0]
 800811e:	f04f 0800 	mov.w	r8, #0
 8008122:	4631      	mov	r1, r6
 8008124:	4620      	mov	r0, r4
 8008126:	f000 f991 	bl	800844c <_Bfree>
 800812a:	2f00      	cmp	r7, #0
 800812c:	f43f aea4 	beq.w	8007e78 <_dtoa_r+0x6a0>
 8008130:	f1b8 0f00 	cmp.w	r8, #0
 8008134:	d005      	beq.n	8008142 <_dtoa_r+0x96a>
 8008136:	45b8      	cmp	r8, r7
 8008138:	d003      	beq.n	8008142 <_dtoa_r+0x96a>
 800813a:	4641      	mov	r1, r8
 800813c:	4620      	mov	r0, r4
 800813e:	f000 f985 	bl	800844c <_Bfree>
 8008142:	4639      	mov	r1, r7
 8008144:	4620      	mov	r0, r4
 8008146:	f000 f981 	bl	800844c <_Bfree>
 800814a:	e695      	b.n	8007e78 <_dtoa_r+0x6a0>
 800814c:	2600      	movs	r6, #0
 800814e:	4637      	mov	r7, r6
 8008150:	e7e1      	b.n	8008116 <_dtoa_r+0x93e>
 8008152:	9700      	str	r7, [sp, #0]
 8008154:	4637      	mov	r7, r6
 8008156:	e599      	b.n	8007c8c <_dtoa_r+0x4b4>
 8008158:	40240000 	.word	0x40240000
 800815c:	9b08      	ldr	r3, [sp, #32]
 800815e:	2b00      	cmp	r3, #0
 8008160:	f000 80ca 	beq.w	80082f8 <_dtoa_r+0xb20>
 8008164:	9b03      	ldr	r3, [sp, #12]
 8008166:	9302      	str	r3, [sp, #8]
 8008168:	2d00      	cmp	r5, #0
 800816a:	dd05      	ble.n	8008178 <_dtoa_r+0x9a0>
 800816c:	4639      	mov	r1, r7
 800816e:	462a      	mov	r2, r5
 8008170:	4620      	mov	r0, r4
 8008172:	f000 fb3d 	bl	80087f0 <__lshift>
 8008176:	4607      	mov	r7, r0
 8008178:	f1b8 0f00 	cmp.w	r8, #0
 800817c:	d05b      	beq.n	8008236 <_dtoa_r+0xa5e>
 800817e:	6879      	ldr	r1, [r7, #4]
 8008180:	4620      	mov	r0, r4
 8008182:	f000 f923 	bl	80083cc <_Balloc>
 8008186:	4605      	mov	r5, r0
 8008188:	b928      	cbnz	r0, 8008196 <_dtoa_r+0x9be>
 800818a:	4b87      	ldr	r3, [pc, #540]	; (80083a8 <_dtoa_r+0xbd0>)
 800818c:	4602      	mov	r2, r0
 800818e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008192:	f7ff bb3b 	b.w	800780c <_dtoa_r+0x34>
 8008196:	693a      	ldr	r2, [r7, #16]
 8008198:	3202      	adds	r2, #2
 800819a:	0092      	lsls	r2, r2, #2
 800819c:	f107 010c 	add.w	r1, r7, #12
 80081a0:	300c      	adds	r0, #12
 80081a2:	f7fe fded 	bl	8006d80 <memcpy>
 80081a6:	2201      	movs	r2, #1
 80081a8:	4629      	mov	r1, r5
 80081aa:	4620      	mov	r0, r4
 80081ac:	f000 fb20 	bl	80087f0 <__lshift>
 80081b0:	9b01      	ldr	r3, [sp, #4]
 80081b2:	f103 0901 	add.w	r9, r3, #1
 80081b6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80081ba:	4413      	add	r3, r2
 80081bc:	9305      	str	r3, [sp, #20]
 80081be:	f00a 0301 	and.w	r3, sl, #1
 80081c2:	46b8      	mov	r8, r7
 80081c4:	9304      	str	r3, [sp, #16]
 80081c6:	4607      	mov	r7, r0
 80081c8:	4631      	mov	r1, r6
 80081ca:	ee18 0a10 	vmov	r0, s16
 80081ce:	f7ff fa77 	bl	80076c0 <quorem>
 80081d2:	4641      	mov	r1, r8
 80081d4:	9002      	str	r0, [sp, #8]
 80081d6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80081da:	ee18 0a10 	vmov	r0, s16
 80081de:	f000 fb77 	bl	80088d0 <__mcmp>
 80081e2:	463a      	mov	r2, r7
 80081e4:	9003      	str	r0, [sp, #12]
 80081e6:	4631      	mov	r1, r6
 80081e8:	4620      	mov	r0, r4
 80081ea:	f000 fb8d 	bl	8008908 <__mdiff>
 80081ee:	68c2      	ldr	r2, [r0, #12]
 80081f0:	f109 3bff 	add.w	fp, r9, #4294967295
 80081f4:	4605      	mov	r5, r0
 80081f6:	bb02      	cbnz	r2, 800823a <_dtoa_r+0xa62>
 80081f8:	4601      	mov	r1, r0
 80081fa:	ee18 0a10 	vmov	r0, s16
 80081fe:	f000 fb67 	bl	80088d0 <__mcmp>
 8008202:	4602      	mov	r2, r0
 8008204:	4629      	mov	r1, r5
 8008206:	4620      	mov	r0, r4
 8008208:	9207      	str	r2, [sp, #28]
 800820a:	f000 f91f 	bl	800844c <_Bfree>
 800820e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008212:	ea43 0102 	orr.w	r1, r3, r2
 8008216:	9b04      	ldr	r3, [sp, #16]
 8008218:	430b      	orrs	r3, r1
 800821a:	464d      	mov	r5, r9
 800821c:	d10f      	bne.n	800823e <_dtoa_r+0xa66>
 800821e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008222:	d02a      	beq.n	800827a <_dtoa_r+0xaa2>
 8008224:	9b03      	ldr	r3, [sp, #12]
 8008226:	2b00      	cmp	r3, #0
 8008228:	dd02      	ble.n	8008230 <_dtoa_r+0xa58>
 800822a:	9b02      	ldr	r3, [sp, #8]
 800822c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008230:	f88b a000 	strb.w	sl, [fp]
 8008234:	e775      	b.n	8008122 <_dtoa_r+0x94a>
 8008236:	4638      	mov	r0, r7
 8008238:	e7ba      	b.n	80081b0 <_dtoa_r+0x9d8>
 800823a:	2201      	movs	r2, #1
 800823c:	e7e2      	b.n	8008204 <_dtoa_r+0xa2c>
 800823e:	9b03      	ldr	r3, [sp, #12]
 8008240:	2b00      	cmp	r3, #0
 8008242:	db04      	blt.n	800824e <_dtoa_r+0xa76>
 8008244:	9906      	ldr	r1, [sp, #24]
 8008246:	430b      	orrs	r3, r1
 8008248:	9904      	ldr	r1, [sp, #16]
 800824a:	430b      	orrs	r3, r1
 800824c:	d122      	bne.n	8008294 <_dtoa_r+0xabc>
 800824e:	2a00      	cmp	r2, #0
 8008250:	ddee      	ble.n	8008230 <_dtoa_r+0xa58>
 8008252:	ee18 1a10 	vmov	r1, s16
 8008256:	2201      	movs	r2, #1
 8008258:	4620      	mov	r0, r4
 800825a:	f000 fac9 	bl	80087f0 <__lshift>
 800825e:	4631      	mov	r1, r6
 8008260:	ee08 0a10 	vmov	s16, r0
 8008264:	f000 fb34 	bl	80088d0 <__mcmp>
 8008268:	2800      	cmp	r0, #0
 800826a:	dc03      	bgt.n	8008274 <_dtoa_r+0xa9c>
 800826c:	d1e0      	bne.n	8008230 <_dtoa_r+0xa58>
 800826e:	f01a 0f01 	tst.w	sl, #1
 8008272:	d0dd      	beq.n	8008230 <_dtoa_r+0xa58>
 8008274:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008278:	d1d7      	bne.n	800822a <_dtoa_r+0xa52>
 800827a:	2339      	movs	r3, #57	; 0x39
 800827c:	f88b 3000 	strb.w	r3, [fp]
 8008280:	462b      	mov	r3, r5
 8008282:	461d      	mov	r5, r3
 8008284:	3b01      	subs	r3, #1
 8008286:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800828a:	2a39      	cmp	r2, #57	; 0x39
 800828c:	d071      	beq.n	8008372 <_dtoa_r+0xb9a>
 800828e:	3201      	adds	r2, #1
 8008290:	701a      	strb	r2, [r3, #0]
 8008292:	e746      	b.n	8008122 <_dtoa_r+0x94a>
 8008294:	2a00      	cmp	r2, #0
 8008296:	dd07      	ble.n	80082a8 <_dtoa_r+0xad0>
 8008298:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800829c:	d0ed      	beq.n	800827a <_dtoa_r+0xaa2>
 800829e:	f10a 0301 	add.w	r3, sl, #1
 80082a2:	f88b 3000 	strb.w	r3, [fp]
 80082a6:	e73c      	b.n	8008122 <_dtoa_r+0x94a>
 80082a8:	9b05      	ldr	r3, [sp, #20]
 80082aa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80082ae:	4599      	cmp	r9, r3
 80082b0:	d047      	beq.n	8008342 <_dtoa_r+0xb6a>
 80082b2:	ee18 1a10 	vmov	r1, s16
 80082b6:	2300      	movs	r3, #0
 80082b8:	220a      	movs	r2, #10
 80082ba:	4620      	mov	r0, r4
 80082bc:	f000 f8e8 	bl	8008490 <__multadd>
 80082c0:	45b8      	cmp	r8, r7
 80082c2:	ee08 0a10 	vmov	s16, r0
 80082c6:	f04f 0300 	mov.w	r3, #0
 80082ca:	f04f 020a 	mov.w	r2, #10
 80082ce:	4641      	mov	r1, r8
 80082d0:	4620      	mov	r0, r4
 80082d2:	d106      	bne.n	80082e2 <_dtoa_r+0xb0a>
 80082d4:	f000 f8dc 	bl	8008490 <__multadd>
 80082d8:	4680      	mov	r8, r0
 80082da:	4607      	mov	r7, r0
 80082dc:	f109 0901 	add.w	r9, r9, #1
 80082e0:	e772      	b.n	80081c8 <_dtoa_r+0x9f0>
 80082e2:	f000 f8d5 	bl	8008490 <__multadd>
 80082e6:	4639      	mov	r1, r7
 80082e8:	4680      	mov	r8, r0
 80082ea:	2300      	movs	r3, #0
 80082ec:	220a      	movs	r2, #10
 80082ee:	4620      	mov	r0, r4
 80082f0:	f000 f8ce 	bl	8008490 <__multadd>
 80082f4:	4607      	mov	r7, r0
 80082f6:	e7f1      	b.n	80082dc <_dtoa_r+0xb04>
 80082f8:	9b03      	ldr	r3, [sp, #12]
 80082fa:	9302      	str	r3, [sp, #8]
 80082fc:	9d01      	ldr	r5, [sp, #4]
 80082fe:	ee18 0a10 	vmov	r0, s16
 8008302:	4631      	mov	r1, r6
 8008304:	f7ff f9dc 	bl	80076c0 <quorem>
 8008308:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800830c:	9b01      	ldr	r3, [sp, #4]
 800830e:	f805 ab01 	strb.w	sl, [r5], #1
 8008312:	1aea      	subs	r2, r5, r3
 8008314:	9b02      	ldr	r3, [sp, #8]
 8008316:	4293      	cmp	r3, r2
 8008318:	dd09      	ble.n	800832e <_dtoa_r+0xb56>
 800831a:	ee18 1a10 	vmov	r1, s16
 800831e:	2300      	movs	r3, #0
 8008320:	220a      	movs	r2, #10
 8008322:	4620      	mov	r0, r4
 8008324:	f000 f8b4 	bl	8008490 <__multadd>
 8008328:	ee08 0a10 	vmov	s16, r0
 800832c:	e7e7      	b.n	80082fe <_dtoa_r+0xb26>
 800832e:	9b02      	ldr	r3, [sp, #8]
 8008330:	2b00      	cmp	r3, #0
 8008332:	bfc8      	it	gt
 8008334:	461d      	movgt	r5, r3
 8008336:	9b01      	ldr	r3, [sp, #4]
 8008338:	bfd8      	it	le
 800833a:	2501      	movle	r5, #1
 800833c:	441d      	add	r5, r3
 800833e:	f04f 0800 	mov.w	r8, #0
 8008342:	ee18 1a10 	vmov	r1, s16
 8008346:	2201      	movs	r2, #1
 8008348:	4620      	mov	r0, r4
 800834a:	f000 fa51 	bl	80087f0 <__lshift>
 800834e:	4631      	mov	r1, r6
 8008350:	ee08 0a10 	vmov	s16, r0
 8008354:	f000 fabc 	bl	80088d0 <__mcmp>
 8008358:	2800      	cmp	r0, #0
 800835a:	dc91      	bgt.n	8008280 <_dtoa_r+0xaa8>
 800835c:	d102      	bne.n	8008364 <_dtoa_r+0xb8c>
 800835e:	f01a 0f01 	tst.w	sl, #1
 8008362:	d18d      	bne.n	8008280 <_dtoa_r+0xaa8>
 8008364:	462b      	mov	r3, r5
 8008366:	461d      	mov	r5, r3
 8008368:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800836c:	2a30      	cmp	r2, #48	; 0x30
 800836e:	d0fa      	beq.n	8008366 <_dtoa_r+0xb8e>
 8008370:	e6d7      	b.n	8008122 <_dtoa_r+0x94a>
 8008372:	9a01      	ldr	r2, [sp, #4]
 8008374:	429a      	cmp	r2, r3
 8008376:	d184      	bne.n	8008282 <_dtoa_r+0xaaa>
 8008378:	9b00      	ldr	r3, [sp, #0]
 800837a:	3301      	adds	r3, #1
 800837c:	9300      	str	r3, [sp, #0]
 800837e:	2331      	movs	r3, #49	; 0x31
 8008380:	7013      	strb	r3, [r2, #0]
 8008382:	e6ce      	b.n	8008122 <_dtoa_r+0x94a>
 8008384:	4b09      	ldr	r3, [pc, #36]	; (80083ac <_dtoa_r+0xbd4>)
 8008386:	f7ff ba95 	b.w	80078b4 <_dtoa_r+0xdc>
 800838a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800838c:	2b00      	cmp	r3, #0
 800838e:	f47f aa6e 	bne.w	800786e <_dtoa_r+0x96>
 8008392:	4b07      	ldr	r3, [pc, #28]	; (80083b0 <_dtoa_r+0xbd8>)
 8008394:	f7ff ba8e 	b.w	80078b4 <_dtoa_r+0xdc>
 8008398:	9b02      	ldr	r3, [sp, #8]
 800839a:	2b00      	cmp	r3, #0
 800839c:	dcae      	bgt.n	80082fc <_dtoa_r+0xb24>
 800839e:	9b06      	ldr	r3, [sp, #24]
 80083a0:	2b02      	cmp	r3, #2
 80083a2:	f73f aea8 	bgt.w	80080f6 <_dtoa_r+0x91e>
 80083a6:	e7a9      	b.n	80082fc <_dtoa_r+0xb24>
 80083a8:	08009d53 	.word	0x08009d53
 80083ac:	08009cb0 	.word	0x08009cb0
 80083b0:	08009cd4 	.word	0x08009cd4

080083b4 <_localeconv_r>:
 80083b4:	4800      	ldr	r0, [pc, #0]	; (80083b8 <_localeconv_r+0x4>)
 80083b6:	4770      	bx	lr
 80083b8:	20000270 	.word	0x20000270

080083bc <malloc>:
 80083bc:	4b02      	ldr	r3, [pc, #8]	; (80083c8 <malloc+0xc>)
 80083be:	4601      	mov	r1, r0
 80083c0:	6818      	ldr	r0, [r3, #0]
 80083c2:	f000 bc09 	b.w	8008bd8 <_malloc_r>
 80083c6:	bf00      	nop
 80083c8:	2000011c 	.word	0x2000011c

080083cc <_Balloc>:
 80083cc:	b570      	push	{r4, r5, r6, lr}
 80083ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80083d0:	4604      	mov	r4, r0
 80083d2:	460d      	mov	r5, r1
 80083d4:	b976      	cbnz	r6, 80083f4 <_Balloc+0x28>
 80083d6:	2010      	movs	r0, #16
 80083d8:	f7ff fff0 	bl	80083bc <malloc>
 80083dc:	4602      	mov	r2, r0
 80083de:	6260      	str	r0, [r4, #36]	; 0x24
 80083e0:	b920      	cbnz	r0, 80083ec <_Balloc+0x20>
 80083e2:	4b18      	ldr	r3, [pc, #96]	; (8008444 <_Balloc+0x78>)
 80083e4:	4818      	ldr	r0, [pc, #96]	; (8008448 <_Balloc+0x7c>)
 80083e6:	2166      	movs	r1, #102	; 0x66
 80083e8:	f000 fdd6 	bl	8008f98 <__assert_func>
 80083ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80083f0:	6006      	str	r6, [r0, #0]
 80083f2:	60c6      	str	r6, [r0, #12]
 80083f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80083f6:	68f3      	ldr	r3, [r6, #12]
 80083f8:	b183      	cbz	r3, 800841c <_Balloc+0x50>
 80083fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083fc:	68db      	ldr	r3, [r3, #12]
 80083fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008402:	b9b8      	cbnz	r0, 8008434 <_Balloc+0x68>
 8008404:	2101      	movs	r1, #1
 8008406:	fa01 f605 	lsl.w	r6, r1, r5
 800840a:	1d72      	adds	r2, r6, #5
 800840c:	0092      	lsls	r2, r2, #2
 800840e:	4620      	mov	r0, r4
 8008410:	f000 fb60 	bl	8008ad4 <_calloc_r>
 8008414:	b160      	cbz	r0, 8008430 <_Balloc+0x64>
 8008416:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800841a:	e00e      	b.n	800843a <_Balloc+0x6e>
 800841c:	2221      	movs	r2, #33	; 0x21
 800841e:	2104      	movs	r1, #4
 8008420:	4620      	mov	r0, r4
 8008422:	f000 fb57 	bl	8008ad4 <_calloc_r>
 8008426:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008428:	60f0      	str	r0, [r6, #12]
 800842a:	68db      	ldr	r3, [r3, #12]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d1e4      	bne.n	80083fa <_Balloc+0x2e>
 8008430:	2000      	movs	r0, #0
 8008432:	bd70      	pop	{r4, r5, r6, pc}
 8008434:	6802      	ldr	r2, [r0, #0]
 8008436:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800843a:	2300      	movs	r3, #0
 800843c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008440:	e7f7      	b.n	8008432 <_Balloc+0x66>
 8008442:	bf00      	nop
 8008444:	08009ce1 	.word	0x08009ce1
 8008448:	08009d64 	.word	0x08009d64

0800844c <_Bfree>:
 800844c:	b570      	push	{r4, r5, r6, lr}
 800844e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008450:	4605      	mov	r5, r0
 8008452:	460c      	mov	r4, r1
 8008454:	b976      	cbnz	r6, 8008474 <_Bfree+0x28>
 8008456:	2010      	movs	r0, #16
 8008458:	f7ff ffb0 	bl	80083bc <malloc>
 800845c:	4602      	mov	r2, r0
 800845e:	6268      	str	r0, [r5, #36]	; 0x24
 8008460:	b920      	cbnz	r0, 800846c <_Bfree+0x20>
 8008462:	4b09      	ldr	r3, [pc, #36]	; (8008488 <_Bfree+0x3c>)
 8008464:	4809      	ldr	r0, [pc, #36]	; (800848c <_Bfree+0x40>)
 8008466:	218a      	movs	r1, #138	; 0x8a
 8008468:	f000 fd96 	bl	8008f98 <__assert_func>
 800846c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008470:	6006      	str	r6, [r0, #0]
 8008472:	60c6      	str	r6, [r0, #12]
 8008474:	b13c      	cbz	r4, 8008486 <_Bfree+0x3a>
 8008476:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008478:	6862      	ldr	r2, [r4, #4]
 800847a:	68db      	ldr	r3, [r3, #12]
 800847c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008480:	6021      	str	r1, [r4, #0]
 8008482:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008486:	bd70      	pop	{r4, r5, r6, pc}
 8008488:	08009ce1 	.word	0x08009ce1
 800848c:	08009d64 	.word	0x08009d64

08008490 <__multadd>:
 8008490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008494:	690d      	ldr	r5, [r1, #16]
 8008496:	4607      	mov	r7, r0
 8008498:	460c      	mov	r4, r1
 800849a:	461e      	mov	r6, r3
 800849c:	f101 0c14 	add.w	ip, r1, #20
 80084a0:	2000      	movs	r0, #0
 80084a2:	f8dc 3000 	ldr.w	r3, [ip]
 80084a6:	b299      	uxth	r1, r3
 80084a8:	fb02 6101 	mla	r1, r2, r1, r6
 80084ac:	0c1e      	lsrs	r6, r3, #16
 80084ae:	0c0b      	lsrs	r3, r1, #16
 80084b0:	fb02 3306 	mla	r3, r2, r6, r3
 80084b4:	b289      	uxth	r1, r1
 80084b6:	3001      	adds	r0, #1
 80084b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80084bc:	4285      	cmp	r5, r0
 80084be:	f84c 1b04 	str.w	r1, [ip], #4
 80084c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80084c6:	dcec      	bgt.n	80084a2 <__multadd+0x12>
 80084c8:	b30e      	cbz	r6, 800850e <__multadd+0x7e>
 80084ca:	68a3      	ldr	r3, [r4, #8]
 80084cc:	42ab      	cmp	r3, r5
 80084ce:	dc19      	bgt.n	8008504 <__multadd+0x74>
 80084d0:	6861      	ldr	r1, [r4, #4]
 80084d2:	4638      	mov	r0, r7
 80084d4:	3101      	adds	r1, #1
 80084d6:	f7ff ff79 	bl	80083cc <_Balloc>
 80084da:	4680      	mov	r8, r0
 80084dc:	b928      	cbnz	r0, 80084ea <__multadd+0x5a>
 80084de:	4602      	mov	r2, r0
 80084e0:	4b0c      	ldr	r3, [pc, #48]	; (8008514 <__multadd+0x84>)
 80084e2:	480d      	ldr	r0, [pc, #52]	; (8008518 <__multadd+0x88>)
 80084e4:	21b5      	movs	r1, #181	; 0xb5
 80084e6:	f000 fd57 	bl	8008f98 <__assert_func>
 80084ea:	6922      	ldr	r2, [r4, #16]
 80084ec:	3202      	adds	r2, #2
 80084ee:	f104 010c 	add.w	r1, r4, #12
 80084f2:	0092      	lsls	r2, r2, #2
 80084f4:	300c      	adds	r0, #12
 80084f6:	f7fe fc43 	bl	8006d80 <memcpy>
 80084fa:	4621      	mov	r1, r4
 80084fc:	4638      	mov	r0, r7
 80084fe:	f7ff ffa5 	bl	800844c <_Bfree>
 8008502:	4644      	mov	r4, r8
 8008504:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008508:	3501      	adds	r5, #1
 800850a:	615e      	str	r6, [r3, #20]
 800850c:	6125      	str	r5, [r4, #16]
 800850e:	4620      	mov	r0, r4
 8008510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008514:	08009d53 	.word	0x08009d53
 8008518:	08009d64 	.word	0x08009d64

0800851c <__hi0bits>:
 800851c:	0c03      	lsrs	r3, r0, #16
 800851e:	041b      	lsls	r3, r3, #16
 8008520:	b9d3      	cbnz	r3, 8008558 <__hi0bits+0x3c>
 8008522:	0400      	lsls	r0, r0, #16
 8008524:	2310      	movs	r3, #16
 8008526:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800852a:	bf04      	itt	eq
 800852c:	0200      	lsleq	r0, r0, #8
 800852e:	3308      	addeq	r3, #8
 8008530:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008534:	bf04      	itt	eq
 8008536:	0100      	lsleq	r0, r0, #4
 8008538:	3304      	addeq	r3, #4
 800853a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800853e:	bf04      	itt	eq
 8008540:	0080      	lsleq	r0, r0, #2
 8008542:	3302      	addeq	r3, #2
 8008544:	2800      	cmp	r0, #0
 8008546:	db05      	blt.n	8008554 <__hi0bits+0x38>
 8008548:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800854c:	f103 0301 	add.w	r3, r3, #1
 8008550:	bf08      	it	eq
 8008552:	2320      	moveq	r3, #32
 8008554:	4618      	mov	r0, r3
 8008556:	4770      	bx	lr
 8008558:	2300      	movs	r3, #0
 800855a:	e7e4      	b.n	8008526 <__hi0bits+0xa>

0800855c <__lo0bits>:
 800855c:	6803      	ldr	r3, [r0, #0]
 800855e:	f013 0207 	ands.w	r2, r3, #7
 8008562:	4601      	mov	r1, r0
 8008564:	d00b      	beq.n	800857e <__lo0bits+0x22>
 8008566:	07da      	lsls	r2, r3, #31
 8008568:	d423      	bmi.n	80085b2 <__lo0bits+0x56>
 800856a:	0798      	lsls	r0, r3, #30
 800856c:	bf49      	itett	mi
 800856e:	085b      	lsrmi	r3, r3, #1
 8008570:	089b      	lsrpl	r3, r3, #2
 8008572:	2001      	movmi	r0, #1
 8008574:	600b      	strmi	r3, [r1, #0]
 8008576:	bf5c      	itt	pl
 8008578:	600b      	strpl	r3, [r1, #0]
 800857a:	2002      	movpl	r0, #2
 800857c:	4770      	bx	lr
 800857e:	b298      	uxth	r0, r3
 8008580:	b9a8      	cbnz	r0, 80085ae <__lo0bits+0x52>
 8008582:	0c1b      	lsrs	r3, r3, #16
 8008584:	2010      	movs	r0, #16
 8008586:	b2da      	uxtb	r2, r3
 8008588:	b90a      	cbnz	r2, 800858e <__lo0bits+0x32>
 800858a:	3008      	adds	r0, #8
 800858c:	0a1b      	lsrs	r3, r3, #8
 800858e:	071a      	lsls	r2, r3, #28
 8008590:	bf04      	itt	eq
 8008592:	091b      	lsreq	r3, r3, #4
 8008594:	3004      	addeq	r0, #4
 8008596:	079a      	lsls	r2, r3, #30
 8008598:	bf04      	itt	eq
 800859a:	089b      	lsreq	r3, r3, #2
 800859c:	3002      	addeq	r0, #2
 800859e:	07da      	lsls	r2, r3, #31
 80085a0:	d403      	bmi.n	80085aa <__lo0bits+0x4e>
 80085a2:	085b      	lsrs	r3, r3, #1
 80085a4:	f100 0001 	add.w	r0, r0, #1
 80085a8:	d005      	beq.n	80085b6 <__lo0bits+0x5a>
 80085aa:	600b      	str	r3, [r1, #0]
 80085ac:	4770      	bx	lr
 80085ae:	4610      	mov	r0, r2
 80085b0:	e7e9      	b.n	8008586 <__lo0bits+0x2a>
 80085b2:	2000      	movs	r0, #0
 80085b4:	4770      	bx	lr
 80085b6:	2020      	movs	r0, #32
 80085b8:	4770      	bx	lr
	...

080085bc <__i2b>:
 80085bc:	b510      	push	{r4, lr}
 80085be:	460c      	mov	r4, r1
 80085c0:	2101      	movs	r1, #1
 80085c2:	f7ff ff03 	bl	80083cc <_Balloc>
 80085c6:	4602      	mov	r2, r0
 80085c8:	b928      	cbnz	r0, 80085d6 <__i2b+0x1a>
 80085ca:	4b05      	ldr	r3, [pc, #20]	; (80085e0 <__i2b+0x24>)
 80085cc:	4805      	ldr	r0, [pc, #20]	; (80085e4 <__i2b+0x28>)
 80085ce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80085d2:	f000 fce1 	bl	8008f98 <__assert_func>
 80085d6:	2301      	movs	r3, #1
 80085d8:	6144      	str	r4, [r0, #20]
 80085da:	6103      	str	r3, [r0, #16]
 80085dc:	bd10      	pop	{r4, pc}
 80085de:	bf00      	nop
 80085e0:	08009d53 	.word	0x08009d53
 80085e4:	08009d64 	.word	0x08009d64

080085e8 <__multiply>:
 80085e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085ec:	4691      	mov	r9, r2
 80085ee:	690a      	ldr	r2, [r1, #16]
 80085f0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80085f4:	429a      	cmp	r2, r3
 80085f6:	bfb8      	it	lt
 80085f8:	460b      	movlt	r3, r1
 80085fa:	460c      	mov	r4, r1
 80085fc:	bfbc      	itt	lt
 80085fe:	464c      	movlt	r4, r9
 8008600:	4699      	movlt	r9, r3
 8008602:	6927      	ldr	r7, [r4, #16]
 8008604:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008608:	68a3      	ldr	r3, [r4, #8]
 800860a:	6861      	ldr	r1, [r4, #4]
 800860c:	eb07 060a 	add.w	r6, r7, sl
 8008610:	42b3      	cmp	r3, r6
 8008612:	b085      	sub	sp, #20
 8008614:	bfb8      	it	lt
 8008616:	3101      	addlt	r1, #1
 8008618:	f7ff fed8 	bl	80083cc <_Balloc>
 800861c:	b930      	cbnz	r0, 800862c <__multiply+0x44>
 800861e:	4602      	mov	r2, r0
 8008620:	4b44      	ldr	r3, [pc, #272]	; (8008734 <__multiply+0x14c>)
 8008622:	4845      	ldr	r0, [pc, #276]	; (8008738 <__multiply+0x150>)
 8008624:	f240 115d 	movw	r1, #349	; 0x15d
 8008628:	f000 fcb6 	bl	8008f98 <__assert_func>
 800862c:	f100 0514 	add.w	r5, r0, #20
 8008630:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008634:	462b      	mov	r3, r5
 8008636:	2200      	movs	r2, #0
 8008638:	4543      	cmp	r3, r8
 800863a:	d321      	bcc.n	8008680 <__multiply+0x98>
 800863c:	f104 0314 	add.w	r3, r4, #20
 8008640:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008644:	f109 0314 	add.w	r3, r9, #20
 8008648:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800864c:	9202      	str	r2, [sp, #8]
 800864e:	1b3a      	subs	r2, r7, r4
 8008650:	3a15      	subs	r2, #21
 8008652:	f022 0203 	bic.w	r2, r2, #3
 8008656:	3204      	adds	r2, #4
 8008658:	f104 0115 	add.w	r1, r4, #21
 800865c:	428f      	cmp	r7, r1
 800865e:	bf38      	it	cc
 8008660:	2204      	movcc	r2, #4
 8008662:	9201      	str	r2, [sp, #4]
 8008664:	9a02      	ldr	r2, [sp, #8]
 8008666:	9303      	str	r3, [sp, #12]
 8008668:	429a      	cmp	r2, r3
 800866a:	d80c      	bhi.n	8008686 <__multiply+0x9e>
 800866c:	2e00      	cmp	r6, #0
 800866e:	dd03      	ble.n	8008678 <__multiply+0x90>
 8008670:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008674:	2b00      	cmp	r3, #0
 8008676:	d05a      	beq.n	800872e <__multiply+0x146>
 8008678:	6106      	str	r6, [r0, #16]
 800867a:	b005      	add	sp, #20
 800867c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008680:	f843 2b04 	str.w	r2, [r3], #4
 8008684:	e7d8      	b.n	8008638 <__multiply+0x50>
 8008686:	f8b3 a000 	ldrh.w	sl, [r3]
 800868a:	f1ba 0f00 	cmp.w	sl, #0
 800868e:	d024      	beq.n	80086da <__multiply+0xf2>
 8008690:	f104 0e14 	add.w	lr, r4, #20
 8008694:	46a9      	mov	r9, r5
 8008696:	f04f 0c00 	mov.w	ip, #0
 800869a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800869e:	f8d9 1000 	ldr.w	r1, [r9]
 80086a2:	fa1f fb82 	uxth.w	fp, r2
 80086a6:	b289      	uxth	r1, r1
 80086a8:	fb0a 110b 	mla	r1, sl, fp, r1
 80086ac:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80086b0:	f8d9 2000 	ldr.w	r2, [r9]
 80086b4:	4461      	add	r1, ip
 80086b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80086ba:	fb0a c20b 	mla	r2, sl, fp, ip
 80086be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80086c2:	b289      	uxth	r1, r1
 80086c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80086c8:	4577      	cmp	r7, lr
 80086ca:	f849 1b04 	str.w	r1, [r9], #4
 80086ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80086d2:	d8e2      	bhi.n	800869a <__multiply+0xb2>
 80086d4:	9a01      	ldr	r2, [sp, #4]
 80086d6:	f845 c002 	str.w	ip, [r5, r2]
 80086da:	9a03      	ldr	r2, [sp, #12]
 80086dc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80086e0:	3304      	adds	r3, #4
 80086e2:	f1b9 0f00 	cmp.w	r9, #0
 80086e6:	d020      	beq.n	800872a <__multiply+0x142>
 80086e8:	6829      	ldr	r1, [r5, #0]
 80086ea:	f104 0c14 	add.w	ip, r4, #20
 80086ee:	46ae      	mov	lr, r5
 80086f0:	f04f 0a00 	mov.w	sl, #0
 80086f4:	f8bc b000 	ldrh.w	fp, [ip]
 80086f8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80086fc:	fb09 220b 	mla	r2, r9, fp, r2
 8008700:	4492      	add	sl, r2
 8008702:	b289      	uxth	r1, r1
 8008704:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008708:	f84e 1b04 	str.w	r1, [lr], #4
 800870c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008710:	f8be 1000 	ldrh.w	r1, [lr]
 8008714:	0c12      	lsrs	r2, r2, #16
 8008716:	fb09 1102 	mla	r1, r9, r2, r1
 800871a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800871e:	4567      	cmp	r7, ip
 8008720:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008724:	d8e6      	bhi.n	80086f4 <__multiply+0x10c>
 8008726:	9a01      	ldr	r2, [sp, #4]
 8008728:	50a9      	str	r1, [r5, r2]
 800872a:	3504      	adds	r5, #4
 800872c:	e79a      	b.n	8008664 <__multiply+0x7c>
 800872e:	3e01      	subs	r6, #1
 8008730:	e79c      	b.n	800866c <__multiply+0x84>
 8008732:	bf00      	nop
 8008734:	08009d53 	.word	0x08009d53
 8008738:	08009d64 	.word	0x08009d64

0800873c <__pow5mult>:
 800873c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008740:	4615      	mov	r5, r2
 8008742:	f012 0203 	ands.w	r2, r2, #3
 8008746:	4606      	mov	r6, r0
 8008748:	460f      	mov	r7, r1
 800874a:	d007      	beq.n	800875c <__pow5mult+0x20>
 800874c:	4c25      	ldr	r4, [pc, #148]	; (80087e4 <__pow5mult+0xa8>)
 800874e:	3a01      	subs	r2, #1
 8008750:	2300      	movs	r3, #0
 8008752:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008756:	f7ff fe9b 	bl	8008490 <__multadd>
 800875a:	4607      	mov	r7, r0
 800875c:	10ad      	asrs	r5, r5, #2
 800875e:	d03d      	beq.n	80087dc <__pow5mult+0xa0>
 8008760:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008762:	b97c      	cbnz	r4, 8008784 <__pow5mult+0x48>
 8008764:	2010      	movs	r0, #16
 8008766:	f7ff fe29 	bl	80083bc <malloc>
 800876a:	4602      	mov	r2, r0
 800876c:	6270      	str	r0, [r6, #36]	; 0x24
 800876e:	b928      	cbnz	r0, 800877c <__pow5mult+0x40>
 8008770:	4b1d      	ldr	r3, [pc, #116]	; (80087e8 <__pow5mult+0xac>)
 8008772:	481e      	ldr	r0, [pc, #120]	; (80087ec <__pow5mult+0xb0>)
 8008774:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008778:	f000 fc0e 	bl	8008f98 <__assert_func>
 800877c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008780:	6004      	str	r4, [r0, #0]
 8008782:	60c4      	str	r4, [r0, #12]
 8008784:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008788:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800878c:	b94c      	cbnz	r4, 80087a2 <__pow5mult+0x66>
 800878e:	f240 2171 	movw	r1, #625	; 0x271
 8008792:	4630      	mov	r0, r6
 8008794:	f7ff ff12 	bl	80085bc <__i2b>
 8008798:	2300      	movs	r3, #0
 800879a:	f8c8 0008 	str.w	r0, [r8, #8]
 800879e:	4604      	mov	r4, r0
 80087a0:	6003      	str	r3, [r0, #0]
 80087a2:	f04f 0900 	mov.w	r9, #0
 80087a6:	07eb      	lsls	r3, r5, #31
 80087a8:	d50a      	bpl.n	80087c0 <__pow5mult+0x84>
 80087aa:	4639      	mov	r1, r7
 80087ac:	4622      	mov	r2, r4
 80087ae:	4630      	mov	r0, r6
 80087b0:	f7ff ff1a 	bl	80085e8 <__multiply>
 80087b4:	4639      	mov	r1, r7
 80087b6:	4680      	mov	r8, r0
 80087b8:	4630      	mov	r0, r6
 80087ba:	f7ff fe47 	bl	800844c <_Bfree>
 80087be:	4647      	mov	r7, r8
 80087c0:	106d      	asrs	r5, r5, #1
 80087c2:	d00b      	beq.n	80087dc <__pow5mult+0xa0>
 80087c4:	6820      	ldr	r0, [r4, #0]
 80087c6:	b938      	cbnz	r0, 80087d8 <__pow5mult+0x9c>
 80087c8:	4622      	mov	r2, r4
 80087ca:	4621      	mov	r1, r4
 80087cc:	4630      	mov	r0, r6
 80087ce:	f7ff ff0b 	bl	80085e8 <__multiply>
 80087d2:	6020      	str	r0, [r4, #0]
 80087d4:	f8c0 9000 	str.w	r9, [r0]
 80087d8:	4604      	mov	r4, r0
 80087da:	e7e4      	b.n	80087a6 <__pow5mult+0x6a>
 80087dc:	4638      	mov	r0, r7
 80087de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087e2:	bf00      	nop
 80087e4:	08009eb0 	.word	0x08009eb0
 80087e8:	08009ce1 	.word	0x08009ce1
 80087ec:	08009d64 	.word	0x08009d64

080087f0 <__lshift>:
 80087f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087f4:	460c      	mov	r4, r1
 80087f6:	6849      	ldr	r1, [r1, #4]
 80087f8:	6923      	ldr	r3, [r4, #16]
 80087fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80087fe:	68a3      	ldr	r3, [r4, #8]
 8008800:	4607      	mov	r7, r0
 8008802:	4691      	mov	r9, r2
 8008804:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008808:	f108 0601 	add.w	r6, r8, #1
 800880c:	42b3      	cmp	r3, r6
 800880e:	db0b      	blt.n	8008828 <__lshift+0x38>
 8008810:	4638      	mov	r0, r7
 8008812:	f7ff fddb 	bl	80083cc <_Balloc>
 8008816:	4605      	mov	r5, r0
 8008818:	b948      	cbnz	r0, 800882e <__lshift+0x3e>
 800881a:	4602      	mov	r2, r0
 800881c:	4b2a      	ldr	r3, [pc, #168]	; (80088c8 <__lshift+0xd8>)
 800881e:	482b      	ldr	r0, [pc, #172]	; (80088cc <__lshift+0xdc>)
 8008820:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008824:	f000 fbb8 	bl	8008f98 <__assert_func>
 8008828:	3101      	adds	r1, #1
 800882a:	005b      	lsls	r3, r3, #1
 800882c:	e7ee      	b.n	800880c <__lshift+0x1c>
 800882e:	2300      	movs	r3, #0
 8008830:	f100 0114 	add.w	r1, r0, #20
 8008834:	f100 0210 	add.w	r2, r0, #16
 8008838:	4618      	mov	r0, r3
 800883a:	4553      	cmp	r3, sl
 800883c:	db37      	blt.n	80088ae <__lshift+0xbe>
 800883e:	6920      	ldr	r0, [r4, #16]
 8008840:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008844:	f104 0314 	add.w	r3, r4, #20
 8008848:	f019 091f 	ands.w	r9, r9, #31
 800884c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008850:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008854:	d02f      	beq.n	80088b6 <__lshift+0xc6>
 8008856:	f1c9 0e20 	rsb	lr, r9, #32
 800885a:	468a      	mov	sl, r1
 800885c:	f04f 0c00 	mov.w	ip, #0
 8008860:	681a      	ldr	r2, [r3, #0]
 8008862:	fa02 f209 	lsl.w	r2, r2, r9
 8008866:	ea42 020c 	orr.w	r2, r2, ip
 800886a:	f84a 2b04 	str.w	r2, [sl], #4
 800886e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008872:	4298      	cmp	r0, r3
 8008874:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008878:	d8f2      	bhi.n	8008860 <__lshift+0x70>
 800887a:	1b03      	subs	r3, r0, r4
 800887c:	3b15      	subs	r3, #21
 800887e:	f023 0303 	bic.w	r3, r3, #3
 8008882:	3304      	adds	r3, #4
 8008884:	f104 0215 	add.w	r2, r4, #21
 8008888:	4290      	cmp	r0, r2
 800888a:	bf38      	it	cc
 800888c:	2304      	movcc	r3, #4
 800888e:	f841 c003 	str.w	ip, [r1, r3]
 8008892:	f1bc 0f00 	cmp.w	ip, #0
 8008896:	d001      	beq.n	800889c <__lshift+0xac>
 8008898:	f108 0602 	add.w	r6, r8, #2
 800889c:	3e01      	subs	r6, #1
 800889e:	4638      	mov	r0, r7
 80088a0:	612e      	str	r6, [r5, #16]
 80088a2:	4621      	mov	r1, r4
 80088a4:	f7ff fdd2 	bl	800844c <_Bfree>
 80088a8:	4628      	mov	r0, r5
 80088aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80088b2:	3301      	adds	r3, #1
 80088b4:	e7c1      	b.n	800883a <__lshift+0x4a>
 80088b6:	3904      	subs	r1, #4
 80088b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80088bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80088c0:	4298      	cmp	r0, r3
 80088c2:	d8f9      	bhi.n	80088b8 <__lshift+0xc8>
 80088c4:	e7ea      	b.n	800889c <__lshift+0xac>
 80088c6:	bf00      	nop
 80088c8:	08009d53 	.word	0x08009d53
 80088cc:	08009d64 	.word	0x08009d64

080088d0 <__mcmp>:
 80088d0:	b530      	push	{r4, r5, lr}
 80088d2:	6902      	ldr	r2, [r0, #16]
 80088d4:	690c      	ldr	r4, [r1, #16]
 80088d6:	1b12      	subs	r2, r2, r4
 80088d8:	d10e      	bne.n	80088f8 <__mcmp+0x28>
 80088da:	f100 0314 	add.w	r3, r0, #20
 80088de:	3114      	adds	r1, #20
 80088e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80088e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80088e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80088ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80088f0:	42a5      	cmp	r5, r4
 80088f2:	d003      	beq.n	80088fc <__mcmp+0x2c>
 80088f4:	d305      	bcc.n	8008902 <__mcmp+0x32>
 80088f6:	2201      	movs	r2, #1
 80088f8:	4610      	mov	r0, r2
 80088fa:	bd30      	pop	{r4, r5, pc}
 80088fc:	4283      	cmp	r3, r0
 80088fe:	d3f3      	bcc.n	80088e8 <__mcmp+0x18>
 8008900:	e7fa      	b.n	80088f8 <__mcmp+0x28>
 8008902:	f04f 32ff 	mov.w	r2, #4294967295
 8008906:	e7f7      	b.n	80088f8 <__mcmp+0x28>

08008908 <__mdiff>:
 8008908:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800890c:	460c      	mov	r4, r1
 800890e:	4606      	mov	r6, r0
 8008910:	4611      	mov	r1, r2
 8008912:	4620      	mov	r0, r4
 8008914:	4690      	mov	r8, r2
 8008916:	f7ff ffdb 	bl	80088d0 <__mcmp>
 800891a:	1e05      	subs	r5, r0, #0
 800891c:	d110      	bne.n	8008940 <__mdiff+0x38>
 800891e:	4629      	mov	r1, r5
 8008920:	4630      	mov	r0, r6
 8008922:	f7ff fd53 	bl	80083cc <_Balloc>
 8008926:	b930      	cbnz	r0, 8008936 <__mdiff+0x2e>
 8008928:	4b3a      	ldr	r3, [pc, #232]	; (8008a14 <__mdiff+0x10c>)
 800892a:	4602      	mov	r2, r0
 800892c:	f240 2132 	movw	r1, #562	; 0x232
 8008930:	4839      	ldr	r0, [pc, #228]	; (8008a18 <__mdiff+0x110>)
 8008932:	f000 fb31 	bl	8008f98 <__assert_func>
 8008936:	2301      	movs	r3, #1
 8008938:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800893c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008940:	bfa4      	itt	ge
 8008942:	4643      	movge	r3, r8
 8008944:	46a0      	movge	r8, r4
 8008946:	4630      	mov	r0, r6
 8008948:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800894c:	bfa6      	itte	ge
 800894e:	461c      	movge	r4, r3
 8008950:	2500      	movge	r5, #0
 8008952:	2501      	movlt	r5, #1
 8008954:	f7ff fd3a 	bl	80083cc <_Balloc>
 8008958:	b920      	cbnz	r0, 8008964 <__mdiff+0x5c>
 800895a:	4b2e      	ldr	r3, [pc, #184]	; (8008a14 <__mdiff+0x10c>)
 800895c:	4602      	mov	r2, r0
 800895e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008962:	e7e5      	b.n	8008930 <__mdiff+0x28>
 8008964:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008968:	6926      	ldr	r6, [r4, #16]
 800896a:	60c5      	str	r5, [r0, #12]
 800896c:	f104 0914 	add.w	r9, r4, #20
 8008970:	f108 0514 	add.w	r5, r8, #20
 8008974:	f100 0e14 	add.w	lr, r0, #20
 8008978:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800897c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008980:	f108 0210 	add.w	r2, r8, #16
 8008984:	46f2      	mov	sl, lr
 8008986:	2100      	movs	r1, #0
 8008988:	f859 3b04 	ldr.w	r3, [r9], #4
 800898c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008990:	fa1f f883 	uxth.w	r8, r3
 8008994:	fa11 f18b 	uxtah	r1, r1, fp
 8008998:	0c1b      	lsrs	r3, r3, #16
 800899a:	eba1 0808 	sub.w	r8, r1, r8
 800899e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80089a2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80089a6:	fa1f f888 	uxth.w	r8, r8
 80089aa:	1419      	asrs	r1, r3, #16
 80089ac:	454e      	cmp	r6, r9
 80089ae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80089b2:	f84a 3b04 	str.w	r3, [sl], #4
 80089b6:	d8e7      	bhi.n	8008988 <__mdiff+0x80>
 80089b8:	1b33      	subs	r3, r6, r4
 80089ba:	3b15      	subs	r3, #21
 80089bc:	f023 0303 	bic.w	r3, r3, #3
 80089c0:	3304      	adds	r3, #4
 80089c2:	3415      	adds	r4, #21
 80089c4:	42a6      	cmp	r6, r4
 80089c6:	bf38      	it	cc
 80089c8:	2304      	movcc	r3, #4
 80089ca:	441d      	add	r5, r3
 80089cc:	4473      	add	r3, lr
 80089ce:	469e      	mov	lr, r3
 80089d0:	462e      	mov	r6, r5
 80089d2:	4566      	cmp	r6, ip
 80089d4:	d30e      	bcc.n	80089f4 <__mdiff+0xec>
 80089d6:	f10c 0203 	add.w	r2, ip, #3
 80089da:	1b52      	subs	r2, r2, r5
 80089dc:	f022 0203 	bic.w	r2, r2, #3
 80089e0:	3d03      	subs	r5, #3
 80089e2:	45ac      	cmp	ip, r5
 80089e4:	bf38      	it	cc
 80089e6:	2200      	movcc	r2, #0
 80089e8:	441a      	add	r2, r3
 80089ea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80089ee:	b17b      	cbz	r3, 8008a10 <__mdiff+0x108>
 80089f0:	6107      	str	r7, [r0, #16]
 80089f2:	e7a3      	b.n	800893c <__mdiff+0x34>
 80089f4:	f856 8b04 	ldr.w	r8, [r6], #4
 80089f8:	fa11 f288 	uxtah	r2, r1, r8
 80089fc:	1414      	asrs	r4, r2, #16
 80089fe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008a02:	b292      	uxth	r2, r2
 8008a04:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008a08:	f84e 2b04 	str.w	r2, [lr], #4
 8008a0c:	1421      	asrs	r1, r4, #16
 8008a0e:	e7e0      	b.n	80089d2 <__mdiff+0xca>
 8008a10:	3f01      	subs	r7, #1
 8008a12:	e7ea      	b.n	80089ea <__mdiff+0xe2>
 8008a14:	08009d53 	.word	0x08009d53
 8008a18:	08009d64 	.word	0x08009d64

08008a1c <__d2b>:
 8008a1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008a20:	4689      	mov	r9, r1
 8008a22:	2101      	movs	r1, #1
 8008a24:	ec57 6b10 	vmov	r6, r7, d0
 8008a28:	4690      	mov	r8, r2
 8008a2a:	f7ff fccf 	bl	80083cc <_Balloc>
 8008a2e:	4604      	mov	r4, r0
 8008a30:	b930      	cbnz	r0, 8008a40 <__d2b+0x24>
 8008a32:	4602      	mov	r2, r0
 8008a34:	4b25      	ldr	r3, [pc, #148]	; (8008acc <__d2b+0xb0>)
 8008a36:	4826      	ldr	r0, [pc, #152]	; (8008ad0 <__d2b+0xb4>)
 8008a38:	f240 310a 	movw	r1, #778	; 0x30a
 8008a3c:	f000 faac 	bl	8008f98 <__assert_func>
 8008a40:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008a44:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008a48:	bb35      	cbnz	r5, 8008a98 <__d2b+0x7c>
 8008a4a:	2e00      	cmp	r6, #0
 8008a4c:	9301      	str	r3, [sp, #4]
 8008a4e:	d028      	beq.n	8008aa2 <__d2b+0x86>
 8008a50:	4668      	mov	r0, sp
 8008a52:	9600      	str	r6, [sp, #0]
 8008a54:	f7ff fd82 	bl	800855c <__lo0bits>
 8008a58:	9900      	ldr	r1, [sp, #0]
 8008a5a:	b300      	cbz	r0, 8008a9e <__d2b+0x82>
 8008a5c:	9a01      	ldr	r2, [sp, #4]
 8008a5e:	f1c0 0320 	rsb	r3, r0, #32
 8008a62:	fa02 f303 	lsl.w	r3, r2, r3
 8008a66:	430b      	orrs	r3, r1
 8008a68:	40c2      	lsrs	r2, r0
 8008a6a:	6163      	str	r3, [r4, #20]
 8008a6c:	9201      	str	r2, [sp, #4]
 8008a6e:	9b01      	ldr	r3, [sp, #4]
 8008a70:	61a3      	str	r3, [r4, #24]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	bf14      	ite	ne
 8008a76:	2202      	movne	r2, #2
 8008a78:	2201      	moveq	r2, #1
 8008a7a:	6122      	str	r2, [r4, #16]
 8008a7c:	b1d5      	cbz	r5, 8008ab4 <__d2b+0x98>
 8008a7e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008a82:	4405      	add	r5, r0
 8008a84:	f8c9 5000 	str.w	r5, [r9]
 8008a88:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008a8c:	f8c8 0000 	str.w	r0, [r8]
 8008a90:	4620      	mov	r0, r4
 8008a92:	b003      	add	sp, #12
 8008a94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a9c:	e7d5      	b.n	8008a4a <__d2b+0x2e>
 8008a9e:	6161      	str	r1, [r4, #20]
 8008aa0:	e7e5      	b.n	8008a6e <__d2b+0x52>
 8008aa2:	a801      	add	r0, sp, #4
 8008aa4:	f7ff fd5a 	bl	800855c <__lo0bits>
 8008aa8:	9b01      	ldr	r3, [sp, #4]
 8008aaa:	6163      	str	r3, [r4, #20]
 8008aac:	2201      	movs	r2, #1
 8008aae:	6122      	str	r2, [r4, #16]
 8008ab0:	3020      	adds	r0, #32
 8008ab2:	e7e3      	b.n	8008a7c <__d2b+0x60>
 8008ab4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008ab8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008abc:	f8c9 0000 	str.w	r0, [r9]
 8008ac0:	6918      	ldr	r0, [r3, #16]
 8008ac2:	f7ff fd2b 	bl	800851c <__hi0bits>
 8008ac6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008aca:	e7df      	b.n	8008a8c <__d2b+0x70>
 8008acc:	08009d53 	.word	0x08009d53
 8008ad0:	08009d64 	.word	0x08009d64

08008ad4 <_calloc_r>:
 8008ad4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ad6:	fba1 2402 	umull	r2, r4, r1, r2
 8008ada:	b94c      	cbnz	r4, 8008af0 <_calloc_r+0x1c>
 8008adc:	4611      	mov	r1, r2
 8008ade:	9201      	str	r2, [sp, #4]
 8008ae0:	f000 f87a 	bl	8008bd8 <_malloc_r>
 8008ae4:	9a01      	ldr	r2, [sp, #4]
 8008ae6:	4605      	mov	r5, r0
 8008ae8:	b930      	cbnz	r0, 8008af8 <_calloc_r+0x24>
 8008aea:	4628      	mov	r0, r5
 8008aec:	b003      	add	sp, #12
 8008aee:	bd30      	pop	{r4, r5, pc}
 8008af0:	220c      	movs	r2, #12
 8008af2:	6002      	str	r2, [r0, #0]
 8008af4:	2500      	movs	r5, #0
 8008af6:	e7f8      	b.n	8008aea <_calloc_r+0x16>
 8008af8:	4621      	mov	r1, r4
 8008afa:	f7fe f94f 	bl	8006d9c <memset>
 8008afe:	e7f4      	b.n	8008aea <_calloc_r+0x16>

08008b00 <_free_r>:
 8008b00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b02:	2900      	cmp	r1, #0
 8008b04:	d044      	beq.n	8008b90 <_free_r+0x90>
 8008b06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b0a:	9001      	str	r0, [sp, #4]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	f1a1 0404 	sub.w	r4, r1, #4
 8008b12:	bfb8      	it	lt
 8008b14:	18e4      	addlt	r4, r4, r3
 8008b16:	f000 fa9b 	bl	8009050 <__malloc_lock>
 8008b1a:	4a1e      	ldr	r2, [pc, #120]	; (8008b94 <_free_r+0x94>)
 8008b1c:	9801      	ldr	r0, [sp, #4]
 8008b1e:	6813      	ldr	r3, [r2, #0]
 8008b20:	b933      	cbnz	r3, 8008b30 <_free_r+0x30>
 8008b22:	6063      	str	r3, [r4, #4]
 8008b24:	6014      	str	r4, [r2, #0]
 8008b26:	b003      	add	sp, #12
 8008b28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b2c:	f000 ba96 	b.w	800905c <__malloc_unlock>
 8008b30:	42a3      	cmp	r3, r4
 8008b32:	d908      	bls.n	8008b46 <_free_r+0x46>
 8008b34:	6825      	ldr	r5, [r4, #0]
 8008b36:	1961      	adds	r1, r4, r5
 8008b38:	428b      	cmp	r3, r1
 8008b3a:	bf01      	itttt	eq
 8008b3c:	6819      	ldreq	r1, [r3, #0]
 8008b3e:	685b      	ldreq	r3, [r3, #4]
 8008b40:	1949      	addeq	r1, r1, r5
 8008b42:	6021      	streq	r1, [r4, #0]
 8008b44:	e7ed      	b.n	8008b22 <_free_r+0x22>
 8008b46:	461a      	mov	r2, r3
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	b10b      	cbz	r3, 8008b50 <_free_r+0x50>
 8008b4c:	42a3      	cmp	r3, r4
 8008b4e:	d9fa      	bls.n	8008b46 <_free_r+0x46>
 8008b50:	6811      	ldr	r1, [r2, #0]
 8008b52:	1855      	adds	r5, r2, r1
 8008b54:	42a5      	cmp	r5, r4
 8008b56:	d10b      	bne.n	8008b70 <_free_r+0x70>
 8008b58:	6824      	ldr	r4, [r4, #0]
 8008b5a:	4421      	add	r1, r4
 8008b5c:	1854      	adds	r4, r2, r1
 8008b5e:	42a3      	cmp	r3, r4
 8008b60:	6011      	str	r1, [r2, #0]
 8008b62:	d1e0      	bne.n	8008b26 <_free_r+0x26>
 8008b64:	681c      	ldr	r4, [r3, #0]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	6053      	str	r3, [r2, #4]
 8008b6a:	4421      	add	r1, r4
 8008b6c:	6011      	str	r1, [r2, #0]
 8008b6e:	e7da      	b.n	8008b26 <_free_r+0x26>
 8008b70:	d902      	bls.n	8008b78 <_free_r+0x78>
 8008b72:	230c      	movs	r3, #12
 8008b74:	6003      	str	r3, [r0, #0]
 8008b76:	e7d6      	b.n	8008b26 <_free_r+0x26>
 8008b78:	6825      	ldr	r5, [r4, #0]
 8008b7a:	1961      	adds	r1, r4, r5
 8008b7c:	428b      	cmp	r3, r1
 8008b7e:	bf04      	itt	eq
 8008b80:	6819      	ldreq	r1, [r3, #0]
 8008b82:	685b      	ldreq	r3, [r3, #4]
 8008b84:	6063      	str	r3, [r4, #4]
 8008b86:	bf04      	itt	eq
 8008b88:	1949      	addeq	r1, r1, r5
 8008b8a:	6021      	streq	r1, [r4, #0]
 8008b8c:	6054      	str	r4, [r2, #4]
 8008b8e:	e7ca      	b.n	8008b26 <_free_r+0x26>
 8008b90:	b003      	add	sp, #12
 8008b92:	bd30      	pop	{r4, r5, pc}
 8008b94:	20007d9c 	.word	0x20007d9c

08008b98 <sbrk_aligned>:
 8008b98:	b570      	push	{r4, r5, r6, lr}
 8008b9a:	4e0e      	ldr	r6, [pc, #56]	; (8008bd4 <sbrk_aligned+0x3c>)
 8008b9c:	460c      	mov	r4, r1
 8008b9e:	6831      	ldr	r1, [r6, #0]
 8008ba0:	4605      	mov	r5, r0
 8008ba2:	b911      	cbnz	r1, 8008baa <sbrk_aligned+0x12>
 8008ba4:	f000 f9e8 	bl	8008f78 <_sbrk_r>
 8008ba8:	6030      	str	r0, [r6, #0]
 8008baa:	4621      	mov	r1, r4
 8008bac:	4628      	mov	r0, r5
 8008bae:	f000 f9e3 	bl	8008f78 <_sbrk_r>
 8008bb2:	1c43      	adds	r3, r0, #1
 8008bb4:	d00a      	beq.n	8008bcc <sbrk_aligned+0x34>
 8008bb6:	1cc4      	adds	r4, r0, #3
 8008bb8:	f024 0403 	bic.w	r4, r4, #3
 8008bbc:	42a0      	cmp	r0, r4
 8008bbe:	d007      	beq.n	8008bd0 <sbrk_aligned+0x38>
 8008bc0:	1a21      	subs	r1, r4, r0
 8008bc2:	4628      	mov	r0, r5
 8008bc4:	f000 f9d8 	bl	8008f78 <_sbrk_r>
 8008bc8:	3001      	adds	r0, #1
 8008bca:	d101      	bne.n	8008bd0 <sbrk_aligned+0x38>
 8008bcc:	f04f 34ff 	mov.w	r4, #4294967295
 8008bd0:	4620      	mov	r0, r4
 8008bd2:	bd70      	pop	{r4, r5, r6, pc}
 8008bd4:	20007da0 	.word	0x20007da0

08008bd8 <_malloc_r>:
 8008bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bdc:	1ccd      	adds	r5, r1, #3
 8008bde:	f025 0503 	bic.w	r5, r5, #3
 8008be2:	3508      	adds	r5, #8
 8008be4:	2d0c      	cmp	r5, #12
 8008be6:	bf38      	it	cc
 8008be8:	250c      	movcc	r5, #12
 8008bea:	2d00      	cmp	r5, #0
 8008bec:	4607      	mov	r7, r0
 8008bee:	db01      	blt.n	8008bf4 <_malloc_r+0x1c>
 8008bf0:	42a9      	cmp	r1, r5
 8008bf2:	d905      	bls.n	8008c00 <_malloc_r+0x28>
 8008bf4:	230c      	movs	r3, #12
 8008bf6:	603b      	str	r3, [r7, #0]
 8008bf8:	2600      	movs	r6, #0
 8008bfa:	4630      	mov	r0, r6
 8008bfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c00:	4e2e      	ldr	r6, [pc, #184]	; (8008cbc <_malloc_r+0xe4>)
 8008c02:	f000 fa25 	bl	8009050 <__malloc_lock>
 8008c06:	6833      	ldr	r3, [r6, #0]
 8008c08:	461c      	mov	r4, r3
 8008c0a:	bb34      	cbnz	r4, 8008c5a <_malloc_r+0x82>
 8008c0c:	4629      	mov	r1, r5
 8008c0e:	4638      	mov	r0, r7
 8008c10:	f7ff ffc2 	bl	8008b98 <sbrk_aligned>
 8008c14:	1c43      	adds	r3, r0, #1
 8008c16:	4604      	mov	r4, r0
 8008c18:	d14d      	bne.n	8008cb6 <_malloc_r+0xde>
 8008c1a:	6834      	ldr	r4, [r6, #0]
 8008c1c:	4626      	mov	r6, r4
 8008c1e:	2e00      	cmp	r6, #0
 8008c20:	d140      	bne.n	8008ca4 <_malloc_r+0xcc>
 8008c22:	6823      	ldr	r3, [r4, #0]
 8008c24:	4631      	mov	r1, r6
 8008c26:	4638      	mov	r0, r7
 8008c28:	eb04 0803 	add.w	r8, r4, r3
 8008c2c:	f000 f9a4 	bl	8008f78 <_sbrk_r>
 8008c30:	4580      	cmp	r8, r0
 8008c32:	d13a      	bne.n	8008caa <_malloc_r+0xd2>
 8008c34:	6821      	ldr	r1, [r4, #0]
 8008c36:	3503      	adds	r5, #3
 8008c38:	1a6d      	subs	r5, r5, r1
 8008c3a:	f025 0503 	bic.w	r5, r5, #3
 8008c3e:	3508      	adds	r5, #8
 8008c40:	2d0c      	cmp	r5, #12
 8008c42:	bf38      	it	cc
 8008c44:	250c      	movcc	r5, #12
 8008c46:	4629      	mov	r1, r5
 8008c48:	4638      	mov	r0, r7
 8008c4a:	f7ff ffa5 	bl	8008b98 <sbrk_aligned>
 8008c4e:	3001      	adds	r0, #1
 8008c50:	d02b      	beq.n	8008caa <_malloc_r+0xd2>
 8008c52:	6823      	ldr	r3, [r4, #0]
 8008c54:	442b      	add	r3, r5
 8008c56:	6023      	str	r3, [r4, #0]
 8008c58:	e00e      	b.n	8008c78 <_malloc_r+0xa0>
 8008c5a:	6822      	ldr	r2, [r4, #0]
 8008c5c:	1b52      	subs	r2, r2, r5
 8008c5e:	d41e      	bmi.n	8008c9e <_malloc_r+0xc6>
 8008c60:	2a0b      	cmp	r2, #11
 8008c62:	d916      	bls.n	8008c92 <_malloc_r+0xba>
 8008c64:	1961      	adds	r1, r4, r5
 8008c66:	42a3      	cmp	r3, r4
 8008c68:	6025      	str	r5, [r4, #0]
 8008c6a:	bf18      	it	ne
 8008c6c:	6059      	strne	r1, [r3, #4]
 8008c6e:	6863      	ldr	r3, [r4, #4]
 8008c70:	bf08      	it	eq
 8008c72:	6031      	streq	r1, [r6, #0]
 8008c74:	5162      	str	r2, [r4, r5]
 8008c76:	604b      	str	r3, [r1, #4]
 8008c78:	4638      	mov	r0, r7
 8008c7a:	f104 060b 	add.w	r6, r4, #11
 8008c7e:	f000 f9ed 	bl	800905c <__malloc_unlock>
 8008c82:	f026 0607 	bic.w	r6, r6, #7
 8008c86:	1d23      	adds	r3, r4, #4
 8008c88:	1af2      	subs	r2, r6, r3
 8008c8a:	d0b6      	beq.n	8008bfa <_malloc_r+0x22>
 8008c8c:	1b9b      	subs	r3, r3, r6
 8008c8e:	50a3      	str	r3, [r4, r2]
 8008c90:	e7b3      	b.n	8008bfa <_malloc_r+0x22>
 8008c92:	6862      	ldr	r2, [r4, #4]
 8008c94:	42a3      	cmp	r3, r4
 8008c96:	bf0c      	ite	eq
 8008c98:	6032      	streq	r2, [r6, #0]
 8008c9a:	605a      	strne	r2, [r3, #4]
 8008c9c:	e7ec      	b.n	8008c78 <_malloc_r+0xa0>
 8008c9e:	4623      	mov	r3, r4
 8008ca0:	6864      	ldr	r4, [r4, #4]
 8008ca2:	e7b2      	b.n	8008c0a <_malloc_r+0x32>
 8008ca4:	4634      	mov	r4, r6
 8008ca6:	6876      	ldr	r6, [r6, #4]
 8008ca8:	e7b9      	b.n	8008c1e <_malloc_r+0x46>
 8008caa:	230c      	movs	r3, #12
 8008cac:	603b      	str	r3, [r7, #0]
 8008cae:	4638      	mov	r0, r7
 8008cb0:	f000 f9d4 	bl	800905c <__malloc_unlock>
 8008cb4:	e7a1      	b.n	8008bfa <_malloc_r+0x22>
 8008cb6:	6025      	str	r5, [r4, #0]
 8008cb8:	e7de      	b.n	8008c78 <_malloc_r+0xa0>
 8008cba:	bf00      	nop
 8008cbc:	20007d9c 	.word	0x20007d9c

08008cc0 <__ssputs_r>:
 8008cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cc4:	688e      	ldr	r6, [r1, #8]
 8008cc6:	429e      	cmp	r6, r3
 8008cc8:	4682      	mov	sl, r0
 8008cca:	460c      	mov	r4, r1
 8008ccc:	4690      	mov	r8, r2
 8008cce:	461f      	mov	r7, r3
 8008cd0:	d838      	bhi.n	8008d44 <__ssputs_r+0x84>
 8008cd2:	898a      	ldrh	r2, [r1, #12]
 8008cd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008cd8:	d032      	beq.n	8008d40 <__ssputs_r+0x80>
 8008cda:	6825      	ldr	r5, [r4, #0]
 8008cdc:	6909      	ldr	r1, [r1, #16]
 8008cde:	eba5 0901 	sub.w	r9, r5, r1
 8008ce2:	6965      	ldr	r5, [r4, #20]
 8008ce4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ce8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008cec:	3301      	adds	r3, #1
 8008cee:	444b      	add	r3, r9
 8008cf0:	106d      	asrs	r5, r5, #1
 8008cf2:	429d      	cmp	r5, r3
 8008cf4:	bf38      	it	cc
 8008cf6:	461d      	movcc	r5, r3
 8008cf8:	0553      	lsls	r3, r2, #21
 8008cfa:	d531      	bpl.n	8008d60 <__ssputs_r+0xa0>
 8008cfc:	4629      	mov	r1, r5
 8008cfe:	f7ff ff6b 	bl	8008bd8 <_malloc_r>
 8008d02:	4606      	mov	r6, r0
 8008d04:	b950      	cbnz	r0, 8008d1c <__ssputs_r+0x5c>
 8008d06:	230c      	movs	r3, #12
 8008d08:	f8ca 3000 	str.w	r3, [sl]
 8008d0c:	89a3      	ldrh	r3, [r4, #12]
 8008d0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d12:	81a3      	strh	r3, [r4, #12]
 8008d14:	f04f 30ff 	mov.w	r0, #4294967295
 8008d18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d1c:	6921      	ldr	r1, [r4, #16]
 8008d1e:	464a      	mov	r2, r9
 8008d20:	f7fe f82e 	bl	8006d80 <memcpy>
 8008d24:	89a3      	ldrh	r3, [r4, #12]
 8008d26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008d2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d2e:	81a3      	strh	r3, [r4, #12]
 8008d30:	6126      	str	r6, [r4, #16]
 8008d32:	6165      	str	r5, [r4, #20]
 8008d34:	444e      	add	r6, r9
 8008d36:	eba5 0509 	sub.w	r5, r5, r9
 8008d3a:	6026      	str	r6, [r4, #0]
 8008d3c:	60a5      	str	r5, [r4, #8]
 8008d3e:	463e      	mov	r6, r7
 8008d40:	42be      	cmp	r6, r7
 8008d42:	d900      	bls.n	8008d46 <__ssputs_r+0x86>
 8008d44:	463e      	mov	r6, r7
 8008d46:	6820      	ldr	r0, [r4, #0]
 8008d48:	4632      	mov	r2, r6
 8008d4a:	4641      	mov	r1, r8
 8008d4c:	f000 f966 	bl	800901c <memmove>
 8008d50:	68a3      	ldr	r3, [r4, #8]
 8008d52:	1b9b      	subs	r3, r3, r6
 8008d54:	60a3      	str	r3, [r4, #8]
 8008d56:	6823      	ldr	r3, [r4, #0]
 8008d58:	4433      	add	r3, r6
 8008d5a:	6023      	str	r3, [r4, #0]
 8008d5c:	2000      	movs	r0, #0
 8008d5e:	e7db      	b.n	8008d18 <__ssputs_r+0x58>
 8008d60:	462a      	mov	r2, r5
 8008d62:	f000 f981 	bl	8009068 <_realloc_r>
 8008d66:	4606      	mov	r6, r0
 8008d68:	2800      	cmp	r0, #0
 8008d6a:	d1e1      	bne.n	8008d30 <__ssputs_r+0x70>
 8008d6c:	6921      	ldr	r1, [r4, #16]
 8008d6e:	4650      	mov	r0, sl
 8008d70:	f7ff fec6 	bl	8008b00 <_free_r>
 8008d74:	e7c7      	b.n	8008d06 <__ssputs_r+0x46>
	...

08008d78 <_svfiprintf_r>:
 8008d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d7c:	4698      	mov	r8, r3
 8008d7e:	898b      	ldrh	r3, [r1, #12]
 8008d80:	061b      	lsls	r3, r3, #24
 8008d82:	b09d      	sub	sp, #116	; 0x74
 8008d84:	4607      	mov	r7, r0
 8008d86:	460d      	mov	r5, r1
 8008d88:	4614      	mov	r4, r2
 8008d8a:	d50e      	bpl.n	8008daa <_svfiprintf_r+0x32>
 8008d8c:	690b      	ldr	r3, [r1, #16]
 8008d8e:	b963      	cbnz	r3, 8008daa <_svfiprintf_r+0x32>
 8008d90:	2140      	movs	r1, #64	; 0x40
 8008d92:	f7ff ff21 	bl	8008bd8 <_malloc_r>
 8008d96:	6028      	str	r0, [r5, #0]
 8008d98:	6128      	str	r0, [r5, #16]
 8008d9a:	b920      	cbnz	r0, 8008da6 <_svfiprintf_r+0x2e>
 8008d9c:	230c      	movs	r3, #12
 8008d9e:	603b      	str	r3, [r7, #0]
 8008da0:	f04f 30ff 	mov.w	r0, #4294967295
 8008da4:	e0d1      	b.n	8008f4a <_svfiprintf_r+0x1d2>
 8008da6:	2340      	movs	r3, #64	; 0x40
 8008da8:	616b      	str	r3, [r5, #20]
 8008daa:	2300      	movs	r3, #0
 8008dac:	9309      	str	r3, [sp, #36]	; 0x24
 8008dae:	2320      	movs	r3, #32
 8008db0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008db4:	f8cd 800c 	str.w	r8, [sp, #12]
 8008db8:	2330      	movs	r3, #48	; 0x30
 8008dba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008f64 <_svfiprintf_r+0x1ec>
 8008dbe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008dc2:	f04f 0901 	mov.w	r9, #1
 8008dc6:	4623      	mov	r3, r4
 8008dc8:	469a      	mov	sl, r3
 8008dca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dce:	b10a      	cbz	r2, 8008dd4 <_svfiprintf_r+0x5c>
 8008dd0:	2a25      	cmp	r2, #37	; 0x25
 8008dd2:	d1f9      	bne.n	8008dc8 <_svfiprintf_r+0x50>
 8008dd4:	ebba 0b04 	subs.w	fp, sl, r4
 8008dd8:	d00b      	beq.n	8008df2 <_svfiprintf_r+0x7a>
 8008dda:	465b      	mov	r3, fp
 8008ddc:	4622      	mov	r2, r4
 8008dde:	4629      	mov	r1, r5
 8008de0:	4638      	mov	r0, r7
 8008de2:	f7ff ff6d 	bl	8008cc0 <__ssputs_r>
 8008de6:	3001      	adds	r0, #1
 8008de8:	f000 80aa 	beq.w	8008f40 <_svfiprintf_r+0x1c8>
 8008dec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008dee:	445a      	add	r2, fp
 8008df0:	9209      	str	r2, [sp, #36]	; 0x24
 8008df2:	f89a 3000 	ldrb.w	r3, [sl]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	f000 80a2 	beq.w	8008f40 <_svfiprintf_r+0x1c8>
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	f04f 32ff 	mov.w	r2, #4294967295
 8008e02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e06:	f10a 0a01 	add.w	sl, sl, #1
 8008e0a:	9304      	str	r3, [sp, #16]
 8008e0c:	9307      	str	r3, [sp, #28]
 8008e0e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e12:	931a      	str	r3, [sp, #104]	; 0x68
 8008e14:	4654      	mov	r4, sl
 8008e16:	2205      	movs	r2, #5
 8008e18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e1c:	4851      	ldr	r0, [pc, #324]	; (8008f64 <_svfiprintf_r+0x1ec>)
 8008e1e:	f7f7 f9e7 	bl	80001f0 <memchr>
 8008e22:	9a04      	ldr	r2, [sp, #16]
 8008e24:	b9d8      	cbnz	r0, 8008e5e <_svfiprintf_r+0xe6>
 8008e26:	06d0      	lsls	r0, r2, #27
 8008e28:	bf44      	itt	mi
 8008e2a:	2320      	movmi	r3, #32
 8008e2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e30:	0711      	lsls	r1, r2, #28
 8008e32:	bf44      	itt	mi
 8008e34:	232b      	movmi	r3, #43	; 0x2b
 8008e36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e3a:	f89a 3000 	ldrb.w	r3, [sl]
 8008e3e:	2b2a      	cmp	r3, #42	; 0x2a
 8008e40:	d015      	beq.n	8008e6e <_svfiprintf_r+0xf6>
 8008e42:	9a07      	ldr	r2, [sp, #28]
 8008e44:	4654      	mov	r4, sl
 8008e46:	2000      	movs	r0, #0
 8008e48:	f04f 0c0a 	mov.w	ip, #10
 8008e4c:	4621      	mov	r1, r4
 8008e4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e52:	3b30      	subs	r3, #48	; 0x30
 8008e54:	2b09      	cmp	r3, #9
 8008e56:	d94e      	bls.n	8008ef6 <_svfiprintf_r+0x17e>
 8008e58:	b1b0      	cbz	r0, 8008e88 <_svfiprintf_r+0x110>
 8008e5a:	9207      	str	r2, [sp, #28]
 8008e5c:	e014      	b.n	8008e88 <_svfiprintf_r+0x110>
 8008e5e:	eba0 0308 	sub.w	r3, r0, r8
 8008e62:	fa09 f303 	lsl.w	r3, r9, r3
 8008e66:	4313      	orrs	r3, r2
 8008e68:	9304      	str	r3, [sp, #16]
 8008e6a:	46a2      	mov	sl, r4
 8008e6c:	e7d2      	b.n	8008e14 <_svfiprintf_r+0x9c>
 8008e6e:	9b03      	ldr	r3, [sp, #12]
 8008e70:	1d19      	adds	r1, r3, #4
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	9103      	str	r1, [sp, #12]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	bfbb      	ittet	lt
 8008e7a:	425b      	neglt	r3, r3
 8008e7c:	f042 0202 	orrlt.w	r2, r2, #2
 8008e80:	9307      	strge	r3, [sp, #28]
 8008e82:	9307      	strlt	r3, [sp, #28]
 8008e84:	bfb8      	it	lt
 8008e86:	9204      	strlt	r2, [sp, #16]
 8008e88:	7823      	ldrb	r3, [r4, #0]
 8008e8a:	2b2e      	cmp	r3, #46	; 0x2e
 8008e8c:	d10c      	bne.n	8008ea8 <_svfiprintf_r+0x130>
 8008e8e:	7863      	ldrb	r3, [r4, #1]
 8008e90:	2b2a      	cmp	r3, #42	; 0x2a
 8008e92:	d135      	bne.n	8008f00 <_svfiprintf_r+0x188>
 8008e94:	9b03      	ldr	r3, [sp, #12]
 8008e96:	1d1a      	adds	r2, r3, #4
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	9203      	str	r2, [sp, #12]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	bfb8      	it	lt
 8008ea0:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ea4:	3402      	adds	r4, #2
 8008ea6:	9305      	str	r3, [sp, #20]
 8008ea8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008f74 <_svfiprintf_r+0x1fc>
 8008eac:	7821      	ldrb	r1, [r4, #0]
 8008eae:	2203      	movs	r2, #3
 8008eb0:	4650      	mov	r0, sl
 8008eb2:	f7f7 f99d 	bl	80001f0 <memchr>
 8008eb6:	b140      	cbz	r0, 8008eca <_svfiprintf_r+0x152>
 8008eb8:	2340      	movs	r3, #64	; 0x40
 8008eba:	eba0 000a 	sub.w	r0, r0, sl
 8008ebe:	fa03 f000 	lsl.w	r0, r3, r0
 8008ec2:	9b04      	ldr	r3, [sp, #16]
 8008ec4:	4303      	orrs	r3, r0
 8008ec6:	3401      	adds	r4, #1
 8008ec8:	9304      	str	r3, [sp, #16]
 8008eca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ece:	4826      	ldr	r0, [pc, #152]	; (8008f68 <_svfiprintf_r+0x1f0>)
 8008ed0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ed4:	2206      	movs	r2, #6
 8008ed6:	f7f7 f98b 	bl	80001f0 <memchr>
 8008eda:	2800      	cmp	r0, #0
 8008edc:	d038      	beq.n	8008f50 <_svfiprintf_r+0x1d8>
 8008ede:	4b23      	ldr	r3, [pc, #140]	; (8008f6c <_svfiprintf_r+0x1f4>)
 8008ee0:	bb1b      	cbnz	r3, 8008f2a <_svfiprintf_r+0x1b2>
 8008ee2:	9b03      	ldr	r3, [sp, #12]
 8008ee4:	3307      	adds	r3, #7
 8008ee6:	f023 0307 	bic.w	r3, r3, #7
 8008eea:	3308      	adds	r3, #8
 8008eec:	9303      	str	r3, [sp, #12]
 8008eee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ef0:	4433      	add	r3, r6
 8008ef2:	9309      	str	r3, [sp, #36]	; 0x24
 8008ef4:	e767      	b.n	8008dc6 <_svfiprintf_r+0x4e>
 8008ef6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008efa:	460c      	mov	r4, r1
 8008efc:	2001      	movs	r0, #1
 8008efe:	e7a5      	b.n	8008e4c <_svfiprintf_r+0xd4>
 8008f00:	2300      	movs	r3, #0
 8008f02:	3401      	adds	r4, #1
 8008f04:	9305      	str	r3, [sp, #20]
 8008f06:	4619      	mov	r1, r3
 8008f08:	f04f 0c0a 	mov.w	ip, #10
 8008f0c:	4620      	mov	r0, r4
 8008f0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f12:	3a30      	subs	r2, #48	; 0x30
 8008f14:	2a09      	cmp	r2, #9
 8008f16:	d903      	bls.n	8008f20 <_svfiprintf_r+0x1a8>
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d0c5      	beq.n	8008ea8 <_svfiprintf_r+0x130>
 8008f1c:	9105      	str	r1, [sp, #20]
 8008f1e:	e7c3      	b.n	8008ea8 <_svfiprintf_r+0x130>
 8008f20:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f24:	4604      	mov	r4, r0
 8008f26:	2301      	movs	r3, #1
 8008f28:	e7f0      	b.n	8008f0c <_svfiprintf_r+0x194>
 8008f2a:	ab03      	add	r3, sp, #12
 8008f2c:	9300      	str	r3, [sp, #0]
 8008f2e:	462a      	mov	r2, r5
 8008f30:	4b0f      	ldr	r3, [pc, #60]	; (8008f70 <_svfiprintf_r+0x1f8>)
 8008f32:	a904      	add	r1, sp, #16
 8008f34:	4638      	mov	r0, r7
 8008f36:	f7fd ffd9 	bl	8006eec <_printf_float>
 8008f3a:	1c42      	adds	r2, r0, #1
 8008f3c:	4606      	mov	r6, r0
 8008f3e:	d1d6      	bne.n	8008eee <_svfiprintf_r+0x176>
 8008f40:	89ab      	ldrh	r3, [r5, #12]
 8008f42:	065b      	lsls	r3, r3, #25
 8008f44:	f53f af2c 	bmi.w	8008da0 <_svfiprintf_r+0x28>
 8008f48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f4a:	b01d      	add	sp, #116	; 0x74
 8008f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f50:	ab03      	add	r3, sp, #12
 8008f52:	9300      	str	r3, [sp, #0]
 8008f54:	462a      	mov	r2, r5
 8008f56:	4b06      	ldr	r3, [pc, #24]	; (8008f70 <_svfiprintf_r+0x1f8>)
 8008f58:	a904      	add	r1, sp, #16
 8008f5a:	4638      	mov	r0, r7
 8008f5c:	f7fe fa6a 	bl	8007434 <_printf_i>
 8008f60:	e7eb      	b.n	8008f3a <_svfiprintf_r+0x1c2>
 8008f62:	bf00      	nop
 8008f64:	08009ebc 	.word	0x08009ebc
 8008f68:	08009ec6 	.word	0x08009ec6
 8008f6c:	08006eed 	.word	0x08006eed
 8008f70:	08008cc1 	.word	0x08008cc1
 8008f74:	08009ec2 	.word	0x08009ec2

08008f78 <_sbrk_r>:
 8008f78:	b538      	push	{r3, r4, r5, lr}
 8008f7a:	4d06      	ldr	r5, [pc, #24]	; (8008f94 <_sbrk_r+0x1c>)
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	4604      	mov	r4, r0
 8008f80:	4608      	mov	r0, r1
 8008f82:	602b      	str	r3, [r5, #0]
 8008f84:	f7f9 fbd0 	bl	8002728 <_sbrk>
 8008f88:	1c43      	adds	r3, r0, #1
 8008f8a:	d102      	bne.n	8008f92 <_sbrk_r+0x1a>
 8008f8c:	682b      	ldr	r3, [r5, #0]
 8008f8e:	b103      	cbz	r3, 8008f92 <_sbrk_r+0x1a>
 8008f90:	6023      	str	r3, [r4, #0]
 8008f92:	bd38      	pop	{r3, r4, r5, pc}
 8008f94:	20007da4 	.word	0x20007da4

08008f98 <__assert_func>:
 8008f98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008f9a:	4614      	mov	r4, r2
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	4b09      	ldr	r3, [pc, #36]	; (8008fc4 <__assert_func+0x2c>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4605      	mov	r5, r0
 8008fa4:	68d8      	ldr	r0, [r3, #12]
 8008fa6:	b14c      	cbz	r4, 8008fbc <__assert_func+0x24>
 8008fa8:	4b07      	ldr	r3, [pc, #28]	; (8008fc8 <__assert_func+0x30>)
 8008faa:	9100      	str	r1, [sp, #0]
 8008fac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008fb0:	4906      	ldr	r1, [pc, #24]	; (8008fcc <__assert_func+0x34>)
 8008fb2:	462b      	mov	r3, r5
 8008fb4:	f000 f80e 	bl	8008fd4 <fiprintf>
 8008fb8:	f000 faac 	bl	8009514 <abort>
 8008fbc:	4b04      	ldr	r3, [pc, #16]	; (8008fd0 <__assert_func+0x38>)
 8008fbe:	461c      	mov	r4, r3
 8008fc0:	e7f3      	b.n	8008faa <__assert_func+0x12>
 8008fc2:	bf00      	nop
 8008fc4:	2000011c 	.word	0x2000011c
 8008fc8:	08009ecd 	.word	0x08009ecd
 8008fcc:	08009eda 	.word	0x08009eda
 8008fd0:	08009f08 	.word	0x08009f08

08008fd4 <fiprintf>:
 8008fd4:	b40e      	push	{r1, r2, r3}
 8008fd6:	b503      	push	{r0, r1, lr}
 8008fd8:	4601      	mov	r1, r0
 8008fda:	ab03      	add	r3, sp, #12
 8008fdc:	4805      	ldr	r0, [pc, #20]	; (8008ff4 <fiprintf+0x20>)
 8008fde:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fe2:	6800      	ldr	r0, [r0, #0]
 8008fe4:	9301      	str	r3, [sp, #4]
 8008fe6:	f000 f897 	bl	8009118 <_vfiprintf_r>
 8008fea:	b002      	add	sp, #8
 8008fec:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ff0:	b003      	add	sp, #12
 8008ff2:	4770      	bx	lr
 8008ff4:	2000011c 	.word	0x2000011c

08008ff8 <__ascii_mbtowc>:
 8008ff8:	b082      	sub	sp, #8
 8008ffa:	b901      	cbnz	r1, 8008ffe <__ascii_mbtowc+0x6>
 8008ffc:	a901      	add	r1, sp, #4
 8008ffe:	b142      	cbz	r2, 8009012 <__ascii_mbtowc+0x1a>
 8009000:	b14b      	cbz	r3, 8009016 <__ascii_mbtowc+0x1e>
 8009002:	7813      	ldrb	r3, [r2, #0]
 8009004:	600b      	str	r3, [r1, #0]
 8009006:	7812      	ldrb	r2, [r2, #0]
 8009008:	1e10      	subs	r0, r2, #0
 800900a:	bf18      	it	ne
 800900c:	2001      	movne	r0, #1
 800900e:	b002      	add	sp, #8
 8009010:	4770      	bx	lr
 8009012:	4610      	mov	r0, r2
 8009014:	e7fb      	b.n	800900e <__ascii_mbtowc+0x16>
 8009016:	f06f 0001 	mvn.w	r0, #1
 800901a:	e7f8      	b.n	800900e <__ascii_mbtowc+0x16>

0800901c <memmove>:
 800901c:	4288      	cmp	r0, r1
 800901e:	b510      	push	{r4, lr}
 8009020:	eb01 0402 	add.w	r4, r1, r2
 8009024:	d902      	bls.n	800902c <memmove+0x10>
 8009026:	4284      	cmp	r4, r0
 8009028:	4623      	mov	r3, r4
 800902a:	d807      	bhi.n	800903c <memmove+0x20>
 800902c:	1e43      	subs	r3, r0, #1
 800902e:	42a1      	cmp	r1, r4
 8009030:	d008      	beq.n	8009044 <memmove+0x28>
 8009032:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009036:	f803 2f01 	strb.w	r2, [r3, #1]!
 800903a:	e7f8      	b.n	800902e <memmove+0x12>
 800903c:	4402      	add	r2, r0
 800903e:	4601      	mov	r1, r0
 8009040:	428a      	cmp	r2, r1
 8009042:	d100      	bne.n	8009046 <memmove+0x2a>
 8009044:	bd10      	pop	{r4, pc}
 8009046:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800904a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800904e:	e7f7      	b.n	8009040 <memmove+0x24>

08009050 <__malloc_lock>:
 8009050:	4801      	ldr	r0, [pc, #4]	; (8009058 <__malloc_lock+0x8>)
 8009052:	f000 bc1f 	b.w	8009894 <__retarget_lock_acquire_recursive>
 8009056:	bf00      	nop
 8009058:	20007da8 	.word	0x20007da8

0800905c <__malloc_unlock>:
 800905c:	4801      	ldr	r0, [pc, #4]	; (8009064 <__malloc_unlock+0x8>)
 800905e:	f000 bc1a 	b.w	8009896 <__retarget_lock_release_recursive>
 8009062:	bf00      	nop
 8009064:	20007da8 	.word	0x20007da8

08009068 <_realloc_r>:
 8009068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800906c:	4680      	mov	r8, r0
 800906e:	4614      	mov	r4, r2
 8009070:	460e      	mov	r6, r1
 8009072:	b921      	cbnz	r1, 800907e <_realloc_r+0x16>
 8009074:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009078:	4611      	mov	r1, r2
 800907a:	f7ff bdad 	b.w	8008bd8 <_malloc_r>
 800907e:	b92a      	cbnz	r2, 800908c <_realloc_r+0x24>
 8009080:	f7ff fd3e 	bl	8008b00 <_free_r>
 8009084:	4625      	mov	r5, r4
 8009086:	4628      	mov	r0, r5
 8009088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800908c:	f000 fc6a 	bl	8009964 <_malloc_usable_size_r>
 8009090:	4284      	cmp	r4, r0
 8009092:	4607      	mov	r7, r0
 8009094:	d802      	bhi.n	800909c <_realloc_r+0x34>
 8009096:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800909a:	d812      	bhi.n	80090c2 <_realloc_r+0x5a>
 800909c:	4621      	mov	r1, r4
 800909e:	4640      	mov	r0, r8
 80090a0:	f7ff fd9a 	bl	8008bd8 <_malloc_r>
 80090a4:	4605      	mov	r5, r0
 80090a6:	2800      	cmp	r0, #0
 80090a8:	d0ed      	beq.n	8009086 <_realloc_r+0x1e>
 80090aa:	42bc      	cmp	r4, r7
 80090ac:	4622      	mov	r2, r4
 80090ae:	4631      	mov	r1, r6
 80090b0:	bf28      	it	cs
 80090b2:	463a      	movcs	r2, r7
 80090b4:	f7fd fe64 	bl	8006d80 <memcpy>
 80090b8:	4631      	mov	r1, r6
 80090ba:	4640      	mov	r0, r8
 80090bc:	f7ff fd20 	bl	8008b00 <_free_r>
 80090c0:	e7e1      	b.n	8009086 <_realloc_r+0x1e>
 80090c2:	4635      	mov	r5, r6
 80090c4:	e7df      	b.n	8009086 <_realloc_r+0x1e>

080090c6 <__sfputc_r>:
 80090c6:	6893      	ldr	r3, [r2, #8]
 80090c8:	3b01      	subs	r3, #1
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	b410      	push	{r4}
 80090ce:	6093      	str	r3, [r2, #8]
 80090d0:	da08      	bge.n	80090e4 <__sfputc_r+0x1e>
 80090d2:	6994      	ldr	r4, [r2, #24]
 80090d4:	42a3      	cmp	r3, r4
 80090d6:	db01      	blt.n	80090dc <__sfputc_r+0x16>
 80090d8:	290a      	cmp	r1, #10
 80090da:	d103      	bne.n	80090e4 <__sfputc_r+0x1e>
 80090dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80090e0:	f000 b94a 	b.w	8009378 <__swbuf_r>
 80090e4:	6813      	ldr	r3, [r2, #0]
 80090e6:	1c58      	adds	r0, r3, #1
 80090e8:	6010      	str	r0, [r2, #0]
 80090ea:	7019      	strb	r1, [r3, #0]
 80090ec:	4608      	mov	r0, r1
 80090ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80090f2:	4770      	bx	lr

080090f4 <__sfputs_r>:
 80090f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090f6:	4606      	mov	r6, r0
 80090f8:	460f      	mov	r7, r1
 80090fa:	4614      	mov	r4, r2
 80090fc:	18d5      	adds	r5, r2, r3
 80090fe:	42ac      	cmp	r4, r5
 8009100:	d101      	bne.n	8009106 <__sfputs_r+0x12>
 8009102:	2000      	movs	r0, #0
 8009104:	e007      	b.n	8009116 <__sfputs_r+0x22>
 8009106:	f814 1b01 	ldrb.w	r1, [r4], #1
 800910a:	463a      	mov	r2, r7
 800910c:	4630      	mov	r0, r6
 800910e:	f7ff ffda 	bl	80090c6 <__sfputc_r>
 8009112:	1c43      	adds	r3, r0, #1
 8009114:	d1f3      	bne.n	80090fe <__sfputs_r+0xa>
 8009116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009118 <_vfiprintf_r>:
 8009118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800911c:	460d      	mov	r5, r1
 800911e:	b09d      	sub	sp, #116	; 0x74
 8009120:	4614      	mov	r4, r2
 8009122:	4698      	mov	r8, r3
 8009124:	4606      	mov	r6, r0
 8009126:	b118      	cbz	r0, 8009130 <_vfiprintf_r+0x18>
 8009128:	6983      	ldr	r3, [r0, #24]
 800912a:	b90b      	cbnz	r3, 8009130 <_vfiprintf_r+0x18>
 800912c:	f000 fb14 	bl	8009758 <__sinit>
 8009130:	4b89      	ldr	r3, [pc, #548]	; (8009358 <_vfiprintf_r+0x240>)
 8009132:	429d      	cmp	r5, r3
 8009134:	d11b      	bne.n	800916e <_vfiprintf_r+0x56>
 8009136:	6875      	ldr	r5, [r6, #4]
 8009138:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800913a:	07d9      	lsls	r1, r3, #31
 800913c:	d405      	bmi.n	800914a <_vfiprintf_r+0x32>
 800913e:	89ab      	ldrh	r3, [r5, #12]
 8009140:	059a      	lsls	r2, r3, #22
 8009142:	d402      	bmi.n	800914a <_vfiprintf_r+0x32>
 8009144:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009146:	f000 fba5 	bl	8009894 <__retarget_lock_acquire_recursive>
 800914a:	89ab      	ldrh	r3, [r5, #12]
 800914c:	071b      	lsls	r3, r3, #28
 800914e:	d501      	bpl.n	8009154 <_vfiprintf_r+0x3c>
 8009150:	692b      	ldr	r3, [r5, #16]
 8009152:	b9eb      	cbnz	r3, 8009190 <_vfiprintf_r+0x78>
 8009154:	4629      	mov	r1, r5
 8009156:	4630      	mov	r0, r6
 8009158:	f000 f96e 	bl	8009438 <__swsetup_r>
 800915c:	b1c0      	cbz	r0, 8009190 <_vfiprintf_r+0x78>
 800915e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009160:	07dc      	lsls	r4, r3, #31
 8009162:	d50e      	bpl.n	8009182 <_vfiprintf_r+0x6a>
 8009164:	f04f 30ff 	mov.w	r0, #4294967295
 8009168:	b01d      	add	sp, #116	; 0x74
 800916a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800916e:	4b7b      	ldr	r3, [pc, #492]	; (800935c <_vfiprintf_r+0x244>)
 8009170:	429d      	cmp	r5, r3
 8009172:	d101      	bne.n	8009178 <_vfiprintf_r+0x60>
 8009174:	68b5      	ldr	r5, [r6, #8]
 8009176:	e7df      	b.n	8009138 <_vfiprintf_r+0x20>
 8009178:	4b79      	ldr	r3, [pc, #484]	; (8009360 <_vfiprintf_r+0x248>)
 800917a:	429d      	cmp	r5, r3
 800917c:	bf08      	it	eq
 800917e:	68f5      	ldreq	r5, [r6, #12]
 8009180:	e7da      	b.n	8009138 <_vfiprintf_r+0x20>
 8009182:	89ab      	ldrh	r3, [r5, #12]
 8009184:	0598      	lsls	r0, r3, #22
 8009186:	d4ed      	bmi.n	8009164 <_vfiprintf_r+0x4c>
 8009188:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800918a:	f000 fb84 	bl	8009896 <__retarget_lock_release_recursive>
 800918e:	e7e9      	b.n	8009164 <_vfiprintf_r+0x4c>
 8009190:	2300      	movs	r3, #0
 8009192:	9309      	str	r3, [sp, #36]	; 0x24
 8009194:	2320      	movs	r3, #32
 8009196:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800919a:	f8cd 800c 	str.w	r8, [sp, #12]
 800919e:	2330      	movs	r3, #48	; 0x30
 80091a0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009364 <_vfiprintf_r+0x24c>
 80091a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80091a8:	f04f 0901 	mov.w	r9, #1
 80091ac:	4623      	mov	r3, r4
 80091ae:	469a      	mov	sl, r3
 80091b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091b4:	b10a      	cbz	r2, 80091ba <_vfiprintf_r+0xa2>
 80091b6:	2a25      	cmp	r2, #37	; 0x25
 80091b8:	d1f9      	bne.n	80091ae <_vfiprintf_r+0x96>
 80091ba:	ebba 0b04 	subs.w	fp, sl, r4
 80091be:	d00b      	beq.n	80091d8 <_vfiprintf_r+0xc0>
 80091c0:	465b      	mov	r3, fp
 80091c2:	4622      	mov	r2, r4
 80091c4:	4629      	mov	r1, r5
 80091c6:	4630      	mov	r0, r6
 80091c8:	f7ff ff94 	bl	80090f4 <__sfputs_r>
 80091cc:	3001      	adds	r0, #1
 80091ce:	f000 80aa 	beq.w	8009326 <_vfiprintf_r+0x20e>
 80091d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091d4:	445a      	add	r2, fp
 80091d6:	9209      	str	r2, [sp, #36]	; 0x24
 80091d8:	f89a 3000 	ldrb.w	r3, [sl]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	f000 80a2 	beq.w	8009326 <_vfiprintf_r+0x20e>
 80091e2:	2300      	movs	r3, #0
 80091e4:	f04f 32ff 	mov.w	r2, #4294967295
 80091e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091ec:	f10a 0a01 	add.w	sl, sl, #1
 80091f0:	9304      	str	r3, [sp, #16]
 80091f2:	9307      	str	r3, [sp, #28]
 80091f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80091f8:	931a      	str	r3, [sp, #104]	; 0x68
 80091fa:	4654      	mov	r4, sl
 80091fc:	2205      	movs	r2, #5
 80091fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009202:	4858      	ldr	r0, [pc, #352]	; (8009364 <_vfiprintf_r+0x24c>)
 8009204:	f7f6 fff4 	bl	80001f0 <memchr>
 8009208:	9a04      	ldr	r2, [sp, #16]
 800920a:	b9d8      	cbnz	r0, 8009244 <_vfiprintf_r+0x12c>
 800920c:	06d1      	lsls	r1, r2, #27
 800920e:	bf44      	itt	mi
 8009210:	2320      	movmi	r3, #32
 8009212:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009216:	0713      	lsls	r3, r2, #28
 8009218:	bf44      	itt	mi
 800921a:	232b      	movmi	r3, #43	; 0x2b
 800921c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009220:	f89a 3000 	ldrb.w	r3, [sl]
 8009224:	2b2a      	cmp	r3, #42	; 0x2a
 8009226:	d015      	beq.n	8009254 <_vfiprintf_r+0x13c>
 8009228:	9a07      	ldr	r2, [sp, #28]
 800922a:	4654      	mov	r4, sl
 800922c:	2000      	movs	r0, #0
 800922e:	f04f 0c0a 	mov.w	ip, #10
 8009232:	4621      	mov	r1, r4
 8009234:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009238:	3b30      	subs	r3, #48	; 0x30
 800923a:	2b09      	cmp	r3, #9
 800923c:	d94e      	bls.n	80092dc <_vfiprintf_r+0x1c4>
 800923e:	b1b0      	cbz	r0, 800926e <_vfiprintf_r+0x156>
 8009240:	9207      	str	r2, [sp, #28]
 8009242:	e014      	b.n	800926e <_vfiprintf_r+0x156>
 8009244:	eba0 0308 	sub.w	r3, r0, r8
 8009248:	fa09 f303 	lsl.w	r3, r9, r3
 800924c:	4313      	orrs	r3, r2
 800924e:	9304      	str	r3, [sp, #16]
 8009250:	46a2      	mov	sl, r4
 8009252:	e7d2      	b.n	80091fa <_vfiprintf_r+0xe2>
 8009254:	9b03      	ldr	r3, [sp, #12]
 8009256:	1d19      	adds	r1, r3, #4
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	9103      	str	r1, [sp, #12]
 800925c:	2b00      	cmp	r3, #0
 800925e:	bfbb      	ittet	lt
 8009260:	425b      	neglt	r3, r3
 8009262:	f042 0202 	orrlt.w	r2, r2, #2
 8009266:	9307      	strge	r3, [sp, #28]
 8009268:	9307      	strlt	r3, [sp, #28]
 800926a:	bfb8      	it	lt
 800926c:	9204      	strlt	r2, [sp, #16]
 800926e:	7823      	ldrb	r3, [r4, #0]
 8009270:	2b2e      	cmp	r3, #46	; 0x2e
 8009272:	d10c      	bne.n	800928e <_vfiprintf_r+0x176>
 8009274:	7863      	ldrb	r3, [r4, #1]
 8009276:	2b2a      	cmp	r3, #42	; 0x2a
 8009278:	d135      	bne.n	80092e6 <_vfiprintf_r+0x1ce>
 800927a:	9b03      	ldr	r3, [sp, #12]
 800927c:	1d1a      	adds	r2, r3, #4
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	9203      	str	r2, [sp, #12]
 8009282:	2b00      	cmp	r3, #0
 8009284:	bfb8      	it	lt
 8009286:	f04f 33ff 	movlt.w	r3, #4294967295
 800928a:	3402      	adds	r4, #2
 800928c:	9305      	str	r3, [sp, #20]
 800928e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009374 <_vfiprintf_r+0x25c>
 8009292:	7821      	ldrb	r1, [r4, #0]
 8009294:	2203      	movs	r2, #3
 8009296:	4650      	mov	r0, sl
 8009298:	f7f6 ffaa 	bl	80001f0 <memchr>
 800929c:	b140      	cbz	r0, 80092b0 <_vfiprintf_r+0x198>
 800929e:	2340      	movs	r3, #64	; 0x40
 80092a0:	eba0 000a 	sub.w	r0, r0, sl
 80092a4:	fa03 f000 	lsl.w	r0, r3, r0
 80092a8:	9b04      	ldr	r3, [sp, #16]
 80092aa:	4303      	orrs	r3, r0
 80092ac:	3401      	adds	r4, #1
 80092ae:	9304      	str	r3, [sp, #16]
 80092b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092b4:	482c      	ldr	r0, [pc, #176]	; (8009368 <_vfiprintf_r+0x250>)
 80092b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80092ba:	2206      	movs	r2, #6
 80092bc:	f7f6 ff98 	bl	80001f0 <memchr>
 80092c0:	2800      	cmp	r0, #0
 80092c2:	d03f      	beq.n	8009344 <_vfiprintf_r+0x22c>
 80092c4:	4b29      	ldr	r3, [pc, #164]	; (800936c <_vfiprintf_r+0x254>)
 80092c6:	bb1b      	cbnz	r3, 8009310 <_vfiprintf_r+0x1f8>
 80092c8:	9b03      	ldr	r3, [sp, #12]
 80092ca:	3307      	adds	r3, #7
 80092cc:	f023 0307 	bic.w	r3, r3, #7
 80092d0:	3308      	adds	r3, #8
 80092d2:	9303      	str	r3, [sp, #12]
 80092d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092d6:	443b      	add	r3, r7
 80092d8:	9309      	str	r3, [sp, #36]	; 0x24
 80092da:	e767      	b.n	80091ac <_vfiprintf_r+0x94>
 80092dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80092e0:	460c      	mov	r4, r1
 80092e2:	2001      	movs	r0, #1
 80092e4:	e7a5      	b.n	8009232 <_vfiprintf_r+0x11a>
 80092e6:	2300      	movs	r3, #0
 80092e8:	3401      	adds	r4, #1
 80092ea:	9305      	str	r3, [sp, #20]
 80092ec:	4619      	mov	r1, r3
 80092ee:	f04f 0c0a 	mov.w	ip, #10
 80092f2:	4620      	mov	r0, r4
 80092f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092f8:	3a30      	subs	r2, #48	; 0x30
 80092fa:	2a09      	cmp	r2, #9
 80092fc:	d903      	bls.n	8009306 <_vfiprintf_r+0x1ee>
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d0c5      	beq.n	800928e <_vfiprintf_r+0x176>
 8009302:	9105      	str	r1, [sp, #20]
 8009304:	e7c3      	b.n	800928e <_vfiprintf_r+0x176>
 8009306:	fb0c 2101 	mla	r1, ip, r1, r2
 800930a:	4604      	mov	r4, r0
 800930c:	2301      	movs	r3, #1
 800930e:	e7f0      	b.n	80092f2 <_vfiprintf_r+0x1da>
 8009310:	ab03      	add	r3, sp, #12
 8009312:	9300      	str	r3, [sp, #0]
 8009314:	462a      	mov	r2, r5
 8009316:	4b16      	ldr	r3, [pc, #88]	; (8009370 <_vfiprintf_r+0x258>)
 8009318:	a904      	add	r1, sp, #16
 800931a:	4630      	mov	r0, r6
 800931c:	f7fd fde6 	bl	8006eec <_printf_float>
 8009320:	4607      	mov	r7, r0
 8009322:	1c78      	adds	r0, r7, #1
 8009324:	d1d6      	bne.n	80092d4 <_vfiprintf_r+0x1bc>
 8009326:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009328:	07d9      	lsls	r1, r3, #31
 800932a:	d405      	bmi.n	8009338 <_vfiprintf_r+0x220>
 800932c:	89ab      	ldrh	r3, [r5, #12]
 800932e:	059a      	lsls	r2, r3, #22
 8009330:	d402      	bmi.n	8009338 <_vfiprintf_r+0x220>
 8009332:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009334:	f000 faaf 	bl	8009896 <__retarget_lock_release_recursive>
 8009338:	89ab      	ldrh	r3, [r5, #12]
 800933a:	065b      	lsls	r3, r3, #25
 800933c:	f53f af12 	bmi.w	8009164 <_vfiprintf_r+0x4c>
 8009340:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009342:	e711      	b.n	8009168 <_vfiprintf_r+0x50>
 8009344:	ab03      	add	r3, sp, #12
 8009346:	9300      	str	r3, [sp, #0]
 8009348:	462a      	mov	r2, r5
 800934a:	4b09      	ldr	r3, [pc, #36]	; (8009370 <_vfiprintf_r+0x258>)
 800934c:	a904      	add	r1, sp, #16
 800934e:	4630      	mov	r0, r6
 8009350:	f7fe f870 	bl	8007434 <_printf_i>
 8009354:	e7e4      	b.n	8009320 <_vfiprintf_r+0x208>
 8009356:	bf00      	nop
 8009358:	0800a034 	.word	0x0800a034
 800935c:	0800a054 	.word	0x0800a054
 8009360:	0800a014 	.word	0x0800a014
 8009364:	08009ebc 	.word	0x08009ebc
 8009368:	08009ec6 	.word	0x08009ec6
 800936c:	08006eed 	.word	0x08006eed
 8009370:	080090f5 	.word	0x080090f5
 8009374:	08009ec2 	.word	0x08009ec2

08009378 <__swbuf_r>:
 8009378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800937a:	460e      	mov	r6, r1
 800937c:	4614      	mov	r4, r2
 800937e:	4605      	mov	r5, r0
 8009380:	b118      	cbz	r0, 800938a <__swbuf_r+0x12>
 8009382:	6983      	ldr	r3, [r0, #24]
 8009384:	b90b      	cbnz	r3, 800938a <__swbuf_r+0x12>
 8009386:	f000 f9e7 	bl	8009758 <__sinit>
 800938a:	4b21      	ldr	r3, [pc, #132]	; (8009410 <__swbuf_r+0x98>)
 800938c:	429c      	cmp	r4, r3
 800938e:	d12b      	bne.n	80093e8 <__swbuf_r+0x70>
 8009390:	686c      	ldr	r4, [r5, #4]
 8009392:	69a3      	ldr	r3, [r4, #24]
 8009394:	60a3      	str	r3, [r4, #8]
 8009396:	89a3      	ldrh	r3, [r4, #12]
 8009398:	071a      	lsls	r2, r3, #28
 800939a:	d52f      	bpl.n	80093fc <__swbuf_r+0x84>
 800939c:	6923      	ldr	r3, [r4, #16]
 800939e:	b36b      	cbz	r3, 80093fc <__swbuf_r+0x84>
 80093a0:	6923      	ldr	r3, [r4, #16]
 80093a2:	6820      	ldr	r0, [r4, #0]
 80093a4:	1ac0      	subs	r0, r0, r3
 80093a6:	6963      	ldr	r3, [r4, #20]
 80093a8:	b2f6      	uxtb	r6, r6
 80093aa:	4283      	cmp	r3, r0
 80093ac:	4637      	mov	r7, r6
 80093ae:	dc04      	bgt.n	80093ba <__swbuf_r+0x42>
 80093b0:	4621      	mov	r1, r4
 80093b2:	4628      	mov	r0, r5
 80093b4:	f000 f93c 	bl	8009630 <_fflush_r>
 80093b8:	bb30      	cbnz	r0, 8009408 <__swbuf_r+0x90>
 80093ba:	68a3      	ldr	r3, [r4, #8]
 80093bc:	3b01      	subs	r3, #1
 80093be:	60a3      	str	r3, [r4, #8]
 80093c0:	6823      	ldr	r3, [r4, #0]
 80093c2:	1c5a      	adds	r2, r3, #1
 80093c4:	6022      	str	r2, [r4, #0]
 80093c6:	701e      	strb	r6, [r3, #0]
 80093c8:	6963      	ldr	r3, [r4, #20]
 80093ca:	3001      	adds	r0, #1
 80093cc:	4283      	cmp	r3, r0
 80093ce:	d004      	beq.n	80093da <__swbuf_r+0x62>
 80093d0:	89a3      	ldrh	r3, [r4, #12]
 80093d2:	07db      	lsls	r3, r3, #31
 80093d4:	d506      	bpl.n	80093e4 <__swbuf_r+0x6c>
 80093d6:	2e0a      	cmp	r6, #10
 80093d8:	d104      	bne.n	80093e4 <__swbuf_r+0x6c>
 80093da:	4621      	mov	r1, r4
 80093dc:	4628      	mov	r0, r5
 80093de:	f000 f927 	bl	8009630 <_fflush_r>
 80093e2:	b988      	cbnz	r0, 8009408 <__swbuf_r+0x90>
 80093e4:	4638      	mov	r0, r7
 80093e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093e8:	4b0a      	ldr	r3, [pc, #40]	; (8009414 <__swbuf_r+0x9c>)
 80093ea:	429c      	cmp	r4, r3
 80093ec:	d101      	bne.n	80093f2 <__swbuf_r+0x7a>
 80093ee:	68ac      	ldr	r4, [r5, #8]
 80093f0:	e7cf      	b.n	8009392 <__swbuf_r+0x1a>
 80093f2:	4b09      	ldr	r3, [pc, #36]	; (8009418 <__swbuf_r+0xa0>)
 80093f4:	429c      	cmp	r4, r3
 80093f6:	bf08      	it	eq
 80093f8:	68ec      	ldreq	r4, [r5, #12]
 80093fa:	e7ca      	b.n	8009392 <__swbuf_r+0x1a>
 80093fc:	4621      	mov	r1, r4
 80093fe:	4628      	mov	r0, r5
 8009400:	f000 f81a 	bl	8009438 <__swsetup_r>
 8009404:	2800      	cmp	r0, #0
 8009406:	d0cb      	beq.n	80093a0 <__swbuf_r+0x28>
 8009408:	f04f 37ff 	mov.w	r7, #4294967295
 800940c:	e7ea      	b.n	80093e4 <__swbuf_r+0x6c>
 800940e:	bf00      	nop
 8009410:	0800a034 	.word	0x0800a034
 8009414:	0800a054 	.word	0x0800a054
 8009418:	0800a014 	.word	0x0800a014

0800941c <__ascii_wctomb>:
 800941c:	b149      	cbz	r1, 8009432 <__ascii_wctomb+0x16>
 800941e:	2aff      	cmp	r2, #255	; 0xff
 8009420:	bf85      	ittet	hi
 8009422:	238a      	movhi	r3, #138	; 0x8a
 8009424:	6003      	strhi	r3, [r0, #0]
 8009426:	700a      	strbls	r2, [r1, #0]
 8009428:	f04f 30ff 	movhi.w	r0, #4294967295
 800942c:	bf98      	it	ls
 800942e:	2001      	movls	r0, #1
 8009430:	4770      	bx	lr
 8009432:	4608      	mov	r0, r1
 8009434:	4770      	bx	lr
	...

08009438 <__swsetup_r>:
 8009438:	4b32      	ldr	r3, [pc, #200]	; (8009504 <__swsetup_r+0xcc>)
 800943a:	b570      	push	{r4, r5, r6, lr}
 800943c:	681d      	ldr	r5, [r3, #0]
 800943e:	4606      	mov	r6, r0
 8009440:	460c      	mov	r4, r1
 8009442:	b125      	cbz	r5, 800944e <__swsetup_r+0x16>
 8009444:	69ab      	ldr	r3, [r5, #24]
 8009446:	b913      	cbnz	r3, 800944e <__swsetup_r+0x16>
 8009448:	4628      	mov	r0, r5
 800944a:	f000 f985 	bl	8009758 <__sinit>
 800944e:	4b2e      	ldr	r3, [pc, #184]	; (8009508 <__swsetup_r+0xd0>)
 8009450:	429c      	cmp	r4, r3
 8009452:	d10f      	bne.n	8009474 <__swsetup_r+0x3c>
 8009454:	686c      	ldr	r4, [r5, #4]
 8009456:	89a3      	ldrh	r3, [r4, #12]
 8009458:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800945c:	0719      	lsls	r1, r3, #28
 800945e:	d42c      	bmi.n	80094ba <__swsetup_r+0x82>
 8009460:	06dd      	lsls	r5, r3, #27
 8009462:	d411      	bmi.n	8009488 <__swsetup_r+0x50>
 8009464:	2309      	movs	r3, #9
 8009466:	6033      	str	r3, [r6, #0]
 8009468:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800946c:	81a3      	strh	r3, [r4, #12]
 800946e:	f04f 30ff 	mov.w	r0, #4294967295
 8009472:	e03e      	b.n	80094f2 <__swsetup_r+0xba>
 8009474:	4b25      	ldr	r3, [pc, #148]	; (800950c <__swsetup_r+0xd4>)
 8009476:	429c      	cmp	r4, r3
 8009478:	d101      	bne.n	800947e <__swsetup_r+0x46>
 800947a:	68ac      	ldr	r4, [r5, #8]
 800947c:	e7eb      	b.n	8009456 <__swsetup_r+0x1e>
 800947e:	4b24      	ldr	r3, [pc, #144]	; (8009510 <__swsetup_r+0xd8>)
 8009480:	429c      	cmp	r4, r3
 8009482:	bf08      	it	eq
 8009484:	68ec      	ldreq	r4, [r5, #12]
 8009486:	e7e6      	b.n	8009456 <__swsetup_r+0x1e>
 8009488:	0758      	lsls	r0, r3, #29
 800948a:	d512      	bpl.n	80094b2 <__swsetup_r+0x7a>
 800948c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800948e:	b141      	cbz	r1, 80094a2 <__swsetup_r+0x6a>
 8009490:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009494:	4299      	cmp	r1, r3
 8009496:	d002      	beq.n	800949e <__swsetup_r+0x66>
 8009498:	4630      	mov	r0, r6
 800949a:	f7ff fb31 	bl	8008b00 <_free_r>
 800949e:	2300      	movs	r3, #0
 80094a0:	6363      	str	r3, [r4, #52]	; 0x34
 80094a2:	89a3      	ldrh	r3, [r4, #12]
 80094a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80094a8:	81a3      	strh	r3, [r4, #12]
 80094aa:	2300      	movs	r3, #0
 80094ac:	6063      	str	r3, [r4, #4]
 80094ae:	6923      	ldr	r3, [r4, #16]
 80094b0:	6023      	str	r3, [r4, #0]
 80094b2:	89a3      	ldrh	r3, [r4, #12]
 80094b4:	f043 0308 	orr.w	r3, r3, #8
 80094b8:	81a3      	strh	r3, [r4, #12]
 80094ba:	6923      	ldr	r3, [r4, #16]
 80094bc:	b94b      	cbnz	r3, 80094d2 <__swsetup_r+0x9a>
 80094be:	89a3      	ldrh	r3, [r4, #12]
 80094c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80094c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80094c8:	d003      	beq.n	80094d2 <__swsetup_r+0x9a>
 80094ca:	4621      	mov	r1, r4
 80094cc:	4630      	mov	r0, r6
 80094ce:	f000 fa09 	bl	80098e4 <__smakebuf_r>
 80094d2:	89a0      	ldrh	r0, [r4, #12]
 80094d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80094d8:	f010 0301 	ands.w	r3, r0, #1
 80094dc:	d00a      	beq.n	80094f4 <__swsetup_r+0xbc>
 80094de:	2300      	movs	r3, #0
 80094e0:	60a3      	str	r3, [r4, #8]
 80094e2:	6963      	ldr	r3, [r4, #20]
 80094e4:	425b      	negs	r3, r3
 80094e6:	61a3      	str	r3, [r4, #24]
 80094e8:	6923      	ldr	r3, [r4, #16]
 80094ea:	b943      	cbnz	r3, 80094fe <__swsetup_r+0xc6>
 80094ec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80094f0:	d1ba      	bne.n	8009468 <__swsetup_r+0x30>
 80094f2:	bd70      	pop	{r4, r5, r6, pc}
 80094f4:	0781      	lsls	r1, r0, #30
 80094f6:	bf58      	it	pl
 80094f8:	6963      	ldrpl	r3, [r4, #20]
 80094fa:	60a3      	str	r3, [r4, #8]
 80094fc:	e7f4      	b.n	80094e8 <__swsetup_r+0xb0>
 80094fe:	2000      	movs	r0, #0
 8009500:	e7f7      	b.n	80094f2 <__swsetup_r+0xba>
 8009502:	bf00      	nop
 8009504:	2000011c 	.word	0x2000011c
 8009508:	0800a034 	.word	0x0800a034
 800950c:	0800a054 	.word	0x0800a054
 8009510:	0800a014 	.word	0x0800a014

08009514 <abort>:
 8009514:	b508      	push	{r3, lr}
 8009516:	2006      	movs	r0, #6
 8009518:	f000 fa54 	bl	80099c4 <raise>
 800951c:	2001      	movs	r0, #1
 800951e:	f7f9 f88b 	bl	8002638 <_exit>
	...

08009524 <__sflush_r>:
 8009524:	898a      	ldrh	r2, [r1, #12]
 8009526:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800952a:	4605      	mov	r5, r0
 800952c:	0710      	lsls	r0, r2, #28
 800952e:	460c      	mov	r4, r1
 8009530:	d458      	bmi.n	80095e4 <__sflush_r+0xc0>
 8009532:	684b      	ldr	r3, [r1, #4]
 8009534:	2b00      	cmp	r3, #0
 8009536:	dc05      	bgt.n	8009544 <__sflush_r+0x20>
 8009538:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800953a:	2b00      	cmp	r3, #0
 800953c:	dc02      	bgt.n	8009544 <__sflush_r+0x20>
 800953e:	2000      	movs	r0, #0
 8009540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009544:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009546:	2e00      	cmp	r6, #0
 8009548:	d0f9      	beq.n	800953e <__sflush_r+0x1a>
 800954a:	2300      	movs	r3, #0
 800954c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009550:	682f      	ldr	r7, [r5, #0]
 8009552:	602b      	str	r3, [r5, #0]
 8009554:	d032      	beq.n	80095bc <__sflush_r+0x98>
 8009556:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009558:	89a3      	ldrh	r3, [r4, #12]
 800955a:	075a      	lsls	r2, r3, #29
 800955c:	d505      	bpl.n	800956a <__sflush_r+0x46>
 800955e:	6863      	ldr	r3, [r4, #4]
 8009560:	1ac0      	subs	r0, r0, r3
 8009562:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009564:	b10b      	cbz	r3, 800956a <__sflush_r+0x46>
 8009566:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009568:	1ac0      	subs	r0, r0, r3
 800956a:	2300      	movs	r3, #0
 800956c:	4602      	mov	r2, r0
 800956e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009570:	6a21      	ldr	r1, [r4, #32]
 8009572:	4628      	mov	r0, r5
 8009574:	47b0      	blx	r6
 8009576:	1c43      	adds	r3, r0, #1
 8009578:	89a3      	ldrh	r3, [r4, #12]
 800957a:	d106      	bne.n	800958a <__sflush_r+0x66>
 800957c:	6829      	ldr	r1, [r5, #0]
 800957e:	291d      	cmp	r1, #29
 8009580:	d82c      	bhi.n	80095dc <__sflush_r+0xb8>
 8009582:	4a2a      	ldr	r2, [pc, #168]	; (800962c <__sflush_r+0x108>)
 8009584:	40ca      	lsrs	r2, r1
 8009586:	07d6      	lsls	r6, r2, #31
 8009588:	d528      	bpl.n	80095dc <__sflush_r+0xb8>
 800958a:	2200      	movs	r2, #0
 800958c:	6062      	str	r2, [r4, #4]
 800958e:	04d9      	lsls	r1, r3, #19
 8009590:	6922      	ldr	r2, [r4, #16]
 8009592:	6022      	str	r2, [r4, #0]
 8009594:	d504      	bpl.n	80095a0 <__sflush_r+0x7c>
 8009596:	1c42      	adds	r2, r0, #1
 8009598:	d101      	bne.n	800959e <__sflush_r+0x7a>
 800959a:	682b      	ldr	r3, [r5, #0]
 800959c:	b903      	cbnz	r3, 80095a0 <__sflush_r+0x7c>
 800959e:	6560      	str	r0, [r4, #84]	; 0x54
 80095a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095a2:	602f      	str	r7, [r5, #0]
 80095a4:	2900      	cmp	r1, #0
 80095a6:	d0ca      	beq.n	800953e <__sflush_r+0x1a>
 80095a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80095ac:	4299      	cmp	r1, r3
 80095ae:	d002      	beq.n	80095b6 <__sflush_r+0x92>
 80095b0:	4628      	mov	r0, r5
 80095b2:	f7ff faa5 	bl	8008b00 <_free_r>
 80095b6:	2000      	movs	r0, #0
 80095b8:	6360      	str	r0, [r4, #52]	; 0x34
 80095ba:	e7c1      	b.n	8009540 <__sflush_r+0x1c>
 80095bc:	6a21      	ldr	r1, [r4, #32]
 80095be:	2301      	movs	r3, #1
 80095c0:	4628      	mov	r0, r5
 80095c2:	47b0      	blx	r6
 80095c4:	1c41      	adds	r1, r0, #1
 80095c6:	d1c7      	bne.n	8009558 <__sflush_r+0x34>
 80095c8:	682b      	ldr	r3, [r5, #0]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d0c4      	beq.n	8009558 <__sflush_r+0x34>
 80095ce:	2b1d      	cmp	r3, #29
 80095d0:	d001      	beq.n	80095d6 <__sflush_r+0xb2>
 80095d2:	2b16      	cmp	r3, #22
 80095d4:	d101      	bne.n	80095da <__sflush_r+0xb6>
 80095d6:	602f      	str	r7, [r5, #0]
 80095d8:	e7b1      	b.n	800953e <__sflush_r+0x1a>
 80095da:	89a3      	ldrh	r3, [r4, #12]
 80095dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095e0:	81a3      	strh	r3, [r4, #12]
 80095e2:	e7ad      	b.n	8009540 <__sflush_r+0x1c>
 80095e4:	690f      	ldr	r7, [r1, #16]
 80095e6:	2f00      	cmp	r7, #0
 80095e8:	d0a9      	beq.n	800953e <__sflush_r+0x1a>
 80095ea:	0793      	lsls	r3, r2, #30
 80095ec:	680e      	ldr	r6, [r1, #0]
 80095ee:	bf08      	it	eq
 80095f0:	694b      	ldreq	r3, [r1, #20]
 80095f2:	600f      	str	r7, [r1, #0]
 80095f4:	bf18      	it	ne
 80095f6:	2300      	movne	r3, #0
 80095f8:	eba6 0807 	sub.w	r8, r6, r7
 80095fc:	608b      	str	r3, [r1, #8]
 80095fe:	f1b8 0f00 	cmp.w	r8, #0
 8009602:	dd9c      	ble.n	800953e <__sflush_r+0x1a>
 8009604:	6a21      	ldr	r1, [r4, #32]
 8009606:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009608:	4643      	mov	r3, r8
 800960a:	463a      	mov	r2, r7
 800960c:	4628      	mov	r0, r5
 800960e:	47b0      	blx	r6
 8009610:	2800      	cmp	r0, #0
 8009612:	dc06      	bgt.n	8009622 <__sflush_r+0xfe>
 8009614:	89a3      	ldrh	r3, [r4, #12]
 8009616:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800961a:	81a3      	strh	r3, [r4, #12]
 800961c:	f04f 30ff 	mov.w	r0, #4294967295
 8009620:	e78e      	b.n	8009540 <__sflush_r+0x1c>
 8009622:	4407      	add	r7, r0
 8009624:	eba8 0800 	sub.w	r8, r8, r0
 8009628:	e7e9      	b.n	80095fe <__sflush_r+0xda>
 800962a:	bf00      	nop
 800962c:	20400001 	.word	0x20400001

08009630 <_fflush_r>:
 8009630:	b538      	push	{r3, r4, r5, lr}
 8009632:	690b      	ldr	r3, [r1, #16]
 8009634:	4605      	mov	r5, r0
 8009636:	460c      	mov	r4, r1
 8009638:	b913      	cbnz	r3, 8009640 <_fflush_r+0x10>
 800963a:	2500      	movs	r5, #0
 800963c:	4628      	mov	r0, r5
 800963e:	bd38      	pop	{r3, r4, r5, pc}
 8009640:	b118      	cbz	r0, 800964a <_fflush_r+0x1a>
 8009642:	6983      	ldr	r3, [r0, #24]
 8009644:	b90b      	cbnz	r3, 800964a <_fflush_r+0x1a>
 8009646:	f000 f887 	bl	8009758 <__sinit>
 800964a:	4b14      	ldr	r3, [pc, #80]	; (800969c <_fflush_r+0x6c>)
 800964c:	429c      	cmp	r4, r3
 800964e:	d11b      	bne.n	8009688 <_fflush_r+0x58>
 8009650:	686c      	ldr	r4, [r5, #4]
 8009652:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d0ef      	beq.n	800963a <_fflush_r+0xa>
 800965a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800965c:	07d0      	lsls	r0, r2, #31
 800965e:	d404      	bmi.n	800966a <_fflush_r+0x3a>
 8009660:	0599      	lsls	r1, r3, #22
 8009662:	d402      	bmi.n	800966a <_fflush_r+0x3a>
 8009664:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009666:	f000 f915 	bl	8009894 <__retarget_lock_acquire_recursive>
 800966a:	4628      	mov	r0, r5
 800966c:	4621      	mov	r1, r4
 800966e:	f7ff ff59 	bl	8009524 <__sflush_r>
 8009672:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009674:	07da      	lsls	r2, r3, #31
 8009676:	4605      	mov	r5, r0
 8009678:	d4e0      	bmi.n	800963c <_fflush_r+0xc>
 800967a:	89a3      	ldrh	r3, [r4, #12]
 800967c:	059b      	lsls	r3, r3, #22
 800967e:	d4dd      	bmi.n	800963c <_fflush_r+0xc>
 8009680:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009682:	f000 f908 	bl	8009896 <__retarget_lock_release_recursive>
 8009686:	e7d9      	b.n	800963c <_fflush_r+0xc>
 8009688:	4b05      	ldr	r3, [pc, #20]	; (80096a0 <_fflush_r+0x70>)
 800968a:	429c      	cmp	r4, r3
 800968c:	d101      	bne.n	8009692 <_fflush_r+0x62>
 800968e:	68ac      	ldr	r4, [r5, #8]
 8009690:	e7df      	b.n	8009652 <_fflush_r+0x22>
 8009692:	4b04      	ldr	r3, [pc, #16]	; (80096a4 <_fflush_r+0x74>)
 8009694:	429c      	cmp	r4, r3
 8009696:	bf08      	it	eq
 8009698:	68ec      	ldreq	r4, [r5, #12]
 800969a:	e7da      	b.n	8009652 <_fflush_r+0x22>
 800969c:	0800a034 	.word	0x0800a034
 80096a0:	0800a054 	.word	0x0800a054
 80096a4:	0800a014 	.word	0x0800a014

080096a8 <std>:
 80096a8:	2300      	movs	r3, #0
 80096aa:	b510      	push	{r4, lr}
 80096ac:	4604      	mov	r4, r0
 80096ae:	e9c0 3300 	strd	r3, r3, [r0]
 80096b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80096b6:	6083      	str	r3, [r0, #8]
 80096b8:	8181      	strh	r1, [r0, #12]
 80096ba:	6643      	str	r3, [r0, #100]	; 0x64
 80096bc:	81c2      	strh	r2, [r0, #14]
 80096be:	6183      	str	r3, [r0, #24]
 80096c0:	4619      	mov	r1, r3
 80096c2:	2208      	movs	r2, #8
 80096c4:	305c      	adds	r0, #92	; 0x5c
 80096c6:	f7fd fb69 	bl	8006d9c <memset>
 80096ca:	4b05      	ldr	r3, [pc, #20]	; (80096e0 <std+0x38>)
 80096cc:	6263      	str	r3, [r4, #36]	; 0x24
 80096ce:	4b05      	ldr	r3, [pc, #20]	; (80096e4 <std+0x3c>)
 80096d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80096d2:	4b05      	ldr	r3, [pc, #20]	; (80096e8 <std+0x40>)
 80096d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80096d6:	4b05      	ldr	r3, [pc, #20]	; (80096ec <std+0x44>)
 80096d8:	6224      	str	r4, [r4, #32]
 80096da:	6323      	str	r3, [r4, #48]	; 0x30
 80096dc:	bd10      	pop	{r4, pc}
 80096de:	bf00      	nop
 80096e0:	080099fd 	.word	0x080099fd
 80096e4:	08009a1f 	.word	0x08009a1f
 80096e8:	08009a57 	.word	0x08009a57
 80096ec:	08009a7b 	.word	0x08009a7b

080096f0 <_cleanup_r>:
 80096f0:	4901      	ldr	r1, [pc, #4]	; (80096f8 <_cleanup_r+0x8>)
 80096f2:	f000 b8af 	b.w	8009854 <_fwalk_reent>
 80096f6:	bf00      	nop
 80096f8:	08009631 	.word	0x08009631

080096fc <__sfmoreglue>:
 80096fc:	b570      	push	{r4, r5, r6, lr}
 80096fe:	2268      	movs	r2, #104	; 0x68
 8009700:	1e4d      	subs	r5, r1, #1
 8009702:	4355      	muls	r5, r2
 8009704:	460e      	mov	r6, r1
 8009706:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800970a:	f7ff fa65 	bl	8008bd8 <_malloc_r>
 800970e:	4604      	mov	r4, r0
 8009710:	b140      	cbz	r0, 8009724 <__sfmoreglue+0x28>
 8009712:	2100      	movs	r1, #0
 8009714:	e9c0 1600 	strd	r1, r6, [r0]
 8009718:	300c      	adds	r0, #12
 800971a:	60a0      	str	r0, [r4, #8]
 800971c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009720:	f7fd fb3c 	bl	8006d9c <memset>
 8009724:	4620      	mov	r0, r4
 8009726:	bd70      	pop	{r4, r5, r6, pc}

08009728 <__sfp_lock_acquire>:
 8009728:	4801      	ldr	r0, [pc, #4]	; (8009730 <__sfp_lock_acquire+0x8>)
 800972a:	f000 b8b3 	b.w	8009894 <__retarget_lock_acquire_recursive>
 800972e:	bf00      	nop
 8009730:	20007da9 	.word	0x20007da9

08009734 <__sfp_lock_release>:
 8009734:	4801      	ldr	r0, [pc, #4]	; (800973c <__sfp_lock_release+0x8>)
 8009736:	f000 b8ae 	b.w	8009896 <__retarget_lock_release_recursive>
 800973a:	bf00      	nop
 800973c:	20007da9 	.word	0x20007da9

08009740 <__sinit_lock_acquire>:
 8009740:	4801      	ldr	r0, [pc, #4]	; (8009748 <__sinit_lock_acquire+0x8>)
 8009742:	f000 b8a7 	b.w	8009894 <__retarget_lock_acquire_recursive>
 8009746:	bf00      	nop
 8009748:	20007daa 	.word	0x20007daa

0800974c <__sinit_lock_release>:
 800974c:	4801      	ldr	r0, [pc, #4]	; (8009754 <__sinit_lock_release+0x8>)
 800974e:	f000 b8a2 	b.w	8009896 <__retarget_lock_release_recursive>
 8009752:	bf00      	nop
 8009754:	20007daa 	.word	0x20007daa

08009758 <__sinit>:
 8009758:	b510      	push	{r4, lr}
 800975a:	4604      	mov	r4, r0
 800975c:	f7ff fff0 	bl	8009740 <__sinit_lock_acquire>
 8009760:	69a3      	ldr	r3, [r4, #24]
 8009762:	b11b      	cbz	r3, 800976c <__sinit+0x14>
 8009764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009768:	f7ff bff0 	b.w	800974c <__sinit_lock_release>
 800976c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009770:	6523      	str	r3, [r4, #80]	; 0x50
 8009772:	4b13      	ldr	r3, [pc, #76]	; (80097c0 <__sinit+0x68>)
 8009774:	4a13      	ldr	r2, [pc, #76]	; (80097c4 <__sinit+0x6c>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	62a2      	str	r2, [r4, #40]	; 0x28
 800977a:	42a3      	cmp	r3, r4
 800977c:	bf04      	itt	eq
 800977e:	2301      	moveq	r3, #1
 8009780:	61a3      	streq	r3, [r4, #24]
 8009782:	4620      	mov	r0, r4
 8009784:	f000 f820 	bl	80097c8 <__sfp>
 8009788:	6060      	str	r0, [r4, #4]
 800978a:	4620      	mov	r0, r4
 800978c:	f000 f81c 	bl	80097c8 <__sfp>
 8009790:	60a0      	str	r0, [r4, #8]
 8009792:	4620      	mov	r0, r4
 8009794:	f000 f818 	bl	80097c8 <__sfp>
 8009798:	2200      	movs	r2, #0
 800979a:	60e0      	str	r0, [r4, #12]
 800979c:	2104      	movs	r1, #4
 800979e:	6860      	ldr	r0, [r4, #4]
 80097a0:	f7ff ff82 	bl	80096a8 <std>
 80097a4:	68a0      	ldr	r0, [r4, #8]
 80097a6:	2201      	movs	r2, #1
 80097a8:	2109      	movs	r1, #9
 80097aa:	f7ff ff7d 	bl	80096a8 <std>
 80097ae:	68e0      	ldr	r0, [r4, #12]
 80097b0:	2202      	movs	r2, #2
 80097b2:	2112      	movs	r1, #18
 80097b4:	f7ff ff78 	bl	80096a8 <std>
 80097b8:	2301      	movs	r3, #1
 80097ba:	61a3      	str	r3, [r4, #24]
 80097bc:	e7d2      	b.n	8009764 <__sinit+0xc>
 80097be:	bf00      	nop
 80097c0:	08009c9c 	.word	0x08009c9c
 80097c4:	080096f1 	.word	0x080096f1

080097c8 <__sfp>:
 80097c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ca:	4607      	mov	r7, r0
 80097cc:	f7ff ffac 	bl	8009728 <__sfp_lock_acquire>
 80097d0:	4b1e      	ldr	r3, [pc, #120]	; (800984c <__sfp+0x84>)
 80097d2:	681e      	ldr	r6, [r3, #0]
 80097d4:	69b3      	ldr	r3, [r6, #24]
 80097d6:	b913      	cbnz	r3, 80097de <__sfp+0x16>
 80097d8:	4630      	mov	r0, r6
 80097da:	f7ff ffbd 	bl	8009758 <__sinit>
 80097de:	3648      	adds	r6, #72	; 0x48
 80097e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80097e4:	3b01      	subs	r3, #1
 80097e6:	d503      	bpl.n	80097f0 <__sfp+0x28>
 80097e8:	6833      	ldr	r3, [r6, #0]
 80097ea:	b30b      	cbz	r3, 8009830 <__sfp+0x68>
 80097ec:	6836      	ldr	r6, [r6, #0]
 80097ee:	e7f7      	b.n	80097e0 <__sfp+0x18>
 80097f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80097f4:	b9d5      	cbnz	r5, 800982c <__sfp+0x64>
 80097f6:	4b16      	ldr	r3, [pc, #88]	; (8009850 <__sfp+0x88>)
 80097f8:	60e3      	str	r3, [r4, #12]
 80097fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80097fe:	6665      	str	r5, [r4, #100]	; 0x64
 8009800:	f000 f847 	bl	8009892 <__retarget_lock_init_recursive>
 8009804:	f7ff ff96 	bl	8009734 <__sfp_lock_release>
 8009808:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800980c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009810:	6025      	str	r5, [r4, #0]
 8009812:	61a5      	str	r5, [r4, #24]
 8009814:	2208      	movs	r2, #8
 8009816:	4629      	mov	r1, r5
 8009818:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800981c:	f7fd fabe 	bl	8006d9c <memset>
 8009820:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009824:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009828:	4620      	mov	r0, r4
 800982a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800982c:	3468      	adds	r4, #104	; 0x68
 800982e:	e7d9      	b.n	80097e4 <__sfp+0x1c>
 8009830:	2104      	movs	r1, #4
 8009832:	4638      	mov	r0, r7
 8009834:	f7ff ff62 	bl	80096fc <__sfmoreglue>
 8009838:	4604      	mov	r4, r0
 800983a:	6030      	str	r0, [r6, #0]
 800983c:	2800      	cmp	r0, #0
 800983e:	d1d5      	bne.n	80097ec <__sfp+0x24>
 8009840:	f7ff ff78 	bl	8009734 <__sfp_lock_release>
 8009844:	230c      	movs	r3, #12
 8009846:	603b      	str	r3, [r7, #0]
 8009848:	e7ee      	b.n	8009828 <__sfp+0x60>
 800984a:	bf00      	nop
 800984c:	08009c9c 	.word	0x08009c9c
 8009850:	ffff0001 	.word	0xffff0001

08009854 <_fwalk_reent>:
 8009854:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009858:	4606      	mov	r6, r0
 800985a:	4688      	mov	r8, r1
 800985c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009860:	2700      	movs	r7, #0
 8009862:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009866:	f1b9 0901 	subs.w	r9, r9, #1
 800986a:	d505      	bpl.n	8009878 <_fwalk_reent+0x24>
 800986c:	6824      	ldr	r4, [r4, #0]
 800986e:	2c00      	cmp	r4, #0
 8009870:	d1f7      	bne.n	8009862 <_fwalk_reent+0xe>
 8009872:	4638      	mov	r0, r7
 8009874:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009878:	89ab      	ldrh	r3, [r5, #12]
 800987a:	2b01      	cmp	r3, #1
 800987c:	d907      	bls.n	800988e <_fwalk_reent+0x3a>
 800987e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009882:	3301      	adds	r3, #1
 8009884:	d003      	beq.n	800988e <_fwalk_reent+0x3a>
 8009886:	4629      	mov	r1, r5
 8009888:	4630      	mov	r0, r6
 800988a:	47c0      	blx	r8
 800988c:	4307      	orrs	r7, r0
 800988e:	3568      	adds	r5, #104	; 0x68
 8009890:	e7e9      	b.n	8009866 <_fwalk_reent+0x12>

08009892 <__retarget_lock_init_recursive>:
 8009892:	4770      	bx	lr

08009894 <__retarget_lock_acquire_recursive>:
 8009894:	4770      	bx	lr

08009896 <__retarget_lock_release_recursive>:
 8009896:	4770      	bx	lr

08009898 <__swhatbuf_r>:
 8009898:	b570      	push	{r4, r5, r6, lr}
 800989a:	460e      	mov	r6, r1
 800989c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098a0:	2900      	cmp	r1, #0
 80098a2:	b096      	sub	sp, #88	; 0x58
 80098a4:	4614      	mov	r4, r2
 80098a6:	461d      	mov	r5, r3
 80098a8:	da08      	bge.n	80098bc <__swhatbuf_r+0x24>
 80098aa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80098ae:	2200      	movs	r2, #0
 80098b0:	602a      	str	r2, [r5, #0]
 80098b2:	061a      	lsls	r2, r3, #24
 80098b4:	d410      	bmi.n	80098d8 <__swhatbuf_r+0x40>
 80098b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098ba:	e00e      	b.n	80098da <__swhatbuf_r+0x42>
 80098bc:	466a      	mov	r2, sp
 80098be:	f000 f903 	bl	8009ac8 <_fstat_r>
 80098c2:	2800      	cmp	r0, #0
 80098c4:	dbf1      	blt.n	80098aa <__swhatbuf_r+0x12>
 80098c6:	9a01      	ldr	r2, [sp, #4]
 80098c8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80098cc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80098d0:	425a      	negs	r2, r3
 80098d2:	415a      	adcs	r2, r3
 80098d4:	602a      	str	r2, [r5, #0]
 80098d6:	e7ee      	b.n	80098b6 <__swhatbuf_r+0x1e>
 80098d8:	2340      	movs	r3, #64	; 0x40
 80098da:	2000      	movs	r0, #0
 80098dc:	6023      	str	r3, [r4, #0]
 80098de:	b016      	add	sp, #88	; 0x58
 80098e0:	bd70      	pop	{r4, r5, r6, pc}
	...

080098e4 <__smakebuf_r>:
 80098e4:	898b      	ldrh	r3, [r1, #12]
 80098e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80098e8:	079d      	lsls	r5, r3, #30
 80098ea:	4606      	mov	r6, r0
 80098ec:	460c      	mov	r4, r1
 80098ee:	d507      	bpl.n	8009900 <__smakebuf_r+0x1c>
 80098f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80098f4:	6023      	str	r3, [r4, #0]
 80098f6:	6123      	str	r3, [r4, #16]
 80098f8:	2301      	movs	r3, #1
 80098fa:	6163      	str	r3, [r4, #20]
 80098fc:	b002      	add	sp, #8
 80098fe:	bd70      	pop	{r4, r5, r6, pc}
 8009900:	ab01      	add	r3, sp, #4
 8009902:	466a      	mov	r2, sp
 8009904:	f7ff ffc8 	bl	8009898 <__swhatbuf_r>
 8009908:	9900      	ldr	r1, [sp, #0]
 800990a:	4605      	mov	r5, r0
 800990c:	4630      	mov	r0, r6
 800990e:	f7ff f963 	bl	8008bd8 <_malloc_r>
 8009912:	b948      	cbnz	r0, 8009928 <__smakebuf_r+0x44>
 8009914:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009918:	059a      	lsls	r2, r3, #22
 800991a:	d4ef      	bmi.n	80098fc <__smakebuf_r+0x18>
 800991c:	f023 0303 	bic.w	r3, r3, #3
 8009920:	f043 0302 	orr.w	r3, r3, #2
 8009924:	81a3      	strh	r3, [r4, #12]
 8009926:	e7e3      	b.n	80098f0 <__smakebuf_r+0xc>
 8009928:	4b0d      	ldr	r3, [pc, #52]	; (8009960 <__smakebuf_r+0x7c>)
 800992a:	62b3      	str	r3, [r6, #40]	; 0x28
 800992c:	89a3      	ldrh	r3, [r4, #12]
 800992e:	6020      	str	r0, [r4, #0]
 8009930:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009934:	81a3      	strh	r3, [r4, #12]
 8009936:	9b00      	ldr	r3, [sp, #0]
 8009938:	6163      	str	r3, [r4, #20]
 800993a:	9b01      	ldr	r3, [sp, #4]
 800993c:	6120      	str	r0, [r4, #16]
 800993e:	b15b      	cbz	r3, 8009958 <__smakebuf_r+0x74>
 8009940:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009944:	4630      	mov	r0, r6
 8009946:	f000 f8d1 	bl	8009aec <_isatty_r>
 800994a:	b128      	cbz	r0, 8009958 <__smakebuf_r+0x74>
 800994c:	89a3      	ldrh	r3, [r4, #12]
 800994e:	f023 0303 	bic.w	r3, r3, #3
 8009952:	f043 0301 	orr.w	r3, r3, #1
 8009956:	81a3      	strh	r3, [r4, #12]
 8009958:	89a0      	ldrh	r0, [r4, #12]
 800995a:	4305      	orrs	r5, r0
 800995c:	81a5      	strh	r5, [r4, #12]
 800995e:	e7cd      	b.n	80098fc <__smakebuf_r+0x18>
 8009960:	080096f1 	.word	0x080096f1

08009964 <_malloc_usable_size_r>:
 8009964:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009968:	1f18      	subs	r0, r3, #4
 800996a:	2b00      	cmp	r3, #0
 800996c:	bfbc      	itt	lt
 800996e:	580b      	ldrlt	r3, [r1, r0]
 8009970:	18c0      	addlt	r0, r0, r3
 8009972:	4770      	bx	lr

08009974 <_raise_r>:
 8009974:	291f      	cmp	r1, #31
 8009976:	b538      	push	{r3, r4, r5, lr}
 8009978:	4604      	mov	r4, r0
 800997a:	460d      	mov	r5, r1
 800997c:	d904      	bls.n	8009988 <_raise_r+0x14>
 800997e:	2316      	movs	r3, #22
 8009980:	6003      	str	r3, [r0, #0]
 8009982:	f04f 30ff 	mov.w	r0, #4294967295
 8009986:	bd38      	pop	{r3, r4, r5, pc}
 8009988:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800998a:	b112      	cbz	r2, 8009992 <_raise_r+0x1e>
 800998c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009990:	b94b      	cbnz	r3, 80099a6 <_raise_r+0x32>
 8009992:	4620      	mov	r0, r4
 8009994:	f000 f830 	bl	80099f8 <_getpid_r>
 8009998:	462a      	mov	r2, r5
 800999a:	4601      	mov	r1, r0
 800999c:	4620      	mov	r0, r4
 800999e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099a2:	f000 b817 	b.w	80099d4 <_kill_r>
 80099a6:	2b01      	cmp	r3, #1
 80099a8:	d00a      	beq.n	80099c0 <_raise_r+0x4c>
 80099aa:	1c59      	adds	r1, r3, #1
 80099ac:	d103      	bne.n	80099b6 <_raise_r+0x42>
 80099ae:	2316      	movs	r3, #22
 80099b0:	6003      	str	r3, [r0, #0]
 80099b2:	2001      	movs	r0, #1
 80099b4:	e7e7      	b.n	8009986 <_raise_r+0x12>
 80099b6:	2400      	movs	r4, #0
 80099b8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80099bc:	4628      	mov	r0, r5
 80099be:	4798      	blx	r3
 80099c0:	2000      	movs	r0, #0
 80099c2:	e7e0      	b.n	8009986 <_raise_r+0x12>

080099c4 <raise>:
 80099c4:	4b02      	ldr	r3, [pc, #8]	; (80099d0 <raise+0xc>)
 80099c6:	4601      	mov	r1, r0
 80099c8:	6818      	ldr	r0, [r3, #0]
 80099ca:	f7ff bfd3 	b.w	8009974 <_raise_r>
 80099ce:	bf00      	nop
 80099d0:	2000011c 	.word	0x2000011c

080099d4 <_kill_r>:
 80099d4:	b538      	push	{r3, r4, r5, lr}
 80099d6:	4d07      	ldr	r5, [pc, #28]	; (80099f4 <_kill_r+0x20>)
 80099d8:	2300      	movs	r3, #0
 80099da:	4604      	mov	r4, r0
 80099dc:	4608      	mov	r0, r1
 80099de:	4611      	mov	r1, r2
 80099e0:	602b      	str	r3, [r5, #0]
 80099e2:	f7f8 fe19 	bl	8002618 <_kill>
 80099e6:	1c43      	adds	r3, r0, #1
 80099e8:	d102      	bne.n	80099f0 <_kill_r+0x1c>
 80099ea:	682b      	ldr	r3, [r5, #0]
 80099ec:	b103      	cbz	r3, 80099f0 <_kill_r+0x1c>
 80099ee:	6023      	str	r3, [r4, #0]
 80099f0:	bd38      	pop	{r3, r4, r5, pc}
 80099f2:	bf00      	nop
 80099f4:	20007da4 	.word	0x20007da4

080099f8 <_getpid_r>:
 80099f8:	f7f8 be06 	b.w	8002608 <_getpid>

080099fc <__sread>:
 80099fc:	b510      	push	{r4, lr}
 80099fe:	460c      	mov	r4, r1
 8009a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a04:	f000 f894 	bl	8009b30 <_read_r>
 8009a08:	2800      	cmp	r0, #0
 8009a0a:	bfab      	itete	ge
 8009a0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009a0e:	89a3      	ldrhlt	r3, [r4, #12]
 8009a10:	181b      	addge	r3, r3, r0
 8009a12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009a16:	bfac      	ite	ge
 8009a18:	6563      	strge	r3, [r4, #84]	; 0x54
 8009a1a:	81a3      	strhlt	r3, [r4, #12]
 8009a1c:	bd10      	pop	{r4, pc}

08009a1e <__swrite>:
 8009a1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a22:	461f      	mov	r7, r3
 8009a24:	898b      	ldrh	r3, [r1, #12]
 8009a26:	05db      	lsls	r3, r3, #23
 8009a28:	4605      	mov	r5, r0
 8009a2a:	460c      	mov	r4, r1
 8009a2c:	4616      	mov	r6, r2
 8009a2e:	d505      	bpl.n	8009a3c <__swrite+0x1e>
 8009a30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a34:	2302      	movs	r3, #2
 8009a36:	2200      	movs	r2, #0
 8009a38:	f000 f868 	bl	8009b0c <_lseek_r>
 8009a3c:	89a3      	ldrh	r3, [r4, #12]
 8009a3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a46:	81a3      	strh	r3, [r4, #12]
 8009a48:	4632      	mov	r2, r6
 8009a4a:	463b      	mov	r3, r7
 8009a4c:	4628      	mov	r0, r5
 8009a4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a52:	f000 b817 	b.w	8009a84 <_write_r>

08009a56 <__sseek>:
 8009a56:	b510      	push	{r4, lr}
 8009a58:	460c      	mov	r4, r1
 8009a5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a5e:	f000 f855 	bl	8009b0c <_lseek_r>
 8009a62:	1c43      	adds	r3, r0, #1
 8009a64:	89a3      	ldrh	r3, [r4, #12]
 8009a66:	bf15      	itete	ne
 8009a68:	6560      	strne	r0, [r4, #84]	; 0x54
 8009a6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009a6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009a72:	81a3      	strheq	r3, [r4, #12]
 8009a74:	bf18      	it	ne
 8009a76:	81a3      	strhne	r3, [r4, #12]
 8009a78:	bd10      	pop	{r4, pc}

08009a7a <__sclose>:
 8009a7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a7e:	f000 b813 	b.w	8009aa8 <_close_r>
	...

08009a84 <_write_r>:
 8009a84:	b538      	push	{r3, r4, r5, lr}
 8009a86:	4d07      	ldr	r5, [pc, #28]	; (8009aa4 <_write_r+0x20>)
 8009a88:	4604      	mov	r4, r0
 8009a8a:	4608      	mov	r0, r1
 8009a8c:	4611      	mov	r1, r2
 8009a8e:	2200      	movs	r2, #0
 8009a90:	602a      	str	r2, [r5, #0]
 8009a92:	461a      	mov	r2, r3
 8009a94:	f7f8 fdf7 	bl	8002686 <_write>
 8009a98:	1c43      	adds	r3, r0, #1
 8009a9a:	d102      	bne.n	8009aa2 <_write_r+0x1e>
 8009a9c:	682b      	ldr	r3, [r5, #0]
 8009a9e:	b103      	cbz	r3, 8009aa2 <_write_r+0x1e>
 8009aa0:	6023      	str	r3, [r4, #0]
 8009aa2:	bd38      	pop	{r3, r4, r5, pc}
 8009aa4:	20007da4 	.word	0x20007da4

08009aa8 <_close_r>:
 8009aa8:	b538      	push	{r3, r4, r5, lr}
 8009aaa:	4d06      	ldr	r5, [pc, #24]	; (8009ac4 <_close_r+0x1c>)
 8009aac:	2300      	movs	r3, #0
 8009aae:	4604      	mov	r4, r0
 8009ab0:	4608      	mov	r0, r1
 8009ab2:	602b      	str	r3, [r5, #0]
 8009ab4:	f7f8 fe03 	bl	80026be <_close>
 8009ab8:	1c43      	adds	r3, r0, #1
 8009aba:	d102      	bne.n	8009ac2 <_close_r+0x1a>
 8009abc:	682b      	ldr	r3, [r5, #0]
 8009abe:	b103      	cbz	r3, 8009ac2 <_close_r+0x1a>
 8009ac0:	6023      	str	r3, [r4, #0]
 8009ac2:	bd38      	pop	{r3, r4, r5, pc}
 8009ac4:	20007da4 	.word	0x20007da4

08009ac8 <_fstat_r>:
 8009ac8:	b538      	push	{r3, r4, r5, lr}
 8009aca:	4d07      	ldr	r5, [pc, #28]	; (8009ae8 <_fstat_r+0x20>)
 8009acc:	2300      	movs	r3, #0
 8009ace:	4604      	mov	r4, r0
 8009ad0:	4608      	mov	r0, r1
 8009ad2:	4611      	mov	r1, r2
 8009ad4:	602b      	str	r3, [r5, #0]
 8009ad6:	f7f8 fdfe 	bl	80026d6 <_fstat>
 8009ada:	1c43      	adds	r3, r0, #1
 8009adc:	d102      	bne.n	8009ae4 <_fstat_r+0x1c>
 8009ade:	682b      	ldr	r3, [r5, #0]
 8009ae0:	b103      	cbz	r3, 8009ae4 <_fstat_r+0x1c>
 8009ae2:	6023      	str	r3, [r4, #0]
 8009ae4:	bd38      	pop	{r3, r4, r5, pc}
 8009ae6:	bf00      	nop
 8009ae8:	20007da4 	.word	0x20007da4

08009aec <_isatty_r>:
 8009aec:	b538      	push	{r3, r4, r5, lr}
 8009aee:	4d06      	ldr	r5, [pc, #24]	; (8009b08 <_isatty_r+0x1c>)
 8009af0:	2300      	movs	r3, #0
 8009af2:	4604      	mov	r4, r0
 8009af4:	4608      	mov	r0, r1
 8009af6:	602b      	str	r3, [r5, #0]
 8009af8:	f7f8 fdfd 	bl	80026f6 <_isatty>
 8009afc:	1c43      	adds	r3, r0, #1
 8009afe:	d102      	bne.n	8009b06 <_isatty_r+0x1a>
 8009b00:	682b      	ldr	r3, [r5, #0]
 8009b02:	b103      	cbz	r3, 8009b06 <_isatty_r+0x1a>
 8009b04:	6023      	str	r3, [r4, #0]
 8009b06:	bd38      	pop	{r3, r4, r5, pc}
 8009b08:	20007da4 	.word	0x20007da4

08009b0c <_lseek_r>:
 8009b0c:	b538      	push	{r3, r4, r5, lr}
 8009b0e:	4d07      	ldr	r5, [pc, #28]	; (8009b2c <_lseek_r+0x20>)
 8009b10:	4604      	mov	r4, r0
 8009b12:	4608      	mov	r0, r1
 8009b14:	4611      	mov	r1, r2
 8009b16:	2200      	movs	r2, #0
 8009b18:	602a      	str	r2, [r5, #0]
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	f7f8 fdf6 	bl	800270c <_lseek>
 8009b20:	1c43      	adds	r3, r0, #1
 8009b22:	d102      	bne.n	8009b2a <_lseek_r+0x1e>
 8009b24:	682b      	ldr	r3, [r5, #0]
 8009b26:	b103      	cbz	r3, 8009b2a <_lseek_r+0x1e>
 8009b28:	6023      	str	r3, [r4, #0]
 8009b2a:	bd38      	pop	{r3, r4, r5, pc}
 8009b2c:	20007da4 	.word	0x20007da4

08009b30 <_read_r>:
 8009b30:	b538      	push	{r3, r4, r5, lr}
 8009b32:	4d07      	ldr	r5, [pc, #28]	; (8009b50 <_read_r+0x20>)
 8009b34:	4604      	mov	r4, r0
 8009b36:	4608      	mov	r0, r1
 8009b38:	4611      	mov	r1, r2
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	602a      	str	r2, [r5, #0]
 8009b3e:	461a      	mov	r2, r3
 8009b40:	f7f8 fd84 	bl	800264c <_read>
 8009b44:	1c43      	adds	r3, r0, #1
 8009b46:	d102      	bne.n	8009b4e <_read_r+0x1e>
 8009b48:	682b      	ldr	r3, [r5, #0]
 8009b4a:	b103      	cbz	r3, 8009b4e <_read_r+0x1e>
 8009b4c:	6023      	str	r3, [r4, #0]
 8009b4e:	bd38      	pop	{r3, r4, r5, pc}
 8009b50:	20007da4 	.word	0x20007da4

08009b54 <_init>:
 8009b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b56:	bf00      	nop
 8009b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b5a:	bc08      	pop	{r3}
 8009b5c:	469e      	mov	lr, r3
 8009b5e:	4770      	bx	lr

08009b60 <_fini>:
 8009b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b62:	bf00      	nop
 8009b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b66:	bc08      	pop	{r3}
 8009b68:	469e      	mov	lr, r3
 8009b6a:	4770      	bx	lr
