Reading OpenROAD database at '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/43-openroad-resizertimingpostgrt/dynamic_noise_reduction.odb'…
Reading library file at '/foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dynamic_noise_reduction
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     6943
Number of terminals:      52
Number of snets:          2
Number of nets:           3303

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 329.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 108313.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 15644.
[INFO DRT-0033] via shape region query size = 7920.
[INFO DRT-0033] met2 shape region query size = 2656.
[INFO DRT-0033] via2 shape region query size = 6160.
[INFO DRT-0033] met3 shape region query size = 2674.
[INFO DRT-0033] via3 shape region query size = 6160.
[INFO DRT-0033] met4 shape region query size = 1006.
[INFO DRT-0033] via4 shape region query size = 392.
[INFO DRT-0033] met5 shape region query size = 126.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1280 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 323 unique inst patterns.
[INFO DRT-0084]   Complete 2296 groups.
#scanned instances     = 6943
#unique  instances     = 329
#stdCellGenAp          = 9461
#stdCellValidPlanarAp  = 62
#stdCellValidViaAp     = 7338
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11586
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:32, elapsed time = 00:00:20, memory = 164.71 (MB), peak = 164.71 (MB)

[INFO DRT-0157] Number of guides:     23390

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 72 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 72 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8644.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6879.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3260.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 60.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 11906 vertical wires in 2 frboxes and 6939 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 779 vertical wires in 2 frboxes and 1776 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 232.87 (MB), peak = 232.87 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 232.87 (MB), peak = 232.87 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 327.04 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 348.19 (MB).
    Completing 30% with 288 violations.
    elapsed time = 00:00:02, memory = 295.34 (MB).
    Completing 40% with 288 violations.
    elapsed time = 00:00:04, memory = 399.74 (MB).
    Completing 50% with 288 violations.
    elapsed time = 00:00:05, memory = 407.73 (MB).
    Completing 60% with 543 violations.
    elapsed time = 00:00:06, memory = 399.22 (MB).
    Completing 70% with 543 violations.
    elapsed time = 00:00:08, memory = 411.08 (MB).
    Completing 80% with 850 violations.
    elapsed time = 00:00:09, memory = 412.11 (MB).
    Completing 90% with 850 violations.
    elapsed time = 00:00:10, memory = 456.97 (MB).
    Completing 100% with 1077 violations.
    elapsed time = 00:00:12, memory = 443.05 (MB).
[INFO DRT-0199]   Number of violations = 1167.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      3      0      0      0
Metal Spacing       37      0    247     18     17
Min Hole             0      0      1      0      0
Recheck              0      0     70     20      0
Short                0      1    745      8      0
[INFO DRT-0267] cpu time = 00:01:18, elapsed time = 00:00:12, memory = 775.11 (MB), peak = 775.11 (MB)
Total wire length = 115229 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 59615 um.
Total wire length on LAYER met2 = 53729 um.
Total wire length on LAYER met3 = 1504 um.
Total wire length on LAYER met4 = 380 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22420.
Up-via summary (total 22420):

------------------------
 FR_MASTERSLICE        0
            li1    11589
           met1    10740
           met2       87
           met3        4
           met4        0
------------------------
                   22420


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1167 violations.
    elapsed time = 00:00:00, memory = 776.66 (MB).
    Completing 20% with 1167 violations.
    elapsed time = 00:00:02, memory = 794.19 (MB).
    Completing 30% with 902 violations.
    elapsed time = 00:00:03, memory = 794.19 (MB).
    Completing 40% with 902 violations.
    elapsed time = 00:00:04, memory = 829.25 (MB).
    Completing 50% with 902 violations.
    elapsed time = 00:00:05, memory = 815.05 (MB).
    Completing 60% with 730 violations.
    elapsed time = 00:00:06, memory = 797.26 (MB).
    Completing 70% with 730 violations.
    elapsed time = 00:00:07, memory = 797.26 (MB).
    Completing 80% with 535 violations.
    elapsed time = 00:00:09, memory = 811.18 (MB).
    Completing 90% with 535 violations.
    elapsed time = 00:00:10, memory = 829.74 (MB).
    Completing 100% with 377 violations.
    elapsed time = 00:00:11, memory = 812.73 (MB).
[INFO DRT-0199]   Number of violations = 377.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0     99      9
Short                0    266      1
[INFO DRT-0267] cpu time = 00:01:12, elapsed time = 00:00:12, memory = 815.82 (MB), peak = 831.82 (MB)
Total wire length = 114813 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 59169 um.
Total wire length on LAYER met2 = 53734 um.
Total wire length on LAYER met3 = 1524 um.
Total wire length on LAYER met4 = 384 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22433.
Up-via summary (total 22433):

------------------------
 FR_MASTERSLICE        0
            li1    11584
           met1    10757
           met2       88
           met3        4
           met4        0
------------------------
                   22433


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 377 violations.
    elapsed time = 00:00:00, memory = 815.82 (MB).
    Completing 20% with 377 violations.
    elapsed time = 00:00:01, memory = 816.34 (MB).
    Completing 30% with 355 violations.
    elapsed time = 00:00:02, memory = 817.11 (MB).
    Completing 40% with 355 violations.
    elapsed time = 00:00:03, memory = 818.40 (MB).
    Completing 50% with 355 violations.
    elapsed time = 00:00:04, memory = 819.43 (MB).
    Completing 60% with 371 violations.
    elapsed time = 00:00:05, memory = 819.43 (MB).
    Completing 70% with 371 violations.
    elapsed time = 00:00:06, memory = 820.46 (MB).
    Completing 80% with 356 violations.
    elapsed time = 00:00:08, memory = 820.46 (MB).
    Completing 90% with 356 violations.
    elapsed time = 00:00:08, memory = 822.52 (MB).
    Completing 100% with 358 violations.
    elapsed time = 00:00:10, memory = 822.52 (MB).
[INFO DRT-0199]   Number of violations = 358.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0     93      3
Short                0    260      0
[INFO DRT-0267] cpu time = 00:01:03, elapsed time = 00:00:10, memory = 822.52 (MB), peak = 831.82 (MB)
Total wire length = 114766 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 59184 um.
Total wire length on LAYER met2 = 53679 um.
Total wire length on LAYER met3 = 1523 um.
Total wire length on LAYER met4 = 379 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22378.
Up-via summary (total 22378):

------------------------
 FR_MASTERSLICE        0
            li1    11584
           met1    10706
           met2       84
           met3        4
           met4        0
------------------------
                   22378


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 358 violations.
    elapsed time = 00:00:00, memory = 822.52 (MB).
    Completing 20% with 358 violations.
    elapsed time = 00:00:00, memory = 823.04 (MB).
    Completing 30% with 282 violations.
    elapsed time = 00:00:01, memory = 823.04 (MB).
    Completing 40% with 282 violations.
    elapsed time = 00:00:01, memory = 823.04 (MB).
    Completing 50% with 282 violations.
    elapsed time = 00:00:01, memory = 823.04 (MB).
    Completing 60% with 211 violations.
    elapsed time = 00:00:02, memory = 823.04 (MB).
    Completing 70% with 211 violations.
    elapsed time = 00:00:03, memory = 823.04 (MB).
    Completing 80% with 127 violations.
    elapsed time = 00:00:04, memory = 823.04 (MB).
    Completing 90% with 127 violations.
    elapsed time = 00:00:05, memory = 823.04 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:07, memory = 825.88 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met1
Metal Spacing       10
Short               23
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:07, memory = 825.88 (MB), peak = 831.82 (MB)
Total wire length = 114764 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 58631 um.
Total wire length on LAYER met2 = 53778 um.
Total wire length on LAYER met3 = 1975 um.
Total wire length on LAYER met4 = 379 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22612.
Up-via summary (total 22612):

------------------------
 FR_MASTERSLICE        0
            li1    11584
           met1    10857
           met2      167
           met3        4
           met4        0
------------------------
                   22612


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 825.88 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 825.88 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:00, memory = 825.88 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:00, memory = 825.88 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:00, memory = 825.88 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 827.42 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 827.42 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 827.42 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 827.42 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 827.42 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 827.42 (MB), peak = 831.82 (MB)
Total wire length = 114746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 58518 um.
Total wire length on LAYER met2 = 53768 um.
Total wire length on LAYER met3 = 2080 um.
Total wire length on LAYER met4 = 379 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22636.
Up-via summary (total 22636):

------------------------
 FR_MASTERSLICE        0
            li1    11584
           met1    10863
           met2      185
           met3        4
           met4        0
------------------------
                   22636


[INFO DRT-0198] Complete detail routing.
Total wire length = 114746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 58518 um.
Total wire length on LAYER met2 = 53768 um.
Total wire length on LAYER met3 = 2080 um.
Total wire length on LAYER met4 = 379 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22636.
Up-via summary (total 22636):

------------------------
 FR_MASTERSLICE        0
            li1    11584
           met1    10863
           met2      185
           met3        4
           met4        0
------------------------
                   22636


[INFO DRT-0267] cpu time = 00:04:09, elapsed time = 00:00:43, memory = 827.42 (MB), peak = 831.82 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               350    1313.76
  Tap cell                               3274    4096.43
  Antenna cell                             49     122.62
  Clock buffer                              4      88.84
  Timing Repair Buffer                    272    1722.90
  Inverter                                 68     282.77
  Sequential cell                          16     426.66
  Multi-Input combinational cell         2910   22153.75
  Total                                  6943   30207.72
Writing OpenROAD database to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/45-openroad-detailedrouting/dynamic_noise_reduction.odb'…
Writing netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/45-openroad-detailedrouting/dynamic_noise_reduction.nl.v'…
Writing powered netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/45-openroad-detailedrouting/dynamic_noise_reduction.pnl.v'…
Writing layout to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/45-openroad-detailedrouting/dynamic_noise_reduction.def'…
Writing timing constraints to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/45-openroad-detailedrouting/dynamic_noise_reduction.sdc'…
