/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] _00_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_15z;
  wire [16:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  reg [2:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_3z;
  wire [21:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  reg [6:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_7z + celloutsig_1_13z[6:4];
  assign celloutsig_1_19z = { celloutsig_1_0z[11:7], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_10z } + { in_data[125:121], celloutsig_1_3z };
  assign celloutsig_0_6z = { celloutsig_0_2z[1:0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z } + { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, _00_[3:0] };
  assign celloutsig_0_9z = { celloutsig_0_1z[1:0], _00_[3:0] } + { celloutsig_0_7z[0], _00_[3:0], celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[86:82], celloutsig_0_0z } + { in_data[20:18], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_9z[5], celloutsig_0_4z, _00_[3:0] } + { celloutsig_0_1z[2:0], celloutsig_0_7z };
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_10z } + { celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_19z = celloutsig_0_6z[10:1] + celloutsig_0_15z[14:5];
  assign celloutsig_1_5z = { in_data[135:131], celloutsig_1_1z, celloutsig_1_1z } + in_data[171:165];
  reg [3:0] _10_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _10_ <= 4'h0;
    else _10_ <= celloutsig_0_2z;
  assign _00_[3:0] = _10_;
  assign celloutsig_0_5z = { celloutsig_0_1z[5:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z } * { _00_[2:1], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_8z = in_data[93:83] * { celloutsig_0_2z[3], _00_[3:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_8z[5:2], celloutsig_0_8z } * { celloutsig_0_12z[4:2], celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_8z[2:1], celloutsig_0_15z } * { celloutsig_0_5z[11:1], celloutsig_0_10z };
  assign celloutsig_0_20z = celloutsig_0_5z[11:1] * { celloutsig_0_18z[10:2], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[27:25], celloutsig_0_0z } * { celloutsig_0_1z[5:4], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[150:134] * in_data[153:137];
  assign celloutsig_1_3z = { in_data[148:147], celloutsig_1_1z } * { celloutsig_1_0z[1:0], celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[162:141] * in_data[134:113];
  assign celloutsig_1_7z = { celloutsig_1_4z[6:5], celloutsig_1_1z } * celloutsig_1_0z[10:8];
  assign celloutsig_1_13z = celloutsig_1_0z[13:3] * in_data[171:161];
  assign celloutsig_0_0z = & in_data[54:38];
  assign celloutsig_0_4z = & { celloutsig_0_1z, in_data[24:11] };
  assign celloutsig_0_11z = & { celloutsig_0_8z, _00_[3:0] };
  assign celloutsig_0_13z = & { celloutsig_0_8z, _00_[3:0], celloutsig_0_5z, in_data[54:38] };
  assign celloutsig_1_1z = & in_data[132:124];
  assign celloutsig_1_10z = & { celloutsig_1_3z, celloutsig_1_0z[14:3] };
  assign celloutsig_1_11z = & { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z[13:0], in_data[132:124] };
  always_latch
    if (!clkin_data[0]) celloutsig_0_7z = 3'h0;
    else if (!clkin_data[64]) celloutsig_0_7z = celloutsig_0_2z[2:0];
  always_latch
    if (clkin_data[32]) celloutsig_1_6z = 7'h00;
    else if (clkin_data[96]) celloutsig_1_6z = celloutsig_1_4z[13:7];
  assign _00_[11:4] = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign { out_data[130:128], out_data[103:96], out_data[41:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
