// Seed: 2350516607
module module_0;
  id_1 :
  assert property (@(posedge -1, posedge id_1) -1)
  else;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout supply0 id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_3 modCall_1 ();
endmodule
module module_3;
endmodule
