
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.108949                       # Number of seconds simulated
sim_ticks                                108948609216                       # Number of ticks simulated
final_tick                               638586326526                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156684                       # Simulator instruction rate (inst/s)
host_op_rate                                   197907                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7725892                       # Simulator tick rate (ticks/s)
host_mem_usage                               16897152                       # Number of bytes of host memory used
host_seconds                                 14101.75                       # Real time elapsed on the host
sim_insts                                  2209516501                       # Number of instructions simulated
sim_ops                                    2790835270                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     11090432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      9419520                       # Number of bytes read from this memory
system.physmem.bytes_read::total             20512896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1775872                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1775872                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        86644                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        73590                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                160257                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13874                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13874                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    101795076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     86458378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               188280476                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11749                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15273                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16300089                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16300089                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16300089                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    101795076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     86458378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              204580565                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               261267649                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21396365                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17432448                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1905636                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8387121                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8102546                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230692                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86412                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192903576                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120338348                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21396365                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10333238                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25428279                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5679035                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      14675554                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11796910                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    236752662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.977411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211324383     89.26%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722669      1.15%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2135722      0.90%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2294918      0.97%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1955279      0.83%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1089072      0.46%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746185      0.32%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1937642      0.82%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12546792      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    236752662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081894                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.460594                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190633232                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     16985107                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25279383                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       116205                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3738731                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3642878                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6522                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145277607                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51648                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3738731                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190892832                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       13647916                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2207059                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25142914                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1123198                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145062478                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1540                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        431830                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       558846                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9937                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202971341                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676031383                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676031383                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34520635                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32605                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16525                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3603129                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13963717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7842381                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295730                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1746879                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144542813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32603                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137167067                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80610                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20086089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41596004                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          443                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    236752662                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579369                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.286659                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    178892365     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24376394     10.30%     85.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12323247      5.21%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7989989      3.37%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6579088      2.78%     97.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2577541      1.09%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3181385      1.34%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779379      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53274      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    236752662                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962300     75.32%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145803     11.41%     86.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169472     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113733309     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007298      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13607545      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7802835      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137167067                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.525006                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277575                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009314                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512444981                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164662231                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133361477                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138444642                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       148928                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1812117                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          726                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       132815                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          551                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3738731                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       12900976                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       307356                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144575416                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1441                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13963717                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7842381                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16523                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        241415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12501                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          726                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1133362                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065974                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199336                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134585216                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13479207                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581851                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21281684                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19212068                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802477                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.515124                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133364692                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133361477                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79219603                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213517513                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.510440                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371022                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22118536                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1926708                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    233013931                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.525575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.377581                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183241795     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23326079     10.01%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10817009      4.64%     93.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820994      2.07%     95.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3653513      1.57%     96.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544151      0.66%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1537271      0.66%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1100101      0.47%     98.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973018      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    233013931                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973018                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           374625812                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292908604                       # The number of ROB writes
system.switch_cpus0.timesIdled                2839939                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24514987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.612676                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.612676                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.382749                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.382749                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608419143                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183762673                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137943728                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               261267560                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22887615                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18543769                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2096557                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9086922                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8623132                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2568813                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94832                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    193386631                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127309530                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22887615                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11191945                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27881618                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6432195                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5131409                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12099596                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2094676                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230690098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.678050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.050198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       202808480     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2595110      1.12%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2040080      0.88%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4803922      2.08%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1033551      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1608593      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1235910      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          775814      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13788638      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230690098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087602                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.487276                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191222546                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7359353                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27766510                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        95265                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4246420                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3944619                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44689                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156107697                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82744                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4246420                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       191752879                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2286219                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3546337                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27297459                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1560780                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155969207                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        42593                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        289052                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       560572                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       247040                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219429517                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    727869342                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    727869342                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178129540                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        41299765                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37180                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19918                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4967828                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15152537                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7527432                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       141566                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1676396                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154854622                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145454992                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       148146                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25875158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53905818                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2657                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230690098                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.630521                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.301676                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167975815     72.81%     72.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26878729     11.65%     84.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13036898      5.65%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8715532      3.78%     93.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8049487      3.49%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2708789      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2794268      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       396270      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       134310      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230690098                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         418233     59.37%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        142423     20.22%     79.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143771     20.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122173734     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2204469      1.52%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17254      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13592201      9.34%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7467334      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145454992                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.556728                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             704427                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004843                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    522452655                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180767451                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141720598                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146159419                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368916                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3429604                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1057                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          506                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       195807                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4246420                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1465812                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       101633                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154891789                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        19249                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15152537                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7527432                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19911                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         85893                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          506                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1139448                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1188316                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2327764                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142805238                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13123464                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2649754                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20589438                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20243735                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7465974                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.546586                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141721424                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141720598                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83941698                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231767566                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.542435                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362181                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104353973                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128156395                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26736167                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34508                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2097447                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226443678                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.565953                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.370849                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172645302     76.24%     76.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25313576     11.18%     87.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11050624      4.88%     92.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6283644      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4549469      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1785905      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1380947      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       996132      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2438079      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226443678                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104353973                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128156395                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19054533                       # Number of memory references committed
system.switch_cpus1.commit.loads             11722911                       # Number of loads committed
system.switch_cpus1.commit.membars              17254                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18413414                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115473685                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2609015                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2438079                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           378898161                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          314031843                       # The number of ROB writes
system.switch_cpus1.timesIdled                3134560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               30577462                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104353973                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128156395                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104353973                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.503667                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.503667                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.399414                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.399414                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643256349                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197379996                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144180217                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34508                       # number of misc regfile writes
system.l2.replacements                         166582                       # number of replacements
system.l2.tagsinuse                               512                       # Cycle average of tags in use
system.l2.total_refs                            21254                       # Total number of references to valid blocks.
system.l2.sampled_refs                         167094                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.127198                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            20.873567                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.028305                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    287.299133                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.034697                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    202.881990                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.604184                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.278124                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.040769                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000055                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.561131                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000068                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.396254                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.001180                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000543                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8998                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2908                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   11906                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15617                       # number of Writeback hits
system.l2.Writeback_hits::total                 15617                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8998                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2908                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11906                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8998                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2908                       # number of overall hits
system.l2.overall_hits::total                   11906                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        86644                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        73592                       # number of ReadReq misses
system.l2.ReadReq_misses::total                160259                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        86644                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        73592                       # number of demand (read+write) misses
system.l2.demand_misses::total                 160259                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        86644                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        73592                       # number of overall misses
system.l2.overall_misses::total                160259                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1482279                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  14561392504                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2086752                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  12256331604                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     26821293139                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1482279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  14561392504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2086752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  12256331604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26821293139                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1482279                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  14561392504                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2086752                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  12256331604                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26821293139                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95642                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        76500                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              172165                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15617                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15617                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95642                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        76500                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               172165                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95642                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        76500                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              172165                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.905920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.961987                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.930845                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.905920                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.961987                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.930845                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.905920                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.961987                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.930845                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148227.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168060.021513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 160519.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166544.347266                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167362.164615                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148227.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168060.021513                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 160519.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166544.347266                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167362.164615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148227.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168060.021513                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 160519.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166544.347266                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167362.164615                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13874                       # number of writebacks
system.l2.writebacks::total                     13874                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        86644                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        73592                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           160259                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        86644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        73592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            160259                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        86644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        73592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           160259                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       899128                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   9519511038                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1330577                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   7968741910                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  17490482653                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       899128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   9519511038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1330577                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   7968741910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17490482653                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       899128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   9519511038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1330577                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   7968741910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17490482653                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.905920                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.961987                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.930845                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.905920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.961987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.930845                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.905920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.961987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.930845                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89912.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109869.247011                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102352.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108282.719725                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109138.848071                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89912.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109869.247011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 102352.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108282.719725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109138.848071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89912.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109869.247011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 102352.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108282.719725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109138.848071                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.810337                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011804550                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849734.095064                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.810337                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015722                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876299                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11796900                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11796900                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11796900                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11796900                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11796900                       # number of overall hits
system.cpu0.icache.overall_hits::total       11796900                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1687920                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1687920                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1687920                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1687920                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1687920                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1687920                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11796910                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11796910                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11796910                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11796910                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11796910                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11796910                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       168792                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       168792                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       168792                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       168792                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       168792                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       168792                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1582920                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1582920                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1582920                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1582920                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1582920                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1582920                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       158292                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       158292                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       158292                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       158292                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       158292                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       158292                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95642                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190963418                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95898                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1991.318046                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.610943                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.389057                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916449                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083551                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10379256                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10379256                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677219                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677219                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16370                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16370                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18056475                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18056475                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18056475                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18056475                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399508                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399508                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           93                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           93                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399601                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399601                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399601                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399601                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  68085896641                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  68085896641                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8580969                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8580969                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  68094477610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  68094477610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  68094477610                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  68094477610                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10778764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10778764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18456076                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18456076                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18456076                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18456076                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037064                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037064                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021651                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021651                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021651                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021651                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 170424.363570                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 170424.363570                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 92268.483871                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92268.483871                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 170406.174184                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 170406.174184                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 170406.174184                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 170406.174184                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8022                       # number of writebacks
system.cpu0.dcache.writebacks::total             8022                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303866                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303866                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           93                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           93                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303959                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303959                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303959                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303959                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95642                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95642                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95642                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95642                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15875824997                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15875824997                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15875824997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15875824997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15875824997                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15875824997                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005182                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005182                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005182                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005182                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 165992.189592                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 165992.189592                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 165992.189592                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 165992.189592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 165992.189592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 165992.189592                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997149                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017269731                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071832.446029                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997149                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12099582                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12099582                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12099582                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12099582                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12099582                       # number of overall hits
system.cpu1.icache.overall_hits::total       12099582                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2497176                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2497176                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2497176                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2497176                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2497176                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2497176                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12099596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12099596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12099596                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12099596                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12099596                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12099596                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 178369.714286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 178369.714286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 178369.714286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 178369.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 178369.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 178369.714286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2195252                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2195252                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2195252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2195252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2195252                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2195252                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 168865.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 168865.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 168865.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 168865.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 168865.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 168865.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 76498                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180988094                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76754                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2358.028168                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.248527                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.751473                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903315                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096685                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9832207                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9832207                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7297114                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7297114                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19650                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19650                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17254                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17254                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17129321                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17129321                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17129321                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17129321                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183227                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183227                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       183227                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        183227                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       183227                       # number of overall misses
system.cpu1.dcache.overall_misses::total       183227                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  33420996353                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  33420996353                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  33420996353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  33420996353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  33420996353                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  33420996353                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10015434                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10015434                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7297114                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7297114                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17254                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17254                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17312548                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17312548                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17312548                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17312548                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018294                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018294                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010583                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010583                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010583                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010583                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 182402.136983                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 182402.136983                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 182402.136983                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 182402.136983                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 182402.136983                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 182402.136983                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7595                       # number of writebacks
system.cpu1.dcache.writebacks::total             7595                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106727                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106727                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106727                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106727                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106727                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106727                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        76500                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        76500                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        76500                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        76500                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        76500                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        76500                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  13076288619                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13076288619                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  13076288619                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13076288619                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  13076288619                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13076288619                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004419                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004419                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004419                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004419                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 170931.877373                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 170931.877373                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 170931.877373                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 170931.877373                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 170931.877373                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 170931.877373                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
