# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 340 3.2e-05 1024 0.022 310 344064 124.001 33.5711 337.812 1044.53 1540.14 1540.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 340 3.2e-05 1024 0.022 310 345600 124.062 34.7976 354.339 1044.52 1557.95 1558.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 340 3.2e-05 1024 0.022 310 343040 123.873 33.6099 368.94 1044.72 1571.36 1571.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 340 3.2e-05 1024 0.022 310 344064 124.443 33.7189 334.29 1046.76 1539.44 1539.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 340 3.2e-05 1024 0.022 310 345600 124.625 33.7321 332.183 1048.18 1538.95 1539.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 340 3.2e-05 1024 0.022 310 336896 123.799 33.5582 327.464 1039.37 1524.42 1524.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 340 3.2e-05 1024 0.022 310 337920 124.324 33.572 321.572 1041.22 1520.91 1521.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 340 3.2e-05 1024 0.022 310 344064 123.751 33.577 313.931 1043.9 1515.4 1515.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 340 3.2e-05 1024 0.022 310 331776 124.302 33.706 218.661 1039.38 1416.27 1416.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 340 3.2e-05 1024 0.022 310 345600 123.924 34.695 245.784 1048.29 1452.92 1453.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 340 3.2e-05 1024 0.022 310 327680 124.177 33.6425 272.67 1034.08 1464.8 1464.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 340 3.2e-05 1024 0.022 315 348160 123.975 33.684 392.945 1046.51 1597.35 1597.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 340 3.2e-05 1024 0.022 315 348160 124.076 33.7051 380.772 1047.38 1586.16 1586.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 340 3.2e-05 1024 0.022 315 347136 123.942 33.6684 346.358 1046.55 1550.74 1550.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 340 3.2e-05 1024 0.022 315 344064 124.086 33.7536 344.946 1043.27 1546.28 1546.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 340 3.2e-05 1024 0.022 315 344064 124.114 33.6248 320.668 1044.7 1523.32 1523.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 340 3.2e-05 1024 0.022 315 345600 123.868 33.6541 354.406 1045.29 1557.44 1557.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 340 3.2e-05 1024 0.022 315 343040 124.096 34.1674 334.472 1043.99 1536.96 1537.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 340 3.2e-05 1024 0.022 315 344064 124.035 33.6147 352.199 1047.57 1557.65 1557.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 340 3.2e-05 1024 0.022 315 345600 124.07 33.7551 347.283 1047.44 1552.78 1552.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 340 3.2e-05 1024 0.022 315 336896 123.773 34.0116 329.247 1039.38 1526.63 1526.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 340 3.2e-05 1024 0.022 315 337920 124.27 33.599 319.311 1041.44 1518.85 1519.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 340 3.2e-05 1024 0.022 315 344064 123.791 33.5729 309.017 1044.65 1511.25 1511.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 340 3.2e-05 1024 0.022 315 331776 124.306 33.5505 262.978 1039.35 1460.42 1460.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 340 3.2e-05 1024 0.022 315 345600 123.983 33.7224 275.194 1048.2 1481.33 1481.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 340 3.2e-05 1024 0.022 315 327680 124.193 35.6977 236.723 1033.08 1429.92 1430.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 340 3.2e-05 1024 0.022 320 344064 124.696 33.6097 402.379 1047.39 1608.31 1608.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 340 3.2e-05 1024 0.022 320 343040 124.854 33.7075 360.416 1047.22 1566.42 1566.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 340 3.2e-05 1024 0.022 320 344064 124.752 33.648 323.759 1046.55 1528.94 1529.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 340 3.2e-05 1024 0.022 320 340480 124.571 33.6282 329.724 1044.11 1532.26 1532.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 340 3.2e-05 1024 0.022 320 339968 125.013 33.5715 308.345 1044.81 1511.96 1512.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 340 3.2e-05 1024 0.022 320 340992 124.564 33.9456 368.799 1045.38 1572.91 1573.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 340 3.2e-05 1024 0.022 320 331776 124.709 33.7592 331.181 1038.58 1528.45 1528.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 340 3.2e-05 1024 0.022 320 337920 124.924 33.6525 348.867 1043.82 1551.49 1551.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 340 3.2e-05 1024 0.022 320 337920 124.698 34.0012 321.369 1043.95 1524.25 1524.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 340 3.2e-05 1024 0.022 320 344064 124.271 33.6141 307.47 1047.47 1513.06 1513.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 340 3.2e-05 1024 0.022 320 331776 125.099 33.4741 283.473 1038.51 1480.78 1480.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 340 3.2e-05 1024 0.022 320 339200 125.451 33.9458 306.593 1048.29 1514.5 1514.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 340 3.2e-05 1024 0.022 320 332800 126.525 33.7179 283.24 1047.6 1491.32 1491.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 340 3.2e-05 1024 0.022 320 336896 123.482 33.8967 428.663 1038.55 1624.83 1625.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 340 3.2e-05 1024 0.022 320 329728 124.376 33.4795 363.923 1038.68 1560.68 1560.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 340 3.2e-05 1024 0.022 320 337920 123.941 33.6372 406.228 1041.32 1605.35 1605.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 340 3.2e-05 1024 0.022 320 322560 124.456 33.9293 343.26 1030.47 1532.34 1532.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 340 3.2e-05 1024 0.022 320 335872 124.601 33.5817 386.522 1044.77 1589.7 1589.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 340 3.2e-05 1024 0.022 320 327680 124.231 34.8307 332.918 1033.97 1526.17 1526.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 340 3.2e-05 1024 0.022 320 331776 124.346 33.4643 237.234 1038.66 1433.93 1434.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 340 3.2e-05 1024 0.022 320 319488 123.524 35.4422 161.593 1022.1 1342.88 1343.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 340 3.2e-05 1024 0.022 320 332800 125.678 33.7203 249.586 1047.31 1456.52 1456.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 340 3.2e-05 1024 0.022 320 307200 126.666 33.4099 164.026 1030.51 1354.83 1355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 340 3.2e-05 1024 0.022 312 339968 124.992 33.6097 335.034 1047.51 1541.37 1541.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 340 3.2e-05 1024 0.022 312 340480 125.488 33.7037 323.993 1047.57 1530.99 1531.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 340 3.2e-05 1024 0.022 312 337920 125.549 33.6507 313.293 1047.49 1520.2 1520.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 340 3.2e-05 1024 0.022 312 337920 125.4 33.7801 287.103 1047.39 1493.9 1494.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 340 3.2e-05 1024 0.022 312 336896 124.785 33.6261 355.788 1044.1 1558.52 1558.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 340 3.2e-05 1024 0.022 312 329728 124.863 33.5184 317.312 1038.48 1514.41 1514.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 340 3.2e-05 1024 0.022 312 335872 124.983 33.577 328.472 1043.59 1530.85 1531.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 340 3.2e-05 1024 0.022 312 335872 124.998 33.6631 300.772 1045.08 1504.73 1504.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 340 3.2e-05 1024 0.022 312 336384 125.426 33.6578 332.78 1045.39 1537.48 1537.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 340 3.2e-05 1024 0.022 312 331776 125.1 33.5189 300.826 1038.39 1498.07 1498.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 340 3.2e-05 1024 0.022 312 337920 124.884 33.6109 301.616 1043.85 1504.18 1504.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 340 3.2e-05 1024 0.022 312 337920 124.912 33.5777 286.431 1043.96 1489.11 1489.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 340 3.2e-05 1024 0.022 312 337920 124.603 33.6288 405.836 1047.48 1611.77 1611.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 340 3.2e-05 1024 0.022 312 331776 124.371 33.8755 379.255 1038.48 1576.21 1576.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 340 3.2e-05 1024 0.022 312 339200 124.928 33.7342 401.778 1048.15 1608.82 1609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 340 3.2e-05 1024 0.022 312 332800 125.771 33.7188 347.152 1057.7 1564.57 1564.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 340 3.2e-05 1024 0.022 312 329728 124.63 33.5978 367.94 1039.37 1565.77 1565.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 340 3.2e-05 1024 0.022 312 329728 124.456 33.4732 319.981 1039.41 1517.54 1517.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 340 3.2e-05 1024 0.022 312 330240 125.159 33.7269 354.254 1040.43 1553.79 1553.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 340 3.2e-05 1024 0.022 312 322560 124.561 33.7955 299.2 1030.32 1488.09 1488.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 340 3.2e-05 1024 0.022 312 335872 124.701 36.0484 342.481 1043.77 1547.23 1547.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 340 3.2e-05 1024 0.022 312 327680 124.362 33.6634 292.732 1032.83 1483.8 1483.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 340 3.2e-05 1024 0.022 325 335872 125.324 34.1483 363.377 1046.52 1569.59 1569.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 340 3.2e-05 1024 0.022 325 335360 126.16 33.7095 314.671 1047.99 1522.76 1522.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 340 3.2e-05 1024 0.022 325 332800 126.135 33.6568 287.975 1043.99 1492 1492.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 340 3.2e-05 1024 0.022 325 334848 125.856 33.6527 323.694 1047.43 1530.85 1531.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 340 3.2e-05 1024 0.022 325 331776 126.386 33.6113 294.185 1047.6 1502.01 1502.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 340 3.2e-05 1024 0.022 325 333312 125.218 33.628 347.328 1043.1 1549.5 1549.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 340 3.2e-05 1024 0.022 325 329728 124.911 33.6732 314.929 1039.37 1513.11 1513.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 340 3.2e-05 1024 0.022 325 331776 125.611 33.5647 335.526 1043.8 1538.74 1538.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 340 3.2e-05 1024 0.022 325 327680 126.38 33.7223 304.872 1043.92 1509.12 1509.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 340 3.2e-05 1024 0.022 325 331776 126.111 33.663 329.979 1054.76 1544.74 1544.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 340 3.2e-05 1024 0.022 325 322560 126.283 33.5278 296.787 1039.19 1496.02 1496.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 340 3.2e-05 1024 0.022 325 332800 125.597 33.706 300.356 1043.88 1503.77 1503.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 340 3.2e-05 1024 0.022 325 327680 126.511 33.9878 279.446 1044.62 1484.8 1484.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 340 3.2e-05 1024 0.022 325 331776 125.446 33.6036 394.325 1047.37 1600.96 1601.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 340 3.2e-05 1024 0.022 325 319488 125.854 33.4687 333.957 1039.71 1533.22 1533.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 340 3.2e-05 1024 0.022 325 332800 125.692 33.7271 393.546 1048.07 1601.25 1601.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 340 3.2e-05 1024 0.022 325 332800 125.763 33.7162 346.544 1048.17 1554.41 1554.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 340 3.2e-05 1024 0.022 325 329728 124.678 33.5196 366.457 1039.1 1563.98 1564.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 340 3.2e-05 1024 0.022 325 329728 124.482 33.5385 318.194 1038.27 1514.71 1514.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 340 3.2e-05 1024 0.022 325 330240 125.119 33.5745 351.599 1041.33 1551.84 1552.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 340 3.2e-05 1024 0.022 325 322560 124.506 33.8252 300.768 1030.22 1489.54 1489.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 340 3.2e-05 1024 0.022 325 327680 125.892 33.7285 332.457 1043.89 1536.19 1536.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 340 3.2e-05 1024 0.022 325 311296 126.549 33.8944 280.669 1033.87 1475.2 1475.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 340 3.2e-05 1024 0.022 320 339968 125.143 33.6814 315.951 1046.67 1521.67 1521.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 340 3.2e-05 1024 0.022 320 335872 125.732 33.5737 349.506 1044.68 1553.73 1553.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 340 3.2e-05 1024 0.022 320 340480 125.354 33.7098 325.85 1047.37 1532.52 1532.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 340 3.2e-05 1024 0.022 320 337920 125.067 33.6122 296.661 1044.83 1500.41 1500.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 340 3.2e-05 1024 0.022 320 337920 125.21 33.6557 325.835 1046.38 1531.3 1531.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 340 3.2e-05 1024 0.022 320 337920 125.262 33.726 295.759 1046.64 1501.62 1501.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 340 3.2e-05 1024 0.022 320 336896 125.126 33.6175 314.378 1043.99 1517.34 1517.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 340 3.2e-05 1024 0.022 320 329728 125.399 33.7075 279.623 1038.54 1477.49 1477.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 340 3.2e-05 1024 0.022 320 333312 125.179 33.5401 274.954 1038.46 1472.35 1472.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 340 3.2e-05 1024 0.022 320 335872 125.464 34.4086 296.104 1043.97 1500.17 1500.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 340 3.2e-05 1024 0.022 320 335872 125.414 33.5748 270.307 1044.9 1474.42 1474.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 340 3.2e-05 1024 0.022 320 331776 125.198 33.7136 257.845 1038.65 1455.63 1455.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 340 3.2e-05 1024 0.022 320 336384 124.837 33.6621 436.612 1044.67 1640.01 1640.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 340 3.2e-05 1024 0.022 320 331776 124.433 35.1883 385.87 1039.42 1585.13 1585.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 340 3.2e-05 1024 0.022 320 331776 124.562 33.622 371.255 1038.35 1568.01 1568.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 340 3.2e-05 1024 0.022 320 337920 124.412 33.6568 382.718 1043.86 1584.86 1585.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 340 3.2e-05 1024 0.022 320 337920 124.21 33.577 361.59 1044.93 1564.52 1564.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 340 3.2e-05 1024 0.022 320 322560 124.487 33.7531 335.899 1031.19 1525.55 1525.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 340 3.2e-05 1024 0.022 320 337920 138.456 33.6118 345.186 1046.63 1564.1 1564.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 340 3.2e-05 1024 0.022 320 331776 124.987 33.4715 294.308 1038.49 1491.58 1492.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 340 3.2e-05 1024 0.022 320 331776 124.42 33.4721 309.642 1039.5 1507.26 1507.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 340 3.2e-05 1024 0.022 320 339200 125.038 33.7265 344.182 1048.34 1551.52 1551.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 340 3.2e-05 1024 0.022 320 332800 125.87 33.7255 297.951 1048.21 1505.98 1506.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 340 3.2e-05 1024 0.022 320 326400 124.464 34.797 301.477 1031.16 1492.14 1492.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 340 3.2e-05 1024 0.022 320 329728 124.878 33.7367 315.611 1039.37 1513.82 1513.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 340 3.2e-05 1024 0.022 320 329728 124.748 33.5058 279.434 1038.88 1476.79 1476.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 340 3.2e-05 1024 0.022 320 322560 125.888 33.5298 259.146 1038.83 1457.61 1457.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 340 3.2e-05 1024 0.022 320 330240 125.282 33.5587 309.269 1041.24 1509.57 1509.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 340 3.2e-05 1024 0.022 320 322560 124.776 34.1014 266.876 1030.32 1456.29 1456.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 340 3.2e-05 1024 0.022 320 299520 126.792 33.6534 237.532 1021.03 1419.23 1419.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 340 3.2e-05 1024 0.022 320 335872 124.564 33.5774 242.007 1043.87 1444.24 1444.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 340 3.2e-05 1024 0.022 320 327680 124.714 33.7923 259.652 1033.85 1452.22 1452.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 340 3.2e-05 1024 0.022 320 319488 124.222 34.302 247.297 1023.27 1429.31 1429.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 340 3.2e-05 1024 0.022 320 323584 127.18 33.6022 321.854 1046.28 1529.14 1529.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 340 3.2e-05 1024 0.022 320 319488 127.586 33.5729 338.685 1043.67 1543.75 1543.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 340 3.2e-05 1024 0.022 320 322560 127.469 33.7458 336.405 1047 1544.84 1545.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 340 3.2e-05 1024 0.022 320 317440 127.614 33.9111 299.595 1043.82 1505.16 1505.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 340 3.2e-05 1024 0.022 320 314880 127.877 33.5954 286.544 1040.27 1488.52 1488.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 340 3.2e-05 1024 0.022 320 322560 127.384 34.4125 312.667 1046.53 1521.22 1521.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 340 3.2e-05 1024 0.022 320 319488 127.958 33.62 281.613 1047.38 1490.79 1490.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 340 3.2e-05 1024 0.022 320 313344 127.744 33.5196 267.949 1039.2 1468.64 1468.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 340 3.2e-05 1024 0.022 320 318976 127.011 33.9706 417.739 1043.9 1622.85 1623.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 340 3.2e-05 1024 0.022 320 315392 126.622 33.503 377.761 1038.38 1576.5 1576.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 340 3.2e-05 1024 0.022 320 311808 127.279 33.5421 365.265 1038.61 1564.92 1565.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 340 3.2e-05 1024 0.022 320 319488 126.782 33.8043 382.228 1044.82 1587.85 1588.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 340 3.2e-05 1024 0.022 320 319488 126.81 33.5767 341.928 1044.89 1547.43 1547.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 340 3.2e-05 1024 0.022 320 307200 127.994 33.7929 321.271 1038.23 1521.52 1521.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 340 3.2e-05 1024 0.022 320 317952 127.46 33.6821 368.864 1044.67 1574.9 1575.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 340 3.2e-05 1024 0.022 320 313344 127.054 33.8969 323.816 1038.43 1523.42 1523.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 340 3.2e-05 1024 0.022 320 304128 128.656 34.3884 303.751 1038.68 1505.71 1505.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 340 3.2e-05 1024 0.022 320 313344 126.975 33.6686 310.337 1039.49 1510.7 1510.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 340 3.2e-05 1024 0.022 320 317440 127.218 33.6056 328.542 1044.01 1533.59 1533.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 340 3.2e-05 1024 0.022 320 317440 127.194 33.5751 310.581 1043.95 1515.52 1515.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 340 3.2e-05 1024 0.022 320 307200 126.942 33.9664 289.01 1030.07 1480.21 1480.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 340 3.2e-05 1024 0.022 320 307200 129.002 33.5713 293.001 1044.37 1500.16 1500.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 340 3.2e-05 1024 0.022 320 319488 127.406 33.6147 305.253 1047.79 1514.29 1514.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 340 3.2e-05 1024 0.022 320 307200 128.234 33.4905 259.322 1038.65 1459.92 1460.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 340 3.2e-05 1024 0.022 320 313344 127.096 33.4664 249.026 1039.37 1449.19 1449.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 340 3.2e-05 1024 0.022 320 294912 127.804 36.1472 252.874 1022.44 1439.49 1439.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 340 3.2e-05 1024 0.022 320 320000 127.782 33.733 307.006 1048.03 1516.78 1516.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 340 3.2e-05 1024 0.022 320 320000 128.007 33.8002 266.884 1047.59 1476.51 1476.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 340 3.2e-05 1024 0.022 320 307200 127.462 33.7769 246.175 1031.16 1438.79 1438.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 340 3.2e-05 1024 0.022 320 307200 127.293 33.5893 261.783 1030.27 1453.17 1453.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 340 3.2e-05 1024 0.022 336 313344 128.545 33.6054 328.088 1047.52 1537.99 1538.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 340 3.2e-05 1024 0.022 336 311296 128.703 33.575 299.827 1043.56 1505.89 1506.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 340 3.2e-05 1024 0.022 336 313344 128.813 33.622 370.89 1047.61 1581.16 1581.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 340 3.2e-05 1024 0.022 336 314880 128.834 33.7077 326.12 1047.21 1536.1 1536.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 340 3.2e-05 1024 0.022 336 312320 128.6 33.6114 294.074 1043.99 1500.51 1500.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 340 3.2e-05 1024 0.022 336 307200 129.096 34.0869 282.885 1041.32 1487.62 1487.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 340 3.2e-05 1024 0.022 336 313344 128.295 33.7738 430.777 1047.32 1640.39 1640.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 340 3.2e-05 1024 0.022 336 313344 128.253 33.6444 379.504 1047.59 1589.22 1589.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 340 3.2e-05 1024 0.022 336 304128 128.226 33.5483 366.918 1038.42 1567.35 1567.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 340 3.2e-05 1024 0.022 336 307200 127.875 33.4696 355.179 1038.53 1555.27 1555.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 340 3.2e-05 1024 0.022 336 311808 128.312 33.6698 378.037 1043.08 1583.34 1583.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 340 3.2e-05 1024 0.022 336 308224 127.824 33.5241 341.15 1039.4 1542.13 1542.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 340 3.2e-05 1024 0.022 336 301056 128.883 33.7408 325.38 1038.61 1526.85 1527.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 340 3.2e-05 1024 0.022 336 301056 128.698 33.4971 314.991 1038.67 1516.1 1516.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 340 3.2e-05 1024 0.022 336 311296 128.313 33.5685 350.373 1043.96 1556.44 1556.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 340 3.2e-05 1024 0.022 336 311296 128.401 33.6977 314.121 1043.82 1520.27 1520.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 340 3.2e-05 1024 0.022 336 307200 128.181 33.4684 304.006 1039.26 1505.14 1505.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 340 3.2e-05 1024 0.022 336 294912 136.492 34.0719 284.967 1033.85 1489.61 1489.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 340 3.2e-05 1024 0.022 336 308736 129.002 33.6641 335.956 1044.5 1543.35 1543.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 340 3.2e-05 1024 0.022 336 304128 128.61 33.5214 300.842 1038.41 1501.61 1501.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 340 3.2e-05 1024 0.022 336 304128 128.849 33.9087 287.661 1038.51 1489.16 1489.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 340 3.2e-05 1024 0.022 336 294912 129.67 35.0167 282.17 1038.36 1485.43 1485.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 340 3.2e-05 1024 0.022 336 312320 128.273 33.6121 314.416 1043.64 1520.17 1520.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 340 3.2e-05 1024 0.022 336 307200 128.816 33.571 272.377 1044.81 1479.8 1479.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 340 3.2e-05 1024 0.022 336 291840 129.598 33.4706 266.304 1031.2 1460.81 1460.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 340 3.2e-05 1024 0.022 336 307200 129.186 33.5814 277.51 1044.18 1484.68 1484.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 340 3.2e-05 1024 0.022 350 321536 127.262 33.6099 356.397 1047.7 1565.2 1565.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 340 3.2e-05 1024 0.022 350 319488 127.071 33.5653 327.586 1043.65 1532.11 1532.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 340 3.2e-05 1024 0.022 350 319488 127.839 33.6179 390.949 1047.38 1600.01 1600.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 340 3.2e-05 1024 0.022 350 322560 127.82 33.704 319.174 1047.97 1528.89 1529.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 340 3.2e-05 1024 0.022 350 317440 128.192 33.8484 287.075 1044.83 1494.17 1494.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 340 3.2e-05 1024 0.022 350 314880 128.06 33.6805 276.745 1040.25 1478.97 1479.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 340 3.2e-05 1024 0.022 350 317440 127.983 33.5932 274.231 1044.27 1480.3 1480.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 340 3.2e-05 1024 0.022 350 322560 126.856 33.9153 433.526 1046.41 1640.93 1641.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 340 3.2e-05 1024 0.022 350 319488 127.19 33.6138 381.552 1046.97 1589.56 1589.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 340 3.2e-05 1024 0.022 350 313344 126.961 33.6335 372.369 1039.19 1572.39 1572.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 340 3.2e-05 1024 0.022 350 307200 127.889 33.7981 350.941 1039.16 1552 1552.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 340 3.2e-05 1024 0.022 350 318976 127.05 33.7613 383.206 1043.11 1587.35 1587.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 340 3.2e-05 1024 0.022 350 315392 126.686 33.516 348.123 1039.26 1547.82 1547.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 340 3.2e-05 1024 0.022 350 311808 127.378 33.8236 337.539 1039.44 1538.41 1538.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 340 3.2e-05 1024 0.022 350 315392 126.48 33.9377 332.008 1038.54 1531.2 1531.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 340 3.2e-05 1024 0.022 350 319488 126.893 33.5877 358.632 1044.82 1564.93 1565.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 340 3.2e-05 1024 0.022 350 319488 126.978 33.5749 325.555 1043.9 1530.24 1530.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 340 3.2e-05 1024 0.022 350 307200 128.268 33.4756 307.266 1038.48 1507.71 1507.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 340 3.2e-05 1024 0.022 350 311296 126.778 33.552 305.875 1034.06 1500.49 1500.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 340 3.2e-05 1024 0.022 350 317952 127.577 33.6606 332.434 1044.5 1538.4 1538.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 340 3.2e-05 1024 0.022 350 313344 127.321 33.529 313.943 1038.41 1513.43 1513.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 340 3.2e-05 1024 0.022 350 304128 129.007 33.6097 293.828 1038.67 1495.34 1495.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 340 3.2e-05 1024 0.022 350 313344 127.219 33.5816 300.861 1039.38 1501.27 1501.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 340 3.2e-05 1024 0.022 350 299520 126.66 33.2513 285.076 1020.18 1465.4 1465.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 340 3.2e-05 1024 0.022 350 317440 127.45 33.9067 315.975 1043.59 1521.15 1521.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 340 3.2e-05 1024 0.022 350 317440 127.461 33.5831 278.461 1044.83 1484.56 1484.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 340 3.2e-05 1024 0.022 350 307200 127.384 34.3163 280.737 1031.05 1473.71 1473.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 340 3.2e-05 1024 0.022 350 307200 129.331 34.1086 277.053 1045.02 1485.73 1485.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 340 3.2e-05 1024 0.022 350 307200 127.438 33.9769 278.42 1030.68 1470.74 1470.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 340 3.2e-05 1024 0.022 360 303104 130.129 33.608 330.564 1046.71 1541.24 1541.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 340 3.2e-05 1024 0.022 360 299008 130.141 33.5708 299.403 1043.73 1507.07 1507.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 340 3.2e-05 1024 0.022 360 301056 130.466 33.6376 342.476 1046.71 1553.51 1553.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 340 3.2e-05 1024 0.022 360 294912 131.04 33.5959 354.775 1043.68 1563.31 1563.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 340 3.2e-05 1024 0.022 360 302080 129.971 33.8142 422.279 1048.2 1634.48 1634.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 340 3.2e-05 1024 0.022 360 296960 130.087 33.663 376.522 1044.7 1585.2 1585.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 340 3.2e-05 1024 0.022 360 291840 130.261 33.5818 343.563 1040.62 1548.25 1548.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 340 3.2e-05 1024 0.022 360 296960 129.802 33.5831 350.743 1044.94 1559.29 1559.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 340 3.2e-05 1024 0.022 360 301056 129.944 33.7131 375.764 1046.29 1585.93 1586.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 340 3.2e-05 1024 0.022 360 301056 129.872 33.6131 335.598 1047.58 1546.9 1547.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 340 3.2e-05 1024 0.022 360 294912 129.62 33.7638 322.578 1039.13 1525.31 1525.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 340 3.2e-05 1024 0.022 360 294912 129.592 33.6206 315.825 1038.48 1517.75 1517.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 340 3.2e-05 1024 0.022 360 276480 131.466 33.6223 290.067 1031.3 1486.68 1486.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 340 3.2e-05 1024 0.022 360 301056 129.816 33.622 346.344 1044.11 1554.12 1554.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 340 3.2e-05 1024 0.022 360 293888 129.927 33.5191 306.226 1039.15 1509.06 1509.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 340 3.2e-05 1024 0.022 360 290304 130.584 33.5853 296.645 1038.46 1499.5 1499.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 340 3.2e-05 1024 0.022 360 286720 131.006 33.7553 285.269 1038.5 1488.76 1488.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 340 3.2e-05 1024 0.022 360 286720 130.56 33.571 281.621 1043.73 1489.71 1489.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 340 3.2e-05 1024 0.022 360 299008 130.011 33.5847 326.502 1044.68 1535 1535.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 340 3.2e-05 1024 0.022 360 294912 130.652 33.7457 292.7 1044.78 1502.09 1502.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 340 3.2e-05 1024 0.022 360 294912 129.933 34.3654 282.612 1038.48 1485.61 1485.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 340 3.2e-05 1024 0.022 360 278528 131.674 35.0043 265.517 1033.23 1465.65 1465.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 340 3.2e-05 1024 0.022 360 286720 132.357 33.5742 269.211 1043.9 1479.28 1479.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 340 3.2e-05 1024 0.022 320 339968 124.941 33.6077 316.332 1047.27 1522.37 1522.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 340 3.2e-05 1024 0.022 320 335872 125.396 33.5933 284.982 1044.68 1488.87 1489.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 340 3.2e-05 1024 0.022 320 337920 125.511 33.6147 322.734 1047.34 1529.44 1529.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 340 3.2e-05 1024 0.022 320 335872 125.709 33.6827 339.909 1044.63 1544.16 1544.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 340 3.2e-05 1024 0.022 320 340480 124.816 33.7091 404.051 1048.2 1611 1611.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 340 3.2e-05 1024 0.022 320 337920 124.535 33.6118 363.838 1044.17 1566.39 1566.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 340 3.2e-05 1024 0.022 320 330240 125.277 33.8308 325.768 1040.48 1525.58 1525.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 340 3.2e-05 1024 0.022 320 337920 124.395 34.3247 336.585 1044.84 1540.36 1540.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 340 3.2e-05 1024 0.022 320 332800 125.855 33.7696 334.698 1048.53 1543.07 1543.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 340 3.2e-05 1024 0.022 320 337920 125.034 33.657 361.983 1047.53 1568.44 1568.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 340 3.2e-05 1024 0.022 320 337920 124.944 33.6159 321.03 1046.77 1526.58 1526.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 340 3.2e-05 1024 0.022 320 331776 124.702 33.5081 310.626 1038.43 1507.49 1507.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 340 3.2e-05 1024 0.022 320 331776 124.703 33.6167 300.651 1039.36 1498.55 1498.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 340 3.2e-05 1024 0.022 320 322560 124.867 34.1007 288.442 1030.32 1477.96 1478.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 340 3.2e-05 1024 0.022 320 336896 125.013 33.6532 331.207 1043.99 1534.09 1534.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 340 3.2e-05 1024 0.022 320 329728 125.204 33.5731 293.329 1039.36 1491.69 1491.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 340 3.2e-05 1024 0.022 320 333312 124.891 33.546 289.927 1039.22 1487.81 1487.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 340 3.2e-05 1024 0.022 320 329728 124.987 33.7036 277.355 1039.4 1475.67 1475.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 340 3.2e-05 1024 0.022 320 322560 125.703 33.5977 268.471 1034.67 1462.67 1462.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 340 3.2e-05 1024 0.022 320 335872 125.075 33.579 315.809 1043.83 1518.53 1518.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 340 3.2e-05 1024 0.022 320 335872 125.221 33.569 284.416 1044.88 1488.31 1488.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 340 3.2e-05 1024 0.022 320 331776 124.877 33.4729 272.022 1039.37 1469.97 1470.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 340 3.2e-05 1024 0.022 320 327680 124.739 34.2958 265.69 1033.09 1458.04 1458.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 340 3.2e-05 1024 0.022 320 327680 126.38 33.5871 263.256 1045.16 1468.61 1468.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 340 3.2e-05 1024 0.022 320 319488 124.246 33.4608 254.718 1023.27 1435.93 1436.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 340 3.2e-05 1024 0.022 384 337920 125.538 34.6383 542.073 1047.39 1749.87 1750.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 340 3.2e-05 1024 0.022 384 337920 124.98 33.79 397.921 1046.53 1603.44 1603.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 340 3.2e-05 1024 0.022 384 335872 125.017 33.7729 365.208 1044.69 1568.91 1569.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 340 3.2e-05 1024 0.022 384 337920 124.985 33.6193 356.776 1046.51 1562.12 1562.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 340 3.2e-05 1024 0.022 384 335872 124.94 33.5769 351.385 1044.9 1555.02 1555.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 340 3.2e-05 1024 0.022 384 327680 125.983 33.5731 344.066 1044.81 1548.66 1548.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 340 3.2e-05 1024 0.022 384 331776 124.856 34.2016 391.698 1039.23 1590.21 1590.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 340 3.2e-05 1024 0.022 384 329728 125.029 33.4646 388.242 1038.68 1585.66 1585.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 340 3.2e-05 1024 0.022 384 327680 124.914 33.6647 408.755 1033.25 1600.81 1600.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 340 3.2e-05 1024 0.022 360 286720 131.505 33.4737 342.043 1039.29 1546.53 1546.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 340 3.2e-05 1024 0.022 320 329728 125.33 33.4787 331.519 1048.52 1539.07 1539.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 340 3.2e-05 1024 0.022 350 304640 128.858 33.7918 325.73 1034.68 1523.3 1523.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 340 3.2e-05 1024 0.022 336 304640 128.737 33.5732 342.909 1033.8 1539.25 1539.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 340 3.2e-05 1024 0.022 320 335872 125.842 33.749 345.94 1044.05 1549.81 1549.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 340 3.2e-05 1024 0.022 320 307200 126.754 33.7019 405.687 1040.75 1607.12 1607.29
