{"result": {"query": ":facetid:toc:\"db/conf/rtas/rtas2016.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "190.72"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "46", "@dc": "46", "@oc": "46", "@id": "40463780", "text": ":facetid:toc:db/conf/rtas/rtas2016.bht"}}, "hits": {"@total": "46", "@computed": "46", "@sent": "46", "@first": "0", "hit": [{"@score": "1", "@id": "2941694", "info": {"authors": {"author": [{"@pid": "166/9218", "text": "Laure Abdallah"}, {"@pid": "j/MathieuJan", "text": "Mathieu Jan"}, {"@pid": "52/3149", "text": "J\u00e9r\u00f4me Ermont"}, {"@pid": "93/3992", "text": "Christian Fraboul"}]}, "title": "Poster Abstract: I/O Contention Aware Mapping of Multi-Criticalities Real-Time Applications over Many-Core Architectures.", "venue": "RTAS", "pages": "55", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/AbdallahJEF16", "doi": "10.1109/RTAS.2016.7461348", "ee": "https://doi.org/10.1109/RTAS.2016.7461348", "url": "https://dblp.org/rec/conf/rtas/AbdallahJEF16"}, "url": "URL#2941694"}, {"@score": "1", "@id": "2941695", "info": {"authors": {"author": [{"@pid": "55/5176-5", "text": "Ankit Agrawal 0005"}, {"@pid": "29/2442", "text": "Gerhard Fohler"}, {"@pid": "75/11523", "text": "Jan Nowotsch"}, {"@pid": "20/5553", "text": "Sascha Uhrig"}, {"@pid": "79/3385", "text": "Michael Paulitsch"}]}, "title": "Poster Abstract: Slot-Level Time-Triggered Scheduling on COTS Multicore Platform with Resource Contentions.", "venue": "RTAS", "pages": "53", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/AgrawalFNUP16", "doi": "10.1109/RTAS.2016.7461353", "ee": "https://doi.org/10.1109/RTAS.2016.7461353", "url": "https://dblp.org/rec/conf/rtas/AgrawalFNUP16"}, "url": "URL#2941695"}, {"@score": "1", "@id": "2941696", "info": {"authors": {"author": [{"@pid": "144/4674", "text": "Ahmed Alhammad"}, {"@pid": "25/3790", "text": "Rodolfo Pellizzoni"}]}, "title": "Trading Cores for Memory Bandwidth in Real-Time Systems.", "venue": "RTAS", "pages": "317-327", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/AlhammadP16", "doi": "10.1109/RTAS.2016.7461364", "ee": "https://doi.org/10.1109/RTAS.2016.7461364", "url": "https://dblp.org/rec/conf/rtas/AlhammadP16"}, "url": "URL#2941696"}, {"@score": "1", "@id": "2941697", "info": {"authors": {"author": [{"@pid": "179/3193", "text": "Vincenzo Apuzzo"}, {"@pid": "153/0102", "text": "Alessandro Biondi 0001"}, {"@pid": "79/666", "text": "Giorgio C. Buttazzo"}]}, "title": "OSEK-Like Kernel Support for Engine Control Applications under EDF Scheduling.", "venue": "RTAS", "pages": "13-23", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/ApuzzoBB16", "doi": "10.1109/RTAS.2016.7461345", "ee": "https://doi.org/10.1109/RTAS.2016.7461345", "url": "https://dblp.org/rec/conf/rtas/ApuzzoBB16"}, "url": "URL#2941697"}, {"@score": "1", "@id": "2941698", "info": {"authors": {"author": [{"@pid": "50/9578", "text": "Adnan Bouakaz"}, {"@pid": "47/5595", "text": "Pascal Fradet"}, {"@pid": "23/6352", "text": "Alain Girault"}]}, "title": "Symbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow Graphs.", "venue": "RTAS", "pages": "199-208", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/BouakazFG16", "doi": "10.1109/RTAS.2016.7461360", "ee": "https://doi.org/10.1109/RTAS.2016.7461360", "url": "https://dblp.org/rec/conf/rtas/BouakazFG16"}, "url": "URL#2941698"}, {"@score": "1", "@id": "2941699", "info": {"authors": {"author": [{"@pid": "174/4913", "text": "Carlos A. Rincon C."}, {"@pid": "c/AMKCheng", "text": "Albert M. K. Cheng"}]}, "title": "Poster Abstract: Preliminary Performance Evaluation of HEF Scheduling Algorithm.", "venue": "RTAS", "pages": "59", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/CC16", "doi": "10.1109/RTAS.2016.7461351", "ee": "https://doi.org/10.1109/RTAS.2016.7461351", "url": "https://dblp.org/rec/conf/rtas/CC16"}, "url": "URL#2941699"}, {"@score": "1", "@id": "2941700", "info": {"authors": {"author": [{"@pid": "29/10300", "text": "Duc-Hiep Chu"}, {"@pid": "j/JoxanJaffar", "text": "Joxan Jaffar"}, {"@pid": "179/3189", "text": "Rasool Maghareh"}]}, "title": "Precise Cache Timing Analysis via Symbolic Execution.", "venue": "RTAS", "pages": "293-304", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/ChuJM16", "doi": "10.1109/RTAS.2016.7461358", "ee": "https://doi.org/10.1109/RTAS.2016.7461358", "url": "https://dblp.org/rec/conf/rtas/ChuJM16"}, "url": "URL#2941700"}, {"@score": "1", "@id": "2941701", "info": {"authors": {"author": [{"@pid": "132/6981", "text": "Lo\u00efc Fejoz"}, {"@pid": "57/4628", "text": "Nicolas Navet"}, {"@pid": "179/3195", "text": "Sakthivel Manikandan Sundharam"}, {"@pid": "62/3654", "text": "Sebastian Altmeyer"}]}, "title": "Demo Abstract: Applications of the CPAL Language to Model, Simulate and Program Cyber-Physical Systems.", "venue": "RTAS", "pages": "64", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/FejozNSA16", "doi": "10.1109/RTAS.2016.7461329", "ee": "https://doi.org/10.1109/RTAS.2016.7461329", "url": "https://dblp.org/rec/conf/rtas/FejozNSA16"}, "url": "URL#2941701"}, {"@score": "1", "@id": "2941702", "info": {"authors": {"author": [{"@pid": "179/3201", "text": "Hela Guesmi"}, {"@pid": "151/5710", "text": "Belgacem Ben Hedia"}, {"@pid": "j/MathieuJan", "text": "Mathieu Jan"}, {"@pid": "97/1070", "text": "Simon Bliudze"}, {"@pid": "01/5624", "text": "Saddek Bensalem"}]}, "title": "Poster Abstract: Towards Correct Transformation: From High-Level Models to Time-Triggered Implementations.", "venue": "RTAS", "pages": "52", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/GuesmiHJBB16", "doi": "10.1109/RTAS.2016.7461354", "ee": "https://doi.org/10.1109/RTAS.2016.7461354", "url": "https://dblp.org/rec/conf/rtas/GuesmiHJBB16"}, "url": "URL#2941702"}, {"@score": "1", "@id": "2941703", "info": {"authors": {"author": [{"@pid": "84/2899", "text": "Arne Hamann"}, {"@pid": "73/1337", "text": "Dirk Ziegenbein"}, {"@pid": "66/7149", "text": "Simon Kramer 0003"}, {"@pid": "74/5364", "text": "Martin Lukasiewycz"}]}, "title": "Demo Abstract: Demonstration of the FMTV 2016 Timing Verification Challenge.", "venue": "RTAS", "pages": "65", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/HamannZ0L16", "doi": "10.1109/RTAS.2016.7461330", "ee": "https://doi.org/10.1109/RTAS.2016.7461330", "url": "https://dblp.org/rec/conf/rtas/HamannZ0L16"}, "url": "URL#2941703"}, {"@score": "1", "@id": "2941704", "info": {"authors": {"author": [{"@pid": "65/4298-2", "text": "Mohamed Hassan 0002"}, {"@pid": "65/5699", "text": "Hiren D. Patel"}]}, "title": "Criticality- and Requirement-Aware Bus Arbitration for Multi-Core Mixed Criticality Systems.", "venue": "RTAS", "pages": "73-83", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/HassanP16", "doi": "10.1109/RTAS.2016.7461327", "ee": "https://doi.org/10.1109/RTAS.2016.7461327", "url": "https://dblp.org/rec/conf/rtas/HassanP16"}, "url": "URL#2941704"}, {"@score": "1", "@id": "2941705", "info": {"authors": {"author": [{"@pid": "73/1310", "text": "Rafik Henia"}, {"@pid": "20/6260", "text": "Laurent Rioux"}, {"@pid": "95/9044", "text": "Nicolas Sordon"}]}, "title": "Demo Abstract: TEMPO: Integrating Scheduling Analysis in the Industrial Design Practices.", "venue": "RTAS", "pages": "63", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/HeniaRS16", "doi": "10.1109/RTAS.2016.7461334", "ee": "https://doi.org/10.1109/RTAS.2016.7461334", "url": "https://dblp.org/rec/conf/rtas/HeniaRS16"}, "url": "URL#2941705"}, {"@score": "1", "@id": "2941706", "info": {"authors": {"author": [{"@pid": "145/9250", "text": "Julien Hennig"}, {"@pid": "41/5626", "text": "Hermann von Hasseln"}, {"@pid": "152/5716", "text": "Hassan Mohammad"}, {"@pid": "44/4226", "text": "Stefan Resmerita"}, {"@pid": "165/5518", "text": "Stefan Lukesch"}, {"@pid": "02/308", "text": "Andreas Naderlinger"}]}, "title": "Poster Abstract: Towards Parallelizing Legacy Embedded Control Software Using the LET Programming Paradigm.", "venue": "RTAS", "pages": "51", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/HennigHMRLN16", "doi": "10.1109/RTAS.2016.7461355", "ee": "https://doi.org/10.1109/RTAS.2016.7461355", "url": "https://dblp.org/rec/conf/rtas/HennigHMRLN16"}, "url": "URL#2941706"}, {"@score": "1", "@id": "2941707", "info": {"authors": {"author": [{"@pid": "21/4633-1", "text": "Yu Jiang 0001"}, {"@pid": "179/3243", "text": "Yixiao Yang"}, {"@pid": "35/2899-10", "text": "Han Liu 0010"}, {"@pid": "94/1836", "text": "Hui Kong"}, {"@pid": "76/2502-1", "text": "Ming Gu 0001"}, {"@pid": "s/JiaGuangSun-1", "text": "Jia-Guang Sun 0001"}, {"@pid": "67/5282", "text": "Lui Sha"}]}, "title": "From Stateflow Simulation to Verified Implementation: A Verification Approach and A Real-Time Train Controller Design.", "venue": "RTAS", "pages": "231-241", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/JiangYLKGSS16", "doi": "10.1109/RTAS.2016.7461337", "ee": "https://doi.org/10.1109/RTAS.2016.7461337", "url": "https://dblp.org/rec/conf/rtas/JiangYLKGSS16"}, "url": "URL#2941707"}, {"@score": "1", "@id": "2941708", "info": {"authors": {"author": [{"@pid": "93/11061", "text": "Hany Kashif"}, {"@pid": "65/5699", "text": "Hiren D. Patel"}]}, "title": "Buffer Space Allocation for Real-Time Priority-Aware Networks.", "venue": "RTAS", "pages": "255-266", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/KashifP16", "doi": "10.1109/RTAS.2016.7461324", "ee": "https://doi.org/10.1109/RTAS.2016.7461324", "url": "https://dblp.org/rec/conf/rtas/KashifP16"}, "url": "URL#2941708"}, {"@score": "1", "@id": "2941709", "info": {"authors": {"author": [{"@pid": "26/2655", "text": "Namhoon Kim"}, {"@pid": "66/5887", "text": "Bryan C. Ward"}, {"@pid": "174/4940", "text": "Micaiah Chisholm"}, {"@pid": "22/7453", "text": "Cheng-Yang Fu"}, {"@pid": "a/JamesHAnderson", "text": "James H. Anderson"}, {"@pid": "s/FDonelsonSmith", "text": "F. Donelson Smith"}]}, "title": "Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning.", "venue": "RTAS", "pages": "149-160", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/KimWCFAS16", "doi": "10.1109/RTAS.2016.7461323", "ee": "https://doi.org/10.1109/RTAS.2016.7461323", "url": "https://dblp.org/rec/conf/rtas/KimWCFAS16"}, "url": "URL#2941709"}, {"@score": "1", "@id": "2941710", "info": {"authors": {"author": [{"@pid": "179/3281", "text": "Enagnon C\u00e9dric Klikpo"}, {"@pid": "179/3187", "text": "Jad Khatib"}, {"@pid": "m/AlixMunierKordon", "text": "Alix Munier Kordon"}]}, "title": "Modeling Multi-Periodic Simulink Systems by Synchronous Dataflow Graphs.", "venue": "RTAS", "pages": "209-218", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/KlikpoKM16", "doi": "10.1109/RTAS.2016.7461343", "ee": "https://doi.org/10.1109/RTAS.2016.7461343", "url": "https://dblp.org/rec/conf/rtas/KlikpoKM16"}, "url": "URL#2941710"}, {"@score": "1", "@id": "2941711", "info": {"authors": {"author": [{"@pid": "179/3231", "text": "Philip S. Kurtin"}, {"@pid": "99/10052", "text": "Joost P. H. M. Hausmans"}, {"@pid": "87/3783", "text": "Marco Jan Gerrit Bekooij"}]}, "title": "Combining Offsets with Precedence Constraints to Improve Temporal Analysis of Cyclic Real-Time Streaming Applications.", "venue": "RTAS", "pages": "219-230", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/KurtinHB16", "doi": "10.1109/RTAS.2016.7461325", "ee": "https://doi.org/10.1109/RTAS.2016.7461325", "url": "https://dblp.org/rec/conf/rtas/KurtinHB16"}, "url": "URL#2941711"}, {"@score": "1", "@id": "2941712", "info": {"authors": {"author": [{"@pid": "179/3273", "text": "Harrison Kurunathan"}, {"@pid": "45/4067", "text": "Ricardo Severino"}, {"@pid": "31/348", "text": "Anis Koubaa"}, {"@pid": "t/EduardoTovar", "text": "Eduardo Tovar"}]}, "title": "Poster Abstract: Towards Worst-Case Bounds Analysis of the IEEE 802.15.4e.", "venue": "RTAS", "pages": "62", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/KurunathanSKT16", "doi": "10.1109/RTAS.2016.7461356", "ee": "https://doi.org/10.1109/RTAS.2016.7461356", "url": "https://dblp.org/rec/conf/rtas/KurunathanSKT16"}, "url": "URL#2941712"}, {"@score": "1", "@id": "2941713", "info": {"authors": {"author": [{"@pid": "88/1473", "text": "Adam Lackorzynski"}, {"@pid": "123/7810", "text": "Alexander Warg"}]}, "title": "Demo Abstract: Timing Aware Hardware Virtualization on the L4Re Microkernel Systems.", "venue": "RTAS", "pages": "68", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/LackorzynskiW16", "doi": "10.1109/RTAS.2016.7461335", "ee": "https://doi.org/10.1109/RTAS.2016.7461335", "url": "https://dblp.org/rec/conf/rtas/LackorzynskiW16"}, "url": "URL#2941713"}, {"@score": "1", "@id": "2941714", "info": {"authors": {"author": [{"@pid": "59/6828-2", "text": "Yonghui Li 0002"}, {"@pid": "13/5546", "text": "Benny Akesson"}, {"@pid": "04/489", "text": "Kai Lampka"}, {"@pid": "g/KeesGoossens", "text": "Kees Goossens"}]}, "title": "Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers.", "venue": "RTAS", "pages": "85-96", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/LiALG16", "doi": "10.1109/RTAS.2016.7461341", "ee": "https://doi.org/10.1109/RTAS.2016.7461341", "url": "https://dblp.org/rec/conf/rtas/LiALG16"}, "url": "URL#2941714"}, {"@score": "1", "@id": "2941715", "info": {"authors": {"author": [{"@pid": "l/JingLi25", "text": "Jing Li 0025"}, {"@pid": "131/0436", "text": "David Ferry"}, {"@pid": "118/7122", "text": "Shaurya Ahuja"}, {"@pid": "35/962", "text": "Kunal Agrawal"}, {"@pid": "51/3192", "text": "Christopher D. Gill"}, {"@pid": "88/683", "text": "Chenyang Lu 0001"}]}, "title": "Mixed-Criticality Federated Scheduling for Parallel Real-Time Tasks.", "venue": "RTAS", "pages": "173-184", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/LiFAAGL16", "doi": "10.1109/RTAS.2016.7461340", "ee": "https://doi.org/10.1109/RTAS.2016.7461340", "url": "https://dblp.org/rec/conf/rtas/LiFAAGL16"}, "url": "URL#2941715"}, {"@score": "1", "@id": "2941716", "info": {"authors": {"author": [{"@pid": "163/2658", "text": "Jiaming Lv"}, {"@pid": "21/4633", "text": "Yu Jiang"}, {"@pid": "160/2290", "text": "Xingliang Zou"}, {"@pid": "c/AMKCheng", "text": "Albert M. K. Cheng"}]}, "title": "Poster Abstract: Using Linked List in Exact Schedulability Tests for Fixed Priority Scheduling.", "venue": "RTAS", "pages": "60", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/LvJZC16", "doi": "10.1109/RTAS.2016.7461357", "ee": "https://doi.org/10.1109/RTAS.2016.7461357", "url": "https://dblp.org/rec/conf/rtas/LvJZC16"}, "url": "URL#2941716"}, {"@score": "1", "@id": "2941717", "info": {"authors": {"author": [{"@pid": "161/9669", "text": "Sujay Narayana"}, {"@pid": "129/2239", "text": "Pengcheng Huang"}, {"@pid": "123/7805", "text": "Georgia Giannopoulou"}, {"@pid": "t/LotharThiele", "text": "Lothar Thiele"}, {"@pid": "01/6745", "text": "R. Venkatesha Prasad"}]}, "title": "Exploring Energy Saving for Mixed-Criticality Systems on Multi-Cores.", "venue": "RTAS", "pages": "135-146", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/NarayanaHGTP16", "doi": "10.1109/RTAS.2016.7461336", "ee": "https://doi.org/10.1109/RTAS.2016.7461336", "url": "https://dblp.org/rec/conf/rtas/NarayanaHGTP16"}, "url": "URL#2941717"}, {"@score": "1", "@id": "2941718", "info": {"authors": {"author": [{"@pid": "62/7802", "text": "Geoffrey Nelissen"}, {"@pid": "179/3280", "text": "Humberto Carvalho"}, {"@pid": "98/6226", "text": "David Pereira"}, {"@pid": "t/EduardoTovar", "text": "Eduardo Tovar"}]}, "title": "Demo Abstract: Run-Time Monitoring Environments for Real-Time and Safety Critical Systems.", "venue": "RTAS", "pages": "67", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/NelissenCPT16", "doi": "10.1109/RTAS.2016.7461333", "ee": "https://doi.org/10.1109/RTAS.2016.7461333", "url": "https://dblp.org/rec/conf/rtas/NelissenCPT16"}, "url": "URL#2941718"}, {"@score": "1", "@id": "2941719", "info": {"authors": {"author": [{"@pid": "135/6956", "text": "Milos Panic"}, {"@pid": "77/7434", "text": "Carles Hern\u00e1ndez 0001"}, {"@pid": "21/595", "text": "Eduardo Qui\u00f1ones"}, {"@pid": "97/5544", "text": "Jaume Abella 0001"}, {"@pid": "52/1629", "text": "Francisco J. Cazorla"}]}, "title": "Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems.", "venue": "RTAS", "pages": "267-278", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/PanicHQAC16", "doi": "10.1109/RTAS.2016.7461342", "ee": "https://doi.org/10.1109/RTAS.2016.7461342", "url": "https://dblp.org/rec/conf/rtas/PanicHQAC16"}, "url": "URL#2941719"}, {"@score": "1", "@id": "2941720", "info": {"authors": {"author": [{"@pid": "139/8876", "text": "Gaetano Patti"}, {"@pid": "13/6340", "text": "Giovanni Muscato"}, {"@pid": "26/9967", "text": "Nunzio Abbate"}, {"@pid": "l/LuciaLoBello", "text": "Lucia Lo Bello"}]}, "title": "Demo Abstract: A Real-Time Low Datarate Protocol for Cooperative Mobile Robot Teams.", "venue": "RTAS", "pages": "70", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/PattiMAB16", "doi": "10.1109/RTAS.2016.7461328", "ee": "https://doi.org/10.1109/RTAS.2016.7461328", "url": "https://dblp.org/rec/conf/rtas/PattiMAB16"}, "url": "URL#2941720"}, {"@score": "1", "@id": "2941721", "info": {"authors": {"author": [{"@pid": "25/3790", "text": "Rodolfo Pellizzoni"}, {"@pid": "34/8375", "text": "Heechul Yun"}]}, "title": "Memory Servers for Multicore Systems.", "venue": "RTAS", "pages": "97-108", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/PellizzoniY16", "doi": "10.1109/RTAS.2016.7461339", "ee": "https://doi.org/10.1109/RTAS.2016.7461339", "url": "https://dblp.org/rec/conf/rtas/PellizzoniY16"}, "url": "URL#2941721"}, {"@score": "1", "@id": "2941722", "info": {"authors": {"author": [{"@pid": "131/8071", "text": "Quentin Perret"}, {"@pid": "179/3278", "text": "Pascal Maur\u00e8re"}, {"@pid": "21/5416", "text": "Eric Noulard"}, {"@pid": "83/6391", "text": "Claire Pagetti"}, {"@pid": "08/1221", "text": "Pascal Sainrat"}, {"@pid": "58/9361", "text": "Benoit Triquet"}]}, "title": "Temporal Isolation of Hard Real-Time Applications on Many-Core Processors.", "venue": "RTAS", "pages": "37-47", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/PerretMNPST16", "doi": "10.1109/RTAS.2016.7461363", "ee": "https://doi.org/10.1109/RTAS.2016.7461363", "url": "https://dblp.org/rec/conf/rtas/PerretMNPST16"}, "url": "URL#2941722"}, {"@score": "1", "@id": "2941723", "info": {"authors": {"author": [{"@pid": "153/1818", "text": "Syed Aftab Rashid"}, {"@pid": "62/7802", "text": "Geoffrey Nelissen"}, {"@pid": "t/EduardoTovar", "text": "Eduardo Tovar"}]}, "title": "Poster Abstract: Cache Persistence Aware Response Time Analysis for Fixed Priority Preemptive Systems.", "venue": "RTAS", "pages": "57", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/RashidNT16", "doi": "10.1109/RTAS.2016.7461347", "ee": "https://doi.org/10.1109/RTAS.2016.7461347", "url": "https://dblp.org/rec/conf/rtas/RashidNT16"}, "url": "URL#2941723"}, {"@score": "1", "@id": "2941724", "info": {"authors": {"author": [{"@pid": "179/3270", "text": "Debayan Roy"}, {"@pid": "123/6903", "text": "Licong Zhang"}, {"@pid": "67/3746", "text": "Wanli Chang 0001"}, {"@pid": "70/1380", "text": "Dip Goswami"}, {"@pid": "c/SamarjitChakraborty", "text": "Samarjit Chakraborty"}]}, "title": "Multi-Objective Co-Optimization of FlexRay-Based Distributed Control Systems.", "venue": "RTAS", "pages": "279-290", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/RoyZCGC16", "doi": "10.1109/RTAS.2016.7461344", "ee": "https://doi.org/10.1109/RTAS.2016.7461344", "url": "https://dblp.org/rec/conf/rtas/RoyZCGC16"}, "url": "URL#2941724"}, {"@score": "1", "@id": "2941725", "info": {"authors": {"author": [{"@pid": "117/0060", "text": "Behnaz Sanati"}, {"@pid": "c/AMKCheng", "text": "Albert M. K. Cheng"}]}, "title": "Poster Abstract: Online Semi-Partitioned Multiprocessor Scheduling of Soft Real-Time Periodic Tasks for QoS Optimization.", "venue": "RTAS", "pages": "61", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/SanatiC16", "doi": "10.1109/RTAS.2016.7461350", "ee": "https://doi.org/10.1109/RTAS.2016.7461350", "url": "https://dblp.org/rec/conf/rtas/SanatiC16"}, "url": "URL#2941725"}, {"@score": "1", "@id": "2941726", "info": {"authors": {"author": [{"@pid": "98/10843", "text": "Johannes Schlatow"}, {"@pid": "e/RolfErnst", "text": "Rolf Ernst"}]}, "title": "Response-Time Analysis for Task Chains in Communicating Threads.", "venue": "RTAS", "pages": "245-254", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/SchlatowE16", "doi": "10.1109/RTAS.2016.7461359", "ee": "https://doi.org/10.1109/RTAS.2016.7461359", "url": "https://dblp.org/rec/conf/rtas/SchlatowE16"}, "url": "URL#2941726"}, {"@score": "1", "@id": "2941727", "info": {"authors": {"author": [{"@pid": "98/10843", "text": "Johannes Schlatow"}, {"@pid": "179/3198", "text": "Jonas Peeck"}, {"@pid": "e/RolfErnst", "text": "Rolf Ernst"}]}, "title": "Demo Abstract: Response-Time Analysis for Task Chains in Communicating Threads with pyCPA.", "venue": "RTAS", "pages": "66", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/SchlatowPE16", "doi": "10.1109/RTAS.2016.7461332", "ee": "https://doi.org/10.1109/RTAS.2016.7461332", "url": "https://dblp.org/rec/conf/rtas/SchlatowPE16"}, "url": "URL#2941727"}, {"@score": "1", "@id": "2941728", "info": {"authors": {"author": [{"@pid": "98/1593", "text": "Thomas Sewell"}, {"@pid": "179/3181", "text": "Felix Kam"}, {"@pid": "h/GernotHeiser", "text": "Gernot Heiser"}]}, "title": "Complete, High-Assurance Determination of Loop Bounds and Infeasible Paths for WCET Analysis.", "venue": "RTAS", "pages": "185-195", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/SewellKH16", "doi": "10.1109/RTAS.2016.7461326", "ee": "https://doi.org/10.1109/RTAS.2016.7461326", "url": "https://dblp.org/rec/conf/rtas/SewellKH16"}, "url": "URL#2941728"}, {"@score": "1", "@id": "2941729", "info": {"authors": {"author": [{"@pid": "179/3256", "text": "Nitin Shivaraman"}, {"@pid": "179/3177", "text": "Sriram Vasudevan"}, {"@pid": "73/1708", "text": "Arvind Easwaran"}]}, "title": "Demo Abstract: Predictable SoC Architecture Based on COTS Multi-Core.", "venue": "RTAS", "pages": "69", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/ShivaramanVE16", "doi": "10.1109/RTAS.2016.7461331", "ee": "https://doi.org/10.1109/RTAS.2016.7461331", "url": "https://dblp.org/rec/conf/rtas/ShivaramanVE16"}, "url": "URL#2941729"}, {"@score": "1", "@id": "2941730", "info": {"authors": {"author": [{"@pid": "179/3195", "text": "Sakthivel Manikandan Sundharam"}, {"@pid": "62/3654", "text": "Sebastian Altmeyer"}, {"@pid": "57/4628", "text": "Nicolas Navet"}]}, "title": "Poster Abstract: An Optimizing Framework for Real-Time Scheduling.", "venue": "RTAS", "pages": "58", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/SundharamAN16", "doi": "10.1109/RTAS.2016.7461346", "ee": "https://doi.org/10.1109/RTAS.2016.7461346", "url": "https://dblp.org/rec/conf/rtas/SundharamAN16"}, "url": "URL#2941730"}, {"@score": "1", "@id": "2941731", "info": {"authors": {"author": [{"@pid": "132/6725", "text": "Rohan Tabish"}, {"@pid": "19/5387", "text": "Renato Mancuso 0001"}, {"@pid": "135/0637", "text": "Saud Wasly"}, {"@pid": "144/4674", "text": "Ahmed Alhammad"}, {"@pid": "179/3184", "text": "Sujit S. Phatak"}, {"@pid": "25/3790", "text": "Rodolfo Pellizzoni"}, {"@pid": "86/450", "text": "Marco Caccamo"}]}, "title": "A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems.", "venue": "RTAS", "pages": "1-11", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/TabishMWAPPC16", "doi": "10.1109/RTAS.2016.7461321", "ee": "https://doi.org/10.1109/RTAS.2016.7461321", "url": "https://dblp.org/rec/conf/rtas/TabishMWAPPC16"}, "url": "URL#2941731"}, {"@score": "1", "@id": "2941732", "info": {"authors": {"author": [{"@pid": "166/6957", "text": "Corey Tessler"}, {"@pid": "11/5001", "text": "Nathan Fisher"}]}, "title": "Poster Abstract: Scheduling Multi-Threaded Tasks to Reduce Intra-Task Cache Contention.", "venue": "RTAS", "pages": "54", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/TesslerF16", "doi": "10.1109/RTAS.2016.7461352", "ee": "https://doi.org/10.1109/RTAS.2016.7461352", "url": "https://dblp.org/rec/conf/rtas/TesslerF16"}, "url": "URL#2941732"}, {"@score": "1", "@id": "2941733", "info": {"authors": {"author": [{"@pid": "179/3208", "text": "David Trilla"}, {"@pid": "135/1063", "text": "Javier Jalle"}, {"@pid": "123/7823", "text": "Mikel Fern\u00e1ndez"}, {"@pid": "97/5544", "text": "Jaume Abella 0001"}, {"@pid": "52/1629", "text": "Francisco J. Cazorla"}]}, "title": "Improving Early Design Stage Timing Modeling in Multicore Based Real-Time Systems.", "venue": "RTAS", "pages": "305-316", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/TrillaJFAC16", "doi": "10.1109/RTAS.2016.7461338", "ee": "https://doi.org/10.1109/RTAS.2016.7461338", "url": "https://dblp.org/rec/conf/rtas/TrillaJFAC16"}, "url": "URL#2941733"}, {"@score": "1", "@id": "2941734", "info": {"authors": {"author": [{"@pid": "166/6988", "text": "Prathap Kumar Valsan"}, {"@pid": "34/8375", "text": "Heechul Yun"}, {"@pid": "179/3202", "text": "Farzad Farshchi"}]}, "title": "Taming Non-Blocking Caches to Improve Isolation in Multicore Real-Time Systems.", "venue": "RTAS", "pages": "161-172", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/ValsanYF16", "doi": "10.1109/RTAS.2016.7461361", "ee": "https://doi.org/10.1109/RTAS.2016.7461361", "url": "https://dblp.org/rec/conf/rtas/ValsanYF16"}, "url": "URL#2941734"}, {"@score": "1", "@id": "2941735", "info": {"authors": {"author": [{"@pid": "166/6923", "text": "Peter W\u00e4gemann"}, {"@pid": "73/2000", "text": "Tobias Distler"}, {"@pid": "154/0958", "text": "Heiko Janker"}, {"@pid": "179/3222", "text": "Phillip Raffeck"}, {"@pid": "99/4516", "text": "Volkmar Sieh"}]}, "title": "A Kernel for Energy-Neutral Real-Time Systems with Mixed Criticalities.", "venue": "RTAS", "pages": "25-36", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/WagemannDJRS16", "doi": "10.1109/RTAS.2016.7461320", "ee": "https://doi.org/10.1109/RTAS.2016.7461320", "url": "https://dblp.org/rec/conf/rtas/WagemannDJRS16"}, "url": "URL#2941735"}, {"@score": "1", "@id": "2941736", "info": {"authors": {"author": [{"@pid": "75/4287", "text": "Meng Xu"}, {"@pid": "92/1043", "text": "Linh Thi Xuan Phan"}, {"@pid": "63/1246", "text": "Hyon-Young Choi"}, {"@pid": "l/InsupLee", "text": "Insup Lee 0001"}]}, "title": "Analysis and Implementation of GlEnergy Saving for Mixed-Criticalityobal Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation.", "venue": "RTAS", "pages": "123-134", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/XuPCL16", "doi": "10.1109/RTAS.2016.7461322", "ee": "https://doi.org/10.1109/RTAS.2016.7461322", "url": "https://dblp.org/rec/conf/rtas/XuPCL16"}, "url": "URL#2941736"}, {"@score": "1", "@id": "2941737", "info": {"authors": {"author": [{"@pid": "25/2975", "text": "Man-Ki Yoon"}, {"@pid": "60/5790", "text": "Sibin Mohan"}, {"@pid": "49/7998", "text": "Chien-Ying Chen"}, {"@pid": "67/5282", "text": "Lui Sha"}]}, "title": "TaskShuffler: A Schedule Randomization Protocol for Obfuscation against Timing Inference Attacks in Real-Time Systems.", "venue": "RTAS", "pages": "111-122", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/YoonMCS16", "doi": "10.1109/RTAS.2016.7461362", "ee": "https://doi.org/10.1109/RTAS.2016.7461362", "url": "https://dblp.org/rec/conf/rtas/YoonMCS16"}, "url": "URL#2941737"}, {"@score": "1", "@id": "2941738", "info": {"authors": {"author": [{"@pid": "160/2290", "text": "Xingliang Zou"}, {"@pid": "c/AMKCheng", "text": "Albert M. K. Cheng"}]}, "title": "Poster Abstract: Memory-Aware Response Time Analysis for P-FRP Tasks.", "venue": "RTAS", "pages": "56", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/rtas/ZouC16", "doi": "10.1109/RTAS.2016.7461349", "ee": "https://doi.org/10.1109/RTAS.2016.7461349", "url": "https://dblp.org/rec/conf/rtas/ZouC16"}, "url": "URL#2941738"}, {"@score": "1", "@id": "2973271", "info": {"title": "2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), Vienna, Austria, April 11-14, 2016", "venue": "RTAS", "publisher": "IEEE Computer Society", "year": "2016", "type": "Editorship", "key": "conf/rtas/2016", "ee": "https://ieeexplore.ieee.org/xpl/conhome/7460013/proceeding", "url": "https://dblp.org/rec/conf/rtas/2016"}, "url": "URL#2973271"}]}}}