#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Dec 16 18:37:44 2017
# Process ID: 4220
# Log file: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/vivado.log
# Journal file: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.xpr
INFO: [Project 1-313] Project file moved from 'D:/Users/TEMP.PCLABS/Desktop/Projem' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:32]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 18:42:52 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 18:58:21 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
[Sat Dec 16 18:58:21 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 18:59:49 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
open_hw
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 19:01:27 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 19:01:54 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27E58A
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27E58A
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A27E58A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183A27E58A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27E58A
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27E58A
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183A27E58A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210183A27E58A
close_hw
file mkdir D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sim_1/new/Tb_LFSR.sv w ]
add_files -fileset sim_1 D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sim_1/new/Tb_LFSR.sv
update_compile_order -fileset sim_1
set_property top Tb_LFSR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Tb_LFSR' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sim_1/new/Tb_LFSR.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.sim/sim_1/behav'
"xvlog -m64 --relax -prj Tb_LFSR_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sim_1/new/Tb_LFSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tb_LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 7e40254fcfe4491baa1a50fe628c0167 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_LFSR_behav xil_defaultlib.Tb_LFSR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.Tb_LFSR
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Tb_LFSR_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.sim/sim_1/behav/xsim.dir/Tb_LFSR_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.sim/sim_1/behav/xsim.dir/Tb_LFSR_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec 16 19:25:44 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 16 19:25:44 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 849.246 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_LFSR_behav -key {Behavioral:sim_1:Functional:Tb_LFSR} -tclbatch {Tb_LFSR.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Tb_LFSR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_LFSR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 849.246 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27E58A
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183A27E58A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210183A27E58A
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 19:57:20 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
set_property top MyMain [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 19:58:17 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27E58A
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 20:08:43 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 20:09:09 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 20:09:14 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 20:09:49 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 20:36:33 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 20:36:54 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 20:37:21 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 20:39:36 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
[Sat Dec 16 20:39:36 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 20:44:29 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
[Sat Dec 16 20:44:29 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 20:44:53 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
[Sat Dec 16 20:44:53 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 20:47:04 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
[Sat Dec 16 20:47:04 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 20:47:25 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
[Sat Dec 16 20:47:25 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 20:51:01 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 20:51:43 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 20:54:43 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close [ open D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv w ]
add_files D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:01:12 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:02:31 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:04:02 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:04:18 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 21:04:52 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 878.164 ; gain = 0.000
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27E58A
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:80]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:08:14 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:09:16 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:10:51 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:11:11 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 21:19:10 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/.Xil/Vivado-4220-EALAB01/dcp/MyMain.xdc]
Finished Parsing XDC File [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/.Xil/Vivado-4220-EALAB01/dcp/MyMain.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1082.016 ; gain = 0.008
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1082.016 ; gain = 0.008
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1157.797 ; gain = 279.633
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:29:12 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 21:30:06 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:35:26 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 21:35:53 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 21:37:43 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:42:06 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:45:02 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
reset_run synth_1 -noclean_dir 
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:45:53 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 21:46:22 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:50:09 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 21:52:25 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 21:52:51 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Dir-Dur.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 22:06:46 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 22:07:14 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1614.793 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 22:18:47 2017...
