$date
	Thu Apr 11 22:16:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_progmem $end
$scope module dut $end
$var wire 32 ! addr [31:0] $end
$var reg 32 " instr [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10011 "
b0 !
$end
#10000
b100000000000010110011 "
b100 !
#20000
b10000001000000010010011 "
b1000 !
#30000
b1000001000000100110011 "
b1100 !
#40000
b100001000000010010011 "
b10000 !
#50000
b11111111111100001000000010010011 "
b10100 !
#60000
b100010111000010110011 "
b11000 !
#70000
b100010110000010110011 "
b11100 !
#80000
b100010100000010110011 "
b100000 !
#90000
b100010010000010110011 "
b100100 !
#100000
b100010011000010110011 "
b101000 !
#110000
b100010001000010110011 "
b101100 !
#120000
b100010101000010110011 "
b110000 !
#130000
b100010000000010110011 "
b110100 !
#140000
b1000000000100010101000010110011 "
b111000 !
#150000
b0 "
b111100 !
#160000
