#########################################################################
#
# 最大时钟频率(FMAX)报告
#
#########################################################################
#
# 注意: FMAX 的计算仅针对在同一时钟域内的寄存器到寄存器路径，
# 多周期路径、跨时钟域路径(包括主时钟及其生成时钟之间的路径)都将
# 被忽略。对于一个时钟及其反向时钟之间的路径， FMAX的计算通过按
# 频宽比(duty cycle)等比例扩展路径延迟得到。例如，假设有一
# 条路径的起点由时钟上升沿驱动而终点由同一时钟的下降沿驱动，
# 如果该时钟的频宽比为50，则计算FMAX时，路径延迟将乘以2(即
# 除以50%)。
#
# ***********************************************************************
# 时钟         : PLL_inst1/PLLInst_0/CLKOP
# 最小时钟周期 : 8773.7 ps
# ***********************************************************************
********************
* 路径 1
********************
起点     : ahb_lcd8080_inst1/addr[8]/AQ [激发时钟: PLL_inst1/PLLInst_0/CLKOP, 上升沿1]
终点     : DATA_8080[14]_MGIOL/CE       [捕获时钟: PLL_inst1/PLLInst_0/CLKOP, 上升沿2] 
数据产生路径
=====================================================================================================================================================
|                      节点                      |  单元   |  延迟  |     类型      |   位置   |                    连线                     | 扇出 |
=====================================================================================================================================================
| CLOCK'clkbase                                  |   N/A   |      0 |               |          | N/A                                         |      |
| clk_25M                                        |   top   |      0 | clock_latency |          | clk_25M                                     | 1    |
| clk_25M/PAD#bidir_in                           |   PIO   |      0 |      net      | PT79A    | clk_25M                                     | 1    |
| clk_25M/PADDI                                  |   PIO   |   1091 |   PADI_DEL    |          | clk_25M_c                                   | 1    |
| PLL_inst1/PLLInst_0/CLKI                       | PLL_25K | 4068.5 |      net      | LPLL1    | clk_25M_c                                   |      |
| --                                             |   --    |     -- |      --       | --       | --                                          | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOP                |   N/A   |      0 |  CLKI2OP_DEL  |          | N/A                                         |      |
| PLL_inst1/PLLInst_0/CLKOP                      | PLL_25K | 5159.5 | clock_latency |          | AHB_USR_CLK                                 | 434  |
| ahb_lcd8080_inst1/addr[8]/CLK                  | SLICEL  | 1096.4 |      net      | R22C36M  | AHB_USR_CLK                                 |      |
| --                                             |   --    |     -- |      --       | --       | --                                          | --   |
| ahb_lcd8080_inst1/addr[8]/AQ                   | SLICEL  |   30.5 |     Tcko      |          | ahb_lcd8080_inst1/addr[8]                   | 1    |
| net_extracted_nHQX1/B3                         | SLICEL  | 1183.6 |      net      | R22C37L  | ahb_lcd8080_inst1/addr[8]                   |      |
| net_extracted_nHQX1/BMUX                       | SLICEL  |  114.1 |     Topbb     |          | net_extracted_nHQX1                         | 13   |
| ahb_lcd8080_inst1/sta8080[2]/A2                | SLICEL  |  796.9 |      net      | R21C36L  | net_extracted_nHQX1                         |      |
| ahb_lcd8080_inst1/sta8080[2]/AMUX              | SLICEL  |   88.9 |     Topaa     |          | ahb_lcd8080_inst1/n_348                     | 2    |
| ahb_lcd8080_inst1/_i_189/_i_0_decomp_nHQX18/A3 | SLICEL  |  433.4 |      net      | R21C36M  | ahb_lcd8080_inst1/n_348                     |      |
| ahb_lcd8080_inst1/_i_189/_i_0_decomp_nHQX18/A  | SLICEL  |   75.1 |     Tilo      |          | ahb_lcd8080_inst1/_i_189/_i_0_decomp_nHQX18 | 1    |
| ahb_lcd8080_inst1/_i_189/_i_0_decomp_nHQX18/B4 | SLICEL  | 1631.3 |      net      | R21C36M  | ahb_lcd8080_inst1/_i_189/_i_0_decomp_nHQX18 |      |
| ahb_lcd8080_inst1/_i_189/_i_0_decomp_nHQX18/B  | SLICEL  |   75.1 |     Tilo      |          | ahb_lcd8080_inst1/_i_189/_i_0_rkd_1         | 1    |
| ahb_lcd8080_inst1/_i_189/_i_0_decomp_nHQX18/C6 | SLICEL  |  176.4 |      net      | R21C36M  | ahb_lcd8080_inst1/_i_189/_i_0_rkd_1         |      |
| ahb_lcd8080_inst1/_i_189/_i_0_decomp_nHQX18/C  | SLICEL  |   75.1 |     Tilo      |          | ahb_lcd8080_inst1/sta8080_now[2]            | 19   |
| ahb_lcd8080_inst1/n_426/A4                     | SLICEL  | 1088.2 |      net      | R20C36L  | ahb_lcd8080_inst1/sta8080_now[2]            |      |
| ahb_lcd8080_inst1/n_426/A                      | SLICEL  |   75.1 |     Tilo      |          | ahb_lcd8080_inst1/n_426                     | 16   |
| DATA_8080[14]_MGIOL/CE                         | IOLOGIC | 2828.2 |      net      | IOL_T19B | ahb_lcd8080_inst1/n_426                     |      |
=====================================================================================================================================================
时钟路径延迟         = 6255.9    
数据路径延迟         = 8671.7     (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 503.4 
        总的连线延迟 = 8137.8 
        逻辑级数     = 6 
[数据捕获路径]
======================================================================================================
|              节点               |  单元   |  延迟  |     类型      |   位置   |    连线     | 扇出 |
======================================================================================================
| CLOCK'clkbase                   |   N/A   |      0 |               |          | N/A         |      |
| clk_25M                         |   top   |      0 | clock_latency |          | clk_25M     | 1    |
| clk_25M/PAD#bidir_in            |   PIO   |      0 |      net      | PT79A    | clk_25M     | 1    |
| clk_25M/PADDI                   |   PIO   |   1091 |   PADI_DEL    |          | clk_25M_c   | 1    |
| PLL_inst1/PLLInst_0/CLKI        | PLL_25K | 3914.3 |      net      | LPLL1    | clk_25M_c   |      |
| --                              |   --    |     -- |      --       | --       | --          | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOP |   N/A   |      0 |  CLKI2OP_DEL  |          | N/A         |      |
| PLL_inst1/PLLInst_0/CLKOP       | PLL_25K | 5005.3 | clock_latency |          | AHB_USR_CLK | 434  |
| DATA_8080[14]_MGIOL/CLK         | IOLOGIC | 1057.4 |      net      | IOL_T19B | AHB_USR_CLK |      |
======================================================================================================
时钟路径延迟         = 6062.7    
    时钟偏差         = -193.1 (Tcksw)
[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 8671.7     + 63         - 154.1      - -193.1     
       = 8773.7
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 
# ***********************************************************************
# 时钟         : PLL_inst1/PLLInst_0/CLKOS
# 最小时钟周期 : 4966.2 ps
# ***********************************************************************
********************
* 路径 1
********************
起点     : led_wf_inst1/cnt[15]/CQ [激发时钟: PLL_inst1/PLLInst_0/CLKOS, 上升沿1]
终点     : led_pin[0]_MGIOL/CE     [捕获时钟: PLL_inst1/PLLInst_0/CLKOS, 上升沿2] 
数据产生路径
=========================================================================================================================
|               节点               |  单元   |  延迟  |     类型      |   位置   |             连线              | 扇出 |
=========================================================================================================================
| CLOCK'clkbase                    |   N/A   |      0 |               |          | N/A                           |      |
| clk_25M                          |   top   |      0 | clock_latency |          | clk_25M                       | 1    |
| clk_25M/PAD#bidir_in             |   PIO   |      0 |      net      | PT79A    | clk_25M                       | 1    |
| clk_25M/PADDI                    |   PIO   |   1091 |   PADI_DEL    |          | clk_25M_c                     | 1    |
| PLL_inst1/PLLInst_0/CLKI         | PLL_25K | 4068.5 |      net      | LPLL1    | clk_25M_c                     |      |
| --                               |   --    |     -- |      --       | --       | --                            | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOS  |   N/A   |      0 |  CLKI2OS_DEL  |          | N/A                           |      |
| PLL_inst1/PLLInst_0/CLKOS        | PLL_25K | 5159.5 | clock_latency |          | CLK_FPGA_SYS1                 | 10   |
| led_wf_inst1/cnt[15]/CLK         | SLICEL  | 1096.4 |      net      | R12C57L  | CLK_FPGA_SYS1                 |      |
| --                               |   --    |     -- |      --       | --       | --                            | --   |
| led_wf_inst1/cnt[15]/CQ          | SLICEL  |   30.5 |     Tcko      |          | led_wf_inst1/cnt[12]          | 2    |
| led_wf_inst1/cnt[10]/C3          | SLICEL  |    564 |      net      | R12C56L  | led_wf_inst1/cnt[12]          |      |
| led_wf_inst1/cnt[10]/C           | SLICEL  |   75.1 |     Tilo      |          | led_wf_inst1/_i_2/_i_0_rkd_15 | 1    |
| led_wf_inst1/cnt[10]/D4          | SLICEL  |  209.9 |      net      | R12C56L  | led_wf_inst1/_i_2/_i_0_rkd_15 |      |
| led_wf_inst1/cnt[10]/D           | SLICEL  |   75.1 |     Tilo      |          | led_wf_inst1/_i_2/_i_0_rkd_20 | 1    |
| led_wf_inst1/_i_2/_i_0_rkd_13/B3 | SLICEL  |  493.4 |      net      | R11C57M  | led_wf_inst1/_i_2/_i_0_rkd_20 |      |
| led_wf_inst1/_i_2/_i_0_rkd_13/B  | SLICEL  |   75.1 |     Tilo      |          | _n_10845                      | 1    |
| led_wf_inst1/_i_2/_i_0_rkd_13/D2 | SLICEL  |  410.2 |      net      | R11C57M  | _n_10845                      |      |
| led_wf_inst1/_i_2/_i_0_rkd_13/D  | SLICEL  |   75.1 |     Tilo      |          | _n_10844                      | 20   |
| led_pin[0]_MGIOL/CE              | IOLOGIC | 2897.8 |      net      | IOL_T95D | _n_10844                      |      |
=========================================================================================================================
时钟路径延迟         = 6255.9    
数据路径延迟         = 4906.2     (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 300.4 
        总的连线延迟 = 4575.3 
        逻辑级数     = 4 
[数据捕获路径]
========================================================================================================
|              节点               |  单元   |  延迟  |     类型      |   位置   |     连线      | 扇出 |
========================================================================================================
| CLOCK'clkbase                   |   N/A   |      0 |               |          | N/A           |      |
| clk_25M                         |   top   |      0 | clock_latency |          | clk_25M       | 1    |
| clk_25M/PAD#bidir_in            |   PIO   |      0 |      net      | PT79A    | clk_25M       | 1    |
| clk_25M/PADDI                   |   PIO   |   1091 |   PADI_DEL    |          | clk_25M_c     | 1    |
| PLL_inst1/PLLInst_0/CLKI        | PLL_25K | 3914.3 |      net      | LPLL1    | clk_25M_c     |      |
| --                              |   --    |     -- |      --       | --       | --            | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOS |   N/A   |      0 |  CLKI2OS_DEL  |          | N/A           |      |
| PLL_inst1/PLLInst_0/CLKOS       | PLL_25K | 5005.3 | clock_latency |          | CLK_FPGA_SYS1 | 10   |
| led_pin[0]_MGIOL/CLK            | IOLOGIC | 1057.4 |      net      | IOL_T95D | CLK_FPGA_SYS1 |      |
========================================================================================================
时钟路径延迟         = 6062.7    
    时钟偏差         = -193.1 (Tcksw)
[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 4906.2     + 21         - 154.1      - -193.1     
       = 4966.2
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 
#########################################################################
# 时钟频率总结
#########################################################################
最慢时钟     : PLL_inst1/PLLInst_0/CLKOP
最小时钟周期 : 8773.7 ps
最大时钟频率 : 114 MHz
#########################################################################
PLL_inst1/PLLInst_0/CLKOP : 114.0 Mhz
PLL_inst1/PLLInst_0/CLKOS : 201.4 Mhz
