<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>MAX32665 SDK Documentation: RPU_SRAM3</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__RPU__SRAM3.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RPU_SRAM3<div class="ingroups"><a class="el" href="group__rpu.html">Resource Protection Unit</a> &raquo; <a class="el" href="group__rpu__registers.html">RPU_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SRAM3 Protection Register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2b31996214ab00f7f1c6b9e989561b1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b31996214ab00f7f1c6b9e989561b1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga2b31996214ab00f7f1c6b9e989561b1b">MXC_F_RPU_SRAM3_DMA0ACNR_POS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga2b31996214ab00f7f1c6b9e989561b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_DMA0ACNR Position. <br /></td></tr>
<tr class="separator:ga2b31996214ab00f7f1c6b9e989561b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb1b5fceec07e87cfe19e36e7950b0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1fb1b5fceec07e87cfe19e36e7950b0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga1fb1b5fceec07e87cfe19e36e7950b0e">MXC_F_RPU_SRAM3_DMA0ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_DMA0ACNR_POS))</td></tr>
<tr class="memdesc:ga1fb1b5fceec07e87cfe19e36e7950b0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_DMA0ACNR Mask. <br /></td></tr>
<tr class="separator:ga1fb1b5fceec07e87cfe19e36e7950b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7636b7baebcb55d6401faade7952f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb7636b7baebcb55d6401faade7952f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#gacb7636b7baebcb55d6401faade7952f1">MXC_F_RPU_SRAM3_DMA0ACNW_POS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gacb7636b7baebcb55d6401faade7952f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_DMA0ACNW Position. <br /></td></tr>
<tr class="separator:gacb7636b7baebcb55d6401faade7952f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953f572d0304586510453d4014f517d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga953f572d0304586510453d4014f517d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga953f572d0304586510453d4014f517d2">MXC_F_RPU_SRAM3_DMA0ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_DMA0ACNW_POS))</td></tr>
<tr class="memdesc:ga953f572d0304586510453d4014f517d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_DMA0ACNW Mask. <br /></td></tr>
<tr class="separator:ga953f572d0304586510453d4014f517d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4577b0253f7b38e749523ffbab5eccfa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4577b0253f7b38e749523ffbab5eccfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga4577b0253f7b38e749523ffbab5eccfa">MXC_F_RPU_SRAM3_DMA1ACNR_POS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga4577b0253f7b38e749523ffbab5eccfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_DMA1ACNR Position. <br /></td></tr>
<tr class="separator:ga4577b0253f7b38e749523ffbab5eccfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10bca2a52a5fea4ff60ed14f18412771"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10bca2a52a5fea4ff60ed14f18412771"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga10bca2a52a5fea4ff60ed14f18412771">MXC_F_RPU_SRAM3_DMA1ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_DMA1ACNR_POS))</td></tr>
<tr class="memdesc:ga10bca2a52a5fea4ff60ed14f18412771"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_DMA1ACNR Mask. <br /></td></tr>
<tr class="separator:ga10bca2a52a5fea4ff60ed14f18412771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbfb2b24004dad61af37b2b7993cc15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5dbfb2b24004dad61af37b2b7993cc15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga5dbfb2b24004dad61af37b2b7993cc15">MXC_F_RPU_SRAM3_DMA1ACNW_POS</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga5dbfb2b24004dad61af37b2b7993cc15"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_DMA1ACNW Position. <br /></td></tr>
<tr class="separator:ga5dbfb2b24004dad61af37b2b7993cc15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cb993a9f69033be3827a74b336460b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17cb993a9f69033be3827a74b336460b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga17cb993a9f69033be3827a74b336460b">MXC_F_RPU_SRAM3_DMA1ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_DMA1ACNW_POS))</td></tr>
<tr class="memdesc:ga17cb993a9f69033be3827a74b336460b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_DMA1ACNW Mask. <br /></td></tr>
<tr class="separator:ga17cb993a9f69033be3827a74b336460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc9bce3f20af26f79df90a969f67efb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaedc9bce3f20af26f79df90a969f67efb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#gaedc9bce3f20af26f79df90a969f67efb">MXC_F_RPU_SRAM3_USBACNR_POS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaedc9bce3f20af26f79df90a969f67efb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_USBACNR Position. <br /></td></tr>
<tr class="separator:gaedc9bce3f20af26f79df90a969f67efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8270bbd637a796d36e129553833f049d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8270bbd637a796d36e129553833f049d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga8270bbd637a796d36e129553833f049d">MXC_F_RPU_SRAM3_USBACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_USBACNR_POS))</td></tr>
<tr class="memdesc:ga8270bbd637a796d36e129553833f049d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_USBACNR Mask. <br /></td></tr>
<tr class="separator:ga8270bbd637a796d36e129553833f049d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9229a5382b60ab27f4edfb72192fda41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9229a5382b60ab27f4edfb72192fda41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga9229a5382b60ab27f4edfb72192fda41">MXC_F_RPU_SRAM3_USBACNW_POS</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga9229a5382b60ab27f4edfb72192fda41"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_USBACNW Position. <br /></td></tr>
<tr class="separator:ga9229a5382b60ab27f4edfb72192fda41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e8014c0b1711f97d3b53f84b98bcaa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3e8014c0b1711f97d3b53f84b98bcaa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#gaf3e8014c0b1711f97d3b53f84b98bcaa">MXC_F_RPU_SRAM3_USBACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_USBACNW_POS))</td></tr>
<tr class="memdesc:gaf3e8014c0b1711f97d3b53f84b98bcaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_USBACNW Mask. <br /></td></tr>
<tr class="separator:gaf3e8014c0b1711f97d3b53f84b98bcaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889b0b4577f88e7a9d2f81e9ec87df21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga889b0b4577f88e7a9d2f81e9ec87df21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga889b0b4577f88e7a9d2f81e9ec87df21">MXC_F_RPU_SRAM3_SYS0ACNR_POS</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga889b0b4577f88e7a9d2f81e9ec87df21"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SYS0ACNR Position. <br /></td></tr>
<tr class="separator:ga889b0b4577f88e7a9d2f81e9ec87df21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ff633c9b413a8327cee4ae633c77b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1ff633c9b413a8327cee4ae633c77b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#gac1ff633c9b413a8327cee4ae633c77b7">MXC_F_RPU_SRAM3_SYS0ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SYS0ACNR_POS))</td></tr>
<tr class="memdesc:gac1ff633c9b413a8327cee4ae633c77b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SYS0ACNR Mask. <br /></td></tr>
<tr class="separator:gac1ff633c9b413a8327cee4ae633c77b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478402b67def4987a37b18f48e91d762"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga478402b67def4987a37b18f48e91d762"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga478402b67def4987a37b18f48e91d762">MXC_F_RPU_SRAM3_SYS0ACNW_POS</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga478402b67def4987a37b18f48e91d762"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SYS0ACNW Position. <br /></td></tr>
<tr class="separator:ga478402b67def4987a37b18f48e91d762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3d858e20c3ca119204131231796d14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b3d858e20c3ca119204131231796d14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga9b3d858e20c3ca119204131231796d14">MXC_F_RPU_SRAM3_SYS0ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SYS0ACNW_POS))</td></tr>
<tr class="memdesc:ga9b3d858e20c3ca119204131231796d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SYS0ACNW Mask. <br /></td></tr>
<tr class="separator:ga9b3d858e20c3ca119204131231796d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdf115cbb6e19f5e5c37561df1a2f14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffdf115cbb6e19f5e5c37561df1a2f14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#gaffdf115cbb6e19f5e5c37561df1a2f14">MXC_F_RPU_SRAM3_SYS1ACNR_POS</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaffdf115cbb6e19f5e5c37561df1a2f14"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SYS1ACNR Position. <br /></td></tr>
<tr class="separator:gaffdf115cbb6e19f5e5c37561df1a2f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d657598562da783fac81e00b6c6d5d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12d657598562da783fac81e00b6c6d5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga12d657598562da783fac81e00b6c6d5d">MXC_F_RPU_SRAM3_SYS1ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SYS1ACNR_POS))</td></tr>
<tr class="memdesc:ga12d657598562da783fac81e00b6c6d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SYS1ACNR Mask. <br /></td></tr>
<tr class="separator:ga12d657598562da783fac81e00b6c6d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf056a3fa52935330a3743805d86f32db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf056a3fa52935330a3743805d86f32db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#gaf056a3fa52935330a3743805d86f32db">MXC_F_RPU_SRAM3_SYS1ACNW_POS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gaf056a3fa52935330a3743805d86f32db"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SYS1ACNW Position. <br /></td></tr>
<tr class="separator:gaf056a3fa52935330a3743805d86f32db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3f71e55e5469550360769a10e4ac96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a3f71e55e5469550360769a10e4ac96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga8a3f71e55e5469550360769a10e4ac96">MXC_F_RPU_SRAM3_SYS1ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SYS1ACNW_POS))</td></tr>
<tr class="memdesc:ga8a3f71e55e5469550360769a10e4ac96"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SYS1ACNW Mask. <br /></td></tr>
<tr class="separator:ga8a3f71e55e5469550360769a10e4ac96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7fcbb58612e5a9c5e35d3e3de69508d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7fcbb58612e5a9c5e35d3e3de69508d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#gae7fcbb58612e5a9c5e35d3e3de69508d">MXC_F_RPU_SRAM3_SDMADACNR_POS</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gae7fcbb58612e5a9c5e35d3e3de69508d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SDMADACNR Position. <br /></td></tr>
<tr class="separator:gae7fcbb58612e5a9c5e35d3e3de69508d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8c28f417874edef1a4815f8e1357db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a8c28f417874edef1a4815f8e1357db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga4a8c28f417874edef1a4815f8e1357db">MXC_F_RPU_SRAM3_SDMADACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SDMADACNR_POS))</td></tr>
<tr class="memdesc:ga4a8c28f417874edef1a4815f8e1357db"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SDMADACNR Mask. <br /></td></tr>
<tr class="separator:ga4a8c28f417874edef1a4815f8e1357db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58324785c0750e9bff58f1e27fce2c1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58324785c0750e9bff58f1e27fce2c1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga58324785c0750e9bff58f1e27fce2c1c">MXC_F_RPU_SRAM3_SDMADACNW_POS</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga58324785c0750e9bff58f1e27fce2c1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SDMADACNW Position. <br /></td></tr>
<tr class="separator:ga58324785c0750e9bff58f1e27fce2c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87050413f1bed13bcbb4fd8c935631dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87050413f1bed13bcbb4fd8c935631dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga87050413f1bed13bcbb4fd8c935631dd">MXC_F_RPU_SRAM3_SDMADACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SDMADACNW_POS))</td></tr>
<tr class="memdesc:ga87050413f1bed13bcbb4fd8c935631dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SDMADACNW Mask. <br /></td></tr>
<tr class="separator:ga87050413f1bed13bcbb4fd8c935631dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209fd29358fc3a22a0c87f7f98839175"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga209fd29358fc3a22a0c87f7f98839175"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga209fd29358fc3a22a0c87f7f98839175">MXC_F_RPU_SRAM3_SDMAIACNR_POS</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga209fd29358fc3a22a0c87f7f98839175"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SDMAIACNR Position. <br /></td></tr>
<tr class="separator:ga209fd29358fc3a22a0c87f7f98839175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb653f62c6156fe3ca7235527e4a3f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacb653f62c6156fe3ca7235527e4a3f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#gaacb653f62c6156fe3ca7235527e4a3f0">MXC_F_RPU_SRAM3_SDMAIACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SDMAIACNR_POS))</td></tr>
<tr class="memdesc:gaacb653f62c6156fe3ca7235527e4a3f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SDMAIACNR Mask. <br /></td></tr>
<tr class="separator:gaacb653f62c6156fe3ca7235527e4a3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f7b9d3673632c2cbfe20c6a1bb3626"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7f7b9d3673632c2cbfe20c6a1bb3626"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#gaf7f7b9d3673632c2cbfe20c6a1bb3626">MXC_F_RPU_SRAM3_SDMAIACNW_POS</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gaf7f7b9d3673632c2cbfe20c6a1bb3626"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SDMAIACNW Position. <br /></td></tr>
<tr class="separator:gaf7f7b9d3673632c2cbfe20c6a1bb3626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc788517df5739516c339df8b4259d01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc788517df5739516c339df8b4259d01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#gacc788517df5739516c339df8b4259d01">MXC_F_RPU_SRAM3_SDMAIACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SDMAIACNW_POS))</td></tr>
<tr class="memdesc:gacc788517df5739516c339df8b4259d01"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SDMAIACNW Mask. <br /></td></tr>
<tr class="separator:gacc788517df5739516c339df8b4259d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e40eceb19cce4b2cc7ce754747e4126"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e40eceb19cce4b2cc7ce754747e4126"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga5e40eceb19cce4b2cc7ce754747e4126">MXC_F_RPU_SRAM3_CRYPTOACNR_POS</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga5e40eceb19cce4b2cc7ce754747e4126"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_CRYPTOACNR Position. <br /></td></tr>
<tr class="separator:ga5e40eceb19cce4b2cc7ce754747e4126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c8ffa8077d3baca9e9af875d6c5c24f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c8ffa8077d3baca9e9af875d6c5c24f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga9c8ffa8077d3baca9e9af875d6c5c24f">MXC_F_RPU_SRAM3_CRYPTOACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_CRYPTOACNR_POS))</td></tr>
<tr class="memdesc:ga9c8ffa8077d3baca9e9af875d6c5c24f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_CRYPTOACNR Mask. <br /></td></tr>
<tr class="separator:ga9c8ffa8077d3baca9e9af875d6c5c24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb4faee6739c681224b6c684c5825df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaccb4faee6739c681224b6c684c5825df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#gaccb4faee6739c681224b6c684c5825df">MXC_F_RPU_SRAM3_CRYPTOACNW_POS</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gaccb4faee6739c681224b6c684c5825df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_CRYPTOACNW Position. <br /></td></tr>
<tr class="separator:gaccb4faee6739c681224b6c684c5825df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a1af42a9876c9f672e0087dfb03ad3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80a1af42a9876c9f672e0087dfb03ad3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga80a1af42a9876c9f672e0087dfb03ad3">MXC_F_RPU_SRAM3_CRYPTOACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_CRYPTOACNW_POS))</td></tr>
<tr class="memdesc:ga80a1af42a9876c9f672e0087dfb03ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_CRYPTOACNW Mask. <br /></td></tr>
<tr class="separator:ga80a1af42a9876c9f672e0087dfb03ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7707454fc9479c5cc59089145a078d4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7707454fc9479c5cc59089145a078d4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga7707454fc9479c5cc59089145a078d4e">MXC_F_RPU_SRAM3_SDIOACNR_POS</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga7707454fc9479c5cc59089145a078d4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SDIOACNR Position. <br /></td></tr>
<tr class="separator:ga7707454fc9479c5cc59089145a078d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebdc82ca4413e2a0a3b175c537f6b3c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaebdc82ca4413e2a0a3b175c537f6b3c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#gaebdc82ca4413e2a0a3b175c537f6b3c8">MXC_F_RPU_SRAM3_SDIOACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SDIOACNR_POS))</td></tr>
<tr class="memdesc:gaebdc82ca4413e2a0a3b175c537f6b3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SDIOACNR Mask. <br /></td></tr>
<tr class="separator:gaebdc82ca4413e2a0a3b175c537f6b3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5215742af16028bfba54a8751abdd03b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5215742af16028bfba54a8751abdd03b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#ga5215742af16028bfba54a8751abdd03b">MXC_F_RPU_SRAM3_SDIOACNW_POS</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga5215742af16028bfba54a8751abdd03b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SDIOACNW Position. <br /></td></tr>
<tr class="separator:ga5215742af16028bfba54a8751abdd03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5ec187adc88e4c802e82516687b200"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf5ec187adc88e4c802e82516687b200"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html#gacf5ec187adc88e4c802e82516687b200">MXC_F_RPU_SRAM3_SDIOACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SDIOACNW_POS))</td></tr>
<tr class="memdesc:gacf5ec187adc88e4c802e82516687b200"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3_SDIOACNW Mask. <br /></td></tr>
<tr class="separator:gacf5ec187adc88e4c802e82516687b200"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
