!nas 3.20.01
R0 f
R1 2
R3 6
R4 1
R5 2
R8 2
Rb 16
Rc 14
Rd 42
Re 2a
Rf e
R10 1
R15 1
R24 a
R30 1
R39 5
R3a 1
R3c 1
R3d 4
R3e 0

+$IMG$\CodeWizard-3.lib

.F008DIRECTORY
.F00APROTECTBIT
.F00DPROGID
.F015MODETABLE
.F01ABUFCOUNTS
.F01DEENEARBYTES
.F023TX_CTRL

o0000 0005

^Z:\shared\workspace\lonworks\demo\cover\Release\IM\cover.ns
@50
0Aj
@51
00j
@52
7Fj
00j
00j

x0000 0003
#0000%nviRequest
#0000%%FBNVNodeObject%nviRequest

@345
*3

s0000 00BA
.0000WHEN1

@358
C7
@359
C1
@360
9900k%nviRequest @201 +
@361
E5
@362
B50000i%fblockData 
@363
BF
@364
83
@365
0000g_mul8l 
@366
0000g_add16 
@367
FD
@368
FD
@369
9900k%nviRequest @202 +
@370
FF
@371
770000iWHEN1 0B4 +
@372
597F
@373
DA00
@374
81
@375
A5
@376
0000g_gequ8 
@377
49
@378
770000iWHEN1 0B4 +
@379
5A80
@380
DA00
@381
715F
@382
A5
@383
5B05
@384
7219
@385
A4
@386
46
@387
85
@388
A5
@389
770000i_fblock_director 
@390
28
@391
86
@392
B50000i%NodeObjectReportMask 
@393
81
@394
80
@395
0000g_nv_update 
@396
9900k%nviRequest @2
@397
9900k%nviRequest @201 +
@398
81
@399
0000g_nv_update_long 
@400
7159
@401
A5
@402
5980
@403
723A
@404
7467
@405
59BF
@406
DA00
@407
A4
@408
47
@409
A5
@410
A5
@411
770000i_fblock_director 
@412
712D
@413
A5
@414
5B02
@415
64
@416
744E
@417
7125
@418
A5
@419
5B09
@420
67
@421
B50901
@422
7440
@423
711A
@424
A5
@425
5B03
@426
64
@427
742E
@428
7112
@429
A5
@430
5B04
@431
44
@432
A5
@433
5B0A
@434
63
@435
7422
@436
27
@437
A5
@438
81
@439
7427
@440
22
@441
741A
@442
83
@443
BD
@444
BD
@445
B4F5
@446
0000g_get_sp 
@447
0000g_memcpy 
@448
80
@449
A5
@450
87
@451
770000i_popd1 
@452
B506F5
@453
0000g_get_sp 
@454
81
@455
80
@456
0000g_nv_update 
@457
F0
@458
78
@459
BE
@460
BE
@461
F2
@462
9A00
@463
5A40
@464
DA00
@465
31
@466
770000i%executeOnEachFblock 
@467
81
@468
80
@469
770000i%updateNode_Status 
@470
31
@471
BE
@472
BE
@473
F2
@474
9A00
@475
31

s0000 0001
#0000%NodeObjectDirector

@480
7E

s0000 0006
#0000%NodeObjectReportMask

@485
00j
00j
20j
00j
30j
00j

w0000 0003
#0000%fblockData

@495
*3

w0000 0082
#0000%_buff_rx

@520
*82

w0000 0082
#0000%_buff_tx

@525
*82

x0000 0006
#0000%nvoStatus
#0000%%FBNVNodeObject%nvoStatus

@350
*6

x0000 0001
.0000_%COVER%2

@535
*1

s0000 0017
#0000%executeOnEachFblock

@500
A4
@501
58FF
@502
E4
@503
3310
@504
A5
@505
A5
@506
A4
@507
3E
@508
FE
@509
770000i_fblock_director 
@510
A4
@511
590F
@512
62
@513
0000gwatchdog_update 
@514
71EA
@515
7E

s0000 001D
#0000%usart_init

@545
80
@546
F70000i%_buff_rx 080 +
@547
80
@548
F70000i%_buff_rx 081 +
@549
80
@550
F70000i%_buff_tx 080 +
@551
80
@552
F70000i%_buff_tx 081 +
@553
80
@554
D900k_%COVER%3 @2
@555
B410
@556
B50000i_%COVER%1 010 +
@557
770000i_io_sci_set_buffer_in 
@558
E4
@559
31

s0000 0035
#0000%usart_rxbuffin

@564
C0
@565
BE
@566
A4
@567
3F
@568
FC
@569
732D
@570
B50080
@571
80
@572
B70000i%_buff_rx 080 +
@573
3E
@574
0000g_mod16s 
@575
E5
@576
E5
@577
A4
@578
B70000i%_buff_rx 081 +
@579
53
@580
73E7
@581
BF
@582
BF
@583
A5
@584
A5
@585
0000g_inc16 
@586
FC
@587
FC
@588
F0
@589
9800
@590
B70000i%_buff_rx 080 +
@591
B50000i%_buff_rx 
@592
F3
@593
DF
@594
E4
@595
A4
@596
F70000i%_buff_rx 080 +
@597
71CD
@598
7C

s0000 0032
#0000%usart_txbuffout

@603
BF
@604
A4
@605
3F
@606
FD
@607
732B
@608
B70000i%_buff_tx 081 +
@609
B50000i%_buff_tx 
@610
F0
@611
9C
@612
E4
@613
BF
@614
BF
@615
A5
@616
A5
@617
0000g_inc16 
@618
FC
@619
FC
@620
F3
@621
DB00
@622
B50080
@623
80
@624
B70000i%_buff_tx 081 +
@625
3E
@626
0000g_mod16s 
@627
E5
@628
F70000i%_buff_tx 081 +
@629
B70000i%_buff_tx 080 +
@630
B70000i%_buff_tx 081 +
@631
53
@632
72CF
@633
7D

s0000 0021
.0000WHEN2

@638
B410
@639
7413
@640
770000isci_in_request_ex 
@641
D900k_%COVER%2 @2
@642
9900k_%COVER%3 @2
@643
5B01
@644
D900k_%COVER%3 @2
@645
9900k_%COVER%2 @2
@646
7404
@647
770000i%usart_rxbuffin 
@648
31
@649
B50000i_%COVER%1 
@650
84
@651
9900k_%COVER%3 @2
@652
770000i_lshift8_add16 
@653
31

s0000 0014
#0000%usart_available

@658
B50080
@659
80
@660
B70000i%_buff_rx 081 +
@661
B50080
@662
0000g_sub16 
@663
B70000i%_buff_rx 080 +
@664
0000g_add_8_16f 
@665
0000g_mod16s 
@666
F5

s0000 0014
#0000%usart_cached

@671
B50080
@672
80
@673
B70000i%_buff_tx 081 +
@674
B50080
@675
0000g_sub16 
@676
B70000i%_buff_tx 080 +
@677
0000g_add_8_16f 
@678
0000g_mod16s 
@679
F5

s0000 002B
#0000%usart_read

@684
C0
@685
B70000i%_buff_rx 081 +
@686
B70000i%_buff_rx 080 +
@687
53
@688
731B
@689
B70000i%_buff_rx 081 +
@690
B50000i%_buff_rx 
@691
F0
@692
9C
@693
E4
@694
E5
@695
B50080
@696
80
@697
B70000i%_buff_rx 081 +
@698
3E
@699
0000g_mod16s 
@700
E5
@701
F70000i%_buff_rx 081 +
@702
80
@703
A5
@704
23
@705
B5FFFF
@706
FF
@707
B6
@708
31

s0000 0037
#0000%usart_readTimed

@713
C5
@714
80
@715
B7FFB7
@716
FF
@717
FF
@718
80
@719
86
@720
FD
@721
FD
@722
BE
@723
BE
@724
52
@725
7321
@726
770000i%usart_read 
@727
FB
@728
FB
@729
BC
@730
5980
@731
64
@732
BC
@733
BC
@734
7117
@735
A5
@736
A5
@737
80
@738
B7FFB7
@739
0000g_sub16 
@740
52
@741
48
@742
BE
@743
BE
@744
0000g_dec16 
@745
FD
@746
FD
@747
0000g_inc16 
@748
71DA
@749
B5FFFF
@750
FB
@751
FB
@752
7C

s0000 0026
#0000%usart_readBytes

@757
C2
@758
5900
@759
BC
@760
A5
@761
55
@762
E4
@763
321A
@764
770000i%usart_readTimed 
@765
FE
@766
FE
@767
BF
@768
BF
@769
0000g_inc16 
@770
52
@771
4F
@772
A5
@773
BC
@774
BC
@775
A5
@776
A5
@777
0000g_inc16 
@778
F9
@779
F9
@780
F0
@781
D800
@782
3E
@783
71E0
@784
A4
@785
FB
@786
7B

s0000 0022
#0000%usart_write

@791
C0
@792
B50080
@793
80
@794
B70000i%_buff_tx 080 +
@795
3E
@796
0000g_mod16s 
@797
E5
@798
E5
@799
A4
@800
B70000i%_buff_tx 081 +
@801
53
@802
4E
@803
A5
@804
B70000i%_buff_tx 080 +
@805
B50000i%_buff_tx 
@806
F0
@807
DC
@808
E4
@809
A4
@810
F70000i%_buff_tx 080 +
@811
7E

s0000 0017
#0000%usart_writeBytes

@816
BF
@817
A4
@818
3F
@819
FD
@820
7310
@821
A5
@822
A5
@823
A5
@824
A5
@825
0000g_inc16 
@826
FD
@827
FD
@828
F0
@829
9800
@830
770000i%usart_write 
@831
71EA
@832
7D

s0000 0019
#0000%usart_flush

@837
C0
@838
770000i%usart_cached 
@839
7312
@840
B501FE
@841
0000g_get_sp 
@842
770000i%usart_txbuffout 
@843
B501FE
@844
0000g_get_sp 
@845
770000i_io_sci_set_buffer_out 
@846
71E9
@847
7F

s0000 000E
#0000%init

@852
BD
@853
BD
@854
BD
@855
BD
@856
BD
@857
0000g_memcpy8 
@858
BD
@859
BF
@860
BF
@861
F0
@862
D840
@863
7B

s0000 002B
#0000%setFrame10

@868
B410
@869
BF
@870
BF
@871
F0
@872
D800
@873
BF
@874
BF
@875
BF
@876
F0
@877
D801
@878
BE
@879
BF
@880
BF
@881
F0
@882
D802
@883
A5
@884
A5
@885
F0
@886
9802
@887
9801
@888
50
@889
D803
@890
B416
@891
BF
@892
BF
@893
F0
@894
D804
@895
85
@896
BF
@897
BF
@898
F0
@899
D840
@900
7C

s0000 002C
#0000%initFrame68

@905
B468
@906
A4
@907
BE
@908
BE
@909
F0
@910
D803
@911
BF
@912
BF
@913
F0
@914
D800
@915
80
@916
A4
@917
BE
@918
BE
@919
F0
@920
D802
@921
BF
@922
BF
@923
F0
@924
D801
@925
BF
@926
BF
@927
BF
@928
F0
@929
D804
@930
BE
@931
BF
@932
BF
@933
F0
@934
D805
@935
86
@936
BF
@937
BF
@938
F0
@939
D840
@940
7C

s0000 0013
#0000%appendByteToFrame68

@945
BF
@946
BF
@947
BF
@948
F0
@949
9840
@950
B0
@951
F3
@952
DF
@953
E4
@954
A5
@955
A5
@956
F2
@957
9A40
@958
3E
@959
DA40
@960
7D

s0000 0018
#0000%appendFrame68

@965
BD
@966
BD
@967
BD
@968
BD
@969
BD
@970
BB
@971
BB
@972
F0
@973
9840
@974
0000g_add_8_16f 
@975
0000g_memcpy8 
@976
BD
@977
BF
@978
BF
@979
F2
@980
9A40
@981
50
@982
DA40
@983
7B

s0000 0045
#0000%completeFrame68

@988
C1
@989
84
@990
E5
@991
80
@992
FF
@993
BE
@994
BE
@995
F0
@996
9840
@997
A5
@998
0000g_less8 
@999
4B
@1000
A4
@1001
B0
@1002
F3
@1003
9F
@1004
E4
@1005
BF
@1006
50
@1007
FF
@1008
3E
@1009
71EC
@1010
A5
@1011
9840
@1012
B0
@1013
F3
@1014
DF
@1015
E4
@1016
B416
@1017
BD
@1018
BD
@1019
F0
@1020
9840
@1021
3E
@1022
B0
@1023
F3
@1024
DF
@1025
E4
@1026
BE
@1027
BE
@1028
F2
@1029
9A40
@1030
5802
@1031
DA40
@1032
BE
@1033
BE
@1034
F0
@1035
9840
@1036
58FA
@1037
A4
@1038
D802
@1039
BD
@1040
BD
@1041
F0
@1042
D801
@1043
7C

w0000 0020
.0000_%COVER%1

@530
*20

w0000 0100
#0000%cache_rx

@1063
*100

w0000 0041
#0000%package_rx

@1068
*41

x0000 0001
.0000_%COVER%3

@540
*1

x0000 0001
#0000%package_received

@1078
*1

x0000 0007
#0000%nviLastTiming

@1083
*7

x0000 0002
#0000%nviAddressRs485

@1088
*2

x0000 0002
#0000%nviCoverControl

@1093
*2

x0000 0004
#0000%nvoAngle

@1098
*4

x0000 0004
#0000%nvoHit

@1103
*4

x0000 0002
#0000%nvoLocked

@1108
*2

x0000 0002
#0000%nvoTiltAlarm

@1113
*2

x0000 0002
#0000%nvoActive

@1118
*2

x0000 0003
#0000%nvoUpdateOn

@1123
*3

x0000 0002
#0000%nvoTiltCount

@1128
*2

x0000 0002
#0000%nvoHitCount

@1133
*2

s0000 0010
#0000%clear

@1048
80
@1049
BF
@1050
BF
@1051
F0
@1052
D840
@1053
B50080
@1054
80
@1055
BD
@1056
BD
@1057
770000i_memset16 
@1058
7E

s0000 0006
#0000%ASDU_HEAD_6804

@1143
06j
81j
08j
FFj
FFj
00j

s0000 0008
#0000%ASDU_HEAD_OPEN

@1148
40j
05j
0Cj
01j
12j
70j
00j
00j

s0000 0008
#0000%ASDU_HEAD_CLOSE

@1153
40j
05j
0Cj
01j
12j
71j
00j
00j

s0000 0041
.0000WHEN3

@1158
80
@1159
A4
@1160
A4
@1161
0000g_timer_sset_repeat 
@1162
9900k%nviAddressRs485 @201 +
@1163
B453
@1164
B50000i%package_tx 
@1165
770000i%initFrame68 
@1166
9900k%nviCoverControl @201 +
@1167
4C
@1168
B408
@1169
B50000i%ASDU_HEAD_OPEN 
@1170
B50000i%package_tx 
@1171
770000i%appendFrame68 
@1172
2B
@1173
B408
@1174
B50000i%ASDU_HEAD_CLOSE 
@1175
B50000i%package_tx 
@1176
770000i%appendFrame68 
@1177
B50000i%package_tx 
@1178
770000i%completeFrame68 
@1179
B70000i%package_tx 040 +
@1180
B50000i%package_tx 
@1181
770000i%usart_writeBytes 
@1182
770000i%usart_flush 
@1183
80
@1184
82
@1185
80
@1186
0000g_timer_sset_repeat 
@1187
31

s0000 0068
.0000WHEN4

@1192
80
@1193
A4
@1194
A4
@1195
0000g_timer_sset_repeat 
@1196
9900k%nviAddressRs485 @201 +
@1197
B444
@1198
B50000i%package_tx 
@1199
770000i%initFrame68 
@1200
86
@1201
B50000i%ASDU_HEAD_6804 
@1202
B50000i%package_tx 
@1203
770000i%appendFrame68 
@1204
B500FF
@1205
7442
@1206
0000g_and16 
@1207
7436
@1208
B408
@1209
743A
@1210
0000g_r_shift16s 
@1211
742E
@1212
9900k%nviLastTiming @205 +
@1213
742B
@1214
9900k%nviLastTiming @204 +
@1215
7427
@1216
9900k%nviLastTiming @203 +
@1217
7423
@1218
9900k%nviLastTiming @202 +
@1219
741F
@1220
9900k%nviLastTiming @201 +
@1221
597F
@1222
7419
@1223
B50000i%package_tx 
@1224
770000i%completeFrame68 
@1225
B70000i%package_tx 040 +
@1226
B50000i%package_tx 
@1227
770000i%usart_writeBytes 
@1228
770000i%usart_flush 
@1229
80
@1230
82
@1231
80
@1232
0000g_timer_sset_repeat 
@1233
31
@1234
E5
@1235
B50000i%package_tx 
@1236
770000i%appendByteToFrame68 
@1237
31
@1238
B503E8
@1239
9900k%nviLastTiming @206 +
@1240
0000g_mul_8_16 
@1241
31

s0000 001D
#0000%inquire

@1246
9900k%nviAddressRs485 @201 +
@1247
B45B
@1248
B50000i%package_tx 
@1249
770000i%setFrame10 
@1250
B70000i%package_tx 040 +
@1251
B50000i%package_tx 
@1252
770000i%usart_writeBytes 
@1253
770000i%usart_flush 
@1254
B50000i%package_tx 
@1255
770000i%clear 
@1256
31

s0000 0036
.0000WHEN5

@1261
C3
@1262
770000i%inquire 
@1263
0000gwatchdog_update 
@1264
80
@1265
B7FFB7
@1266
FF
@1267
FF
@1268
B50020
@1269
FD
@1270
FD
@1271
BE
@1272
BE
@1273
52
@1274
7319
@1275
770000i%usart_available 
@1276
721A
@1277
A5
@1278
A5
@1279
80
@1280
B7FFB7
@1281
0000g_sub16 
@1282
52
@1283
48
@1284
BE
@1285
BE
@1286
0000g_dec16 
@1287
FD
@1288
FD
@1289
0000g_inc16 
@1290
71E2
@1291
B50009
@1292
81
@1293
0000g_nv_update_int_offset 
@1294
7C

s0000 00B7
.0000WHEN6

@1299
C4
@1300
80
@1301
FD
@1302
770000i%usart_read 
@1303
E5
@1304
F70000i%cache_rx 04 +
@1305
B70000i%cache_rx 
@1306
5B10
@1307
721B
@1308
B70000i%cache_rx 04 +
@1309
5B16
@1310
7214
@1311
B70000i%cache_rx 02 +
@1312
B70000i%cache_rx 01 +
@1313
50
@1314
E5
@1315
B70000i%cache_rx 03 +
@1316
FF
@1317
B70000i%cache_rx 02 +
@1318
FC
@1319
85
@1320
FD
@1321
716A
@1322
B70000i%cache_rx 
@1323
5B68
@1324
7263
@1325
B70000i%cache_rx 
@1326
B70000i%cache_rx 03 +
@1327
53
@1328
725A
@1329
B70000i%cache_rx 02 +
@1330
B70000i%cache_rx 01 +
@1331
53
@1332
7251
@1333
B70000i%cache_rx 01 +
@1334
3E
@1335
B70000i%cache_rx 01 +
@1336
3E
@1337
B50000i%cache_rx 05 +
@1338
770000i%usart_readBytes 
@1339
53
@1340
7240
@1341
B70000i%cache_rx 01 +
@1342
5805
@1343
B50000i%cache_rx 
@1344
F0
@1345
9C
@1346
E4
@1347
5B16
@1348
7231
@1349
5900
@1350
80
@1351
FE
@1352
B70000i%cache_rx 01 +
@1353
BE
@1354
55
@1355
E4
@1356
320F
@1357
B50000i%cache_rx 04 +
@1358
BD
@1359
0000g_add_8_16f 
@1360
F3
@1361
9B00
@1362
50
@1363
BF
@1364
3E
@1365
FE
@1366
71E9
@1367
B70000i%cache_rx 01 +
@1368
5804
@1369
B50000i%cache_rx 
@1370
F0
@1371
9C
@1372
E4
@1373
FF
@1374
B70000i%cache_rx 05 +
@1375
FC
@1376
B70000i%cache_rx 01 +
@1377
5806
@1378
FD
@1379
A5
@1380
A5
@1381
53
@1382
7212
@1383
BD
@1384
9900k%nviAddressRs485 @201 +
@1385
53
@1386
6D
@1387
BE
@1388
B50000i%cache_rx 
@1389
B50000i%package_rx 
@1390
770000i%init 
@1391
81
@1392
D900k%package_received @2
@1393
84
@1394
B50000i%cache_rx 01 +
@1395
B50000i%cache_rx 
@1396
0000g_memcpy 
@1397
7B

x0000 0002
#0000%nvoOpenCount

@1138
*2

s0000 0029
#0000%getReversedS32

@1402
BE
@1403
BE
@1404
F0
@1405
9800
@1406
BF
@1407
BF
@1408
F3
@1409
DB03
@1410
BE
@1411
BE
@1412
F0
@1413
9801
@1414
BF
@1415
BF
@1416
F3
@1417
DB02
@1418
BE
@1419
BE
@1420
F0
@1421
9802
@1422
BF
@1423
BF
@1424
F3
@1425
DB01
@1426
BE
@1427
BE
@1428
F0
@1429
9803
@1430
BF
@1431
BF
@1432
F3
@1433
DB00
@1434
7C

s0000 0108
.0000WHEN7

@1444
C7
@1445
80
@1446
D900k%package_received @2
@1447
B50109
@1448
81
@1449
0000g_nv_update_int_offset 
@1450
B70000i%package_rx 01 +
@1451
761A02
@1452
7113
@1453
761302
@1454
713F
@1455
761D02
@1456
713A
@1457
762702
@1458
7135
@1459
E4
@1460
750000iWHEN7 0DE +
@1461
80
@1462
D900k_%COVER%4 @2
@1463
B50000i%package_rx 0E +
@1464
770000iWHEN7 0F0 +
@1465
85
@1466
80
@1467
0000g_nv_update 
@1468
B50000i%package_rx 014 +
@1469
770000iWHEN7 0F0 +
@1470
86
@1471
80
@1472
0000g_nv_update 
@1473
B70000i%package_rx 01A +
@1474
5902
@1475
0000g_log8 
@1476
B50801
@1477
0000g_nv_update_int_offset 
@1478
B70000i%package_rx 01A +
@1479
5904
@1480
0000g_log8 
@1481
87
@1482
81
@1483
0000g_nv_update_int_offset 
@1484
750000iWHEN7 0DE +
@1485
81
@1486
D900k_%COVER%4 @2
@1487
80
@1488
FB
@1489
80
@1490
FA
@1491
80
@1492
F9
@1493
B40D
@1494
FC
@1495
B70000i%package_rx 040 +
@1496
BC
@1497
580A
@1498
0000g_less8 
@1499
7343
@1500
BD
@1501
770000iWHEN7 0101 +
@1502
760101
@1503
2D
@1504
760202
@1505
7116
@1506
760302
@1507
711E
@1508
E4
@1509
7128
@1510
747A
@1511
B40C
@1512
745E
@1513
86
@1514
80
@1515
0000g_nv_update 
@1516
81
@1517
FB
@1518
711A
@1519
746C
@1520
B40B
@1521
7450
@1522
85
@1523
80
@1524
0000g_nv_update 
@1525
81
@1526
FA
@1527
2D
@1528
745F
@1529
B40D
@1530
0000g_nv_update_long 
@1531
80
@1532
87
@1533
81
@1534
0000g_nv_update_int_offset 
@1535
81
@1536
F9
@1537
BD
@1538
580A
@1539
FC
@1540
71B3
@1541
BC
@1542
66
@1543
80
@1544
B5000C
@1545
0000g_nv_update_long 
@1546
BB
@1547
66
@1548
80
@1549
B5000B
@1550
0000g_nv_update_long 
@1551
BA
@1552
66
@1553
80
@1554
B5000D
@1555
0000g_nv_update_long 
@1556
B70000i%package_rx 0F +
@1557
B50A02
@1558
0000g_nv_update_int_offset 
@1559
B70000i%package_rx 010 +
@1560
B50A01
@1561
0000g_nv_update_int_offset 
@1562
B70000i%package_rx 011 +
@1563
B40A
@1564
0000g_nv_update_int 
@1565
9900k_%COVER%4 @2
@1566
43
@1567
770000i%inquire 
@1568
78
@1569
0000g_nv_update_long 
@1570
B50000i%package_rx 
@1571
BB
@1572
0000g_add_8_16f 
@1573
86
@1574
0000g_add_8_16f 
@1575
B4FA
@1576
0000g_get_sp 
@1577
770000i%getReversedS32 
@1578
B504FB
@1579
0000g_get_sp 
@1580
31
@1581
80
@1582
BC
@1583
5805
@1584
B50000i%package_rx 
@1585
F0
@1586
9C
@1587
E4
@1588
31

s0000 0002
.0000fblockDirectors

@1593
00j%NodeObjectDirector 01 -@1
00j%NodeObjectDirector 01 -@0

s0000 000E
.0000%fblock_index_map

@1598
00j
@1600
00j
@1602
FFj
@1603
FFj
@1604
FFj
@1605
FFj
@1606
FFj
@1607
FFj
@1608
FFj
@1609
FFj
@1610
FFj
@1611
FFj
@1612
FFj
@1613
FFj

s0000 0033
.0000APINIT
.000EWINK
.000FRESET
.0025OFFLINE
.002CONLINE

@1633
75FD00
@1635
770000i_io_scispi_input_ready 
@1636
31
@1638
770000i%usart_available 
@1639
31
@1641
9900k%package_received @2
@1642
31
@1644
31
@1646
81
@1647
770000i%initAllFblockData 
@1648
B52200
@1649
770000i%executeOnEachFblock 
@1650
770000i%usart_init 
@1651
80
@1652
D900k%package_received @2
@1653
80
@1654
82
@1655
80
@1656
0000g_timer_sset_repeat 
@1657
31
@1659
B52000
@1660
770000i%executeOnEachFblock 
@1661
31
@1663
B52100
@1664
770000i%executeOnEachFblock 
@1665
31

r0000 00F1
.0000SIDATA

@1701
00j
F1j
0Ej
00j
00j
@1702
8Ej
5Cj
@1703
CEj
5Dj
@1704
8Ej
54j
@1705
8Ej
08j
@1706
8Ej
5Fj
@1707
8Ej
31j
@1708
8Ej
3Bj
@1709
8Ej
5Fj
@1710
8Ej
5Fj
@1711
8Ej
5Fj
@1712
8Ej
0Cj
@1713
8Ej
08j
@1714
8Ej
08j
@1715
8Ej
08j
@1716
26j
33j
2Ej
34j
40j
30j
4Ej
6Fj
@1717
64j
65j
4Fj
62j
6Aj
65j
63j
74j
@1718
00j
@1719
30j
@1720
6Ej
76j
69j
52j
65j
71j
75j
65j
@1721
73j
74j
00j
@1722
40j
30j
7Cj
31j
00j
@1723
30j
@1724
6Ej
76j
6Fj
53j
74j
61j
74j
75j
@1725
73j
00j
@1726
40j
30j
7Cj
32j
00j
@1727
20j
@1728
6Ej
76j
69j
4Cj
61j
73j
74j
54j
@1729
69j
6Dj
69j
6Ej
67j
00j
@1730
20j
@1731
6Ej
76j
69j
41j
64j
64j
72j
65j
@1732
73j
73j
52j
73j
34j
38j
35j
00j
@1733
20j
@1734
6Ej
76j
69j
43j
6Fj
76j
65j
72j
@1735
43j
6Fj
6Ej
74j
72j
6Fj
6Cj
00j
@1736
20j
@1737
6Ej
76j
6Fj
41j
6Ej
67j
6Cj
65j
@1738
00j
@1739
20j
@1740
6Ej
76j
6Fj
48j
69j
74j
00j
@1741
20j
@1742
6Ej
76j
6Fj
4Cj
6Fj
63j
6Bj
65j
@1743
64j
00j
@1744
20j
@1745
6Ej
76j
6Fj
54j
69j
6Cj
74j
41j
@1746
6Cj
61j
72j
6Dj
00j
@1747
20j
@1748
6Ej
76j
6Fj
41j
63j
74j
69j
76j
@1749
65j
00j
@1750
20j
@1751
6Ej
76j
6Fj
55j
70j
64j
61j
74j
@1752
65j
4Fj
6Ej
00j
@1753
20j
@1754
6Ej
76j
6Fj
54j
69j
6Cj
74j
43j
@1755
6Fj
75j
6Ej
74j
00j
@1756
20j
@1757
6Ej
76j
6Fj
48j
69j
74j
43j
6Fj
@1758
75j
6Ej
74j
00j
@1759
20j
@1760
6Ej
76j
6Fj
4Fj
70j
65j
6Ej
43j
@1761
6Fj
75j
6Ej
74j
00j
@1762
00j_new_binding_constraints _query_stats |0A |

s0000 004A
.002ATEVT

@1670
23j
00j%nviRequest @1
00j%nviRequest @0
@1671
86j
00j%nvoStatus @1
00j%nvoStatus @0
@1672
27j
00j%nviLastTiming @1
00j%nviLastTiming @0
@1673
02j
00j%nviAddressRs485 @1
00j%nviAddressRs485 @0
@1674
22j
00j%nviCoverControl @1
00j%nviCoverControl @0
@1675
04j
00j%nvoAngle @1
00j%nvoAngle @0
@1676
04j
00j%nvoHit @1
00j%nvoHit @0
@1677
02j
00j%nvoLocked @1
00j%nvoLocked @0
@1678
02j
00j%nvoTiltAlarm @1
00j%nvoTiltAlarm @0
@1679
02j
00j%nvoActive @1
00j%nvoActive @0
@1680
03j
00j%nvoUpdateOn @1
00j%nvoUpdateOn @0
@1681
02j
00j%nvoTiltCount @1
00j%nvoTiltCount @0
@1682
02j
00j%nvoHitCount @1
00j%nvoHitCount @0
@1683
02j
00j%nvoOpenCount @1
00j%nvoOpenCount @0
@1686
00jAPINIT 02 -@1
00jAPINIT 02 -@0
@1687
0Fj
10j
@1688
26j
2Dj
@1689
00j
07j
@1690
C0j
00jWHEN1 01 -@1
00jWHEN1 01 -@0
@1691
01j
04j
00jWHEN2 01 -@1
00jWHEN2 01 -@0
@1692
C4j
00jWHEN3 01 -@1
00jWHEN3 01 -@0
@1693
C2j
00jWHEN4 01 -@1
00jWHEN4 01 -@0
@1694
08j
00jWHEN5 01 -@1
00jWHEN5 01 -@0
@1695
01j
08j
00jWHEN6 01 -@1
00jWHEN6 01 -@0
@1696
01j
0Cj
00jWHEN7 01 -@1
00jWHEN7 01 -@0

q0000 0013
.0000_%COVER%INIT
.0000SCISPIINITPARMS
.0006SCISPIINITCALL

@1619
20
@1620
20
@1621
20
@1622
B5009C
@1624
770000i_io_sci_init 
@1625
B50008
@1626
D900k%nviAddressRs485 @201 +
@1627
D900k%nviAddressRs485 @2
@1628
75FD00

x0000 0001
.0000_%COVER%4

@1439
*1

w0000 0041
#0000%package_tx

@1073
*41

z#$0000 0001
#0000%PersistentFblockStatus

@490
00j

p0000 00D5
.0019DOMAIN

@62
*8
@64
*10
@66
*1
@68
*1E
@70
*4B
@72
*2A
@74
*28
@76
*1

o0000 0005

@57
0Ej
0Aj
00jSIDATA @1
00jSIDATA @0
00j

NF000 0024
@25
*8
@27
00jTEVT 02A -@1
00jTEVT 02A -@0
@29
0Ej
@30
00jSIDATA @1
00jSIDATA @0
@32
90j
00j
00j
46j
00j
04j
04j
07j
@34
53j
@35
F0j
15j
@36
24j
9Bj
@38
33j
33j
33j
@40
00j
@41
00j
00j
@42
00j
20j
00j
@43
00j04 _tx_by_addr |
!
