EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# DS90UB964TRGCRQ1
#
DEF DS90UB964TRGCRQ1 U 0 10 Y Y 1 L N
F0 "U" 1250 -150 60 H V C CNN
F1 "DS90UB964TRGCRQ1" 1250 -250 60 H V C CNN
F2 "RGC64_TEX" 1250 -400 60 H I C CNN
F3 "" 2900 950 60 H V C CNN
$FPLIST
 RGC64_TEX
 RGC64_TEX-M
 RGC64_TEX-L
$ENDFPLIST
DRAW
P 2 1 1 5 300 -2800 2300 -2800 N
P 2 1 1 5 300 1300 300 -2800 N
P 2 1 1 5 2300 -2800 2300 1300 N
P 2 1 1 5 2300 1300 300 1300 N
X VDD18_P3 1 2600 750 300 L 59 59 1 1 W
X GPIO[1] 10 0 -1800 300 R 59 59 1 1 B
X I2C_SDA 11 0 -850 300 R 59 59 1 1 B
X I2C_SCL 12 0 -950 300 R 59 59 1 1 B
X VDDL1 13 1400 1600 300 D 59 59 1 1 W
X GPIO[2] 14 0 -1900 300 R 59 59 1 1 B
X GPIO[3] 15 0 -2000 300 R 59 59 1 1 B
X VDDIO 16 900 1600 300 D 59 59 1 1 W
X GPIO[4] 17 0 -2100 300 R 59 59 1 1 B
X GPIO[5] 18 0 -2200 300 R 59 59 1 1 B
X GPIO[6] 19 0 -2300 300 R 59 59 1 1 B
X VDD18_P2 2 2600 850 300 L 59 59 1 1 W
X GPIO[7] 20 0 -2400 300 R 59 59 1 1 B
X VDD_CSI0 21 1150 1600 300 D 59 59 1 1 W
X CSI0_CLKN 22 2600 -350 300 L 59 59 1 1 O
X CSI0_CLKP 23 2600 -450 300 L 59 59 1 1 O
X CSI0_D0N 24 2600 -550 300 L 59 59 1 1 O
X CSI0_D0P 25 2600 -650 300 L 59 59 1 1 O
X CSI0_D1N 26 2600 -750 300 L 59 59 1 1 O
X CSI0_D1P 27 2600 -850 300 L 59 59 1 1 O
X CSI0_D2N 28 2600 -950 300 L 59 59 1 1 O
X CSI0_D2P 29 2600 -1050 300 L 59 59 1 1 O
X PDB 3 0 -1450 300 R 59 59 1 1 I
X CSI0_D3N 30 2600 -1150 300 L 59 59 1 1 O
X CSI0_D3P 31 2600 -1250 300 L 59 59 1 1 O
X VDD18A 32 2600 250 300 L 59 59 1 1 W
X VDD_CSI1 33 1050 1600 300 D 59 59 1 1 W
X CSI1_CLKN 34 2600 -1500 300 L 59 59 1 1 O
X CSI1_CLKP 35 2600 -1600 300 L 59 59 1 1 O
X CSI1_D0N 36 2600 -1700 300 L 59 59 1 1 O
X CSI1_D0P 37 2600 -1800 300 L 59 59 1 1 O
X CSI1_D1N 38 2600 -1900 300 L 59 59 1 1 O
X CSI1_D1P 39 2600 -2000 300 L 59 59 1 1 O
X TESTEN 4 0 850 300 R 59 59 1 1 I
X CSI1_D2N 40 2600 -2100 300 L 59 59 1 1 O
X CSI1_D2P 41 2600 -2200 300 L 59 59 1 1 O
X CSI1_D3N 42 2600 -2300 300 L 59 59 1 1 O
X CSI1_D3P 43 2600 -2400 300 L 59 59 1 1 O
X VDDL2 44 1300 1600 300 D 59 59 1 1 W
X MODE 45 2600 -100 300 L 59 59 1 1 U
X IDX 46 2600 0 300 L 59 59 1 1 U
X VDD18_P1 47 2600 950 300 L 59 59 1 1 W
X VDD18_P0 48 2600 1050 300 L 59 59 1 1 W
X VDD18_FPD0 49 2600 650 300 L 59 59 1 1 W
X REFCLK 5 0 1000 300 R 59 59 1 1 I
X RIN0+ 50 0 450 300 R 59 59 1 1 I
X RIN0- 51 0 350 300 R 59 59 1 1 I
X VDD_FPD1 52 1650 1600 300 D 59 59 1 1 W
X RIN1+ 53 0 250 300 R 59 59 1 1 I
X RIN1- 54 0 150 300 R 59 59 1 1 I
X VDD18_FPD1 55 2600 550 300 L 59 59 1 1 W
X CMLOUTP 56 0 -450 300 R 59 59 1 1 O
X CMLOUTN 57 0 -550 300 R 59 59 1 1 O
X VDD18_FPD2 58 2600 450 300 L 59 59 1 1 W
X RIN2+ 59 0 50 300 R 59 59 1 1 I
X INTB 6 2600 -2600 300 L 59 59 1 1 O
X RIN2- 60 0 -50 300 R 59 59 1 1 I
X VDD_FPD2 61 1550 1600 300 D 59 59 1 1 W
X RIN3+ 62 0 -150 300 R 59 59 1 1 I
X RIN3- 63 0 -250 300 R 59 59 1 1 I
X VDD18_FPD3 64 2600 350 300 L 59 59 1 1 W
X I2C_SDA2 7 0 -1050 300 R 59 59 1 1 B
X I2C_SCL2 8 0 -1150 300 R 59 59 1 1 B
X GPIO[0] 9 0 -1700 300 R 59 59 1 1 B
ENDDRAW
ENDDEF
#
#End Library
