// Seed: 1199149506
module module_0 (
    input  wire  id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  wor   id_3,
    input  wand  id_4
);
  assign id_2 = id_1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd45
) (
    output tri0 id_0,
    output tri0 id_1
    , id_6,
    input supply0 id_2,
    input wor _id_3,
    input tri0 id_4
);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_0,
      id_4,
      id_4
  );
  assign modCall_1.id_0 = 0;
  wire id_7;
  assign id_6 = id_6[id_3 : 1'b0+~id_3];
endmodule
