// Seed: 3493787279
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5 = id_3;
  wire [1 : 1] id_6, id_7, id_8, id_9;
  assign id_3[-1] = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd46
) (
    id_1,
    _id_2
);
  input wire _id_2;
  inout logic [7:0] id_1;
  supply0 id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3
  );
  assign id_1[{1{id_2}}] = id_1;
endmodule
