# Info: [9566]: Logging session transcript to file /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/precision.log
//  Precision RTL Synthesis 2014a.1_64-bit (Production Release) Mon Feb 24 02:39:08 PST 2014
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2014, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux xph3app605@cimeld07 #1 SMP Debian 3.2.81-2 3.2.0-4-amd64 x86_64
//  
//  Start time Thu Dec 14 09:12:39 2017
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/precision.log
# COMMAND: new_project -name simon_synth -folder /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014 -createimpl_name simon_synth_impl_1
# Info: [9574]: Input directory: /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014
# Info: [9569]: Moving session transcript to file /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/precision.log
# Info: [9555]: Created project /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/simon_synth.psp in folder /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014.
# Info: [9531]: Created directory: /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/simon_synth_impl_1.
# Info: [9554]: Created implementation simon_synth_impl_1 in project /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/simon_synth.psp.
# Info: [9575]: The Results Directory has been set to: /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/simon_synth_impl_1/
# Info: [9566]: Logging project transcript to file /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/simon_synth_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/simon_synth_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation simon_synth_impl_1 in project /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/simon_synth.psp.
new_project -name simon_synth -folder /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014 -createimpl_name simon_synth_impl_1
# COMMAND: setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s200ft256 -speed -5
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15323]: Setting Part to: "3s200ft256".
# Info: [15324]: Setting Process to: "5".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s200ft256 -speed -5
# COMMAND: setup_design -frequency 50 -max_fanout=10000
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
setup_design -frequency 50 -max_fanout=10000
# COMMAND: add_input_file {../vhd/Top.vhd ../vhd/const.vhd ../vhd/counter.vhd ../vhd/round.vhd}
add_input_file {../vhd/Top.vhd ../vhd/const.vhd ../vhd/counter.vhd ../vhd/round.vhd}
# COMMAND: move_input_file -from {0} -to 3
move_input_file -from {0} -to 3
# COMMAND: setup_design -encoding=onehot
setup_design -encoding=onehot
# COMMAND: setup_design -vhdl=true -vendor_constraint_file=false
setup_design -vhdl=true -vendor_constraint_file=false
# COMMAND: compile
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/../vhd/const.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/../vhd/counter.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/../vhd/round.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/../vhd/Top.vhd" ...
# Info: [656]: Top module of the design is set to: top.
# Info: [654]: Current working directory: /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/simon_synth_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.top(rtl_top): Pre-processing...
# Info: [44506]: Module work.round(rtl_round): Pre-processing...
# Info: [44506]: Module work.counter(rtl_counter): Pre-processing...
# Info: [44508]: Module work.round(rtl_round): Compiling...
# Warning: [45784]: "/tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/../vhd/round.vhd", line 43: Module work.round(rtl_round), Net(s) key_i[127:0], data_in[63:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.counter(rtl_counter): Compiling...
# Info: [44838]: "/tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/../vhd/counter.vhd", line 32: Macro Modgen_Counter "counter_up_sload_aclear_clock_0_6" inferred for node "val".
# Info: [44523]: Root Module work.top(rtl_top): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (1 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 184.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 4.0 secs.
# Info: [654]: Current working directory: /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/simon_synth_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/simon_synth_impl_1.
# Info: [4556]: 1 Instances are flattened in hierarchical block .work.top.rtl_top.
# Info: [15002]: Optimizing design view:.work.round.rtl_round
# Info: [15002]: Optimizing design view:.work.top.rtl_top
# Info: [12035]: -- Running timing characterization...
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: ***********************************************
# Info: Device Utilization for 3S200ft256
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               258     173     149.13%
# Info: Global Buffers                    1       8        12.50%
# Info: LUTs                              629     3840     16.38%
# Info: CLB Slices                        315     1920     16.41%
# Info: Dffs or Latches                   263     4359      6.03%
# Info: Block RAMs                        0       12        0.00%
# Info: Block Multipliers                 0       12        0.00%
# Info: Block Multiplier Dffs             0       432       0.00%
# Info: ---------------------------------------------------------------
# Warning: This design does not fit in the device specified!
# Info: Recommending to try an alternate device 3S400fg456
# Info: ***********************************************
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/simon_synth_impl_1/top.edf.
# Info: [3027]: Writing file: /tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/simon_synth_impl_1/top.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 4.7 s secs.
# Info: [11020]: Overall running time for synthesis: 5.3 s secs.
synthesize
