// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Wed Nov 25 18:10:13 2020
// Host        : Chengde-DELL running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ip/design_1_huffman_encoding_0_1/design_1_huffman_encoding_0_1_sim_netlist.v
// Design      : design_1_huffman_encoding_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_huffman_encoding_0_1,huffman_encoding,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "huffman_encoding,Vivado 2019.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_huffman_encoding_0_1
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    symbol_histogram_TVALID,
    symbol_histogram_TREADY,
    symbol_histogram_TDATA,
    symbol_histogram_TKEEP,
    symbol_histogram_TSTRB,
    symbol_histogram_TUSER,
    symbol_histogram_TLAST,
    symbol_histogram_TID,
    symbol_histogram_TDEST,
    encoding_TVALID,
    encoding_TREADY,
    encoding_TDATA,
    encoding_TKEEP,
    encoding_TSTRB,
    encoding_TUSER,
    encoding_TLAST,
    encoding_TID,
    encoding_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:symbol_histogram:encoding, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TVALID" *) input symbol_histogram_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TREADY" *) output symbol_histogram_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TDATA" *) input [47:0]symbol_histogram_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TKEEP" *) input [5:0]symbol_histogram_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TSTRB" *) input [5:0]symbol_histogram_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TUSER" *) input [0:0]symbol_histogram_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TLAST" *) input [0:0]symbol_histogram_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TID" *) input [0:0]symbol_histogram_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 symbol_histogram TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME symbol_histogram, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]symbol_histogram_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TVALID" *) output encoding_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TREADY" *) input encoding_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TDATA" *) output [31:0]encoding_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TKEEP" *) output [3:0]encoding_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TSTRB" *) output [3:0]encoding_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TUSER" *) output [0:0]encoding_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TLAST" *) output [0:0]encoding_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TID" *) output [0:0]encoding_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 encoding TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME encoding, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]encoding_TDEST;

  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]encoding_TDATA;
  wire [0:0]encoding_TDEST;
  wire [0:0]encoding_TID;
  wire [3:0]encoding_TKEEP;
  wire [0:0]encoding_TLAST;
  wire encoding_TREADY;
  wire [3:0]encoding_TSTRB;
  wire [0:0]encoding_TUSER;
  wire encoding_TVALID;
  wire interrupt;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [47:0]symbol_histogram_TDATA;
  wire [0:0]symbol_histogram_TDEST;
  wire [0:0]symbol_histogram_TID;
  wire [5:0]symbol_histogram_TKEEP;
  wire [0:0]symbol_histogram_TLAST;
  wire symbol_histogram_TREADY;
  wire [5:0]symbol_histogram_TSTRB;
  wire [0:0]symbol_histogram_TUSER;
  wire symbol_histogram_TVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  design_1_huffman_encoding_0_1_huffman_encoding inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TDATA(encoding_TDATA),
        .encoding_TDEST(encoding_TDEST),
        .encoding_TID(encoding_TID),
        .encoding_TKEEP(encoding_TKEEP),
        .encoding_TLAST(encoding_TLAST),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TSTRB(encoding_TSTRB),
        .encoding_TUSER(encoding_TUSER),
        .encoding_TVALID(encoding_TVALID),
        .interrupt(interrupt),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .symbol_histogram_TDATA(symbol_histogram_TDATA),
        .symbol_histogram_TDEST(symbol_histogram_TDEST),
        .symbol_histogram_TID(symbol_histogram_TID),
        .symbol_histogram_TKEEP(symbol_histogram_TKEEP),
        .symbol_histogram_TLAST(symbol_histogram_TLAST),
        .symbol_histogram_TREADY(symbol_histogram_TREADY),
        .symbol_histogram_TSTRB(symbol_histogram_TSTRB),
        .symbol_histogram_TUSER(symbol_histogram_TUSER),
        .symbol_histogram_TVALID(symbol_histogram_TVALID));
endmodule

(* ORIG_REF_NAME = "Block_huffman_encodi" *) 
module design_1_huffman_encoding_0_1_Block_huffman_encodi
   (ap_done_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    Block_huffman_encodi_U0_ap_ready,
    in);
  output ap_done_reg;
  output [8:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input Block_huffman_encodi_U0_ap_ready;
  input [8:0]in;

  wire Block_huffman_encodi_U0_ap_ready;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [8:0]ap_return_preg;
  wire ap_rst_n_inv;
  wire [8:0]in;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_huffman_encodi_U0_ap_ready),
        .D(in[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_huffman_encodi_U0_ap_ready),
        .D(in[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_huffman_encodi_U0_ap_ready),
        .D(in[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_huffman_encodi_U0_ap_ready),
        .D(in[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_huffman_encodi_U0_ap_ready),
        .D(in[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_huffman_encodi_U0_ap_ready),
        .D(in[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_huffman_encodi_U0_ap_ready),
        .D(in[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_huffman_encodi_U0_ap_ready),
        .D(in[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_huffman_encodi_U0_ap_ready),
        .D(in[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "Block_proc" *) 
module design_1_huffman_encoding_0_1_Block_proc
   (ap_done_reg,
    Q,
    ap_done_reg_reg_0,
    ap_clk,
    SS,
    E,
    D);
  output ap_done_reg;
  output [8:0]Q;
  input ap_done_reg_reg_0;
  input ap_clk;
  input [0:0]SS;
  input [0:0]E;
  input [8:0]D;

  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \num_nonzero_symbols_preg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "Loop_copy_sorted_pro" *) 
module design_1_huffman_encoding_0_1_Loop_copy_sorted_pro
   (ap_done_reg,
    start_once_reg,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    Q,
    CO,
    Loop_copy_sorted_pro_U0_extLd_out_out1_write,
    Loop_copy_sorted_pro_U0_n_read,
    \n_read_reg_165_reg[8]_0 ,
    \i12_0_i_reg_137_reg[7]_0 ,
    WEBWE,
    push_buf,
    start_once_reg_reg_0,
    start_once_reg_reg_1,
    ap_done_reg_reg_0,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \zext_ln41_reg_181_reg[7]_0 ,
    ap_clk,
    SS,
    \ap_CS_fsm_reg[1]_0 ,
    n_c18_empty_n,
    extLd_loc_c19_full_n,
    extLd_loc_c_full_n,
    val_assign6_loc_c_full_n,
    ap_rst_n,
    Loop_copy_sorted_pro_U0_ap_continue,
    sorted_copy1_1_chann_full_n,
    sorted_copy1_0_chann_full_n,
    start_for_Block_proc_U0_full_n,
    start_for_create_tree_U0_full_n,
    sorted_1_t_empty_n,
    sorted_0_t_empty_n,
    ADDRARDADDR,
    out);
  output ap_done_reg;
  output start_once_reg;
  output Loop_copy_sorted_pro_U0_sorted_0_ce0;
  output [2:0]Q;
  output [0:0]CO;
  output Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  output Loop_copy_sorted_pro_U0_n_read;
  output [8:0]\n_read_reg_165_reg[8]_0 ;
  output [7:0]\i12_0_i_reg_137_reg[7]_0 ;
  output [0:0]WEBWE;
  output push_buf;
  output start_once_reg_reg_0;
  output start_once_reg_reg_1;
  output ap_done_reg_reg_0;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output [7:0]\zext_ln41_reg_181_reg[7]_0 ;
  input ap_clk;
  input [0:0]SS;
  input \ap_CS_fsm_reg[1]_0 ;
  input n_c18_empty_n;
  input extLd_loc_c19_full_n;
  input extLd_loc_c_full_n;
  input val_assign6_loc_c_full_n;
  input ap_rst_n;
  input Loop_copy_sorted_pro_U0_ap_continue;
  input sorted_copy1_1_chann_full_n;
  input sorted_copy1_0_chann_full_n;
  input start_for_Block_proc_U0_full_n;
  input start_for_create_tree_U0_full_n;
  input sorted_1_t_empty_n;
  input sorted_0_t_empty_n;
  input [0:0]ADDRARDADDR;
  input [8:0]out;

  wire [0:0]ADDRARDADDR;
  wire [0:0]CO;
  wire Loop_copy_sorted_pro_U0_ap_continue;
  wire Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  wire Loop_copy_sorted_pro_U0_n_read;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[1]_i_2__1_n_7 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__3_n_7;
  wire ap_done_reg_reg_0;
  wire ap_rst_n;
  wire extLd_loc_c19_full_n;
  wire extLd_loc_c_full_n;
  wire [7:0]\i12_0_i_reg_137_reg[7]_0 ;
  wire \i12_0_i_reg_137_reg_n_7_[8] ;
  wire [8:0]i_fu_153_p2;
  wire [8:0]i_reg_176;
  wire \i_reg_176[2]_i_1_n_7 ;
  wire \i_reg_176[5]_i_1_n_7 ;
  wire \i_reg_176[8]_i_2_n_7 ;
  wire n_c18_empty_n;
  wire [8:0]\n_read_reg_165_reg[8]_0 ;
  wire [8:0]out;
  wire push_buf;
  wire ram_reg_i_3__12_n_10;
  wire ram_reg_i_3__12_n_9;
  wire ram_reg_i_4__12_n_7;
  wire ram_reg_i_5__12_n_7;
  wire ram_reg_i_6__12_n_7;
  wire sorted_0_t_empty_n;
  wire sorted_1_t_empty_n;
  wire sorted_copy1_0_chann_full_n;
  wire sorted_copy1_1_chann_full_n;
  wire start_for_Block_proc_U0_full_n;
  wire start_for_create_tree_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_7;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire val_assign6_loc_c_full_n;
  wire [7:0]\zext_ln41_reg_181_reg[7]_0 ;
  wire [3:3]NLW_ram_reg_i_3__12_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_3__12_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(n_c18_empty_n),
        .I3(ap_done_reg),
        .I4(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(CO),
        .I1(extLd_loc_c19_full_n),
        .I2(Q[1]),
        .I3(extLd_loc_c_full_n),
        .I4(val_assign6_loc_c_full_n),
        .O(Loop_copy_sorted_pro_U0_extLd_out_out1_write));
  LUT6 #(
    .INIT(64'h0000100011111111)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_7 ),
        .I1(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(n_c18_empty_n),
        .I4(ap_done_reg),
        .I5(Q[0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0000007F)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(Q[2]),
        .I1(sorted_copy1_0_chann_full_n),
        .I2(sorted_copy1_1_chann_full_n),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\ap_CS_fsm[1]_i_2__1_n_7 ));
  LUT6 #(
    .INIT(64'h0000007F00FF007F)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(sorted_copy1_1_chann_full_n),
        .I1(sorted_copy1_0_chann_full_n),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[2]),
        .R(SS));
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1__3
       (.I0(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I1(ap_done_reg),
        .I2(ap_rst_n),
        .I3(Loop_copy_sorted_pro_U0_ap_continue),
        .O(ap_done_reg_i_1__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__3_n_7),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \count[1]_i_2__9 
       (.I0(Loop_copy_sorted_pro_U0_ap_continue),
        .I1(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I2(ap_done_reg),
        .O(push_buf));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    empty_n_i_3__1
       (.I0(Q[2]),
        .I1(sorted_copy1_1_chann_full_n),
        .I2(sorted_copy1_0_chann_full_n),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    empty_n_i_3__2
       (.I0(Q[2]),
        .I1(sorted_copy1_0_chann_full_n),
        .I2(sorted_copy1_1_chann_full_n),
        .O(\ap_CS_fsm_reg[2]_1 ));
  FDRE \i12_0_i_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(i_reg_176[0]),
        .Q(\i12_0_i_reg_137_reg[7]_0 [0]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i12_0_i_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(i_reg_176[1]),
        .Q(\i12_0_i_reg_137_reg[7]_0 [1]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i12_0_i_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(i_reg_176[2]),
        .Q(\i12_0_i_reg_137_reg[7]_0 [2]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i12_0_i_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(i_reg_176[3]),
        .Q(\i12_0_i_reg_137_reg[7]_0 [3]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i12_0_i_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(i_reg_176[4]),
        .Q(\i12_0_i_reg_137_reg[7]_0 [4]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i12_0_i_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(i_reg_176[5]),
        .Q(\i12_0_i_reg_137_reg[7]_0 [5]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i12_0_i_reg_137_reg[6] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(i_reg_176[6]),
        .Q(\i12_0_i_reg_137_reg[7]_0 [6]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i12_0_i_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(i_reg_176[7]),
        .Q(\i12_0_i_reg_137_reg[7]_0 [7]),
        .R(Loop_copy_sorted_pro_U0_n_read));
  FDRE \i12_0_i_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(i_reg_176[8]),
        .Q(\i12_0_i_reg_137_reg_n_7_[8] ),
        .R(Loop_copy_sorted_pro_U0_n_read));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_176[0]_i_1 
       (.I0(\i12_0_i_reg_137_reg[7]_0 [0]),
        .O(i_fu_153_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_176[1]_i_1 
       (.I0(\i12_0_i_reg_137_reg[7]_0 [0]),
        .I1(\i12_0_i_reg_137_reg[7]_0 [1]),
        .O(i_fu_153_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_176[2]_i_1 
       (.I0(\i12_0_i_reg_137_reg[7]_0 [2]),
        .I1(\i12_0_i_reg_137_reg[7]_0 [1]),
        .I2(\i12_0_i_reg_137_reg[7]_0 [0]),
        .O(\i_reg_176[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_176[3]_i_1 
       (.I0(\i12_0_i_reg_137_reg[7]_0 [1]),
        .I1(\i12_0_i_reg_137_reg[7]_0 [0]),
        .I2(\i12_0_i_reg_137_reg[7]_0 [2]),
        .I3(\i12_0_i_reg_137_reg[7]_0 [3]),
        .O(i_fu_153_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_176[4]_i_1 
       (.I0(\i12_0_i_reg_137_reg[7]_0 [4]),
        .I1(\i12_0_i_reg_137_reg[7]_0 [1]),
        .I2(\i12_0_i_reg_137_reg[7]_0 [0]),
        .I3(\i12_0_i_reg_137_reg[7]_0 [2]),
        .I4(\i12_0_i_reg_137_reg[7]_0 [3]),
        .O(i_fu_153_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_176[5]_i_1 
       (.I0(\i12_0_i_reg_137_reg[7]_0 [5]),
        .I1(\i12_0_i_reg_137_reg[7]_0 [3]),
        .I2(\i12_0_i_reg_137_reg[7]_0 [2]),
        .I3(\i12_0_i_reg_137_reg[7]_0 [0]),
        .I4(\i12_0_i_reg_137_reg[7]_0 [1]),
        .I5(\i12_0_i_reg_137_reg[7]_0 [4]),
        .O(\i_reg_176[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_176[6]_i_1 
       (.I0(\i12_0_i_reg_137_reg[7]_0 [6]),
        .I1(\i12_0_i_reg_137_reg[7]_0 [4]),
        .I2(\i_reg_176[8]_i_2_n_7 ),
        .I3(\i12_0_i_reg_137_reg[7]_0 [5]),
        .O(i_fu_153_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_176[7]_i_1 
       (.I0(\i12_0_i_reg_137_reg[7]_0 [7]),
        .I1(\i12_0_i_reg_137_reg[7]_0 [5]),
        .I2(\i_reg_176[8]_i_2_n_7 ),
        .I3(\i12_0_i_reg_137_reg[7]_0 [4]),
        .I4(\i12_0_i_reg_137_reg[7]_0 [6]),
        .O(i_fu_153_p2[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_176[8]_i_1 
       (.I0(\i12_0_i_reg_137_reg_n_7_[8] ),
        .I1(\i12_0_i_reg_137_reg[7]_0 [6]),
        .I2(\i12_0_i_reg_137_reg[7]_0 [4]),
        .I3(\i_reg_176[8]_i_2_n_7 ),
        .I4(\i12_0_i_reg_137_reg[7]_0 [5]),
        .I5(\i12_0_i_reg_137_reg[7]_0 [7]),
        .O(i_fu_153_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \i_reg_176[8]_i_2 
       (.I0(\i12_0_i_reg_137_reg[7]_0 [3]),
        .I1(\i12_0_i_reg_137_reg[7]_0 [2]),
        .I2(\i12_0_i_reg_137_reg[7]_0 [0]),
        .I3(\i12_0_i_reg_137_reg[7]_0 [1]),
        .O(\i_reg_176[8]_i_2_n_7 ));
  FDRE \i_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_153_p2[0]),
        .Q(i_reg_176[0]),
        .R(1'b0));
  FDRE \i_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_153_p2[1]),
        .Q(i_reg_176[1]),
        .R(1'b0));
  FDRE \i_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(\i_reg_176[2]_i_1_n_7 ),
        .Q(i_reg_176[2]),
        .R(1'b0));
  FDRE \i_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_153_p2[3]),
        .Q(i_reg_176[3]),
        .R(1'b0));
  FDRE \i_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_153_p2[4]),
        .Q(i_reg_176[4]),
        .R(1'b0));
  FDRE \i_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(\i_reg_176[5]_i_1_n_7 ),
        .Q(i_reg_176[5]),
        .R(1'b0));
  FDRE \i_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_153_p2[6]),
        .Q(i_reg_176[6]),
        .R(1'b0));
  FDRE \i_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_153_p2[7]),
        .Q(i_reg_176[7]),
        .R(1'b0));
  FDRE \i_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .D(i_fu_153_p2[8]),
        .Q(i_reg_176[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \iptr[0]_i_1__13 
       (.I0(ap_done_reg),
        .I1(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I2(Loop_copy_sorted_pro_U0_ap_continue),
        .I3(ADDRARDADDR),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(start_once_reg),
        .I1(sorted_0_t_empty_n),
        .I2(sorted_1_t_empty_n),
        .I3(start_for_create_tree_U0_full_n),
        .I4(start_for_Block_proc_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(start_once_reg),
        .I1(sorted_0_t_empty_n),
        .I2(sorted_1_t_empty_n),
        .I3(start_for_Block_proc_U0_full_n),
        .I4(start_for_create_tree_U0_full_n),
        .O(start_once_reg_reg_1));
  LUT4 #(
    .INIT(16'h2000)) 
    \n_read_reg_165[8]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_reg),
        .I2(n_c18_empty_n),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(Loop_copy_sorted_pro_U0_n_read));
  FDRE \n_read_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[0]),
        .Q(\n_read_reg_165_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \n_read_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[1]),
        .Q(\n_read_reg_165_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \n_read_reg_165_reg[2] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[2]),
        .Q(\n_read_reg_165_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \n_read_reg_165_reg[3] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[3]),
        .Q(\n_read_reg_165_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \n_read_reg_165_reg[4] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[4]),
        .Q(\n_read_reg_165_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \n_read_reg_165_reg[5] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[5]),
        .Q(\n_read_reg_165_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \n_read_reg_165_reg[6] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[6]),
        .Q(\n_read_reg_165_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \n_read_reg_165_reg[7] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[7]),
        .Q(\n_read_reg_165_reg[8]_0 [7]),
        .R(1'b0));
  FDRE \n_read_reg_165_reg[8] 
       (.C(ap_clk),
        .CE(Loop_copy_sorted_pro_U0_n_read),
        .D(out[8]),
        .Q(\n_read_reg_165_reg[8]_0 [8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__10
       (.I0(Q[2]),
        .I1(sorted_copy1_0_chann_full_n),
        .I2(sorted_copy1_1_chann_full_n),
        .O(WEBWE));
  LUT5 #(
    .INIT(32'hD0505050)) 
    ram_reg_i_2__8
       (.I0(CO),
        .I1(extLd_loc_c19_full_n),
        .I2(Q[1]),
        .I3(extLd_loc_c_full_n),
        .I4(val_assign6_loc_c_full_n),
        .O(Loop_copy_sorted_pro_U0_sorted_0_ce0));
  CARRY4 ram_reg_i_3__12
       (.CI(1'b0),
        .CO({NLW_ram_reg_i_3__12_CO_UNCONNECTED[3],CO,ram_reg_i_3__12_n_9,ram_reg_i_3__12_n_10}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_3__12_O_UNCONNECTED[3:0]),
        .S({1'b0,ram_reg_i_4__12_n_7,ram_reg_i_5__12_n_7,ram_reg_i_6__12_n_7}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_4__12
       (.I0(\i12_0_i_reg_137_reg[7]_0 [6]),
        .I1(\n_read_reg_165_reg[8]_0 [6]),
        .I2(\i12_0_i_reg_137_reg[7]_0 [7]),
        .I3(\n_read_reg_165_reg[8]_0 [7]),
        .I4(\n_read_reg_165_reg[8]_0 [8]),
        .I5(\i12_0_i_reg_137_reg_n_7_[8] ),
        .O(ram_reg_i_4__12_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_5__12
       (.I0(\n_read_reg_165_reg[8]_0 [5]),
        .I1(\i12_0_i_reg_137_reg[7]_0 [5]),
        .I2(\i12_0_i_reg_137_reg[7]_0 [4]),
        .I3(\n_read_reg_165_reg[8]_0 [4]),
        .I4(\i12_0_i_reg_137_reg[7]_0 [3]),
        .I5(\n_read_reg_165_reg[8]_0 [3]),
        .O(ram_reg_i_5__12_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_6__12
       (.I0(\n_read_reg_165_reg[8]_0 [2]),
        .I1(\i12_0_i_reg_137_reg[7]_0 [2]),
        .I2(\i12_0_i_reg_137_reg[7]_0 [0]),
        .I3(\n_read_reg_165_reg[8]_0 [0]),
        .I4(\i12_0_i_reg_137_reg[7]_0 [1]),
        .I5(\n_read_reg_165_reg[8]_0 [1]),
        .O(ram_reg_i_6__12_n_7));
  LUT6 #(
    .INIT(64'h5444444444444444)) 
    start_once_reg_i_1__1
       (.I0(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I1(start_once_reg),
        .I2(start_for_Block_proc_U0_full_n),
        .I3(start_for_create_tree_U0_full_n),
        .I4(sorted_1_t_empty_n),
        .I5(sorted_0_t_empty_n),
        .O(start_once_reg_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_7),
        .Q(start_once_reg),
        .R(SS));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln41_reg_181[7]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_NS_fsm1));
  FDRE \zext_ln41_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i12_0_i_reg_137_reg[7]_0 [0]),
        .Q(\zext_ln41_reg_181_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln41_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i12_0_i_reg_137_reg[7]_0 [1]),
        .Q(\zext_ln41_reg_181_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln41_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i12_0_i_reg_137_reg[7]_0 [2]),
        .Q(\zext_ln41_reg_181_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln41_reg_181_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i12_0_i_reg_137_reg[7]_0 [3]),
        .Q(\zext_ln41_reg_181_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \zext_ln41_reg_181_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i12_0_i_reg_137_reg[7]_0 [4]),
        .Q(\zext_ln41_reg_181_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \zext_ln41_reg_181_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i12_0_i_reg_137_reg[7]_0 [5]),
        .Q(\zext_ln41_reg_181_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \zext_ln41_reg_181_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i12_0_i_reg_137_reg[7]_0 [6]),
        .Q(\zext_ln41_reg_181_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \zext_ln41_reg_181_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i12_0_i_reg_137_reg[7]_0 [7]),
        .Q(\zext_ln41_reg_181_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Loop_read_stream_pro" *) 
module design_1_huffman_encoding_0_1_Loop_read_stream_pro
   (E,
    Loop_read_stream_pro_U0_stream_buffer_0_write,
    \ap_CS_fsm_reg[0]_0 ,
    Loop_read_stream_pro_U0_ap_done,
    ap_sync_channel_write_stream_buffer_6,
    ap_ready,
    push_buf,
    ap_sync_channel_write_stream_buffer_2,
    push_buf_0,
    ap_sync_channel_write_stream_buffer_4,
    push_buf_1,
    ap_sync_channel_write_stream_buffer_5,
    push_buf_2,
    ap_sync_channel_write_stream_buffer_3,
    push_buf_3,
    ap_sync_channel_write_stream_buffer_1,
    push_buf_4,
    \i_0_i_reg_177_reg[6]_0 ,
    stream_buffer_1_address0,
    \i_0_i_reg_177_reg[6]_1 ,
    \i_0_i_reg_177_reg[7]_0 ,
    \i_0_i_reg_177_reg[6]_2 ,
    ap_done_reg_reg_0,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[2]_3 ,
    \ap_CS_fsm_reg[2]_4 ,
    \ap_CS_fsm_reg[2]_5 ,
    stream_buffer_1_d0,
    stream_buffer_2_d0,
    Loop_read_stream_pro_U0_stream_buffer_3_d0,
    Loop_read_stream_pro_U0_stream_buffer_4_d0,
    Loop_read_stream_pro_U0_stream_buffer_5_d0,
    Loop_read_stream_pro_U0_stream_buffer_6_d0,
    stream_buffer_0_din,
    \i_0_i_reg_177_reg[5]_0 ,
    WEA,
    start_once_reg,
    symbol_histogram_TREADY,
    stream_buffer_0_chan_full_n,
    Q,
    int_ap_idle_reg,
    Block_proc_U0_ap_start,
    int_ap_idle_reg_0,
    stream_buffer_1_i_full_n,
    ap_sync_reg_channel_write_stream_buffer_1,
    stream_buffer_6_i_full_n,
    ap_sync_reg_channel_write_stream_buffer_6_reg,
    stream_buffer_3_i_full_n,
    ap_sync_reg_channel_write_stream_buffer_3,
    stream_buffer_2_i_full_n,
    ap_sync_reg_channel_write_stream_buffer_2,
    ap_sync_reg_channel_write_stream_buffer_4,
    stream_buffer_4_i_full_n,
    ap_sync_reg_channel_write_stream_buffer_5,
    stream_buffer_5_i_full_n,
    ap_rst_n,
    A,
    ADDRARDADDR,
    \iptr_reg[0] ,
    \iptr_reg[0]_0 ,
    \iptr_reg[0]_1 ,
    \iptr_reg[0]_2 ,
    symbol_histogram_TVALID,
    ap_clk,
    symbol_histogram_TDATA,
    SS,
    symbol_histogram_TKEEP,
    symbol_histogram_TSTRB,
    symbol_histogram_TUSER,
    symbol_histogram_TLAST,
    symbol_histogram_TID,
    symbol_histogram_TDEST,
    start_for_filter_U0_full_n,
    Loop_read_stream_pro_U0_ap_start);
  output [0:0]E;
  output Loop_read_stream_pro_U0_stream_buffer_0_write;
  output \ap_CS_fsm_reg[0]_0 ;
  output Loop_read_stream_pro_U0_ap_done;
  output ap_sync_channel_write_stream_buffer_6;
  output ap_ready;
  output push_buf;
  output ap_sync_channel_write_stream_buffer_2;
  output push_buf_0;
  output ap_sync_channel_write_stream_buffer_4;
  output push_buf_1;
  output ap_sync_channel_write_stream_buffer_5;
  output push_buf_2;
  output ap_sync_channel_write_stream_buffer_3;
  output push_buf_3;
  output ap_sync_channel_write_stream_buffer_1;
  output push_buf_4;
  output \i_0_i_reg_177_reg[6]_0 ;
  output [7:0]stream_buffer_1_address0;
  output \i_0_i_reg_177_reg[6]_1 ;
  output \i_0_i_reg_177_reg[7]_0 ;
  output \i_0_i_reg_177_reg[6]_2 ;
  output ap_done_reg_reg_0;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output \ap_CS_fsm_reg[2]_2 ;
  output \ap_CS_fsm_reg[2]_3 ;
  output \ap_CS_fsm_reg[2]_4 ;
  output \ap_CS_fsm_reg[2]_5 ;
  output [5:0]stream_buffer_1_d0;
  output [5:0]stream_buffer_2_d0;
  output Loop_read_stream_pro_U0_stream_buffer_3_d0;
  output Loop_read_stream_pro_U0_stream_buffer_4_d0;
  output Loop_read_stream_pro_U0_stream_buffer_5_d0;
  output Loop_read_stream_pro_U0_stream_buffer_6_d0;
  output [40:0]stream_buffer_0_din;
  output [0:0]\i_0_i_reg_177_reg[5]_0 ;
  output [0:0]WEA;
  output start_once_reg;
  output symbol_histogram_TREADY;
  input stream_buffer_0_chan_full_n;
  input [0:0]Q;
  input int_ap_idle_reg;
  input Block_proc_U0_ap_start;
  input int_ap_idle_reg_0;
  input stream_buffer_1_i_full_n;
  input ap_sync_reg_channel_write_stream_buffer_1;
  input stream_buffer_6_i_full_n;
  input ap_sync_reg_channel_write_stream_buffer_6_reg;
  input stream_buffer_3_i_full_n;
  input ap_sync_reg_channel_write_stream_buffer_3;
  input stream_buffer_2_i_full_n;
  input ap_sync_reg_channel_write_stream_buffer_2;
  input ap_sync_reg_channel_write_stream_buffer_4;
  input stream_buffer_4_i_full_n;
  input ap_sync_reg_channel_write_stream_buffer_5;
  input stream_buffer_5_i_full_n;
  input ap_rst_n;
  input [0:0]A;
  input [0:0]ADDRARDADDR;
  input [0:0]\iptr_reg[0] ;
  input [0:0]\iptr_reg[0]_0 ;
  input [0:0]\iptr_reg[0]_1 ;
  input [0:0]\iptr_reg[0]_2 ;
  input symbol_histogram_TVALID;
  input ap_clk;
  input [40:0]symbol_histogram_TDATA;
  input [0:0]SS;
  input [5:0]symbol_histogram_TKEEP;
  input [5:0]symbol_histogram_TSTRB;
  input [0:0]symbol_histogram_TUSER;
  input [0:0]symbol_histogram_TLAST;
  input [0:0]symbol_histogram_TID;
  input [0:0]symbol_histogram_TDEST;
  input start_for_filter_U0_full_n;
  input Loop_read_stream_pro_U0_ap_start;

  wire [0:0]A;
  wire [0:0]ADDRARDADDR;
  wire Block_proc_U0_ap_start;
  wire [0:0]E;
  wire Loop_read_stream_pro_U0_ap_continue;
  wire Loop_read_stream_pro_U0_ap_done;
  wire Loop_read_stream_pro_U0_ap_start;
  wire Loop_read_stream_pro_U0_stream_buffer_0_write;
  wire Loop_read_stream_pro_U0_stream_buffer_3_d0;
  wire Loop_read_stream_pro_U0_stream_buffer_4_d0;
  wire Loop_read_stream_pro_U0_stream_buffer_5_d0;
  wire Loop_read_stream_pro_U0_stream_buffer_6_d0;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire \ap_CS_fsm[1]_i_2_n_7 ;
  wire \ap_CS_fsm[1]_i_3_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[2]_3 ;
  wire \ap_CS_fsm_reg[2]_4 ;
  wire \ap_CS_fsm_reg[2]_5 ;
  wire \ap_CS_fsm_reg_n_7_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm16_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_7;
  wire ap_done_reg_i_3_n_7;
  wire ap_done_reg_i_4_n_7;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_7;
  wire ap_enable_reg_pp0_iter1_i_2_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_sync_channel_write_stream_buffer_1;
  wire ap_sync_channel_write_stream_buffer_2;
  wire ap_sync_channel_write_stream_buffer_3;
  wire ap_sync_channel_write_stream_buffer_4;
  wire ap_sync_channel_write_stream_buffer_5;
  wire ap_sync_channel_write_stream_buffer_6;
  wire ap_sync_reg_channel_write_stream_buffer_1;
  wire ap_sync_reg_channel_write_stream_buffer_2;
  wire ap_sync_reg_channel_write_stream_buffer_3;
  wire ap_sync_reg_channel_write_stream_buffer_4;
  wire ap_sync_reg_channel_write_stream_buffer_5;
  wire ap_sync_reg_channel_write_stream_buffer_6_reg;
  wire \i_0_i_reg_177[8]_i_3_n_7 ;
  wire [8:8]i_0_i_reg_177_reg;
  wire [0:0]\i_0_i_reg_177_reg[5]_0 ;
  wire \i_0_i_reg_177_reg[6]_0 ;
  wire \i_0_i_reg_177_reg[6]_1 ;
  wire \i_0_i_reg_177_reg[6]_2 ;
  wire \i_0_i_reg_177_reg[7]_0 ;
  wire [8:0]i_fu_194_p2;
  wire icmp_ln25_reg_248;
  wire int_ap_idle_i_8_n_7;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire [0:0]\iptr_reg[0] ;
  wire [0:0]\iptr_reg[0]_0 ;
  wire [0:0]\iptr_reg[0]_1 ;
  wire [0:0]\iptr_reg[0]_2 ;
  wire push_buf;
  wire push_buf_0;
  wire push_buf_1;
  wire push_buf_2;
  wire push_buf_3;
  wire push_buf_4;
  wire regslice_both_symbol_histogram_V_data_V_U_n_13;
  wire regslice_both_symbol_histogram_V_data_V_U_n_14;
  wire regslice_both_symbol_histogram_V_data_V_U_n_15;
  wire regslice_both_symbol_histogram_V_data_V_U_n_16;
  wire regslice_both_symbol_histogram_V_data_V_U_n_17;
  wire regslice_both_symbol_histogram_V_data_V_U_n_18;
  wire regslice_both_symbol_histogram_V_data_V_U_n_19;
  wire regslice_both_symbol_histogram_V_data_V_U_n_20;
  wire regslice_both_symbol_histogram_V_data_V_U_n_21;
  wire regslice_both_symbol_histogram_V_data_V_U_n_26;
  wire regslice_both_symbol_histogram_V_data_V_U_n_27;
  wire regslice_both_symbol_histogram_V_data_V_U_n_28;
  wire regslice_both_symbol_histogram_V_data_V_U_n_29;
  wire regslice_both_symbol_histogram_V_data_V_U_n_30;
  wire regslice_both_symbol_histogram_V_data_V_U_n_31;
  wire regslice_both_symbol_histogram_V_data_V_U_n_32;
  wire regslice_both_symbol_histogram_V_data_V_U_n_33;
  wire regslice_both_symbol_histogram_V_data_V_U_n_34;
  wire regslice_both_symbol_histogram_V_data_V_U_n_35;
  wire regslice_both_symbol_histogram_V_data_V_U_n_36;
  wire regslice_both_symbol_histogram_V_data_V_U_n_37;
  wire regslice_both_symbol_histogram_V_data_V_U_n_38;
  wire regslice_both_symbol_histogram_V_data_V_U_n_39;
  wire regslice_both_symbol_histogram_V_data_V_U_n_40;
  wire regslice_both_symbol_histogram_V_data_V_U_n_41;
  wire regslice_both_symbol_histogram_V_data_V_U_n_42;
  wire regslice_both_symbol_histogram_V_data_V_U_n_43;
  wire regslice_both_symbol_histogram_V_data_V_U_n_44;
  wire regslice_both_symbol_histogram_V_data_V_U_n_45;
  wire regslice_both_symbol_histogram_V_data_V_U_n_46;
  wire regslice_both_symbol_histogram_V_data_V_U_n_47;
  wire regslice_both_symbol_histogram_V_data_V_U_n_48;
  wire regslice_both_symbol_histogram_V_data_V_U_n_49;
  wire regslice_both_symbol_histogram_V_data_V_U_n_50;
  wire regslice_both_symbol_histogram_V_data_V_U_n_51;
  wire regslice_both_symbol_histogram_V_data_V_U_n_52;
  wire regslice_both_symbol_histogram_V_data_V_U_n_53;
  wire regslice_both_symbol_histogram_V_data_V_U_n_54;
  wire regslice_both_symbol_histogram_V_data_V_U_n_55;
  wire regslice_both_symbol_histogram_V_data_V_U_n_56;
  wire regslice_both_symbol_histogram_V_data_V_U_n_57;
  wire regslice_both_symbol_histogram_V_data_V_U_n_58;
  wire regslice_both_symbol_histogram_V_data_V_U_n_59;
  wire regslice_both_symbol_histogram_V_data_V_U_n_60;
  wire regslice_both_symbol_histogram_V_data_V_U_n_61;
  wire regslice_both_symbol_histogram_V_data_V_U_n_62;
  wire regslice_both_symbol_histogram_V_data_V_U_n_63;
  wire regslice_both_symbol_histogram_V_data_V_U_n_64;
  wire regslice_both_symbol_histogram_V_data_V_U_n_65;
  wire regslice_both_symbol_histogram_V_data_V_U_n_66;
  wire regslice_both_symbol_histogram_V_data_V_U_n_67;
  wire regslice_both_symbol_histogram_V_dest_V_U_n_7;
  wire regslice_both_symbol_histogram_V_dest_V_U_n_8;
  wire regslice_both_symbol_histogram_V_id_V_U_n_7;
  wire regslice_both_symbol_histogram_V_keep_V_U_n_7;
  wire regslice_both_symbol_histogram_V_last_V_U_n_7;
  wire regslice_both_symbol_histogram_V_strb_V_U_n_7;
  wire regslice_both_symbol_histogram_V_user_V_U_n_7;
  wire start_for_filter_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_7;
  wire stream_buffer_0_chan_full_n;
  wire [40:0]stream_buffer_0_din;
  wire [7:0]stream_buffer_1_address0;
  wire [5:0]stream_buffer_1_d0;
  wire stream_buffer_1_i_full_n;
  wire [5:0]stream_buffer_2_d0;
  wire stream_buffer_2_i_full_n;
  wire stream_buffer_3_i_full_n;
  wire stream_buffer_4_i_full_n;
  wire stream_buffer_5_i_full_n;
  wire stream_buffer_6_i_full_n;
  wire [40:0]symbol_histogram_TDATA;
  wire [0:0]symbol_histogram_TDEST;
  wire [0:0]symbol_histogram_TID;
  wire [5:0]symbol_histogram_TKEEP;
  wire [0:0]symbol_histogram_TLAST;
  wire symbol_histogram_TREADY;
  wire [5:0]symbol_histogram_TSTRB;
  wire [0:0]symbol_histogram_TUSER;
  wire symbol_histogram_TVALID;
  wire tmp_data_V_reg_2570;

  LUT3 #(
    .INIT(8'h32)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_7 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFF0FDF0FFF0FFF0F)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg_n_7_[0] ),
        .I2(\ap_CS_fsm[1]_i_2_n_7 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(regslice_both_symbol_histogram_V_dest_V_U_n_7),
        .I5(\ap_CS_fsm[1]_i_3_n_7 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hDFDFDFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(ap_done_reg),
        .I2(Loop_read_stream_pro_U0_ap_start),
        .I3(start_for_filter_U0_full_n),
        .I4(start_once_reg),
        .O(\ap_CS_fsm[1]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(icmp_ln25_reg_248),
        .I2(stream_buffer_0_chan_full_n),
        .O(\ap_CS_fsm[1]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h4440444400000000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(regslice_both_symbol_histogram_V_dest_V_U_n_7),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(stream_buffer_0_chan_full_n),
        .I3(icmp_ln25_reg_248),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_7_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_ready),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1
       (.I0(Loop_read_stream_pro_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_ready),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1_n_7));
  LUT6 #(
    .INIT(64'h00000000F8F8C800)) 
    ap_done_reg_i_2__2
       (.I0(stream_buffer_1_i_full_n),
        .I1(Loop_read_stream_pro_U0_ap_done),
        .I2(ap_sync_reg_channel_write_stream_buffer_1),
        .I3(stream_buffer_6_i_full_n),
        .I4(ap_sync_reg_channel_write_stream_buffer_6_reg),
        .I5(ap_done_reg_i_3_n_7),
        .O(Loop_read_stream_pro_U0_ap_continue));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_3
       (.I0(stream_buffer_3_i_full_n),
        .I1(Loop_read_stream_pro_U0_ap_done),
        .I2(ap_sync_reg_channel_write_stream_buffer_3),
        .I3(stream_buffer_2_i_full_n),
        .I4(ap_sync_reg_channel_write_stream_buffer_2),
        .I5(ap_done_reg_i_4_n_7),
        .O(ap_done_reg_i_3_n_7));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_4
       (.I0(ap_sync_reg_channel_write_stream_buffer_4),
        .I1(stream_buffer_4_i_full_n),
        .I2(ap_sync_reg_channel_write_stream_buffer_5),
        .I3(ap_done_reg),
        .I4(ap_ready),
        .I5(stream_buffer_5_i_full_n),
        .O(ap_done_reg_i_4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_7),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A8A8A00)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_2_n_7 ),
        .I3(regslice_both_symbol_histogram_V_data_V_U_n_13),
        .I4(regslice_both_symbol_histogram_V_dest_V_U_n_7),
        .O(ap_enable_reg_pp0_iter0_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(regslice_both_symbol_histogram_V_dest_V_U_n_7),
        .I1(stream_buffer_0_chan_full_n),
        .I2(icmp_ln25_reg_248),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .O(ap_enable_reg_pp0_iter1_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_21),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_stream_buffer_1_i_1
       (.I0(stream_buffer_1_i_full_n),
        .I1(ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_stream_buffer_1),
        .O(ap_sync_channel_write_stream_buffer_1));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_stream_buffer_2_i_1
       (.I0(stream_buffer_2_i_full_n),
        .I1(ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_stream_buffer_2),
        .O(ap_sync_channel_write_stream_buffer_2));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_stream_buffer_3_i_1
       (.I0(stream_buffer_3_i_full_n),
        .I1(ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_stream_buffer_3),
        .O(ap_sync_channel_write_stream_buffer_3));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_stream_buffer_4_i_1
       (.I0(stream_buffer_4_i_full_n),
        .I1(ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_stream_buffer_4),
        .O(ap_sync_channel_write_stream_buffer_4));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    ap_sync_reg_channel_write_stream_buffer_5_i_1
       (.I0(Loop_read_stream_pro_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(ap_ready),
        .I3(ap_rst_n),
        .O(ap_done_reg_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_stream_buffer_5_i_2
       (.I0(stream_buffer_5_i_full_n),
        .I1(ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_stream_buffer_5),
        .O(ap_sync_channel_write_stream_buffer_5));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_stream_buffer_6_i_1
       (.I0(stream_buffer_6_i_full_n),
        .I1(ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_stream_buffer_6_reg),
        .O(ap_sync_channel_write_stream_buffer_6));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_2 
       (.I0(ap_done_reg),
        .I1(ap_ready),
        .O(Loop_read_stream_pro_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2 
       (.I0(stream_buffer_6_i_full_n),
        .I1(ap_sync_reg_channel_write_stream_buffer_6_reg),
        .I2(ap_done_reg),
        .I3(ap_ready),
        .O(push_buf));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__0 
       (.I0(stream_buffer_2_i_full_n),
        .I1(ap_sync_reg_channel_write_stream_buffer_2),
        .I2(ap_done_reg),
        .I3(ap_ready),
        .O(push_buf_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__1 
       (.I0(stream_buffer_4_i_full_n),
        .I1(ap_sync_reg_channel_write_stream_buffer_4),
        .I2(ap_done_reg),
        .I3(ap_ready),
        .O(push_buf_1));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__2 
       (.I0(stream_buffer_5_i_full_n),
        .I1(ap_sync_reg_channel_write_stream_buffer_5),
        .I2(ap_done_reg),
        .I3(ap_ready),
        .O(push_buf_2));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__3 
       (.I0(stream_buffer_3_i_full_n),
        .I1(ap_sync_reg_channel_write_stream_buffer_3),
        .I2(ap_done_reg),
        .I3(ap_ready),
        .O(push_buf_3));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__4 
       (.I0(stream_buffer_1_i_full_n),
        .I1(ap_sync_reg_channel_write_stream_buffer_1),
        .I2(ap_done_reg),
        .I3(ap_ready),
        .O(push_buf_4));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_i_reg_177[0]_i_1 
       (.I0(stream_buffer_1_address0[0]),
        .O(i_fu_194_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_i_reg_177[1]_i_1 
       (.I0(stream_buffer_1_address0[0]),
        .I1(stream_buffer_1_address0[1]),
        .O(i_fu_194_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_i_reg_177[2]_i_1 
       (.I0(stream_buffer_1_address0[1]),
        .I1(stream_buffer_1_address0[0]),
        .I2(stream_buffer_1_address0[2]),
        .O(i_fu_194_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_i_reg_177[3]_i_1 
       (.I0(stream_buffer_1_address0[2]),
        .I1(stream_buffer_1_address0[0]),
        .I2(stream_buffer_1_address0[1]),
        .I3(stream_buffer_1_address0[3]),
        .O(i_fu_194_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_0_i_reg_177[4]_i_1 
       (.I0(stream_buffer_1_address0[3]),
        .I1(stream_buffer_1_address0[1]),
        .I2(stream_buffer_1_address0[0]),
        .I3(stream_buffer_1_address0[2]),
        .I4(stream_buffer_1_address0[4]),
        .O(i_fu_194_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_0_i_reg_177[5]_i_1 
       (.I0(stream_buffer_1_address0[4]),
        .I1(stream_buffer_1_address0[2]),
        .I2(stream_buffer_1_address0[0]),
        .I3(stream_buffer_1_address0[1]),
        .I4(stream_buffer_1_address0[3]),
        .I5(stream_buffer_1_address0[5]),
        .O(i_fu_194_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \i_0_i_reg_177[6]_i_1 
       (.I0(\i_0_i_reg_177[8]_i_3_n_7 ),
        .I1(stream_buffer_1_address0[6]),
        .O(i_fu_194_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_0_i_reg_177[7]_i_1 
       (.I0(stream_buffer_1_address0[6]),
        .I1(\i_0_i_reg_177[8]_i_3_n_7 ),
        .I2(stream_buffer_1_address0[7]),
        .O(i_fu_194_p2[7]));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \i_0_i_reg_177[8]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_filter_U0_full_n),
        .I2(Loop_read_stream_pro_U0_ap_start),
        .I3(ap_done_reg),
        .I4(\ap_CS_fsm_reg_n_7_[0] ),
        .O(ap_NS_fsm16_out));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hC6CC)) 
    \i_0_i_reg_177[8]_i_2 
       (.I0(stream_buffer_1_address0[7]),
        .I1(i_0_i_reg_177_reg),
        .I2(\i_0_i_reg_177[8]_i_3_n_7 ),
        .I3(stream_buffer_1_address0[6]),
        .O(i_fu_194_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_0_i_reg_177[8]_i_3 
       (.I0(stream_buffer_1_address0[4]),
        .I1(stream_buffer_1_address0[2]),
        .I2(stream_buffer_1_address0[0]),
        .I3(stream_buffer_1_address0[1]),
        .I4(stream_buffer_1_address0[3]),
        .I5(stream_buffer_1_address0[5]),
        .O(\i_0_i_reg_177[8]_i_3_n_7 ));
  FDRE \i_0_i_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(\i_0_i_reg_177_reg[5]_0 ),
        .D(i_fu_194_p2[0]),
        .Q(stream_buffer_1_address0[0]),
        .R(ap_NS_fsm16_out));
  FDRE \i_0_i_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(\i_0_i_reg_177_reg[5]_0 ),
        .D(i_fu_194_p2[1]),
        .Q(stream_buffer_1_address0[1]),
        .R(ap_NS_fsm16_out));
  FDRE \i_0_i_reg_177_reg[2] 
       (.C(ap_clk),
        .CE(\i_0_i_reg_177_reg[5]_0 ),
        .D(i_fu_194_p2[2]),
        .Q(stream_buffer_1_address0[2]),
        .R(ap_NS_fsm16_out));
  FDRE \i_0_i_reg_177_reg[3] 
       (.C(ap_clk),
        .CE(\i_0_i_reg_177_reg[5]_0 ),
        .D(i_fu_194_p2[3]),
        .Q(stream_buffer_1_address0[3]),
        .R(ap_NS_fsm16_out));
  FDRE \i_0_i_reg_177_reg[4] 
       (.C(ap_clk),
        .CE(\i_0_i_reg_177_reg[5]_0 ),
        .D(i_fu_194_p2[4]),
        .Q(stream_buffer_1_address0[4]),
        .R(ap_NS_fsm16_out));
  FDRE \i_0_i_reg_177_reg[5] 
       (.C(ap_clk),
        .CE(\i_0_i_reg_177_reg[5]_0 ),
        .D(i_fu_194_p2[5]),
        .Q(stream_buffer_1_address0[5]),
        .R(ap_NS_fsm16_out));
  FDRE \i_0_i_reg_177_reg[6] 
       (.C(ap_clk),
        .CE(\i_0_i_reg_177_reg[5]_0 ),
        .D(i_fu_194_p2[6]),
        .Q(stream_buffer_1_address0[6]),
        .R(ap_NS_fsm16_out));
  FDRE \i_0_i_reg_177_reg[7] 
       (.C(ap_clk),
        .CE(\i_0_i_reg_177_reg[5]_0 ),
        .D(i_fu_194_p2[7]),
        .Q(stream_buffer_1_address0[7]),
        .R(ap_NS_fsm16_out));
  FDRE \i_0_i_reg_177_reg[8] 
       (.C(ap_clk),
        .CE(\i_0_i_reg_177_reg[5]_0 ),
        .D(i_fu_194_p2[8]),
        .Q(i_0_i_reg_177_reg),
        .R(ap_NS_fsm16_out));
  FDRE \icmp_ln25_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_26),
        .Q(icmp_ln25_reg_248),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    int_ap_idle_i_3
       (.I0(Q),
        .I1(int_ap_idle_reg),
        .I2(Block_proc_U0_ap_start),
        .I3(int_ap_idle_reg_0),
        .I4(int_ap_idle_i_8_n_7),
        .I5(\ap_CS_fsm_reg_n_7_[0] ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    int_ap_idle_i_8
       (.I0(start_once_reg),
        .I1(start_for_filter_U0_full_n),
        .I2(Loop_read_stream_pro_U0_ap_start),
        .O(int_ap_idle_i_8_n_7));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hF1FF0E00)) 
    \iptr[0]_i_1__3 
       (.I0(ap_ready),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_stream_buffer_6_reg),
        .I3(stream_buffer_6_i_full_n),
        .I4(A),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hF1FF0E00)) 
    \iptr[0]_i_1__4 
       (.I0(ap_ready),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_stream_buffer_2),
        .I3(stream_buffer_2_i_full_n),
        .I4(ADDRARDADDR),
        .O(\ap_CS_fsm_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hF1FF0E00)) 
    \iptr[0]_i_1__5 
       (.I0(ap_ready),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_stream_buffer_4),
        .I3(stream_buffer_4_i_full_n),
        .I4(\iptr_reg[0] ),
        .O(\ap_CS_fsm_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hF1FF0E00)) 
    \iptr[0]_i_1__6 
       (.I0(ap_ready),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_stream_buffer_5),
        .I3(stream_buffer_5_i_full_n),
        .I4(\iptr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hF1FF0E00)) 
    \iptr[0]_i_1__7 
       (.I0(ap_ready),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_stream_buffer_3),
        .I3(stream_buffer_3_i_full_n),
        .I4(\iptr_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[2]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hF1FF0E00)) 
    \iptr[0]_i_1__8 
       (.I0(ap_ready),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_stream_buffer_1),
        .I3(stream_buffer_1_i_full_n),
        .I4(\iptr_reg[0]_2 ),
        .O(\ap_CS_fsm_reg[2]_5 ));
  design_1_huffman_encoding_0_1_regslice_both regslice_both_symbol_histogram_V_data_V_U
       (.D({symbol_histogram_TVALID,symbol_histogram_TDATA}),
        .E(E),
        .Loop_read_stream_pro_U0_stream_buffer_0_write(Loop_read_stream_pro_U0_stream_buffer_0_write),
        .Q(stream_buffer_1_address0[7:6]),
        .SS(SS),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_symbol_histogram_V_data_V_U_n_15),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_i_2_n_7),
        .ap_enable_reg_pp0_iter1_reg_0(\ap_CS_fsm[1]_i_2_n_7 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_symbol_histogram_V_data_V_U_n_14),
        .ap_rst_n_1(regslice_both_symbol_histogram_V_data_V_U_n_16),
        .ap_rst_n_2(regslice_both_symbol_histogram_V_data_V_U_n_17),
        .ap_rst_n_3(regslice_both_symbol_histogram_V_data_V_U_n_18),
        .ap_rst_n_4(regslice_both_symbol_histogram_V_data_V_U_n_19),
        .ap_rst_n_5(regslice_both_symbol_histogram_V_data_V_U_n_20),
        .ap_rst_n_6(regslice_both_symbol_histogram_V_data_V_U_n_21),
        .full_n_reg(regslice_both_symbol_histogram_V_data_V_U_n_13),
        .\i_0_i_reg_177_reg[5] (\i_0_i_reg_177_reg[5]_0 ),
        .\i_0_i_reg_177_reg[6] (\i_0_i_reg_177_reg[6]_0 ),
        .\i_0_i_reg_177_reg[6]_0 (\i_0_i_reg_177_reg[6]_1 ),
        .\i_0_i_reg_177_reg[6]_1 (\i_0_i_reg_177_reg[6]_2 ),
        .\i_0_i_reg_177_reg[7] (\i_0_i_reg_177_reg[7]_0 ),
        .icmp_ln25_reg_248(icmp_ln25_reg_248),
        .mem_reg(ap_enable_reg_pp0_iter1_reg_n_7),
        .mem_reg_0(ap_CS_fsm_pp0_stage0),
        .\odata_reg[0] (regslice_both_symbol_histogram_V_dest_V_U_n_7),
        .\odata_reg[0]_0 (regslice_both_symbol_histogram_V_strb_V_U_n_7),
        .\odata_reg[0]_1 (regslice_both_symbol_histogram_V_keep_V_U_n_7),
        .\odata_reg[0]_2 (regslice_both_symbol_histogram_V_user_V_U_n_7),
        .\odata_reg[0]_3 (regslice_both_symbol_histogram_V_last_V_U_n_7),
        .\odata_reg[0]_4 (regslice_both_symbol_histogram_V_id_V_U_n_7),
        .\odata_reg[0]_5 (regslice_both_symbol_histogram_V_dest_V_U_n_8),
        .\odata_reg[40] ({regslice_both_symbol_histogram_V_data_V_U_n_27,regslice_both_symbol_histogram_V_data_V_U_n_28,regslice_both_symbol_histogram_V_data_V_U_n_29,regslice_both_symbol_histogram_V_data_V_U_n_30,regslice_both_symbol_histogram_V_data_V_U_n_31,regslice_both_symbol_histogram_V_data_V_U_n_32,regslice_both_symbol_histogram_V_data_V_U_n_33,regslice_both_symbol_histogram_V_data_V_U_n_34,regslice_both_symbol_histogram_V_data_V_U_n_35,regslice_both_symbol_histogram_V_data_V_U_n_36,regslice_both_symbol_histogram_V_data_V_U_n_37,regslice_both_symbol_histogram_V_data_V_U_n_38,regslice_both_symbol_histogram_V_data_V_U_n_39,regslice_both_symbol_histogram_V_data_V_U_n_40,regslice_both_symbol_histogram_V_data_V_U_n_41,regslice_both_symbol_histogram_V_data_V_U_n_42,regslice_both_symbol_histogram_V_data_V_U_n_43,regslice_both_symbol_histogram_V_data_V_U_n_44,regslice_both_symbol_histogram_V_data_V_U_n_45,regslice_both_symbol_histogram_V_data_V_U_n_46,regslice_both_symbol_histogram_V_data_V_U_n_47,regslice_both_symbol_histogram_V_data_V_U_n_48,regslice_both_symbol_histogram_V_data_V_U_n_49,regslice_both_symbol_histogram_V_data_V_U_n_50,regslice_both_symbol_histogram_V_data_V_U_n_51,regslice_both_symbol_histogram_V_data_V_U_n_52,regslice_both_symbol_histogram_V_data_V_U_n_53,regslice_both_symbol_histogram_V_data_V_U_n_54,regslice_both_symbol_histogram_V_data_V_U_n_55,regslice_both_symbol_histogram_V_data_V_U_n_56,regslice_both_symbol_histogram_V_data_V_U_n_57,regslice_both_symbol_histogram_V_data_V_U_n_58,regslice_both_symbol_histogram_V_data_V_U_n_59,regslice_both_symbol_histogram_V_data_V_U_n_60,regslice_both_symbol_histogram_V_data_V_U_n_61,regslice_both_symbol_histogram_V_data_V_U_n_62,regslice_both_symbol_histogram_V_data_V_U_n_63,regslice_both_symbol_histogram_V_data_V_U_n_64,regslice_both_symbol_histogram_V_data_V_U_n_65,regslice_both_symbol_histogram_V_data_V_U_n_66,regslice_both_symbol_histogram_V_data_V_U_n_67}),
        .\odata_reg[48] (tmp_data_V_reg_2570),
        .\odata_reg[48]_0 (regslice_both_symbol_histogram_V_data_V_U_n_26),
        .stream_buffer_0_chan_full_n(stream_buffer_0_chan_full_n),
        .symbol_histogram_TREADY(symbol_histogram_TREADY));
  design_1_huffman_encoding_0_1_regslice_both__parameterized1_62 regslice_both_symbol_histogram_V_dest_V_U
       (.Loop_read_stream_pro_U0_stream_buffer_6_d0(Loop_read_stream_pro_U0_stream_buffer_6_d0),
        .Q({i_0_i_reg_177_reg,stream_buffer_1_address0}),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\i_0_i_reg_177_reg[5] (regslice_both_symbol_histogram_V_dest_V_U_n_7),
        .\odata_reg[0] (regslice_both_symbol_histogram_V_data_V_U_n_20),
        .\odata_reg[1] (regslice_both_symbol_histogram_V_dest_V_U_n_8),
        .\odata_reg[1]_0 (regslice_both_symbol_histogram_V_data_V_U_n_15),
        .symbol_histogram_TDEST(symbol_histogram_TDEST),
        .symbol_histogram_TVALID(symbol_histogram_TVALID));
  design_1_huffman_encoding_0_1_regslice_both__parameterized1_63 regslice_both_symbol_histogram_V_id_V_U
       (.Loop_read_stream_pro_U0_stream_buffer_5_d0(Loop_read_stream_pro_U0_stream_buffer_5_d0),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\odata_reg[0] (regslice_both_symbol_histogram_V_data_V_U_n_19),
        .\odata_reg[1] (regslice_both_symbol_histogram_V_id_V_U_n_7),
        .\odata_reg[1]_0 (regslice_both_symbol_histogram_V_data_V_U_n_15),
        .\odata_reg[1]_1 (regslice_both_symbol_histogram_V_dest_V_U_n_7),
        .symbol_histogram_TID(symbol_histogram_TID),
        .symbol_histogram_TVALID(symbol_histogram_TVALID));
  design_1_huffman_encoding_0_1_regslice_both__parameterized0 regslice_both_symbol_histogram_V_keep_V_U
       (.E(regslice_both_symbol_histogram_V_data_V_U_n_16),
        .Q({regslice_both_symbol_histogram_V_keep_V_U_n_7,stream_buffer_1_d0}),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[6] (regslice_both_symbol_histogram_V_dest_V_U_n_7),
        .\ireg_reg[6]_0 (regslice_both_symbol_histogram_V_data_V_U_n_15),
        .symbol_histogram_TKEEP(symbol_histogram_TKEEP),
        .symbol_histogram_TVALID(symbol_histogram_TVALID));
  design_1_huffman_encoding_0_1_regslice_both__parameterized1_64 regslice_both_symbol_histogram_V_last_V_U
       (.Loop_read_stream_pro_U0_stream_buffer_4_d0(Loop_read_stream_pro_U0_stream_buffer_4_d0),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\odata_reg[0] (regslice_both_symbol_histogram_V_data_V_U_n_18),
        .\odata_reg[1] (regslice_both_symbol_histogram_V_last_V_U_n_7),
        .\odata_reg[1]_0 (regslice_both_symbol_histogram_V_data_V_U_n_15),
        .\odata_reg[1]_1 (regslice_both_symbol_histogram_V_dest_V_U_n_7),
        .symbol_histogram_TLAST(symbol_histogram_TLAST),
        .symbol_histogram_TVALID(symbol_histogram_TVALID));
  design_1_huffman_encoding_0_1_regslice_both__parameterized0_65 regslice_both_symbol_histogram_V_strb_V_U
       (.E(regslice_both_symbol_histogram_V_data_V_U_n_14),
        .Q({regslice_both_symbol_histogram_V_strb_V_U_n_7,stream_buffer_2_d0}),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[6] (regslice_both_symbol_histogram_V_dest_V_U_n_7),
        .\ireg_reg[6]_0 (regslice_both_symbol_histogram_V_data_V_U_n_15),
        .symbol_histogram_TSTRB(symbol_histogram_TSTRB),
        .symbol_histogram_TVALID(symbol_histogram_TVALID));
  design_1_huffman_encoding_0_1_regslice_both__parameterized1_66 regslice_both_symbol_histogram_V_user_V_U
       (.Loop_read_stream_pro_U0_stream_buffer_3_d0(Loop_read_stream_pro_U0_stream_buffer_3_d0),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\odata_reg[0] (regslice_both_symbol_histogram_V_data_V_U_n_17),
        .\odata_reg[1] (regslice_both_symbol_histogram_V_user_V_U_n_7),
        .\odata_reg[1]_0 (regslice_both_symbol_histogram_V_data_V_U_n_15),
        .\odata_reg[1]_1 (regslice_both_symbol_histogram_V_dest_V_U_n_7),
        .symbol_histogram_TUSER(symbol_histogram_TUSER),
        .symbol_histogram_TVALID(symbol_histogram_TVALID));
  LUT4 #(
    .INIT(16'h5540)) 
    start_once_reg_i_1
       (.I0(ap_ready),
        .I1(Loop_read_stream_pro_U0_ap_start),
        .I2(start_for_filter_U0_full_n),
        .I3(start_once_reg),
        .O(start_once_reg_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_7),
        .Q(start_once_reg),
        .R(SS));
  FDRE \tmp_data_V_reg_257_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_67),
        .Q(stream_buffer_0_din[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[10] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_57),
        .Q(stream_buffer_0_din[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[11] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_56),
        .Q(stream_buffer_0_din[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[12] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_55),
        .Q(stream_buffer_0_din[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[13] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_54),
        .Q(stream_buffer_0_din[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[14] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_53),
        .Q(stream_buffer_0_din[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[15] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_52),
        .Q(stream_buffer_0_din[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[16] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_51),
        .Q(stream_buffer_0_din[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[17] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_50),
        .Q(stream_buffer_0_din[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[18] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_49),
        .Q(stream_buffer_0_din[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[19] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_48),
        .Q(stream_buffer_0_din[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_66),
        .Q(stream_buffer_0_din[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[20] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_47),
        .Q(stream_buffer_0_din[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[21] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_46),
        .Q(stream_buffer_0_din[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[22] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_45),
        .Q(stream_buffer_0_din[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[23] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_44),
        .Q(stream_buffer_0_din[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[24] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_43),
        .Q(stream_buffer_0_din[24]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[25] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_42),
        .Q(stream_buffer_0_din[25]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[26] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_41),
        .Q(stream_buffer_0_din[26]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[27] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_40),
        .Q(stream_buffer_0_din[27]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[28] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_39),
        .Q(stream_buffer_0_din[28]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[29] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_38),
        .Q(stream_buffer_0_din[29]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[2] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_65),
        .Q(stream_buffer_0_din[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[30] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_37),
        .Q(stream_buffer_0_din[30]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[31] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_36),
        .Q(stream_buffer_0_din[31]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[32] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_35),
        .Q(stream_buffer_0_din[32]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[33] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_34),
        .Q(stream_buffer_0_din[33]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[34] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_33),
        .Q(stream_buffer_0_din[34]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[35] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_32),
        .Q(stream_buffer_0_din[35]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[36] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_31),
        .Q(stream_buffer_0_din[36]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[37] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_30),
        .Q(stream_buffer_0_din[37]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[38] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_29),
        .Q(stream_buffer_0_din[38]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[39] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_28),
        .Q(stream_buffer_0_din[39]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[3] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_64),
        .Q(stream_buffer_0_din[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[40] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_27),
        .Q(stream_buffer_0_din[40]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[4] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_63),
        .Q(stream_buffer_0_din[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[5] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_62),
        .Q(stream_buffer_0_din[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[6] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_61),
        .Q(stream_buffer_0_din[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[7] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_60),
        .Q(stream_buffer_0_din[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[8] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_59),
        .Q(stream_buffer_0_din[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_257_reg[9] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2570),
        .D(regslice_both_symbol_histogram_V_data_V_U_n_58),
        .Q(stream_buffer_0_din[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "canonize_tree" *) 
module design_1_huffman_encoding_0_1_canonize_tree
   (ap_done_reg,
    icmp_ln879_reg_273,
    ADDRBWRADDR,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    CO,
    \ap_CS_fsm_reg[4]_0 ,
    \icmp_ln879_reg_273_reg[0]_0 ,
    canonize_tree_U0_ap_ready,
    canonize_tree_U0_val_assign6_loc_read,
    canonize_tree_U0_symbol_bits_V_we0,
    \p_066_0_i_i_reg_127_reg[8]_0 ,
    WEA,
    \i_op_assign_reg_139_reg[7]_0 ,
    \length_V_1_fu_58_reg[4]_0 ,
    ADDRARDADDR,
    push_buf,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[0]_0 ,
    DIADI,
    \iptr_reg[0] ,
    ap_clk,
    truncate_tree_U0_output_length_histogram1_V_address0,
    iptr,
    truncated_length_his_t_empty_n,
    tptr,
    D,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    sorted_copy2_value_V_t_empty_n,
    val_assign6_loc_c_empty_n,
    canonize_tree_U0_ap_continue,
    ap_rst_n,
    DOBDO,
    \iptr_reg[0]_0 ,
    SS,
    if_dout,
    \t_V_5_reg_151_reg[8]_0 );
  output ap_done_reg;
  output icmp_ln879_reg_273;
  output [2:0]ADDRBWRADDR;
  output [0:0]Q;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]CO;
  output [2:0]\ap_CS_fsm_reg[4]_0 ;
  output \icmp_ln879_reg_273_reg[0]_0 ;
  output canonize_tree_U0_ap_ready;
  output canonize_tree_U0_val_assign6_loc_read;
  output canonize_tree_U0_symbol_bits_V_we0;
  output [8:0]\p_066_0_i_i_reg_127_reg[8]_0 ;
  output [0:0]WEA;
  output [7:0]\i_op_assign_reg_139_reg[7]_0 ;
  output [1:0]\length_V_1_fu_58_reg[4]_0 ;
  output [7:0]ADDRARDADDR;
  output push_buf;
  output \ap_CS_fsm_reg[2]_1 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output [4:0]DIADI;
  output [5:0]\iptr_reg[0] ;
  input ap_clk;
  input [5:0]truncate_tree_U0_output_length_histogram1_V_address0;
  input iptr;
  input truncated_length_his_t_empty_n;
  input tptr;
  input [0:0]D;
  input \ap_CS_fsm_reg[3]_0 ;
  input \ap_CS_fsm_reg[3]_1 ;
  input sorted_copy2_value_V_t_empty_n;
  input val_assign6_loc_c_empty_n;
  input canonize_tree_U0_ap_continue;
  input ap_rst_n;
  input [7:0]DOBDO;
  input [0:0]\iptr_reg[0]_0 ;
  input [0:0]SS;
  input [8:0]if_dout;
  input [8:0]\t_V_5_reg_151_reg[8]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [0:0]D;
  wire [4:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_2__0_n_7 ;
  wire \ap_CS_fsm[2]_i_3__0_n_7 ;
  wire \ap_CS_fsm[4]_i_2_n_7 ;
  wire \ap_CS_fsm[4]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire [2:0]\ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_7_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__7_n_7;
  wire ap_rst_n;
  wire canonize_tree_U0_ap_continue;
  wire canonize_tree_U0_ap_ready;
  wire [3:0]canonize_tree_U0_codeword_length_histogram_V_address0;
  wire canonize_tree_U0_symbol_bits_V_we0;
  wire canonize_tree_U0_val_assign6_loc_read;
  wire \count[1]_i_4_n_7 ;
  wire \count[1]_i_5_n_7 ;
  wire \count[1]_i_6_n_7 ;
  wire [0:0]count_V_2_fu_239_p2;
  wire \count_reg[1]_i_3_n_10 ;
  wire \count_reg[1]_i_3_n_9 ;
  wire \i_0_i_i_reg_116[8]_i_1_n_7 ;
  wire \i_0_i_i_reg_116[8]_i_3_n_7 ;
  wire [8:0]i_0_i_i_reg_116_reg;
  wire [8:0]i_fu_174_p2;
  wire [8:8]i_op_assign_reg_139;
  wire [7:0]\i_op_assign_reg_139_reg[7]_0 ;
  wire icmp_ln879_reg_273;
  wire \icmp_ln879_reg_273[0]_i_1_n_7 ;
  wire \icmp_ln879_reg_273_reg[0]_0 ;
  wire [8:0]if_dout;
  wire iptr;
  wire [5:0]\iptr_reg[0] ;
  wire [0:0]\iptr_reg[0]_0 ;
  wire [8:0]k_fu_195_p2;
  wire [8:0]k_reg_268;
  wire \k_reg_268[6]_i_2_n_7 ;
  wire \k_reg_268[8]_i_2_n_7 ;
  wire length_V_1_fu_58;
  wire length_V_1_fu_580;
  wire [1:0]\length_V_1_fu_58_reg[4]_0 ;
  wire \length_V_1_fu_58_reg_n_7_[1] ;
  wire \length_V_1_fu_58_reg_n_7_[2] ;
  wire \length_V_1_fu_58_reg_n_7_[3] ;
  wire \length_V_1_fu_58_reg_n_7_[4] ;
  wire \length_V_1_fu_58_reg_n_7_[5] ;
  wire [5:0]length_V_reg_277;
  wire \p_066_0_i_i_reg_127[1]_i_1_n_7 ;
  wire \p_066_0_i_i_reg_127[2]_i_1_n_7 ;
  wire \p_066_0_i_i_reg_127[3]_i_1_n_7 ;
  wire \p_066_0_i_i_reg_127[4]_i_1_n_7 ;
  wire \p_066_0_i_i_reg_127[5]_i_1_n_7 ;
  wire \p_066_0_i_i_reg_127[6]_i_1_n_7 ;
  wire \p_066_0_i_i_reg_127[7]_i_1_n_7 ;
  wire \p_066_0_i_i_reg_127[8]_i_1_n_7 ;
  wire \p_066_0_i_i_reg_127[8]_i_2_n_7 ;
  wire [8:0]\p_066_0_i_i_reg_127_reg[8]_0 ;
  wire push_buf;
  wire sorted_copy2_value_V_t_empty_n;
  wire [8:0]t_V_5_reg_151;
  wire \t_V_5_reg_151[8]_i_1_n_7 ;
  wire [8:0]\t_V_5_reg_151_reg[8]_0 ;
  wire tptr;
  wire [5:0]truncate_tree_U0_output_length_histogram1_V_address0;
  wire truncated_length_his_t_empty_n;
  wire val_assign6_loc_c_empty_n;
  wire [8:0]val_assign6_loc_read_reg_245;
  wire [3:3]\NLW_count_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_reg[1]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA2AAA)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(truncated_length_his_t_empty_n),
        .I2(sorted_copy2_value_V_t_empty_n),
        .I3(val_assign6_loc_c_empty_n),
        .I4(ap_done_reg),
        .I5(canonize_tree_U0_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .I1(truncated_length_his_t_empty_n),
        .I2(sorted_copy2_value_V_t_empty_n),
        .I3(val_assign6_loc_c_empty_n),
        .I4(ap_done_reg),
        .I5(\ap_CS_fsm_reg_n_7_[0] ),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\ap_CS_fsm[2]_i_3__0_n_7 ),
        .I1(i_0_i_i_reg_116_reg[5]),
        .I2(i_0_i_i_reg_116_reg[6]),
        .I3(i_0_i_i_reg_116_reg[3]),
        .I4(i_0_i_i_reg_116_reg[4]),
        .O(\ap_CS_fsm[2]_i_2__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(i_0_i_i_reg_116_reg[0]),
        .I1(i_0_i_i_reg_116_reg[7]),
        .I2(i_0_i_i_reg_116_reg[8]),
        .I3(i_0_i_i_reg_116_reg[2]),
        .I4(i_0_i_i_reg_116_reg[1]),
        .O(\ap_CS_fsm[2]_i_3__0_n_7 ));
  LUT6 #(
    .INIT(64'h04040404040404FF)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(\ap_CS_fsm[4]_i_2_n_7 ),
        .I1(\ap_CS_fsm_reg[4]_0 [0]),
        .I2(CO),
        .I3(\icmp_ln879_reg_273_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(\ap_CS_fsm_reg[3]_1 ),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(icmp_ln879_reg_273),
        .I1(\ap_CS_fsm_reg[4]_0 [2]),
        .O(\icmp_ln879_reg_273_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFF20)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(\ap_CS_fsm_reg[4]_0 [0]),
        .I1(CO),
        .I2(\ap_CS_fsm[4]_i_2_n_7 ),
        .I3(\ap_CS_fsm_reg[4]_0 [1]),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\ap_CS_fsm[4]_i_3_n_7 ),
        .I1(\p_066_0_i_i_reg_127_reg[8]_0 [5]),
        .I2(\p_066_0_i_i_reg_127_reg[8]_0 [6]),
        .I3(\p_066_0_i_i_reg_127_reg[8]_0 [3]),
        .I4(\p_066_0_i_i_reg_127_reg[8]_0 [4]),
        .O(\ap_CS_fsm[4]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(\p_066_0_i_i_reg_127_reg[8]_0 [0]),
        .I1(\p_066_0_i_i_reg_127_reg[8]_0 [7]),
        .I2(\p_066_0_i_i_reg_127_reg[8]_0 [8]),
        .I3(\p_066_0_i_i_reg_127_reg[8]_0 [2]),
        .I4(\p_066_0_i_i_reg_127_reg[8]_0 [1]),
        .O(\ap_CS_fsm[4]_i_3_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_7_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[4]_0 [0]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[4]_0 [1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg[4]_0 [2]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h44404040)) 
    ap_done_reg_i_1__7
       (.I0(canonize_tree_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[4]_0 [0]),
        .O(ap_done_reg_i_1__7_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__7_n_7),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \count[1]_i_2__12 
       (.I0(canonize_tree_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[4]_0 [0]),
        .O(push_buf));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count[1]_i_4 
       (.I0(val_assign6_loc_read_reg_245[8]),
        .I1(i_op_assign_reg_139),
        .I2(val_assign6_loc_read_reg_245[7]),
        .I3(\i_op_assign_reg_139_reg[7]_0 [7]),
        .I4(\i_op_assign_reg_139_reg[7]_0 [6]),
        .I5(val_assign6_loc_read_reg_245[6]),
        .O(\count[1]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count[1]_i_5 
       (.I0(val_assign6_loc_read_reg_245[5]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [5]),
        .I2(val_assign6_loc_read_reg_245[4]),
        .I3(\i_op_assign_reg_139_reg[7]_0 [4]),
        .I4(\i_op_assign_reg_139_reg[7]_0 [3]),
        .I5(val_assign6_loc_read_reg_245[3]),
        .O(\count[1]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h8200008241000041)) 
    \count[1]_i_6 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [1]),
        .I2(val_assign6_loc_read_reg_245[1]),
        .I3(\i_op_assign_reg_139_reg[7]_0 [2]),
        .I4(val_assign6_loc_read_reg_245[2]),
        .I5(val_assign6_loc_read_reg_245[0]),
        .O(\count[1]_i_6_n_7 ));
  CARRY4 \count_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\NLW_count_reg[1]_i_3_CO_UNCONNECTED [3],CO,\count_reg[1]_i_3_n_9 ,\count_reg[1]_i_3_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_count_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\count[1]_i_4_n_7 ,\count[1]_i_5_n_7 ,\count[1]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[4]_0 [0]),
        .O(canonize_tree_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_i_i_reg_116[0]_i_1 
       (.I0(i_0_i_i_reg_116_reg[0]),
        .O(i_fu_174_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_i_i_reg_116[1]_i_1 
       (.I0(i_0_i_i_reg_116_reg[0]),
        .I1(i_0_i_i_reg_116_reg[1]),
        .O(i_fu_174_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_i_i_reg_116[2]_i_1 
       (.I0(i_0_i_i_reg_116_reg[1]),
        .I1(i_0_i_i_reg_116_reg[0]),
        .I2(i_0_i_i_reg_116_reg[2]),
        .O(i_fu_174_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_i_i_reg_116[3]_i_1 
       (.I0(i_0_i_i_reg_116_reg[2]),
        .I1(i_0_i_i_reg_116_reg[0]),
        .I2(i_0_i_i_reg_116_reg[1]),
        .I3(i_0_i_i_reg_116_reg[3]),
        .O(i_fu_174_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_0_i_i_reg_116[4]_i_1 
       (.I0(i_0_i_i_reg_116_reg[3]),
        .I1(i_0_i_i_reg_116_reg[1]),
        .I2(i_0_i_i_reg_116_reg[0]),
        .I3(i_0_i_i_reg_116_reg[2]),
        .I4(i_0_i_i_reg_116_reg[4]),
        .O(i_fu_174_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_0_i_i_reg_116[5]_i_1 
       (.I0(i_0_i_i_reg_116_reg[4]),
        .I1(i_0_i_i_reg_116_reg[2]),
        .I2(i_0_i_i_reg_116_reg[0]),
        .I3(i_0_i_i_reg_116_reg[1]),
        .I4(i_0_i_i_reg_116_reg[3]),
        .I5(i_0_i_i_reg_116_reg[5]),
        .O(i_fu_174_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \i_0_i_i_reg_116[6]_i_1 
       (.I0(\i_0_i_i_reg_116[8]_i_3_n_7 ),
        .I1(i_0_i_i_reg_116_reg[6]),
        .O(i_fu_174_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_0_i_i_reg_116[7]_i_1 
       (.I0(i_0_i_i_reg_116_reg[6]),
        .I1(\i_0_i_i_reg_116[8]_i_3_n_7 ),
        .I2(i_0_i_i_reg_116_reg[7]),
        .O(i_fu_174_p2[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_0_i_i_reg_116[8]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .I1(ap_CS_fsm_state2),
        .O(\i_0_i_i_reg_116[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hC6CC)) 
    \i_0_i_i_reg_116[8]_i_2 
       (.I0(i_0_i_i_reg_116_reg[7]),
        .I1(i_0_i_i_reg_116_reg[8]),
        .I2(\i_0_i_i_reg_116[8]_i_3_n_7 ),
        .I3(i_0_i_i_reg_116_reg[6]),
        .O(i_fu_174_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_0_i_i_reg_116[8]_i_3 
       (.I0(i_0_i_i_reg_116_reg[4]),
        .I1(i_0_i_i_reg_116_reg[2]),
        .I2(i_0_i_i_reg_116_reg[0]),
        .I3(i_0_i_i_reg_116_reg[1]),
        .I4(i_0_i_i_reg_116_reg[3]),
        .I5(i_0_i_i_reg_116_reg[5]),
        .O(\i_0_i_i_reg_116[8]_i_3_n_7 ));
  FDRE \i_0_i_i_reg_116_reg[0] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[0]),
        .Q(i_0_i_i_reg_116_reg[0]),
        .R(canonize_tree_U0_val_assign6_loc_read));
  FDRE \i_0_i_i_reg_116_reg[1] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[1]),
        .Q(i_0_i_i_reg_116_reg[1]),
        .R(canonize_tree_U0_val_assign6_loc_read));
  FDRE \i_0_i_i_reg_116_reg[2] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[2]),
        .Q(i_0_i_i_reg_116_reg[2]),
        .R(canonize_tree_U0_val_assign6_loc_read));
  FDRE \i_0_i_i_reg_116_reg[3] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[3]),
        .Q(i_0_i_i_reg_116_reg[3]),
        .R(canonize_tree_U0_val_assign6_loc_read));
  FDRE \i_0_i_i_reg_116_reg[4] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[4]),
        .Q(i_0_i_i_reg_116_reg[4]),
        .R(canonize_tree_U0_val_assign6_loc_read));
  FDRE \i_0_i_i_reg_116_reg[5] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[5]),
        .Q(i_0_i_i_reg_116_reg[5]),
        .R(canonize_tree_U0_val_assign6_loc_read));
  FDRE \i_0_i_i_reg_116_reg[6] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[6]),
        .Q(i_0_i_i_reg_116_reg[6]),
        .R(canonize_tree_U0_val_assign6_loc_read));
  FDRE \i_0_i_i_reg_116_reg[7] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[7]),
        .Q(i_0_i_i_reg_116_reg[7]),
        .R(canonize_tree_U0_val_assign6_loc_read));
  FDRE \i_0_i_i_reg_116_reg[8] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .D(i_fu_174_p2[8]),
        .Q(i_0_i_i_reg_116_reg[8]),
        .R(canonize_tree_U0_val_assign6_loc_read));
  LUT2 #(
    .INIT(4'h2)) 
    \i_op_assign_reg_139[8]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .O(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(k_reg_268[0]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [0]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(k_reg_268[1]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [1]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(k_reg_268[2]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [2]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(k_reg_268[3]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [3]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(k_reg_268[4]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [4]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(k_reg_268[5]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [5]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(k_reg_268[6]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [6]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(k_reg_268[7]),
        .Q(\i_op_assign_reg_139_reg[7]_0 [7]),
        .R(ap_NS_fsm13_out));
  FDRE \i_op_assign_reg_139_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(k_reg_268[8]),
        .Q(i_op_assign_reg_139),
        .R(ap_NS_fsm13_out));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hF704)) 
    \icmp_ln879_reg_273[0]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_7 ),
        .I1(\ap_CS_fsm_reg[4]_0 [0]),
        .I2(CO),
        .I3(icmp_ln879_reg_273),
        .O(\icmp_ln879_reg_273[0]_i_1_n_7 ));
  FDRE \icmp_ln879_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln879_reg_273[0]_i_1_n_7 ),
        .Q(icmp_ln879_reg_273),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    int_ap_idle_i_7
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(sorted_copy2_value_V_t_empty_n),
        .I2(truncated_length_his_t_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h07FFF800)) 
    \iptr[0]_i_1__16 
       (.I0(\ap_CS_fsm_reg[4]_0 [0]),
        .I1(CO),
        .I2(ap_done_reg),
        .I3(canonize_tree_U0_ap_continue),
        .I4(\iptr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_reg_268[0]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [0]),
        .O(k_fu_195_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_reg_268[1]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [1]),
        .O(k_fu_195_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k_reg_268[2]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [1]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I2(\i_op_assign_reg_139_reg[7]_0 [2]),
        .O(k_fu_195_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \k_reg_268[3]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [2]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I2(\i_op_assign_reg_139_reg[7]_0 [1]),
        .I3(\i_op_assign_reg_139_reg[7]_0 [3]),
        .O(k_fu_195_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \k_reg_268[4]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [3]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [1]),
        .I2(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I3(\i_op_assign_reg_139_reg[7]_0 [2]),
        .I4(\i_op_assign_reg_139_reg[7]_0 [4]),
        .O(k_fu_195_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \k_reg_268[5]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [4]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [2]),
        .I2(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I3(\i_op_assign_reg_139_reg[7]_0 [1]),
        .I4(\i_op_assign_reg_139_reg[7]_0 [3]),
        .I5(\i_op_assign_reg_139_reg[7]_0 [5]),
        .O(k_fu_195_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \k_reg_268[6]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [5]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [3]),
        .I2(\k_reg_268[6]_i_2_n_7 ),
        .I3(\i_op_assign_reg_139_reg[7]_0 [2]),
        .I4(\i_op_assign_reg_139_reg[7]_0 [4]),
        .I5(\i_op_assign_reg_139_reg[7]_0 [6]),
        .O(k_fu_195_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \k_reg_268[6]_i_2 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [1]),
        .O(\k_reg_268[6]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \k_reg_268[7]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [6]),
        .I1(\k_reg_268[8]_i_2_n_7 ),
        .I2(\i_op_assign_reg_139_reg[7]_0 [7]),
        .O(k_fu_195_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \k_reg_268[8]_i_1 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [7]),
        .I1(\k_reg_268[8]_i_2_n_7 ),
        .I2(\i_op_assign_reg_139_reg[7]_0 [6]),
        .I3(i_op_assign_reg_139),
        .O(k_fu_195_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \k_reg_268[8]_i_2 
       (.I0(\i_op_assign_reg_139_reg[7]_0 [4]),
        .I1(\i_op_assign_reg_139_reg[7]_0 [2]),
        .I2(\i_op_assign_reg_139_reg[7]_0 [0]),
        .I3(\i_op_assign_reg_139_reg[7]_0 [1]),
        .I4(\i_op_assign_reg_139_reg[7]_0 [3]),
        .I5(\i_op_assign_reg_139_reg[7]_0 [5]),
        .O(\k_reg_268[8]_i_2_n_7 ));
  FDRE \k_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [0]),
        .D(k_fu_195_p2[0]),
        .Q(k_reg_268[0]),
        .R(1'b0));
  FDRE \k_reg_268_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [0]),
        .D(k_fu_195_p2[1]),
        .Q(k_reg_268[1]),
        .R(1'b0));
  FDRE \k_reg_268_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [0]),
        .D(k_fu_195_p2[2]),
        .Q(k_reg_268[2]),
        .R(1'b0));
  FDRE \k_reg_268_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [0]),
        .D(k_fu_195_p2[3]),
        .Q(k_reg_268[3]),
        .R(1'b0));
  FDRE \k_reg_268_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [0]),
        .D(k_fu_195_p2[4]),
        .Q(k_reg_268[4]),
        .R(1'b0));
  FDRE \k_reg_268_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [0]),
        .D(k_fu_195_p2[5]),
        .Q(k_reg_268[5]),
        .R(1'b0));
  FDRE \k_reg_268_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [0]),
        .D(k_fu_195_p2[6]),
        .Q(k_reg_268[6]),
        .R(1'b0));
  FDRE \k_reg_268_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [0]),
        .D(k_fu_195_p2[7]),
        .Q(k_reg_268[7]),
        .R(1'b0));
  FDRE \k_reg_268_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [0]),
        .D(k_fu_195_p2[8]),
        .Q(k_reg_268[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h002A)) 
    \length_V_1_fu_58[5]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln879_reg_273),
        .I2(\ap_CS_fsm_reg[4]_0 [2]),
        .I3(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .O(length_V_1_fu_58));
  LUT2 #(
    .INIT(4'h8)) 
    \length_V_1_fu_58[5]_i_2 
       (.I0(\ap_CS_fsm_reg[4]_0 [2]),
        .I1(icmp_ln879_reg_273),
        .O(length_V_1_fu_580));
  FDRE \length_V_1_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(length_V_1_fu_580),
        .D(length_V_reg_277[0]),
        .Q(Q),
        .R(length_V_1_fu_58));
  FDRE \length_V_1_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(length_V_1_fu_580),
        .D(length_V_reg_277[1]),
        .Q(\length_V_1_fu_58_reg_n_7_[1] ),
        .R(length_V_1_fu_58));
  FDRE \length_V_1_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(length_V_1_fu_580),
        .D(length_V_reg_277[2]),
        .Q(\length_V_1_fu_58_reg_n_7_[2] ),
        .R(length_V_1_fu_58));
  FDRE \length_V_1_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(length_V_1_fu_580),
        .D(length_V_reg_277[3]),
        .Q(\length_V_1_fu_58_reg_n_7_[3] ),
        .R(length_V_1_fu_58));
  FDRE \length_V_1_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(length_V_1_fu_580),
        .D(length_V_reg_277[4]),
        .Q(\length_V_1_fu_58_reg_n_7_[4] ),
        .R(length_V_1_fu_58));
  FDRE \length_V_1_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(length_V_1_fu_580),
        .D(length_V_reg_277[5]),
        .Q(\length_V_1_fu_58_reg_n_7_[5] ),
        .R(length_V_1_fu_58));
  LUT1 #(
    .INIT(2'h1)) 
    \length_V_reg_277[0]_i_1 
       (.I0(Q),
        .O(canonize_tree_U0_codeword_length_histogram_V_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \length_V_reg_277[1]_i_1 
       (.I0(\length_V_1_fu_58_reg_n_7_[1] ),
        .I1(Q),
        .O(canonize_tree_U0_codeword_length_histogram_V_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \length_V_reg_277[2]_i_1 
       (.I0(\length_V_1_fu_58_reg_n_7_[2] ),
        .I1(Q),
        .I2(\length_V_1_fu_58_reg_n_7_[1] ),
        .O(canonize_tree_U0_codeword_length_histogram_V_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \length_V_reg_277[3]_i_1 
       (.I0(\length_V_1_fu_58_reg_n_7_[3] ),
        .I1(\length_V_1_fu_58_reg_n_7_[1] ),
        .I2(Q),
        .I3(\length_V_1_fu_58_reg_n_7_[2] ),
        .O(canonize_tree_U0_codeword_length_histogram_V_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \length_V_reg_277[4]_i_1 
       (.I0(\length_V_1_fu_58_reg_n_7_[4] ),
        .I1(\length_V_1_fu_58_reg_n_7_[2] ),
        .I2(Q),
        .I3(\length_V_1_fu_58_reg_n_7_[1] ),
        .I4(\length_V_1_fu_58_reg_n_7_[3] ),
        .O(\length_V_1_fu_58_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \length_V_reg_277[5]_i_1 
       (.I0(\length_V_1_fu_58_reg_n_7_[4] ),
        .I1(\length_V_1_fu_58_reg_n_7_[2] ),
        .I2(Q),
        .I3(\length_V_1_fu_58_reg_n_7_[1] ),
        .I4(\length_V_1_fu_58_reg_n_7_[3] ),
        .I5(\length_V_1_fu_58_reg_n_7_[5] ),
        .O(\length_V_1_fu_58_reg[4]_0 [1]));
  FDRE \length_V_reg_277_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [1]),
        .D(canonize_tree_U0_codeword_length_histogram_V_address0[0]),
        .Q(length_V_reg_277[0]),
        .R(1'b0));
  FDRE \length_V_reg_277_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [1]),
        .D(canonize_tree_U0_codeword_length_histogram_V_address0[1]),
        .Q(length_V_reg_277[1]),
        .R(1'b0));
  FDRE \length_V_reg_277_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [1]),
        .D(canonize_tree_U0_codeword_length_histogram_V_address0[2]),
        .Q(length_V_reg_277[2]),
        .R(1'b0));
  FDRE \length_V_reg_277_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [1]),
        .D(canonize_tree_U0_codeword_length_histogram_V_address0[3]),
        .Q(length_V_reg_277[3]),
        .R(1'b0));
  FDRE \length_V_reg_277_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [1]),
        .D(\length_V_1_fu_58_reg[4]_0 [0]),
        .Q(length_V_reg_277[4]),
        .R(1'b0));
  FDRE \length_V_reg_277_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [1]),
        .D(\length_V_1_fu_58_reg[4]_0 [1]),
        .Q(length_V_reg_277[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_066_0_i_i_reg_127[0]_i_1 
       (.I0(t_V_5_reg_151[0]),
        .O(count_V_2_fu_239_p2));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_066_0_i_i_reg_127[1]_i_1 
       (.I0(t_V_5_reg_151[0]),
        .I1(t_V_5_reg_151[1]),
        .O(\p_066_0_i_i_reg_127[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \p_066_0_i_i_reg_127[2]_i_1 
       (.I0(t_V_5_reg_151[1]),
        .I1(t_V_5_reg_151[0]),
        .I2(t_V_5_reg_151[2]),
        .O(\p_066_0_i_i_reg_127[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \p_066_0_i_i_reg_127[3]_i_1 
       (.I0(t_V_5_reg_151[2]),
        .I1(t_V_5_reg_151[0]),
        .I2(t_V_5_reg_151[1]),
        .I3(t_V_5_reg_151[3]),
        .O(\p_066_0_i_i_reg_127[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_066_0_i_i_reg_127[4]_i_1 
       (.I0(t_V_5_reg_151[3]),
        .I1(t_V_5_reg_151[1]),
        .I2(t_V_5_reg_151[0]),
        .I3(t_V_5_reg_151[2]),
        .I4(t_V_5_reg_151[4]),
        .O(\p_066_0_i_i_reg_127[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_066_0_i_i_reg_127[5]_i_1 
       (.I0(t_V_5_reg_151[4]),
        .I1(t_V_5_reg_151[2]),
        .I2(t_V_5_reg_151[0]),
        .I3(t_V_5_reg_151[1]),
        .I4(t_V_5_reg_151[3]),
        .I5(t_V_5_reg_151[5]),
        .O(\p_066_0_i_i_reg_127[5]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_066_0_i_i_reg_127[6]_i_1 
       (.I0(\p_066_0_i_i_reg_127[8]_i_2_n_7 ),
        .I1(t_V_5_reg_151[6]),
        .O(\p_066_0_i_i_reg_127[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \p_066_0_i_i_reg_127[7]_i_1 
       (.I0(t_V_5_reg_151[6]),
        .I1(\p_066_0_i_i_reg_127[8]_i_2_n_7 ),
        .I2(t_V_5_reg_151[7]),
        .O(\p_066_0_i_i_reg_127[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \p_066_0_i_i_reg_127[8]_i_1 
       (.I0(t_V_5_reg_151[7]),
        .I1(\p_066_0_i_i_reg_127[8]_i_2_n_7 ),
        .I2(t_V_5_reg_151[6]),
        .I3(t_V_5_reg_151[8]),
        .O(\p_066_0_i_i_reg_127[8]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p_066_0_i_i_reg_127[8]_i_2 
       (.I0(t_V_5_reg_151[4]),
        .I1(t_V_5_reg_151[2]),
        .I2(t_V_5_reg_151[0]),
        .I3(t_V_5_reg_151[1]),
        .I4(t_V_5_reg_151[3]),
        .I5(t_V_5_reg_151[5]),
        .O(\p_066_0_i_i_reg_127[8]_i_2_n_7 ));
  FDRE \p_066_0_i_i_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(count_V_2_fu_239_p2),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [0]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\p_066_0_i_i_reg_127[1]_i_1_n_7 ),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [1]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\p_066_0_i_i_reg_127[2]_i_1_n_7 ),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [2]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\p_066_0_i_i_reg_127[3]_i_1_n_7 ),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [3]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\p_066_0_i_i_reg_127[4]_i_1_n_7 ),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [4]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\p_066_0_i_i_reg_127[5]_i_1_n_7 ),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [5]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\p_066_0_i_i_reg_127[6]_i_1_n_7 ),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [6]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\p_066_0_i_i_reg_127[7]_i_1_n_7 ),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [7]),
        .R(ap_NS_fsm13_out));
  FDRE \p_066_0_i_i_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\p_066_0_i_i_reg_127[8]_i_1_n_7 ),
        .Q(\p_066_0_i_i_reg_127_reg[8]_0 [8]),
        .R(ap_NS_fsm13_out));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__17
       (.I0(ap_CS_fsm_state6),
        .I1(\length_V_1_fu_58_reg_n_7_[4] ),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_10__6
       (.I0(\length_V_1_fu_58_reg[4]_0 [0]),
        .I1(truncate_tree_U0_output_length_histogram1_V_address0[4]),
        .I2(iptr),
        .O(\iptr_reg[0] [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC3)) 
    ram_reg_i_11
       (.I0(truncate_tree_U0_output_length_histogram1_V_address0[3]),
        .I1(\length_V_1_fu_58_reg_n_7_[3] ),
        .I2(\length_V_1_fu_58_reg_n_7_[1] ),
        .I3(Q),
        .I4(\length_V_1_fu_58_reg_n_7_[2] ),
        .I5(iptr),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hAAA9AAA9FFFF0000)) 
    ram_reg_i_11__0
       (.I0(\length_V_1_fu_58_reg_n_7_[3] ),
        .I1(\length_V_1_fu_58_reg_n_7_[1] ),
        .I2(Q),
        .I3(\length_V_1_fu_58_reg_n_7_[2] ),
        .I4(truncate_tree_U0_output_length_histogram1_V_address0[3]),
        .I5(iptr),
        .O(\iptr_reg[0] [3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__13
       (.I0(ap_CS_fsm_state6),
        .I1(\length_V_1_fu_58_reg_n_7_[3] ),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'hAAAACCC3)) 
    ram_reg_i_12
       (.I0(truncate_tree_U0_output_length_histogram1_V_address0[2]),
        .I1(\length_V_1_fu_58_reg_n_7_[2] ),
        .I2(Q),
        .I3(\length_V_1_fu_58_reg_n_7_[1] ),
        .I4(iptr),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hA9A9FF00)) 
    ram_reg_i_12__0
       (.I0(\length_V_1_fu_58_reg_n_7_[2] ),
        .I1(Q),
        .I2(\length_V_1_fu_58_reg_n_7_[1] ),
        .I3(truncate_tree_U0_output_length_histogram1_V_address0[2]),
        .I4(iptr),
        .O(\iptr_reg[0] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__13
       (.I0(ap_CS_fsm_state6),
        .I1(\length_V_1_fu_58_reg_n_7_[2] ),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hAAC3)) 
    ram_reg_i_13
       (.I0(truncate_tree_U0_output_length_histogram1_V_address0[1]),
        .I1(\length_V_1_fu_58_reg_n_7_[1] ),
        .I2(Q),
        .I3(iptr),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'h99F0)) 
    ram_reg_i_13__0
       (.I0(\length_V_1_fu_58_reg_n_7_[1] ),
        .I1(Q),
        .I2(truncate_tree_U0_output_length_histogram1_V_address0[1]),
        .I3(iptr),
        .O(\iptr_reg[0] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__13
       (.I0(ap_CS_fsm_state6),
        .I1(\length_V_1_fu_58_reg_n_7_[1] ),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'h5C)) 
    ram_reg_i_14__0
       (.I0(Q),
        .I1(truncate_tree_U0_output_length_histogram1_V_address0[0]),
        .I2(iptr),
        .O(\iptr_reg[0] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__13
       (.I0(ap_CS_fsm_state6),
        .I1(Q),
        .O(DIADI[0]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_15__5
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state6),
        .O(WEA));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1__14
       (.I0(\i_0_i_i_reg_116[8]_i_1_n_7 ),
        .I1(ap_CS_fsm_state6),
        .O(canonize_tree_U0_symbol_bits_V_we0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__13
       (.I0(DOBDO[7]),
        .I1(ap_CS_fsm_state6),
        .I2(i_0_i_i_reg_116_reg[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__17
       (.I0(DOBDO[6]),
        .I1(ap_CS_fsm_state6),
        .I2(i_0_i_i_reg_116_reg[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__17
       (.I0(DOBDO[5]),
        .I1(ap_CS_fsm_state6),
        .I2(i_0_i_i_reg_116_reg[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__17
       (.I0(DOBDO[4]),
        .I1(ap_CS_fsm_state6),
        .I2(i_0_i_i_reg_116_reg[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__17
       (.I0(DOBDO[3]),
        .I1(ap_CS_fsm_state6),
        .I2(i_0_i_i_reg_116_reg[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__15
       (.I0(DOBDO[2]),
        .I1(ap_CS_fsm_state6),
        .I2(i_0_i_i_reg_116_reg[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__15
       (.I0(DOBDO[1]),
        .I1(ap_CS_fsm_state6),
        .I2(i_0_i_i_reg_116_reg[1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__17
       (.I0(DOBDO[0]),
        .I1(ap_CS_fsm_state6),
        .I2(i_0_i_i_reg_116_reg[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_9__6
       (.I0(\length_V_1_fu_58_reg[4]_0 [1]),
        .I1(truncate_tree_U0_output_length_histogram1_V_address0[5]),
        .I2(iptr),
        .O(\iptr_reg[0] [5]));
  LUT6 #(
    .INIT(64'h20FF20FF20FF2020)) 
    \t_V_5_reg_151[8]_i_1 
       (.I0(\ap_CS_fsm_reg[4]_0 [0]),
        .I1(CO),
        .I2(\ap_CS_fsm[4]_i_2_n_7 ),
        .I3(\icmp_ln879_reg_273_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(\ap_CS_fsm_reg[3]_1 ),
        .O(\t_V_5_reg_151[8]_i_1_n_7 ));
  FDRE \t_V_5_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [0]),
        .Q(t_V_5_reg_151[0]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [1]),
        .Q(t_V_5_reg_151[1]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [2]),
        .Q(t_V_5_reg_151[2]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [3]),
        .Q(t_V_5_reg_151[3]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [4]),
        .Q(t_V_5_reg_151[4]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [5]),
        .Q(t_V_5_reg_151[5]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [6]),
        .Q(t_V_5_reg_151[6]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [7]),
        .Q(t_V_5_reg_151[7]),
        .R(1'b0));
  FDRE \t_V_5_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_151[8]_i_1_n_7 ),
        .D(\t_V_5_reg_151_reg[8]_0 [8]),
        .Q(t_V_5_reg_151[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    \tptr[0]_i_1__2 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[4]_0 [0]),
        .I2(truncated_length_his_t_empty_n),
        .I3(tptr),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \val_assign6_loc_read_reg_245[8]_i_1 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(ap_done_reg),
        .I2(val_assign6_loc_c_empty_n),
        .I3(sorted_copy2_value_V_t_empty_n),
        .I4(truncated_length_his_t_empty_n),
        .O(canonize_tree_U0_val_assign6_loc_read));
  FDRE \val_assign6_loc_read_reg_245_reg[0] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign6_loc_read),
        .D(if_dout[0]),
        .Q(val_assign6_loc_read_reg_245[0]),
        .R(1'b0));
  FDRE \val_assign6_loc_read_reg_245_reg[1] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign6_loc_read),
        .D(if_dout[1]),
        .Q(val_assign6_loc_read_reg_245[1]),
        .R(1'b0));
  FDRE \val_assign6_loc_read_reg_245_reg[2] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign6_loc_read),
        .D(if_dout[2]),
        .Q(val_assign6_loc_read_reg_245[2]),
        .R(1'b0));
  FDRE \val_assign6_loc_read_reg_245_reg[3] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign6_loc_read),
        .D(if_dout[3]),
        .Q(val_assign6_loc_read_reg_245[3]),
        .R(1'b0));
  FDRE \val_assign6_loc_read_reg_245_reg[4] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign6_loc_read),
        .D(if_dout[4]),
        .Q(val_assign6_loc_read_reg_245[4]),
        .R(1'b0));
  FDRE \val_assign6_loc_read_reg_245_reg[5] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign6_loc_read),
        .D(if_dout[5]),
        .Q(val_assign6_loc_read_reg_245[5]),
        .R(1'b0));
  FDRE \val_assign6_loc_read_reg_245_reg[6] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign6_loc_read),
        .D(if_dout[6]),
        .Q(val_assign6_loc_read_reg_245[6]),
        .R(1'b0));
  FDRE \val_assign6_loc_read_reg_245_reg[7] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign6_loc_read),
        .D(if_dout[7]),
        .Q(val_assign6_loc_read_reg_245[7]),
        .R(1'b0));
  FDRE \val_assign6_loc_read_reg_245_reg[8] 
       (.C(ap_clk),
        .CE(canonize_tree_U0_val_assign6_loc_read),
        .D(if_dout[8]),
        .Q(val_assign6_loc_read_reg_245[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "compute_bit_length" *) 
module design_1_huffman_encoding_0_1_compute_bit_length
   (Q,
    \op2_assign_reg_360_reg[7]_0 ,
    ap_done_reg,
    \op_assign_reg_310_reg[1] ,
    \zext_ln13_reg_543_reg[2]_0 ,
    \right_V_addr_reg_835_reg[1] ,
    compute_bit_length_U0_extLd_loc_read,
    WEA,
    compute_bit_length_U0_right_V_address0,
    \zext_ln544_7_reg_655_reg[5]_0 ,
    length_histogram_V_d0,
    count16_out,
    \ap_CS_fsm_reg[8]_0 ,
    \iptr_reg[0] ,
    \iptr_reg[0]_0 ,
    \iptr_reg[0]_1 ,
    \iptr_reg[0]_2 ,
    \iptr_reg[0]_3 ,
    \iptr_reg[0]_4 ,
    compute_bit_length_U0_length_histogram_V_we0,
    \op_assign_reg_310_reg[7] ,
    \right_V_addr_reg_835_reg[7] ,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg,
    iptr,
    ram_reg_0,
    iptr_0,
    DOADO,
    ram_reg_1,
    prev_tptr,
    D,
    \ap_CS_fsm_reg[0]_0 ,
    left_V_t_empty_n,
    parent_V_t_empty_n,
    right_V_t_empty_n,
    extLd_loc_c20_empty_n,
    compute_bit_length_U0_ap_continue,
    ap_rst_n,
    truncate_tree_U0_ap_ready,
    truncate_tree_U0_ap_start,
    \iptr_reg[0]_5 ,
    iptr_1,
    SS,
    \zext_ln13_reg_543_reg[8]_0 ,
    \right_curr_V_reg_608_reg[8]_0 ,
    \right_next_V_reg_613_reg[8]_0 ,
    \left_curr_V_reg_598_reg[8]_0 ,
    \left_next_V_reg_603_reg[8]_0 ,
    \parent_next_V_reg_593_reg[8]_0 );
  output [5:0]Q;
  output [7:0]\op2_assign_reg_360_reg[7]_0 ;
  output ap_done_reg;
  output [1:0]\op_assign_reg_310_reg[1] ;
  output [2:0]\zext_ln13_reg_543_reg[2]_0 ;
  output [1:0]\right_V_addr_reg_835_reg[1] ;
  output compute_bit_length_U0_extLd_loc_read;
  output [0:0]WEA;
  output [7:0]compute_bit_length_U0_right_V_address0;
  output [5:0]\zext_ln544_7_reg_655_reg[5]_0 ;
  output [8:0]length_histogram_V_d0;
  output count16_out;
  output \ap_CS_fsm_reg[8]_0 ;
  output [6:0]\iptr_reg[0] ;
  output [6:0]\iptr_reg[0]_0 ;
  output [6:0]\iptr_reg[0]_1 ;
  output [6:0]\iptr_reg[0]_2 ;
  output [6:0]\iptr_reg[0]_3 ;
  output [6:0]\iptr_reg[0]_4 ;
  output compute_bit_length_U0_length_histogram_V_we0;
  output [7:0]\op_assign_reg_310_reg[7] ;
  output [7:0]\right_V_addr_reg_835_reg[7] ;
  input ap_clk;
  input [7:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input iptr;
  input [7:0]ram_reg_0;
  input iptr_0;
  input [3:0]DOADO;
  input [3:0]ram_reg_1;
  input prev_tptr;
  input [8:0]D;
  input \ap_CS_fsm_reg[0]_0 ;
  input left_V_t_empty_n;
  input parent_V_t_empty_n;
  input right_V_t_empty_n;
  input extLd_loc_c20_empty_n;
  input compute_bit_length_U0_ap_continue;
  input ap_rst_n;
  input truncate_tree_U0_ap_ready;
  input truncate_tree_U0_ap_start;
  input [0:0]\iptr_reg[0]_5 ;
  input iptr_1;
  input [0:0]SS;
  input [8:0]\zext_ln13_reg_543_reg[8]_0 ;
  input [8:0]\right_curr_V_reg_608_reg[8]_0 ;
  input [8:0]\right_next_V_reg_613_reg[8]_0 ;
  input [8:0]\left_curr_V_reg_598_reg[8]_0 ;
  input [8:0]\left_next_V_reg_603_reg[8]_0 ;
  input [8:0]\parent_next_V_reg_593_reg[8]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [8:0]D;
  wire [3:0]DOADO;
  wire [5:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire \ap_CS_fsm[1]_i_2__2_n_7 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state8;
  wire [8:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__5_n_7;
  wire ap_rst_n;
  wire child_depth_V_U_n_10;
  wire child_depth_V_U_n_11;
  wire child_depth_V_U_n_12;
  wire child_depth_V_U_n_13;
  wire child_depth_V_U_n_14;
  wire child_depth_V_U_n_15;
  wire child_depth_V_U_n_16;
  wire child_depth_V_U_n_17;
  wire child_depth_V_U_n_18;
  wire child_depth_V_U_n_19;
  wire child_depth_V_U_n_20;
  wire child_depth_V_U_n_21;
  wire [5:0]child_depth_curr_V_1_fu_499_p3;
  wire [5:0]child_depth_curr_V_1_reg_665;
  wire \child_depth_curr_V_1_reg_665[5]_i_10_n_7 ;
  wire \child_depth_curr_V_1_reg_665[5]_i_11_n_7 ;
  wire \child_depth_curr_V_1_reg_665[5]_i_12_n_7 ;
  wire \child_depth_curr_V_1_reg_665[5]_i_13_n_7 ;
  wire \child_depth_curr_V_1_reg_665[5]_i_14_n_7 ;
  wire \child_depth_curr_V_1_reg_665[5]_i_15_n_7 ;
  wire \child_depth_curr_V_1_reg_665[5]_i_4_n_7 ;
  wire \child_depth_curr_V_1_reg_665[5]_i_5_n_7 ;
  wire \child_depth_curr_V_1_reg_665[5]_i_6_n_7 ;
  wire \child_depth_curr_V_1_reg_665[5]_i_8_n_7 ;
  wire \child_depth_curr_V_1_reg_665[5]_i_9_n_7 ;
  wire \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_10 ;
  wire \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8 ;
  wire \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_9 ;
  wire \child_depth_curr_V_1_reg_665_reg[5]_i_3_n_10 ;
  wire \child_depth_curr_V_1_reg_665_reg[5]_i_3_n_7 ;
  wire \child_depth_curr_V_1_reg_665_reg[5]_i_3_n_8 ;
  wire \child_depth_curr_V_1_reg_665_reg[5]_i_3_n_9 ;
  wire \child_depth_curr_V_1_reg_665_reg[5]_i_7_n_10 ;
  wire \child_depth_curr_V_1_reg_665_reg[5]_i_7_n_7 ;
  wire \child_depth_curr_V_1_reg_665_reg[5]_i_7_n_8 ;
  wire \child_depth_curr_V_1_reg_665_reg[5]_i_7_n_9 ;
  wire compute_bit_length_U0_ap_continue;
  wire compute_bit_length_U0_extLd_loc_read;
  wire compute_bit_length_U0_length_histogram_V_we0;
  wire [7:0]compute_bit_length_U0_right_V_address0;
  wire [7:7]compute_bit_length_U0_right_V_address1;
  wire count16_out;
  wire extLd_loc_c20_empty_n;
  wire \i_0_i_i_reg_282[6]_i_1_n_7 ;
  wire \i_0_i_i_reg_282[6]_i_3_n_7 ;
  wire [5:0]i_0_i_i_reg_282_reg;
  wire [6:6]i_0_i_i_reg_282_reg__0;
  wire [6:0]i_5_fu_393_p2;
  wire [9:0]i_reg_558;
  wire \i_reg_558[0]_i_1_n_7 ;
  wire \i_reg_558[1]_i_1_n_7 ;
  wire \i_reg_558[2]_i_1_n_7 ;
  wire \i_reg_558[3]_i_1_n_7 ;
  wire \i_reg_558[4]_i_1_n_7 ;
  wire \i_reg_558[5]_i_1_n_7 ;
  wire \i_reg_558[6]_i_1_n_7 ;
  wire \i_reg_558[7]_i_1_n_7 ;
  wire \i_reg_558[8]_i_1_n_7 ;
  wire \i_reg_558[9]_i_1_n_7 ;
  wire \i_reg_558[9]_i_2_n_7 ;
  wire icmp_ln883_1_fu_478_p2;
  wire icmp_ln883_1_reg_651;
  wire \icmp_ln883_1_reg_651[0]_i_2_n_7 ;
  wire icmp_ln883_fu_472_p2;
  wire icmp_ln883_reg_647;
  wire \icmp_ln883_reg_647[0]_i_2_n_7 ;
  wire internal_length_hist_2_reg_6600;
  wire internal_length_hist_U_n_7;
  wire iptr;
  wire iptr_0;
  wire iptr_1;
  wire [6:0]\iptr_reg[0] ;
  wire [6:0]\iptr_reg[0]_0 ;
  wire [6:0]\iptr_reg[0]_1 ;
  wire [6:0]\iptr_reg[0]_2 ;
  wire [6:0]\iptr_reg[0]_3 ;
  wire [6:0]\iptr_reg[0]_4 ;
  wire [0:0]\iptr_reg[0]_5 ;
  wire left_V_t_empty_n;
  wire [8:0]left_curr_V_1_reg_320;
  wire \left_curr_V_1_reg_320[0]_i_1_n_7 ;
  wire \left_curr_V_1_reg_320[1]_i_1_n_7 ;
  wire \left_curr_V_1_reg_320[2]_i_1_n_7 ;
  wire \left_curr_V_1_reg_320[3]_i_1_n_7 ;
  wire \left_curr_V_1_reg_320[4]_i_1_n_7 ;
  wire \left_curr_V_1_reg_320[5]_i_1_n_7 ;
  wire \left_curr_V_1_reg_320[6]_i_1_n_7 ;
  wire \left_curr_V_1_reg_320[7]_i_1_n_7 ;
  wire \left_curr_V_1_reg_320[8]_i_1_n_7 ;
  wire [8:0]left_curr_V_reg_598;
  wire [8:0]\left_curr_V_reg_598_reg[8]_0 ;
  wire [8:0]left_next_V_1_reg_690;
  wire left_next_V_1_reg_6900;
  wire [8:0]left_next_V_reg_603;
  wire [8:0]\left_next_V_reg_603_reg[8]_0 ;
  wire [5:0]length_V_fu_460_p2;
  wire [8:0]length_histogram_V_d0;
  wire \op2_assign_reg_360[0]_i_2_n_7 ;
  wire \op2_assign_reg_360[0]_i_3_n_7 ;
  wire \op2_assign_reg_360[0]_i_4_n_7 ;
  wire \op2_assign_reg_360[0]_i_5_n_7 ;
  wire \op2_assign_reg_360[0]_i_6_n_7 ;
  wire \op2_assign_reg_360[0]_i_7_n_7 ;
  wire \op2_assign_reg_360[0]_i_8_n_7 ;
  wire \op2_assign_reg_360[0]_i_9_n_7 ;
  wire \op2_assign_reg_360[12]_i_2_n_7 ;
  wire \op2_assign_reg_360[12]_i_3_n_7 ;
  wire \op2_assign_reg_360[12]_i_4_n_7 ;
  wire \op2_assign_reg_360[12]_i_5_n_7 ;
  wire \op2_assign_reg_360[12]_i_6_n_7 ;
  wire \op2_assign_reg_360[12]_i_7_n_7 ;
  wire \op2_assign_reg_360[12]_i_8_n_7 ;
  wire \op2_assign_reg_360[12]_i_9_n_7 ;
  wire \op2_assign_reg_360[16]_i_2_n_7 ;
  wire \op2_assign_reg_360[16]_i_3_n_7 ;
  wire \op2_assign_reg_360[16]_i_4_n_7 ;
  wire \op2_assign_reg_360[16]_i_5_n_7 ;
  wire \op2_assign_reg_360[16]_i_6_n_7 ;
  wire \op2_assign_reg_360[16]_i_7_n_7 ;
  wire \op2_assign_reg_360[16]_i_8_n_7 ;
  wire \op2_assign_reg_360[16]_i_9_n_7 ;
  wire \op2_assign_reg_360[20]_i_2_n_7 ;
  wire \op2_assign_reg_360[20]_i_3_n_7 ;
  wire \op2_assign_reg_360[20]_i_4_n_7 ;
  wire \op2_assign_reg_360[20]_i_5_n_7 ;
  wire \op2_assign_reg_360[20]_i_6_n_7 ;
  wire \op2_assign_reg_360[20]_i_7_n_7 ;
  wire \op2_assign_reg_360[20]_i_8_n_7 ;
  wire \op2_assign_reg_360[20]_i_9_n_7 ;
  wire \op2_assign_reg_360[24]_i_2_n_7 ;
  wire \op2_assign_reg_360[24]_i_3_n_7 ;
  wire \op2_assign_reg_360[24]_i_4_n_7 ;
  wire \op2_assign_reg_360[24]_i_5_n_7 ;
  wire \op2_assign_reg_360[24]_i_6_n_7 ;
  wire \op2_assign_reg_360[24]_i_7_n_7 ;
  wire \op2_assign_reg_360[24]_i_8_n_7 ;
  wire \op2_assign_reg_360[24]_i_9_n_7 ;
  wire \op2_assign_reg_360[28]_i_2_n_7 ;
  wire \op2_assign_reg_360[28]_i_3_n_7 ;
  wire \op2_assign_reg_360[28]_i_4_n_7 ;
  wire \op2_assign_reg_360[28]_i_5_n_7 ;
  wire \op2_assign_reg_360[28]_i_6_n_7 ;
  wire \op2_assign_reg_360[28]_i_7_n_7 ;
  wire \op2_assign_reg_360[28]_i_8_n_7 ;
  wire \op2_assign_reg_360[4]_i_2_n_7 ;
  wire \op2_assign_reg_360[4]_i_3_n_7 ;
  wire \op2_assign_reg_360[4]_i_4_n_7 ;
  wire \op2_assign_reg_360[4]_i_5_n_7 ;
  wire \op2_assign_reg_360[4]_i_6_n_7 ;
  wire \op2_assign_reg_360[4]_i_7_n_7 ;
  wire \op2_assign_reg_360[4]_i_8_n_7 ;
  wire \op2_assign_reg_360[4]_i_9_n_7 ;
  wire \op2_assign_reg_360[8]_i_2_n_7 ;
  wire \op2_assign_reg_360[8]_i_3_n_7 ;
  wire \op2_assign_reg_360[8]_i_4_n_7 ;
  wire \op2_assign_reg_360[8]_i_5_n_7 ;
  wire \op2_assign_reg_360[8]_i_6_n_7 ;
  wire \op2_assign_reg_360[8]_i_7_n_7 ;
  wire \op2_assign_reg_360[8]_i_8_n_7 ;
  wire \op2_assign_reg_360[8]_i_9_n_7 ;
  wire [30:8]op2_assign_reg_360_reg;
  wire \op2_assign_reg_360_reg[0]_i_1_n_10 ;
  wire \op2_assign_reg_360_reg[0]_i_1_n_11 ;
  wire \op2_assign_reg_360_reg[0]_i_1_n_12 ;
  wire \op2_assign_reg_360_reg[0]_i_1_n_13 ;
  wire \op2_assign_reg_360_reg[0]_i_1_n_14 ;
  wire \op2_assign_reg_360_reg[0]_i_1_n_7 ;
  wire \op2_assign_reg_360_reg[0]_i_1_n_8 ;
  wire \op2_assign_reg_360_reg[0]_i_1_n_9 ;
  wire \op2_assign_reg_360_reg[12]_i_1_n_10 ;
  wire \op2_assign_reg_360_reg[12]_i_1_n_11 ;
  wire \op2_assign_reg_360_reg[12]_i_1_n_12 ;
  wire \op2_assign_reg_360_reg[12]_i_1_n_13 ;
  wire \op2_assign_reg_360_reg[12]_i_1_n_14 ;
  wire \op2_assign_reg_360_reg[12]_i_1_n_7 ;
  wire \op2_assign_reg_360_reg[12]_i_1_n_8 ;
  wire \op2_assign_reg_360_reg[12]_i_1_n_9 ;
  wire \op2_assign_reg_360_reg[16]_i_1_n_10 ;
  wire \op2_assign_reg_360_reg[16]_i_1_n_11 ;
  wire \op2_assign_reg_360_reg[16]_i_1_n_12 ;
  wire \op2_assign_reg_360_reg[16]_i_1_n_13 ;
  wire \op2_assign_reg_360_reg[16]_i_1_n_14 ;
  wire \op2_assign_reg_360_reg[16]_i_1_n_7 ;
  wire \op2_assign_reg_360_reg[16]_i_1_n_8 ;
  wire \op2_assign_reg_360_reg[16]_i_1_n_9 ;
  wire \op2_assign_reg_360_reg[20]_i_1_n_10 ;
  wire \op2_assign_reg_360_reg[20]_i_1_n_11 ;
  wire \op2_assign_reg_360_reg[20]_i_1_n_12 ;
  wire \op2_assign_reg_360_reg[20]_i_1_n_13 ;
  wire \op2_assign_reg_360_reg[20]_i_1_n_14 ;
  wire \op2_assign_reg_360_reg[20]_i_1_n_7 ;
  wire \op2_assign_reg_360_reg[20]_i_1_n_8 ;
  wire \op2_assign_reg_360_reg[20]_i_1_n_9 ;
  wire \op2_assign_reg_360_reg[24]_i_1_n_10 ;
  wire \op2_assign_reg_360_reg[24]_i_1_n_11 ;
  wire \op2_assign_reg_360_reg[24]_i_1_n_12 ;
  wire \op2_assign_reg_360_reg[24]_i_1_n_13 ;
  wire \op2_assign_reg_360_reg[24]_i_1_n_14 ;
  wire \op2_assign_reg_360_reg[24]_i_1_n_7 ;
  wire \op2_assign_reg_360_reg[24]_i_1_n_8 ;
  wire \op2_assign_reg_360_reg[24]_i_1_n_9 ;
  wire \op2_assign_reg_360_reg[28]_i_1_n_10 ;
  wire \op2_assign_reg_360_reg[28]_i_1_n_11 ;
  wire \op2_assign_reg_360_reg[28]_i_1_n_12 ;
  wire \op2_assign_reg_360_reg[28]_i_1_n_13 ;
  wire \op2_assign_reg_360_reg[28]_i_1_n_14 ;
  wire \op2_assign_reg_360_reg[28]_i_1_n_8 ;
  wire \op2_assign_reg_360_reg[28]_i_1_n_9 ;
  wire \op2_assign_reg_360_reg[4]_i_1_n_10 ;
  wire \op2_assign_reg_360_reg[4]_i_1_n_11 ;
  wire \op2_assign_reg_360_reg[4]_i_1_n_12 ;
  wire \op2_assign_reg_360_reg[4]_i_1_n_13 ;
  wire \op2_assign_reg_360_reg[4]_i_1_n_14 ;
  wire \op2_assign_reg_360_reg[4]_i_1_n_7 ;
  wire \op2_assign_reg_360_reg[4]_i_1_n_8 ;
  wire \op2_assign_reg_360_reg[4]_i_1_n_9 ;
  wire [7:0]\op2_assign_reg_360_reg[7]_0 ;
  wire \op2_assign_reg_360_reg[8]_i_1_n_10 ;
  wire \op2_assign_reg_360_reg[8]_i_1_n_11 ;
  wire \op2_assign_reg_360_reg[8]_i_1_n_12 ;
  wire \op2_assign_reg_360_reg[8]_i_1_n_13 ;
  wire \op2_assign_reg_360_reg[8]_i_1_n_14 ;
  wire \op2_assign_reg_360_reg[8]_i_1_n_7 ;
  wire \op2_assign_reg_360_reg[8]_i_1_n_8 ;
  wire \op2_assign_reg_360_reg[8]_i_1_n_9 ;
  wire [1:0]\op_assign_reg_310_reg[1] ;
  wire [7:0]\op_assign_reg_310_reg[7] ;
  wire [8:0]p_0104_0_i_i_reg_302;
  wire \p_0104_0_i_i_reg_302[0]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_302[1]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_302[2]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_302[3]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_302[4]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_302[5]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_302[6]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_302[7]_i_1_n_7 ;
  wire \p_0104_0_i_i_reg_302[8]_i_1_n_7 ;
  wire [5:0]p_0106_0_i_i_reg_351;
  wire [8:0]p_07_0_i_i_reg_331;
  wire \p_07_0_i_i_reg_331[0]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_331[1]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_331[2]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_331[3]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_331[4]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_331[5]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_331[6]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_331[7]_i_1_n_7 ;
  wire \p_07_0_i_i_reg_331[8]_i_1_n_7 ;
  wire [5:0]p_097_0_i_i_reg_293;
  wire [8:0]p_09_0_i_i_reg_311;
  wire \p_09_0_i_i_reg_311[0]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_311[1]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_311[2]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_311[3]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_311[4]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_311[5]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_311[6]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_311[7]_i_1_n_7 ;
  wire \p_09_0_i_i_reg_311[8]_i_1_n_7 ;
  wire parent_V_t_empty_n;
  wire [8:0]parent_next_V_1_reg_685;
  wire [8:0]parent_next_V_reg_593;
  wire [8:0]\parent_next_V_reg_593_reg[8]_0 ;
  wire \phi_ln700_i_i_reg_370[0]_i_1_n_7 ;
  wire \phi_ln700_i_i_reg_370[1]_i_1_n_7 ;
  wire \phi_ln700_i_i_reg_370_reg_n_7_[0] ;
  wire \phi_ln700_i_i_reg_370_reg_n_7_[1] ;
  wire prev_tptr;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [3:0]ram_reg_1;
  wire ram_reg_i_40__3_n_7;
  wire ram_reg_i_41__3_n_7;
  wire ram_reg_i_42__3_n_7;
  wire ram_reg_i_43__2_n_7;
  wire [1:0]\right_V_addr_reg_835_reg[1] ;
  wire [7:0]\right_V_addr_reg_835_reg[7] ;
  wire right_V_t_empty_n;
  wire right_curr_V_1_reg_340;
  wire \right_curr_V_1_reg_340[0]_i_1_n_7 ;
  wire \right_curr_V_1_reg_340[1]_i_1_n_7 ;
  wire \right_curr_V_1_reg_340[2]_i_1_n_7 ;
  wire \right_curr_V_1_reg_340[3]_i_1_n_7 ;
  wire \right_curr_V_1_reg_340[4]_i_1_n_7 ;
  wire \right_curr_V_1_reg_340[5]_i_1_n_7 ;
  wire \right_curr_V_1_reg_340[6]_i_1_n_7 ;
  wire \right_curr_V_1_reg_340[7]_i_1_n_7 ;
  wire \right_curr_V_1_reg_340[8]_i_2_n_7 ;
  wire \right_curr_V_1_reg_340_reg_n_7_[0] ;
  wire \right_curr_V_1_reg_340_reg_n_7_[1] ;
  wire \right_curr_V_1_reg_340_reg_n_7_[2] ;
  wire \right_curr_V_1_reg_340_reg_n_7_[3] ;
  wire \right_curr_V_1_reg_340_reg_n_7_[4] ;
  wire \right_curr_V_1_reg_340_reg_n_7_[5] ;
  wire \right_curr_V_1_reg_340_reg_n_7_[6] ;
  wire \right_curr_V_1_reg_340_reg_n_7_[7] ;
  wire \right_curr_V_1_reg_340_reg_n_7_[8] ;
  wire [8:0]right_curr_V_reg_608;
  wire [8:0]\right_curr_V_reg_608_reg[8]_0 ;
  wire [8:0]right_next_V_1_reg_695;
  wire [8:0]right_next_V_reg_613;
  wire [8:0]\right_next_V_reg_613_reg[8]_0 ;
  wire tmp_fu_452_p3;
  wire \tmp_reg_643[0]_i_1_n_7 ;
  wire \tmp_reg_643_reg_n_7_[0] ;
  wire truncate_tree_U0_ap_ready;
  wire truncate_tree_U0_ap_start;
  wire [8:3]zext_ln13_reg_543;
  wire [2:0]\zext_ln13_reg_543_reg[2]_0 ;
  wire [8:0]\zext_ln13_reg_543_reg[8]_0 ;
  wire [5:0]\zext_ln544_7_reg_655_reg[5]_0 ;
  wire \zext_ln544_7_reg_655_reg_n_7_[0] ;
  wire \zext_ln544_7_reg_655_reg_n_7_[1] ;
  wire \zext_ln544_7_reg_655_reg_n_7_[2] ;
  wire \zext_ln544_7_reg_655_reg_n_7_[3] ;
  wire \zext_ln544_7_reg_655_reg_n_7_[4] ;
  wire \zext_ln544_7_reg_655_reg_n_7_[5] ;
  wire [3:3]\NLW_child_depth_curr_V_1_reg_665_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_child_depth_curr_V_1_reg_665_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_child_depth_curr_V_1_reg_665_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_child_depth_curr_V_1_reg_665_reg[5]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_op2_assign_reg_360_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(Q[5]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(compute_bit_length_U0_extLd_loc_read),
        .I1(internal_length_hist_U_n_7),
        .I2(\ap_CS_fsm[1]_i_2__2_n_7 ),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state2),
        .I5(Q[1]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(ap_CS_fsm_state5),
        .I1(Q[3]),
        .I2(ap_CS_fsm_state8),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\ap_CS_fsm[1]_i_2__2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(internal_length_hist_U_n_7),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(Q[3]),
        .I1(tmp_fu_452_p3),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Q[2]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(Q[3]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(Q[4]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(Q[5]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__5
       (.I0(compute_bit_length_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(Q[5]),
        .O(ap_done_reg_i_1__5_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__5_n_7),
        .Q(ap_done_reg),
        .R(1'b0));
  design_1_huffman_encoding_0_1_compute_bit_lengtjbC child_depth_V_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D({D[6],D[3]}),
        .DIADI(length_V_fu_460_p2[5:2]),
        .DOADO(DOADO),
        .E(ap_NS_fsm[6]),
        .Q({ap_CS_fsm_state8,Q[4:1]}),
        .\ap_CS_fsm_reg[7] ({child_depth_V_U_n_10,child_depth_V_U_n_11,child_depth_V_U_n_12,child_depth_V_U_n_13,child_depth_V_U_n_14,child_depth_V_U_n_15}),
        .\ap_CS_fsm_reg[7]_0 ({child_depth_V_U_n_16,child_depth_V_U_n_17,child_depth_V_U_n_18,child_depth_V_U_n_19,child_depth_V_U_n_20,child_depth_V_U_n_21}),
        .ap_clk(ap_clk),
        .\p_0106_0_i_i_reg_351_reg[1] (length_V_fu_460_p2[1:0]),
        .\p_0106_0_i_i_reg_351_reg[5] (child_depth_curr_V_1_reg_665),
        .\p_097_0_i_i_reg_293_reg[5] (\tmp_reg_643_reg_n_7_[0] ),
        .prev_tptr(prev_tptr),
        .ram_reg({zext_ln13_reg_543[7:3],\zext_ln13_reg_543_reg[2]_0 [2:1]}),
        .ram_reg_0(ram_reg_1),
        .ram_reg_1(p_0106_0_i_i_reg_351[1:0]),
        .tmp_fu_452_p3(tmp_fu_452_p3));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \child_depth_curr_V_1_reg_665[0]_i_1 
       (.I0(p_0106_0_i_i_reg_351[0]),
        .I1(\child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8 ),
        .I2(p_097_0_i_i_reg_293[0]),
        .O(child_depth_curr_V_1_fu_499_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \child_depth_curr_V_1_reg_665[1]_i_1 
       (.I0(p_0106_0_i_i_reg_351[1]),
        .I1(p_0106_0_i_i_reg_351[0]),
        .I2(\child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8 ),
        .I3(p_097_0_i_i_reg_293[1]),
        .O(child_depth_curr_V_1_fu_499_p3[1]));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \child_depth_curr_V_1_reg_665[2]_i_1 
       (.I0(p_0106_0_i_i_reg_351[0]),
        .I1(p_0106_0_i_i_reg_351[1]),
        .I2(p_0106_0_i_i_reg_351[2]),
        .I3(\child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8 ),
        .I4(p_097_0_i_i_reg_293[2]),
        .O(child_depth_curr_V_1_fu_499_p3[2]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \child_depth_curr_V_1_reg_665[3]_i_1 
       (.I0(p_0106_0_i_i_reg_351[3]),
        .I1(p_0106_0_i_i_reg_351[1]),
        .I2(p_0106_0_i_i_reg_351[0]),
        .I3(p_0106_0_i_i_reg_351[2]),
        .I4(\child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8 ),
        .I5(p_097_0_i_i_reg_293[3]),
        .O(child_depth_curr_V_1_fu_499_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \child_depth_curr_V_1_reg_665[4]_i_1 
       (.I0(length_V_fu_460_p2[4]),
        .I1(\child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8 ),
        .I2(p_097_0_i_i_reg_293[4]),
        .O(child_depth_curr_V_1_fu_499_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \child_depth_curr_V_1_reg_665[5]_i_1 
       (.I0(length_V_fu_460_p2[5]),
        .I1(\child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8 ),
        .I2(p_097_0_i_i_reg_293[5]),
        .O(child_depth_curr_V_1_fu_499_p3[5]));
  LUT3 #(
    .INIT(8'h01)) 
    \child_depth_curr_V_1_reg_665[5]_i_10 
       (.I0(op2_assign_reg_360_reg[17]),
        .I1(op2_assign_reg_360_reg[16]),
        .I2(op2_assign_reg_360_reg[15]),
        .O(\child_depth_curr_V_1_reg_665[5]_i_10_n_7 ));
  LUT3 #(
    .INIT(8'h01)) 
    \child_depth_curr_V_1_reg_665[5]_i_11 
       (.I0(op2_assign_reg_360_reg[14]),
        .I1(op2_assign_reg_360_reg[13]),
        .I2(op2_assign_reg_360_reg[12]),
        .O(\child_depth_curr_V_1_reg_665[5]_i_11_n_7 ));
  LUT3 #(
    .INIT(8'h01)) 
    \child_depth_curr_V_1_reg_665[5]_i_12 
       (.I0(op2_assign_reg_360_reg[11]),
        .I1(op2_assign_reg_360_reg[10]),
        .I2(op2_assign_reg_360_reg[9]),
        .O(\child_depth_curr_V_1_reg_665[5]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \child_depth_curr_V_1_reg_665[5]_i_13 
       (.I0(p_0104_0_i_i_reg_302[6]),
        .I1(\op2_assign_reg_360_reg[7]_0 [6]),
        .I2(p_0104_0_i_i_reg_302[7]),
        .I3(\op2_assign_reg_360_reg[7]_0 [7]),
        .I4(op2_assign_reg_360_reg[8]),
        .I5(p_0104_0_i_i_reg_302[8]),
        .O(\child_depth_curr_V_1_reg_665[5]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \child_depth_curr_V_1_reg_665[5]_i_14 
       (.I0(p_0104_0_i_i_reg_302[3]),
        .I1(\op2_assign_reg_360_reg[7]_0 [3]),
        .I2(p_0104_0_i_i_reg_302[4]),
        .I3(\op2_assign_reg_360_reg[7]_0 [4]),
        .I4(\op2_assign_reg_360_reg[7]_0 [5]),
        .I5(p_0104_0_i_i_reg_302[5]),
        .O(\child_depth_curr_V_1_reg_665[5]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h8400008421000021)) 
    \child_depth_curr_V_1_reg_665[5]_i_15 
       (.I0(p_0104_0_i_i_reg_302[1]),
        .I1(\op2_assign_reg_360_reg[7]_0 [2]),
        .I2(\op2_assign_reg_360_reg[7]_0 [1]),
        .I3(\op2_assign_reg_360_reg[7]_0 [0]),
        .I4(p_0104_0_i_i_reg_302[0]),
        .I5(p_0104_0_i_i_reg_302[2]),
        .O(\child_depth_curr_V_1_reg_665[5]_i_15_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \child_depth_curr_V_1_reg_665[5]_i_4 
       (.I0(tmp_fu_452_p3),
        .I1(op2_assign_reg_360_reg[30]),
        .O(\child_depth_curr_V_1_reg_665[5]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h01)) 
    \child_depth_curr_V_1_reg_665[5]_i_5 
       (.I0(op2_assign_reg_360_reg[29]),
        .I1(op2_assign_reg_360_reg[28]),
        .I2(op2_assign_reg_360_reg[27]),
        .O(\child_depth_curr_V_1_reg_665[5]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'h01)) 
    \child_depth_curr_V_1_reg_665[5]_i_6 
       (.I0(op2_assign_reg_360_reg[26]),
        .I1(op2_assign_reg_360_reg[25]),
        .I2(op2_assign_reg_360_reg[24]),
        .O(\child_depth_curr_V_1_reg_665[5]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'h01)) 
    \child_depth_curr_V_1_reg_665[5]_i_8 
       (.I0(op2_assign_reg_360_reg[23]),
        .I1(op2_assign_reg_360_reg[22]),
        .I2(op2_assign_reg_360_reg[21]),
        .O(\child_depth_curr_V_1_reg_665[5]_i_8_n_7 ));
  LUT3 #(
    .INIT(8'h01)) 
    \child_depth_curr_V_1_reg_665[5]_i_9 
       (.I0(op2_assign_reg_360_reg[20]),
        .I1(op2_assign_reg_360_reg[19]),
        .I2(op2_assign_reg_360_reg[18]),
        .O(\child_depth_curr_V_1_reg_665[5]_i_9_n_7 ));
  FDRE \child_depth_curr_V_1_reg_665_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(child_depth_curr_V_1_fu_499_p3[0]),
        .Q(child_depth_curr_V_1_reg_665[0]),
        .R(1'b0));
  FDRE \child_depth_curr_V_1_reg_665_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(child_depth_curr_V_1_fu_499_p3[1]),
        .Q(child_depth_curr_V_1_reg_665[1]),
        .R(1'b0));
  FDRE \child_depth_curr_V_1_reg_665_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(child_depth_curr_V_1_fu_499_p3[2]),
        .Q(child_depth_curr_V_1_reg_665[2]),
        .R(1'b0));
  FDRE \child_depth_curr_V_1_reg_665_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(child_depth_curr_V_1_fu_499_p3[3]),
        .Q(child_depth_curr_V_1_reg_665[3]),
        .R(1'b0));
  FDRE \child_depth_curr_V_1_reg_665_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(child_depth_curr_V_1_fu_499_p3[4]),
        .Q(child_depth_curr_V_1_reg_665[4]),
        .R(1'b0));
  FDRE \child_depth_curr_V_1_reg_665_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(child_depth_curr_V_1_fu_499_p3[5]),
        .Q(child_depth_curr_V_1_reg_665[5]),
        .R(1'b0));
  CARRY4 \child_depth_curr_V_1_reg_665_reg[5]_i_2 
       (.CI(\child_depth_curr_V_1_reg_665_reg[5]_i_3_n_7 ),
        .CO({\NLW_child_depth_curr_V_1_reg_665_reg[5]_i_2_CO_UNCONNECTED [3],\child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8 ,\child_depth_curr_V_1_reg_665_reg[5]_i_2_n_9 ,\child_depth_curr_V_1_reg_665_reg[5]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_child_depth_curr_V_1_reg_665_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\child_depth_curr_V_1_reg_665[5]_i_4_n_7 ,\child_depth_curr_V_1_reg_665[5]_i_5_n_7 ,\child_depth_curr_V_1_reg_665[5]_i_6_n_7 }));
  CARRY4 \child_depth_curr_V_1_reg_665_reg[5]_i_3 
       (.CI(\child_depth_curr_V_1_reg_665_reg[5]_i_7_n_7 ),
        .CO({\child_depth_curr_V_1_reg_665_reg[5]_i_3_n_7 ,\child_depth_curr_V_1_reg_665_reg[5]_i_3_n_8 ,\child_depth_curr_V_1_reg_665_reg[5]_i_3_n_9 ,\child_depth_curr_V_1_reg_665_reg[5]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_child_depth_curr_V_1_reg_665_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\child_depth_curr_V_1_reg_665[5]_i_8_n_7 ,\child_depth_curr_V_1_reg_665[5]_i_9_n_7 ,\child_depth_curr_V_1_reg_665[5]_i_10_n_7 ,\child_depth_curr_V_1_reg_665[5]_i_11_n_7 }));
  CARRY4 \child_depth_curr_V_1_reg_665_reg[5]_i_7 
       (.CI(1'b0),
        .CO({\child_depth_curr_V_1_reg_665_reg[5]_i_7_n_7 ,\child_depth_curr_V_1_reg_665_reg[5]_i_7_n_8 ,\child_depth_curr_V_1_reg_665_reg[5]_i_7_n_9 ,\child_depth_curr_V_1_reg_665_reg[5]_i_7_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_child_depth_curr_V_1_reg_665_reg[5]_i_7_O_UNCONNECTED [3:0]),
        .S({\child_depth_curr_V_1_reg_665[5]_i_12_n_7 ,\child_depth_curr_V_1_reg_665[5]_i_13_n_7 ,\child_depth_curr_V_1_reg_665[5]_i_14_n_7 ,\child_depth_curr_V_1_reg_665[5]_i_15_n_7 }));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    empty_n_i_2__2
       (.I0(Q[5]),
        .I1(ap_done_reg),
        .I2(compute_bit_length_U0_ap_continue),
        .I3(truncate_tree_U0_ap_ready),
        .I4(truncate_tree_U0_ap_start),
        .O(count16_out));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_i_i_reg_282[0]_i_1 
       (.I0(i_0_i_i_reg_282_reg[0]),
        .O(i_5_fu_393_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_i_i_reg_282[1]_i_1 
       (.I0(i_0_i_i_reg_282_reg[0]),
        .I1(i_0_i_i_reg_282_reg[1]),
        .O(i_5_fu_393_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_i_i_reg_282[2]_i_1 
       (.I0(i_0_i_i_reg_282_reg[0]),
        .I1(i_0_i_i_reg_282_reg[1]),
        .I2(i_0_i_i_reg_282_reg[2]),
        .O(i_5_fu_393_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_i_i_reg_282[3]_i_1 
       (.I0(i_0_i_i_reg_282_reg[2]),
        .I1(i_0_i_i_reg_282_reg[1]),
        .I2(i_0_i_i_reg_282_reg[0]),
        .I3(i_0_i_i_reg_282_reg[3]),
        .O(i_5_fu_393_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_0_i_i_reg_282[4]_i_1 
       (.I0(i_0_i_i_reg_282_reg[3]),
        .I1(i_0_i_i_reg_282_reg[0]),
        .I2(i_0_i_i_reg_282_reg[1]),
        .I3(i_0_i_i_reg_282_reg[2]),
        .I4(i_0_i_i_reg_282_reg[4]),
        .O(i_5_fu_393_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_0_i_i_reg_282[5]_i_1 
       (.I0(i_0_i_i_reg_282_reg[4]),
        .I1(i_0_i_i_reg_282_reg[2]),
        .I2(i_0_i_i_reg_282_reg[1]),
        .I3(i_0_i_i_reg_282_reg[0]),
        .I4(i_0_i_i_reg_282_reg[3]),
        .I5(i_0_i_i_reg_282_reg[5]),
        .O(i_5_fu_393_p2[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_0_i_i_reg_282[6]_i_1 
       (.I0(internal_length_hist_U_n_7),
        .I1(ap_CS_fsm_state2),
        .O(\i_0_i_i_reg_282[6]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \i_0_i_i_reg_282[6]_i_2 
       (.I0(i_0_i_i_reg_282_reg[5]),
        .I1(\i_0_i_i_reg_282[6]_i_3_n_7 ),
        .I2(i_0_i_i_reg_282_reg__0),
        .O(i_5_fu_393_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_0_i_i_reg_282[6]_i_3 
       (.I0(i_0_i_i_reg_282_reg[3]),
        .I1(i_0_i_i_reg_282_reg[0]),
        .I2(i_0_i_i_reg_282_reg[1]),
        .I3(i_0_i_i_reg_282_reg[2]),
        .I4(i_0_i_i_reg_282_reg[4]),
        .O(\i_0_i_i_reg_282[6]_i_3_n_7 ));
  FDRE \i_0_i_i_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_282[6]_i_1_n_7 ),
        .D(i_5_fu_393_p2[0]),
        .Q(i_0_i_i_reg_282_reg[0]),
        .R(compute_bit_length_U0_extLd_loc_read));
  FDRE \i_0_i_i_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_282[6]_i_1_n_7 ),
        .D(i_5_fu_393_p2[1]),
        .Q(i_0_i_i_reg_282_reg[1]),
        .R(compute_bit_length_U0_extLd_loc_read));
  FDRE \i_0_i_i_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_282[6]_i_1_n_7 ),
        .D(i_5_fu_393_p2[2]),
        .Q(i_0_i_i_reg_282_reg[2]),
        .R(compute_bit_length_U0_extLd_loc_read));
  FDRE \i_0_i_i_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_282[6]_i_1_n_7 ),
        .D(i_5_fu_393_p2[3]),
        .Q(i_0_i_i_reg_282_reg[3]),
        .R(compute_bit_length_U0_extLd_loc_read));
  FDRE \i_0_i_i_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_282[6]_i_1_n_7 ),
        .D(i_5_fu_393_p2[4]),
        .Q(i_0_i_i_reg_282_reg[4]),
        .R(compute_bit_length_U0_extLd_loc_read));
  FDRE \i_0_i_i_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_282[6]_i_1_n_7 ),
        .D(i_5_fu_393_p2[5]),
        .Q(i_0_i_i_reg_282_reg[5]),
        .R(compute_bit_length_U0_extLd_loc_read));
  FDRE \i_0_i_i_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(\i_0_i_i_reg_282[6]_i_1_n_7 ),
        .D(i_5_fu_393_p2[6]),
        .Q(i_0_i_i_reg_282_reg__0),
        .R(compute_bit_length_U0_extLd_loc_read));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_558[0]_i_1 
       (.I0(\zext_ln13_reg_543_reg[2]_0 [0]),
        .O(\i_reg_558[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_558[1]_i_1 
       (.I0(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I1(\zext_ln13_reg_543_reg[2]_0 [0]),
        .O(\i_reg_558[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \i_reg_558[2]_i_1 
       (.I0(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I1(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .O(\i_reg_558[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hA999)) 
    \i_reg_558[3]_i_1 
       (.I0(zext_ln13_reg_543[3]),
        .I1(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I3(\zext_ln13_reg_543_reg[2]_0 [1]),
        .O(\i_reg_558[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFEEE0111)) 
    \i_reg_558[4]_i_1 
       (.I0(zext_ln13_reg_543[3]),
        .I1(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I3(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I4(zext_ln13_reg_543[4]),
        .O(\i_reg_558[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9A9A9)) 
    \i_reg_558[5]_i_1 
       (.I0(zext_ln13_reg_543[5]),
        .I1(zext_ln13_reg_543[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I3(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I4(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I5(zext_ln13_reg_543[4]),
        .O(\i_reg_558[5]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hC9)) 
    \i_reg_558[6]_i_1 
       (.I0(\i_reg_558[9]_i_2_n_7 ),
        .I1(zext_ln13_reg_543[6]),
        .I2(zext_ln13_reg_543[5]),
        .O(\i_reg_558[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \i_reg_558[7]_i_1 
       (.I0(zext_ln13_reg_543[7]),
        .I1(zext_ln13_reg_543[5]),
        .I2(zext_ln13_reg_543[6]),
        .I3(\i_reg_558[9]_i_2_n_7 ),
        .O(\i_reg_558[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \i_reg_558[8]_i_1 
       (.I0(zext_ln13_reg_543[7]),
        .I1(zext_ln13_reg_543[5]),
        .I2(zext_ln13_reg_543[6]),
        .I3(\i_reg_558[9]_i_2_n_7 ),
        .I4(zext_ln13_reg_543[8]),
        .O(\i_reg_558[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \i_reg_558[9]_i_1 
       (.I0(zext_ln13_reg_543[7]),
        .I1(zext_ln13_reg_543[5]),
        .I2(zext_ln13_reg_543[6]),
        .I3(\i_reg_558[9]_i_2_n_7 ),
        .I4(zext_ln13_reg_543[8]),
        .O(\i_reg_558[9]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \i_reg_558[9]_i_2 
       (.I0(zext_ln13_reg_543[3]),
        .I1(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I3(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I4(zext_ln13_reg_543[4]),
        .O(\i_reg_558[9]_i_2_n_7 ));
  FDRE \i_reg_558_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_reg_558[0]_i_1_n_7 ),
        .Q(i_reg_558[0]),
        .R(1'b0));
  FDRE \i_reg_558_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_reg_558[1]_i_1_n_7 ),
        .Q(i_reg_558[1]),
        .R(1'b0));
  FDRE \i_reg_558_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_reg_558[2]_i_1_n_7 ),
        .Q(i_reg_558[2]),
        .R(1'b0));
  FDRE \i_reg_558_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_reg_558[3]_i_1_n_7 ),
        .Q(i_reg_558[3]),
        .R(1'b0));
  FDRE \i_reg_558_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_reg_558[4]_i_1_n_7 ),
        .Q(i_reg_558[4]),
        .R(1'b0));
  FDRE \i_reg_558_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_reg_558[5]_i_1_n_7 ),
        .Q(i_reg_558[5]),
        .R(1'b0));
  FDRE \i_reg_558_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_reg_558[6]_i_1_n_7 ),
        .Q(i_reg_558[6]),
        .R(1'b0));
  FDRE \i_reg_558_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_reg_558[7]_i_1_n_7 ),
        .Q(i_reg_558[7]),
        .R(1'b0));
  FDRE \i_reg_558_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_reg_558[8]_i_1_n_7 ),
        .Q(i_reg_558[8]),
        .R(1'b0));
  FDRE \i_reg_558_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_reg_558[9]_i_1_n_7 ),
        .Q(i_reg_558[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln883_1_reg_651[0]_i_1 
       (.I0(\icmp_ln883_1_reg_651[0]_i_2_n_7 ),
        .I1(p_07_0_i_i_reg_331[0]),
        .I2(p_07_0_i_i_reg_331[1]),
        .I3(p_07_0_i_i_reg_331[2]),
        .O(icmp_ln883_1_fu_478_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \icmp_ln883_1_reg_651[0]_i_2 
       (.I0(p_07_0_i_i_reg_331[3]),
        .I1(p_07_0_i_i_reg_331[4]),
        .I2(p_07_0_i_i_reg_331[5]),
        .I3(p_07_0_i_i_reg_331[6]),
        .I4(p_07_0_i_i_reg_331[8]),
        .I5(p_07_0_i_i_reg_331[7]),
        .O(\icmp_ln883_1_reg_651[0]_i_2_n_7 ));
  FDRE \icmp_ln883_1_reg_651_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(icmp_ln883_1_fu_478_p2),
        .Q(icmp_ln883_1_reg_651),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln883_reg_647[0]_i_1 
       (.I0(\icmp_ln883_reg_647[0]_i_2_n_7 ),
        .I1(p_09_0_i_i_reg_311[0]),
        .I2(p_09_0_i_i_reg_311[1]),
        .I3(p_09_0_i_i_reg_311[2]),
        .O(icmp_ln883_fu_472_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \icmp_ln883_reg_647[0]_i_2 
       (.I0(p_09_0_i_i_reg_311[3]),
        .I1(p_09_0_i_i_reg_311[4]),
        .I2(p_09_0_i_i_reg_311[5]),
        .I3(p_09_0_i_i_reg_311[6]),
        .I4(p_09_0_i_i_reg_311[8]),
        .I5(p_09_0_i_i_reg_311[7]),
        .O(\icmp_ln883_reg_647[0]_i_2_n_7 ));
  FDRE \icmp_ln883_reg_647_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(icmp_ln883_fu_472_p2),
        .Q(icmp_ln883_reg_647),
        .R(1'b0));
  design_1_huffman_encoding_0_1_compute_bit_lengtkbM internal_length_hist_U
       (.DIADI(length_V_fu_460_p2[5:2]),
        .Q({i_0_i_i_reg_282_reg__0,i_0_i_i_reg_282_reg}),
        .ap_clk(ap_clk),
        .\i_0_i_i_reg_282_reg[2] (internal_length_hist_U_n_7),
        .icmp_ln883_1_reg_651(icmp_ln883_1_reg_651),
        .icmp_ln883_reg_647(icmp_ln883_reg_647),
        .length_histogram_V_d0(length_histogram_V_d0),
        .p_0_in(compute_bit_length_U0_length_histogram_V_we0),
        .\q0_reg[0] ({Q[4:3],ap_CS_fsm_state2}),
        .\q0_reg[0]_0 (\zext_ln544_7_reg_655_reg_n_7_[0] ),
        .\q0_reg[0]_1 (\zext_ln544_7_reg_655_reg_n_7_[1] ),
        .\q0_reg[0]_2 (\zext_ln544_7_reg_655_reg_n_7_[2] ),
        .\q0_reg[0]_3 (\zext_ln544_7_reg_655_reg_n_7_[3] ),
        .\q0_reg[0]_4 (\zext_ln544_7_reg_655_reg_n_7_[4] ),
        .\q0_reg[0]_5 (\zext_ln544_7_reg_655_reg_n_7_[5] ),
        .ram_reg(p_0106_0_i_i_reg_351),
        .ram_reg_0(\phi_ln700_i_i_reg_370_reg_n_7_[0] ),
        .ram_reg_1(\phi_ln700_i_i_reg_370_reg_n_7_[1] ),
        .ram_reg_2(\tmp_reg_643_reg_n_7_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \iptr[0]_i_1__14 
       (.I0(Q[5]),
        .I1(ap_done_reg),
        .I2(compute_bit_length_U0_ap_continue),
        .I3(\iptr_reg[0]_5 ),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \left_curr_V_1_reg_320[0]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_next_V_1_reg_690[0]),
        .I3(left_next_V_reg_603[0]),
        .O(\left_curr_V_1_reg_320[0]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \left_curr_V_1_reg_320[1]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_next_V_1_reg_690[1]),
        .I3(left_next_V_reg_603[1]),
        .O(\left_curr_V_1_reg_320[1]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \left_curr_V_1_reg_320[2]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_next_V_1_reg_690[2]),
        .I3(left_next_V_reg_603[2]),
        .O(\left_curr_V_1_reg_320[2]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \left_curr_V_1_reg_320[3]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_next_V_1_reg_690[3]),
        .I3(left_next_V_reg_603[3]),
        .O(\left_curr_V_1_reg_320[3]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \left_curr_V_1_reg_320[4]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_next_V_1_reg_690[4]),
        .I3(left_next_V_reg_603[4]),
        .O(\left_curr_V_1_reg_320[4]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \left_curr_V_1_reg_320[5]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_next_V_1_reg_690[5]),
        .I3(left_next_V_reg_603[5]),
        .O(\left_curr_V_1_reg_320[5]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \left_curr_V_1_reg_320[6]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_next_V_1_reg_690[6]),
        .I3(left_next_V_reg_603[6]),
        .O(\left_curr_V_1_reg_320[6]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \left_curr_V_1_reg_320[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_next_V_1_reg_690[7]),
        .I3(left_next_V_reg_603[7]),
        .O(\left_curr_V_1_reg_320[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \left_curr_V_1_reg_320[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_next_V_1_reg_690[8]),
        .I3(left_next_V_reg_603[8]),
        .O(\left_curr_V_1_reg_320[8]_i_1_n_7 ));
  FDRE \left_curr_V_1_reg_320_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\left_curr_V_1_reg_320[0]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_320[0]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_320_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\left_curr_V_1_reg_320[1]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_320[1]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_320_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\left_curr_V_1_reg_320[2]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_320[2]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_320_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\left_curr_V_1_reg_320[3]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_320[3]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_320_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\left_curr_V_1_reg_320[4]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_320[4]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_320_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\left_curr_V_1_reg_320[5]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_320[5]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_320_reg[6] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\left_curr_V_1_reg_320[6]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_320[6]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_320_reg[7] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\left_curr_V_1_reg_320[7]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_320[7]),
        .R(1'b0));
  FDRE \left_curr_V_1_reg_320_reg[8] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\left_curr_V_1_reg_320[8]_i_1_n_7 ),
        .Q(left_curr_V_1_reg_320[8]),
        .R(1'b0));
  FDRE \left_curr_V_reg_598_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_curr_V_reg_598_reg[8]_0 [0]),
        .Q(left_curr_V_reg_598[0]),
        .R(1'b0));
  FDRE \left_curr_V_reg_598_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_curr_V_reg_598_reg[8]_0 [1]),
        .Q(left_curr_V_reg_598[1]),
        .R(1'b0));
  FDRE \left_curr_V_reg_598_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_curr_V_reg_598_reg[8]_0 [2]),
        .Q(left_curr_V_reg_598[2]),
        .R(1'b0));
  FDRE \left_curr_V_reg_598_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_curr_V_reg_598_reg[8]_0 [3]),
        .Q(left_curr_V_reg_598[3]),
        .R(1'b0));
  FDRE \left_curr_V_reg_598_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_curr_V_reg_598_reg[8]_0 [4]),
        .Q(left_curr_V_reg_598[4]),
        .R(1'b0));
  FDRE \left_curr_V_reg_598_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_curr_V_reg_598_reg[8]_0 [5]),
        .Q(left_curr_V_reg_598[5]),
        .R(1'b0));
  FDRE \left_curr_V_reg_598_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_curr_V_reg_598_reg[8]_0 [6]),
        .Q(left_curr_V_reg_598[6]),
        .R(1'b0));
  FDRE \left_curr_V_reg_598_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_curr_V_reg_598_reg[8]_0 [7]),
        .Q(left_curr_V_reg_598[7]),
        .R(1'b0));
  FDRE \left_curr_V_reg_598_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_curr_V_reg_598_reg[8]_0 [8]),
        .Q(left_curr_V_reg_598[8]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_690_reg[0] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\left_curr_V_reg_598_reg[8]_0 [0]),
        .Q(left_next_V_1_reg_690[0]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_690_reg[1] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\left_curr_V_reg_598_reg[8]_0 [1]),
        .Q(left_next_V_1_reg_690[1]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_690_reg[2] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\left_curr_V_reg_598_reg[8]_0 [2]),
        .Q(left_next_V_1_reg_690[2]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_690_reg[3] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\left_curr_V_reg_598_reg[8]_0 [3]),
        .Q(left_next_V_1_reg_690[3]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_690_reg[4] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\left_curr_V_reg_598_reg[8]_0 [4]),
        .Q(left_next_V_1_reg_690[4]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_690_reg[5] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\left_curr_V_reg_598_reg[8]_0 [5]),
        .Q(left_next_V_1_reg_690[5]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_690_reg[6] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\left_curr_V_reg_598_reg[8]_0 [6]),
        .Q(left_next_V_1_reg_690[6]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_690_reg[7] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\left_curr_V_reg_598_reg[8]_0 [7]),
        .Q(left_next_V_1_reg_690[7]),
        .R(1'b0));
  FDRE \left_next_V_1_reg_690_reg[8] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\left_curr_V_reg_598_reg[8]_0 [8]),
        .Q(left_next_V_1_reg_690[8]),
        .R(1'b0));
  FDRE \left_next_V_reg_603_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_next_V_reg_603_reg[8]_0 [0]),
        .Q(left_next_V_reg_603[0]),
        .R(1'b0));
  FDRE \left_next_V_reg_603_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_next_V_reg_603_reg[8]_0 [1]),
        .Q(left_next_V_reg_603[1]),
        .R(1'b0));
  FDRE \left_next_V_reg_603_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_next_V_reg_603_reg[8]_0 [2]),
        .Q(left_next_V_reg_603[2]),
        .R(1'b0));
  FDRE \left_next_V_reg_603_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_next_V_reg_603_reg[8]_0 [3]),
        .Q(left_next_V_reg_603[3]),
        .R(1'b0));
  FDRE \left_next_V_reg_603_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_next_V_reg_603_reg[8]_0 [4]),
        .Q(left_next_V_reg_603[4]),
        .R(1'b0));
  FDRE \left_next_V_reg_603_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_next_V_reg_603_reg[8]_0 [5]),
        .Q(left_next_V_reg_603[5]),
        .R(1'b0));
  FDRE \left_next_V_reg_603_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_next_V_reg_603_reg[8]_0 [6]),
        .Q(left_next_V_reg_603[6]),
        .R(1'b0));
  FDRE \left_next_V_reg_603_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_next_V_reg_603_reg[8]_0 [7]),
        .Q(left_next_V_reg_603[7]),
        .R(1'b0));
  FDRE \left_next_V_reg_603_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\left_next_V_reg_603_reg[8]_0 [8]),
        .Q(left_next_V_reg_603[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[0]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[0]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[0]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[0]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[0]_i_4 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[0]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[0]_i_5 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[0]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[0]_i_6 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[3]),
        .I3(\op2_assign_reg_360_reg[7]_0 [3]),
        .O(\op2_assign_reg_360[0]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[0]_i_7 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[2]),
        .I3(\op2_assign_reg_360_reg[7]_0 [2]),
        .O(\op2_assign_reg_360[0]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[0]_i_8 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[1]),
        .I3(\op2_assign_reg_360_reg[7]_0 [1]),
        .O(\op2_assign_reg_360[0]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[0]_i_9 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[0]),
        .I3(\op2_assign_reg_360_reg[7]_0 [0]),
        .O(\op2_assign_reg_360[0]_i_9_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[12]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[12]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[12]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[12]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[12]_i_4 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[12]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[12]_i_5 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[12]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[12]_i_6 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[15]),
        .O(\op2_assign_reg_360[12]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[12]_i_7 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[14]),
        .O(\op2_assign_reg_360[12]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[12]_i_8 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[13]),
        .O(\op2_assign_reg_360[12]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[12]_i_9 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[12]),
        .O(\op2_assign_reg_360[12]_i_9_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[16]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[16]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[16]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[16]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[16]_i_4 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[16]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[16]_i_5 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[16]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[16]_i_6 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[19]),
        .O(\op2_assign_reg_360[16]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[16]_i_7 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[18]),
        .O(\op2_assign_reg_360[16]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[16]_i_8 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[17]),
        .O(\op2_assign_reg_360[16]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[16]_i_9 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[16]),
        .O(\op2_assign_reg_360[16]_i_9_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[20]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[20]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[20]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[20]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[20]_i_4 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[20]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[20]_i_5 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[20]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[20]_i_6 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[23]),
        .O(\op2_assign_reg_360[20]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[20]_i_7 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[22]),
        .O(\op2_assign_reg_360[20]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[20]_i_8 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[21]),
        .O(\op2_assign_reg_360[20]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[20]_i_9 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[20]),
        .O(\op2_assign_reg_360[20]_i_9_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[24]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[24]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[24]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[24]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[24]_i_4 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[24]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[24]_i_5 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[24]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[24]_i_6 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[27]),
        .O(\op2_assign_reg_360[24]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[24]_i_7 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[26]),
        .O(\op2_assign_reg_360[24]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[24]_i_8 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[25]),
        .O(\op2_assign_reg_360[24]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[24]_i_9 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[24]),
        .O(\op2_assign_reg_360[24]_i_9_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[28]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[28]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[28]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[28]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[28]_i_4 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[28]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hDF02)) 
    \op2_assign_reg_360[28]_i_5 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(tmp_fu_452_p3),
        .I3(i_reg_558[9]),
        .O(\op2_assign_reg_360[28]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[28]_i_6 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[30]),
        .O(\op2_assign_reg_360[28]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[28]_i_7 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[29]),
        .O(\op2_assign_reg_360[28]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[28]_i_8 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[28]),
        .O(\op2_assign_reg_360[28]_i_8_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[4]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[4]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[4]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[4]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[4]_i_4 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[4]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[4]_i_5 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[4]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[4]_i_6 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[7]),
        .I3(\op2_assign_reg_360_reg[7]_0 [7]),
        .O(\op2_assign_reg_360[4]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[4]_i_7 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[6]),
        .I3(\op2_assign_reg_360_reg[7]_0 [6]),
        .O(\op2_assign_reg_360[4]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[4]_i_8 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[5]),
        .I3(\op2_assign_reg_360_reg[7]_0 [5]),
        .O(\op2_assign_reg_360[4]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[4]_i_9 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[4]),
        .I3(\op2_assign_reg_360_reg[7]_0 [4]),
        .O(\op2_assign_reg_360[4]_i_9_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[8]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[8]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[8]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[8]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[8]_i_4 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[8]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \op2_assign_reg_360[8]_i_5 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(\op2_assign_reg_360[8]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[8]_i_6 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[11]),
        .O(\op2_assign_reg_360[8]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[8]_i_7 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[10]),
        .O(\op2_assign_reg_360[8]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[8]_i_8 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[9]),
        .I3(op2_assign_reg_360_reg[9]),
        .O(\op2_assign_reg_360[8]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'hD0F2)) 
    \op2_assign_reg_360[8]_i_9 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(i_reg_558[8]),
        .I3(op2_assign_reg_360_reg[8]),
        .O(\op2_assign_reg_360[8]_i_9_n_7 ));
  FDRE \op2_assign_reg_360_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[0]_i_1_n_14 ),
        .Q(\op2_assign_reg_360_reg[7]_0 [0]),
        .R(1'b0));
  CARRY4 \op2_assign_reg_360_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\op2_assign_reg_360_reg[0]_i_1_n_7 ,\op2_assign_reg_360_reg[0]_i_1_n_8 ,\op2_assign_reg_360_reg[0]_i_1_n_9 ,\op2_assign_reg_360_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_assign_reg_360[0]_i_2_n_7 ,\op2_assign_reg_360[0]_i_3_n_7 ,\op2_assign_reg_360[0]_i_4_n_7 ,\op2_assign_reg_360[0]_i_5_n_7 }),
        .O({\op2_assign_reg_360_reg[0]_i_1_n_11 ,\op2_assign_reg_360_reg[0]_i_1_n_12 ,\op2_assign_reg_360_reg[0]_i_1_n_13 ,\op2_assign_reg_360_reg[0]_i_1_n_14 }),
        .S({\op2_assign_reg_360[0]_i_6_n_7 ,\op2_assign_reg_360[0]_i_7_n_7 ,\op2_assign_reg_360[0]_i_8_n_7 ,\op2_assign_reg_360[0]_i_9_n_7 }));
  FDRE \op2_assign_reg_360_reg[10] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[8]_i_1_n_12 ),
        .Q(op2_assign_reg_360_reg[10]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[11] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[8]_i_1_n_11 ),
        .Q(op2_assign_reg_360_reg[11]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[12] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[12]_i_1_n_14 ),
        .Q(op2_assign_reg_360_reg[12]),
        .R(1'b0));
  CARRY4 \op2_assign_reg_360_reg[12]_i_1 
       (.CI(\op2_assign_reg_360_reg[8]_i_1_n_7 ),
        .CO({\op2_assign_reg_360_reg[12]_i_1_n_7 ,\op2_assign_reg_360_reg[12]_i_1_n_8 ,\op2_assign_reg_360_reg[12]_i_1_n_9 ,\op2_assign_reg_360_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_assign_reg_360[12]_i_2_n_7 ,\op2_assign_reg_360[12]_i_3_n_7 ,\op2_assign_reg_360[12]_i_4_n_7 ,\op2_assign_reg_360[12]_i_5_n_7 }),
        .O({\op2_assign_reg_360_reg[12]_i_1_n_11 ,\op2_assign_reg_360_reg[12]_i_1_n_12 ,\op2_assign_reg_360_reg[12]_i_1_n_13 ,\op2_assign_reg_360_reg[12]_i_1_n_14 }),
        .S({\op2_assign_reg_360[12]_i_6_n_7 ,\op2_assign_reg_360[12]_i_7_n_7 ,\op2_assign_reg_360[12]_i_8_n_7 ,\op2_assign_reg_360[12]_i_9_n_7 }));
  FDRE \op2_assign_reg_360_reg[13] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[12]_i_1_n_13 ),
        .Q(op2_assign_reg_360_reg[13]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[14] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[12]_i_1_n_12 ),
        .Q(op2_assign_reg_360_reg[14]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[15] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[12]_i_1_n_11 ),
        .Q(op2_assign_reg_360_reg[15]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[16] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[16]_i_1_n_14 ),
        .Q(op2_assign_reg_360_reg[16]),
        .R(1'b0));
  CARRY4 \op2_assign_reg_360_reg[16]_i_1 
       (.CI(\op2_assign_reg_360_reg[12]_i_1_n_7 ),
        .CO({\op2_assign_reg_360_reg[16]_i_1_n_7 ,\op2_assign_reg_360_reg[16]_i_1_n_8 ,\op2_assign_reg_360_reg[16]_i_1_n_9 ,\op2_assign_reg_360_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_assign_reg_360[16]_i_2_n_7 ,\op2_assign_reg_360[16]_i_3_n_7 ,\op2_assign_reg_360[16]_i_4_n_7 ,\op2_assign_reg_360[16]_i_5_n_7 }),
        .O({\op2_assign_reg_360_reg[16]_i_1_n_11 ,\op2_assign_reg_360_reg[16]_i_1_n_12 ,\op2_assign_reg_360_reg[16]_i_1_n_13 ,\op2_assign_reg_360_reg[16]_i_1_n_14 }),
        .S({\op2_assign_reg_360[16]_i_6_n_7 ,\op2_assign_reg_360[16]_i_7_n_7 ,\op2_assign_reg_360[16]_i_8_n_7 ,\op2_assign_reg_360[16]_i_9_n_7 }));
  FDRE \op2_assign_reg_360_reg[17] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[16]_i_1_n_13 ),
        .Q(op2_assign_reg_360_reg[17]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[18] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[16]_i_1_n_12 ),
        .Q(op2_assign_reg_360_reg[18]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[19] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[16]_i_1_n_11 ),
        .Q(op2_assign_reg_360_reg[19]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[0]_i_1_n_13 ),
        .Q(\op2_assign_reg_360_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[20] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[20]_i_1_n_14 ),
        .Q(op2_assign_reg_360_reg[20]),
        .R(1'b0));
  CARRY4 \op2_assign_reg_360_reg[20]_i_1 
       (.CI(\op2_assign_reg_360_reg[16]_i_1_n_7 ),
        .CO({\op2_assign_reg_360_reg[20]_i_1_n_7 ,\op2_assign_reg_360_reg[20]_i_1_n_8 ,\op2_assign_reg_360_reg[20]_i_1_n_9 ,\op2_assign_reg_360_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_assign_reg_360[20]_i_2_n_7 ,\op2_assign_reg_360[20]_i_3_n_7 ,\op2_assign_reg_360[20]_i_4_n_7 ,\op2_assign_reg_360[20]_i_5_n_7 }),
        .O({\op2_assign_reg_360_reg[20]_i_1_n_11 ,\op2_assign_reg_360_reg[20]_i_1_n_12 ,\op2_assign_reg_360_reg[20]_i_1_n_13 ,\op2_assign_reg_360_reg[20]_i_1_n_14 }),
        .S({\op2_assign_reg_360[20]_i_6_n_7 ,\op2_assign_reg_360[20]_i_7_n_7 ,\op2_assign_reg_360[20]_i_8_n_7 ,\op2_assign_reg_360[20]_i_9_n_7 }));
  FDRE \op2_assign_reg_360_reg[21] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[20]_i_1_n_13 ),
        .Q(op2_assign_reg_360_reg[21]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[22] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[20]_i_1_n_12 ),
        .Q(op2_assign_reg_360_reg[22]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[23] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[20]_i_1_n_11 ),
        .Q(op2_assign_reg_360_reg[23]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[24] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[24]_i_1_n_14 ),
        .Q(op2_assign_reg_360_reg[24]),
        .R(1'b0));
  CARRY4 \op2_assign_reg_360_reg[24]_i_1 
       (.CI(\op2_assign_reg_360_reg[20]_i_1_n_7 ),
        .CO({\op2_assign_reg_360_reg[24]_i_1_n_7 ,\op2_assign_reg_360_reg[24]_i_1_n_8 ,\op2_assign_reg_360_reg[24]_i_1_n_9 ,\op2_assign_reg_360_reg[24]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_assign_reg_360[24]_i_2_n_7 ,\op2_assign_reg_360[24]_i_3_n_7 ,\op2_assign_reg_360[24]_i_4_n_7 ,\op2_assign_reg_360[24]_i_5_n_7 }),
        .O({\op2_assign_reg_360_reg[24]_i_1_n_11 ,\op2_assign_reg_360_reg[24]_i_1_n_12 ,\op2_assign_reg_360_reg[24]_i_1_n_13 ,\op2_assign_reg_360_reg[24]_i_1_n_14 }),
        .S({\op2_assign_reg_360[24]_i_6_n_7 ,\op2_assign_reg_360[24]_i_7_n_7 ,\op2_assign_reg_360[24]_i_8_n_7 ,\op2_assign_reg_360[24]_i_9_n_7 }));
  FDRE \op2_assign_reg_360_reg[25] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[24]_i_1_n_13 ),
        .Q(op2_assign_reg_360_reg[25]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[26] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[24]_i_1_n_12 ),
        .Q(op2_assign_reg_360_reg[26]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[27] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[24]_i_1_n_11 ),
        .Q(op2_assign_reg_360_reg[27]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[28] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[28]_i_1_n_14 ),
        .Q(op2_assign_reg_360_reg[28]),
        .R(1'b0));
  CARRY4 \op2_assign_reg_360_reg[28]_i_1 
       (.CI(\op2_assign_reg_360_reg[24]_i_1_n_7 ),
        .CO({\NLW_op2_assign_reg_360_reg[28]_i_1_CO_UNCONNECTED [3],\op2_assign_reg_360_reg[28]_i_1_n_8 ,\op2_assign_reg_360_reg[28]_i_1_n_9 ,\op2_assign_reg_360_reg[28]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op2_assign_reg_360[28]_i_2_n_7 ,\op2_assign_reg_360[28]_i_3_n_7 ,\op2_assign_reg_360[28]_i_4_n_7 }),
        .O({\op2_assign_reg_360_reg[28]_i_1_n_11 ,\op2_assign_reg_360_reg[28]_i_1_n_12 ,\op2_assign_reg_360_reg[28]_i_1_n_13 ,\op2_assign_reg_360_reg[28]_i_1_n_14 }),
        .S({\op2_assign_reg_360[28]_i_5_n_7 ,\op2_assign_reg_360[28]_i_6_n_7 ,\op2_assign_reg_360[28]_i_7_n_7 ,\op2_assign_reg_360[28]_i_8_n_7 }));
  FDRE \op2_assign_reg_360_reg[29] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[28]_i_1_n_13 ),
        .Q(op2_assign_reg_360_reg[29]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[0]_i_1_n_12 ),
        .Q(\op2_assign_reg_360_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[30] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[28]_i_1_n_12 ),
        .Q(op2_assign_reg_360_reg[30]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[31] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[28]_i_1_n_11 ),
        .Q(tmp_fu_452_p3),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[0]_i_1_n_11 ),
        .Q(\op2_assign_reg_360_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[4]_i_1_n_14 ),
        .Q(\op2_assign_reg_360_reg[7]_0 [4]),
        .R(1'b0));
  CARRY4 \op2_assign_reg_360_reg[4]_i_1 
       (.CI(\op2_assign_reg_360_reg[0]_i_1_n_7 ),
        .CO({\op2_assign_reg_360_reg[4]_i_1_n_7 ,\op2_assign_reg_360_reg[4]_i_1_n_8 ,\op2_assign_reg_360_reg[4]_i_1_n_9 ,\op2_assign_reg_360_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_assign_reg_360[4]_i_2_n_7 ,\op2_assign_reg_360[4]_i_3_n_7 ,\op2_assign_reg_360[4]_i_4_n_7 ,\op2_assign_reg_360[4]_i_5_n_7 }),
        .O({\op2_assign_reg_360_reg[4]_i_1_n_11 ,\op2_assign_reg_360_reg[4]_i_1_n_12 ,\op2_assign_reg_360_reg[4]_i_1_n_13 ,\op2_assign_reg_360_reg[4]_i_1_n_14 }),
        .S({\op2_assign_reg_360[4]_i_6_n_7 ,\op2_assign_reg_360[4]_i_7_n_7 ,\op2_assign_reg_360[4]_i_8_n_7 ,\op2_assign_reg_360[4]_i_9_n_7 }));
  FDRE \op2_assign_reg_360_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[4]_i_1_n_13 ),
        .Q(\op2_assign_reg_360_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[6] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[4]_i_1_n_12 ),
        .Q(\op2_assign_reg_360_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[7] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[4]_i_1_n_11 ),
        .Q(\op2_assign_reg_360_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \op2_assign_reg_360_reg[8] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[8]_i_1_n_14 ),
        .Q(op2_assign_reg_360_reg[8]),
        .R(1'b0));
  CARRY4 \op2_assign_reg_360_reg[8]_i_1 
       (.CI(\op2_assign_reg_360_reg[4]_i_1_n_7 ),
        .CO({\op2_assign_reg_360_reg[8]_i_1_n_7 ,\op2_assign_reg_360_reg[8]_i_1_n_8 ,\op2_assign_reg_360_reg[8]_i_1_n_9 ,\op2_assign_reg_360_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_assign_reg_360[8]_i_2_n_7 ,\op2_assign_reg_360[8]_i_3_n_7 ,\op2_assign_reg_360[8]_i_4_n_7 ,\op2_assign_reg_360[8]_i_5_n_7 }),
        .O({\op2_assign_reg_360_reg[8]_i_1_n_11 ,\op2_assign_reg_360_reg[8]_i_1_n_12 ,\op2_assign_reg_360_reg[8]_i_1_n_13 ,\op2_assign_reg_360_reg[8]_i_1_n_14 }),
        .S({\op2_assign_reg_360[8]_i_6_n_7 ,\op2_assign_reg_360[8]_i_7_n_7 ,\op2_assign_reg_360[8]_i_8_n_7 ,\op2_assign_reg_360[8]_i_9_n_7 }));
  FDRE \op2_assign_reg_360_reg[9] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\op2_assign_reg_360_reg[8]_i_1_n_13 ),
        .Q(op2_assign_reg_360_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0104_0_i_i_reg_302[0]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(parent_next_V_1_reg_685[0]),
        .I3(parent_next_V_reg_593[0]),
        .O(\p_0104_0_i_i_reg_302[0]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0104_0_i_i_reg_302[1]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(parent_next_V_1_reg_685[1]),
        .I3(parent_next_V_reg_593[1]),
        .O(\p_0104_0_i_i_reg_302[1]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0104_0_i_i_reg_302[2]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(parent_next_V_1_reg_685[2]),
        .I3(parent_next_V_reg_593[2]),
        .O(\p_0104_0_i_i_reg_302[2]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0104_0_i_i_reg_302[3]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(parent_next_V_1_reg_685[3]),
        .I3(parent_next_V_reg_593[3]),
        .O(\p_0104_0_i_i_reg_302[3]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0104_0_i_i_reg_302[4]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(parent_next_V_1_reg_685[4]),
        .I3(parent_next_V_reg_593[4]),
        .O(\p_0104_0_i_i_reg_302[4]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0104_0_i_i_reg_302[5]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(parent_next_V_1_reg_685[5]),
        .I3(parent_next_V_reg_593[5]),
        .O(\p_0104_0_i_i_reg_302[5]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0104_0_i_i_reg_302[6]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(parent_next_V_1_reg_685[6]),
        .I3(parent_next_V_reg_593[6]),
        .O(\p_0104_0_i_i_reg_302[6]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0104_0_i_i_reg_302[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(parent_next_V_1_reg_685[7]),
        .I3(parent_next_V_reg_593[7]),
        .O(\p_0104_0_i_i_reg_302[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0104_0_i_i_reg_302[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(parent_next_V_1_reg_685[8]),
        .I3(parent_next_V_reg_593[8]),
        .O(\p_0104_0_i_i_reg_302[8]_i_1_n_7 ));
  FDRE \p_0104_0_i_i_reg_302_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_0104_0_i_i_reg_302[0]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_302[0]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_302_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_0104_0_i_i_reg_302[1]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_302[1]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_302_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_0104_0_i_i_reg_302[2]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_302[2]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_302_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_0104_0_i_i_reg_302[3]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_302[3]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_302_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_0104_0_i_i_reg_302[4]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_302[4]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_302_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_0104_0_i_i_reg_302[5]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_302[5]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_302_reg[6] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_0104_0_i_i_reg_302[6]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_302[6]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_302_reg[7] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_0104_0_i_i_reg_302[7]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_302[7]),
        .R(1'b0));
  FDRE \p_0104_0_i_i_reg_302_reg[8] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_0104_0_i_i_reg_302[8]_i_1_n_7 ),
        .Q(p_0104_0_i_i_reg_302[8]),
        .R(1'b0));
  FDRE \p_0106_0_i_i_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(child_depth_V_U_n_15),
        .Q(p_0106_0_i_i_reg_351[0]),
        .R(1'b0));
  FDRE \p_0106_0_i_i_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(child_depth_V_U_n_14),
        .Q(p_0106_0_i_i_reg_351[1]),
        .R(1'b0));
  FDRE \p_0106_0_i_i_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(child_depth_V_U_n_13),
        .Q(p_0106_0_i_i_reg_351[2]),
        .R(1'b0));
  FDRE \p_0106_0_i_i_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(child_depth_V_U_n_12),
        .Q(p_0106_0_i_i_reg_351[3]),
        .R(1'b0));
  FDRE \p_0106_0_i_i_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(child_depth_V_U_n_11),
        .Q(p_0106_0_i_i_reg_351[4]),
        .R(1'b0));
  FDRE \p_0106_0_i_i_reg_351_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(child_depth_V_U_n_10),
        .Q(p_0106_0_i_i_reg_351[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_07_0_i_i_reg_331[0]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(\right_curr_V_1_reg_340_reg_n_7_[0] ),
        .I3(right_curr_V_reg_608[0]),
        .O(\p_07_0_i_i_reg_331[0]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_07_0_i_i_reg_331[1]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(\right_curr_V_1_reg_340_reg_n_7_[1] ),
        .I3(right_curr_V_reg_608[1]),
        .O(\p_07_0_i_i_reg_331[1]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_07_0_i_i_reg_331[2]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(\right_curr_V_1_reg_340_reg_n_7_[2] ),
        .I3(right_curr_V_reg_608[2]),
        .O(\p_07_0_i_i_reg_331[2]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_07_0_i_i_reg_331[3]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(\right_curr_V_1_reg_340_reg_n_7_[3] ),
        .I3(right_curr_V_reg_608[3]),
        .O(\p_07_0_i_i_reg_331[3]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_07_0_i_i_reg_331[4]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(\right_curr_V_1_reg_340_reg_n_7_[4] ),
        .I3(right_curr_V_reg_608[4]),
        .O(\p_07_0_i_i_reg_331[4]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_07_0_i_i_reg_331[5]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(\right_curr_V_1_reg_340_reg_n_7_[5] ),
        .I3(right_curr_V_reg_608[5]),
        .O(\p_07_0_i_i_reg_331[5]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_07_0_i_i_reg_331[6]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(\right_curr_V_1_reg_340_reg_n_7_[6] ),
        .I3(right_curr_V_reg_608[6]),
        .O(\p_07_0_i_i_reg_331[6]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_07_0_i_i_reg_331[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(\right_curr_V_1_reg_340_reg_n_7_[7] ),
        .I3(right_curr_V_reg_608[7]),
        .O(\p_07_0_i_i_reg_331[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_07_0_i_i_reg_331[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(\right_curr_V_1_reg_340_reg_n_7_[8] ),
        .I3(right_curr_V_reg_608[8]),
        .O(\p_07_0_i_i_reg_331[8]_i_1_n_7 ));
  FDRE \p_07_0_i_i_reg_331_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_07_0_i_i_reg_331[0]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_331[0]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_331_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_07_0_i_i_reg_331[1]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_331[1]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_331_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_07_0_i_i_reg_331[2]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_331[2]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_331_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_07_0_i_i_reg_331[3]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_331[3]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_331_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_07_0_i_i_reg_331[4]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_331[4]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_331_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_07_0_i_i_reg_331[5]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_331[5]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_331_reg[6] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_07_0_i_i_reg_331[6]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_331[6]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_331_reg[7] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_07_0_i_i_reg_331[7]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_331[7]),
        .R(1'b0));
  FDRE \p_07_0_i_i_reg_331_reg[8] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_07_0_i_i_reg_331[8]_i_1_n_7 ),
        .Q(p_07_0_i_i_reg_331[8]),
        .R(1'b0));
  FDRE \p_097_0_i_i_reg_293_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(child_depth_V_U_n_21),
        .Q(p_097_0_i_i_reg_293[0]),
        .R(1'b0));
  FDRE \p_097_0_i_i_reg_293_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(child_depth_V_U_n_20),
        .Q(p_097_0_i_i_reg_293[1]),
        .R(1'b0));
  FDRE \p_097_0_i_i_reg_293_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(child_depth_V_U_n_19),
        .Q(p_097_0_i_i_reg_293[2]),
        .R(1'b0));
  FDRE \p_097_0_i_i_reg_293_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(child_depth_V_U_n_18),
        .Q(p_097_0_i_i_reg_293[3]),
        .R(1'b0));
  FDRE \p_097_0_i_i_reg_293_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(child_depth_V_U_n_17),
        .Q(p_097_0_i_i_reg_293[4]),
        .R(1'b0));
  FDRE \p_097_0_i_i_reg_293_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(child_depth_V_U_n_16),
        .Q(p_097_0_i_i_reg_293[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_09_0_i_i_reg_311[0]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_curr_V_1_reg_320[0]),
        .I3(left_curr_V_reg_598[0]),
        .O(\p_09_0_i_i_reg_311[0]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_09_0_i_i_reg_311[1]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_curr_V_1_reg_320[1]),
        .I3(left_curr_V_reg_598[1]),
        .O(\p_09_0_i_i_reg_311[1]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_09_0_i_i_reg_311[2]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_curr_V_1_reg_320[2]),
        .I3(left_curr_V_reg_598[2]),
        .O(\p_09_0_i_i_reg_311[2]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_09_0_i_i_reg_311[3]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_curr_V_1_reg_320[3]),
        .I3(left_curr_V_reg_598[3]),
        .O(\p_09_0_i_i_reg_311[3]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_09_0_i_i_reg_311[4]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_curr_V_1_reg_320[4]),
        .I3(left_curr_V_reg_598[4]),
        .O(\p_09_0_i_i_reg_311[4]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_09_0_i_i_reg_311[5]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_curr_V_1_reg_320[5]),
        .I3(left_curr_V_reg_598[5]),
        .O(\p_09_0_i_i_reg_311[5]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_09_0_i_i_reg_311[6]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_curr_V_1_reg_320[6]),
        .I3(left_curr_V_reg_598[6]),
        .O(\p_09_0_i_i_reg_311[6]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_09_0_i_i_reg_311[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_curr_V_1_reg_320[7]),
        .I3(left_curr_V_reg_598[7]),
        .O(\p_09_0_i_i_reg_311[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_09_0_i_i_reg_311[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(left_curr_V_1_reg_320[8]),
        .I3(left_curr_V_reg_598[8]),
        .O(\p_09_0_i_i_reg_311[8]_i_1_n_7 ));
  FDRE \p_09_0_i_i_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_09_0_i_i_reg_311[0]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_311[0]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_09_0_i_i_reg_311[1]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_311[1]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_311_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_09_0_i_i_reg_311[2]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_311[2]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_311_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_09_0_i_i_reg_311[3]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_311[3]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_311_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_09_0_i_i_reg_311[4]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_311[4]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_311_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_09_0_i_i_reg_311[5]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_311[5]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_311_reg[6] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_09_0_i_i_reg_311[6]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_311[6]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_311_reg[7] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_09_0_i_i_reg_311[7]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_311[7]),
        .R(1'b0));
  FDRE \p_09_0_i_i_reg_311_reg[8] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\p_09_0_i_i_reg_311[8]_i_1_n_7 ),
        .Q(p_09_0_i_i_reg_311[8]),
        .R(1'b0));
  FDRE \parent_next_V_1_reg_685_reg[0] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(D[0]),
        .Q(parent_next_V_1_reg_685[0]),
        .R(1'b0));
  FDRE \parent_next_V_1_reg_685_reg[1] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(D[1]),
        .Q(parent_next_V_1_reg_685[1]),
        .R(1'b0));
  FDRE \parent_next_V_1_reg_685_reg[2] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(D[2]),
        .Q(parent_next_V_1_reg_685[2]),
        .R(1'b0));
  FDRE \parent_next_V_1_reg_685_reg[3] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(D[3]),
        .Q(parent_next_V_1_reg_685[3]),
        .R(1'b0));
  FDRE \parent_next_V_1_reg_685_reg[4] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(D[4]),
        .Q(parent_next_V_1_reg_685[4]),
        .R(1'b0));
  FDRE \parent_next_V_1_reg_685_reg[5] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(D[5]),
        .Q(parent_next_V_1_reg_685[5]),
        .R(1'b0));
  FDRE \parent_next_V_1_reg_685_reg[6] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(D[6]),
        .Q(parent_next_V_1_reg_685[6]),
        .R(1'b0));
  FDRE \parent_next_V_1_reg_685_reg[7] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(D[7]),
        .Q(parent_next_V_1_reg_685[7]),
        .R(1'b0));
  FDRE \parent_next_V_1_reg_685_reg[8] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(D[8]),
        .Q(parent_next_V_1_reg_685[8]),
        .R(1'b0));
  FDRE \parent_next_V_reg_593_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\parent_next_V_reg_593_reg[8]_0 [0]),
        .Q(parent_next_V_reg_593[0]),
        .R(1'b0));
  FDRE \parent_next_V_reg_593_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\parent_next_V_reg_593_reg[8]_0 [1]),
        .Q(parent_next_V_reg_593[1]),
        .R(1'b0));
  FDRE \parent_next_V_reg_593_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\parent_next_V_reg_593_reg[8]_0 [2]),
        .Q(parent_next_V_reg_593[2]),
        .R(1'b0));
  FDRE \parent_next_V_reg_593_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\parent_next_V_reg_593_reg[8]_0 [3]),
        .Q(parent_next_V_reg_593[3]),
        .R(1'b0));
  FDRE \parent_next_V_reg_593_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\parent_next_V_reg_593_reg[8]_0 [4]),
        .Q(parent_next_V_reg_593[4]),
        .R(1'b0));
  FDRE \parent_next_V_reg_593_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\parent_next_V_reg_593_reg[8]_0 [5]),
        .Q(parent_next_V_reg_593[5]),
        .R(1'b0));
  FDRE \parent_next_V_reg_593_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\parent_next_V_reg_593_reg[8]_0 [6]),
        .Q(parent_next_V_reg_593[6]),
        .R(1'b0));
  FDRE \parent_next_V_reg_593_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\parent_next_V_reg_593_reg[8]_0 [7]),
        .Q(parent_next_V_reg_593[7]),
        .R(1'b0));
  FDRE \parent_next_V_reg_593_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\parent_next_V_reg_593_reg[8]_0 [8]),
        .Q(parent_next_V_reg_593[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hABAAACAA)) 
    \phi_ln700_i_i_reg_370[0]_i_1 
       (.I0(\phi_ln700_i_i_reg_370_reg_n_7_[0] ),
        .I1(icmp_ln883_1_fu_478_p2),
        .I2(tmp_fu_452_p3),
        .I3(Q[3]),
        .I4(icmp_ln883_fu_472_p2),
        .O(\phi_ln700_i_i_reg_370[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hA8AAA3AA)) 
    \phi_ln700_i_i_reg_370[1]_i_1 
       (.I0(\phi_ln700_i_i_reg_370_reg_n_7_[1] ),
        .I1(icmp_ln883_1_fu_478_p2),
        .I2(tmp_fu_452_p3),
        .I3(Q[3]),
        .I4(icmp_ln883_fu_472_p2),
        .O(\phi_ln700_i_i_reg_370[1]_i_1_n_7 ));
  FDRE \phi_ln700_i_i_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\phi_ln700_i_i_reg_370[0]_i_1_n_7 ),
        .Q(\phi_ln700_i_i_reg_370_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \phi_ln700_i_i_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\phi_ln700_i_i_reg_370[1]_i_1_n_7 ),
        .Q(\phi_ln700_i_i_reg_370_reg_n_7_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAC0CF)) 
    ram_reg_i_10__1
       (.I0(ram_reg[0]),
        .I1(\op2_assign_reg_360_reg[7]_0 [0]),
        .I2(Q[3]),
        .I3(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I4(iptr),
        .O(\op_assign_reg_310_reg[1] [0]));
  LUT5 #(
    .INIT(32'h8B8BFF00)) 
    ram_reg_i_10__2
       (.I0(\op2_assign_reg_360_reg[7]_0 [0]),
        .I1(Q[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I3(ram_reg[0]),
        .I4(iptr),
        .O(\op_assign_reg_310_reg[7] [0]));
  LUT5 #(
    .INIT(32'hAAAAC0CF)) 
    ram_reg_i_10__3
       (.I0(ram_reg_0[0]),
        .I1(\op2_assign_reg_360_reg[7]_0 [0]),
        .I2(Q[3]),
        .I3(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I4(iptr_0),
        .O(\right_V_addr_reg_835_reg[1] [0]));
  LUT5 #(
    .INIT(32'h8B8BFF00)) 
    ram_reg_i_10__4
       (.I0(\op2_assign_reg_360_reg[7]_0 [0]),
        .I1(Q[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I3(ram_reg_0[0]),
        .I4(iptr_0),
        .O(\right_V_addr_reg_835_reg[7] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11__10
       (.I0(compute_bit_length_U0_right_V_address1),
        .I1(iptr),
        .O(\iptr_reg[0]_2 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__11
       (.I0(compute_bit_length_U0_right_V_address1),
        .I1(iptr_1),
        .O(\iptr_reg[0]_3 [6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11__12
       (.I0(compute_bit_length_U0_right_V_address1),
        .I1(iptr_1),
        .O(\iptr_reg[0]_4 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__7
       (.I0(compute_bit_length_U0_right_V_address1),
        .I1(iptr_0),
        .O(\iptr_reg[0] [6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11__8
       (.I0(compute_bit_length_U0_right_V_address1),
        .I1(iptr_0),
        .O(\iptr_reg[0]_0 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__9
       (.I0(compute_bit_length_U0_right_V_address1),
        .I1(iptr),
        .O(\iptr_reg[0]_1 [6]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    ram_reg_i_12__10
       (.I0(zext_ln13_reg_543[4]),
        .I1(zext_ln13_reg_543[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I3(zext_ln13_reg_543[5]),
        .I4(zext_ln13_reg_543[6]),
        .I5(iptr),
        .O(\iptr_reg[0]_2 [5]));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    ram_reg_i_12__11
       (.I0(zext_ln13_reg_543[4]),
        .I1(zext_ln13_reg_543[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I3(zext_ln13_reg_543[5]),
        .I4(zext_ln13_reg_543[6]),
        .I5(iptr_1),
        .O(\iptr_reg[0]_3 [5]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    ram_reg_i_12__12
       (.I0(zext_ln13_reg_543[4]),
        .I1(zext_ln13_reg_543[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I3(zext_ln13_reg_543[5]),
        .I4(zext_ln13_reg_543[6]),
        .I5(iptr_1),
        .O(\iptr_reg[0]_4 [5]));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    ram_reg_i_12__7
       (.I0(zext_ln13_reg_543[4]),
        .I1(zext_ln13_reg_543[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I3(zext_ln13_reg_543[5]),
        .I4(zext_ln13_reg_543[6]),
        .I5(iptr_0),
        .O(\iptr_reg[0] [5]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    ram_reg_i_12__8
       (.I0(zext_ln13_reg_543[4]),
        .I1(zext_ln13_reg_543[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I3(zext_ln13_reg_543[5]),
        .I4(zext_ln13_reg_543[6]),
        .I5(iptr_0),
        .O(\iptr_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    ram_reg_i_12__9
       (.I0(zext_ln13_reg_543[4]),
        .I1(zext_ln13_reg_543[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I3(zext_ln13_reg_543[5]),
        .I4(zext_ln13_reg_543[6]),
        .I5(iptr),
        .O(\iptr_reg[0]_1 [5]));
  LUT5 #(
    .INIT(32'h0000FE01)) 
    ram_reg_i_13__10
       (.I0(zext_ln13_reg_543[4]),
        .I1(zext_ln13_reg_543[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I3(zext_ln13_reg_543[5]),
        .I4(iptr),
        .O(\iptr_reg[0]_2 [4]));
  LUT5 #(
    .INIT(32'hFE010000)) 
    ram_reg_i_13__11
       (.I0(zext_ln13_reg_543[4]),
        .I1(zext_ln13_reg_543[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I3(zext_ln13_reg_543[5]),
        .I4(iptr_1),
        .O(\iptr_reg[0]_3 [4]));
  LUT5 #(
    .INIT(32'h0000FE01)) 
    ram_reg_i_13__12
       (.I0(zext_ln13_reg_543[4]),
        .I1(zext_ln13_reg_543[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I3(zext_ln13_reg_543[5]),
        .I4(iptr_1),
        .O(\iptr_reg[0]_4 [4]));
  LUT5 #(
    .INIT(32'hFE010000)) 
    ram_reg_i_13__7
       (.I0(zext_ln13_reg_543[4]),
        .I1(zext_ln13_reg_543[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I3(zext_ln13_reg_543[5]),
        .I4(iptr_0),
        .O(\iptr_reg[0] [4]));
  LUT5 #(
    .INIT(32'h0000FE01)) 
    ram_reg_i_13__8
       (.I0(zext_ln13_reg_543[4]),
        .I1(zext_ln13_reg_543[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I3(zext_ln13_reg_543[5]),
        .I4(iptr_0),
        .O(\iptr_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'hFE010000)) 
    ram_reg_i_13__9
       (.I0(zext_ln13_reg_543[4]),
        .I1(zext_ln13_reg_543[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I3(zext_ln13_reg_543[5]),
        .I4(iptr),
        .O(\iptr_reg[0]_1 [4]));
  LUT4 #(
    .INIT(16'h00E1)) 
    ram_reg_i_14__10
       (.I0(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I1(zext_ln13_reg_543[3]),
        .I2(zext_ln13_reg_543[4]),
        .I3(iptr),
        .O(\iptr_reg[0]_2 [3]));
  LUT4 #(
    .INIT(16'hE100)) 
    ram_reg_i_14__11
       (.I0(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I1(zext_ln13_reg_543[3]),
        .I2(zext_ln13_reg_543[4]),
        .I3(iptr_1),
        .O(\iptr_reg[0]_3 [3]));
  LUT4 #(
    .INIT(16'h00E1)) 
    ram_reg_i_14__12
       (.I0(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I1(zext_ln13_reg_543[3]),
        .I2(zext_ln13_reg_543[4]),
        .I3(iptr_1),
        .O(\iptr_reg[0]_4 [3]));
  LUT4 #(
    .INIT(16'hE100)) 
    ram_reg_i_14__7
       (.I0(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I1(zext_ln13_reg_543[3]),
        .I2(zext_ln13_reg_543[4]),
        .I3(iptr_0),
        .O(\iptr_reg[0] [3]));
  LUT4 #(
    .INIT(16'h00E1)) 
    ram_reg_i_14__8
       (.I0(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I1(zext_ln13_reg_543[3]),
        .I2(zext_ln13_reg_543[4]),
        .I3(iptr_0),
        .O(\iptr_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hE100)) 
    ram_reg_i_14__9
       (.I0(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I1(zext_ln13_reg_543[3]),
        .I2(zext_ln13_reg_543[4]),
        .I3(iptr),
        .O(\iptr_reg[0]_1 [3]));
  LUT3 #(
    .INIT(8'h90)) 
    ram_reg_i_15__10
       (.I0(zext_ln13_reg_543[3]),
        .I1(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I2(iptr_1),
        .O(\iptr_reg[0]_3 [2]));
  LUT3 #(
    .INIT(8'h09)) 
    ram_reg_i_15__11
       (.I0(zext_ln13_reg_543[3]),
        .I1(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I2(iptr_1),
        .O(\iptr_reg[0]_4 [2]));
  LUT3 #(
    .INIT(8'h90)) 
    ram_reg_i_15__6
       (.I0(zext_ln13_reg_543[3]),
        .I1(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I2(iptr_0),
        .O(\iptr_reg[0] [2]));
  LUT3 #(
    .INIT(8'h09)) 
    ram_reg_i_15__7
       (.I0(zext_ln13_reg_543[3]),
        .I1(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I2(iptr_0),
        .O(\iptr_reg[0]_0 [2]));
  LUT3 #(
    .INIT(8'h90)) 
    ram_reg_i_15__8
       (.I0(zext_ln13_reg_543[3]),
        .I1(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I2(iptr),
        .O(\iptr_reg[0]_1 [2]));
  LUT3 #(
    .INIT(8'h09)) 
    ram_reg_i_15__9
       (.I0(zext_ln13_reg_543[3]),
        .I1(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I2(iptr),
        .O(\iptr_reg[0]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__10
       (.I0(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I1(iptr_0),
        .O(\iptr_reg[0] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_17__4
       (.I0(ap_CS_fsm_state2),
        .I1(Q[4]),
        .O(WEA));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17__5
       (.I0(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I1(iptr_1),
        .O(\iptr_reg[0]_4 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__6
       (.I0(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I1(iptr_1),
        .O(\iptr_reg[0]_3 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17__7
       (.I0(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I1(iptr),
        .O(\iptr_reg[0]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__8
       (.I0(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I1(iptr),
        .O(\iptr_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17__9
       (.I0(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I1(iptr_0),
        .O(\iptr_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__10
       (.I0(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I1(iptr_0),
        .O(\iptr_reg[0] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_18__5
       (.I0(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I1(iptr_1),
        .O(\iptr_reg[0]_4 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__6
       (.I0(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I1(iptr_1),
        .O(\iptr_reg[0]_3 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_18__7
       (.I0(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I1(iptr),
        .O(\iptr_reg[0]_2 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__8
       (.I0(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I1(iptr),
        .O(\iptr_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_18__9
       (.I0(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I1(iptr_0),
        .O(\iptr_reg[0]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__11
       (.I0(\zext_ln544_7_reg_655_reg_n_7_[5] ),
        .I1(Q[4]),
        .I2(i_0_i_i_reg_282_reg[5]),
        .O(\zext_ln544_7_reg_655_reg[5]_0 [5]));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    ram_reg_i_30__4
       (.I0(ram_reg_i_40__3_n_7),
        .I1(zext_ln13_reg_543[7]),
        .I2(ram_reg_i_41__3_n_7),
        .I3(Q[3]),
        .I4(\op2_assign_reg_360_reg[7]_0 [7]),
        .O(compute_bit_length_U0_right_V_address0[7]));
  LUT6 #(
    .INIT(64'hFF00C9C900FFC9C9)) 
    ram_reg_i_31__4
       (.I0(zext_ln13_reg_543[5]),
        .I1(zext_ln13_reg_543[6]),
        .I2(\i_reg_558[9]_i_2_n_7 ),
        .I3(ram_reg_i_42__3_n_7),
        .I4(Q[3]),
        .I5(\op2_assign_reg_360_reg[7]_0 [6]),
        .O(compute_bit_length_U0_right_V_address0[6]));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    ram_reg_i_32__4
       (.I0(\i_reg_558[9]_i_2_n_7 ),
        .I1(zext_ln13_reg_543[5]),
        .I2(ram_reg_i_43__2_n_7),
        .I3(Q[3]),
        .I4(\op2_assign_reg_360_reg[7]_0 [5]),
        .O(compute_bit_length_U0_right_V_address0[5]));
  LUT6 #(
    .INIT(64'hFFFCAAAA0003AAAA)) 
    ram_reg_i_33__3
       (.I0(\i_reg_558[4]_i_1_n_7 ),
        .I1(\op2_assign_reg_360_reg[7]_0 [1]),
        .I2(\op2_assign_reg_360_reg[7]_0 [2]),
        .I3(\op2_assign_reg_360_reg[7]_0 [3]),
        .I4(Q[3]),
        .I5(\op2_assign_reg_360_reg[7]_0 [4]),
        .O(compute_bit_length_U0_right_V_address0[4]));
  LUT5 #(
    .INIT(32'hFCAA03AA)) 
    ram_reg_i_34__3
       (.I0(\i_reg_558[3]_i_1_n_7 ),
        .I1(\op2_assign_reg_360_reg[7]_0 [2]),
        .I2(\op2_assign_reg_360_reg[7]_0 [1]),
        .I3(Q[3]),
        .I4(\op2_assign_reg_360_reg[7]_0 [3]),
        .O(compute_bit_length_U0_right_V_address0[3]));
  LUT6 #(
    .INIT(64'hFF9500950095FF95)) 
    ram_reg_i_35__3
       (.I0(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I1(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I3(Q[3]),
        .I4(\op2_assign_reg_360_reg[7]_0 [1]),
        .I5(\op2_assign_reg_360_reg[7]_0 [2]),
        .O(compute_bit_length_U0_right_V_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4774)) 
    ram_reg_i_36__3
       (.I0(\op2_assign_reg_360_reg[7]_0 [1]),
        .I1(Q[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I3(\zext_ln13_reg_543_reg[2]_0 [0]),
        .O(compute_bit_length_U0_right_V_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    ram_reg_i_37__3
       (.I0(\op2_assign_reg_360_reg[7]_0 [0]),
        .I1(Q[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [0]),
        .O(compute_bit_length_U0_right_V_address0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    ram_reg_i_38__3
       (.I0(zext_ln13_reg_543[6]),
        .I1(zext_ln13_reg_543[5]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [2]),
        .I3(zext_ln13_reg_543[3]),
        .I4(zext_ln13_reg_543[4]),
        .I5(zext_ln13_reg_543[7]),
        .O(compute_bit_length_U0_right_V_address1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__16
       (.I0(\zext_ln544_7_reg_655_reg_n_7_[4] ),
        .I1(Q[4]),
        .I2(i_0_i_i_reg_282_reg[4]),
        .O(\zext_ln544_7_reg_655_reg[5]_0 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3__2
       (.I0(compute_bit_length_U0_right_V_address0[7]),
        .I1(ram_reg[7]),
        .I2(iptr),
        .O(\op_assign_reg_310_reg[7] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3__4
       (.I0(compute_bit_length_U0_right_V_address0[7]),
        .I1(ram_reg_0[7]),
        .I2(iptr_0),
        .O(\right_V_addr_reg_835_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_40__3
       (.I0(zext_ln13_reg_543[5]),
        .I1(zext_ln13_reg_543[6]),
        .I2(\i_reg_558[9]_i_2_n_7 ),
        .O(ram_reg_i_40__3_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_41__3
       (.I0(\op2_assign_reg_360_reg[7]_0 [5]),
        .I1(\op2_assign_reg_360_reg[7]_0 [3]),
        .I2(\op2_assign_reg_360_reg[7]_0 [2]),
        .I3(\op2_assign_reg_360_reg[7]_0 [1]),
        .I4(\op2_assign_reg_360_reg[7]_0 [4]),
        .I5(\op2_assign_reg_360_reg[7]_0 [6]),
        .O(ram_reg_i_41__3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_42__3
       (.I0(\op2_assign_reg_360_reg[7]_0 [4]),
        .I1(\op2_assign_reg_360_reg[7]_0 [1]),
        .I2(\op2_assign_reg_360_reg[7]_0 [2]),
        .I3(\op2_assign_reg_360_reg[7]_0 [3]),
        .I4(\op2_assign_reg_360_reg[7]_0 [5]),
        .O(ram_reg_i_42__3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_43__2
       (.I0(\op2_assign_reg_360_reg[7]_0 [3]),
        .I1(\op2_assign_reg_360_reg[7]_0 [2]),
        .I2(\op2_assign_reg_360_reg[7]_0 [1]),
        .I3(\op2_assign_reg_360_reg[7]_0 [4]),
        .O(ram_reg_i_43__2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__16
       (.I0(\zext_ln544_7_reg_655_reg_n_7_[3] ),
        .I1(Q[4]),
        .I2(i_0_i_i_reg_282_reg[3]),
        .O(\zext_ln544_7_reg_655_reg[5]_0 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4__2
       (.I0(compute_bit_length_U0_right_V_address0[6]),
        .I1(ram_reg[6]),
        .I2(iptr),
        .O(\op_assign_reg_310_reg[7] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4__4
       (.I0(compute_bit_length_U0_right_V_address0[6]),
        .I1(ram_reg_0[6]),
        .I2(iptr_0),
        .O(\right_V_addr_reg_835_reg[7] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__16
       (.I0(\zext_ln544_7_reg_655_reg_n_7_[2] ),
        .I1(Q[4]),
        .I2(i_0_i_i_reg_282_reg[2]),
        .O(\zext_ln544_7_reg_655_reg[5]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5__2
       (.I0(compute_bit_length_U0_right_V_address0[5]),
        .I1(ram_reg[5]),
        .I2(iptr),
        .O(\op_assign_reg_310_reg[7] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5__4
       (.I0(compute_bit_length_U0_right_V_address0[5]),
        .I1(ram_reg_0[5]),
        .I2(iptr_0),
        .O(\right_V_addr_reg_835_reg[7] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__16
       (.I0(\zext_ln544_7_reg_655_reg_n_7_[1] ),
        .I1(Q[4]),
        .I2(i_0_i_i_reg_282_reg[1]),
        .O(\zext_ln544_7_reg_655_reg[5]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6__2
       (.I0(compute_bit_length_U0_right_V_address0[4]),
        .I1(ram_reg[4]),
        .I2(iptr),
        .O(\op_assign_reg_310_reg[7] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6__4
       (.I0(compute_bit_length_U0_right_V_address0[4]),
        .I1(ram_reg_0[4]),
        .I2(iptr_0),
        .O(\right_V_addr_reg_835_reg[7] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__14
       (.I0(\zext_ln544_7_reg_655_reg_n_7_[0] ),
        .I1(Q[4]),
        .I2(i_0_i_i_reg_282_reg[0]),
        .O(\zext_ln544_7_reg_655_reg[5]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7__2
       (.I0(compute_bit_length_U0_right_V_address0[3]),
        .I1(ram_reg[3]),
        .I2(iptr),
        .O(\op_assign_reg_310_reg[7] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7__4
       (.I0(compute_bit_length_U0_right_V_address0[3]),
        .I1(ram_reg_0[3]),
        .I2(iptr_0),
        .O(\right_V_addr_reg_835_reg[7] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8__2
       (.I0(compute_bit_length_U0_right_V_address0[2]),
        .I1(ram_reg[2]),
        .I2(iptr),
        .O(\op_assign_reg_310_reg[7] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8__4
       (.I0(compute_bit_length_U0_right_V_address0[2]),
        .I1(ram_reg_0[2]),
        .I2(iptr_0),
        .O(\right_V_addr_reg_835_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA303F3F30)) 
    ram_reg_i_9__1
       (.I0(ram_reg[1]),
        .I1(\op2_assign_reg_360_reg[7]_0 [1]),
        .I2(Q[3]),
        .I3(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I4(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I5(iptr),
        .O(\op_assign_reg_310_reg[1] [1]));
  LUT6 #(
    .INIT(64'h47744774FFFF0000)) 
    ram_reg_i_9__2
       (.I0(\op2_assign_reg_360_reg[7]_0 [1]),
        .I1(Q[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I3(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I4(ram_reg[1]),
        .I5(iptr),
        .O(\op_assign_reg_310_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAA303F3F30)) 
    ram_reg_i_9__3
       (.I0(ram_reg_0[1]),
        .I1(\op2_assign_reg_360_reg[7]_0 [1]),
        .I2(Q[3]),
        .I3(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I4(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I5(iptr_0),
        .O(\right_V_addr_reg_835_reg[1] [1]));
  LUT6 #(
    .INIT(64'h47744774FFFF0000)) 
    ram_reg_i_9__4
       (.I0(\op2_assign_reg_360_reg[7]_0 [1]),
        .I1(Q[3]),
        .I2(\zext_ln13_reg_543_reg[2]_0 [1]),
        .I3(\zext_ln13_reg_543_reg[2]_0 [0]),
        .I4(ram_reg_0[1]),
        .I5(iptr_0),
        .O(\right_V_addr_reg_835_reg[7] [1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \right_curr_V_1_reg_340[0]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(right_next_V_1_reg_695[0]),
        .I3(right_next_V_reg_613[0]),
        .O(\right_curr_V_1_reg_340[0]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \right_curr_V_1_reg_340[1]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(right_next_V_1_reg_695[1]),
        .I3(right_next_V_reg_613[1]),
        .O(\right_curr_V_1_reg_340[1]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \right_curr_V_1_reg_340[2]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(right_next_V_1_reg_695[2]),
        .I3(right_next_V_reg_613[2]),
        .O(\right_curr_V_1_reg_340[2]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \right_curr_V_1_reg_340[3]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(right_next_V_1_reg_695[3]),
        .I3(right_next_V_reg_613[3]),
        .O(\right_curr_V_1_reg_340[3]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \right_curr_V_1_reg_340[4]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(right_next_V_1_reg_695[4]),
        .I3(right_next_V_reg_613[4]),
        .O(\right_curr_V_1_reg_340[4]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \right_curr_V_1_reg_340[5]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(right_next_V_1_reg_695[5]),
        .I3(right_next_V_reg_613[5]),
        .O(\right_curr_V_1_reg_340[5]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \right_curr_V_1_reg_340[6]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(right_next_V_1_reg_695[6]),
        .I3(right_next_V_reg_613[6]),
        .O(\right_curr_V_1_reg_340[6]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \right_curr_V_1_reg_340[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(right_next_V_1_reg_695[7]),
        .I3(right_next_V_reg_613[7]),
        .O(\right_curr_V_1_reg_340[7]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \right_curr_V_1_reg_340[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(ap_CS_fsm_state5),
        .O(right_curr_V_1_reg_340));
  LUT4 #(
    .INIT(16'hFD20)) 
    \right_curr_V_1_reg_340[8]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .I2(right_next_V_1_reg_695[8]),
        .I3(right_next_V_reg_613[8]),
        .O(\right_curr_V_1_reg_340[8]_i_2_n_7 ));
  FDRE \right_curr_V_1_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\right_curr_V_1_reg_340[0]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_340_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\right_curr_V_1_reg_340[1]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_340_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\right_curr_V_1_reg_340[2]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_340_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\right_curr_V_1_reg_340[3]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_340_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\right_curr_V_1_reg_340[4]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_340_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\right_curr_V_1_reg_340[5]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_340_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\right_curr_V_1_reg_340[6]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_340_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\right_curr_V_1_reg_340[7]_i_1_n_7 ),
        .Q(\right_curr_V_1_reg_340_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \right_curr_V_1_reg_340_reg[8] 
       (.C(ap_clk),
        .CE(right_curr_V_1_reg_340),
        .D(\right_curr_V_1_reg_340[8]_i_2_n_7 ),
        .Q(\right_curr_V_1_reg_340_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \right_curr_V_reg_608_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_curr_V_reg_608_reg[8]_0 [0]),
        .Q(right_curr_V_reg_608[0]),
        .R(1'b0));
  FDRE \right_curr_V_reg_608_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_curr_V_reg_608_reg[8]_0 [1]),
        .Q(right_curr_V_reg_608[1]),
        .R(1'b0));
  FDRE \right_curr_V_reg_608_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_curr_V_reg_608_reg[8]_0 [2]),
        .Q(right_curr_V_reg_608[2]),
        .R(1'b0));
  FDRE \right_curr_V_reg_608_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_curr_V_reg_608_reg[8]_0 [3]),
        .Q(right_curr_V_reg_608[3]),
        .R(1'b0));
  FDRE \right_curr_V_reg_608_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_curr_V_reg_608_reg[8]_0 [4]),
        .Q(right_curr_V_reg_608[4]),
        .R(1'b0));
  FDRE \right_curr_V_reg_608_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_curr_V_reg_608_reg[8]_0 [5]),
        .Q(right_curr_V_reg_608[5]),
        .R(1'b0));
  FDRE \right_curr_V_reg_608_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_curr_V_reg_608_reg[8]_0 [6]),
        .Q(right_curr_V_reg_608[6]),
        .R(1'b0));
  FDRE \right_curr_V_reg_608_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_curr_V_reg_608_reg[8]_0 [7]),
        .Q(right_curr_V_reg_608[7]),
        .R(1'b0));
  FDRE \right_curr_V_reg_608_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_curr_V_reg_608_reg[8]_0 [8]),
        .Q(right_curr_V_reg_608[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \right_next_V_1_reg_695[8]_i_1 
       (.I0(Q[4]),
        .I1(\tmp_reg_643_reg_n_7_[0] ),
        .O(left_next_V_1_reg_6900));
  FDRE \right_next_V_1_reg_695_reg[0] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\right_curr_V_reg_608_reg[8]_0 [0]),
        .Q(right_next_V_1_reg_695[0]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_695_reg[1] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\right_curr_V_reg_608_reg[8]_0 [1]),
        .Q(right_next_V_1_reg_695[1]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_695_reg[2] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\right_curr_V_reg_608_reg[8]_0 [2]),
        .Q(right_next_V_1_reg_695[2]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_695_reg[3] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\right_curr_V_reg_608_reg[8]_0 [3]),
        .Q(right_next_V_1_reg_695[3]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_695_reg[4] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\right_curr_V_reg_608_reg[8]_0 [4]),
        .Q(right_next_V_1_reg_695[4]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_695_reg[5] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\right_curr_V_reg_608_reg[8]_0 [5]),
        .Q(right_next_V_1_reg_695[5]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_695_reg[6] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\right_curr_V_reg_608_reg[8]_0 [6]),
        .Q(right_next_V_1_reg_695[6]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_695_reg[7] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\right_curr_V_reg_608_reg[8]_0 [7]),
        .Q(right_next_V_1_reg_695[7]),
        .R(1'b0));
  FDRE \right_next_V_1_reg_695_reg[8] 
       (.C(ap_clk),
        .CE(left_next_V_1_reg_6900),
        .D(\right_curr_V_reg_608_reg[8]_0 [8]),
        .Q(right_next_V_1_reg_695[8]),
        .R(1'b0));
  FDRE \right_next_V_reg_613_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_next_V_reg_613_reg[8]_0 [0]),
        .Q(right_next_V_reg_613[0]),
        .R(1'b0));
  FDRE \right_next_V_reg_613_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_next_V_reg_613_reg[8]_0 [1]),
        .Q(right_next_V_reg_613[1]),
        .R(1'b0));
  FDRE \right_next_V_reg_613_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_next_V_reg_613_reg[8]_0 [2]),
        .Q(right_next_V_reg_613[2]),
        .R(1'b0));
  FDRE \right_next_V_reg_613_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_next_V_reg_613_reg[8]_0 [3]),
        .Q(right_next_V_reg_613[3]),
        .R(1'b0));
  FDRE \right_next_V_reg_613_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_next_V_reg_613_reg[8]_0 [4]),
        .Q(right_next_V_reg_613[4]),
        .R(1'b0));
  FDRE \right_next_V_reg_613_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_next_V_reg_613_reg[8]_0 [5]),
        .Q(right_next_V_reg_613[5]),
        .R(1'b0));
  FDRE \right_next_V_reg_613_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_next_V_reg_613_reg[8]_0 [6]),
        .Q(right_next_V_reg_613[6]),
        .R(1'b0));
  FDRE \right_next_V_reg_613_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_next_V_reg_613_reg[8]_0 [7]),
        .Q(right_next_V_reg_613[7]),
        .R(1'b0));
  FDRE \right_next_V_reg_613_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\right_next_V_reg_613_reg[8]_0 [8]),
        .Q(right_next_V_reg_613[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_643[0]_i_1 
       (.I0(tmp_fu_452_p3),
        .I1(Q[3]),
        .I2(\tmp_reg_643_reg_n_7_[0] ),
        .O(\tmp_reg_643[0]_i_1_n_7 ));
  FDRE \tmp_reg_643_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_643[0]_i_1_n_7 ),
        .Q(\tmp_reg_643_reg_n_7_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \zext_ln13_reg_543[8]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_reg),
        .I2(left_V_t_empty_n),
        .I3(parent_V_t_empty_n),
        .I4(right_V_t_empty_n),
        .I5(extLd_loc_c20_empty_n),
        .O(compute_bit_length_U0_extLd_loc_read));
  FDRE \zext_ln13_reg_543_reg[0] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(\zext_ln13_reg_543_reg[8]_0 [0]),
        .Q(\zext_ln13_reg_543_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln13_reg_543_reg[1] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(\zext_ln13_reg_543_reg[8]_0 [1]),
        .Q(\zext_ln13_reg_543_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln13_reg_543_reg[2] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(\zext_ln13_reg_543_reg[8]_0 [2]),
        .Q(\zext_ln13_reg_543_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln13_reg_543_reg[3] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(\zext_ln13_reg_543_reg[8]_0 [3]),
        .Q(zext_ln13_reg_543[3]),
        .R(1'b0));
  FDRE \zext_ln13_reg_543_reg[4] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(\zext_ln13_reg_543_reg[8]_0 [4]),
        .Q(zext_ln13_reg_543[4]),
        .R(1'b0));
  FDRE \zext_ln13_reg_543_reg[5] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(\zext_ln13_reg_543_reg[8]_0 [5]),
        .Q(zext_ln13_reg_543[5]),
        .R(1'b0));
  FDRE \zext_ln13_reg_543_reg[6] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(\zext_ln13_reg_543_reg[8]_0 [6]),
        .Q(zext_ln13_reg_543[6]),
        .R(1'b0));
  FDRE \zext_ln13_reg_543_reg[7] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(\zext_ln13_reg_543_reg[8]_0 [7]),
        .Q(zext_ln13_reg_543[7]),
        .R(1'b0));
  FDRE \zext_ln13_reg_543_reg[8] 
       (.C(ap_clk),
        .CE(compute_bit_length_U0_extLd_loc_read),
        .D(\zext_ln13_reg_543_reg[8]_0 [8]),
        .Q(zext_ln13_reg_543[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0444)) 
    \zext_ln544_7_reg_655[5]_i_1 
       (.I0(tmp_fu_452_p3),
        .I1(Q[3]),
        .I2(icmp_ln883_fu_472_p2),
        .I3(icmp_ln883_1_fu_478_p2),
        .O(internal_length_hist_2_reg_6600));
  FDRE \zext_ln544_7_reg_655_reg[0] 
       (.C(ap_clk),
        .CE(internal_length_hist_2_reg_6600),
        .D(length_V_fu_460_p2[0]),
        .Q(\zext_ln544_7_reg_655_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \zext_ln544_7_reg_655_reg[1] 
       (.C(ap_clk),
        .CE(internal_length_hist_2_reg_6600),
        .D(length_V_fu_460_p2[1]),
        .Q(\zext_ln544_7_reg_655_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \zext_ln544_7_reg_655_reg[2] 
       (.C(ap_clk),
        .CE(internal_length_hist_2_reg_6600),
        .D(length_V_fu_460_p2[2]),
        .Q(\zext_ln544_7_reg_655_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \zext_ln544_7_reg_655_reg[3] 
       (.C(ap_clk),
        .CE(internal_length_hist_2_reg_6600),
        .D(length_V_fu_460_p2[3]),
        .Q(\zext_ln544_7_reg_655_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \zext_ln544_7_reg_655_reg[4] 
       (.C(ap_clk),
        .CE(internal_length_hist_2_reg_6600),
        .D(length_V_fu_460_p2[4]),
        .Q(\zext_ln544_7_reg_655_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \zext_ln544_7_reg_655_reg[5] 
       (.C(ap_clk),
        .CE(internal_length_hist_2_reg_6600),
        .D(length_V_fu_460_p2[5]),
        .Q(\zext_ln544_7_reg_655_reg_n_7_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "compute_bit_lengtjbC" *) 
module design_1_huffman_encoding_0_1_compute_bit_lengtjbC
   (\p_0106_0_i_i_reg_351_reg[1] ,
    E,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    ram_reg,
    DOADO,
    ram_reg_0,
    prev_tptr,
    D,
    tmp_fu_452_p3,
    ram_reg_1,
    \p_097_0_i_i_reg_293_reg[5] ,
    \p_0106_0_i_i_reg_351_reg[5] );
  output [1:0]\p_0106_0_i_i_reg_351_reg[1] ;
  output [0:0]E;
  output [5:0]\ap_CS_fsm_reg[7] ;
  output [5:0]\ap_CS_fsm_reg[7]_0 ;
  input ap_clk;
  input [7:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [3:0]DIADI;
  input [4:0]Q;
  input [6:0]ram_reg;
  input [3:0]DOADO;
  input [3:0]ram_reg_0;
  input prev_tptr;
  input [1:0]D;
  input tmp_fu_452_p3;
  input [1:0]ram_reg_1;
  input \p_097_0_i_i_reg_293_reg[5] ;
  input [5:0]\p_0106_0_i_i_reg_351_reg[5] ;

  wire [7:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [3:0]DIADI;
  wire [3:0]DOADO;
  wire [0:0]E;
  wire [4:0]Q;
  wire [5:0]\ap_CS_fsm_reg[7] ;
  wire [5:0]\ap_CS_fsm_reg[7]_0 ;
  wire ap_clk;
  wire [1:0]\p_0106_0_i_i_reg_351_reg[1] ;
  wire [5:0]\p_0106_0_i_i_reg_351_reg[5] ;
  wire \p_097_0_i_i_reg_293_reg[5] ;
  wire prev_tptr;
  wire [6:0]ram_reg;
  wire [3:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire tmp_fu_452_p3;

  design_1_huffman_encoding_0_1_compute_bit_lengtjbC_ram compute_bit_lengtjbC_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .ap_clk(ap_clk),
        .\p_0106_0_i_i_reg_351_reg[1] (\p_0106_0_i_i_reg_351_reg[1] ),
        .\p_0106_0_i_i_reg_351_reg[5] (\p_0106_0_i_i_reg_351_reg[5] ),
        .\p_097_0_i_i_reg_293_reg[5] (\p_097_0_i_i_reg_293_reg[5] ),
        .prev_tptr(prev_tptr),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_fu_452_p3(tmp_fu_452_p3));
endmodule

(* ORIG_REF_NAME = "compute_bit_lengtjbC_ram" *) 
module design_1_huffman_encoding_0_1_compute_bit_lengtjbC_ram
   (\p_0106_0_i_i_reg_351_reg[1] ,
    E,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    ram_reg_0,
    DOADO,
    ram_reg_1,
    prev_tptr,
    D,
    tmp_fu_452_p3,
    ram_reg_2,
    \p_097_0_i_i_reg_293_reg[5] ,
    \p_0106_0_i_i_reg_351_reg[5] );
  output [1:0]\p_0106_0_i_i_reg_351_reg[1] ;
  output [0:0]E;
  output [5:0]\ap_CS_fsm_reg[7] ;
  output [5:0]\ap_CS_fsm_reg[7]_0 ;
  input ap_clk;
  input [7:0]ADDRARDADDR;
  input [1:0]ADDRBWRADDR;
  input [3:0]DIADI;
  input [4:0]Q;
  input [6:0]ram_reg_0;
  input [3:0]DOADO;
  input [3:0]ram_reg_1;
  input prev_tptr;
  input [1:0]D;
  input tmp_fu_452_p3;
  input [1:0]ram_reg_2;
  input \p_097_0_i_i_reg_293_reg[5] ;
  input [5:0]\p_0106_0_i_i_reg_351_reg[5] ;

  wire [7:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [3:0]DIADI;
  wire [3:0]DOADO;
  wire [0:0]E;
  wire [4:0]Q;
  wire [5:0]\ap_CS_fsm_reg[7] ;
  wire [5:0]\ap_CS_fsm_reg[7]_0 ;
  wire ap_clk;
  wire [7:2]child_depth_V_address0;
  wire child_depth_V_ce0;
  wire child_depth_V_ce1;
  wire [5:0]child_depth_V_q0;
  wire [5:0]child_depth_V_q1;
  wire [1:0]\p_0106_0_i_i_reg_351_reg[1] ;
  wire [5:0]\p_0106_0_i_i_reg_351_reg[5] ;
  wire \p_097_0_i_i_reg_293_reg[5] ;
  wire prev_tptr;
  wire [6:0]ram_reg_0;
  wire [3:0]ram_reg_1;
  wire [1:0]ram_reg_2;
  wire ram_reg_i_26__2_n_7;
  wire ram_reg_i_27__2_n_7;
  wire ram_reg_i_28__6_n_7;
  wire ram_reg_i_29__6_n_7;
  wire tmp_fu_452_p3;
  wire [15:6]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0106_0_i_i_reg_351[0]_i_1 
       (.I0(Q[4]),
        .I1(\p_097_0_i_i_reg_293_reg[5] ),
        .I2(\p_0106_0_i_i_reg_351_reg[5] [0]),
        .I3(child_depth_V_q0[0]),
        .O(\ap_CS_fsm_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0106_0_i_i_reg_351[1]_i_1 
       (.I0(Q[4]),
        .I1(\p_097_0_i_i_reg_293_reg[5] ),
        .I2(\p_0106_0_i_i_reg_351_reg[5] [1]),
        .I3(child_depth_V_q0[1]),
        .O(\ap_CS_fsm_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0106_0_i_i_reg_351[2]_i_1 
       (.I0(Q[4]),
        .I1(\p_097_0_i_i_reg_293_reg[5] ),
        .I2(\p_0106_0_i_i_reg_351_reg[5] [2]),
        .I3(child_depth_V_q0[2]),
        .O(\ap_CS_fsm_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0106_0_i_i_reg_351[3]_i_1 
       (.I0(Q[4]),
        .I1(\p_097_0_i_i_reg_293_reg[5] ),
        .I2(\p_0106_0_i_i_reg_351_reg[5] [3]),
        .I3(child_depth_V_q0[3]),
        .O(\ap_CS_fsm_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0106_0_i_i_reg_351[4]_i_1 
       (.I0(Q[4]),
        .I1(\p_097_0_i_i_reg_293_reg[5] ),
        .I2(\p_0106_0_i_i_reg_351_reg[5] [4]),
        .I3(child_depth_V_q0[4]),
        .O(\ap_CS_fsm_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0106_0_i_i_reg_351[5]_i_1 
       (.I0(Q[4]),
        .I1(\p_097_0_i_i_reg_293_reg[5] ),
        .I2(\p_0106_0_i_i_reg_351_reg[5] [5]),
        .I3(child_depth_V_q0[5]),
        .O(\ap_CS_fsm_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_097_0_i_i_reg_293[0]_i_1 
       (.I0(Q[4]),
        .I1(\p_097_0_i_i_reg_293_reg[5] ),
        .I2(child_depth_V_q0[0]),
        .I3(child_depth_V_q1[0]),
        .O(\ap_CS_fsm_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_097_0_i_i_reg_293[1]_i_1 
       (.I0(Q[4]),
        .I1(\p_097_0_i_i_reg_293_reg[5] ),
        .I2(child_depth_V_q0[1]),
        .I3(child_depth_V_q1[1]),
        .O(\ap_CS_fsm_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_097_0_i_i_reg_293[2]_i_1 
       (.I0(Q[4]),
        .I1(\p_097_0_i_i_reg_293_reg[5] ),
        .I2(child_depth_V_q0[2]),
        .I3(child_depth_V_q1[2]),
        .O(\ap_CS_fsm_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_097_0_i_i_reg_293[3]_i_1 
       (.I0(Q[4]),
        .I1(\p_097_0_i_i_reg_293_reg[5] ),
        .I2(child_depth_V_q0[3]),
        .I3(child_depth_V_q1[3]),
        .O(\ap_CS_fsm_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_097_0_i_i_reg_293[4]_i_1 
       (.I0(Q[4]),
        .I1(\p_097_0_i_i_reg_293_reg[5] ),
        .I2(child_depth_V_q0[4]),
        .I3(child_depth_V_q1[4]),
        .O(\ap_CS_fsm_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_097_0_i_i_reg_293[5]_i_1 
       (.I0(Q[4]),
        .I1(\p_097_0_i_i_reg_293_reg[5] ),
        .I2(child_depth_V_q0[5]),
        .I3(child_depth_V_q1[5]),
        .O(\ap_CS_fsm_reg[7]_0 [5]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1530" *) 
  (* RTL_RAM_NAME = "child_depth_V_U/compute_bit_lengtjbC_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,child_depth_V_address0,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI,\p_0106_0_i_i_reg_351_reg[1] }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:6],child_depth_V_q1}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:6],child_depth_V_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(child_depth_V_ce1),
        .ENBWREN(child_depth_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({E,E}),
        .WEBWE({1'b0,1'b0,Q[0],Q[0]}));
  LUT6 #(
    .INIT(64'hF0F0FF0099999999)) 
    ram_reg_i_11__5
       (.I0(ram_reg_0[6]),
        .I1(ram_reg_i_26__2_n_7),
        .I2(DOADO[3]),
        .I3(ram_reg_1[3]),
        .I4(prev_tptr),
        .I5(ram_reg_i_27__2_n_7),
        .O(child_depth_V_address0[7]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00A9A9)) 
    ram_reg_i_12__5
       (.I0(ram_reg_0[5]),
        .I1(ram_reg_0[4]),
        .I2(ram_reg_i_28__6_n_7),
        .I3(D[1]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(child_depth_V_address0[6]));
  LUT6 #(
    .INIT(64'hF0F0FF0099999999)) 
    ram_reg_i_13__5
       (.I0(ram_reg_0[4]),
        .I1(ram_reg_i_28__6_n_7),
        .I2(DOADO[2]),
        .I3(ram_reg_1[2]),
        .I4(prev_tptr),
        .I5(ram_reg_i_27__2_n_7),
        .O(child_depth_V_address0[5]));
  LUT6 #(
    .INIT(64'hF0F0FF0099999999)) 
    ram_reg_i_14__5
       (.I0(ram_reg_0[3]),
        .I1(ram_reg_i_29__6_n_7),
        .I2(DOADO[1]),
        .I3(ram_reg_1[1]),
        .I4(prev_tptr),
        .I5(ram_reg_i_27__2_n_7),
        .O(child_depth_V_address0[4]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00C9C9)) 
    ram_reg_i_15__3
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_0[2]),
        .I2(ram_reg_0[1]),
        .I3(D[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(child_depth_V_address0[3]));
  LUT6 #(
    .INIT(64'hF0F0FF0099999999)) 
    ram_reg_i_16__3
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_0[1]),
        .I2(DOADO[0]),
        .I3(ram_reg_1[0]),
        .I4(prev_tptr),
        .I5(ram_reg_i_27__2_n_7),
        .O(child_depth_V_address0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1__13
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(child_depth_V_ce1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_23__2
       (.I0(ram_reg_2[1]),
        .I1(ram_reg_2[0]),
        .O(\p_0106_0_i_i_reg_351_reg[1] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_24__2
       (.I0(ram_reg_2[0]),
        .O(\p_0106_0_i_i_reg_351_reg[1] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_25__2
       (.I0(Q[2]),
        .I1(tmp_fu_452_p3),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_26__2
       (.I0(ram_reg_0[3]),
        .I1(ram_reg_0[1]),
        .I2(ram_reg_0[2]),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_0[4]),
        .I5(ram_reg_0[5]),
        .O(ram_reg_i_26__2_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_27__2
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(ram_reg_i_27__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_28__6
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_0[2]),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_0[3]),
        .O(ram_reg_i_28__6_n_7));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_29__6
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[2]),
        .I2(ram_reg_0[0]),
        .O(ram_reg_i_29__6_n_7));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_2__12
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(child_depth_V_ce0));
endmodule

(* ORIG_REF_NAME = "compute_bit_lengtkbM" *) 
module design_1_huffman_encoding_0_1_compute_bit_lengtkbM
   (\i_0_i_i_reg_282_reg[2] ,
    DIADI,
    length_histogram_V_d0,
    p_0_in,
    Q,
    \q0_reg[0] ,
    ram_reg,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    ram_reg_0,
    ram_reg_1,
    icmp_ln883_1_reg_651,
    icmp_ln883_reg_647,
    ram_reg_2,
    ap_clk);
  output \i_0_i_i_reg_282_reg[2] ;
  output [3:0]DIADI;
  output [8:0]length_histogram_V_d0;
  output p_0_in;
  input [6:0]Q;
  input [2:0]\q0_reg[0] ;
  input [5:0]ram_reg;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input ram_reg_0;
  input ram_reg_1;
  input icmp_ln883_1_reg_651;
  input icmp_ln883_reg_647;
  input ram_reg_2;
  input ap_clk;

  wire [3:0]DIADI;
  wire [6:0]Q;
  wire ap_clk;
  wire \i_0_i_i_reg_282_reg[2] ;
  wire icmp_ln883_1_reg_651;
  wire icmp_ln883_reg_647;
  wire [8:0]length_histogram_V_d0;
  wire p_0_in;
  wire [2:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire [5:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  design_1_huffman_encoding_0_1_compute_bit_lengtkbM_ram compute_bit_lengtkbM_ram_U
       (.DIADI(DIADI),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (p_0_in),
        .ap_clk(ap_clk),
        .\i_0_i_i_reg_282_reg[2] (\i_0_i_i_reg_282_reg[2] ),
        .icmp_ln883_1_reg_651(icmp_ln883_1_reg_651),
        .icmp_ln883_reg_647(icmp_ln883_reg_647),
        .length_histogram_V_d0(length_histogram_V_d0),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .\q0_reg[0]_5 (\q0_reg[0]_4 ),
        .\q0_reg[0]_6 (\q0_reg[0]_5 ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "compute_bit_lengtkbM_ram" *) 
module design_1_huffman_encoding_0_1_compute_bit_lengtkbM_ram
   (\i_0_i_i_reg_282_reg[2] ,
    DIADI,
    length_histogram_V_d0,
    \ap_CS_fsm_reg[1] ,
    Q,
    \q0_reg[0]_0 ,
    ram_reg,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 ,
    ram_reg_0,
    ram_reg_1,
    icmp_ln883_1_reg_651,
    icmp_ln883_reg_647,
    ram_reg_2,
    ap_clk);
  output \i_0_i_i_reg_282_reg[2] ;
  output [3:0]DIADI;
  output [8:0]length_histogram_V_d0;
  output \ap_CS_fsm_reg[1] ;
  input [6:0]Q;
  input [2:0]\q0_reg[0]_0 ;
  input [5:0]ram_reg;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input \q0_reg[0]_6 ;
  input ram_reg_0;
  input ram_reg_1;
  input icmp_ln883_1_reg_651;
  input icmp_ln883_reg_647;
  input ram_reg_2;
  input ap_clk;

  wire [3:0]DIADI;
  wire [6:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire \i_0_i_i_reg_282_reg[2] ;
  wire icmp_ln883_1_reg_651;
  wire icmp_ln883_reg_647;
  wire [5:0]internal_length_hist_address0;
  wire internal_length_hist_ce0;
  wire [8:0]length_histogram_V_d0;
  wire [8:0]q0;
  wire [8:0]q00;
  wire [2:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;
  wire [5:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_i_19__3_n_7;
  wire ram_reg_i_20__4_n_7;
  wire ram_reg_i_21__3_n_7;
  wire ram_reg_i_22__2_n_7;

  LUT3 #(
    .INIT(8'hFE)) 
    \q0[8]_i_1 
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_0 [1]),
        .I2(\q0_reg[0]_0 [0]),
        .O(internal_length_hist_ce0));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(internal_length_hist_ce0),
        .D(q00[8]),
        .Q(q0[8]),
        .R(1'b0));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'hFF2E002E)) 
    ram_reg_0_63_0_0_i_1
       (.I0(Q[0]),
        .I1(\q0_reg[0]_0 [1]),
        .I2(ram_reg[0]),
        .I3(\q0_reg[0]_0 [2]),
        .I4(\q0_reg[0]_1 ),
        .O(internal_length_hist_address0[0]));
  LUT6 #(
    .INIT(64'hFFFF2EE200002EE2)) 
    ram_reg_0_63_0_0_i_2
       (.I0(Q[1]),
        .I1(\q0_reg[0]_0 [1]),
        .I2(ram_reg[0]),
        .I3(ram_reg[1]),
        .I4(\q0_reg[0]_0 [2]),
        .I5(\q0_reg[0]_2 ),
        .O(internal_length_hist_address0[1]));
  LUT5 #(
    .INIT(32'hCCFACC0A)) 
    ram_reg_0_63_0_0_i_3
       (.I0(Q[2]),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_0 [1]),
        .I3(\q0_reg[0]_0 [2]),
        .I4(DIADI[0]),
        .O(internal_length_hist_address0[2]));
  LUT5 #(
    .INIT(32'hCCFACC0A)) 
    ram_reg_0_63_0_0_i_4
       (.I0(Q[3]),
        .I1(\q0_reg[0]_4 ),
        .I2(\q0_reg[0]_0 [1]),
        .I3(\q0_reg[0]_0 [2]),
        .I4(DIADI[1]),
        .O(internal_length_hist_address0[3]));
  LUT5 #(
    .INIT(32'hCCFACC0A)) 
    ram_reg_0_63_0_0_i_5
       (.I0(Q[4]),
        .I1(\q0_reg[0]_5 ),
        .I2(\q0_reg[0]_0 [1]),
        .I3(\q0_reg[0]_0 [2]),
        .I4(DIADI[2]),
        .O(internal_length_hist_address0[4]));
  LUT5 #(
    .INIT(32'hCCFACC0A)) 
    ram_reg_0_63_0_0_i_6
       (.I0(Q[5]),
        .I1(\q0_reg[0]_6 ),
        .I2(\q0_reg[0]_0 [1]),
        .I3(\q0_reg[0]_0 [2]),
        .I4(DIADI[3]),
        .O(internal_length_hist_address0[5]));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(\ap_CS_fsm_reg[1] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(\ap_CS_fsm_reg[1] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(\ap_CS_fsm_reg[1] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(\ap_CS_fsm_reg[1] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(\ap_CS_fsm_reg[1] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(\ap_CS_fsm_reg[1] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(\ap_CS_fsm_reg[1] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(internal_length_hist_address0[0]),
        .A1(internal_length_hist_address0[1]),
        .A2(internal_length_hist_address0[2]),
        .A3(internal_length_hist_address0[3]),
        .A4(internal_length_hist_address0[4]),
        .A5(internal_length_hist_address0[5]),
        .D(length_histogram_V_d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'hF7000800)) 
    ram_reg_i_10__16
       (.I0(q0[5]),
        .I1(q0[4]),
        .I2(ram_reg_i_20__4_n_7),
        .I3(\q0_reg[0]_0 [2]),
        .I4(q0[6]),
        .O(length_histogram_V_d0[6]));
  LUT4 #(
    .INIT(16'hB040)) 
    ram_reg_i_11__6
       (.I0(ram_reg_i_20__4_n_7),
        .I1(q0[4]),
        .I2(\q0_reg[0]_0 [2]),
        .I3(q0[5]),
        .O(length_histogram_V_d0[5]));
  LUT3 #(
    .INIT(8'h84)) 
    ram_reg_i_12__6
       (.I0(ram_reg_i_20__4_n_7),
        .I1(\q0_reg[0]_0 [2]),
        .I2(q0[4]),
        .O(length_histogram_V_d0[4]));
  LUT3 #(
    .INIT(8'h84)) 
    ram_reg_i_13__6
       (.I0(ram_reg_i_21__3_n_7),
        .I1(\q0_reg[0]_0 [2]),
        .I2(q0[3]),
        .O(length_histogram_V_d0[3]));
  LUT6 #(
    .INIT(64'h077F0000F8800000)) 
    ram_reg_i_14__6
       (.I0(ram_reg_0),
        .I1(q0[0]),
        .I2(ram_reg_1),
        .I3(q0[1]),
        .I4(\q0_reg[0]_0 [2]),
        .I5(q0[2]),
        .O(length_histogram_V_d0[2]));
  LUT5 #(
    .INIT(32'h87780000)) 
    ram_reg_i_15__4
       (.I0(ram_reg_0),
        .I1(q0[0]),
        .I2(ram_reg_1),
        .I3(q0[1]),
        .I4(\q0_reg[0]_0 [2]),
        .O(length_histogram_V_d0[1]));
  LUT3 #(
    .INIT(8'h48)) 
    ram_reg_i_16__4
       (.I0(q0[0]),
        .I1(\q0_reg[0]_0 [2]),
        .I2(ram_reg_0),
        .O(length_histogram_V_d0[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_18__4
       (.I0(ram_reg_i_22__2_n_7),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[0]),
        .O(\i_0_i_i_reg_282_reg[2] ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    ram_reg_i_19__2
       (.I0(ram_reg[4]),
        .I1(ram_reg[3]),
        .I2(ram_reg[1]),
        .I3(ram_reg[0]),
        .I4(ram_reg[2]),
        .I5(ram_reg[5]),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    ram_reg_i_19__3
       (.I0(q0[6]),
        .I1(ram_reg_i_20__4_n_7),
        .I2(q0[4]),
        .I3(q0[5]),
        .O(ram_reg_i_19__3_n_7));
  LUT6 #(
    .INIT(64'h888888888FFF8888)) 
    ram_reg_i_1__18
       (.I0(\i_0_i_i_reg_282_reg[2] ),
        .I1(\q0_reg[0]_0 [0]),
        .I2(icmp_ln883_1_reg_651),
        .I3(icmp_ln883_reg_647),
        .I4(\q0_reg[0]_0 [2]),
        .I5(ram_reg_2),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram_reg_i_20__3
       (.I0(ram_reg[2]),
        .I1(ram_reg[0]),
        .I2(ram_reg[1]),
        .I3(ram_reg[3]),
        .I4(ram_reg[4]),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'h077FFFFFFFFFFFFF)) 
    ram_reg_i_20__4
       (.I0(ram_reg_0),
        .I1(q0[0]),
        .I2(ram_reg_1),
        .I3(q0[1]),
        .I4(q0[2]),
        .I5(q0[3]),
        .O(ram_reg_i_20__4_n_7));
  LUT4 #(
    .INIT(16'h6AAA)) 
    ram_reg_i_21__2
       (.I0(ram_reg[3]),
        .I1(ram_reg[1]),
        .I2(ram_reg[0]),
        .I3(ram_reg[2]),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'h577F7F7F)) 
    ram_reg_i_21__3
       (.I0(q0[2]),
        .I1(q0[1]),
        .I2(ram_reg_1),
        .I3(q0[0]),
        .I4(ram_reg_0),
        .O(ram_reg_i_21__3_n_7));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ram_reg_i_22__2
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[6]),
        .I3(Q[3]),
        .O(ram_reg_i_22__2_n_7));
  LUT3 #(
    .INIT(8'h78)) 
    ram_reg_i_22__3
       (.I0(ram_reg[0]),
        .I1(ram_reg[1]),
        .I2(ram_reg[2]),
        .O(DIADI[0]));
  LUT4 #(
    .INIT(16'hB040)) 
    ram_reg_i_8__14
       (.I0(ram_reg_i_19__3_n_7),
        .I1(q0[7]),
        .I2(\q0_reg[0]_0 [2]),
        .I3(q0[8]),
        .O(length_histogram_V_d0[8]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    ram_reg_i_9__16
       (.I0(q0[6]),
        .I1(ram_reg_i_20__4_n_7),
        .I2(q0[4]),
        .I3(q0[5]),
        .I4(\q0_reg[0]_0 [2]),
        .I5(q0[7]),
        .O(length_histogram_V_d0[7]));
endmodule

(* ORIG_REF_NAME = "create_codeword" *) 
module design_1_huffman_encoding_0_1_create_codeword
   (Q,
    \i_0_reg_269_reg[4]_0 ,
    \i1_0_reg_280_reg[7]_0 ,
    create_codeword_U0_ap_ready,
    create_codeword_U0_codeword_length_histogram_V_ce0,
    \odata_reg[32] ,
    ap_rst_n_0,
    pop_buf,
    ap_sync_done,
    \count_reg[0] ,
    \count_reg[0]_0 ,
    \count_reg[0]_1 ,
    \count_reg[0]_2 ,
    \count_reg[0]_3 ,
    \count_reg[0]_4 ,
    \count_reg[0]_5 ,
    \count_reg[0]_6 ,
    encoding_TUSER,
    encoding_TLAST,
    encoding_TID,
    encoding_TDEST,
    encoding_TKEEP,
    encoding_TSTRB,
    SS,
    ap_clk,
    stream_buffer_3_t_q0,
    stream_buffer_4_t_q0,
    stream_buffer_5_t_q0,
    stream_buffer_6_t_q0,
    icmp_ln883_fu_353_p2,
    encoding_TREADY,
    ap_rst_n,
    create_codeword_U0_ap_start,
    Block_proc_U0_ap_start,
    ap_done_reg,
    extLd_loc_c19_empty_n,
    DOBDO,
    D,
    \ireg_reg[3] ,
    symbol_bits_V_t_empty_n,
    ADDRBWRADDR,
    stream_buffer_6_t_empty_n,
    DPRA,
    stream_buffer_4_t_empty_n,
    \tptr_reg[0] ,
    stream_buffer_2_t_empty_n,
    \tptr_reg[0]_0 ,
    stream_buffer_1_t_empty_n,
    \tptr_reg[0]_1 ,
    stream_buffer_3_t_empty_n,
    \tptr_reg[0]_2 ,
    stream_buffer_5_t_empty_n,
    \tptr_reg[0]_3 ,
    truncated_length_his_1_t_empty_n,
    \tptr_reg[0]_4 ,
    \p_0199_0_reg_256_reg[9]_0 ,
    E);
  output [2:0]Q;
  output [4:0]\i_0_reg_269_reg[4]_0 ;
  output [7:0]\i1_0_reg_280_reg[7]_0 ;
  output create_codeword_U0_ap_ready;
  output create_codeword_U0_codeword_length_histogram_V_ce0;
  output [27:0]\odata_reg[32] ;
  output ap_rst_n_0;
  output pop_buf;
  output ap_sync_done;
  output \count_reg[0] ;
  output \count_reg[0]_0 ;
  output \count_reg[0]_1 ;
  output \count_reg[0]_2 ;
  output \count_reg[0]_3 ;
  output \count_reg[0]_4 ;
  output \count_reg[0]_5 ;
  output \count_reg[0]_6 ;
  output [0:0]encoding_TUSER;
  output [0:0]encoding_TLAST;
  output [0:0]encoding_TID;
  output [0:0]encoding_TDEST;
  output [3:0]encoding_TKEEP;
  output [3:0]encoding_TSTRB;
  input [0:0]SS;
  input ap_clk;
  input stream_buffer_3_t_q0;
  input stream_buffer_4_t_q0;
  input stream_buffer_5_t_q0;
  input stream_buffer_6_t_q0;
  input icmp_ln883_fu_353_p2;
  input encoding_TREADY;
  input ap_rst_n;
  input create_codeword_U0_ap_start;
  input Block_proc_U0_ap_start;
  input ap_done_reg;
  input extLd_loc_c19_empty_n;
  input [4:0]DOBDO;
  input [3:0]D;
  input [3:0]\ireg_reg[3] ;
  input symbol_bits_V_t_empty_n;
  input [0:0]ADDRBWRADDR;
  input stream_buffer_6_t_empty_n;
  input [0:0]DPRA;
  input stream_buffer_4_t_empty_n;
  input [0:0]\tptr_reg[0] ;
  input stream_buffer_2_t_empty_n;
  input [0:0]\tptr_reg[0]_0 ;
  input stream_buffer_1_t_empty_n;
  input [0:0]\tptr_reg[0]_1 ;
  input stream_buffer_3_t_empty_n;
  input [0:0]\tptr_reg[0]_2 ;
  input stream_buffer_5_t_empty_n;
  input [0:0]\tptr_reg[0]_3 ;
  input truncated_length_his_1_t_empty_n;
  input [0:0]\tptr_reg[0]_4 ;
  input [8:0]\p_0199_0_reg_256_reg[9]_0 ;
  input [0:0]E;

  wire [0:0]ADDRBWRADDR;
  wire Block_proc_U0_ap_start;
  wire [3:0]D;
  wire [4:0]DOBDO;
  wire [0:0]DPRA;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [25:1]add_ln1503_fu_316_p2;
  wire \ap_CS_fsm[2]_i_2__1_n_7 ;
  wire \ap_CS_fsm[4]_i_2__0_n_7 ;
  wire \ap_CS_fsm[8]_i_2__0_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_7;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_7;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_7;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_done;
  wire [4:4]cdata;
  wire [4:4]cdata_0;
  wire \count_reg[0] ;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_1 ;
  wire \count_reg[0]_2 ;
  wire \count_reg[0]_3 ;
  wire \count_reg[0]_4 ;
  wire \count_reg[0]_5 ;
  wire \count_reg[0]_6 ;
  wire create_codeword_U0_ap_ready;
  wire create_codeword_U0_ap_start;
  wire create_codeword_U0_codeword_length_histogram_V_ce0;
  wire [0:0]encoding_TDEST;
  wire [0:0]encoding_TID;
  wire [3:0]encoding_TKEEP;
  wire [0:0]encoding_TLAST;
  wire encoding_TREADY;
  wire [3:0]encoding_TSTRB;
  wire [0:0]encoding_TUSER;
  wire encoding_TVALID_int;
  wire extLd_loc_c19_empty_n;
  wire [4:0]first_codeword_V_add_1_reg_556;
  wire [8:8]i1_0_reg_280;
  wire i1_0_reg_2800;
  wire [7:0]\i1_0_reg_280_reg[7]_0 ;
  wire i_0_reg_2690;
  wire [4:0]\i_0_reg_269_reg[4]_0 ;
  wire [8:0]i_4_fu_336_p2;
  wire [8:0]i_4_reg_506;
  wire \i_4_reg_506[6]_i_2_n_7 ;
  wire \i_4_reg_506[8]_i_2_n_7 ;
  wire \i_4_reg_506[8]_i_3_n_7 ;
  wire [4:0]i_fu_297_p2;
  wire \ibuf_inst/p_0_in ;
  wire \ibuf_inst/p_0_in_1 ;
  wire icmp_ln18_reg_472;
  wire \icmp_ln18_reg_472[0]_i_1_n_7 ;
  wire icmp_ln26_fu_330_p2;
  wire \icmp_ln26_reg_502[0]_i_2_n_7 ;
  wire \icmp_ln26_reg_502_reg_n_7_[0] ;
  wire icmp_ln883_fu_353_p2;
  wire icmp_ln883_reg_552;
  wire [3:0]\ireg_reg[3] ;
  wire [4:0]length_V_reg_546;
  wire [27:0]\odata_reg[32] ;
  wire \p_0199_0_reg_256[5]_i_2_n_7 ;
  wire \p_0199_0_reg_256[5]_i_3_n_7 ;
  wire \p_0199_0_reg_256[5]_i_4_n_7 ;
  wire \p_0199_0_reg_256[5]_i_5_n_7 ;
  wire \p_0199_0_reg_256[9]_i_2_n_7 ;
  wire \p_0199_0_reg_256[9]_i_3_n_7 ;
  wire \p_0199_0_reg_256[9]_i_4_n_7 ;
  wire \p_0199_0_reg_256[9]_i_5_n_7 ;
  wire p_0199_0_reg_256_reg0;
  wire \p_0199_0_reg_256_reg[13]_i_1_n_10 ;
  wire \p_0199_0_reg_256_reg[13]_i_1_n_7 ;
  wire \p_0199_0_reg_256_reg[13]_i_1_n_8 ;
  wire \p_0199_0_reg_256_reg[13]_i_1_n_9 ;
  wire \p_0199_0_reg_256_reg[17]_i_1_n_10 ;
  wire \p_0199_0_reg_256_reg[17]_i_1_n_7 ;
  wire \p_0199_0_reg_256_reg[17]_i_1_n_8 ;
  wire \p_0199_0_reg_256_reg[17]_i_1_n_9 ;
  wire \p_0199_0_reg_256_reg[21]_i_1_n_10 ;
  wire \p_0199_0_reg_256_reg[21]_i_1_n_7 ;
  wire \p_0199_0_reg_256_reg[21]_i_1_n_8 ;
  wire \p_0199_0_reg_256_reg[21]_i_1_n_9 ;
  wire \p_0199_0_reg_256_reg[25]_i_1_n_10 ;
  wire \p_0199_0_reg_256_reg[25]_i_1_n_7 ;
  wire \p_0199_0_reg_256_reg[25]_i_1_n_8 ;
  wire \p_0199_0_reg_256_reg[25]_i_1_n_9 ;
  wire \p_0199_0_reg_256_reg[5]_i_1_n_10 ;
  wire \p_0199_0_reg_256_reg[5]_i_1_n_7 ;
  wire \p_0199_0_reg_256_reg[5]_i_1_n_8 ;
  wire \p_0199_0_reg_256_reg[5]_i_1_n_9 ;
  wire [8:0]\p_0199_0_reg_256_reg[9]_0 ;
  wire \p_0199_0_reg_256_reg[9]_i_1_n_10 ;
  wire \p_0199_0_reg_256_reg[9]_i_1_n_7 ;
  wire \p_0199_0_reg_256_reg[9]_i_1_n_8 ;
  wire \p_0199_0_reg_256_reg[9]_i_1_n_9 ;
  wire \p_0199_0_reg_256_reg_n_7_[26] ;
  wire pop_buf;
  wire regslice_both_encoding_V_data_V_U_n_13;
  wire result_dest_V_reg_586;
  wire result_id_V_reg_581;
  wire result_last_V_reg_576;
  wire result_user_V_reg_571;
  wire stream_buffer_1_t_empty_n;
  wire stream_buffer_2_t_empty_n;
  wire stream_buffer_3_t_empty_n;
  wire stream_buffer_3_t_q0;
  wire stream_buffer_4_t_empty_n;
  wire stream_buffer_4_t_q0;
  wire stream_buffer_5_t_empty_n;
  wire stream_buffer_5_t_q0;
  wire stream_buffer_6_t_empty_n;
  wire stream_buffer_6_t_q0;
  wire symbol_bits_V_t_empty_n;
  wire [26:5]tmp_2_fu_445_p3;
  wire [26:0]tmp_data_V_fu_104_reg;
  wire [0:0]\tptr_reg[0] ;
  wire [0:0]\tptr_reg[0]_0 ;
  wire [0:0]\tptr_reg[0]_1 ;
  wire [0:0]\tptr_reg[0]_2 ;
  wire [0:0]\tptr_reg[0]_3 ;
  wire [0:0]\tptr_reg[0]_4 ;
  wire [25:1]trunc_ln1503_fu_312_p1;
  wire truncated_length_his_1_t_empty_n;
  wire we01;
  wire zext_ln21_reg_481_reg0;
  wire \zext_ln21_reg_481_reg_n_7_[0] ;
  wire \zext_ln21_reg_481_reg_n_7_[1] ;
  wire \zext_ln21_reg_481_reg_n_7_[2] ;
  wire \zext_ln21_reg_481_reg_n_7_[3] ;
  wire \zext_ln21_reg_481_reg_n_7_[4] ;
  wire [3:0]\NLW_p_0199_0_reg_256_reg[26]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_0199_0_reg_256_reg[26]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0199_0_reg_256_reg[5]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF40FFFFFF404040)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(ap_done_reg_0),
        .I1(create_codeword_U0_ap_start),
        .I2(Q[0]),
        .I3(zext_ln21_reg_481_reg0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\i_0_reg_269_reg[4]_0 [4]),
        .I2(\ap_CS_fsm[2]_i_2__1_n_7 ),
        .I3(\i_0_reg_269_reg[4]_0 [3]),
        .I4(\i_0_reg_269_reg[4]_0 [2]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(\i_0_reg_269_reg[4]_0 [1]),
        .I1(\i_0_reg_269_reg[4]_0 [0]),
        .O(\ap_CS_fsm[2]_i_2__1_n_7 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(i1_0_reg_280),
        .I1(\i1_0_reg_280_reg[7]_0 [6]),
        .I2(\ap_CS_fsm[4]_i_2__0_n_7 ),
        .I3(\i1_0_reg_280_reg[7]_0 [7]),
        .I4(Q[1]),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(\i1_0_reg_280_reg[7]_0 [4]),
        .I1(\i1_0_reg_280_reg[7]_0 [2]),
        .I2(\i1_0_reg_280_reg[7]_0 [1]),
        .I3(\i1_0_reg_280_reg[7]_0 [0]),
        .I4(\i1_0_reg_280_reg[7]_0 [3]),
        .I5(\i1_0_reg_280_reg[7]_0 [5]),
        .O(\ap_CS_fsm[4]_i_2__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[8]_i_2__0 
       (.I0(i1_0_reg_280),
        .I1(\i1_0_reg_280_reg[7]_0 [6]),
        .I2(\icmp_ln26_reg_502[0]_i_2_n_7 ),
        .I3(\i1_0_reg_280_reg[7]_0 [7]),
        .I4(Q[1]),
        .O(\ap_CS_fsm[8]_i_2__0_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[2]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_encoding_V_data_V_U_n_13),
        .Q(ap_done_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A8A8A00)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0_i_2__0_n_7),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_NS_fsm13_out),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(\i_0_reg_269_reg[4]_0 [4]),
        .I1(\i_0_reg_269_reg[4]_0 [1]),
        .I2(\i_0_reg_269_reg[4]_0 [0]),
        .I3(\i_0_reg_269_reg[4]_0 [3]),
        .I4(\i_0_reg_269_reg[4]_0 [2]),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF00000000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(\i_0_reg_269_reg[4]_0 [2]),
        .I1(\i_0_reg_269_reg[4]_0 [3]),
        .I2(\i_0_reg_269_reg[4]_0 [0]),
        .I3(\i_0_reg_269_reg[4]_0 [1]),
        .I4(\i_0_reg_269_reg[4]_0 [4]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_7),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  design_1_huffman_encoding_0_1_create_codeword_flbW first_codeword_V_U
       (.D(tmp_2_fu_445_p3),
        .DOBDO(DOBDO),
        .E(p_0199_0_reg_256_reg0),
        .Q({ap_CS_fsm_state7,Q[2],ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .icmp_ln18_reg_472(icmp_ln18_reg_472),
        .icmp_ln883_reg_552(icmp_ln883_reg_552),
        .\q0_reg[26] (first_codeword_V_add_1_reg_556),
        .\q0_reg[26]_0 ({\zext_ln21_reg_481_reg_n_7_[4] ,\zext_ln21_reg_481_reg_n_7_[3] ,\zext_ln21_reg_481_reg_n_7_[2] ,\zext_ln21_reg_481_reg_n_7_[1] ,\zext_ln21_reg_481_reg_n_7_[0] }),
        .ram_reg_0_15_0_0__0(\icmp_ln26_reg_502_reg_n_7_[0] ),
        .ram_reg_0_15_0_0__52({\p_0199_0_reg_256_reg_n_7_[26] ,trunc_ln1503_fu_312_p1}),
        .\tmp_data_V_fu_104_reg[5] (length_V_reg_546));
  FDRE \first_codeword_V_add_1_reg_556_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(DOBDO[0]),
        .Q(first_codeword_V_add_1_reg_556[0]),
        .R(1'b0));
  FDRE \first_codeword_V_add_1_reg_556_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(DOBDO[1]),
        .Q(first_codeword_V_add_1_reg_556[1]),
        .R(1'b0));
  FDRE \first_codeword_V_add_1_reg_556_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(DOBDO[2]),
        .Q(first_codeword_V_add_1_reg_556[2]),
        .R(1'b0));
  FDRE \first_codeword_V_add_1_reg_556_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(DOBDO[3]),
        .Q(first_codeword_V_add_1_reg_556[3]),
        .R(1'b0));
  FDRE \first_codeword_V_add_1_reg_556_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(DOBDO[4]),
        .Q(first_codeword_V_add_1_reg_556[4]),
        .R(1'b0));
  FDRE \i1_0_reg_280_reg[0] 
       (.C(ap_clk),
        .CE(i1_0_reg_2800),
        .D(i_4_reg_506[0]),
        .Q(\i1_0_reg_280_reg[7]_0 [0]),
        .R(ap_CS_fsm_state4));
  FDRE \i1_0_reg_280_reg[1] 
       (.C(ap_clk),
        .CE(i1_0_reg_2800),
        .D(i_4_reg_506[1]),
        .Q(\i1_0_reg_280_reg[7]_0 [1]),
        .R(ap_CS_fsm_state4));
  FDRE \i1_0_reg_280_reg[2] 
       (.C(ap_clk),
        .CE(i1_0_reg_2800),
        .D(i_4_reg_506[2]),
        .Q(\i1_0_reg_280_reg[7]_0 [2]),
        .R(ap_CS_fsm_state4));
  FDRE \i1_0_reg_280_reg[3] 
       (.C(ap_clk),
        .CE(i1_0_reg_2800),
        .D(i_4_reg_506[3]),
        .Q(\i1_0_reg_280_reg[7]_0 [3]),
        .R(ap_CS_fsm_state4));
  FDRE \i1_0_reg_280_reg[4] 
       (.C(ap_clk),
        .CE(i1_0_reg_2800),
        .D(i_4_reg_506[4]),
        .Q(\i1_0_reg_280_reg[7]_0 [4]),
        .R(ap_CS_fsm_state4));
  FDRE \i1_0_reg_280_reg[5] 
       (.C(ap_clk),
        .CE(i1_0_reg_2800),
        .D(i_4_reg_506[5]),
        .Q(\i1_0_reg_280_reg[7]_0 [5]),
        .R(ap_CS_fsm_state4));
  FDRE \i1_0_reg_280_reg[6] 
       (.C(ap_clk),
        .CE(i1_0_reg_2800),
        .D(i_4_reg_506[6]),
        .Q(\i1_0_reg_280_reg[7]_0 [6]),
        .R(ap_CS_fsm_state4));
  FDRE \i1_0_reg_280_reg[7] 
       (.C(ap_clk),
        .CE(i1_0_reg_2800),
        .D(i_4_reg_506[7]),
        .Q(\i1_0_reg_280_reg[7]_0 [7]),
        .R(ap_CS_fsm_state4));
  FDRE \i1_0_reg_280_reg[8] 
       (.C(ap_clk),
        .CE(i1_0_reg_2800),
        .D(i_4_reg_506[8]),
        .Q(i1_0_reg_280),
        .R(ap_CS_fsm_state4));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_269[0]_i_1 
       (.I0(\i_0_reg_269_reg[4]_0 [0]),
        .O(i_fu_297_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_reg_269[1]_i_1 
       (.I0(\i_0_reg_269_reg[4]_0 [0]),
        .I1(\i_0_reg_269_reg[4]_0 [1]),
        .O(i_fu_297_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_0_reg_269[2]_i_1 
       (.I0(\i_0_reg_269_reg[4]_0 [2]),
        .I1(\i_0_reg_269_reg[4]_0 [0]),
        .I2(\i_0_reg_269_reg[4]_0 [1]),
        .O(i_fu_297_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_reg_269[3]_i_1 
       (.I0(\i_0_reg_269_reg[4]_0 [0]),
        .I1(\i_0_reg_269_reg[4]_0 [1]),
        .I2(\i_0_reg_269_reg[4]_0 [2]),
        .I3(\i_0_reg_269_reg[4]_0 [3]),
        .O(i_fu_297_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_0_reg_269[4]_i_1 
       (.I0(zext_ln21_reg_481_reg0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(i_0_reg_2690));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_0_reg_269[4]_i_2 
       (.I0(\i_0_reg_269_reg[4]_0 [0]),
        .I1(\i_0_reg_269_reg[4]_0 [1]),
        .I2(\i_0_reg_269_reg[4]_0 [3]),
        .I3(\i_0_reg_269_reg[4]_0 [2]),
        .I4(\i_0_reg_269_reg[4]_0 [4]),
        .O(i_fu_297_p2[4]));
  FDRE \i_0_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(i_0_reg_2690),
        .D(i_fu_297_p2[0]),
        .Q(\i_0_reg_269_reg[4]_0 [0]),
        .R(ap_NS_fsm13_out));
  FDRE \i_0_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(i_0_reg_2690),
        .D(i_fu_297_p2[1]),
        .Q(\i_0_reg_269_reg[4]_0 [1]),
        .R(ap_NS_fsm13_out));
  FDRE \i_0_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(i_0_reg_2690),
        .D(i_fu_297_p2[2]),
        .Q(\i_0_reg_269_reg[4]_0 [2]),
        .R(ap_NS_fsm13_out));
  FDRE \i_0_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(i_0_reg_2690),
        .D(i_fu_297_p2[3]),
        .Q(\i_0_reg_269_reg[4]_0 [3]),
        .R(ap_NS_fsm13_out));
  FDRE \i_0_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(i_0_reg_2690),
        .D(i_fu_297_p2[4]),
        .Q(\i_0_reg_269_reg[4]_0 [4]),
        .R(ap_NS_fsm13_out));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_reg_506[0]_i_1 
       (.I0(\i1_0_reg_280_reg[7]_0 [0]),
        .O(i_4_fu_336_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_4_reg_506[1]_i_1 
       (.I0(\i1_0_reg_280_reg[7]_0 [1]),
        .I1(\i1_0_reg_280_reg[7]_0 [0]),
        .O(i_4_fu_336_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_4_reg_506[2]_i_1 
       (.I0(\i1_0_reg_280_reg[7]_0 [2]),
        .I1(\i1_0_reg_280_reg[7]_0 [1]),
        .I2(\i1_0_reg_280_reg[7]_0 [0]),
        .O(i_4_fu_336_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_4_reg_506[3]_i_1 
       (.I0(\i1_0_reg_280_reg[7]_0 [3]),
        .I1(\i1_0_reg_280_reg[7]_0 [1]),
        .I2(\i1_0_reg_280_reg[7]_0 [0]),
        .I3(\i1_0_reg_280_reg[7]_0 [2]),
        .O(i_4_fu_336_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_4_reg_506[4]_i_1 
       (.I0(\i1_0_reg_280_reg[7]_0 [4]),
        .I1(\i1_0_reg_280_reg[7]_0 [2]),
        .I2(\i1_0_reg_280_reg[7]_0 [0]),
        .I3(\i1_0_reg_280_reg[7]_0 [1]),
        .I4(\i1_0_reg_280_reg[7]_0 [3]),
        .O(i_4_fu_336_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_4_reg_506[5]_i_1 
       (.I0(\i1_0_reg_280_reg[7]_0 [5]),
        .I1(\i1_0_reg_280_reg[7]_0 [3]),
        .I2(\i1_0_reg_280_reg[7]_0 [1]),
        .I3(\i1_0_reg_280_reg[7]_0 [0]),
        .I4(\i1_0_reg_280_reg[7]_0 [2]),
        .I5(\i1_0_reg_280_reg[7]_0 [4]),
        .O(i_4_fu_336_p2[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_4_reg_506[6]_i_1 
       (.I0(\i1_0_reg_280_reg[7]_0 [6]),
        .I1(\i1_0_reg_280_reg[7]_0 [4]),
        .I2(\i1_0_reg_280_reg[7]_0 [2]),
        .I3(\i_4_reg_506[6]_i_2_n_7 ),
        .I4(\i1_0_reg_280_reg[7]_0 [3]),
        .I5(\i1_0_reg_280_reg[7]_0 [5]),
        .O(i_4_fu_336_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_4_reg_506[6]_i_2 
       (.I0(\i1_0_reg_280_reg[7]_0 [0]),
        .I1(\i1_0_reg_280_reg[7]_0 [1]),
        .O(\i_4_reg_506[6]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hB8CC)) 
    \i_4_reg_506[7]_i_1 
       (.I0(\i_4_reg_506[8]_i_2_n_7 ),
        .I1(\i1_0_reg_280_reg[7]_0 [7]),
        .I2(\i_4_reg_506[8]_i_3_n_7 ),
        .I3(\i1_0_reg_280_reg[7]_0 [6]),
        .O(i_4_fu_336_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hBC8CCCCC)) 
    \i_4_reg_506[8]_i_1 
       (.I0(\i_4_reg_506[8]_i_2_n_7 ),
        .I1(i1_0_reg_280),
        .I2(\i1_0_reg_280_reg[7]_0 [6]),
        .I3(\i_4_reg_506[8]_i_3_n_7 ),
        .I4(\i1_0_reg_280_reg[7]_0 [7]),
        .O(i_4_fu_336_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_4_reg_506[8]_i_2 
       (.I0(\i1_0_reg_280_reg[7]_0 [4]),
        .I1(\i1_0_reg_280_reg[7]_0 [2]),
        .I2(\i1_0_reg_280_reg[7]_0 [1]),
        .I3(\i1_0_reg_280_reg[7]_0 [0]),
        .I4(\i1_0_reg_280_reg[7]_0 [3]),
        .I5(\i1_0_reg_280_reg[7]_0 [5]),
        .O(\i_4_reg_506[8]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_4_reg_506[8]_i_3 
       (.I0(\i1_0_reg_280_reg[7]_0 [4]),
        .I1(\i1_0_reg_280_reg[7]_0 [2]),
        .I2(\i1_0_reg_280_reg[7]_0 [0]),
        .I3(\i1_0_reg_280_reg[7]_0 [1]),
        .I4(\i1_0_reg_280_reg[7]_0 [3]),
        .I5(\i1_0_reg_280_reg[7]_0 [5]),
        .O(\i_4_reg_506[8]_i_3_n_7 ));
  FDRE \i_4_reg_506_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_336_p2[0]),
        .Q(i_4_reg_506[0]),
        .R(1'b0));
  FDRE \i_4_reg_506_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_336_p2[1]),
        .Q(i_4_reg_506[1]),
        .R(1'b0));
  FDRE \i_4_reg_506_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_336_p2[2]),
        .Q(i_4_reg_506[2]),
        .R(1'b0));
  FDRE \i_4_reg_506_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_336_p2[3]),
        .Q(i_4_reg_506[3]),
        .R(1'b0));
  FDRE \i_4_reg_506_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_336_p2[4]),
        .Q(i_4_reg_506[4]),
        .R(1'b0));
  FDRE \i_4_reg_506_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_336_p2[5]),
        .Q(i_4_reg_506[5]),
        .R(1'b0));
  FDRE \i_4_reg_506_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_336_p2[6]),
        .Q(i_4_reg_506[6]),
        .R(1'b0));
  FDRE \i_4_reg_506_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_336_p2[7]),
        .Q(i_4_reg_506[7]),
        .R(1'b0));
  FDRE \i_4_reg_506_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_4_fu_336_p2[8]),
        .Q(i_4_reg_506[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \icmp_ln18_reg_472[0]_i_1 
       (.I0(\i_0_reg_269_reg[4]_0 [4]),
        .I1(\ap_CS_fsm[2]_i_2__1_n_7 ),
        .I2(\i_0_reg_269_reg[4]_0 [3]),
        .I3(\i_0_reg_269_reg[4]_0 [2]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(icmp_ln18_reg_472),
        .O(\icmp_ln18_reg_472[0]_i_1_n_7 ));
  FDRE \icmp_ln18_reg_472_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln18_reg_472[0]_i_1_n_7 ),
        .Q(icmp_ln18_reg_472),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \icmp_ln26_reg_502[0]_i_1 
       (.I0(\i1_0_reg_280_reg[7]_0 [7]),
        .I1(\icmp_ln26_reg_502[0]_i_2_n_7 ),
        .I2(\i1_0_reg_280_reg[7]_0 [6]),
        .I3(i1_0_reg_280),
        .O(icmp_ln26_fu_330_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln26_reg_502[0]_i_2 
       (.I0(\i1_0_reg_280_reg[7]_0 [4]),
        .I1(\i1_0_reg_280_reg[7]_0 [2]),
        .I2(\i1_0_reg_280_reg[7]_0 [0]),
        .I3(\i1_0_reg_280_reg[7]_0 [1]),
        .I4(\i1_0_reg_280_reg[7]_0 [3]),
        .I5(\i1_0_reg_280_reg[7]_0 [5]),
        .O(\icmp_ln26_reg_502[0]_i_2_n_7 ));
  FDRE \icmp_ln26_reg_502_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(icmp_ln26_fu_330_p2),
        .Q(\icmp_ln26_reg_502_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \icmp_ln883_reg_552_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(icmp_ln883_fu_353_p2),
        .Q(icmp_ln883_reg_552),
        .R(1'b0));
  FDRE \length_V_reg_546_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(DOBDO[0]),
        .Q(length_V_reg_546[0]),
        .R(1'b0));
  FDRE \length_V_reg_546_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(DOBDO[1]),
        .Q(length_V_reg_546[1]),
        .R(1'b0));
  FDRE \length_V_reg_546_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(DOBDO[2]),
        .Q(length_V_reg_546[2]),
        .R(1'b0));
  FDRE \length_V_reg_546_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(DOBDO[3]),
        .Q(length_V_reg_546[3]),
        .R(1'b0));
  FDRE \length_V_reg_546_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(DOBDO[4]),
        .Q(length_V_reg_546[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \p_0199_0_reg_256[26]_i_1 
       (.I0(ap_done_reg_0),
        .I1(create_codeword_U0_ap_start),
        .I2(Q[0]),
        .O(ap_NS_fsm13_out));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0199_0_reg_256[2]_i_1 
       (.I0(trunc_ln1503_fu_312_p1[1]),
        .I1(\p_0199_0_reg_256_reg[9]_0 [1]),
        .O(add_ln1503_fu_316_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0199_0_reg_256[5]_i_2 
       (.I0(trunc_ln1503_fu_312_p1[4]),
        .I1(\p_0199_0_reg_256_reg[9]_0 [4]),
        .O(\p_0199_0_reg_256[5]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0199_0_reg_256[5]_i_3 
       (.I0(trunc_ln1503_fu_312_p1[3]),
        .I1(\p_0199_0_reg_256_reg[9]_0 [3]),
        .O(\p_0199_0_reg_256[5]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0199_0_reg_256[5]_i_4 
       (.I0(trunc_ln1503_fu_312_p1[2]),
        .I1(\p_0199_0_reg_256_reg[9]_0 [2]),
        .O(\p_0199_0_reg_256[5]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0199_0_reg_256[5]_i_5 
       (.I0(trunc_ln1503_fu_312_p1[1]),
        .I1(\p_0199_0_reg_256_reg[9]_0 [1]),
        .O(\p_0199_0_reg_256[5]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0199_0_reg_256[9]_i_2 
       (.I0(trunc_ln1503_fu_312_p1[8]),
        .I1(\p_0199_0_reg_256_reg[9]_0 [8]),
        .O(\p_0199_0_reg_256[9]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0199_0_reg_256[9]_i_3 
       (.I0(trunc_ln1503_fu_312_p1[7]),
        .I1(\p_0199_0_reg_256_reg[9]_0 [7]),
        .O(\p_0199_0_reg_256[9]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0199_0_reg_256[9]_i_4 
       (.I0(trunc_ln1503_fu_312_p1[6]),
        .I1(\p_0199_0_reg_256_reg[9]_0 [6]),
        .O(\p_0199_0_reg_256[9]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0199_0_reg_256[9]_i_5 
       (.I0(trunc_ln1503_fu_312_p1[5]),
        .I1(\p_0199_0_reg_256_reg[9]_0 [5]),
        .O(\p_0199_0_reg_256[9]_i_5_n_7 ));
  FDRE \p_0199_0_reg_256_reg[10] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[9]),
        .Q(trunc_ln1503_fu_312_p1[10]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[11] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[10]),
        .Q(trunc_ln1503_fu_312_p1[11]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[12] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[11]),
        .Q(trunc_ln1503_fu_312_p1[12]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[13] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[12]),
        .Q(trunc_ln1503_fu_312_p1[13]),
        .R(ap_NS_fsm13_out));
  CARRY4 \p_0199_0_reg_256_reg[13]_i_1 
       (.CI(\p_0199_0_reg_256_reg[9]_i_1_n_7 ),
        .CO({\p_0199_0_reg_256_reg[13]_i_1_n_7 ,\p_0199_0_reg_256_reg[13]_i_1_n_8 ,\p_0199_0_reg_256_reg[13]_i_1_n_9 ,\p_0199_0_reg_256_reg[13]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1503_fu_316_p2[12:9]),
        .S(trunc_ln1503_fu_312_p1[12:9]));
  FDRE \p_0199_0_reg_256_reg[14] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[13]),
        .Q(trunc_ln1503_fu_312_p1[14]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[15] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[14]),
        .Q(trunc_ln1503_fu_312_p1[15]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[16] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[15]),
        .Q(trunc_ln1503_fu_312_p1[16]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[17] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[16]),
        .Q(trunc_ln1503_fu_312_p1[17]),
        .R(ap_NS_fsm13_out));
  CARRY4 \p_0199_0_reg_256_reg[17]_i_1 
       (.CI(\p_0199_0_reg_256_reg[13]_i_1_n_7 ),
        .CO({\p_0199_0_reg_256_reg[17]_i_1_n_7 ,\p_0199_0_reg_256_reg[17]_i_1_n_8 ,\p_0199_0_reg_256_reg[17]_i_1_n_9 ,\p_0199_0_reg_256_reg[17]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1503_fu_316_p2[16:13]),
        .S(trunc_ln1503_fu_312_p1[16:13]));
  FDRE \p_0199_0_reg_256_reg[18] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[17]),
        .Q(trunc_ln1503_fu_312_p1[18]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[19] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[18]),
        .Q(trunc_ln1503_fu_312_p1[19]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[1] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(\p_0199_0_reg_256_reg[9]_0 [0]),
        .Q(trunc_ln1503_fu_312_p1[1]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[20] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[19]),
        .Q(trunc_ln1503_fu_312_p1[20]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[21] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[20]),
        .Q(trunc_ln1503_fu_312_p1[21]),
        .R(ap_NS_fsm13_out));
  CARRY4 \p_0199_0_reg_256_reg[21]_i_1 
       (.CI(\p_0199_0_reg_256_reg[17]_i_1_n_7 ),
        .CO({\p_0199_0_reg_256_reg[21]_i_1_n_7 ,\p_0199_0_reg_256_reg[21]_i_1_n_8 ,\p_0199_0_reg_256_reg[21]_i_1_n_9 ,\p_0199_0_reg_256_reg[21]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1503_fu_316_p2[20:17]),
        .S(trunc_ln1503_fu_312_p1[20:17]));
  FDRE \p_0199_0_reg_256_reg[22] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[21]),
        .Q(trunc_ln1503_fu_312_p1[22]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[23] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[22]),
        .Q(trunc_ln1503_fu_312_p1[23]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[24] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[23]),
        .Q(trunc_ln1503_fu_312_p1[24]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[25] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[24]),
        .Q(trunc_ln1503_fu_312_p1[25]),
        .R(ap_NS_fsm13_out));
  CARRY4 \p_0199_0_reg_256_reg[25]_i_1 
       (.CI(\p_0199_0_reg_256_reg[21]_i_1_n_7 ),
        .CO({\p_0199_0_reg_256_reg[25]_i_1_n_7 ,\p_0199_0_reg_256_reg[25]_i_1_n_8 ,\p_0199_0_reg_256_reg[25]_i_1_n_9 ,\p_0199_0_reg_256_reg[25]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1503_fu_316_p2[24:21]),
        .S(trunc_ln1503_fu_312_p1[24:21]));
  FDRE \p_0199_0_reg_256_reg[26] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[25]),
        .Q(\p_0199_0_reg_256_reg_n_7_[26] ),
        .R(ap_NS_fsm13_out));
  CARRY4 \p_0199_0_reg_256_reg[26]_i_3 
       (.CI(\p_0199_0_reg_256_reg[25]_i_1_n_7 ),
        .CO(\NLW_p_0199_0_reg_256_reg[26]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_0199_0_reg_256_reg[26]_i_3_O_UNCONNECTED [3:1],add_ln1503_fu_316_p2[25]}),
        .S({1'b0,1'b0,1'b0,trunc_ln1503_fu_312_p1[25]}));
  FDRE \p_0199_0_reg_256_reg[2] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[1]),
        .Q(trunc_ln1503_fu_312_p1[2]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[3] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[2]),
        .Q(trunc_ln1503_fu_312_p1[3]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[4] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[3]),
        .Q(trunc_ln1503_fu_312_p1[4]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[5] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[4]),
        .Q(trunc_ln1503_fu_312_p1[5]),
        .R(ap_NS_fsm13_out));
  CARRY4 \p_0199_0_reg_256_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\p_0199_0_reg_256_reg[5]_i_1_n_7 ,\p_0199_0_reg_256_reg[5]_i_1_n_8 ,\p_0199_0_reg_256_reg[5]_i_1_n_9 ,\p_0199_0_reg_256_reg[5]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(trunc_ln1503_fu_312_p1[4:1]),
        .O({add_ln1503_fu_316_p2[4:2],\NLW_p_0199_0_reg_256_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\p_0199_0_reg_256[5]_i_2_n_7 ,\p_0199_0_reg_256[5]_i_3_n_7 ,\p_0199_0_reg_256[5]_i_4_n_7 ,\p_0199_0_reg_256[5]_i_5_n_7 }));
  FDRE \p_0199_0_reg_256_reg[6] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[5]),
        .Q(trunc_ln1503_fu_312_p1[6]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[7] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[6]),
        .Q(trunc_ln1503_fu_312_p1[7]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[8] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[7]),
        .Q(trunc_ln1503_fu_312_p1[8]),
        .R(ap_NS_fsm13_out));
  FDRE \p_0199_0_reg_256_reg[9] 
       (.C(ap_clk),
        .CE(p_0199_0_reg_256_reg0),
        .D(add_ln1503_fu_316_p2[8]),
        .Q(trunc_ln1503_fu_312_p1[9]),
        .R(ap_NS_fsm13_out));
  CARRY4 \p_0199_0_reg_256_reg[9]_i_1 
       (.CI(\p_0199_0_reg_256_reg[5]_i_1_n_7 ),
        .CO({\p_0199_0_reg_256_reg[9]_i_1_n_7 ,\p_0199_0_reg_256_reg[9]_i_1_n_8 ,\p_0199_0_reg_256_reg[9]_i_1_n_9 ,\p_0199_0_reg_256_reg[9]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(trunc_ln1503_fu_312_p1[8:5]),
        .O(add_ln1503_fu_316_p2[8:5]),
        .S({\p_0199_0_reg_256[9]_i_2_n_7 ,\p_0199_0_reg_256[9]_i_3_n_7 ,\p_0199_0_reg_256[9]_i_4_n_7 ,\p_0199_0_reg_256[9]_i_5_n_7 }));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__15
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(create_codeword_U0_codeword_length_histogram_V_ce0));
  design_1_huffman_encoding_0_1_regslice_both__parameterized2 regslice_both_encoding_V_data_V_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Block_proc_U0_ap_start(Block_proc_U0_ap_start),
        .D({ap_NS_fsm[8:6],ap_NS_fsm[3],ap_NS_fsm[0]}),
        .DPRA(DPRA),
        .E(i1_0_reg_2800),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state4,Q[0]}),
        .SS(SS),
        .\ap_CS_fsm_reg[6] (cdata_0),
        .\ap_CS_fsm_reg[6]_0 (cdata),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm[8]_i_2__0_n_7 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_encoding_V_data_V_U_n_13),
        .ap_rst_n_1(ap_rst_n_0),
        .ap_sync_done(ap_sync_done),
        .\count_reg[0]_0 (create_codeword_U0_ap_ready),
        .\count_reg[0]_1 (\count_reg[0] ),
        .\count_reg[0]_2 (\count_reg[0]_0 ),
        .\count_reg[0]_3 (\count_reg[0]_1 ),
        .\count_reg[0]_4 (\count_reg[0]_2 ),
        .\count_reg[0]_5 (\count_reg[0]_3 ),
        .\count_reg[0]_6 (\count_reg[0]_4 ),
        .\count_reg[0]_7 (\count_reg[0]_5 ),
        .\count_reg[0]_8 (\count_reg[0]_6 ),
        .\count_reg[1]_0 (\icmp_ln26_reg_502_reg_n_7_[0] ),
        .create_codeword_U0_ap_start(create_codeword_U0_ap_start),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .extLd_loc_c19_empty_n(extLd_loc_c19_empty_n),
        .\ireg_reg[26] (tmp_data_V_fu_104_reg),
        .\odata_reg[32] (\odata_reg[32] ),
        .\odata_reg[4] (\ibuf_inst/p_0_in ),
        .\odata_reg[4]_0 (\ibuf_inst/p_0_in_1 ),
        .pop_buf(pop_buf),
        .stream_buffer_1_t_empty_n(stream_buffer_1_t_empty_n),
        .stream_buffer_2_t_empty_n(stream_buffer_2_t_empty_n),
        .stream_buffer_3_t_empty_n(stream_buffer_3_t_empty_n),
        .stream_buffer_4_t_empty_n(stream_buffer_4_t_empty_n),
        .stream_buffer_5_t_empty_n(stream_buffer_5_t_empty_n),
        .stream_buffer_6_t_empty_n(stream_buffer_6_t_empty_n),
        .symbol_bits_V_t_empty_n(symbol_bits_V_t_empty_n),
        .\tptr_reg[0] (\tptr_reg[0] ),
        .\tptr_reg[0]_0 (\tptr_reg[0]_0 ),
        .\tptr_reg[0]_1 (\tptr_reg[0]_1 ),
        .\tptr_reg[0]_2 (\tptr_reg[0]_2 ),
        .\tptr_reg[0]_3 (\tptr_reg[0]_3 ),
        .\tptr_reg[0]_4 (\tptr_reg[0]_4 ),
        .truncated_length_his_1_t_empty_n(truncated_length_his_1_t_empty_n));
  design_1_huffman_encoding_0_1_regslice_both__parameterized1 regslice_both_encoding_V_dest_V_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TDEST(encoding_TDEST),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .result_dest_V_reg_586(result_dest_V_reg_586));
  design_1_huffman_encoding_0_1_regslice_both__parameterized1_50 regslice_both_encoding_V_id_V_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TID(encoding_TID),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .result_id_V_reg_581(result_id_V_reg_581));
  design_1_huffman_encoding_0_1_regslice_both__parameterized3 regslice_both_encoding_V_keep_V_U
       (.D(cdata_0),
        .Q(\ibuf_inst/p_0_in ),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TKEEP(encoding_TKEEP),
        .encoding_TREADY(encoding_TREADY),
        .\ireg_reg[4] ({encoding_TVALID_int,D}));
  design_1_huffman_encoding_0_1_regslice_both__parameterized1_51 regslice_both_encoding_V_last_V_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TLAST(encoding_TLAST),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .result_last_V_reg_576(result_last_V_reg_576));
  design_1_huffman_encoding_0_1_regslice_both__parameterized3_52 regslice_both_encoding_V_strb_V_U
       (.D(cdata),
        .Q(\ibuf_inst/p_0_in_1 ),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TSTRB(encoding_TSTRB),
        .\ireg_reg[4] ({encoding_TVALID_int,\ireg_reg[3] }));
  design_1_huffman_encoding_0_1_regslice_both__parameterized1_53 regslice_both_encoding_V_user_V_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TUSER(encoding_TUSER),
        .encoding_TVALID_int(encoding_TVALID_int),
        .result_user_V_reg_571(result_user_V_reg_571));
  FDRE \result_dest_V_reg_586_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(stream_buffer_6_t_q0),
        .Q(result_dest_V_reg_586),
        .R(1'b0));
  FDRE \result_id_V_reg_581_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(stream_buffer_5_t_q0),
        .Q(result_id_V_reg_581),
        .R(1'b0));
  FDRE \result_last_V_reg_576_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(stream_buffer_4_t_q0),
        .Q(result_last_V_reg_576),
        .R(1'b0));
  FDRE \result_user_V_reg_571_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(stream_buffer_3_t_q0),
        .Q(result_user_V_reg_571),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_data_V_fu_104[26]_i_1 
       (.I0(\icmp_ln26_reg_502_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(icmp_ln883_reg_552),
        .O(we01));
  FDRE \tmp_data_V_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(we01),
        .D(length_V_reg_546[0]),
        .Q(tmp_data_V_fu_104_reg[0]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[10]),
        .Q(tmp_data_V_fu_104_reg[10]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[11] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[11]),
        .Q(tmp_data_V_fu_104_reg[11]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[12] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[12]),
        .Q(tmp_data_V_fu_104_reg[12]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[13] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[13]),
        .Q(tmp_data_V_fu_104_reg[13]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[14] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[14]),
        .Q(tmp_data_V_fu_104_reg[14]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[15] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[15]),
        .Q(tmp_data_V_fu_104_reg[15]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[16] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[16]),
        .Q(tmp_data_V_fu_104_reg[16]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[17] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[17]),
        .Q(tmp_data_V_fu_104_reg[17]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[18] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[18]),
        .Q(tmp_data_V_fu_104_reg[18]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[19] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[19]),
        .Q(tmp_data_V_fu_104_reg[19]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(we01),
        .D(length_V_reg_546[1]),
        .Q(tmp_data_V_fu_104_reg[1]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[20] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[20]),
        .Q(tmp_data_V_fu_104_reg[20]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[21] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[21]),
        .Q(tmp_data_V_fu_104_reg[21]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[22] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[22]),
        .Q(tmp_data_V_fu_104_reg[22]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[23] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[23]),
        .Q(tmp_data_V_fu_104_reg[23]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[24] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[24]),
        .Q(tmp_data_V_fu_104_reg[24]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[25] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[25]),
        .Q(tmp_data_V_fu_104_reg[25]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[26] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[26]),
        .Q(tmp_data_V_fu_104_reg[26]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(we01),
        .D(length_V_reg_546[2]),
        .Q(tmp_data_V_fu_104_reg[2]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(we01),
        .D(length_V_reg_546[3]),
        .Q(tmp_data_V_fu_104_reg[3]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(we01),
        .D(length_V_reg_546[4]),
        .Q(tmp_data_V_fu_104_reg[4]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[5]),
        .Q(tmp_data_V_fu_104_reg[5]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[6]),
        .Q(tmp_data_V_fu_104_reg[6]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[7]),
        .Q(tmp_data_V_fu_104_reg[7]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[8]),
        .Q(tmp_data_V_fu_104_reg[8]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(we01),
        .D(tmp_2_fu_445_p3[9]),
        .Q(tmp_data_V_fu_104_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF00000000)) 
    \zext_ln21_reg_481[4]_i_1 
       (.I0(\i_0_reg_269_reg[4]_0 [2]),
        .I1(\i_0_reg_269_reg[4]_0 [3]),
        .I2(\i_0_reg_269_reg[4]_0 [0]),
        .I3(\i_0_reg_269_reg[4]_0 [1]),
        .I4(\i_0_reg_269_reg[4]_0 [4]),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(zext_ln21_reg_481_reg0));
  FDRE \zext_ln21_reg_481_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln21_reg_481_reg0),
        .D(\i_0_reg_269_reg[4]_0 [0]),
        .Q(\zext_ln21_reg_481_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \zext_ln21_reg_481_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln21_reg_481_reg0),
        .D(\i_0_reg_269_reg[4]_0 [1]),
        .Q(\zext_ln21_reg_481_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \zext_ln21_reg_481_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln21_reg_481_reg0),
        .D(\i_0_reg_269_reg[4]_0 [2]),
        .Q(\zext_ln21_reg_481_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \zext_ln21_reg_481_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln21_reg_481_reg0),
        .D(\i_0_reg_269_reg[4]_0 [3]),
        .Q(\zext_ln21_reg_481_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \zext_ln21_reg_481_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln21_reg_481_reg0),
        .D(\i_0_reg_269_reg[4]_0 [4]),
        .Q(\zext_ln21_reg_481_reg_n_7_[4] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "create_codeword_flbW" *) 
module design_1_huffman_encoding_0_1_create_codeword_flbW
   (E,
    D,
    Q,
    ap_enable_reg_pp0_iter1,
    icmp_ln18_reg_472,
    \q0_reg[26] ,
    DOBDO,
    \q0_reg[26]_0 ,
    ram_reg_0_15_0_0__52,
    \tmp_data_V_fu_104_reg[5] ,
    ram_reg_0_15_0_0__0,
    icmp_ln883_reg_552,
    ap_clk);
  output [0:0]E;
  output [21:0]D;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln18_reg_472;
  input [4:0]\q0_reg[26] ;
  input [4:0]DOBDO;
  input [4:0]\q0_reg[26]_0 ;
  input [25:0]ram_reg_0_15_0_0__52;
  input [4:0]\tmp_data_V_fu_104_reg[5] ;
  input ram_reg_0_15_0_0__0;
  input icmp_ln883_reg_552;
  input ap_clk;

  wire [21:0]D;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire icmp_ln18_reg_472;
  wire icmp_ln883_reg_552;
  wire [4:0]\q0_reg[26] ;
  wire [4:0]\q0_reg[26]_0 ;
  wire ram_reg_0_15_0_0__0;
  wire [25:0]ram_reg_0_15_0_0__52;
  wire [4:0]\tmp_data_V_fu_104_reg[5] ;

  design_1_huffman_encoding_0_1_create_codeword_flbW_ram create_codeword_flbW_ram_U
       (.D(D),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .icmp_ln18_reg_472(icmp_ln18_reg_472),
        .icmp_ln883_reg_552(icmp_ln883_reg_552),
        .\q0_reg[26]_0 (\q0_reg[26] ),
        .\q0_reg[26]_1 (\q0_reg[26]_0 ),
        .ram_reg_0_15_0_0__0_0(ram_reg_0_15_0_0__0),
        .ram_reg_0_15_0_0__52_0(ram_reg_0_15_0_0__52),
        .\tmp_data_V_fu_104_reg[5] (\tmp_data_V_fu_104_reg[5] ));
endmodule

(* ORIG_REF_NAME = "create_codeword_flbW_ram" *) 
module design_1_huffman_encoding_0_1_create_codeword_flbW_ram
   (E,
    D,
    Q,
    ap_enable_reg_pp0_iter1,
    icmp_ln18_reg_472,
    \q0_reg[26]_0 ,
    DOBDO,
    \q0_reg[26]_1 ,
    ram_reg_0_15_0_0__52_0,
    \tmp_data_V_fu_104_reg[5] ,
    ram_reg_0_15_0_0__0_0,
    icmp_ln883_reg_552,
    ap_clk);
  output [0:0]E;
  output [21:0]D;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln18_reg_472;
  input [4:0]\q0_reg[26]_0 ;
  input [4:0]DOBDO;
  input [4:0]\q0_reg[26]_1 ;
  input [25:0]ram_reg_0_15_0_0__52_0;
  input [4:0]\tmp_data_V_fu_104_reg[5] ;
  input ram_reg_0_15_0_0__0_0;
  input icmp_ln883_reg_552;
  input ap_clk;

  wire [21:0]D;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire [2:0]Q;
  wire [26:1]add_ln700_fu_456_p2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [26:1]d0;
  wire [4:0]first_codeword_V_address0;
  wire first_codeword_V_ce0;
  wire icmp_ln18_reg_472;
  wire icmp_ln883_reg_552;
  wire p_Result_s_fu_372_p40;
  wire [26:0]q00;
  wire [4:0]\q0_reg[26]_0 ;
  wire [4:0]\q0_reg[26]_1 ;
  wire \q0_reg_n_7_[0] ;
  wire \q0_reg_n_7_[10] ;
  wire \q0_reg_n_7_[11] ;
  wire \q0_reg_n_7_[12] ;
  wire \q0_reg_n_7_[13] ;
  wire \q0_reg_n_7_[14] ;
  wire \q0_reg_n_7_[15] ;
  wire \q0_reg_n_7_[16] ;
  wire \q0_reg_n_7_[17] ;
  wire \q0_reg_n_7_[18] ;
  wire \q0_reg_n_7_[19] ;
  wire \q0_reg_n_7_[1] ;
  wire \q0_reg_n_7_[20] ;
  wire \q0_reg_n_7_[21] ;
  wire \q0_reg_n_7_[22] ;
  wire \q0_reg_n_7_[23] ;
  wire \q0_reg_n_7_[24] ;
  wire \q0_reg_n_7_[25] ;
  wire \q0_reg_n_7_[2] ;
  wire \q0_reg_n_7_[3] ;
  wire \q0_reg_n_7_[4] ;
  wire \q0_reg_n_7_[5] ;
  wire \q0_reg_n_7_[6] ;
  wire \q0_reg_n_7_[7] ;
  wire \q0_reg_n_7_[8] ;
  wire \q0_reg_n_7_[9] ;
  wire ram_reg_0_15_0_0__0_0;
  wire ram_reg_0_15_0_0__0_i_1_n_7;
  wire ram_reg_0_15_0_0__0_n_7;
  wire ram_reg_0_15_0_0__10_n_7;
  wire ram_reg_0_15_0_0__11_n_7;
  wire ram_reg_0_15_0_0__12_n_7;
  wire ram_reg_0_15_0_0__13_n_7;
  wire ram_reg_0_15_0_0__14_n_7;
  wire ram_reg_0_15_0_0__15_n_7;
  wire ram_reg_0_15_0_0__16_n_7;
  wire ram_reg_0_15_0_0__17_i_2_n_10;
  wire ram_reg_0_15_0_0__17_i_2_n_7;
  wire ram_reg_0_15_0_0__17_i_2_n_8;
  wire ram_reg_0_15_0_0__17_i_2_n_9;
  wire ram_reg_0_15_0_0__17_n_7;
  wire ram_reg_0_15_0_0__18_n_7;
  wire ram_reg_0_15_0_0__19_n_7;
  wire ram_reg_0_15_0_0__1_i_2_n_10;
  wire ram_reg_0_15_0_0__1_i_2_n_7;
  wire ram_reg_0_15_0_0__1_i_2_n_8;
  wire ram_reg_0_15_0_0__1_i_2_n_9;
  wire ram_reg_0_15_0_0__1_n_7;
  wire ram_reg_0_15_0_0__20_n_7;
  wire ram_reg_0_15_0_0__21_n_7;
  wire ram_reg_0_15_0_0__22_n_7;
  wire ram_reg_0_15_0_0__23_n_7;
  wire ram_reg_0_15_0_0__24_n_7;
  wire ram_reg_0_15_0_0__25_i_2_n_10;
  wire ram_reg_0_15_0_0__25_i_2_n_7;
  wire ram_reg_0_15_0_0__25_i_2_n_8;
  wire ram_reg_0_15_0_0__25_i_2_n_9;
  wire ram_reg_0_15_0_0__25_n_7;
  wire ram_reg_0_15_0_0__26_n_7;
  wire ram_reg_0_15_0_0__27_n_7;
  wire ram_reg_0_15_0_0__28_n_7;
  wire ram_reg_0_15_0_0__29_n_7;
  wire ram_reg_0_15_0_0__2_n_7;
  wire ram_reg_0_15_0_0__30_n_7;
  wire ram_reg_0_15_0_0__31_n_7;
  wire ram_reg_0_15_0_0__32_n_7;
  wire ram_reg_0_15_0_0__33_i_2_n_10;
  wire ram_reg_0_15_0_0__33_i_2_n_7;
  wire ram_reg_0_15_0_0__33_i_2_n_8;
  wire ram_reg_0_15_0_0__33_i_2_n_9;
  wire ram_reg_0_15_0_0__33_n_7;
  wire ram_reg_0_15_0_0__34_n_7;
  wire ram_reg_0_15_0_0__35_n_7;
  wire ram_reg_0_15_0_0__36_n_7;
  wire ram_reg_0_15_0_0__37_n_7;
  wire ram_reg_0_15_0_0__38_n_7;
  wire ram_reg_0_15_0_0__39_n_7;
  wire ram_reg_0_15_0_0__3_n_7;
  wire ram_reg_0_15_0_0__40_n_7;
  wire ram_reg_0_15_0_0__41_i_2_n_10;
  wire ram_reg_0_15_0_0__41_i_2_n_7;
  wire ram_reg_0_15_0_0__41_i_2_n_8;
  wire ram_reg_0_15_0_0__41_i_2_n_9;
  wire ram_reg_0_15_0_0__41_n_7;
  wire ram_reg_0_15_0_0__42_n_7;
  wire ram_reg_0_15_0_0__43_n_7;
  wire ram_reg_0_15_0_0__44_n_7;
  wire ram_reg_0_15_0_0__45_n_7;
  wire ram_reg_0_15_0_0__46_n_7;
  wire ram_reg_0_15_0_0__47_n_7;
  wire ram_reg_0_15_0_0__48_n_7;
  wire ram_reg_0_15_0_0__49_i_2_n_10;
  wire ram_reg_0_15_0_0__49_n_7;
  wire ram_reg_0_15_0_0__4_n_7;
  wire ram_reg_0_15_0_0__50_n_7;
  wire ram_reg_0_15_0_0__51_n_7;
  wire [25:0]ram_reg_0_15_0_0__52_0;
  wire ram_reg_0_15_0_0__52_n_7;
  wire ram_reg_0_15_0_0__5_n_7;
  wire ram_reg_0_15_0_0__6_n_7;
  wire ram_reg_0_15_0_0__7_n_7;
  wire ram_reg_0_15_0_0__8_n_7;
  wire ram_reg_0_15_0_0__9_i_2_n_10;
  wire ram_reg_0_15_0_0__9_i_2_n_7;
  wire ram_reg_0_15_0_0__9_i_2_n_8;
  wire ram_reg_0_15_0_0__9_i_2_n_9;
  wire ram_reg_0_15_0_0__9_n_7;
  wire ram_reg_0_15_0_0_i_1_n_7;
  wire ram_reg_0_15_0_0_i_2_n_7;
  wire ram_reg_0_15_0_0_n_7;
  wire \tmp_data_V_fu_104[10]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[10]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[11]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[11]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[12]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[12]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[13]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[13]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[14]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[14]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[15]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[15]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[16]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[16]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[17]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[17]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[18]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[18]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[19]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[19]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[20]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[20]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[21]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[21]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[22]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[22]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[23]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[23]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[24]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[25]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[26]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[26]_i_4_n_7 ;
  wire \tmp_data_V_fu_104[26]_i_5_n_7 ;
  wire \tmp_data_V_fu_104[26]_i_6_n_7 ;
  wire \tmp_data_V_fu_104[5]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[5]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[6]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[6]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[7]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[7]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[7]_i_4_n_7 ;
  wire \tmp_data_V_fu_104[8]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[8]_i_3_n_7 ;
  wire \tmp_data_V_fu_104[8]_i_4_n_7 ;
  wire \tmp_data_V_fu_104[9]_i_2_n_7 ;
  wire \tmp_data_V_fu_104[9]_i_3_n_7 ;
  wire [4:0]\tmp_data_V_fu_104_reg[5] ;
  wire [3:1]NLW_ram_reg_0_15_0_0__49_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_15_0_0__49_i_2_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h08)) 
    \p_0199_0_reg_256[26]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[0]),
        .I2(icmp_ln18_reg_472),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[0]_i_1 
       (.I0(ram_reg_0_15_0_0__0_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0_n_7),
        .O(q00[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[10]_i_1 
       (.I0(ram_reg_0_15_0_0__20_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__19_n_7),
        .O(q00[10]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[11]_i_1 
       (.I0(ram_reg_0_15_0_0__22_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__21_n_7),
        .O(q00[11]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[12]_i_1 
       (.I0(ram_reg_0_15_0_0__24_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__23_n_7),
        .O(q00[12]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[13]_i_1 
       (.I0(ram_reg_0_15_0_0__26_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__25_n_7),
        .O(q00[13]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[14]_i_1 
       (.I0(ram_reg_0_15_0_0__28_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__27_n_7),
        .O(q00[14]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[15]_i_1 
       (.I0(ram_reg_0_15_0_0__30_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__29_n_7),
        .O(q00[15]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[16]_i_1 
       (.I0(ram_reg_0_15_0_0__32_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__31_n_7),
        .O(q00[16]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[17]_i_1 
       (.I0(ram_reg_0_15_0_0__34_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__33_n_7),
        .O(q00[17]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[18]_i_1 
       (.I0(ram_reg_0_15_0_0__36_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__35_n_7),
        .O(q00[18]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[19]_i_1 
       (.I0(ram_reg_0_15_0_0__38_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__37_n_7),
        .O(q00[19]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[1]_i_1 
       (.I0(ram_reg_0_15_0_0__2_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__1_n_7),
        .O(q00[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[20]_i_1 
       (.I0(ram_reg_0_15_0_0__40_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__39_n_7),
        .O(q00[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[21]_i_1 
       (.I0(ram_reg_0_15_0_0__42_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__41_n_7),
        .O(q00[21]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[22]_i_1 
       (.I0(ram_reg_0_15_0_0__44_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__43_n_7),
        .O(q00[22]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[23]_i_1 
       (.I0(ram_reg_0_15_0_0__46_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__45_n_7),
        .O(q00[23]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[24]_i_1 
       (.I0(ram_reg_0_15_0_0__48_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__47_n_7),
        .O(q00[24]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[25]_i_1 
       (.I0(ram_reg_0_15_0_0__50_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__49_n_7),
        .O(q00[25]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \q0[26]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[2]),
        .O(first_codeword_V_ce0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[26]_i_2 
       (.I0(ram_reg_0_15_0_0__52_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__51_n_7),
        .O(q00[26]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[2]_i_1 
       (.I0(ram_reg_0_15_0_0__4_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__3_n_7),
        .O(q00[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[3]_i_1 
       (.I0(ram_reg_0_15_0_0__6_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__5_n_7),
        .O(q00[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[4]_i_1 
       (.I0(ram_reg_0_15_0_0__8_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__7_n_7),
        .O(q00[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[5]_i_1 
       (.I0(ram_reg_0_15_0_0__10_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__9_n_7),
        .O(q00[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[6]_i_1 
       (.I0(ram_reg_0_15_0_0__12_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__11_n_7),
        .O(q00[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[7]_i_1 
       (.I0(ram_reg_0_15_0_0__14_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__13_n_7),
        .O(q00[7]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[8]_i_1__0 
       (.I0(ram_reg_0_15_0_0__16_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__15_n_7),
        .O(q00[8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[9]_i_1 
       (.I0(ram_reg_0_15_0_0__18_n_7),
        .I1(first_codeword_V_address0[4]),
        .I2(ram_reg_0_15_0_0__17_n_7),
        .O(q00[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[0]),
        .Q(\q0_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[10]),
        .Q(\q0_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[11]),
        .Q(\q0_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[12]),
        .Q(\q0_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[13]),
        .Q(\q0_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[14]),
        .Q(\q0_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[15]),
        .Q(\q0_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[16]),
        .Q(\q0_reg_n_7_[16] ),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[17]),
        .Q(\q0_reg_n_7_[17] ),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[18]),
        .Q(\q0_reg_n_7_[18] ),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[19]),
        .Q(\q0_reg_n_7_[19] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[1]),
        .Q(\q0_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[20]),
        .Q(\q0_reg_n_7_[20] ),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[21]),
        .Q(\q0_reg_n_7_[21] ),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[22]),
        .Q(\q0_reg_n_7_[22] ),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[23]),
        .Q(\q0_reg_n_7_[23] ),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[24]),
        .Q(\q0_reg_n_7_[24] ),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[25]),
        .Q(\q0_reg_n_7_[25] ),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[26]),
        .Q(p_Result_s_fu_372_p40),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[2]),
        .Q(\q0_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[3]),
        .Q(\q0_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[4]),
        .Q(\q0_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[5]),
        .Q(\q0_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[6]),
        .Q(\q0_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[7]),
        .Q(\q0_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[8]),
        .Q(\q0_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(first_codeword_V_ce0),
        .D(q00[9]),
        .Q(\q0_reg_n_7_[9] ),
        .R(1'b0));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_0_0_i_1_n_7),
        .O(ram_reg_0_15_0_0_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_0_0_i_1_n_7),
        .O(ram_reg_0_15_0_0__0_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  LUT5 #(
    .INIT(32'hAAAE0000)) 
    ram_reg_0_15_0_0__0_i_1
       (.I0(E),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__0_0),
        .I3(icmp_ln883_reg_552),
        .I4(first_codeword_V_address0[4]),
        .O(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(ram_reg_0_15_0_0__1_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__10
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(ram_reg_0_15_0_0__10_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__11
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(ram_reg_0_15_0_0__11_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__11_i_1
       (.I0(add_ln700_fu_456_p2[6]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[5]),
        .O(d0[6]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__12
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(ram_reg_0_15_0_0__12_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__13
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(ram_reg_0_15_0_0__13_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__13_i_1
       (.I0(add_ln700_fu_456_p2[7]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[6]),
        .O(d0[7]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__14
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(ram_reg_0_15_0_0__14_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__15
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(ram_reg_0_15_0_0__15_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__15_i_1
       (.I0(add_ln700_fu_456_p2[8]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[7]),
        .O(d0[8]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__16
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(ram_reg_0_15_0_0__16_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__17
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(ram_reg_0_15_0_0__17_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__17_i_1
       (.I0(add_ln700_fu_456_p2[9]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[8]),
        .O(d0[9]));
  CARRY4 ram_reg_0_15_0_0__17_i_2
       (.CI(ram_reg_0_15_0_0__9_i_2_n_7),
        .CO({ram_reg_0_15_0_0__17_i_2_n_7,ram_reg_0_15_0_0__17_i_2_n_8,ram_reg_0_15_0_0__17_i_2_n_9,ram_reg_0_15_0_0__17_i_2_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln700_fu_456_p2[12:9]),
        .S({\q0_reg_n_7_[12] ,\q0_reg_n_7_[11] ,\q0_reg_n_7_[10] ,\q0_reg_n_7_[9] }));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__18
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(ram_reg_0_15_0_0__18_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__19
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(ram_reg_0_15_0_0__19_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__19_i_1
       (.I0(add_ln700_fu_456_p2[10]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[9]),
        .O(d0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__1_i_1
       (.I0(add_ln700_fu_456_p2[1]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[0]),
        .O(d0[1]));
  CARRY4 ram_reg_0_15_0_0__1_i_2
       (.CI(1'b0),
        .CO({ram_reg_0_15_0_0__1_i_2_n_7,ram_reg_0_15_0_0__1_i_2_n_8,ram_reg_0_15_0_0__1_i_2_n_9,ram_reg_0_15_0_0__1_i_2_n_10}),
        .CYINIT(\q0_reg_n_7_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln700_fu_456_p2[4:1]),
        .S({\q0_reg_n_7_[4] ,\q0_reg_n_7_[3] ,\q0_reg_n_7_[2] ,\q0_reg_n_7_[1] }));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(ram_reg_0_15_0_0__2_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__20
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(ram_reg_0_15_0_0__20_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__21
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(ram_reg_0_15_0_0__21_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__21_i_1
       (.I0(add_ln700_fu_456_p2[11]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[10]),
        .O(d0[11]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__22
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(ram_reg_0_15_0_0__22_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__23
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(ram_reg_0_15_0_0__23_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__23_i_1
       (.I0(add_ln700_fu_456_p2[12]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[11]),
        .O(d0[12]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__24
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(ram_reg_0_15_0_0__24_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__25
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(ram_reg_0_15_0_0__25_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__25_i_1
       (.I0(add_ln700_fu_456_p2[13]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[12]),
        .O(d0[13]));
  CARRY4 ram_reg_0_15_0_0__25_i_2
       (.CI(ram_reg_0_15_0_0__17_i_2_n_7),
        .CO({ram_reg_0_15_0_0__25_i_2_n_7,ram_reg_0_15_0_0__25_i_2_n_8,ram_reg_0_15_0_0__25_i_2_n_9,ram_reg_0_15_0_0__25_i_2_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln700_fu_456_p2[16:13]),
        .S({\q0_reg_n_7_[16] ,\q0_reg_n_7_[15] ,\q0_reg_n_7_[14] ,\q0_reg_n_7_[13] }));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__26
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(ram_reg_0_15_0_0__26_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__27
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(ram_reg_0_15_0_0__27_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__27_i_1
       (.I0(add_ln700_fu_456_p2[14]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[13]),
        .O(d0[14]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__28
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(ram_reg_0_15_0_0__28_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__29
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(ram_reg_0_15_0_0__29_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__29_i_1
       (.I0(add_ln700_fu_456_p2[15]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[14]),
        .O(d0[15]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(ram_reg_0_15_0_0__3_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__30
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(ram_reg_0_15_0_0__30_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__31
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[16]),
        .O(ram_reg_0_15_0_0__31_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__31_i_1
       (.I0(add_ln700_fu_456_p2[16]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[15]),
        .O(d0[16]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__32
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[16]),
        .O(ram_reg_0_15_0_0__32_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__33
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[17]),
        .O(ram_reg_0_15_0_0__33_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__33_i_1
       (.I0(add_ln700_fu_456_p2[17]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[16]),
        .O(d0[17]));
  CARRY4 ram_reg_0_15_0_0__33_i_2
       (.CI(ram_reg_0_15_0_0__25_i_2_n_7),
        .CO({ram_reg_0_15_0_0__33_i_2_n_7,ram_reg_0_15_0_0__33_i_2_n_8,ram_reg_0_15_0_0__33_i_2_n_9,ram_reg_0_15_0_0__33_i_2_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln700_fu_456_p2[20:17]),
        .S({\q0_reg_n_7_[20] ,\q0_reg_n_7_[19] ,\q0_reg_n_7_[18] ,\q0_reg_n_7_[17] }));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__34
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[17]),
        .O(ram_reg_0_15_0_0__34_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__35
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[18]),
        .O(ram_reg_0_15_0_0__35_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__35_i_1
       (.I0(add_ln700_fu_456_p2[18]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[17]),
        .O(d0[18]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__36
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[18]),
        .O(ram_reg_0_15_0_0__36_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__37
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[19]),
        .O(ram_reg_0_15_0_0__37_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__37_i_1
       (.I0(add_ln700_fu_456_p2[19]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[18]),
        .O(d0[19]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__38
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[19]),
        .O(ram_reg_0_15_0_0__38_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__39
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[20]),
        .O(ram_reg_0_15_0_0__39_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__39_i_1
       (.I0(add_ln700_fu_456_p2[20]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[19]),
        .O(d0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__3_i_1
       (.I0(add_ln700_fu_456_p2[2]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[1]),
        .O(d0[2]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(ram_reg_0_15_0_0__4_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__40
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[20]),
        .O(ram_reg_0_15_0_0__40_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__41
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[21]),
        .O(ram_reg_0_15_0_0__41_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__41_i_1
       (.I0(add_ln700_fu_456_p2[21]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[20]),
        .O(d0[21]));
  CARRY4 ram_reg_0_15_0_0__41_i_2
       (.CI(ram_reg_0_15_0_0__33_i_2_n_7),
        .CO({ram_reg_0_15_0_0__41_i_2_n_7,ram_reg_0_15_0_0__41_i_2_n_8,ram_reg_0_15_0_0__41_i_2_n_9,ram_reg_0_15_0_0__41_i_2_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln700_fu_456_p2[24:21]),
        .S({\q0_reg_n_7_[24] ,\q0_reg_n_7_[23] ,\q0_reg_n_7_[22] ,\q0_reg_n_7_[21] }));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__42
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[21]),
        .O(ram_reg_0_15_0_0__42_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__43
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[22]),
        .O(ram_reg_0_15_0_0__43_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__43_i_1
       (.I0(add_ln700_fu_456_p2[22]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[21]),
        .O(d0[22]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__44
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[22]),
        .O(ram_reg_0_15_0_0__44_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__45
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[23]),
        .O(ram_reg_0_15_0_0__45_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__45_i_1
       (.I0(add_ln700_fu_456_p2[23]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[22]),
        .O(d0[23]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__46
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[23]),
        .O(ram_reg_0_15_0_0__46_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__47
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[24]),
        .O(ram_reg_0_15_0_0__47_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__47_i_1
       (.I0(add_ln700_fu_456_p2[24]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[23]),
        .O(d0[24]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__48
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[24]),
        .O(ram_reg_0_15_0_0__48_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__49
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[25]),
        .O(ram_reg_0_15_0_0__49_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__49_i_1
       (.I0(add_ln700_fu_456_p2[25]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[24]),
        .O(d0[25]));
  CARRY4 ram_reg_0_15_0_0__49_i_2
       (.CI(ram_reg_0_15_0_0__41_i_2_n_7),
        .CO({NLW_ram_reg_0_15_0_0__49_i_2_CO_UNCONNECTED[3:1],ram_reg_0_15_0_0__49_i_2_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_15_0_0__49_i_2_O_UNCONNECTED[3:2],add_ln700_fu_456_p2[26:25]}),
        .S({1'b0,1'b0,p_Result_s_fu_372_p40,\q0_reg_n_7_[25] }));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(ram_reg_0_15_0_0__5_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__50
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[25]),
        .O(ram_reg_0_15_0_0__50_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__51
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[26]),
        .O(ram_reg_0_15_0_0__51_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__51_i_1
       (.I0(add_ln700_fu_456_p2[26]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[25]),
        .O(d0[26]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__52
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[26]),
        .O(ram_reg_0_15_0_0__52_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__5_i_1
       (.I0(add_ln700_fu_456_p2[3]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[2]),
        .O(d0[3]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(ram_reg_0_15_0_0__6_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__7
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(ram_reg_0_15_0_0__7_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__7_i_1
       (.I0(add_ln700_fu_456_p2[4]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[3]),
        .O(d0[4]));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "26" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__8
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(ram_reg_0_15_0_0__8_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0__0_i_1_n_7));
  (* RTL_RAM_BITS = "729" *) 
  (* RTL_RAM_NAME = "first_codeword_V_U/create_codeword_flbW_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__9
       (.A0(first_codeword_V_address0[0]),
        .A1(first_codeword_V_address0[1]),
        .A2(first_codeword_V_address0[2]),
        .A3(first_codeword_V_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(ram_reg_0_15_0_0__9_n_7),
        .WCLK(ap_clk),
        .WE(ram_reg_0_15_0_0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0__9_i_1
       (.I0(add_ln700_fu_456_p2[5]),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__52_0[4]),
        .O(d0[5]));
  CARRY4 ram_reg_0_15_0_0__9_i_2
       (.CI(ram_reg_0_15_0_0__1_i_2_n_7),
        .CO({ram_reg_0_15_0_0__9_i_2_n_7,ram_reg_0_15_0_0__9_i_2_n_8,ram_reg_0_15_0_0__9_i_2_n_9,ram_reg_0_15_0_0__9_i_2_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln700_fu_456_p2[8:5]),
        .S({\q0_reg_n_7_[8] ,\q0_reg_n_7_[7] ,\q0_reg_n_7_[6] ,\q0_reg_n_7_[5] }));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_0_0_i_1
       (.I0(Q[2]),
        .I1(\q0_reg_n_7_[0] ),
        .O(ram_reg_0_15_0_0_i_1_n_7));
  LUT5 #(
    .INIT(32'h0000AAAE)) 
    ram_reg_0_15_0_0_i_2
       (.I0(E),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0__0_0),
        .I3(icmp_ln883_reg_552),
        .I4(first_codeword_V_address0[4]),
        .O(ram_reg_0_15_0_0_i_2_n_7));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_3
       (.I0(\q0_reg[26]_0 [0]),
        .I1(Q[2]),
        .I2(DOBDO[0]),
        .I3(Q[1]),
        .I4(\q0_reg[26]_1 [0]),
        .O(first_codeword_V_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_4
       (.I0(\q0_reg[26]_0 [1]),
        .I1(Q[2]),
        .I2(DOBDO[1]),
        .I3(Q[1]),
        .I4(\q0_reg[26]_1 [1]),
        .O(first_codeword_V_address0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_5
       (.I0(\q0_reg[26]_0 [2]),
        .I1(Q[2]),
        .I2(DOBDO[2]),
        .I3(Q[1]),
        .I4(\q0_reg[26]_1 [2]),
        .O(first_codeword_V_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_6
       (.I0(\q0_reg[26]_0 [3]),
        .I1(Q[2]),
        .I2(DOBDO[3]),
        .I3(Q[1]),
        .I4(\q0_reg[26]_1 [3]),
        .O(first_codeword_V_address0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_7
       (.I0(\q0_reg[26]_0 [4]),
        .I1(Q[2]),
        .I2(DOBDO[4]),
        .I3(Q[1]),
        .I4(\q0_reg[26]_1 [4]),
        .O(first_codeword_V_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_fu_104[10]_i_1 
       (.I0(\tmp_data_V_fu_104[10]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [0]),
        .I2(\tmp_data_V_fu_104[11]_i_2_n_7 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_data_V_fu_104[10]_i_2 
       (.I0(\tmp_data_V_fu_104[10]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104[14]_i_3_n_7 ),
        .I2(\tmp_data_V_fu_104_reg[5] [1]),
        .I3(\tmp_data_V_fu_104[12]_i_3_n_7 ),
        .I4(\tmp_data_V_fu_104_reg[5] [2]),
        .I5(\tmp_data_V_fu_104[16]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[10]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_data_V_fu_104[10]_i_3 
       (.I0(\q0_reg_n_7_[25] ),
        .I1(\q0_reg_n_7_[9] ),
        .I2(\tmp_data_V_fu_104_reg[5] [3]),
        .I3(\q0_reg_n_7_[17] ),
        .I4(\tmp_data_V_fu_104_reg[5] [4]),
        .I5(\q0_reg_n_7_[1] ),
        .O(\tmp_data_V_fu_104[10]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_fu_104[11]_i_1 
       (.I0(\tmp_data_V_fu_104[11]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [0]),
        .I2(\tmp_data_V_fu_104[12]_i_2_n_7 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_data_V_fu_104[11]_i_2 
       (.I0(\tmp_data_V_fu_104[11]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104[15]_i_3_n_7 ),
        .I2(\tmp_data_V_fu_104_reg[5] [1]),
        .I3(\tmp_data_V_fu_104[13]_i_3_n_7 ),
        .I4(\tmp_data_V_fu_104_reg[5] [2]),
        .I5(\tmp_data_V_fu_104[17]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[11]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_data_V_fu_104[11]_i_3 
       (.I0(\q0_reg_n_7_[24] ),
        .I1(\q0_reg_n_7_[8] ),
        .I2(\tmp_data_V_fu_104_reg[5] [3]),
        .I3(\q0_reg_n_7_[16] ),
        .I4(\tmp_data_V_fu_104_reg[5] [4]),
        .I5(\q0_reg_n_7_[0] ),
        .O(\tmp_data_V_fu_104[11]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_fu_104[12]_i_1 
       (.I0(\tmp_data_V_fu_104[12]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [0]),
        .I2(\tmp_data_V_fu_104[13]_i_2_n_7 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_data_V_fu_104[12]_i_2 
       (.I0(\tmp_data_V_fu_104[12]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104[16]_i_3_n_7 ),
        .I2(\tmp_data_V_fu_104_reg[5] [1]),
        .I3(\tmp_data_V_fu_104[14]_i_3_n_7 ),
        .I4(\tmp_data_V_fu_104_reg[5] [2]),
        .I5(\tmp_data_V_fu_104[18]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[12]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_data_V_fu_104[12]_i_3 
       (.I0(\q0_reg_n_7_[23] ),
        .I1(\q0_reg_n_7_[7] ),
        .I2(\tmp_data_V_fu_104_reg[5] [3]),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .I4(\q0_reg_n_7_[15] ),
        .O(\tmp_data_V_fu_104[12]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \tmp_data_V_fu_104[13]_i_1 
       (.I0(\tmp_data_V_fu_104[14]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[16]_i_2_n_7 ),
        .I3(\tmp_data_V_fu_104[13]_i_2_n_7 ),
        .I4(\tmp_data_V_fu_104_reg[5] [0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_data_V_fu_104[13]_i_2 
       (.I0(\tmp_data_V_fu_104[13]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104[17]_i_3_n_7 ),
        .I2(\tmp_data_V_fu_104_reg[5] [1]),
        .I3(\tmp_data_V_fu_104[15]_i_3_n_7 ),
        .I4(\tmp_data_V_fu_104_reg[5] [2]),
        .I5(\tmp_data_V_fu_104[19]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[13]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_data_V_fu_104[13]_i_3 
       (.I0(\q0_reg_n_7_[22] ),
        .I1(\q0_reg_n_7_[6] ),
        .I2(\tmp_data_V_fu_104_reg[5] [3]),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .I4(\q0_reg_n_7_[14] ),
        .O(\tmp_data_V_fu_104[13]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \tmp_data_V_fu_104[14]_i_1 
       (.I0(\tmp_data_V_fu_104[15]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[17]_i_2_n_7 ),
        .I3(\tmp_data_V_fu_104[14]_i_2_n_7 ),
        .I4(\tmp_data_V_fu_104[16]_i_2_n_7 ),
        .I5(\tmp_data_V_fu_104_reg[5] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_fu_104[14]_i_2 
       (.I0(\tmp_data_V_fu_104[14]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [2]),
        .I2(\tmp_data_V_fu_104[18]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[14]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_data_V_fu_104[14]_i_3 
       (.I0(\q0_reg_n_7_[21] ),
        .I1(\q0_reg_n_7_[5] ),
        .I2(\tmp_data_V_fu_104_reg[5] [3]),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .I4(\q0_reg_n_7_[13] ),
        .O(\tmp_data_V_fu_104[14]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \tmp_data_V_fu_104[15]_i_1 
       (.I0(\tmp_data_V_fu_104[15]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[17]_i_2_n_7 ),
        .I3(\tmp_data_V_fu_104[16]_i_2_n_7 ),
        .I4(\tmp_data_V_fu_104[18]_i_2_n_7 ),
        .I5(\tmp_data_V_fu_104_reg[5] [0]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_fu_104[15]_i_2 
       (.I0(\tmp_data_V_fu_104[15]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [2]),
        .I2(\tmp_data_V_fu_104[19]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[15]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_data_V_fu_104[15]_i_3 
       (.I0(\q0_reg_n_7_[20] ),
        .I1(\q0_reg_n_7_[4] ),
        .I2(\tmp_data_V_fu_104_reg[5] [3]),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .I4(\q0_reg_n_7_[12] ),
        .O(\tmp_data_V_fu_104[15]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \tmp_data_V_fu_104[16]_i_1 
       (.I0(\tmp_data_V_fu_104[17]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[19]_i_2_n_7 ),
        .I3(\tmp_data_V_fu_104[16]_i_2_n_7 ),
        .I4(\tmp_data_V_fu_104[18]_i_2_n_7 ),
        .I5(\tmp_data_V_fu_104_reg[5] [0]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hB8BBB88888888888)) 
    \tmp_data_V_fu_104[16]_i_2 
       (.I0(\tmp_data_V_fu_104[16]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [2]),
        .I2(\q0_reg_n_7_[15] ),
        .I3(\tmp_data_V_fu_104_reg[5] [3]),
        .I4(\q0_reg_n_7_[7] ),
        .I5(\tmp_data_V_fu_104_reg[5] [4]),
        .O(\tmp_data_V_fu_104[16]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_data_V_fu_104[16]_i_3 
       (.I0(\q0_reg_n_7_[19] ),
        .I1(\q0_reg_n_7_[3] ),
        .I2(\tmp_data_V_fu_104_reg[5] [3]),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .I4(\q0_reg_n_7_[11] ),
        .O(\tmp_data_V_fu_104[16]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \tmp_data_V_fu_104[17]_i_1 
       (.I0(\tmp_data_V_fu_104[17]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[19]_i_2_n_7 ),
        .I3(\tmp_data_V_fu_104[18]_i_2_n_7 ),
        .I4(\tmp_data_V_fu_104[20]_i_2_n_7 ),
        .I5(\tmp_data_V_fu_104_reg[5] [0]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hB8BBB88888888888)) 
    \tmp_data_V_fu_104[17]_i_2 
       (.I0(\tmp_data_V_fu_104[17]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [2]),
        .I2(\q0_reg_n_7_[14] ),
        .I3(\tmp_data_V_fu_104_reg[5] [3]),
        .I4(\q0_reg_n_7_[6] ),
        .I5(\tmp_data_V_fu_104_reg[5] [4]),
        .O(\tmp_data_V_fu_104[17]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \tmp_data_V_fu_104[17]_i_3 
       (.I0(\q0_reg_n_7_[18] ),
        .I1(\q0_reg_n_7_[2] ),
        .I2(\tmp_data_V_fu_104_reg[5] [3]),
        .I3(\q0_reg_n_7_[10] ),
        .I4(\tmp_data_V_fu_104_reg[5] [4]),
        .O(\tmp_data_V_fu_104[17]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \tmp_data_V_fu_104[18]_i_1 
       (.I0(\tmp_data_V_fu_104[19]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[21]_i_2_n_7 ),
        .I3(\tmp_data_V_fu_104[18]_i_2_n_7 ),
        .I4(\tmp_data_V_fu_104[20]_i_2_n_7 ),
        .I5(\tmp_data_V_fu_104_reg[5] [0]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hB8BBB88888888888)) 
    \tmp_data_V_fu_104[18]_i_2 
       (.I0(\tmp_data_V_fu_104[18]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [2]),
        .I2(\q0_reg_n_7_[13] ),
        .I3(\tmp_data_V_fu_104_reg[5] [3]),
        .I4(\q0_reg_n_7_[5] ),
        .I5(\tmp_data_V_fu_104_reg[5] [4]),
        .O(\tmp_data_V_fu_104[18]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \tmp_data_V_fu_104[18]_i_3 
       (.I0(\q0_reg_n_7_[17] ),
        .I1(\q0_reg_n_7_[1] ),
        .I2(\tmp_data_V_fu_104_reg[5] [3]),
        .I3(\q0_reg_n_7_[9] ),
        .I4(\tmp_data_V_fu_104_reg[5] [4]),
        .O(\tmp_data_V_fu_104[18]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \tmp_data_V_fu_104[19]_i_1 
       (.I0(\tmp_data_V_fu_104[19]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[21]_i_2_n_7 ),
        .I3(\tmp_data_V_fu_104[20]_i_2_n_7 ),
        .I4(\tmp_data_V_fu_104[22]_i_2_n_7 ),
        .I5(\tmp_data_V_fu_104_reg[5] [0]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \tmp_data_V_fu_104[19]_i_2 
       (.I0(\tmp_data_V_fu_104[19]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [2]),
        .I2(\q0_reg_n_7_[12] ),
        .I3(\tmp_data_V_fu_104_reg[5] [3]),
        .I4(\tmp_data_V_fu_104_reg[5] [4]),
        .I5(\q0_reg_n_7_[4] ),
        .O(\tmp_data_V_fu_104[19]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \tmp_data_V_fu_104[19]_i_3 
       (.I0(\q0_reg_n_7_[16] ),
        .I1(\q0_reg_n_7_[0] ),
        .I2(\tmp_data_V_fu_104_reg[5] [3]),
        .I3(\q0_reg_n_7_[8] ),
        .I4(\tmp_data_V_fu_104_reg[5] [4]),
        .O(\tmp_data_V_fu_104[19]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \tmp_data_V_fu_104[20]_i_1 
       (.I0(\tmp_data_V_fu_104[21]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[23]_i_2_n_7 ),
        .I3(\tmp_data_V_fu_104[20]_i_2_n_7 ),
        .I4(\tmp_data_V_fu_104[22]_i_2_n_7 ),
        .I5(\tmp_data_V_fu_104_reg[5] [0]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hB800FFFFB8000000)) 
    \tmp_data_V_fu_104[20]_i_2 
       (.I0(\q0_reg_n_7_[15] ),
        .I1(\tmp_data_V_fu_104_reg[5] [3]),
        .I2(\q0_reg_n_7_[7] ),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .I4(\tmp_data_V_fu_104_reg[5] [2]),
        .I5(\tmp_data_V_fu_104[20]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[20]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \tmp_data_V_fu_104[20]_i_3 
       (.I0(\q0_reg_n_7_[11] ),
        .I1(\tmp_data_V_fu_104_reg[5] [3]),
        .I2(\q0_reg_n_7_[3] ),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .O(\tmp_data_V_fu_104[20]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \tmp_data_V_fu_104[21]_i_1 
       (.I0(\tmp_data_V_fu_104[21]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[23]_i_2_n_7 ),
        .I3(\tmp_data_V_fu_104[22]_i_2_n_7 ),
        .I4(\tmp_data_V_fu_104[24]_i_2_n_7 ),
        .I5(\tmp_data_V_fu_104_reg[5] [0]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hB800FFFFB8000000)) 
    \tmp_data_V_fu_104[21]_i_2 
       (.I0(\q0_reg_n_7_[14] ),
        .I1(\tmp_data_V_fu_104_reg[5] [3]),
        .I2(\q0_reg_n_7_[6] ),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .I4(\tmp_data_V_fu_104_reg[5] [2]),
        .I5(\tmp_data_V_fu_104[21]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[21]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \tmp_data_V_fu_104[21]_i_3 
       (.I0(\q0_reg_n_7_[10] ),
        .I1(\tmp_data_V_fu_104_reg[5] [3]),
        .I2(\q0_reg_n_7_[2] ),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .O(\tmp_data_V_fu_104[21]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \tmp_data_V_fu_104[22]_i_1 
       (.I0(\tmp_data_V_fu_104[23]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[25]_i_2_n_7 ),
        .I3(\tmp_data_V_fu_104[22]_i_2_n_7 ),
        .I4(\tmp_data_V_fu_104[24]_i_2_n_7 ),
        .I5(\tmp_data_V_fu_104_reg[5] [0]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hB800FFFFB8000000)) 
    \tmp_data_V_fu_104[22]_i_2 
       (.I0(\q0_reg_n_7_[13] ),
        .I1(\tmp_data_V_fu_104_reg[5] [3]),
        .I2(\q0_reg_n_7_[5] ),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .I4(\tmp_data_V_fu_104_reg[5] [2]),
        .I5(\tmp_data_V_fu_104[22]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[22]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \tmp_data_V_fu_104[22]_i_3 
       (.I0(\q0_reg_n_7_[9] ),
        .I1(\tmp_data_V_fu_104_reg[5] [3]),
        .I2(\q0_reg_n_7_[1] ),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .O(\tmp_data_V_fu_104[22]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \tmp_data_V_fu_104[23]_i_1 
       (.I0(\tmp_data_V_fu_104[23]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[25]_i_2_n_7 ),
        .I3(\tmp_data_V_fu_104[24]_i_2_n_7 ),
        .I4(\tmp_data_V_fu_104[26]_i_3_n_7 ),
        .I5(\tmp_data_V_fu_104_reg[5] [0]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \tmp_data_V_fu_104[23]_i_2 
       (.I0(\q0_reg_n_7_[12] ),
        .I1(\tmp_data_V_fu_104_reg[5] [3]),
        .I2(\tmp_data_V_fu_104_reg[5] [4]),
        .I3(\q0_reg_n_7_[4] ),
        .I4(\tmp_data_V_fu_104_reg[5] [2]),
        .I5(\tmp_data_V_fu_104[23]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[23]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \tmp_data_V_fu_104[23]_i_3 
       (.I0(\q0_reg_n_7_[8] ),
        .I1(\tmp_data_V_fu_104_reg[5] [3]),
        .I2(\q0_reg_n_7_[0] ),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .O(\tmp_data_V_fu_104[23]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_data_V_fu_104[24]_i_1 
       (.I0(\tmp_data_V_fu_104[24]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104[26]_i_3_n_7 ),
        .I2(\tmp_data_V_fu_104_reg[5] [0]),
        .I3(\tmp_data_V_fu_104[25]_i_2_n_7 ),
        .I4(\tmp_data_V_fu_104_reg[5] [1]),
        .I5(\tmp_data_V_fu_104[26]_i_5_n_7 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAF00A000C000C000)) 
    \tmp_data_V_fu_104[24]_i_2 
       (.I0(\q0_reg_n_7_[11] ),
        .I1(\q0_reg_n_7_[3] ),
        .I2(\tmp_data_V_fu_104_reg[5] [2]),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .I4(\q0_reg_n_7_[7] ),
        .I5(\tmp_data_V_fu_104_reg[5] [3]),
        .O(\tmp_data_V_fu_104[24]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \tmp_data_V_fu_104[25]_i_1 
       (.I0(\tmp_data_V_fu_104[25]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[26]_i_5_n_7 ),
        .I3(\tmp_data_V_fu_104[26]_i_3_n_7 ),
        .I4(\tmp_data_V_fu_104[26]_i_4_n_7 ),
        .I5(\tmp_data_V_fu_104_reg[5] [0]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAF00A000C000C000)) 
    \tmp_data_V_fu_104[25]_i_2 
       (.I0(\q0_reg_n_7_[10] ),
        .I1(\q0_reg_n_7_[2] ),
        .I2(\tmp_data_V_fu_104_reg[5] [2]),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .I4(\q0_reg_n_7_[6] ),
        .I5(\tmp_data_V_fu_104_reg[5] [3]),
        .O(\tmp_data_V_fu_104[25]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \tmp_data_V_fu_104[26]_i_2 
       (.I0(\tmp_data_V_fu_104[26]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[26]_i_4_n_7 ),
        .I3(\tmp_data_V_fu_104_reg[5] [0]),
        .I4(\tmp_data_V_fu_104[26]_i_5_n_7 ),
        .I5(\tmp_data_V_fu_104[26]_i_6_n_7 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hAF00A000C000C000)) 
    \tmp_data_V_fu_104[26]_i_3 
       (.I0(\q0_reg_n_7_[9] ),
        .I1(\q0_reg_n_7_[1] ),
        .I2(\tmp_data_V_fu_104_reg[5] [2]),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .I4(\q0_reg_n_7_[5] ),
        .I5(\tmp_data_V_fu_104_reg[5] [3]),
        .O(\tmp_data_V_fu_104[26]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB0800000)) 
    \tmp_data_V_fu_104[26]_i_4 
       (.I0(\q0_reg_n_7_[7] ),
        .I1(\tmp_data_V_fu_104_reg[5] [2]),
        .I2(\tmp_data_V_fu_104_reg[5] [4]),
        .I3(\q0_reg_n_7_[3] ),
        .I4(\tmp_data_V_fu_104_reg[5] [3]),
        .O(\tmp_data_V_fu_104[26]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAFA00000C0C00000)) 
    \tmp_data_V_fu_104[26]_i_5 
       (.I0(\q0_reg_n_7_[8] ),
        .I1(\q0_reg_n_7_[0] ),
        .I2(\tmp_data_V_fu_104_reg[5] [2]),
        .I3(\q0_reg_n_7_[4] ),
        .I4(\tmp_data_V_fu_104_reg[5] [4]),
        .I5(\tmp_data_V_fu_104_reg[5] [3]),
        .O(\tmp_data_V_fu_104[26]_i_5_n_7 ));
  LUT5 #(
    .INIT(32'hB0800000)) 
    \tmp_data_V_fu_104[26]_i_6 
       (.I0(\q0_reg_n_7_[6] ),
        .I1(\tmp_data_V_fu_104_reg[5] [2]),
        .I2(\tmp_data_V_fu_104_reg[5] [4]),
        .I3(\q0_reg_n_7_[2] ),
        .I4(\tmp_data_V_fu_104_reg[5] [3]),
        .O(\tmp_data_V_fu_104[26]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_data_V_fu_104[5]_i_1 
       (.I0(\tmp_data_V_fu_104[5]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[7]_i_2_n_7 ),
        .I3(\tmp_data_V_fu_104_reg[5] [0]),
        .I4(\tmp_data_V_fu_104[6]_i_2_n_7 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \tmp_data_V_fu_104[5]_i_2 
       (.I0(\q0_reg_n_7_[14] ),
        .I1(\tmp_data_V_fu_104_reg[5] [4]),
        .I2(\tmp_data_V_fu_104_reg[5] [3]),
        .I3(\tmp_data_V_fu_104[5]_i_3_n_7 ),
        .I4(\tmp_data_V_fu_104_reg[5] [2]),
        .I5(\tmp_data_V_fu_104[9]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[5]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_fu_104[5]_i_3 
       (.I0(\q0_reg_n_7_[22] ),
        .I1(\tmp_data_V_fu_104_reg[5] [4]),
        .I2(\q0_reg_n_7_[6] ),
        .O(\tmp_data_V_fu_104[5]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \tmp_data_V_fu_104[6]_i_1 
       (.I0(\tmp_data_V_fu_104[7]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[7]_i_3_n_7 ),
        .I3(\tmp_data_V_fu_104[6]_i_2_n_7 ),
        .I4(\tmp_data_V_fu_104_reg[5] [0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_data_V_fu_104[6]_i_2 
       (.I0(\tmp_data_V_fu_104[6]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [2]),
        .I2(\tmp_data_V_fu_104[10]_i_3_n_7 ),
        .I3(\tmp_data_V_fu_104_reg[5] [1]),
        .I4(\tmp_data_V_fu_104[8]_i_2_n_7 ),
        .O(\tmp_data_V_fu_104[6]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \tmp_data_V_fu_104[6]_i_3 
       (.I0(\q0_reg_n_7_[13] ),
        .I1(\tmp_data_V_fu_104_reg[5] [3]),
        .I2(\q0_reg_n_7_[21] ),
        .I3(\tmp_data_V_fu_104_reg[5] [4]),
        .I4(\q0_reg_n_7_[5] ),
        .O(\tmp_data_V_fu_104[6]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \tmp_data_V_fu_104[7]_i_1 
       (.I0(\tmp_data_V_fu_104[7]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[7]_i_3_n_7 ),
        .I3(\tmp_data_V_fu_104[8]_i_2_n_7 ),
        .I4(\tmp_data_V_fu_104[8]_i_3_n_7 ),
        .I5(\tmp_data_V_fu_104_reg[5] [0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \tmp_data_V_fu_104[7]_i_2 
       (.I0(\q0_reg_n_7_[12] ),
        .I1(\tmp_data_V_fu_104_reg[5] [4]),
        .I2(\tmp_data_V_fu_104_reg[5] [3]),
        .I3(\tmp_data_V_fu_104[7]_i_4_n_7 ),
        .I4(\tmp_data_V_fu_104_reg[5] [2]),
        .I5(\tmp_data_V_fu_104[11]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_fu_104[7]_i_3 
       (.I0(\tmp_data_V_fu_104[9]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [2]),
        .I2(\tmp_data_V_fu_104[13]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[7]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_fu_104[7]_i_4 
       (.I0(\q0_reg_n_7_[20] ),
        .I1(\q0_reg_n_7_[4] ),
        .I2(\tmp_data_V_fu_104_reg[5] [4]),
        .O(\tmp_data_V_fu_104[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_data_V_fu_104[8]_i_1 
       (.I0(\tmp_data_V_fu_104[8]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [1]),
        .I2(\tmp_data_V_fu_104[8]_i_3_n_7 ),
        .I3(\tmp_data_V_fu_104_reg[5] [0]),
        .I4(\tmp_data_V_fu_104[9]_i_2_n_7 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \tmp_data_V_fu_104[8]_i_2 
       (.I0(\q0_reg_n_7_[11] ),
        .I1(\tmp_data_V_fu_104_reg[5] [4]),
        .I2(\tmp_data_V_fu_104_reg[5] [3]),
        .I3(\tmp_data_V_fu_104[8]_i_4_n_7 ),
        .I4(\tmp_data_V_fu_104_reg[5] [2]),
        .I5(\tmp_data_V_fu_104[12]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[8]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_fu_104[8]_i_3 
       (.I0(\tmp_data_V_fu_104[10]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [2]),
        .I2(\tmp_data_V_fu_104[14]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[8]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_fu_104[8]_i_4 
       (.I0(\q0_reg_n_7_[19] ),
        .I1(\tmp_data_V_fu_104_reg[5] [4]),
        .I2(\q0_reg_n_7_[3] ),
        .O(\tmp_data_V_fu_104[8]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_fu_104[9]_i_1 
       (.I0(\tmp_data_V_fu_104[9]_i_2_n_7 ),
        .I1(\tmp_data_V_fu_104_reg[5] [0]),
        .I2(\tmp_data_V_fu_104[10]_i_2_n_7 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_data_V_fu_104[9]_i_2 
       (.I0(\tmp_data_V_fu_104[9]_i_3_n_7 ),
        .I1(\tmp_data_V_fu_104[13]_i_3_n_7 ),
        .I2(\tmp_data_V_fu_104_reg[5] [1]),
        .I3(\tmp_data_V_fu_104[11]_i_3_n_7 ),
        .I4(\tmp_data_V_fu_104_reg[5] [2]),
        .I5(\tmp_data_V_fu_104[15]_i_3_n_7 ),
        .O(\tmp_data_V_fu_104[9]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_data_V_fu_104[9]_i_3 
       (.I0(p_Result_s_fu_372_p40),
        .I1(\q0_reg_n_7_[10] ),
        .I2(\tmp_data_V_fu_104_reg[5] [3]),
        .I3(\q0_reg_n_7_[18] ),
        .I4(\tmp_data_V_fu_104_reg[5] [4]),
        .I5(\q0_reg_n_7_[2] ),
        .O(\tmp_data_V_fu_104[9]_i_3_n_7 ));
endmodule

(* ORIG_REF_NAME = "create_tree" *) 
module design_1_huffman_encoding_0_1_create_tree
   (ap_done_reg_reg_0,
    ap_ready,
    ADDRARDADDR,
    left_V_address0,
    WEA,
    Q,
    ap_done_reg_reg_1,
    \right_V_addr_reg_835_reg[7]_0 ,
    right_V_address0,
    \ap_CS_fsm_reg[5]_0 ,
    \iptr_reg[0] ,
    \iptr_reg[0]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    ap_done_reg_reg_2,
    internal_full_n_reg,
    create_tree_U0_extLd_loc_read,
    create_tree_U0_ap_done,
    push_buf,
    push_buf_0,
    push_buf_1,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    DIADI,
    \s_0_0_i_i_reg_275_reg[8]_0 ,
    \s_0_1_i_i_reg_357_reg[8]_0 ,
    \s_0_1_i_i_reg_357_reg[8]_1 ,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    \ap_CS_fsm_reg[7]_3 ,
    \ap_CS_fsm_reg[7]_4 ,
    \ap_CS_fsm_reg[7]_5 ,
    \ap_CS_fsm_reg[7]_6 ,
    create_tree_U0_in_frequency_V_read,
    create_tree_U0_parent_V_ce0,
    ap_sync_reg_channel_write_parent_V,
    parent_V_i_full_n,
    iptr,
    compute_bit_length_U0_right_V_address0,
    iptr_2,
    ap_sync_reg_channel_write_left_V,
    left_V_i_full_n,
    iptr_3,
    \iptr_reg[0]_1 ,
    right_V_i_full_n,
    extLd_loc_c20_full_n,
    ap_rst_n,
    ap_clk,
    SS,
    D,
    \s_frequency_V_reg_746_reg[31]_0 ,
    \s_value_V_reg_741_reg[8]_0 ,
    sorted_copy1_1_chann_empty_n,
    sorted_copy1_0_chann_empty_n,
    extLd_loc_c_empty_n,
    create_tree_U0_ap_start,
    \s_value_V_reg_741_reg[0]_0 );
  output ap_done_reg_reg_0;
  output ap_ready;
  output [5:0]ADDRARDADDR;
  output [7:0]left_V_address0;
  output [0:0]WEA;
  output [1:0]Q;
  output ap_done_reg_reg_1;
  output [5:0]\right_V_addr_reg_835_reg[7]_0 ;
  output [7:0]right_V_address0;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output \iptr_reg[0] ;
  output [0:0]\iptr_reg[0]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output ap_done_reg_reg_2;
  output internal_full_n_reg;
  output create_tree_U0_extLd_loc_read;
  output create_tree_U0_ap_done;
  output push_buf;
  output push_buf_0;
  output push_buf_1;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output [8:0]DIADI;
  output [8:0]\s_0_0_i_i_reg_275_reg[8]_0 ;
  output [8:0]\s_0_1_i_i_reg_357_reg[8]_0 ;
  output [8:0]\s_0_1_i_i_reg_357_reg[8]_1 ;
  output [8:0]\ap_CS_fsm_reg[7]_0 ;
  output [8:0]\ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[7]_2 ;
  output \ap_CS_fsm_reg[7]_3 ;
  output \ap_CS_fsm_reg[7]_4 ;
  output [7:0]\ap_CS_fsm_reg[7]_5 ;
  output [7:0]\ap_CS_fsm_reg[7]_6 ;
  output create_tree_U0_in_frequency_V_read;
  output create_tree_U0_parent_V_ce0;
  input ap_sync_reg_channel_write_parent_V;
  input parent_V_i_full_n;
  input iptr;
  input [7:0]compute_bit_length_U0_right_V_address0;
  input iptr_2;
  input ap_sync_reg_channel_write_left_V;
  input left_V_i_full_n;
  input iptr_3;
  input \iptr_reg[0]_1 ;
  input right_V_i_full_n;
  input extLd_loc_c20_full_n;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SS;
  input [8:0]D;
  input [31:0]\s_frequency_V_reg_746_reg[31]_0 ;
  input [8:0]\s_value_V_reg_741_reg[8]_0 ;
  input sorted_copy1_1_chann_empty_n;
  input sorted_copy1_0_chann_empty_n;
  input extLd_loc_c_empty_n;
  input create_tree_U0_ap_start;
  input \s_value_V_reg_741_reg[0]_0 ;

  wire [5:0]ADDRARDADDR;
  wire [8:0]D;
  wire [8:0]DIADI;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire [31:0]add_ln209_1_fu_675_p2;
  wire [31:0]add_ln209_fu_704_p2;
  wire [0:0]add_ln21_fu_500_p2;
  wire [9:0]add_ln21_reg_761;
  wire \add_ln21_reg_761[1]_i_1_n_7 ;
  wire \add_ln21_reg_761[2]_i_1_n_7 ;
  wire \add_ln21_reg_761[3]_i_1_n_7 ;
  wire \add_ln21_reg_761[4]_i_1_n_7 ;
  wire \add_ln21_reg_761[5]_i_1_n_7 ;
  wire \add_ln21_reg_761[6]_i_1_n_7 ;
  wire \add_ln21_reg_761[7]_i_1_n_7 ;
  wire \add_ln21_reg_761[8]_i_1_n_7 ;
  wire \add_ln21_reg_761[9]_i_2_n_7 ;
  wire \add_ln21_reg_761[9]_i_3_n_7 ;
  wire \ap_CS_fsm[7]_i_1__2_n_7 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire [8:0]\ap_CS_fsm_reg[7]_0 ;
  wire [8:0]\ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg[7]_3 ;
  wire \ap_CS_fsm_reg[7]_4 ;
  wire [7:0]\ap_CS_fsm_reg[7]_5 ;
  wire [7:0]\ap_CS_fsm_reg[7]_6 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm111_out;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_condition_184;
  wire ap_done_reg;
  wire ap_done_reg_i_1__4_n_7;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_done_reg_reg_2;
  wire [8:0]ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4;
  wire [8:0]ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4;
  wire ap_phi_mux_s_1_2_i_i_phi_fu_441_p41;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_sync_channel_write_parent_V;
  wire ap_sync_reg_channel_write_left_V;
  wire ap_sync_reg_channel_write_parent_V;
  wire [7:0]compute_bit_length_U0_right_V_address0;
  wire create_tree_U0_ap_continue;
  wire create_tree_U0_ap_done;
  wire create_tree_U0_ap_start;
  wire create_tree_U0_extLd_loc_read;
  wire create_tree_U0_in_frequency_V_read;
  wire create_tree_U0_parent_V_ce0;
  wire extLd_loc_c20_full_n;
  wire extLd_loc_c_empty_n;
  wire [8:0]extLd_loc_read_reg_734;
  wire frequency_0_V_ce1;
  wire [31:0]frequency_0_V_q0;
  wire frequency_1_V_U_n_47;
  wire [31:0]frequency_1_V_q1;
  wire [8:1]i_fu_515_p2;
  wire [8:0]i_reg_770;
  wire \i_reg_770[8]_i_2_n_7 ;
  wire icmp_ln21_fu_510_p2;
  wire icmp_ln21_reg_766;
  wire \icmp_ln21_reg_766[0]_i_10_n_7 ;
  wire \icmp_ln21_reg_766[0]_i_11_n_7 ;
  wire \icmp_ln21_reg_766[0]_i_12_n_7 ;
  wire \icmp_ln21_reg_766[0]_i_3_n_7 ;
  wire \icmp_ln21_reg_766[0]_i_4_n_7 ;
  wire \icmp_ln21_reg_766[0]_i_5_n_7 ;
  wire \icmp_ln21_reg_766[0]_i_6_n_7 ;
  wire \icmp_ln21_reg_766[0]_i_7_n_7 ;
  wire \icmp_ln21_reg_766[0]_i_8_n_7 ;
  wire \icmp_ln21_reg_766[0]_i_9_n_7 ;
  wire \icmp_ln21_reg_766_reg[0]_i_2_n_10 ;
  wire \icmp_ln21_reg_766_reg[0]_i_2_n_7 ;
  wire \icmp_ln21_reg_766_reg[0]_i_2_n_8 ;
  wire \icmp_ln21_reg_766_reg[0]_i_2_n_9 ;
  wire icmp_ln34_fu_588_p2;
  wire icmp_ln52_1_fu_645_p2;
  wire icmp_ln52_fu_640_p2;
  wire icmp_ln879_3_fu_663_p2;
  wire icmp_ln879_fu_611_p2;
  wire [5:4]in_count_V_1_fu_722_p2;
  wire [31:0]intermediate_freq_V_1_fu_572_p3;
  wire [31:0]intermediate_freq_V_1_reg_795;
  wire [31:0]intermediate_freq_ne_fu_580_p3;
  wire [31:0]intermediate_freq_ne_reg_801;
  wire internal_full_n_reg;
  wire iptr;
  wire iptr_2;
  wire iptr_3;
  wire \iptr_reg[0] ;
  wire [0:0]\iptr_reg[0]_0 ;
  wire \iptr_reg[0]_1 ;
  wire [7:0]left_V_address0;
  wire left_V_i_full_n;
  wire [6:0]lshr_ln_fu_521_p4;
  wire [31:0]node_freq_V_reg_265;
  wire node_freq_V_reg_2651;
  wire \node_freq_V_reg_265[0]_i_1_n_7 ;
  wire \node_freq_V_reg_265[10]_i_1_n_7 ;
  wire \node_freq_V_reg_265[11]_i_1_n_7 ;
  wire \node_freq_V_reg_265[12]_i_1_n_7 ;
  wire \node_freq_V_reg_265[13]_i_1_n_7 ;
  wire \node_freq_V_reg_265[14]_i_1_n_7 ;
  wire \node_freq_V_reg_265[15]_i_1_n_7 ;
  wire \node_freq_V_reg_265[16]_i_1_n_7 ;
  wire \node_freq_V_reg_265[17]_i_1_n_7 ;
  wire \node_freq_V_reg_265[18]_i_1_n_7 ;
  wire \node_freq_V_reg_265[19]_i_1_n_7 ;
  wire \node_freq_V_reg_265[1]_i_1_n_7 ;
  wire \node_freq_V_reg_265[20]_i_1_n_7 ;
  wire \node_freq_V_reg_265[21]_i_1_n_7 ;
  wire \node_freq_V_reg_265[22]_i_1_n_7 ;
  wire \node_freq_V_reg_265[23]_i_1_n_7 ;
  wire \node_freq_V_reg_265[24]_i_1_n_7 ;
  wire \node_freq_V_reg_265[25]_i_1_n_7 ;
  wire \node_freq_V_reg_265[26]_i_1_n_7 ;
  wire \node_freq_V_reg_265[27]_i_1_n_7 ;
  wire \node_freq_V_reg_265[28]_i_1_n_7 ;
  wire \node_freq_V_reg_265[29]_i_1_n_7 ;
  wire \node_freq_V_reg_265[2]_i_1_n_7 ;
  wire \node_freq_V_reg_265[30]_i_1_n_7 ;
  wire \node_freq_V_reg_265[31]_i_1_n_7 ;
  wire \node_freq_V_reg_265[3]_i_1_n_7 ;
  wire \node_freq_V_reg_265[4]_i_1_n_7 ;
  wire \node_freq_V_reg_265[5]_i_1_n_7 ;
  wire \node_freq_V_reg_265[6]_i_1_n_7 ;
  wire \node_freq_V_reg_265[7]_i_1_n_7 ;
  wire \node_freq_V_reg_265[8]_i_1_n_7 ;
  wire \node_freq_V_reg_265[9]_i_1_n_7 ;
  wire op_assign_reg_310;
  wire \op_assign_reg_310_reg_n_7_[8] ;
  wire or_ln34_fu_617_p2;
  wire or_ln34_reg_806;
  wire or_ln52_reg_840;
  wire \or_ln52_reg_840[0]_i_1_n_7 ;
  wire [31:0]p_0120_0_i_i_reg_402;
  wire \p_0120_0_i_i_reg_402[0]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[10]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[11]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[12]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[13]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[14]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[15]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[16]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[17]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[18]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[19]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[1]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[20]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[21]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[22]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[23]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[24]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[25]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[26]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[27]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[28]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[29]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[2]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[30]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[31]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[3]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[4]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[5]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[6]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[7]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[8]_i_1_n_7 ;
  wire \p_0120_0_i_i_reg_402[9]_i_1_n_7 ;
  wire [31:0]p_0195_0_i_i_reg_392;
  wire \p_0195_0_i_i_reg_392[0]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[10]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[11]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[12]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[13]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[14]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[15]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[16]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[17]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[18]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[19]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[1]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[20]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[21]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[22]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[23]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[24]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[25]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[26]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[27]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[28]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[29]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[2]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[30]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[31]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[3]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[4]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[5]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[6]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[7]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[8]_i_1_n_7 ;
  wire \p_0195_0_i_i_reg_392[9]_i_1_n_7 ;
  wire [8:0]p_0217_2_i_i_reg_463;
  wire \p_0217_2_i_i_reg_463[0]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_463[1]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_463[2]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_463[3]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_463[4]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_463[5]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_463[5]_i_2_n_7 ;
  wire \p_0217_2_i_i_reg_463[6]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_463[7]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_463[8]_i_1_n_7 ;
  wire \p_0217_2_i_i_reg_463[8]_i_2_n_7 ;
  wire [8:0]p_0247_2_i_i_reg_475;
  wire \p_0247_2_i_i_reg_475[0]_i_1_n_7 ;
  wire \p_0247_2_i_i_reg_475[1]_i_1_n_7 ;
  wire \p_0247_2_i_i_reg_475[2]_i_1_n_7 ;
  wire \p_0247_2_i_i_reg_475[3]_i_1_n_7 ;
  wire \p_0247_2_i_i_reg_475[4]_i_1_n_7 ;
  wire \p_0247_2_i_i_reg_475[5]_i_1_n_7 ;
  wire \p_0247_2_i_i_reg_475[6]_i_1_n_7 ;
  wire \p_0247_2_i_i_reg_475[7]_i_1_n_7 ;
  wire \p_0247_2_i_i_reg_475[8]_i_1_n_7 ;
  wire \p_0247_2_i_i_reg_475[8]_i_2_n_7 ;
  wire [31:0]p_0_in;
  wire p_19_in;
  wire p_20_in;
  wire parent_V_i_full_n;
  wire push_buf;
  wire push_buf_0;
  wire push_buf_1;
  wire ram_reg_i_29__5_n_10;
  wire ram_reg_i_29__5_n_9;
  wire ram_reg_i_32__1_n_7;
  wire ram_reg_i_33__0_n_7;
  wire ram_reg_i_34__0_n_7;
  wire ram_reg_i_44__1_n_10;
  wire ram_reg_i_44__1_n_7;
  wire ram_reg_i_44__1_n_8;
  wire ram_reg_i_44__1_n_9;
  wire ram_reg_i_45__2_n_7;
  wire ram_reg_i_46__0_n_7;
  wire ram_reg_i_56_n_7;
  wire ram_reg_i_57_n_7;
  wire ram_reg_i_58__0_n_7;
  wire ram_reg_i_59__0_n_7;
  wire ram_reg_i_60_n_7;
  wire ram_reg_i_61_n_7;
  wire ram_reg_i_62_n_7;
  wire ram_reg_i_63_n_7;
  wire [7:1]ret_V_fu_541_p2;
  wire [5:0]\right_V_addr_reg_835_reg[7]_0 ;
  wire [7:0]right_V_address0;
  wire right_V_i_full_n;
  wire [8:0]s_0_0_i_i_reg_275;
  wire \s_0_0_i_i_reg_275[0]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_275[1]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_275[2]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_275[3]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_275[4]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_275[5]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_275[6]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_275[7]_i_1_n_7 ;
  wire \s_0_0_i_i_reg_275[8]_i_1_n_7 ;
  wire [8:0]\s_0_0_i_i_reg_275_reg[8]_0 ;
  wire [8:0]s_0_1_i_i_reg_357;
  wire \s_0_1_i_i_reg_357[0]_i_1_n_7 ;
  wire \s_0_1_i_i_reg_357[1]_i_1_n_7 ;
  wire \s_0_1_i_i_reg_357[2]_i_1_n_7 ;
  wire \s_0_1_i_i_reg_357[3]_i_1_n_7 ;
  wire \s_0_1_i_i_reg_357[4]_i_1_n_7 ;
  wire \s_0_1_i_i_reg_357[5]_i_1_n_7 ;
  wire \s_0_1_i_i_reg_357[6]_i_1_n_7 ;
  wire \s_0_1_i_i_reg_357[7]_i_1_n_7 ;
  wire \s_0_1_i_i_reg_357[8]_i_1_n_7 ;
  wire [8:0]\s_0_1_i_i_reg_357_reg[8]_0 ;
  wire [8:0]\s_0_1_i_i_reg_357_reg[8]_1 ;
  wire [8:0]s_0_2_i_i_reg_450;
  wire \s_0_2_i_i_reg_450[0]_i_1_n_7 ;
  wire \s_0_2_i_i_reg_450[1]_i_1_n_7 ;
  wire \s_0_2_i_i_reg_450[2]_i_1_n_7 ;
  wire \s_0_2_i_i_reg_450[3]_i_1_n_7 ;
  wire \s_0_2_i_i_reg_450[4]_i_1_n_7 ;
  wire \s_0_2_i_i_reg_450[5]_i_1_n_7 ;
  wire \s_0_2_i_i_reg_450[6]_i_1_n_7 ;
  wire \s_0_2_i_i_reg_450[7]_i_1_n_7 ;
  wire \s_0_2_i_i_reg_450[8]_i_1_n_7 ;
  wire [31:0]s_1_1_i_i_reg_345;
  wire \s_1_1_i_i_reg_345[0]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[10]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[11]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[12]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[13]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[14]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[15]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[16]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[17]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[18]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[19]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[1]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[20]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[21]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[22]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[23]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[24]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[25]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[26]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[27]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[28]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[29]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[2]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[30]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[31]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[3]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[4]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[5]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[6]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[7]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[8]_i_1_n_7 ;
  wire \s_1_1_i_i_reg_345[9]_i_1_n_7 ;
  wire [31:0]s_1_2_i_i_reg_437;
  wire \s_1_2_i_i_reg_437[0]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[10]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[11]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[12]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[13]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[14]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[15]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[16]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[17]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[18]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[19]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[1]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[20]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[21]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[22]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[23]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[24]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[25]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[26]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[27]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[28]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[29]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[2]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[30]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[31]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[3]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[4]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[5]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[6]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[7]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[8]_i_1_n_7 ;
  wire \s_1_2_i_i_reg_437[9]_i_1_n_7 ;
  wire [31:0]s_frequency_V_1_reg_245;
  wire \s_frequency_V_1_reg_245[0]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[10]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[11]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[12]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[13]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[14]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[15]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[16]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[17]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[18]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[19]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[1]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[20]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[21]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[22]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[23]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[24]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[25]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[26]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[27]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[28]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[29]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[2]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[30]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[31]_i_2_n_7 ;
  wire \s_frequency_V_1_reg_245[3]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[4]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[5]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[6]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[7]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[8]_i_1_n_7 ;
  wire \s_frequency_V_1_reg_245[9]_i_1_n_7 ;
  wire [31:0]s_frequency_V_2_reg_323;
  wire \s_frequency_V_2_reg_323[0]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[10]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[11]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[12]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[13]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[14]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[15]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[16]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[17]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[18]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[19]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[1]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[20]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[21]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[22]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[23]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[24]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[25]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[26]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[27]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[28]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[29]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[2]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[30]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[31]_i_2_n_7 ;
  wire \s_frequency_V_2_reg_323[3]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[4]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[5]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[6]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[7]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[8]_i_1_n_7 ;
  wire \s_frequency_V_2_reg_323[9]_i_1_n_7 ;
  wire [31:0]s_frequency_V_reg_746;
  wire [31:0]\s_frequency_V_reg_746_reg[31]_0 ;
  wire [8:0]s_next_0_2_i_i_reg_424;
  wire \s_next_0_2_i_i_reg_424[0]_i_1_n_7 ;
  wire \s_next_0_2_i_i_reg_424[1]_i_1_n_7 ;
  wire \s_next_0_2_i_i_reg_424[2]_i_1_n_7 ;
  wire \s_next_0_2_i_i_reg_424[3]_i_1_n_7 ;
  wire \s_next_0_2_i_i_reg_424[4]_i_1_n_7 ;
  wire \s_next_0_2_i_i_reg_424[5]_i_1_n_7 ;
  wire \s_next_0_2_i_i_reg_424[6]_i_1_n_7 ;
  wire \s_next_0_2_i_i_reg_424[7]_i_1_n_7 ;
  wire \s_next_0_2_i_i_reg_424[8]_i_1_n_7 ;
  wire s_next_1_2_i_i_reg_411;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[0] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[10] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[11] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[12] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[13] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[14] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[15] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[16] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[17] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[18] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[19] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[1] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[20] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[21] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[22] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[23] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[24] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[25] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[26] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[27] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[28] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[29] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[2] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[30] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[31] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[3] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[4] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[5] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[6] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[7] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[8] ;
  wire \s_next_1_2_i_i_reg_411_reg_n_7_[9] ;
  wire s_value_V_1_reg_255;
  wire \s_value_V_1_reg_255[0]_i_1_n_7 ;
  wire \s_value_V_1_reg_255[1]_i_1_n_7 ;
  wire \s_value_V_1_reg_255[2]_i_1_n_7 ;
  wire \s_value_V_1_reg_255[3]_i_1_n_7 ;
  wire \s_value_V_1_reg_255[4]_i_1_n_7 ;
  wire \s_value_V_1_reg_255[5]_i_1_n_7 ;
  wire \s_value_V_1_reg_255[6]_i_1_n_7 ;
  wire \s_value_V_1_reg_255[7]_i_1_n_7 ;
  wire \s_value_V_1_reg_255[8]_i_1_n_7 ;
  wire \s_value_V_1_reg_255_reg_n_7_[0] ;
  wire \s_value_V_1_reg_255_reg_n_7_[1] ;
  wire \s_value_V_1_reg_255_reg_n_7_[2] ;
  wire \s_value_V_1_reg_255_reg_n_7_[3] ;
  wire \s_value_V_1_reg_255_reg_n_7_[4] ;
  wire \s_value_V_1_reg_255_reg_n_7_[5] ;
  wire \s_value_V_1_reg_255_reg_n_7_[6] ;
  wire \s_value_V_1_reg_255_reg_n_7_[7] ;
  wire \s_value_V_1_reg_255_reg_n_7_[8] ;
  wire [8:0]s_value_V_2_reg_334;
  wire \s_value_V_2_reg_334[0]_i_1_n_7 ;
  wire \s_value_V_2_reg_334[1]_i_1_n_7 ;
  wire \s_value_V_2_reg_334[2]_i_1_n_7 ;
  wire \s_value_V_2_reg_334[3]_i_1_n_7 ;
  wire \s_value_V_2_reg_334[4]_i_1_n_7 ;
  wire \s_value_V_2_reg_334[5]_i_1_n_7 ;
  wire \s_value_V_2_reg_334[6]_i_1_n_7 ;
  wire \s_value_V_2_reg_334[7]_i_1_n_7 ;
  wire \s_value_V_2_reg_334[8]_i_1_n_7 ;
  wire [8:0]s_value_V_reg_741;
  wire \s_value_V_reg_741_reg[0]_0 ;
  wire [8:0]\s_value_V_reg_741_reg[8]_0 ;
  wire sorted_copy1_0_chann_empty_n;
  wire sorted_copy1_1_chann_empty_n;
  wire \t_V_2_reg_286_reg_n_7_[0] ;
  wire \t_V_2_reg_286_reg_n_7_[8] ;
  wire [8:0]t_V_3_reg_381;
  wire \t_V_3_reg_381[8]_i_2_n_7 ;
  wire \t_V_3_reg_381_reg_n_7_[0] ;
  wire \t_V_3_reg_381_reg_n_7_[1] ;
  wire \t_V_3_reg_381_reg_n_7_[2] ;
  wire \t_V_3_reg_381_reg_n_7_[3] ;
  wire \t_V_3_reg_381_reg_n_7_[4] ;
  wire \t_V_3_reg_381_reg_n_7_[5] ;
  wire \t_V_3_reg_381_reg_n_7_[6] ;
  wire \t_V_3_reg_381_reg_n_7_[7] ;
  wire \t_V_3_reg_381_reg_n_7_[8] ;
  wire [8:1]t_V_4_reg_370;
  wire \t_V_4_reg_370[0]_i_1_n_7 ;
  wire \t_V_4_reg_370[8]_i_2_n_7 ;
  wire \t_V_4_reg_370_reg_n_7_[0] ;
  wire \t_V_4_reg_370_reg_n_7_[1] ;
  wire \t_V_4_reg_370_reg_n_7_[2] ;
  wire \t_V_4_reg_370_reg_n_7_[3] ;
  wire \t_V_4_reg_370_reg_n_7_[4] ;
  wire \t_V_4_reg_370_reg_n_7_[5] ;
  wire \t_V_4_reg_370_reg_n_7_[6] ;
  wire \t_V_4_reg_370_reg_n_7_[7] ;
  wire \t_V_4_reg_370_reg_n_7_[8] ;
  wire [8:0]t_V_reg_298;
  wire trunc_ln321_fu_712_p1;
  wire [7:0]zext_ln36_reg_810_reg;
  wire [3:1]\NLW_icmp_ln21_reg_766_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln21_reg_766_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln21_reg_766_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_ram_reg_i_29__5_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_29__5_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_31__2_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_31__2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_44__1_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln21_reg_761[0]_i_1 
       (.I0(extLd_loc_read_reg_734[0]),
        .O(add_ln21_fu_500_p2));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln21_reg_761[1]_i_1 
       (.I0(extLd_loc_read_reg_734[0]),
        .I1(extLd_loc_read_reg_734[1]),
        .O(\add_ln21_reg_761[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \add_ln21_reg_761[2]_i_1 
       (.I0(extLd_loc_read_reg_734[1]),
        .I1(extLd_loc_read_reg_734[0]),
        .I2(extLd_loc_read_reg_734[2]),
        .O(\add_ln21_reg_761[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \add_ln21_reg_761[3]_i_1 
       (.I0(extLd_loc_read_reg_734[2]),
        .I1(extLd_loc_read_reg_734[0]),
        .I2(extLd_loc_read_reg_734[1]),
        .I3(extLd_loc_read_reg_734[3]),
        .O(\add_ln21_reg_761[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \add_ln21_reg_761[4]_i_1 
       (.I0(extLd_loc_read_reg_734[3]),
        .I1(extLd_loc_read_reg_734[1]),
        .I2(extLd_loc_read_reg_734[0]),
        .I3(extLd_loc_read_reg_734[2]),
        .I4(extLd_loc_read_reg_734[4]),
        .O(\add_ln21_reg_761[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \add_ln21_reg_761[5]_i_1 
       (.I0(extLd_loc_read_reg_734[4]),
        .I1(extLd_loc_read_reg_734[2]),
        .I2(extLd_loc_read_reg_734[0]),
        .I3(extLd_loc_read_reg_734[1]),
        .I4(extLd_loc_read_reg_734[3]),
        .I5(extLd_loc_read_reg_734[5]),
        .O(\add_ln21_reg_761[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln21_reg_761[6]_i_1 
       (.I0(\add_ln21_reg_761[9]_i_3_n_7 ),
        .I1(extLd_loc_read_reg_734[6]),
        .O(\add_ln21_reg_761[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \add_ln21_reg_761[7]_i_1 
       (.I0(extLd_loc_read_reg_734[6]),
        .I1(\add_ln21_reg_761[9]_i_3_n_7 ),
        .I2(extLd_loc_read_reg_734[7]),
        .O(\add_ln21_reg_761[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \add_ln21_reg_761[8]_i_1 
       (.I0(extLd_loc_read_reg_734[7]),
        .I1(\add_ln21_reg_761[9]_i_3_n_7 ),
        .I2(extLd_loc_read_reg_734[6]),
        .I3(extLd_loc_read_reg_734[8]),
        .O(\add_ln21_reg_761[8]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln21_reg_761[9]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(sorted_copy1_1_chann_empty_n),
        .I2(sorted_copy1_0_chann_empty_n),
        .O(ap_NS_fsm111_out));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln21_reg_761[9]_i_2 
       (.I0(extLd_loc_read_reg_734[7]),
        .I1(\add_ln21_reg_761[9]_i_3_n_7 ),
        .I2(extLd_loc_read_reg_734[6]),
        .I3(extLd_loc_read_reg_734[8]),
        .O(\add_ln21_reg_761[9]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \add_ln21_reg_761[9]_i_3 
       (.I0(extLd_loc_read_reg_734[4]),
        .I1(extLd_loc_read_reg_734[2]),
        .I2(extLd_loc_read_reg_734[0]),
        .I3(extLd_loc_read_reg_734[1]),
        .I4(extLd_loc_read_reg_734[3]),
        .I5(extLd_loc_read_reg_734[5]),
        .O(\add_ln21_reg_761[9]_i_3_n_7 ));
  FDRE \add_ln21_reg_761_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(add_ln21_fu_500_p2),
        .Q(add_ln21_reg_761[0]),
        .R(1'b0));
  FDRE \add_ln21_reg_761_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(\add_ln21_reg_761[1]_i_1_n_7 ),
        .Q(add_ln21_reg_761[1]),
        .R(1'b0));
  FDRE \add_ln21_reg_761_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(\add_ln21_reg_761[2]_i_1_n_7 ),
        .Q(add_ln21_reg_761[2]),
        .R(1'b0));
  FDRE \add_ln21_reg_761_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(\add_ln21_reg_761[3]_i_1_n_7 ),
        .Q(add_ln21_reg_761[3]),
        .R(1'b0));
  FDRE \add_ln21_reg_761_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(\add_ln21_reg_761[4]_i_1_n_7 ),
        .Q(add_ln21_reg_761[4]),
        .R(1'b0));
  FDRE \add_ln21_reg_761_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(\add_ln21_reg_761[5]_i_1_n_7 ),
        .Q(add_ln21_reg_761[5]),
        .R(1'b0));
  FDRE \add_ln21_reg_761_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(\add_ln21_reg_761[6]_i_1_n_7 ),
        .Q(add_ln21_reg_761[6]),
        .R(1'b0));
  FDRE \add_ln21_reg_761_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(\add_ln21_reg_761[7]_i_1_n_7 ),
        .Q(add_ln21_reg_761[7]),
        .R(1'b0));
  FDRE \add_ln21_reg_761_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(\add_ln21_reg_761[8]_i_1_n_7 ),
        .Q(add_ln21_reg_761[8]),
        .R(1'b0));
  FDRE \add_ln21_reg_761_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(\add_ln21_reg_761[9]_i_2_n_7 ),
        .Q(add_ln21_reg_761[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(create_tree_U0_extLd_loc_read),
        .I1(Q[0]),
        .I2(ap_ready),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h88F8F8F8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(create_tree_U0_extLd_loc_read),
        .I1(Q[0]),
        .I2(ap_CS_fsm_state2),
        .I3(sorted_copy1_1_chann_empty_n),
        .I4(sorted_copy1_0_chann_empty_n),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hEEEE0CCC0CCC0CCC)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state7),
        .I2(or_ln52_reg_840),
        .I3(icmp_ln21_reg_766),
        .I4(sorted_copy1_0_chann_empty_n),
        .I5(sorted_copy1_1_chann_empty_n),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(icmp_ln21_fu_510_p2),
        .I1(frequency_0_V_ce1),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hAAAAEAAAEAAAEAAA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state5),
        .I2(or_ln34_reg_806),
        .I3(icmp_ln21_reg_766),
        .I4(sorted_copy1_0_chann_empty_n),
        .I5(sorted_copy1_1_chann_empty_n),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h8FFF0000)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(sorted_copy1_1_chann_empty_n),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(icmp_ln21_reg_766),
        .I3(or_ln34_reg_806),
        .I4(ap_CS_fsm_state5),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hAAAAEAAAEAAAEAAA)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state7),
        .I2(or_ln52_reg_840),
        .I3(icmp_ln21_reg_766),
        .I4(sorted_copy1_0_chann_empty_n),
        .I5(sorted_copy1_1_chann_empty_n),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[7]_i_1__2 
       (.I0(icmp_ln21_fu_510_p2),
        .I1(frequency_0_V_ce1),
        .O(\ap_CS_fsm[7]_i_1__2_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(frequency_0_V_ce1),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[7]_i_1__2_n_7 ),
        .Q(ap_ready),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1__4
       (.I0(ap_done_reg),
        .I1(ap_ready),
        .I2(ap_rst_n),
        .I3(create_tree_U0_ap_continue),
        .O(ap_done_reg_i_1__4_n_7));
  LUT6 #(
    .INIT(64'hE0A0E0A0E0000000)) 
    ap_done_reg_i_2__3
       (.I0(\iptr_reg[0]_1 ),
        .I1(right_V_i_full_n),
        .I2(ap_sync_channel_write_parent_V),
        .I3(create_tree_U0_ap_done),
        .I4(left_V_i_full_n),
        .I5(ap_sync_reg_channel_write_left_V),
        .O(create_tree_U0_ap_continue));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_done_reg_i_3__0
       (.I0(ap_done_reg),
        .I1(ap_ready),
        .I2(parent_V_i_full_n),
        .I3(ap_sync_reg_channel_write_parent_V),
        .O(ap_sync_channel_write_parent_V));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__4_n_7),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5700540057000000)) 
    ap_sync_reg_channel_write_left_V_i_1
       (.I0(create_tree_U0_ap_continue),
        .I1(ap_ready),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .I4(ap_sync_reg_channel_write_left_V),
        .I5(left_V_i_full_n),
        .O(\ap_CS_fsm_reg[7]_3 ));
  LUT6 #(
    .INIT(64'h5700540057000000)) 
    ap_sync_reg_channel_write_parent_V_i_1
       (.I0(create_tree_U0_ap_continue),
        .I1(ap_ready),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .I4(ap_sync_reg_channel_write_parent_V),
        .I5(parent_V_i_full_n),
        .O(\ap_CS_fsm_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h5700540057000000)) 
    ap_sync_reg_channel_write_right_V_i_1
       (.I0(create_tree_U0_ap_continue),
        .I1(ap_ready),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .I4(\iptr_reg[0]_1 ),
        .I5(right_V_i_full_n),
        .O(\ap_CS_fsm_reg[7]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_2__0 
       (.I0(ap_ready),
        .I1(ap_done_reg),
        .O(create_tree_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__13 
       (.I0(right_V_i_full_n),
        .I1(\iptr_reg[0]_1 ),
        .I2(ap_ready),
        .I3(ap_done_reg),
        .O(push_buf));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__14 
       (.I0(left_V_i_full_n),
        .I1(ap_sync_reg_channel_write_left_V),
        .I2(ap_ready),
        .I3(ap_done_reg),
        .O(push_buf_0));
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__15 
       (.I0(parent_V_i_full_n),
        .I1(ap_sync_reg_channel_write_parent_V),
        .I2(ap_ready),
        .I3(ap_done_reg),
        .O(push_buf_1));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    dout_valid_i_2
       (.I0(ap_NS_fsm12_out),
        .I1(p_19_in),
        .I2(create_tree_U0_extLd_loc_read),
        .I3(ap_NS_fsm111_out),
        .I4(ap_NS_fsm1),
        .I5(p_20_in),
        .O(create_tree_U0_in_frequency_V_read));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hAA2A2A2A)) 
    dout_valid_i_3
       (.I0(ap_CS_fsm_state5),
        .I1(or_ln34_reg_806),
        .I2(icmp_ln21_reg_766),
        .I3(sorted_copy1_0_chann_empty_n),
        .I4(sorted_copy1_1_chann_empty_n),
        .O(ap_NS_fsm12_out));
  LUT2 #(
    .INIT(4'h8)) 
    dout_valid_i_4
       (.I0(icmp_ln21_reg_766),
        .I1(or_ln34_reg_806),
        .O(p_19_in));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hAA2A2A2A)) 
    dout_valid_i_5
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(sorted_copy1_0_chann_empty_n),
        .I4(sorted_copy1_1_chann_empty_n),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dout_valid_i_6
       (.I0(icmp_ln21_reg_766),
        .I1(or_ln52_reg_840),
        .O(p_20_in));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \extLd_loc_read_reg_734[8]_i_1 
       (.I0(Q[0]),
        .I1(extLd_loc_c_empty_n),
        .I2(ap_done_reg),
        .I3(create_tree_U0_ap_start),
        .I4(extLd_loc_c20_full_n),
        .I5(\s_value_V_reg_741_reg[0]_0 ),
        .O(create_tree_U0_extLd_loc_read));
  FDRE \extLd_loc_read_reg_734_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[0]),
        .Q(extLd_loc_read_reg_734[0]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_734_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[1]),
        .Q(extLd_loc_read_reg_734[1]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_734_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[2]),
        .Q(extLd_loc_read_reg_734[2]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_734_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[3]),
        .Q(extLd_loc_read_reg_734[3]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_734_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[4]),
        .Q(extLd_loc_read_reg_734[4]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_734_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[5]),
        .Q(extLd_loc_read_reg_734[5]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_734_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[6]),
        .Q(extLd_loc_read_reg_734[6]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_734_reg[7] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[7]),
        .Q(extLd_loc_read_reg_734[7]),
        .R(1'b0));
  FDRE \extLd_loc_read_reg_734_reg[8] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(D[8]),
        .Q(extLd_loc_read_reg_734[8]),
        .R(1'b0));
  design_1_huffman_encoding_0_1_create_tree_frequhbi frequency_0_V_U
       (.ADDRBWRADDR(ret_V_fu_541_p2),
        .CO(icmp_ln52_fu_640_p2),
        .D(intermediate_freq_ne_fu_580_p3),
        .DOADO(frequency_0_V_q0),
        .DOBDO(frequency_1_V_q1),
        .Q({ap_CS_fsm_state6,frequency_0_V_ce1}),
        .add_ln209_1_fu_675_p2(add_ln209_1_fu_675_p2),
        .add_ln209_fu_704_p2(add_ln209_fu_704_p2),
        .ap_clk(ap_clk),
        .left_V_address0(left_V_address0),
        .ram_reg(frequency_1_V_U_n_47),
        .ram_reg_0(icmp_ln52_1_fu_645_p2),
        .ram_reg_1(icmp_ln879_3_fu_663_p2),
        .ram_reg_2({lshr_ln_fu_521_p4,\t_V_2_reg_286_reg_n_7_[0] }),
        .ram_reg_i_51__1(s_1_1_i_i_reg_345),
        .ram_reg_i_52__1(p_0195_0_i_i_reg_392),
        .ram_reg_i_52__1_0(p_0120_0_i_i_reg_402));
  design_1_huffman_encoding_0_1_create_tree_frequibs frequency_1_V_U
       (.ADDRBWRADDR(ret_V_fu_541_p2),
        .CO(icmp_ln879_fu_611_p2),
        .D(intermediate_freq_V_1_fu_572_p3),
        .DIADI(DIADI),
        .DOADO(frequency_0_V_q0),
        .DOBDO(frequency_1_V_q1),
        .Q({ap_ready,ap_CS_fsm_state6,Q[1],frequency_0_V_ce1}),
        .add_ln209_1_fu_675_p2(add_ln209_1_fu_675_p2),
        .add_ln209_fu_704_p2(add_ln209_fu_704_p2),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[5] (frequency_1_V_U_n_47),
        .ap_clk(ap_clk),
        .\extLd_loc_read_reg_734_reg[8] (icmp_ln52_fu_640_p2),
        .iptr(iptr),
        .iptr_2(iptr_2),
        .or_ln34_fu_617_p2(or_ln34_fu_617_p2),
        .\or_ln34_reg_806_reg[0] (icmp_ln34_fu_588_p2),
        .ram_reg(s_0_0_i_i_reg_275),
        .ram_reg_0({lshr_ln_fu_521_p4,\t_V_2_reg_286_reg_n_7_[0] }),
        .ram_reg_i_30__2(node_freq_V_reg_265),
        .ram_reg_i_30__3({\op_assign_reg_310_reg_n_7_[8] ,left_V_address0}),
        .ram_reg_i_30__3_0({\t_V_4_reg_370_reg_n_7_[8] ,\t_V_4_reg_370_reg_n_7_[7] ,\t_V_4_reg_370_reg_n_7_[6] ,\t_V_4_reg_370_reg_n_7_[5] ,\t_V_4_reg_370_reg_n_7_[4] ,\t_V_4_reg_370_reg_n_7_[3] ,\t_V_4_reg_370_reg_n_7_[2] ,\t_V_4_reg_370_reg_n_7_[1] ,\t_V_4_reg_370_reg_n_7_[0] }),
        .ram_reg_i_31__3(s_1_1_i_i_reg_345),
        .ram_reg_i_31__3_0(p_0120_0_i_i_reg_402),
        .ram_reg_i_32__3(extLd_loc_read_reg_734),
        .ram_reg_i_32__3_0({\t_V_3_reg_381_reg_n_7_[8] ,\t_V_3_reg_381_reg_n_7_[7] ,\t_V_3_reg_381_reg_n_7_[6] ,\t_V_3_reg_381_reg_n_7_[5] ,\t_V_3_reg_381_reg_n_7_[4] ,\t_V_3_reg_381_reg_n_7_[3] ,\t_V_3_reg_381_reg_n_7_[2] ,\t_V_3_reg_381_reg_n_7_[1] ,\t_V_3_reg_381_reg_n_7_[0] }),
        .\s_0_0_i_i_reg_275_reg[8] (\s_0_0_i_i_reg_275_reg[8]_0 ),
        .\s_1_1_i_i_reg_345_reg[30] (icmp_ln52_1_fu_645_p2),
        .\t_V_4_reg_370_reg[6] (icmp_ln879_3_fu_663_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_770[0]_i_1 
       (.I0(left_V_address0[0]),
        .O(trunc_ln321_fu_712_p1));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_770[1]_i_1 
       (.I0(left_V_address0[0]),
        .I1(left_V_address0[1]),
        .O(i_fu_515_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_770[2]_i_1 
       (.I0(left_V_address0[0]),
        .I1(left_V_address0[1]),
        .I2(left_V_address0[2]),
        .O(i_fu_515_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_770[3]_i_1 
       (.I0(left_V_address0[1]),
        .I1(left_V_address0[0]),
        .I2(left_V_address0[2]),
        .I3(left_V_address0[3]),
        .O(i_fu_515_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_770[4]_i_1 
       (.I0(left_V_address0[2]),
        .I1(left_V_address0[0]),
        .I2(left_V_address0[1]),
        .I3(left_V_address0[3]),
        .I4(left_V_address0[4]),
        .O(i_fu_515_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_770[5]_i_1 
       (.I0(left_V_address0[3]),
        .I1(left_V_address0[1]),
        .I2(left_V_address0[0]),
        .I3(left_V_address0[2]),
        .I4(left_V_address0[4]),
        .I5(left_V_address0[5]),
        .O(i_fu_515_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_770[6]_i_1 
       (.I0(\i_reg_770[8]_i_2_n_7 ),
        .I1(left_V_address0[6]),
        .O(i_fu_515_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_770[7]_i_1 
       (.I0(\i_reg_770[8]_i_2_n_7 ),
        .I1(left_V_address0[6]),
        .I2(left_V_address0[7]),
        .O(i_fu_515_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_770[8]_i_1 
       (.I0(left_V_address0[6]),
        .I1(\i_reg_770[8]_i_2_n_7 ),
        .I2(left_V_address0[7]),
        .I3(\op_assign_reg_310_reg_n_7_[8] ),
        .O(i_fu_515_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_770[8]_i_2 
       (.I0(left_V_address0[5]),
        .I1(left_V_address0[3]),
        .I2(left_V_address0[1]),
        .I3(left_V_address0[0]),
        .I4(left_V_address0[2]),
        .I5(left_V_address0[4]),
        .O(\i_reg_770[8]_i_2_n_7 ));
  FDRE \i_reg_770_reg[0] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(trunc_ln321_fu_712_p1),
        .Q(i_reg_770[0]),
        .R(1'b0));
  FDRE \i_reg_770_reg[1] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_515_p2[1]),
        .Q(i_reg_770[1]),
        .R(1'b0));
  FDRE \i_reg_770_reg[2] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_515_p2[2]),
        .Q(i_reg_770[2]),
        .R(1'b0));
  FDRE \i_reg_770_reg[3] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_515_p2[3]),
        .Q(i_reg_770[3]),
        .R(1'b0));
  FDRE \i_reg_770_reg[4] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_515_p2[4]),
        .Q(i_reg_770[4]),
        .R(1'b0));
  FDRE \i_reg_770_reg[5] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_515_p2[5]),
        .Q(i_reg_770[5]),
        .R(1'b0));
  FDRE \i_reg_770_reg[6] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_515_p2[6]),
        .Q(i_reg_770[6]),
        .R(1'b0));
  FDRE \i_reg_770_reg[7] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_515_p2[7]),
        .Q(i_reg_770[7]),
        .R(1'b0));
  FDRE \i_reg_770_reg[8] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(i_fu_515_p2[8]),
        .Q(i_reg_770[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln21_reg_766[0]_i_10 
       (.I0(add_ln21_reg_761[4]),
        .I1(left_V_address0[4]),
        .I2(add_ln21_reg_761[5]),
        .I3(left_V_address0[5]),
        .O(\icmp_ln21_reg_766[0]_i_10_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln21_reg_766[0]_i_11 
       (.I0(add_ln21_reg_761[2]),
        .I1(left_V_address0[2]),
        .I2(add_ln21_reg_761[3]),
        .I3(left_V_address0[3]),
        .O(\icmp_ln21_reg_766[0]_i_11_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln21_reg_766[0]_i_12 
       (.I0(add_ln21_reg_761[0]),
        .I1(left_V_address0[0]),
        .I2(add_ln21_reg_761[1]),
        .I3(left_V_address0[1]),
        .O(\icmp_ln21_reg_766[0]_i_12_n_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln21_reg_766[0]_i_3 
       (.I0(\op_assign_reg_310_reg_n_7_[8] ),
        .I1(add_ln21_reg_761[8]),
        .I2(add_ln21_reg_761[9]),
        .O(\icmp_ln21_reg_766[0]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln21_reg_766[0]_i_4 
       (.I0(add_ln21_reg_761[8]),
        .I1(\op_assign_reg_310_reg_n_7_[8] ),
        .I2(add_ln21_reg_761[9]),
        .O(\icmp_ln21_reg_766[0]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln21_reg_766[0]_i_5 
       (.I0(add_ln21_reg_761[6]),
        .I1(left_V_address0[6]),
        .I2(left_V_address0[7]),
        .I3(add_ln21_reg_761[7]),
        .O(\icmp_ln21_reg_766[0]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln21_reg_766[0]_i_6 
       (.I0(add_ln21_reg_761[4]),
        .I1(left_V_address0[4]),
        .I2(left_V_address0[5]),
        .I3(add_ln21_reg_761[5]),
        .O(\icmp_ln21_reg_766[0]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln21_reg_766[0]_i_7 
       (.I0(add_ln21_reg_761[2]),
        .I1(left_V_address0[2]),
        .I2(left_V_address0[3]),
        .I3(add_ln21_reg_761[3]),
        .O(\icmp_ln21_reg_766[0]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln21_reg_766[0]_i_8 
       (.I0(add_ln21_reg_761[0]),
        .I1(left_V_address0[0]),
        .I2(left_V_address0[1]),
        .I3(add_ln21_reg_761[1]),
        .O(\icmp_ln21_reg_766[0]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln21_reg_766[0]_i_9 
       (.I0(add_ln21_reg_761[6]),
        .I1(left_V_address0[6]),
        .I2(add_ln21_reg_761[7]),
        .I3(left_V_address0[7]),
        .O(\icmp_ln21_reg_766[0]_i_9_n_7 ));
  FDRE \icmp_ln21_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(frequency_0_V_ce1),
        .D(icmp_ln21_fu_510_p2),
        .Q(icmp_ln21_reg_766),
        .R(1'b0));
  CARRY4 \icmp_ln21_reg_766_reg[0]_i_1 
       (.CI(\icmp_ln21_reg_766_reg[0]_i_2_n_7 ),
        .CO({\NLW_icmp_ln21_reg_766_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln21_fu_510_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_ln21_reg_766[0]_i_3_n_7 }),
        .O(\NLW_icmp_ln21_reg_766_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln21_reg_766[0]_i_4_n_7 }));
  CARRY4 \icmp_ln21_reg_766_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln21_reg_766_reg[0]_i_2_n_7 ,\icmp_ln21_reg_766_reg[0]_i_2_n_8 ,\icmp_ln21_reg_766_reg[0]_i_2_n_9 ,\icmp_ln21_reg_766_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln21_reg_766[0]_i_5_n_7 ,\icmp_ln21_reg_766[0]_i_6_n_7 ,\icmp_ln21_reg_766[0]_i_7_n_7 ,\icmp_ln21_reg_766[0]_i_8_n_7 }),
        .O(\NLW_icmp_ln21_reg_766_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln21_reg_766[0]_i_9_n_7 ,\icmp_ln21_reg_766[0]_i_10_n_7 ,\icmp_ln21_reg_766[0]_i_11_n_7 ,\icmp_ln21_reg_766[0]_i_12_n_7 }));
  FDRE \intermediate_freq_V_1_reg_795_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[0]),
        .Q(intermediate_freq_V_1_reg_795[0]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[10]),
        .Q(intermediate_freq_V_1_reg_795[10]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[11]),
        .Q(intermediate_freq_V_1_reg_795[11]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[12]),
        .Q(intermediate_freq_V_1_reg_795[12]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[13]),
        .Q(intermediate_freq_V_1_reg_795[13]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[14]),
        .Q(intermediate_freq_V_1_reg_795[14]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[15]),
        .Q(intermediate_freq_V_1_reg_795[15]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[16]),
        .Q(intermediate_freq_V_1_reg_795[16]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[17]),
        .Q(intermediate_freq_V_1_reg_795[17]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[18]),
        .Q(intermediate_freq_V_1_reg_795[18]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[19]),
        .Q(intermediate_freq_V_1_reg_795[19]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[1]),
        .Q(intermediate_freq_V_1_reg_795[1]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[20]),
        .Q(intermediate_freq_V_1_reg_795[20]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[21]),
        .Q(intermediate_freq_V_1_reg_795[21]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[22]),
        .Q(intermediate_freq_V_1_reg_795[22]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[23]),
        .Q(intermediate_freq_V_1_reg_795[23]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[24]),
        .Q(intermediate_freq_V_1_reg_795[24]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[25]),
        .Q(intermediate_freq_V_1_reg_795[25]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[26]),
        .Q(intermediate_freq_V_1_reg_795[26]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[27]),
        .Q(intermediate_freq_V_1_reg_795[27]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[28]),
        .Q(intermediate_freq_V_1_reg_795[28]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[29]),
        .Q(intermediate_freq_V_1_reg_795[29]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[2]),
        .Q(intermediate_freq_V_1_reg_795[2]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[30]),
        .Q(intermediate_freq_V_1_reg_795[30]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[31]),
        .Q(intermediate_freq_V_1_reg_795[31]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[3]),
        .Q(intermediate_freq_V_1_reg_795[3]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[4]),
        .Q(intermediate_freq_V_1_reg_795[4]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[5]),
        .Q(intermediate_freq_V_1_reg_795[5]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[6]),
        .Q(intermediate_freq_V_1_reg_795[6]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[7]),
        .Q(intermediate_freq_V_1_reg_795[7]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[8]),
        .Q(intermediate_freq_V_1_reg_795[8]),
        .R(1'b0));
  FDRE \intermediate_freq_V_1_reg_795_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_V_1_fu_572_p3[9]),
        .Q(intermediate_freq_V_1_reg_795[9]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[0]),
        .Q(intermediate_freq_ne_reg_801[0]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[10]),
        .Q(intermediate_freq_ne_reg_801[10]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[11]),
        .Q(intermediate_freq_ne_reg_801[11]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[12]),
        .Q(intermediate_freq_ne_reg_801[12]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[13]),
        .Q(intermediate_freq_ne_reg_801[13]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[14]),
        .Q(intermediate_freq_ne_reg_801[14]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[15]),
        .Q(intermediate_freq_ne_reg_801[15]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[16]),
        .Q(intermediate_freq_ne_reg_801[16]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[17]),
        .Q(intermediate_freq_ne_reg_801[17]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[18]),
        .Q(intermediate_freq_ne_reg_801[18]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[19]),
        .Q(intermediate_freq_ne_reg_801[19]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[1]),
        .Q(intermediate_freq_ne_reg_801[1]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[20]),
        .Q(intermediate_freq_ne_reg_801[20]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[21]),
        .Q(intermediate_freq_ne_reg_801[21]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[22]),
        .Q(intermediate_freq_ne_reg_801[22]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[23]),
        .Q(intermediate_freq_ne_reg_801[23]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[24]),
        .Q(intermediate_freq_ne_reg_801[24]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[25]),
        .Q(intermediate_freq_ne_reg_801[25]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[26]),
        .Q(intermediate_freq_ne_reg_801[26]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[27]),
        .Q(intermediate_freq_ne_reg_801[27]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[28]),
        .Q(intermediate_freq_ne_reg_801[28]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[29]),
        .Q(intermediate_freq_ne_reg_801[29]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[2]),
        .Q(intermediate_freq_ne_reg_801[2]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[30]),
        .Q(intermediate_freq_ne_reg_801[30]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[31]),
        .Q(intermediate_freq_ne_reg_801[31]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[3]),
        .Q(intermediate_freq_ne_reg_801[3]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[4]),
        .Q(intermediate_freq_ne_reg_801[4]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[5]),
        .Q(intermediate_freq_ne_reg_801[5]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[6]),
        .Q(intermediate_freq_ne_reg_801[6]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[7]),
        .Q(intermediate_freq_ne_reg_801[7]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[8]),
        .Q(intermediate_freq_ne_reg_801[8]),
        .R(1'b0));
  FDRE \intermediate_freq_ne_reg_801_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(intermediate_freq_ne_fu_580_p3[9]),
        .Q(intermediate_freq_ne_reg_801[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__3
       (.I0(create_tree_U0_extLd_loc_read),
        .I1(extLd_loc_c20_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hF1FF0E00)) 
    \iptr[0]_i_1 
       (.I0(ap_done_reg),
        .I1(ap_ready),
        .I2(ap_sync_reg_channel_write_parent_V),
        .I3(parent_V_i_full_n),
        .I4(iptr),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hF1FF0E00)) 
    \iptr[0]_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_ready),
        .I2(ap_sync_reg_channel_write_left_V),
        .I3(left_V_i_full_n),
        .I4(iptr_2),
        .O(ap_done_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hF1FF0E00)) 
    \iptr[0]_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_ready),
        .I2(\iptr_reg[0]_1 ),
        .I3(right_V_i_full_n),
        .I4(iptr_3),
        .O(ap_done_reg_reg_2));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[0]_i_1 
       (.I0(s_frequency_V_2_reg_323[0]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[0]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[0]),
        .O(\node_freq_V_reg_265[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[10]_i_1 
       (.I0(s_frequency_V_2_reg_323[10]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[10]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[10]),
        .O(\node_freq_V_reg_265[10]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[11]_i_1 
       (.I0(s_frequency_V_2_reg_323[11]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[11]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[11]),
        .O(\node_freq_V_reg_265[11]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[12]_i_1 
       (.I0(s_frequency_V_2_reg_323[12]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[12]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[12]),
        .O(\node_freq_V_reg_265[12]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[13]_i_1 
       (.I0(s_frequency_V_2_reg_323[13]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[13]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[13]),
        .O(\node_freq_V_reg_265[13]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[14]_i_1 
       (.I0(s_frequency_V_2_reg_323[14]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[14]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[14]),
        .O(\node_freq_V_reg_265[14]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[15]_i_1 
       (.I0(s_frequency_V_2_reg_323[15]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[15]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[15]),
        .O(\node_freq_V_reg_265[15]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[16]_i_1 
       (.I0(s_frequency_V_2_reg_323[16]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[16]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[16]),
        .O(\node_freq_V_reg_265[16]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[17]_i_1 
       (.I0(s_frequency_V_2_reg_323[17]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[17]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[17]),
        .O(\node_freq_V_reg_265[17]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[18]_i_1 
       (.I0(s_frequency_V_2_reg_323[18]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[18]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[18]),
        .O(\node_freq_V_reg_265[18]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[19]_i_1 
       (.I0(s_frequency_V_2_reg_323[19]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[19]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[19]),
        .O(\node_freq_V_reg_265[19]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[1]_i_1 
       (.I0(s_frequency_V_2_reg_323[1]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[1]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[1]),
        .O(\node_freq_V_reg_265[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[20]_i_1 
       (.I0(s_frequency_V_2_reg_323[20]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[20]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[20]),
        .O(\node_freq_V_reg_265[20]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[21]_i_1 
       (.I0(s_frequency_V_2_reg_323[21]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[21]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[21]),
        .O(\node_freq_V_reg_265[21]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[22]_i_1 
       (.I0(s_frequency_V_2_reg_323[22]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[22]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[22]),
        .O(\node_freq_V_reg_265[22]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[23]_i_1 
       (.I0(s_frequency_V_2_reg_323[23]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[23]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[23]),
        .O(\node_freq_V_reg_265[23]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[24]_i_1 
       (.I0(s_frequency_V_2_reg_323[24]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[24]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[24]),
        .O(\node_freq_V_reg_265[24]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[25]_i_1 
       (.I0(s_frequency_V_2_reg_323[25]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[25]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[25]),
        .O(\node_freq_V_reg_265[25]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[26]_i_1 
       (.I0(s_frequency_V_2_reg_323[26]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[26]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[26]),
        .O(\node_freq_V_reg_265[26]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[27]_i_1 
       (.I0(s_frequency_V_2_reg_323[27]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[27]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[27]),
        .O(\node_freq_V_reg_265[27]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[28]_i_1 
       (.I0(s_frequency_V_2_reg_323[28]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[28]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[28]),
        .O(\node_freq_V_reg_265[28]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[29]_i_1 
       (.I0(s_frequency_V_2_reg_323[29]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[29]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[29]),
        .O(\node_freq_V_reg_265[29]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[2]_i_1 
       (.I0(s_frequency_V_2_reg_323[2]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[2]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[2]),
        .O(\node_freq_V_reg_265[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[30]_i_1 
       (.I0(s_frequency_V_2_reg_323[30]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[30]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[30]),
        .O(\node_freq_V_reg_265[30]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[31]_i_1 
       (.I0(s_frequency_V_2_reg_323[31]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[31]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[31]),
        .O(\node_freq_V_reg_265[31]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'h80)) 
    \node_freq_V_reg_265[31]_i_2 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .O(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[3]_i_1 
       (.I0(s_frequency_V_2_reg_323[3]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[3]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[3]),
        .O(\node_freq_V_reg_265[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[4]_i_1 
       (.I0(s_frequency_V_2_reg_323[4]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[4]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[4]),
        .O(\node_freq_V_reg_265[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[5]_i_1 
       (.I0(s_frequency_V_2_reg_323[5]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[5]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[5]),
        .O(\node_freq_V_reg_265[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[6]_i_1 
       (.I0(s_frequency_V_2_reg_323[6]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[6]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[6]),
        .O(\node_freq_V_reg_265[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[7]_i_1 
       (.I0(s_frequency_V_2_reg_323[7]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[7]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[7]),
        .O(\node_freq_V_reg_265[7]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[8]_i_1 
       (.I0(s_frequency_V_2_reg_323[8]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[8]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[8]),
        .O(\node_freq_V_reg_265[8]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \node_freq_V_reg_265[9]_i_1 
       (.I0(s_frequency_V_2_reg_323[9]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_1_2_i_i_reg_437[9]),
        .I3(node_freq_V_reg_2651),
        .I4(s_frequency_V_reg_746[9]),
        .O(\node_freq_V_reg_265[9]_i_1_n_7 ));
  FDRE \node_freq_V_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[0]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[0]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[10] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[10]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[10]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[11] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[11]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[11]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[12] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[12]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[12]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[13] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[13]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[13]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[14] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[14]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[14]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[15] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[15]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[15]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[16] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[16]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[16]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[17] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[17]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[17]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[18] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[18]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[18]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[19] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[19]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[19]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[1] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[1]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[1]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[20] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[20]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[20]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[21] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[21]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[21]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[22] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[22]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[22]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[23] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[23]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[23]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[24] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[24]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[24]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[25] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[25]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[25]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[26] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[26]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[26]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[27] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[27]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[27]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[28] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[28]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[28]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[29] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[29]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[29]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[2] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[2]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[2]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[30] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[30]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[30]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[31] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[31]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[31]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[3] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[3]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[3]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[4] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[4]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[4]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[5] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[5]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[5]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[6] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[6]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[6]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[7] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[7]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[7]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[8] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[8]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[8]),
        .R(1'b0));
  FDRE \node_freq_V_reg_265_reg[9] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\node_freq_V_reg_265[9]_i_1_n_7 ),
        .Q(node_freq_V_reg_265[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2A000000)) 
    \op_assign_reg_310[8]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state7),
        .I2(icmp_ln21_reg_766),
        .I3(sorted_copy1_0_chann_empty_n),
        .I4(sorted_copy1_1_chann_empty_n),
        .O(op_assign_reg_310));
  LUT5 #(
    .INIT(32'h80F00000)) 
    \op_assign_reg_310[8]_i_2 
       (.I0(sorted_copy1_1_chann_empty_n),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(icmp_ln21_reg_766),
        .I3(or_ln52_reg_840),
        .I4(ap_CS_fsm_state7),
        .O(node_freq_V_reg_2651));
  FDRE \op_assign_reg_310_reg[0] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(i_reg_770[0]),
        .Q(left_V_address0[0]),
        .R(op_assign_reg_310));
  FDRE \op_assign_reg_310_reg[1] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(i_reg_770[1]),
        .Q(left_V_address0[1]),
        .R(op_assign_reg_310));
  FDRE \op_assign_reg_310_reg[2] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(i_reg_770[2]),
        .Q(left_V_address0[2]),
        .R(op_assign_reg_310));
  FDRE \op_assign_reg_310_reg[3] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(i_reg_770[3]),
        .Q(left_V_address0[3]),
        .R(op_assign_reg_310));
  FDRE \op_assign_reg_310_reg[4] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(i_reg_770[4]),
        .Q(left_V_address0[4]),
        .R(op_assign_reg_310));
  FDRE \op_assign_reg_310_reg[5] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(i_reg_770[5]),
        .Q(left_V_address0[5]),
        .R(op_assign_reg_310));
  FDRE \op_assign_reg_310_reg[6] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(i_reg_770[6]),
        .Q(left_V_address0[6]),
        .R(op_assign_reg_310));
  FDRE \op_assign_reg_310_reg[7] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(i_reg_770[7]),
        .Q(left_V_address0[7]),
        .R(op_assign_reg_310));
  FDRE \op_assign_reg_310_reg[8] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(i_reg_770[8]),
        .Q(\op_assign_reg_310_reg_n_7_[8] ),
        .R(op_assign_reg_310));
  FDRE \or_ln34_reg_806_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln34_fu_617_p2),
        .Q(or_ln34_reg_806),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \or_ln52_reg_840[0]_i_1 
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(ap_CS_fsm_state6),
        .I4(or_ln52_reg_840),
        .O(\or_ln52_reg_840[0]_i_1_n_7 ));
  FDRE \or_ln52_reg_840_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln52_reg_840[0]_i_1_n_7 ),
        .Q(or_ln52_reg_840),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[0]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[0]),
        .I1(intermediate_freq_ne_reg_801[0]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[10]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[10]),
        .I1(intermediate_freq_ne_reg_801[10]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[11]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[11]),
        .I1(intermediate_freq_ne_reg_801[11]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[12]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[12]),
        .I1(intermediate_freq_ne_reg_801[12]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[13]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[13]),
        .I1(intermediate_freq_ne_reg_801[13]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[14]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[14]),
        .I1(intermediate_freq_ne_reg_801[14]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[15]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[15]),
        .I1(intermediate_freq_ne_reg_801[15]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[16]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[16]),
        .I1(intermediate_freq_ne_reg_801[16]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[17]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[17]),
        .I1(intermediate_freq_ne_reg_801[17]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[18]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[18]),
        .I1(intermediate_freq_ne_reg_801[18]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[19]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[19]),
        .I1(intermediate_freq_ne_reg_801[19]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[1]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[1]),
        .I1(intermediate_freq_ne_reg_801[1]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[20]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[20]),
        .I1(intermediate_freq_ne_reg_801[20]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[21]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[21]),
        .I1(intermediate_freq_ne_reg_801[21]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[22]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[22]),
        .I1(intermediate_freq_ne_reg_801[22]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[23]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[23]),
        .I1(intermediate_freq_ne_reg_801[23]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[24]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[24]),
        .I1(intermediate_freq_ne_reg_801[24]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[25]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[25]),
        .I1(intermediate_freq_ne_reg_801[25]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[26]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[26]),
        .I1(intermediate_freq_ne_reg_801[26]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[27]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[27]),
        .I1(intermediate_freq_ne_reg_801[27]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[28]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[28]),
        .I1(intermediate_freq_ne_reg_801[28]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[29]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[29]),
        .I1(intermediate_freq_ne_reg_801[29]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[2]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[2]),
        .I1(intermediate_freq_ne_reg_801[2]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[30]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[30]),
        .I1(intermediate_freq_ne_reg_801[30]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[30]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[31]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[31]),
        .I1(intermediate_freq_ne_reg_801[31]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[3]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[3]),
        .I1(intermediate_freq_ne_reg_801[3]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[4]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[4]),
        .I1(intermediate_freq_ne_reg_801[4]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[5]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[5]),
        .I1(intermediate_freq_ne_reg_801[5]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[6]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[6]),
        .I1(intermediate_freq_ne_reg_801[6]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[7]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[7]),
        .I1(intermediate_freq_ne_reg_801[7]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[8]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[8]),
        .I1(intermediate_freq_ne_reg_801[8]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0120_0_i_i_reg_402[9]_i_1 
       (.I0(intermediate_freq_V_1_reg_795[9]),
        .I1(intermediate_freq_ne_reg_801[9]),
        .I2(or_ln34_reg_806),
        .O(\p_0120_0_i_i_reg_402[9]_i_1_n_7 ));
  FDRE \p_0120_0_i_i_reg_402_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[0]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[0]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[10]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[10]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[11]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[11]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[12]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[12]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[13]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[13]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[14]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[14]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[15]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[15]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[16]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[16]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[17]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[17]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[18]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[18]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[19]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[19]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[1]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[1]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[20]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[20]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[21]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[21]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[22]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[22]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[23]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[23]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[24]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[24]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[25]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[25]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[26]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[26]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[27]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[27]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[28]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[28]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[29]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[29]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[2]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[2]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[30]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[30]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[31]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[31]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[3]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[3]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[4]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[4]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[5]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[5]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[6]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[6]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[7]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[7]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[8]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[8]),
        .R(1'b0));
  FDRE \p_0120_0_i_i_reg_402_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0120_0_i_i_reg_402[9]_i_1_n_7 ),
        .Q(p_0120_0_i_i_reg_402[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[0]_i_1 
       (.I0(node_freq_V_reg_265[0]),
        .I1(intermediate_freq_V_1_reg_795[0]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[10]_i_1 
       (.I0(node_freq_V_reg_265[10]),
        .I1(intermediate_freq_V_1_reg_795[10]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[11]_i_1 
       (.I0(node_freq_V_reg_265[11]),
        .I1(intermediate_freq_V_1_reg_795[11]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[12]_i_1 
       (.I0(node_freq_V_reg_265[12]),
        .I1(intermediate_freq_V_1_reg_795[12]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[13]_i_1 
       (.I0(node_freq_V_reg_265[13]),
        .I1(intermediate_freq_V_1_reg_795[13]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[14]_i_1 
       (.I0(node_freq_V_reg_265[14]),
        .I1(intermediate_freq_V_1_reg_795[14]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[15]_i_1 
       (.I0(node_freq_V_reg_265[15]),
        .I1(intermediate_freq_V_1_reg_795[15]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[16]_i_1 
       (.I0(node_freq_V_reg_265[16]),
        .I1(intermediate_freq_V_1_reg_795[16]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[17]_i_1 
       (.I0(node_freq_V_reg_265[17]),
        .I1(intermediate_freq_V_1_reg_795[17]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[18]_i_1 
       (.I0(node_freq_V_reg_265[18]),
        .I1(intermediate_freq_V_1_reg_795[18]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[19]_i_1 
       (.I0(node_freq_V_reg_265[19]),
        .I1(intermediate_freq_V_1_reg_795[19]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[1]_i_1 
       (.I0(node_freq_V_reg_265[1]),
        .I1(intermediate_freq_V_1_reg_795[1]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[20]_i_1 
       (.I0(node_freq_V_reg_265[20]),
        .I1(intermediate_freq_V_1_reg_795[20]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[21]_i_1 
       (.I0(node_freq_V_reg_265[21]),
        .I1(intermediate_freq_V_1_reg_795[21]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[22]_i_1 
       (.I0(node_freq_V_reg_265[22]),
        .I1(intermediate_freq_V_1_reg_795[22]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[23]_i_1 
       (.I0(node_freq_V_reg_265[23]),
        .I1(intermediate_freq_V_1_reg_795[23]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[24]_i_1 
       (.I0(node_freq_V_reg_265[24]),
        .I1(intermediate_freq_V_1_reg_795[24]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[25]_i_1 
       (.I0(node_freq_V_reg_265[25]),
        .I1(intermediate_freq_V_1_reg_795[25]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[26]_i_1 
       (.I0(node_freq_V_reg_265[26]),
        .I1(intermediate_freq_V_1_reg_795[26]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[27]_i_1 
       (.I0(node_freq_V_reg_265[27]),
        .I1(intermediate_freq_V_1_reg_795[27]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[28]_i_1 
       (.I0(node_freq_V_reg_265[28]),
        .I1(intermediate_freq_V_1_reg_795[28]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[29]_i_1 
       (.I0(node_freq_V_reg_265[29]),
        .I1(intermediate_freq_V_1_reg_795[29]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[2]_i_1 
       (.I0(node_freq_V_reg_265[2]),
        .I1(intermediate_freq_V_1_reg_795[2]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[30]_i_1 
       (.I0(node_freq_V_reg_265[30]),
        .I1(intermediate_freq_V_1_reg_795[30]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[30]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[31]_i_1 
       (.I0(node_freq_V_reg_265[31]),
        .I1(intermediate_freq_V_1_reg_795[31]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[3]_i_1 
       (.I0(node_freq_V_reg_265[3]),
        .I1(intermediate_freq_V_1_reg_795[3]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[4]_i_1 
       (.I0(node_freq_V_reg_265[4]),
        .I1(intermediate_freq_V_1_reg_795[4]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[5]_i_1 
       (.I0(node_freq_V_reg_265[5]),
        .I1(intermediate_freq_V_1_reg_795[5]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[6]_i_1 
       (.I0(node_freq_V_reg_265[6]),
        .I1(intermediate_freq_V_1_reg_795[6]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[7]_i_1 
       (.I0(node_freq_V_reg_265[7]),
        .I1(intermediate_freq_V_1_reg_795[7]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[8]_i_1 
       (.I0(node_freq_V_reg_265[8]),
        .I1(intermediate_freq_V_1_reg_795[8]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0195_0_i_i_reg_392[9]_i_1 
       (.I0(node_freq_V_reg_265[9]),
        .I1(intermediate_freq_V_1_reg_795[9]),
        .I2(or_ln34_reg_806),
        .O(\p_0195_0_i_i_reg_392[9]_i_1_n_7 ));
  FDRE \p_0195_0_i_i_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[0]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[0]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[10]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[10]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[11]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[11]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[12]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[12]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[13]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[13]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[14]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[14]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[15]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[15]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[16]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[16]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[17]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[17]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[18]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[18]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[19]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[19]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[1]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[1]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[20]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[20]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[21]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[21]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[22]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[22]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[23]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[23]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[24]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[24]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[25]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[25]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[26]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[26]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[27]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[27]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[28]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[28]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[29]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[29]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[2]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[2]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[30]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[30]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[31]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[31]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[3]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[3]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[4]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[4]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[5]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[5]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[6]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[6]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[7]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[7]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[8]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[8]),
        .R(1'b0));
  FDRE \p_0195_0_i_i_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\p_0195_0_i_i_reg_392[9]_i_1_n_7 ),
        .Q(p_0195_0_i_i_reg_392[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_0217_2_i_i_reg_463[0]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[0] ),
        .I1(frequency_1_V_U_n_47),
        .O(\p_0217_2_i_i_reg_463[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \p_0217_2_i_i_reg_463[1]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[0] ),
        .I1(\t_V_4_reg_370_reg_n_7_[1] ),
        .I2(frequency_1_V_U_n_47),
        .O(\p_0217_2_i_i_reg_463[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h78F0)) 
    \p_0217_2_i_i_reg_463[2]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[0] ),
        .I1(\t_V_4_reg_370_reg_n_7_[1] ),
        .I2(\t_V_4_reg_370_reg_n_7_[2] ),
        .I3(frequency_1_V_U_n_47),
        .O(\p_0217_2_i_i_reg_463[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h7F80FF00)) 
    \p_0217_2_i_i_reg_463[3]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[1] ),
        .I1(\t_V_4_reg_370_reg_n_7_[0] ),
        .I2(\t_V_4_reg_370_reg_n_7_[2] ),
        .I3(\t_V_4_reg_370_reg_n_7_[3] ),
        .I4(frequency_1_V_U_n_47),
        .O(\p_0217_2_i_i_reg_463[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFF0000)) 
    \p_0217_2_i_i_reg_463[4]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[2] ),
        .I1(\t_V_4_reg_370_reg_n_7_[0] ),
        .I2(\t_V_4_reg_370_reg_n_7_[1] ),
        .I3(\t_V_4_reg_370_reg_n_7_[3] ),
        .I4(\t_V_4_reg_370_reg_n_7_[4] ),
        .I5(frequency_1_V_U_n_47),
        .O(\p_0217_2_i_i_reg_463[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \p_0217_2_i_i_reg_463[5]_i_1 
       (.I0(\p_0217_2_i_i_reg_463[5]_i_2_n_7 ),
        .I1(\t_V_4_reg_370_reg_n_7_[5] ),
        .I2(frequency_1_V_U_n_47),
        .O(\p_0217_2_i_i_reg_463[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \p_0217_2_i_i_reg_463[5]_i_2 
       (.I0(\t_V_4_reg_370_reg_n_7_[4] ),
        .I1(\t_V_4_reg_370_reg_n_7_[2] ),
        .I2(\t_V_4_reg_370_reg_n_7_[0] ),
        .I3(\t_V_4_reg_370_reg_n_7_[1] ),
        .I4(\t_V_4_reg_370_reg_n_7_[3] ),
        .O(\p_0217_2_i_i_reg_463[5]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \p_0217_2_i_i_reg_463[6]_i_1 
       (.I0(\p_0217_2_i_i_reg_463[8]_i_2_n_7 ),
        .I1(\t_V_4_reg_370_reg_n_7_[6] ),
        .I2(frequency_1_V_U_n_47),
        .O(\p_0217_2_i_i_reg_463[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h78F0)) 
    \p_0217_2_i_i_reg_463[7]_i_1 
       (.I0(\p_0217_2_i_i_reg_463[8]_i_2_n_7 ),
        .I1(\t_V_4_reg_370_reg_n_7_[6] ),
        .I2(\t_V_4_reg_370_reg_n_7_[7] ),
        .I3(frequency_1_V_U_n_47),
        .O(\p_0217_2_i_i_reg_463[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h7F80FF00)) 
    \p_0217_2_i_i_reg_463[8]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[6] ),
        .I1(\p_0217_2_i_i_reg_463[8]_i_2_n_7 ),
        .I2(\t_V_4_reg_370_reg_n_7_[7] ),
        .I3(\t_V_4_reg_370_reg_n_7_[8] ),
        .I4(frequency_1_V_U_n_47),
        .O(\p_0217_2_i_i_reg_463[8]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_0217_2_i_i_reg_463[8]_i_2 
       (.I0(\t_V_4_reg_370_reg_n_7_[5] ),
        .I1(\t_V_4_reg_370_reg_n_7_[3] ),
        .I2(\t_V_4_reg_370_reg_n_7_[1] ),
        .I3(\t_V_4_reg_370_reg_n_7_[0] ),
        .I4(\t_V_4_reg_370_reg_n_7_[2] ),
        .I5(\t_V_4_reg_370_reg_n_7_[4] ),
        .O(\p_0217_2_i_i_reg_463[8]_i_2_n_7 ));
  FDRE \p_0217_2_i_i_reg_463_reg[0] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0217_2_i_i_reg_463[0]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_463[0]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_463_reg[1] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0217_2_i_i_reg_463[1]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_463[1]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_463_reg[2] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0217_2_i_i_reg_463[2]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_463[2]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_463_reg[3] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0217_2_i_i_reg_463[3]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_463[3]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_463_reg[4] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0217_2_i_i_reg_463[4]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_463[4]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_463_reg[5] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0217_2_i_i_reg_463[5]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_463[5]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_463_reg[6] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0217_2_i_i_reg_463[6]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_463[6]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_463_reg[7] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0217_2_i_i_reg_463[7]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_463[7]),
        .R(1'b0));
  FDRE \p_0217_2_i_i_reg_463_reg[8] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0217_2_i_i_reg_463[8]_i_1_n_7 ),
        .Q(p_0217_2_i_i_reg_463[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_0247_2_i_i_reg_475[0]_i_1 
       (.I0(\t_V_3_reg_381_reg_n_7_[0] ),
        .I1(frequency_1_V_U_n_47),
        .O(\p_0247_2_i_i_reg_475[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \p_0247_2_i_i_reg_475[1]_i_1 
       (.I0(\t_V_3_reg_381_reg_n_7_[0] ),
        .I1(\t_V_3_reg_381_reg_n_7_[1] ),
        .I2(frequency_1_V_U_n_47),
        .O(\p_0247_2_i_i_reg_475[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hF078)) 
    \p_0247_2_i_i_reg_475[2]_i_1 
       (.I0(\t_V_3_reg_381_reg_n_7_[0] ),
        .I1(\t_V_3_reg_381_reg_n_7_[1] ),
        .I2(\t_V_3_reg_381_reg_n_7_[2] ),
        .I3(frequency_1_V_U_n_47),
        .O(\p_0247_2_i_i_reg_475[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hFF007F80)) 
    \p_0247_2_i_i_reg_475[3]_i_1 
       (.I0(\t_V_3_reg_381_reg_n_7_[1] ),
        .I1(\t_V_3_reg_381_reg_n_7_[0] ),
        .I2(\t_V_3_reg_381_reg_n_7_[2] ),
        .I3(\t_V_3_reg_381_reg_n_7_[3] ),
        .I4(frequency_1_V_U_n_47),
        .O(\p_0247_2_i_i_reg_475[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF00007FFF8000)) 
    \p_0247_2_i_i_reg_475[4]_i_1 
       (.I0(\t_V_3_reg_381_reg_n_7_[2] ),
        .I1(\t_V_3_reg_381_reg_n_7_[0] ),
        .I2(\t_V_3_reg_381_reg_n_7_[1] ),
        .I3(\t_V_3_reg_381_reg_n_7_[3] ),
        .I4(\t_V_3_reg_381_reg_n_7_[4] ),
        .I5(frequency_1_V_U_n_47),
        .O(\p_0247_2_i_i_reg_475[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_0247_2_i_i_reg_475[5]_i_1 
       (.I0(\t_V_3_reg_381_reg_n_7_[5] ),
        .I1(in_count_V_1_fu_722_p2[5]),
        .I2(frequency_1_V_U_n_47),
        .O(\p_0247_2_i_i_reg_475[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_0247_2_i_i_reg_475[5]_i_2 
       (.I0(\t_V_3_reg_381_reg_n_7_[3] ),
        .I1(\t_V_3_reg_381_reg_n_7_[1] ),
        .I2(\t_V_3_reg_381_reg_n_7_[0] ),
        .I3(\t_V_3_reg_381_reg_n_7_[2] ),
        .I4(\t_V_3_reg_381_reg_n_7_[4] ),
        .I5(\t_V_3_reg_381_reg_n_7_[5] ),
        .O(in_count_V_1_fu_722_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \p_0247_2_i_i_reg_475[6]_i_1 
       (.I0(\p_0247_2_i_i_reg_475[8]_i_2_n_7 ),
        .I1(\t_V_3_reg_381_reg_n_7_[6] ),
        .I2(frequency_1_V_U_n_47),
        .O(\p_0247_2_i_i_reg_475[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hF078)) 
    \p_0247_2_i_i_reg_475[7]_i_1 
       (.I0(\p_0247_2_i_i_reg_475[8]_i_2_n_7 ),
        .I1(\t_V_3_reg_381_reg_n_7_[6] ),
        .I2(\t_V_3_reg_381_reg_n_7_[7] ),
        .I3(frequency_1_V_U_n_47),
        .O(\p_0247_2_i_i_reg_475[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hFF007F80)) 
    \p_0247_2_i_i_reg_475[8]_i_1 
       (.I0(\t_V_3_reg_381_reg_n_7_[6] ),
        .I1(\p_0247_2_i_i_reg_475[8]_i_2_n_7 ),
        .I2(\t_V_3_reg_381_reg_n_7_[7] ),
        .I3(\t_V_3_reg_381_reg_n_7_[8] ),
        .I4(frequency_1_V_U_n_47),
        .O(\p_0247_2_i_i_reg_475[8]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_0247_2_i_i_reg_475[8]_i_2 
       (.I0(\t_V_3_reg_381_reg_n_7_[5] ),
        .I1(\t_V_3_reg_381_reg_n_7_[3] ),
        .I2(\t_V_3_reg_381_reg_n_7_[1] ),
        .I3(\t_V_3_reg_381_reg_n_7_[0] ),
        .I4(\t_V_3_reg_381_reg_n_7_[2] ),
        .I5(\t_V_3_reg_381_reg_n_7_[4] ),
        .O(\p_0247_2_i_i_reg_475[8]_i_2_n_7 ));
  FDRE \p_0247_2_i_i_reg_475_reg[0] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0247_2_i_i_reg_475[0]_i_1_n_7 ),
        .Q(p_0247_2_i_i_reg_475[0]),
        .R(1'b0));
  FDRE \p_0247_2_i_i_reg_475_reg[1] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0247_2_i_i_reg_475[1]_i_1_n_7 ),
        .Q(p_0247_2_i_i_reg_475[1]),
        .R(1'b0));
  FDRE \p_0247_2_i_i_reg_475_reg[2] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0247_2_i_i_reg_475[2]_i_1_n_7 ),
        .Q(p_0247_2_i_i_reg_475[2]),
        .R(1'b0));
  FDRE \p_0247_2_i_i_reg_475_reg[3] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0247_2_i_i_reg_475[3]_i_1_n_7 ),
        .Q(p_0247_2_i_i_reg_475[3]),
        .R(1'b0));
  FDRE \p_0247_2_i_i_reg_475_reg[4] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0247_2_i_i_reg_475[4]_i_1_n_7 ),
        .Q(p_0247_2_i_i_reg_475[4]),
        .R(1'b0));
  FDRE \p_0247_2_i_i_reg_475_reg[5] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0247_2_i_i_reg_475[5]_i_1_n_7 ),
        .Q(p_0247_2_i_i_reg_475[5]),
        .R(1'b0));
  FDRE \p_0247_2_i_i_reg_475_reg[6] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0247_2_i_i_reg_475[6]_i_1_n_7 ),
        .Q(p_0247_2_i_i_reg_475[6]),
        .R(1'b0));
  FDRE \p_0247_2_i_i_reg_475_reg[7] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0247_2_i_i_reg_475[7]_i_1_n_7 ),
        .Q(p_0247_2_i_i_reg_475[7]),
        .R(1'b0));
  FDRE \p_0247_2_i_i_reg_475_reg[8] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\p_0247_2_i_i_reg_475[8]_i_1_n_7 ),
        .Q(p_0247_2_i_i_reg_475[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEF40EF40FFFF0000)) 
    ram_reg_i_10
       (.I0(ap_ready),
        .I1(\t_V_4_reg_370_reg_n_7_[0] ),
        .I2(ap_CS_fsm_state6),
        .I3(\t_V_2_reg_286_reg_n_7_[0] ),
        .I4(compute_bit_length_U0_right_V_address0[0]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_5 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    ram_reg_i_10__0
       (.I0(compute_bit_length_U0_right_V_address0[0]),
        .I1(ap_ready),
        .I2(\t_V_4_reg_370_reg_n_7_[0] ),
        .I3(ap_CS_fsm_state6),
        .I4(\t_V_2_reg_286_reg_n_7_[0] ),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_6 [0]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_19__10
       (.I0(ap_ready),
        .I1(\op_assign_reg_310_reg_n_7_[8] ),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [8]));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_19__7
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[8]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_0 [8]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_19__8
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[8]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_1 [8]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_19__9
       (.I0(ap_ready),
        .I1(\op_assign_reg_310_reg_n_7_[8] ),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_0 [8]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_20__10
       (.I0(ap_ready),
        .I1(left_V_address0[7]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [7]));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_20__7
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[7]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_0 [7]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_20__8
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[7]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_1 [7]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_20__9
       (.I0(ap_ready),
        .I1(left_V_address0[7]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_21__6
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[6]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_0 [6]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_21__7
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[6]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_1 [6]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_21__8
       (.I0(ap_ready),
        .I1(left_V_address0[6]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_21__9
       (.I0(ap_ready),
        .I1(left_V_address0[6]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [6]));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_22__6
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[5]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_0 [5]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_22__7
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[5]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_1 [5]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_22__8
       (.I0(ap_ready),
        .I1(left_V_address0[5]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_0 [5]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_22__9
       (.I0(ap_ready),
        .I1(left_V_address0[5]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [5]));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_23__5
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[4]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_0 [4]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_23__6
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[4]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_1 [4]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_23__7
       (.I0(ap_ready),
        .I1(left_V_address0[4]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_0 [4]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_23__8
       (.I0(ap_ready),
        .I1(left_V_address0[4]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [4]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_24__10
       (.I0(ap_ready),
        .I1(left_V_address0[3]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [3]));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_24__7
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[3]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_0 [3]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_24__8
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[3]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_1 [3]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_24__9
       (.I0(ap_ready),
        .I1(left_V_address0[3]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_25__10
       (.I0(ap_ready),
        .I1(left_V_address0[2]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_25__7
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[2]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_0 [2]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_25__8
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[2]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_1 [2]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_25__9
       (.I0(ap_ready),
        .I1(left_V_address0[2]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_26__10
       (.I0(ap_ready),
        .I1(left_V_address0[1]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_26__7
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[1]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_0 [1]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_26__8
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[1]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_1 [1]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_26__9
       (.I0(ap_ready),
        .I1(left_V_address0[1]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_27__10
       (.I0(ap_ready),
        .I1(left_V_address0[0]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_27__7
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[0]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_0 [0]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_27__8
       (.I0(icmp_ln879_3_fu_663_p2),
        .I1(icmp_ln52_1_fu_645_p2),
        .I2(icmp_ln52_fu_640_p2),
        .I3(s_0_1_i_i_reg_357[0]),
        .I4(iptr_3),
        .O(\s_0_1_i_i_reg_357_reg[8]_1 [0]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_27__9
       (.I0(ap_ready),
        .I1(left_V_address0[0]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_28
       (.I0(Q[1]),
        .I1(iptr_2),
        .O(WEA));
  LUT6 #(
    .INIT(64'h00000000EFEEAAAA)) 
    ram_reg_i_28__1
       (.I0(frequency_1_V_U_n_47),
        .I1(icmp_ln879_3_fu_663_p2),
        .I2(icmp_ln52_1_fu_645_p2),
        .I3(icmp_ln52_fu_640_p2),
        .I4(ap_CS_fsm_state6),
        .I5(iptr_3),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    ram_reg_i_28__2
       (.I0(iptr_3),
        .I1(frequency_1_V_U_n_47),
        .I2(icmp_ln879_3_fu_663_p2),
        .I3(icmp_ln52_1_fu_645_p2),
        .I4(icmp_ln52_fu_640_p2),
        .I5(ap_CS_fsm_state6),
        .O(\iptr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBBFFBF)) 
    ram_reg_i_29
       (.I0(iptr_3),
        .I1(ap_CS_fsm_state6),
        .I2(icmp_ln52_fu_640_p2),
        .I3(icmp_ln52_1_fu_645_p2),
        .I4(icmp_ln879_3_fu_663_p2),
        .I5(frequency_1_V_U_n_47),
        .O(\iptr_reg[0] ));
  LUT6 #(
    .INIT(64'h000055F7FFFFFFFF)) 
    ram_reg_i_29__0
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln52_fu_640_p2),
        .I2(icmp_ln52_1_fu_645_p2),
        .I3(icmp_ln879_3_fu_663_p2),
        .I4(frequency_1_V_U_n_47),
        .I5(iptr_3),
        .O(\ap_CS_fsm_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_29__4
       (.I0(ap_ready),
        .I1(ap_CS_fsm_state6),
        .I2(Q[1]),
        .O(create_tree_U0_parent_V_ce0));
  CARRY4 ram_reg_i_29__5
       (.CI(1'b0),
        .CO({NLW_ram_reg_i_29__5_CO_UNCONNECTED[3],icmp_ln879_fu_611_p2,ram_reg_i_29__5_n_9,ram_reg_i_29__5_n_10}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_29__5_O_UNCONNECTED[3:0]),
        .S({1'b0,ram_reg_i_32__1_n_7,ram_reg_i_33__0_n_7,ram_reg_i_34__0_n_7}));
  LUT6 #(
    .INIT(64'hEF40EF40FFFF0000)) 
    ram_reg_i_3
       (.I0(ap_ready),
        .I1(\t_V_4_reg_370_reg_n_7_[7] ),
        .I2(ap_CS_fsm_state6),
        .I3(lshr_ln_fu_521_p4[6]),
        .I4(compute_bit_length_U0_right_V_address0[7]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_5 [7]));
  CARRY4 ram_reg_i_31__2
       (.CI(ram_reg_i_44__1_n_7),
        .CO({NLW_ram_reg_i_31__2_CO_UNCONNECTED[3:1],icmp_ln34_fu_588_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_i_45__2_n_7}),
        .O(NLW_ram_reg_i_31__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ram_reg_i_46__0_n_7}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_32__1
       (.I0(lshr_ln_fu_521_p4[5]),
        .I1(left_V_address0[6]),
        .I2(\op_assign_reg_310_reg_n_7_[8] ),
        .I3(\t_V_2_reg_286_reg_n_7_[8] ),
        .I4(left_V_address0[7]),
        .I5(lshr_ln_fu_521_p4[6]),
        .O(ram_reg_i_32__1_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_33__0
       (.I0(lshr_ln_fu_521_p4[2]),
        .I1(left_V_address0[3]),
        .I2(left_V_address0[5]),
        .I3(lshr_ln_fu_521_p4[4]),
        .I4(left_V_address0[4]),
        .I5(lshr_ln_fu_521_p4[3]),
        .O(ram_reg_i_33__0_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_34__0
       (.I0(\t_V_2_reg_286_reg_n_7_[0] ),
        .I1(left_V_address0[0]),
        .I2(left_V_address0[2]),
        .I3(lshr_ln_fu_521_p4[1]),
        .I4(left_V_address0[1]),
        .I5(lshr_ln_fu_521_p4[0]),
        .O(ram_reg_i_34__0_n_7));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    ram_reg_i_3__0
       (.I0(compute_bit_length_U0_right_V_address0[7]),
        .I1(ap_ready),
        .I2(\t_V_4_reg_370_reg_n_7_[7] ),
        .I3(ap_CS_fsm_state6),
        .I4(lshr_ln_fu_521_p4[6]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_6 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3__1
       (.I0(left_V_address0[7]),
        .I1(compute_bit_length_U0_right_V_address0[7]),
        .I2(iptr_2),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3__3
       (.I0(right_V_address0[7]),
        .I1(compute_bit_length_U0_right_V_address0[7]),
        .I2(iptr_3),
        .O(\right_V_addr_reg_835_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hEF40EF40FFFF0000)) 
    ram_reg_i_4
       (.I0(ap_ready),
        .I1(\t_V_4_reg_370_reg_n_7_[6] ),
        .I2(ap_CS_fsm_state6),
        .I3(lshr_ln_fu_521_p4[5]),
        .I4(compute_bit_length_U0_right_V_address0[6]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_5 [6]));
  CARRY4 ram_reg_i_44__1
       (.CI(1'b0),
        .CO({ram_reg_i_44__1_n_7,ram_reg_i_44__1_n_8,ram_reg_i_44__1_n_9,ram_reg_i_44__1_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_56_n_7,ram_reg_i_57_n_7,ram_reg_i_58__0_n_7,ram_reg_i_59__0_n_7}),
        .O(NLW_ram_reg_i_44__1_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_60_n_7,ram_reg_i_61_n_7,ram_reg_i_62_n_7,ram_reg_i_63_n_7}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_45__2
       (.I0(extLd_loc_read_reg_734[8]),
        .I1(t_V_reg_298[8]),
        .O(ram_reg_i_45__2_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_46__0
       (.I0(t_V_reg_298[8]),
        .I1(extLd_loc_read_reg_734[8]),
        .O(ram_reg_i_46__0_n_7));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    ram_reg_i_4__0
       (.I0(compute_bit_length_U0_right_V_address0[6]),
        .I1(ap_ready),
        .I2(\t_V_4_reg_370_reg_n_7_[6] ),
        .I3(ap_CS_fsm_state6),
        .I4(lshr_ln_fu_521_p4[5]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_6 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4__1
       (.I0(left_V_address0[6]),
        .I1(compute_bit_length_U0_right_V_address0[6]),
        .I2(iptr_2),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4__3
       (.I0(right_V_address0[6]),
        .I1(compute_bit_length_U0_right_V_address0[6]),
        .I2(iptr_3),
        .O(\right_V_addr_reg_835_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hEF40EF40FFFF0000)) 
    ram_reg_i_5
       (.I0(ap_ready),
        .I1(\t_V_4_reg_370_reg_n_7_[5] ),
        .I2(ap_CS_fsm_state6),
        .I3(lshr_ln_fu_521_p4[4]),
        .I4(compute_bit_length_U0_right_V_address0[5]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_5 [5]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_56
       (.I0(extLd_loc_read_reg_734[6]),
        .I1(t_V_reg_298[6]),
        .I2(t_V_reg_298[7]),
        .I3(extLd_loc_read_reg_734[7]),
        .O(ram_reg_i_56_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_57
       (.I0(extLd_loc_read_reg_734[4]),
        .I1(t_V_reg_298[4]),
        .I2(t_V_reg_298[5]),
        .I3(extLd_loc_read_reg_734[5]),
        .O(ram_reg_i_57_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_58__0
       (.I0(extLd_loc_read_reg_734[2]),
        .I1(t_V_reg_298[2]),
        .I2(t_V_reg_298[3]),
        .I3(extLd_loc_read_reg_734[3]),
        .O(ram_reg_i_58__0_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_59__0
       (.I0(extLd_loc_read_reg_734[0]),
        .I1(t_V_reg_298[0]),
        .I2(t_V_reg_298[1]),
        .I3(extLd_loc_read_reg_734[1]),
        .O(ram_reg_i_59__0_n_7));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    ram_reg_i_5__0
       (.I0(compute_bit_length_U0_right_V_address0[5]),
        .I1(ap_ready),
        .I2(\t_V_4_reg_370_reg_n_7_[5] ),
        .I3(ap_CS_fsm_state6),
        .I4(lshr_ln_fu_521_p4[4]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_6 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5__1
       (.I0(left_V_address0[5]),
        .I1(compute_bit_length_U0_right_V_address0[5]),
        .I2(iptr_2),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5__3
       (.I0(right_V_address0[5]),
        .I1(compute_bit_length_U0_right_V_address0[5]),
        .I2(iptr_3),
        .O(\right_V_addr_reg_835_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hEF40EF40FFFF0000)) 
    ram_reg_i_6
       (.I0(ap_ready),
        .I1(\t_V_4_reg_370_reg_n_7_[4] ),
        .I2(ap_CS_fsm_state6),
        .I3(lshr_ln_fu_521_p4[3]),
        .I4(compute_bit_length_U0_right_V_address0[4]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_5 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_60
       (.I0(extLd_loc_read_reg_734[6]),
        .I1(t_V_reg_298[6]),
        .I2(extLd_loc_read_reg_734[7]),
        .I3(t_V_reg_298[7]),
        .O(ram_reg_i_60_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_61
       (.I0(extLd_loc_read_reg_734[4]),
        .I1(t_V_reg_298[4]),
        .I2(extLd_loc_read_reg_734[5]),
        .I3(t_V_reg_298[5]),
        .O(ram_reg_i_61_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_62
       (.I0(extLd_loc_read_reg_734[2]),
        .I1(t_V_reg_298[2]),
        .I2(extLd_loc_read_reg_734[3]),
        .I3(t_V_reg_298[3]),
        .O(ram_reg_i_62_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_63
       (.I0(extLd_loc_read_reg_734[0]),
        .I1(t_V_reg_298[0]),
        .I2(extLd_loc_read_reg_734[1]),
        .I3(t_V_reg_298[1]),
        .O(ram_reg_i_63_n_7));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    ram_reg_i_6__0
       (.I0(compute_bit_length_U0_right_V_address0[4]),
        .I1(ap_ready),
        .I2(\t_V_4_reg_370_reg_n_7_[4] ),
        .I3(ap_CS_fsm_state6),
        .I4(lshr_ln_fu_521_p4[3]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_6 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6__1
       (.I0(left_V_address0[4]),
        .I1(compute_bit_length_U0_right_V_address0[4]),
        .I2(iptr_2),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6__3
       (.I0(right_V_address0[4]),
        .I1(compute_bit_length_U0_right_V_address0[4]),
        .I2(iptr_3),
        .O(\right_V_addr_reg_835_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hEF40EF40FFFF0000)) 
    ram_reg_i_7
       (.I0(ap_ready),
        .I1(\t_V_4_reg_370_reg_n_7_[3] ),
        .I2(ap_CS_fsm_state6),
        .I3(lshr_ln_fu_521_p4[2]),
        .I4(compute_bit_length_U0_right_V_address0[3]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_5 [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    ram_reg_i_7__0
       (.I0(compute_bit_length_U0_right_V_address0[3]),
        .I1(ap_ready),
        .I2(\t_V_4_reg_370_reg_n_7_[3] ),
        .I3(ap_CS_fsm_state6),
        .I4(lshr_ln_fu_521_p4[2]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_6 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7__1
       (.I0(left_V_address0[3]),
        .I1(compute_bit_length_U0_right_V_address0[3]),
        .I2(iptr_2),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7__3
       (.I0(right_V_address0[3]),
        .I1(compute_bit_length_U0_right_V_address0[3]),
        .I2(iptr_3),
        .O(\right_V_addr_reg_835_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hEF40EF40FFFF0000)) 
    ram_reg_i_8
       (.I0(ap_ready),
        .I1(\t_V_4_reg_370_reg_n_7_[2] ),
        .I2(ap_CS_fsm_state6),
        .I3(lshr_ln_fu_521_p4[1]),
        .I4(compute_bit_length_U0_right_V_address0[2]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_5 [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    ram_reg_i_8__0
       (.I0(compute_bit_length_U0_right_V_address0[2]),
        .I1(ap_ready),
        .I2(\t_V_4_reg_370_reg_n_7_[2] ),
        .I3(ap_CS_fsm_state6),
        .I4(lshr_ln_fu_521_p4[1]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_6 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8__1
       (.I0(left_V_address0[2]),
        .I1(compute_bit_length_U0_right_V_address0[2]),
        .I2(iptr_2),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8__3
       (.I0(right_V_address0[2]),
        .I1(compute_bit_length_U0_right_V_address0[2]),
        .I2(iptr_3),
        .O(\right_V_addr_reg_835_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hEF40EF40FFFF0000)) 
    ram_reg_i_9
       (.I0(ap_ready),
        .I1(\t_V_4_reg_370_reg_n_7_[1] ),
        .I2(ap_CS_fsm_state6),
        .I3(lshr_ln_fu_521_p4[0]),
        .I4(compute_bit_length_U0_right_V_address0[1]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_5 [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    ram_reg_i_9__0
       (.I0(compute_bit_length_U0_right_V_address0[1]),
        .I1(ap_ready),
        .I2(\t_V_4_reg_370_reg_n_7_[1] ),
        .I3(ap_CS_fsm_state6),
        .I4(lshr_ln_fu_521_p4[0]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[7]_6 [1]));
  FDRE \right_V_addr_reg_835_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(zext_ln36_reg_810_reg[0]),
        .Q(right_V_address0[0]),
        .R(1'b0));
  FDRE \right_V_addr_reg_835_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(zext_ln36_reg_810_reg[1]),
        .Q(right_V_address0[1]),
        .R(1'b0));
  FDRE \right_V_addr_reg_835_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(zext_ln36_reg_810_reg[2]),
        .Q(right_V_address0[2]),
        .R(1'b0));
  FDRE \right_V_addr_reg_835_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(zext_ln36_reg_810_reg[3]),
        .Q(right_V_address0[3]),
        .R(1'b0));
  FDRE \right_V_addr_reg_835_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(zext_ln36_reg_810_reg[4]),
        .Q(right_V_address0[4]),
        .R(1'b0));
  FDRE \right_V_addr_reg_835_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(zext_ln36_reg_810_reg[5]),
        .Q(right_V_address0[5]),
        .R(1'b0));
  FDRE \right_V_addr_reg_835_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(zext_ln36_reg_810_reg[6]),
        .Q(right_V_address0[6]),
        .R(1'b0));
  FDRE \right_V_addr_reg_835_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(zext_ln36_reg_810_reg[7]),
        .Q(right_V_address0[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_0_0_i_i_reg_275[0]_i_1 
       (.I0(s_value_V_2_reg_334[0]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_0_2_i_i_reg_450[0]),
        .I3(node_freq_V_reg_2651),
        .I4(s_value_V_reg_741[0]),
        .O(\s_0_0_i_i_reg_275[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_0_0_i_i_reg_275[1]_i_1 
       (.I0(s_value_V_2_reg_334[1]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_0_2_i_i_reg_450[1]),
        .I3(node_freq_V_reg_2651),
        .I4(s_value_V_reg_741[1]),
        .O(\s_0_0_i_i_reg_275[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_0_0_i_i_reg_275[2]_i_1 
       (.I0(s_value_V_2_reg_334[2]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_0_2_i_i_reg_450[2]),
        .I3(node_freq_V_reg_2651),
        .I4(s_value_V_reg_741[2]),
        .O(\s_0_0_i_i_reg_275[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_0_0_i_i_reg_275[3]_i_1 
       (.I0(s_value_V_2_reg_334[3]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_0_2_i_i_reg_450[3]),
        .I3(node_freq_V_reg_2651),
        .I4(s_value_V_reg_741[3]),
        .O(\s_0_0_i_i_reg_275[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_0_0_i_i_reg_275[4]_i_1 
       (.I0(s_value_V_2_reg_334[4]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_0_2_i_i_reg_450[4]),
        .I3(node_freq_V_reg_2651),
        .I4(s_value_V_reg_741[4]),
        .O(\s_0_0_i_i_reg_275[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_0_0_i_i_reg_275[5]_i_1 
       (.I0(s_value_V_2_reg_334[5]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_0_2_i_i_reg_450[5]),
        .I3(node_freq_V_reg_2651),
        .I4(s_value_V_reg_741[5]),
        .O(\s_0_0_i_i_reg_275[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_0_0_i_i_reg_275[6]_i_1 
       (.I0(s_value_V_2_reg_334[6]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_0_2_i_i_reg_450[6]),
        .I3(node_freq_V_reg_2651),
        .I4(s_value_V_reg_741[6]),
        .O(\s_0_0_i_i_reg_275[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_0_0_i_i_reg_275[7]_i_1 
       (.I0(s_value_V_2_reg_334[7]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_0_2_i_i_reg_450[7]),
        .I3(node_freq_V_reg_2651),
        .I4(s_value_V_reg_741[7]),
        .O(\s_0_0_i_i_reg_275[7]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_0_0_i_i_reg_275[8]_i_1 
       (.I0(s_value_V_2_reg_334[8]),
        .I1(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .I2(s_0_2_i_i_reg_450[8]),
        .I3(node_freq_V_reg_2651),
        .I4(s_value_V_reg_741[8]),
        .O(\s_0_0_i_i_reg_275[8]_i_1_n_7 ));
  FDRE \s_0_0_i_i_reg_275_reg[0] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_0_0_i_i_reg_275[0]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_275[0]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_275_reg[1] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_0_0_i_i_reg_275[1]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_275[1]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_275_reg[2] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_0_0_i_i_reg_275[2]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_275[2]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_275_reg[3] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_0_0_i_i_reg_275[3]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_275[3]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_275_reg[4] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_0_0_i_i_reg_275[4]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_275[4]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_275_reg[5] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_0_0_i_i_reg_275[5]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_275[5]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_275_reg[6] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_0_0_i_i_reg_275[6]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_275[6]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_275_reg[7] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_0_0_i_i_reg_275[7]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_275[7]),
        .R(1'b0));
  FDRE \s_0_0_i_i_reg_275_reg[8] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_0_0_i_i_reg_275[8]_i_1_n_7 ),
        .Q(s_0_0_i_i_reg_275[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_1_i_i_reg_357[0]_i_1 
       (.I0(\s_value_V_1_reg_255_reg_n_7_[0] ),
        .I1(s_0_0_i_i_reg_275[0]),
        .I2(or_ln34_reg_806),
        .O(\s_0_1_i_i_reg_357[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_1_i_i_reg_357[1]_i_1 
       (.I0(\s_value_V_1_reg_255_reg_n_7_[1] ),
        .I1(s_0_0_i_i_reg_275[1]),
        .I2(or_ln34_reg_806),
        .O(\s_0_1_i_i_reg_357[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_1_i_i_reg_357[2]_i_1 
       (.I0(\s_value_V_1_reg_255_reg_n_7_[2] ),
        .I1(s_0_0_i_i_reg_275[2]),
        .I2(or_ln34_reg_806),
        .O(\s_0_1_i_i_reg_357[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_1_i_i_reg_357[3]_i_1 
       (.I0(\s_value_V_1_reg_255_reg_n_7_[3] ),
        .I1(s_0_0_i_i_reg_275[3]),
        .I2(or_ln34_reg_806),
        .O(\s_0_1_i_i_reg_357[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_1_i_i_reg_357[4]_i_1 
       (.I0(\s_value_V_1_reg_255_reg_n_7_[4] ),
        .I1(s_0_0_i_i_reg_275[4]),
        .I2(or_ln34_reg_806),
        .O(\s_0_1_i_i_reg_357[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_1_i_i_reg_357[5]_i_1 
       (.I0(\s_value_V_1_reg_255_reg_n_7_[5] ),
        .I1(s_0_0_i_i_reg_275[5]),
        .I2(or_ln34_reg_806),
        .O(\s_0_1_i_i_reg_357[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_1_i_i_reg_357[6]_i_1 
       (.I0(\s_value_V_1_reg_255_reg_n_7_[6] ),
        .I1(s_0_0_i_i_reg_275[6]),
        .I2(or_ln34_reg_806),
        .O(\s_0_1_i_i_reg_357[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_1_i_i_reg_357[7]_i_1 
       (.I0(\s_value_V_1_reg_255_reg_n_7_[7] ),
        .I1(s_0_0_i_i_reg_275[7]),
        .I2(or_ln34_reg_806),
        .O(\s_0_1_i_i_reg_357[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_1_i_i_reg_357[8]_i_1 
       (.I0(\s_value_V_1_reg_255_reg_n_7_[8] ),
        .I1(s_0_0_i_i_reg_275[8]),
        .I2(or_ln34_reg_806),
        .O(\s_0_1_i_i_reg_357[8]_i_1_n_7 ));
  FDRE \s_0_1_i_i_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_0_1_i_i_reg_357[0]_i_1_n_7 ),
        .Q(s_0_1_i_i_reg_357[0]),
        .R(1'b0));
  FDRE \s_0_1_i_i_reg_357_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_0_1_i_i_reg_357[1]_i_1_n_7 ),
        .Q(s_0_1_i_i_reg_357[1]),
        .R(1'b0));
  FDRE \s_0_1_i_i_reg_357_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_0_1_i_i_reg_357[2]_i_1_n_7 ),
        .Q(s_0_1_i_i_reg_357[2]),
        .R(1'b0));
  FDRE \s_0_1_i_i_reg_357_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_0_1_i_i_reg_357[3]_i_1_n_7 ),
        .Q(s_0_1_i_i_reg_357[3]),
        .R(1'b0));
  FDRE \s_0_1_i_i_reg_357_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_0_1_i_i_reg_357[4]_i_1_n_7 ),
        .Q(s_0_1_i_i_reg_357[4]),
        .R(1'b0));
  FDRE \s_0_1_i_i_reg_357_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_0_1_i_i_reg_357[5]_i_1_n_7 ),
        .Q(s_0_1_i_i_reg_357[5]),
        .R(1'b0));
  FDRE \s_0_1_i_i_reg_357_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_0_1_i_i_reg_357[6]_i_1_n_7 ),
        .Q(s_0_1_i_i_reg_357[6]),
        .R(1'b0));
  FDRE \s_0_1_i_i_reg_357_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_0_1_i_i_reg_357[7]_i_1_n_7 ),
        .Q(s_0_1_i_i_reg_357[7]),
        .R(1'b0));
  FDRE \s_0_1_i_i_reg_357_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_0_1_i_i_reg_357[8]_i_1_n_7 ),
        .Q(s_0_1_i_i_reg_357[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_2_i_i_reg_450[0]_i_1 
       (.I0(s_0_1_i_i_reg_357[0]),
        .I1(s_value_V_2_reg_334[0]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_0_2_i_i_reg_450[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_2_i_i_reg_450[1]_i_1 
       (.I0(s_0_1_i_i_reg_357[1]),
        .I1(s_value_V_2_reg_334[1]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_0_2_i_i_reg_450[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_2_i_i_reg_450[2]_i_1 
       (.I0(s_0_1_i_i_reg_357[2]),
        .I1(s_value_V_2_reg_334[2]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_0_2_i_i_reg_450[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_2_i_i_reg_450[3]_i_1 
       (.I0(s_0_1_i_i_reg_357[3]),
        .I1(s_value_V_2_reg_334[3]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_0_2_i_i_reg_450[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_2_i_i_reg_450[4]_i_1 
       (.I0(s_0_1_i_i_reg_357[4]),
        .I1(s_value_V_2_reg_334[4]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_0_2_i_i_reg_450[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_2_i_i_reg_450[5]_i_1 
       (.I0(s_0_1_i_i_reg_357[5]),
        .I1(s_value_V_2_reg_334[5]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_0_2_i_i_reg_450[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_2_i_i_reg_450[6]_i_1 
       (.I0(s_0_1_i_i_reg_357[6]),
        .I1(s_value_V_2_reg_334[6]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_0_2_i_i_reg_450[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_2_i_i_reg_450[7]_i_1 
       (.I0(s_0_1_i_i_reg_357[7]),
        .I1(s_value_V_2_reg_334[7]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_0_2_i_i_reg_450[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_0_2_i_i_reg_450[8]_i_1 
       (.I0(s_0_1_i_i_reg_357[8]),
        .I1(s_value_V_2_reg_334[8]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_0_2_i_i_reg_450[8]_i_1_n_7 ));
  FDRE \s_0_2_i_i_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_0_2_i_i_reg_450[0]_i_1_n_7 ),
        .Q(s_0_2_i_i_reg_450[0]),
        .R(1'b0));
  FDRE \s_0_2_i_i_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_0_2_i_i_reg_450[1]_i_1_n_7 ),
        .Q(s_0_2_i_i_reg_450[1]),
        .R(1'b0));
  FDRE \s_0_2_i_i_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_0_2_i_i_reg_450[2]_i_1_n_7 ),
        .Q(s_0_2_i_i_reg_450[2]),
        .R(1'b0));
  FDRE \s_0_2_i_i_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_0_2_i_i_reg_450[3]_i_1_n_7 ),
        .Q(s_0_2_i_i_reg_450[3]),
        .R(1'b0));
  FDRE \s_0_2_i_i_reg_450_reg[4] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_0_2_i_i_reg_450[4]_i_1_n_7 ),
        .Q(s_0_2_i_i_reg_450[4]),
        .R(1'b0));
  FDRE \s_0_2_i_i_reg_450_reg[5] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_0_2_i_i_reg_450[5]_i_1_n_7 ),
        .Q(s_0_2_i_i_reg_450[5]),
        .R(1'b0));
  FDRE \s_0_2_i_i_reg_450_reg[6] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_0_2_i_i_reg_450[6]_i_1_n_7 ),
        .Q(s_0_2_i_i_reg_450[6]),
        .R(1'b0));
  FDRE \s_0_2_i_i_reg_450_reg[7] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_0_2_i_i_reg_450[7]_i_1_n_7 ),
        .Q(s_0_2_i_i_reg_450[7]),
        .R(1'b0));
  FDRE \s_0_2_i_i_reg_450_reg[8] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_0_2_i_i_reg_450[8]_i_1_n_7 ),
        .Q(s_0_2_i_i_reg_450[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[0]_i_1 
       (.I0(s_frequency_V_1_reg_245[0]),
        .I1(node_freq_V_reg_265[0]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[10]_i_1 
       (.I0(s_frequency_V_1_reg_245[10]),
        .I1(node_freq_V_reg_265[10]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[11]_i_1 
       (.I0(s_frequency_V_1_reg_245[11]),
        .I1(node_freq_V_reg_265[11]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[12]_i_1 
       (.I0(s_frequency_V_1_reg_245[12]),
        .I1(node_freq_V_reg_265[12]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[13]_i_1 
       (.I0(s_frequency_V_1_reg_245[13]),
        .I1(node_freq_V_reg_265[13]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[14]_i_1 
       (.I0(s_frequency_V_1_reg_245[14]),
        .I1(node_freq_V_reg_265[14]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[15]_i_1 
       (.I0(s_frequency_V_1_reg_245[15]),
        .I1(node_freq_V_reg_265[15]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[16]_i_1 
       (.I0(s_frequency_V_1_reg_245[16]),
        .I1(node_freq_V_reg_265[16]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[17]_i_1 
       (.I0(s_frequency_V_1_reg_245[17]),
        .I1(node_freq_V_reg_265[17]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[18]_i_1 
       (.I0(s_frequency_V_1_reg_245[18]),
        .I1(node_freq_V_reg_265[18]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[19]_i_1 
       (.I0(s_frequency_V_1_reg_245[19]),
        .I1(node_freq_V_reg_265[19]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[1]_i_1 
       (.I0(s_frequency_V_1_reg_245[1]),
        .I1(node_freq_V_reg_265[1]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[20]_i_1 
       (.I0(s_frequency_V_1_reg_245[20]),
        .I1(node_freq_V_reg_265[20]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[21]_i_1 
       (.I0(s_frequency_V_1_reg_245[21]),
        .I1(node_freq_V_reg_265[21]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[22]_i_1 
       (.I0(s_frequency_V_1_reg_245[22]),
        .I1(node_freq_V_reg_265[22]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[23]_i_1 
       (.I0(s_frequency_V_1_reg_245[23]),
        .I1(node_freq_V_reg_265[23]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[24]_i_1 
       (.I0(s_frequency_V_1_reg_245[24]),
        .I1(node_freq_V_reg_265[24]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[25]_i_1 
       (.I0(s_frequency_V_1_reg_245[25]),
        .I1(node_freq_V_reg_265[25]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[26]_i_1 
       (.I0(s_frequency_V_1_reg_245[26]),
        .I1(node_freq_V_reg_265[26]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[27]_i_1 
       (.I0(s_frequency_V_1_reg_245[27]),
        .I1(node_freq_V_reg_265[27]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[28]_i_1 
       (.I0(s_frequency_V_1_reg_245[28]),
        .I1(node_freq_V_reg_265[28]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[29]_i_1 
       (.I0(s_frequency_V_1_reg_245[29]),
        .I1(node_freq_V_reg_265[29]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[2]_i_1 
       (.I0(s_frequency_V_1_reg_245[2]),
        .I1(node_freq_V_reg_265[2]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[30]_i_1 
       (.I0(s_frequency_V_1_reg_245[30]),
        .I1(node_freq_V_reg_265[30]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[30]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[31]_i_1 
       (.I0(s_frequency_V_1_reg_245[31]),
        .I1(node_freq_V_reg_265[31]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[3]_i_1 
       (.I0(s_frequency_V_1_reg_245[3]),
        .I1(node_freq_V_reg_265[3]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[4]_i_1 
       (.I0(s_frequency_V_1_reg_245[4]),
        .I1(node_freq_V_reg_265[4]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[5]_i_1 
       (.I0(s_frequency_V_1_reg_245[5]),
        .I1(node_freq_V_reg_265[5]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[6]_i_1 
       (.I0(s_frequency_V_1_reg_245[6]),
        .I1(node_freq_V_reg_265[6]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[7]_i_1 
       (.I0(s_frequency_V_1_reg_245[7]),
        .I1(node_freq_V_reg_265[7]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[8]_i_1 
       (.I0(s_frequency_V_1_reg_245[8]),
        .I1(node_freq_V_reg_265[8]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_1_i_i_reg_345[9]_i_1 
       (.I0(s_frequency_V_1_reg_245[9]),
        .I1(node_freq_V_reg_265[9]),
        .I2(or_ln34_reg_806),
        .O(\s_1_1_i_i_reg_345[9]_i_1_n_7 ));
  FDRE \s_1_1_i_i_reg_345_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[0]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[0]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[10]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[10]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[11]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[11]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[12]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[12]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[13]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[13]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[14]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[14]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[15]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[15]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[16]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[16]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[17]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[17]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[18]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[18]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[19]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[19]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[1]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[1]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[20]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[20]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[21]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[21]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[22]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[22]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[23]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[23]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[24]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[24]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[25]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[25]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[26]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[26]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[27]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[27]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[28]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[28]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[29]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[29]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[2]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[2]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[30]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[30]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[31]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[31]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[3]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[3]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[4]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[4]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[5]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[5]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[6]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[6]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[7]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[7]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[8]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[8]),
        .R(1'b0));
  FDRE \s_1_1_i_i_reg_345_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_1_1_i_i_reg_345[9]_i_1_n_7 ),
        .Q(s_1_1_i_i_reg_345[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[0]_i_1 
       (.I0(s_1_1_i_i_reg_345[0]),
        .I1(s_frequency_V_2_reg_323[0]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[10]_i_1 
       (.I0(s_1_1_i_i_reg_345[10]),
        .I1(s_frequency_V_2_reg_323[10]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[11]_i_1 
       (.I0(s_1_1_i_i_reg_345[11]),
        .I1(s_frequency_V_2_reg_323[11]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[12]_i_1 
       (.I0(s_1_1_i_i_reg_345[12]),
        .I1(s_frequency_V_2_reg_323[12]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[13]_i_1 
       (.I0(s_1_1_i_i_reg_345[13]),
        .I1(s_frequency_V_2_reg_323[13]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[14]_i_1 
       (.I0(s_1_1_i_i_reg_345[14]),
        .I1(s_frequency_V_2_reg_323[14]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[15]_i_1 
       (.I0(s_1_1_i_i_reg_345[15]),
        .I1(s_frequency_V_2_reg_323[15]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[16]_i_1 
       (.I0(s_1_1_i_i_reg_345[16]),
        .I1(s_frequency_V_2_reg_323[16]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[17]_i_1 
       (.I0(s_1_1_i_i_reg_345[17]),
        .I1(s_frequency_V_2_reg_323[17]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[18]_i_1 
       (.I0(s_1_1_i_i_reg_345[18]),
        .I1(s_frequency_V_2_reg_323[18]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[19]_i_1 
       (.I0(s_1_1_i_i_reg_345[19]),
        .I1(s_frequency_V_2_reg_323[19]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[1]_i_1 
       (.I0(s_1_1_i_i_reg_345[1]),
        .I1(s_frequency_V_2_reg_323[1]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[20]_i_1 
       (.I0(s_1_1_i_i_reg_345[20]),
        .I1(s_frequency_V_2_reg_323[20]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[21]_i_1 
       (.I0(s_1_1_i_i_reg_345[21]),
        .I1(s_frequency_V_2_reg_323[21]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[22]_i_1 
       (.I0(s_1_1_i_i_reg_345[22]),
        .I1(s_frequency_V_2_reg_323[22]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[23]_i_1 
       (.I0(s_1_1_i_i_reg_345[23]),
        .I1(s_frequency_V_2_reg_323[23]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[24]_i_1 
       (.I0(s_1_1_i_i_reg_345[24]),
        .I1(s_frequency_V_2_reg_323[24]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[25]_i_1 
       (.I0(s_1_1_i_i_reg_345[25]),
        .I1(s_frequency_V_2_reg_323[25]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[26]_i_1 
       (.I0(s_1_1_i_i_reg_345[26]),
        .I1(s_frequency_V_2_reg_323[26]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[27]_i_1 
       (.I0(s_1_1_i_i_reg_345[27]),
        .I1(s_frequency_V_2_reg_323[27]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[28]_i_1 
       (.I0(s_1_1_i_i_reg_345[28]),
        .I1(s_frequency_V_2_reg_323[28]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[29]_i_1 
       (.I0(s_1_1_i_i_reg_345[29]),
        .I1(s_frequency_V_2_reg_323[29]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[2]_i_1 
       (.I0(s_1_1_i_i_reg_345[2]),
        .I1(s_frequency_V_2_reg_323[2]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[30]_i_1 
       (.I0(s_1_1_i_i_reg_345[30]),
        .I1(s_frequency_V_2_reg_323[30]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[30]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[31]_i_1 
       (.I0(s_1_1_i_i_reg_345[31]),
        .I1(s_frequency_V_2_reg_323[31]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[3]_i_1 
       (.I0(s_1_1_i_i_reg_345[3]),
        .I1(s_frequency_V_2_reg_323[3]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[4]_i_1 
       (.I0(s_1_1_i_i_reg_345[4]),
        .I1(s_frequency_V_2_reg_323[4]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[5]_i_1 
       (.I0(s_1_1_i_i_reg_345[5]),
        .I1(s_frequency_V_2_reg_323[5]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[6]_i_1 
       (.I0(s_1_1_i_i_reg_345[6]),
        .I1(s_frequency_V_2_reg_323[6]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[7]_i_1 
       (.I0(s_1_1_i_i_reg_345[7]),
        .I1(s_frequency_V_2_reg_323[7]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[8]_i_1 
       (.I0(s_1_1_i_i_reg_345[8]),
        .I1(s_frequency_V_2_reg_323[8]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_1_2_i_i_reg_437[9]_i_1 
       (.I0(s_1_1_i_i_reg_345[9]),
        .I1(s_frequency_V_2_reg_323[9]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_1_2_i_i_reg_437[9]_i_1_n_7 ));
  FDRE \s_1_2_i_i_reg_437_reg[0] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[0]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[0]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[10] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[10]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[10]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[11] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[11]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[11]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[12] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[12]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[12]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[13] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[13]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[13]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[14] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[14]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[14]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[15] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[15]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[15]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[16] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[16]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[16]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[17] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[17]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[17]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[18] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[18]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[18]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[19] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[19]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[19]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[1] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[1]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[1]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[20] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[20]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[20]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[21] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[21]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[21]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[22] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[22]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[22]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[23] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[23]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[23]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[24] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[24]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[24]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[25] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[25]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[25]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[26] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[26]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[26]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[27] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[27]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[27]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[28] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[28]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[28]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[29] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[29]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[29]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[2] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[2]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[2]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[30] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[30]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[30]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[31] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[31]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[31]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[3] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[3]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[3]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[4] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[4]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[4]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[5] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[5]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[5]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[6] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[6]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[6]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[7] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[7]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[7]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[8] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[8]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[8]),
        .R(1'b0));
  FDRE \s_1_2_i_i_reg_437_reg[9] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_1_2_i_i_reg_437[9]_i_1_n_7 ),
        .Q(s_1_2_i_i_reg_437[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[0] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [0]),
        .O(\s_frequency_V_1_reg_245[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[10]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[10] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [10]),
        .O(\s_frequency_V_1_reg_245[10]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[11]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[11] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [11]),
        .O(\s_frequency_V_1_reg_245[11]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[12]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[12] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [12]),
        .O(\s_frequency_V_1_reg_245[12]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[13]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[13] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [13]),
        .O(\s_frequency_V_1_reg_245[13]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[14]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[14] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [14]),
        .O(\s_frequency_V_1_reg_245[14]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[15]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[15] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [15]),
        .O(\s_frequency_V_1_reg_245[15]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[16]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[16] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [16]),
        .O(\s_frequency_V_1_reg_245[16]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[17]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[17] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [17]),
        .O(\s_frequency_V_1_reg_245[17]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[18]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[18] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [18]),
        .O(\s_frequency_V_1_reg_245[18]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[19]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[19] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [19]),
        .O(\s_frequency_V_1_reg_245[19]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[1]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[1] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [1]),
        .O(\s_frequency_V_1_reg_245[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[20]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[20] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [20]),
        .O(\s_frequency_V_1_reg_245[20]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[21]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[21] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [21]),
        .O(\s_frequency_V_1_reg_245[21]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[22]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[22] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [22]),
        .O(\s_frequency_V_1_reg_245[22]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[23]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[23] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [23]),
        .O(\s_frequency_V_1_reg_245[23]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[24]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[24] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [24]),
        .O(\s_frequency_V_1_reg_245[24]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[25]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[25] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [25]),
        .O(\s_frequency_V_1_reg_245[25]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[26]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[26] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [26]),
        .O(\s_frequency_V_1_reg_245[26]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[27]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[27] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [27]),
        .O(\s_frequency_V_1_reg_245[27]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[28]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[28] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [28]),
        .O(\s_frequency_V_1_reg_245[28]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[29]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[29] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [29]),
        .O(\s_frequency_V_1_reg_245[29]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[2]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[2] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [2]),
        .O(\s_frequency_V_1_reg_245[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[30]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[30] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [30]),
        .O(\s_frequency_V_1_reg_245[30]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF202020A0202020)) 
    \s_frequency_V_1_reg_245[31]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(sorted_copy1_0_chann_empty_n),
        .I4(sorted_copy1_1_chann_empty_n),
        .I5(ap_CS_fsm_state2),
        .O(s_value_V_1_reg_255));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[31]_i_2 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[31] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [31]),
        .O(\s_frequency_V_1_reg_245[31]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[3]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[3] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [3]),
        .O(\s_frequency_V_1_reg_245[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[4]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[4] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [4]),
        .O(\s_frequency_V_1_reg_245[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[5]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[5] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [5]),
        .O(\s_frequency_V_1_reg_245[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[6] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [6]),
        .O(\s_frequency_V_1_reg_245[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[7] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [7]),
        .O(\s_frequency_V_1_reg_245[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[8]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[8] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [8]),
        .O(\s_frequency_V_1_reg_245[8]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_frequency_V_1_reg_245[9]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(\s_next_1_2_i_i_reg_411_reg_n_7_[9] ),
        .I4(node_freq_V_reg_2651),
        .I5(\s_frequency_V_reg_746_reg[31]_0 [9]),
        .O(\s_frequency_V_1_reg_245[9]_i_1_n_7 ));
  FDRE \s_frequency_V_1_reg_245_reg[0] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[0]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[0]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[10] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[10]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[10]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[11] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[11]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[11]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[12] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[12]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[12]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[13] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[13]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[13]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[14] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[14]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[14]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[15] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[15]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[15]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[16] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[16]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[16]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[17] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[17]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[17]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[18] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[18]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[18]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[19] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[19]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[19]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[1] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[1]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[1]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[20] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[20]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[20]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[21] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[21]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[21]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[22] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[22]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[22]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[23] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[23]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[23]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[24] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[24]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[24]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[25] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[25]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[25]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[26] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[26]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[26]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[27] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[27]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[27]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[28] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[28]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[28]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[29] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[29]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[29]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[2] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[2]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[2]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[30] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[30]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[30]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[31] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[31]_i_2_n_7 ),
        .Q(s_frequency_V_1_reg_245[31]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[3] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[3]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[3]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[4] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[4]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[4]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[5] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[5]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[5]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[6] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[6]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[6]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[7] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[7]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[7]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[8] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[8]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[8]),
        .R(1'b0));
  FDRE \s_frequency_V_1_reg_245_reg[9] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_frequency_V_1_reg_245[9]_i_1_n_7 ),
        .Q(s_frequency_V_1_reg_245[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[0]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [0]),
        .I1(s_frequency_V_1_reg_245[0]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[10]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [10]),
        .I1(s_frequency_V_1_reg_245[10]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[11]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [11]),
        .I1(s_frequency_V_1_reg_245[11]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[12]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [12]),
        .I1(s_frequency_V_1_reg_245[12]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[13]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [13]),
        .I1(s_frequency_V_1_reg_245[13]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[14]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [14]),
        .I1(s_frequency_V_1_reg_245[14]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[15]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [15]),
        .I1(s_frequency_V_1_reg_245[15]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[16]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [16]),
        .I1(s_frequency_V_1_reg_245[16]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[17]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [17]),
        .I1(s_frequency_V_1_reg_245[17]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[18]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [18]),
        .I1(s_frequency_V_1_reg_245[18]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[19]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [19]),
        .I1(s_frequency_V_1_reg_245[19]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[1]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [1]),
        .I1(s_frequency_V_1_reg_245[1]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[20]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [20]),
        .I1(s_frequency_V_1_reg_245[20]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[21]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [21]),
        .I1(s_frequency_V_1_reg_245[21]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[22]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [22]),
        .I1(s_frequency_V_1_reg_245[22]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[23]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [23]),
        .I1(s_frequency_V_1_reg_245[23]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[24]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [24]),
        .I1(s_frequency_V_1_reg_245[24]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[25]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [25]),
        .I1(s_frequency_V_1_reg_245[25]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[26]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [26]),
        .I1(s_frequency_V_1_reg_245[26]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[27]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [27]),
        .I1(s_frequency_V_1_reg_245[27]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[28]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [28]),
        .I1(s_frequency_V_1_reg_245[28]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[29]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [29]),
        .I1(s_frequency_V_1_reg_245[29]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[2]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [2]),
        .I1(s_frequency_V_1_reg_245[2]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[30]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [30]),
        .I1(s_frequency_V_1_reg_245[30]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[30]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h8F000000)) 
    \s_frequency_V_2_reg_323[31]_i_1 
       (.I0(sorted_copy1_1_chann_empty_n),
        .I1(sorted_copy1_0_chann_empty_n),
        .I2(or_ln34_reg_806),
        .I3(ap_CS_fsm_state5),
        .I4(icmp_ln21_reg_766),
        .O(ap_condition_184));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[31]_i_2 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [31]),
        .I1(s_frequency_V_1_reg_245[31]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[31]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[3]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [3]),
        .I1(s_frequency_V_1_reg_245[3]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[4]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [4]),
        .I1(s_frequency_V_1_reg_245[4]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[5]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [5]),
        .I1(s_frequency_V_1_reg_245[5]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[6]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [6]),
        .I1(s_frequency_V_1_reg_245[6]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[7]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [7]),
        .I1(s_frequency_V_1_reg_245[7]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[8]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [8]),
        .I1(s_frequency_V_1_reg_245[8]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_frequency_V_2_reg_323[9]_i_1 
       (.I0(\s_frequency_V_reg_746_reg[31]_0 [9]),
        .I1(s_frequency_V_1_reg_245[9]),
        .I2(or_ln34_reg_806),
        .O(\s_frequency_V_2_reg_323[9]_i_1_n_7 ));
  FDRE \s_frequency_V_2_reg_323_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[0]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[0]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[10]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[10]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[11]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[11]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[12]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[12]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[13]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[13]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[14]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[14]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[15]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[15]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[16]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[16]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[17]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[17]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[18]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[18]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[19]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[19]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[1]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[1]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[20]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[20]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[21]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[21]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[22]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[22]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[23]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[23]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[24]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[24]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[25]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[25]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[26]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[26]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[27]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[27]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[28]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[28]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[29]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[29]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[2]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[2]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[30]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[30]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[31]_i_2_n_7 ),
        .Q(s_frequency_V_2_reg_323[31]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[3]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[3]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[4]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[4]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[5]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[5]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[6]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[6]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[7]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[7]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[8]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[8]),
        .R(1'b0));
  FDRE \s_frequency_V_2_reg_323_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_frequency_V_2_reg_323[9]_i_1_n_7 ),
        .Q(s_frequency_V_2_reg_323[9]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [0]),
        .Q(s_frequency_V_reg_746[0]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[10] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [10]),
        .Q(s_frequency_V_reg_746[10]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[11] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [11]),
        .Q(s_frequency_V_reg_746[11]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[12] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [12]),
        .Q(s_frequency_V_reg_746[12]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[13] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [13]),
        .Q(s_frequency_V_reg_746[13]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[14] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [14]),
        .Q(s_frequency_V_reg_746[14]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[15] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [15]),
        .Q(s_frequency_V_reg_746[15]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[16] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [16]),
        .Q(s_frequency_V_reg_746[16]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[17] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [17]),
        .Q(s_frequency_V_reg_746[17]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[18] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [18]),
        .Q(s_frequency_V_reg_746[18]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[19] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [19]),
        .Q(s_frequency_V_reg_746[19]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [1]),
        .Q(s_frequency_V_reg_746[1]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[20] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [20]),
        .Q(s_frequency_V_reg_746[20]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[21] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [21]),
        .Q(s_frequency_V_reg_746[21]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[22] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [22]),
        .Q(s_frequency_V_reg_746[22]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[23] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [23]),
        .Q(s_frequency_V_reg_746[23]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[24] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [24]),
        .Q(s_frequency_V_reg_746[24]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[25] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [25]),
        .Q(s_frequency_V_reg_746[25]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[26] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [26]),
        .Q(s_frequency_V_reg_746[26]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[27] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [27]),
        .Q(s_frequency_V_reg_746[27]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[28] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [28]),
        .Q(s_frequency_V_reg_746[28]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[29] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [29]),
        .Q(s_frequency_V_reg_746[29]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [2]),
        .Q(s_frequency_V_reg_746[2]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[30] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [30]),
        .Q(s_frequency_V_reg_746[30]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[31] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [31]),
        .Q(s_frequency_V_reg_746[31]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [3]),
        .Q(s_frequency_V_reg_746[3]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [4]),
        .Q(s_frequency_V_reg_746[4]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [5]),
        .Q(s_frequency_V_reg_746[5]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [6]),
        .Q(s_frequency_V_reg_746[6]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[7] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [7]),
        .Q(s_frequency_V_reg_746[7]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[8] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [8]),
        .Q(s_frequency_V_reg_746[8]),
        .R(1'b0));
  FDRE \s_frequency_V_reg_746_reg[9] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_frequency_V_reg_746_reg[31]_0 [9]),
        .Q(s_frequency_V_reg_746[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_0_2_i_i_reg_424[0]_i_1 
       (.I0(s_value_V_2_reg_334[0]),
        .I1(\s_value_V_reg_741_reg[8]_0 [0]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_next_0_2_i_i_reg_424[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_0_2_i_i_reg_424[1]_i_1 
       (.I0(s_value_V_2_reg_334[1]),
        .I1(\s_value_V_reg_741_reg[8]_0 [1]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_next_0_2_i_i_reg_424[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_0_2_i_i_reg_424[2]_i_1 
       (.I0(s_value_V_2_reg_334[2]),
        .I1(\s_value_V_reg_741_reg[8]_0 [2]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_next_0_2_i_i_reg_424[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_0_2_i_i_reg_424[3]_i_1 
       (.I0(s_value_V_2_reg_334[3]),
        .I1(\s_value_V_reg_741_reg[8]_0 [3]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_next_0_2_i_i_reg_424[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_0_2_i_i_reg_424[4]_i_1 
       (.I0(s_value_V_2_reg_334[4]),
        .I1(\s_value_V_reg_741_reg[8]_0 [4]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_next_0_2_i_i_reg_424[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_0_2_i_i_reg_424[5]_i_1 
       (.I0(s_value_V_2_reg_334[5]),
        .I1(\s_value_V_reg_741_reg[8]_0 [5]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_next_0_2_i_i_reg_424[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_0_2_i_i_reg_424[6]_i_1 
       (.I0(s_value_V_2_reg_334[6]),
        .I1(\s_value_V_reg_741_reg[8]_0 [6]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_next_0_2_i_i_reg_424[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_0_2_i_i_reg_424[7]_i_1 
       (.I0(s_value_V_2_reg_334[7]),
        .I1(\s_value_V_reg_741_reg[8]_0 [7]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_next_0_2_i_i_reg_424[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_0_2_i_i_reg_424[8]_i_1 
       (.I0(s_value_V_2_reg_334[8]),
        .I1(\s_value_V_reg_741_reg[8]_0 [8]),
        .I2(frequency_1_V_U_n_47),
        .O(\s_next_0_2_i_i_reg_424[8]_i_1_n_7 ));
  FDRE \s_next_0_2_i_i_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_next_0_2_i_i_reg_424[0]_i_1_n_7 ),
        .Q(s_next_0_2_i_i_reg_424[0]),
        .R(1'b0));
  FDRE \s_next_0_2_i_i_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_next_0_2_i_i_reg_424[1]_i_1_n_7 ),
        .Q(s_next_0_2_i_i_reg_424[1]),
        .R(1'b0));
  FDRE \s_next_0_2_i_i_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_next_0_2_i_i_reg_424[2]_i_1_n_7 ),
        .Q(s_next_0_2_i_i_reg_424[2]),
        .R(1'b0));
  FDRE \s_next_0_2_i_i_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_next_0_2_i_i_reg_424[3]_i_1_n_7 ),
        .Q(s_next_0_2_i_i_reg_424[3]),
        .R(1'b0));
  FDRE \s_next_0_2_i_i_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_next_0_2_i_i_reg_424[4]_i_1_n_7 ),
        .Q(s_next_0_2_i_i_reg_424[4]),
        .R(1'b0));
  FDRE \s_next_0_2_i_i_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_next_0_2_i_i_reg_424[5]_i_1_n_7 ),
        .Q(s_next_0_2_i_i_reg_424[5]),
        .R(1'b0));
  FDRE \s_next_0_2_i_i_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_next_0_2_i_i_reg_424[6]_i_1_n_7 ),
        .Q(s_next_0_2_i_i_reg_424[6]),
        .R(1'b0));
  FDRE \s_next_0_2_i_i_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_next_0_2_i_i_reg_424[7]_i_1_n_7 ),
        .Q(s_next_0_2_i_i_reg_424[7]),
        .R(1'b0));
  FDRE \s_next_0_2_i_i_reg_424_reg[8] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(\s_next_0_2_i_i_reg_424[8]_i_1_n_7 ),
        .Q(s_next_0_2_i_i_reg_424[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[0]_i_1 
       (.I0(s_frequency_V_2_reg_323[0]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [0]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[10]_i_1 
       (.I0(s_frequency_V_2_reg_323[10]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [10]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[11]_i_1 
       (.I0(s_frequency_V_2_reg_323[11]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [11]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[12]_i_1 
       (.I0(s_frequency_V_2_reg_323[12]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [12]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[13]_i_1 
       (.I0(s_frequency_V_2_reg_323[13]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [13]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[14]_i_1 
       (.I0(s_frequency_V_2_reg_323[14]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [14]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[15]_i_1 
       (.I0(s_frequency_V_2_reg_323[15]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [15]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[16]_i_1 
       (.I0(s_frequency_V_2_reg_323[16]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [16]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[17]_i_1 
       (.I0(s_frequency_V_2_reg_323[17]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [17]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[18]_i_1 
       (.I0(s_frequency_V_2_reg_323[18]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [18]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[19]_i_1 
       (.I0(s_frequency_V_2_reg_323[19]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [19]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[1]_i_1 
       (.I0(s_frequency_V_2_reg_323[1]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [1]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[20]_i_1 
       (.I0(s_frequency_V_2_reg_323[20]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [20]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[21]_i_1 
       (.I0(s_frequency_V_2_reg_323[21]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [21]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[22]_i_1 
       (.I0(s_frequency_V_2_reg_323[22]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [22]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[23]_i_1 
       (.I0(s_frequency_V_2_reg_323[23]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [23]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[24]_i_1 
       (.I0(s_frequency_V_2_reg_323[24]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [24]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[25]_i_1 
       (.I0(s_frequency_V_2_reg_323[25]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [25]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[26]_i_1 
       (.I0(s_frequency_V_2_reg_323[26]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [26]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[27]_i_1 
       (.I0(s_frequency_V_2_reg_323[27]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [27]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[28]_i_1 
       (.I0(s_frequency_V_2_reg_323[28]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [28]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[29]_i_1 
       (.I0(s_frequency_V_2_reg_323[29]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [29]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[2]_i_1 
       (.I0(s_frequency_V_2_reg_323[2]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [2]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[30]_i_1 
       (.I0(s_frequency_V_2_reg_323[30]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [30]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[30]));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \s_next_1_2_i_i_reg_411[31]_i_1 
       (.I0(frequency_1_V_U_n_47),
        .I1(sorted_copy1_1_chann_empty_n),
        .I2(sorted_copy1_0_chann_empty_n),
        .I3(icmp_ln21_reg_766),
        .I4(ap_CS_fsm_state7),
        .I5(or_ln52_reg_840),
        .O(s_next_1_2_i_i_reg_411));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[31]_i_2 
       (.I0(s_frequency_V_2_reg_323[31]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [31]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[3]_i_1 
       (.I0(s_frequency_V_2_reg_323[3]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [3]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[4]_i_1 
       (.I0(s_frequency_V_2_reg_323[4]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [4]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[5]_i_1 
       (.I0(s_frequency_V_2_reg_323[5]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [5]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[6]_i_1 
       (.I0(s_frequency_V_2_reg_323[6]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [6]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[7]_i_1 
       (.I0(s_frequency_V_2_reg_323[7]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [7]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[8]_i_1 
       (.I0(s_frequency_V_2_reg_323[8]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [8]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_next_1_2_i_i_reg_411[9]_i_1 
       (.I0(s_frequency_V_2_reg_323[9]),
        .I1(\s_frequency_V_reg_746_reg[31]_0 [9]),
        .I2(frequency_1_V_U_n_47),
        .O(p_0_in[9]));
  FDRE \s_next_1_2_i_i_reg_411_reg[0] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[0]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[10] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[10]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[11] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[11]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[12] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[12]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[13] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[13]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[14] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[14]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[15] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[15]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[16] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[16]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[16] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[17] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[17]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[17] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[18] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[18]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[18] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[19] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[19]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[19] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[1] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[1]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[20] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[20]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[20] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[21] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[21]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[21] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[22] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[22]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[22] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[23] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[23]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[23] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[24] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[24]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[24] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[25] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[25]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[25] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[26] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[26]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[26] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[27] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[27]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[27] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[28] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[28]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[28] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[29] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[29]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[29] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[2] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[2]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[30] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[30]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[30] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[31] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[31]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[31] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[3] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[3]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[4] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[4]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[5] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[5]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[6] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[6]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[7] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[7]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[8] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[8]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \s_next_1_2_i_i_reg_411_reg[9] 
       (.C(ap_clk),
        .CE(s_next_1_2_i_i_reg_411),
        .D(p_0_in[9]),
        .Q(\s_next_1_2_i_i_reg_411_reg_n_7_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_value_V_1_reg_255[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(s_next_0_2_i_i_reg_424[0]),
        .I4(node_freq_V_reg_2651),
        .I5(\s_value_V_reg_741_reg[8]_0 [0]),
        .O(\s_value_V_1_reg_255[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_value_V_1_reg_255[1]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(s_next_0_2_i_i_reg_424[1]),
        .I4(node_freq_V_reg_2651),
        .I5(\s_value_V_reg_741_reg[8]_0 [1]),
        .O(\s_value_V_1_reg_255[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_value_V_1_reg_255[2]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(s_next_0_2_i_i_reg_424[2]),
        .I4(node_freq_V_reg_2651),
        .I5(\s_value_V_reg_741_reg[8]_0 [2]),
        .O(\s_value_V_1_reg_255[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_value_V_1_reg_255[3]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(s_next_0_2_i_i_reg_424[3]),
        .I4(node_freq_V_reg_2651),
        .I5(\s_value_V_reg_741_reg[8]_0 [3]),
        .O(\s_value_V_1_reg_255[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_value_V_1_reg_255[4]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(s_next_0_2_i_i_reg_424[4]),
        .I4(node_freq_V_reg_2651),
        .I5(\s_value_V_reg_741_reg[8]_0 [4]),
        .O(\s_value_V_1_reg_255[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_value_V_1_reg_255[5]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(s_next_0_2_i_i_reg_424[5]),
        .I4(node_freq_V_reg_2651),
        .I5(\s_value_V_reg_741_reg[8]_0 [5]),
        .O(\s_value_V_1_reg_255[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_value_V_1_reg_255[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(s_next_0_2_i_i_reg_424[6]),
        .I4(node_freq_V_reg_2651),
        .I5(\s_value_V_reg_741_reg[8]_0 [6]),
        .O(\s_value_V_1_reg_255[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_value_V_1_reg_255[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(s_next_0_2_i_i_reg_424[7]),
        .I4(node_freq_V_reg_2651),
        .I5(\s_value_V_reg_741_reg[8]_0 [7]),
        .O(\s_value_V_1_reg_255[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \s_value_V_1_reg_255[8]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(or_ln52_reg_840),
        .I2(icmp_ln21_reg_766),
        .I3(s_next_0_2_i_i_reg_424[8]),
        .I4(node_freq_V_reg_2651),
        .I5(\s_value_V_reg_741_reg[8]_0 [8]),
        .O(\s_value_V_1_reg_255[8]_i_1_n_7 ));
  FDRE \s_value_V_1_reg_255_reg[0] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_value_V_1_reg_255[0]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_255_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_255_reg[1] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_value_V_1_reg_255[1]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_255_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_255_reg[2] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_value_V_1_reg_255[2]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_255_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_255_reg[3] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_value_V_1_reg_255[3]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_255_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_255_reg[4] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_value_V_1_reg_255[4]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_255_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_255_reg[5] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_value_V_1_reg_255[5]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_255_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_255_reg[6] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_value_V_1_reg_255[6]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_255_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_255_reg[7] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_value_V_1_reg_255[7]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_255_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \s_value_V_1_reg_255_reg[8] 
       (.C(ap_clk),
        .CE(s_value_V_1_reg_255),
        .D(\s_value_V_1_reg_255[8]_i_1_n_7 ),
        .Q(\s_value_V_1_reg_255_reg_n_7_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_value_V_2_reg_334[0]_i_1 
       (.I0(\s_value_V_reg_741_reg[8]_0 [0]),
        .I1(\s_value_V_1_reg_255_reg_n_7_[0] ),
        .I2(or_ln34_reg_806),
        .O(\s_value_V_2_reg_334[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_value_V_2_reg_334[1]_i_1 
       (.I0(\s_value_V_reg_741_reg[8]_0 [1]),
        .I1(\s_value_V_1_reg_255_reg_n_7_[1] ),
        .I2(or_ln34_reg_806),
        .O(\s_value_V_2_reg_334[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_value_V_2_reg_334[2]_i_1 
       (.I0(\s_value_V_reg_741_reg[8]_0 [2]),
        .I1(\s_value_V_1_reg_255_reg_n_7_[2] ),
        .I2(or_ln34_reg_806),
        .O(\s_value_V_2_reg_334[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_value_V_2_reg_334[3]_i_1 
       (.I0(\s_value_V_reg_741_reg[8]_0 [3]),
        .I1(\s_value_V_1_reg_255_reg_n_7_[3] ),
        .I2(or_ln34_reg_806),
        .O(\s_value_V_2_reg_334[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_value_V_2_reg_334[4]_i_1 
       (.I0(\s_value_V_reg_741_reg[8]_0 [4]),
        .I1(\s_value_V_1_reg_255_reg_n_7_[4] ),
        .I2(or_ln34_reg_806),
        .O(\s_value_V_2_reg_334[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_value_V_2_reg_334[5]_i_1 
       (.I0(\s_value_V_reg_741_reg[8]_0 [5]),
        .I1(\s_value_V_1_reg_255_reg_n_7_[5] ),
        .I2(or_ln34_reg_806),
        .O(\s_value_V_2_reg_334[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_value_V_2_reg_334[6]_i_1 
       (.I0(\s_value_V_reg_741_reg[8]_0 [6]),
        .I1(\s_value_V_1_reg_255_reg_n_7_[6] ),
        .I2(or_ln34_reg_806),
        .O(\s_value_V_2_reg_334[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_value_V_2_reg_334[7]_i_1 
       (.I0(\s_value_V_reg_741_reg[8]_0 [7]),
        .I1(\s_value_V_1_reg_255_reg_n_7_[7] ),
        .I2(or_ln34_reg_806),
        .O(\s_value_V_2_reg_334[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s_value_V_2_reg_334[8]_i_1 
       (.I0(\s_value_V_reg_741_reg[8]_0 [8]),
        .I1(\s_value_V_1_reg_255_reg_n_7_[8] ),
        .I2(or_ln34_reg_806),
        .O(\s_value_V_2_reg_334[8]_i_1_n_7 ));
  FDRE \s_value_V_2_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_value_V_2_reg_334[0]_i_1_n_7 ),
        .Q(s_value_V_2_reg_334[0]),
        .R(1'b0));
  FDRE \s_value_V_2_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_value_V_2_reg_334[1]_i_1_n_7 ),
        .Q(s_value_V_2_reg_334[1]),
        .R(1'b0));
  FDRE \s_value_V_2_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_value_V_2_reg_334[2]_i_1_n_7 ),
        .Q(s_value_V_2_reg_334[2]),
        .R(1'b0));
  FDRE \s_value_V_2_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_value_V_2_reg_334[3]_i_1_n_7 ),
        .Q(s_value_V_2_reg_334[3]),
        .R(1'b0));
  FDRE \s_value_V_2_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_value_V_2_reg_334[4]_i_1_n_7 ),
        .Q(s_value_V_2_reg_334[4]),
        .R(1'b0));
  FDRE \s_value_V_2_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_value_V_2_reg_334[5]_i_1_n_7 ),
        .Q(s_value_V_2_reg_334[5]),
        .R(1'b0));
  FDRE \s_value_V_2_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_value_V_2_reg_334[6]_i_1_n_7 ),
        .Q(s_value_V_2_reg_334[6]),
        .R(1'b0));
  FDRE \s_value_V_2_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_value_V_2_reg_334[7]_i_1_n_7 ),
        .Q(s_value_V_2_reg_334[7]),
        .R(1'b0));
  FDRE \s_value_V_2_reg_334_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\s_value_V_2_reg_334[8]_i_1_n_7 ),
        .Q(s_value_V_2_reg_334[8]),
        .R(1'b0));
  FDRE \s_value_V_reg_741_reg[0] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_741_reg[8]_0 [0]),
        .Q(s_value_V_reg_741[0]),
        .R(1'b0));
  FDRE \s_value_V_reg_741_reg[1] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_741_reg[8]_0 [1]),
        .Q(s_value_V_reg_741[1]),
        .R(1'b0));
  FDRE \s_value_V_reg_741_reg[2] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_741_reg[8]_0 [2]),
        .Q(s_value_V_reg_741[2]),
        .R(1'b0));
  FDRE \s_value_V_reg_741_reg[3] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_741_reg[8]_0 [3]),
        .Q(s_value_V_reg_741[3]),
        .R(1'b0));
  FDRE \s_value_V_reg_741_reg[4] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_741_reg[8]_0 [4]),
        .Q(s_value_V_reg_741[4]),
        .R(1'b0));
  FDRE \s_value_V_reg_741_reg[5] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_741_reg[8]_0 [5]),
        .Q(s_value_V_reg_741[5]),
        .R(1'b0));
  FDRE \s_value_V_reg_741_reg[6] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_741_reg[8]_0 [6]),
        .Q(s_value_V_reg_741[6]),
        .R(1'b0));
  FDRE \s_value_V_reg_741_reg[7] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_741_reg[8]_0 [7]),
        .Q(s_value_V_reg_741[7]),
        .R(1'b0));
  FDRE \s_value_V_reg_741_reg[8] 
       (.C(ap_clk),
        .CE(create_tree_U0_extLd_loc_read),
        .D(\s_value_V_reg_741_reg[8]_0 [8]),
        .Q(s_value_V_reg_741[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_2_reg_286[0]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[0] ),
        .I1(p_0217_2_i_i_reg_463[0]),
        .I2(or_ln52_reg_840),
        .O(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_2_reg_286[1]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[1] ),
        .I1(p_0217_2_i_i_reg_463[1]),
        .I2(or_ln52_reg_840),
        .O(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_2_reg_286[2]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[2] ),
        .I1(p_0217_2_i_i_reg_463[2]),
        .I2(or_ln52_reg_840),
        .O(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_2_reg_286[3]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[3] ),
        .I1(p_0217_2_i_i_reg_463[3]),
        .I2(or_ln52_reg_840),
        .O(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_2_reg_286[4]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[4] ),
        .I1(p_0217_2_i_i_reg_463[4]),
        .I2(or_ln52_reg_840),
        .O(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_2_reg_286[5]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[5] ),
        .I1(p_0217_2_i_i_reg_463[5]),
        .I2(or_ln52_reg_840),
        .O(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_2_reg_286[6]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[6] ),
        .I1(p_0217_2_i_i_reg_463[6]),
        .I2(or_ln52_reg_840),
        .O(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_2_reg_286[7]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[7] ),
        .I1(p_0217_2_i_i_reg_463[7]),
        .I2(or_ln52_reg_840),
        .O(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_2_reg_286[8]_i_1 
       (.I0(\t_V_4_reg_370_reg_n_7_[8] ),
        .I1(p_0217_2_i_i_reg_463[8]),
        .I2(or_ln52_reg_840),
        .O(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[8]));
  FDRE \t_V_2_reg_286_reg[0] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[0]),
        .Q(\t_V_2_reg_286_reg_n_7_[0] ),
        .R(op_assign_reg_310));
  FDRE \t_V_2_reg_286_reg[1] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[1]),
        .Q(lshr_ln_fu_521_p4[0]),
        .R(op_assign_reg_310));
  FDRE \t_V_2_reg_286_reg[2] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[2]),
        .Q(lshr_ln_fu_521_p4[1]),
        .R(op_assign_reg_310));
  FDRE \t_V_2_reg_286_reg[3] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[3]),
        .Q(lshr_ln_fu_521_p4[2]),
        .R(op_assign_reg_310));
  FDRE \t_V_2_reg_286_reg[4] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[4]),
        .Q(lshr_ln_fu_521_p4[3]),
        .R(op_assign_reg_310));
  FDRE \t_V_2_reg_286_reg[5] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[5]),
        .Q(lshr_ln_fu_521_p4[4]),
        .R(op_assign_reg_310));
  FDRE \t_V_2_reg_286_reg[6] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[6]),
        .Q(lshr_ln_fu_521_p4[5]),
        .R(op_assign_reg_310));
  FDRE \t_V_2_reg_286_reg[7] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[7]),
        .Q(lshr_ln_fu_521_p4[6]),
        .R(op_assign_reg_310));
  FDRE \t_V_2_reg_286_reg[8] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4[8]),
        .Q(\t_V_2_reg_286_reg_n_7_[8] ),
        .R(op_assign_reg_310));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_381[0]_i_1 
       (.I0(t_V_reg_298[0]),
        .I1(or_ln34_reg_806),
        .O(t_V_3_reg_381[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_3_reg_381[1]_i_1 
       (.I0(t_V_reg_298[0]),
        .I1(or_ln34_reg_806),
        .I2(t_V_reg_298[1]),
        .O(t_V_3_reg_381[1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_3_reg_381[2]_i_1 
       (.I0(or_ln34_reg_806),
        .I1(t_V_reg_298[0]),
        .I2(t_V_reg_298[1]),
        .I3(t_V_reg_298[2]),
        .O(t_V_3_reg_381[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_3_reg_381[3]_i_1 
       (.I0(t_V_reg_298[1]),
        .I1(t_V_reg_298[0]),
        .I2(or_ln34_reg_806),
        .I3(t_V_reg_298[2]),
        .I4(t_V_reg_298[3]),
        .O(t_V_3_reg_381[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_3_reg_381[4]_i_1 
       (.I0(t_V_reg_298[2]),
        .I1(or_ln34_reg_806),
        .I2(t_V_reg_298[0]),
        .I3(t_V_reg_298[1]),
        .I4(t_V_reg_298[3]),
        .I5(t_V_reg_298[4]),
        .O(t_V_3_reg_381[4]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_381[5]_i_1 
       (.I0(\t_V_3_reg_381[8]_i_2_n_7 ),
        .I1(t_V_reg_298[5]),
        .O(t_V_3_reg_381[5]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_3_reg_381[6]_i_1 
       (.I0(\t_V_3_reg_381[8]_i_2_n_7 ),
        .I1(t_V_reg_298[5]),
        .I2(t_V_reg_298[6]),
        .O(t_V_3_reg_381[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_3_reg_381[7]_i_1 
       (.I0(t_V_reg_298[5]),
        .I1(\t_V_3_reg_381[8]_i_2_n_7 ),
        .I2(t_V_reg_298[6]),
        .I3(t_V_reg_298[7]),
        .O(t_V_3_reg_381[7]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_3_reg_381[8]_i_1 
       (.I0(t_V_reg_298[6]),
        .I1(\t_V_3_reg_381[8]_i_2_n_7 ),
        .I2(t_V_reg_298[5]),
        .I3(t_V_reg_298[7]),
        .I4(t_V_reg_298[8]),
        .O(t_V_3_reg_381[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_3_reg_381[8]_i_2 
       (.I0(t_V_reg_298[4]),
        .I1(t_V_reg_298[2]),
        .I2(or_ln34_reg_806),
        .I3(t_V_reg_298[0]),
        .I4(t_V_reg_298[1]),
        .I5(t_V_reg_298[3]),
        .O(\t_V_3_reg_381[8]_i_2_n_7 ));
  FDRE \t_V_3_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_3_reg_381[0]),
        .Q(\t_V_3_reg_381_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \t_V_3_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_3_reg_381[1]),
        .Q(\t_V_3_reg_381_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \t_V_3_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_3_reg_381[2]),
        .Q(\t_V_3_reg_381_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \t_V_3_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_3_reg_381[3]),
        .Q(\t_V_3_reg_381_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \t_V_3_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_3_reg_381[4]),
        .Q(\t_V_3_reg_381_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \t_V_3_reg_381_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_3_reg_381[5]),
        .Q(\t_V_3_reg_381_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \t_V_3_reg_381_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_3_reg_381[6]),
        .Q(\t_V_3_reg_381_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \t_V_3_reg_381_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_3_reg_381[7]),
        .Q(\t_V_3_reg_381_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \t_V_3_reg_381_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_3_reg_381[8]),
        .Q(\t_V_3_reg_381_reg_n_7_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_4_reg_370[0]_i_1 
       (.I0(\t_V_2_reg_286_reg_n_7_[0] ),
        .I1(or_ln34_reg_806),
        .O(\t_V_4_reg_370[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \t_V_4_reg_370[1]_i_1 
       (.I0(or_ln34_reg_806),
        .I1(\t_V_2_reg_286_reg_n_7_[0] ),
        .I2(lshr_ln_fu_521_p4[0]),
        .O(t_V_4_reg_370[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \t_V_4_reg_370[2]_i_1 
       (.I0(\t_V_2_reg_286_reg_n_7_[0] ),
        .I1(or_ln34_reg_806),
        .I2(lshr_ln_fu_521_p4[0]),
        .I3(lshr_ln_fu_521_p4[1]),
        .O(t_V_4_reg_370[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \t_V_4_reg_370[3]_i_1 
       (.I0(lshr_ln_fu_521_p4[0]),
        .I1(or_ln34_reg_806),
        .I2(\t_V_2_reg_286_reg_n_7_[0] ),
        .I3(lshr_ln_fu_521_p4[1]),
        .I4(lshr_ln_fu_521_p4[2]),
        .O(t_V_4_reg_370[3]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \t_V_4_reg_370[4]_i_1 
       (.I0(lshr_ln_fu_521_p4[1]),
        .I1(\t_V_2_reg_286_reg_n_7_[0] ),
        .I2(or_ln34_reg_806),
        .I3(lshr_ln_fu_521_p4[0]),
        .I4(lshr_ln_fu_521_p4[2]),
        .I5(lshr_ln_fu_521_p4[3]),
        .O(t_V_4_reg_370[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_4_reg_370[5]_i_1 
       (.I0(\t_V_4_reg_370[8]_i_2_n_7 ),
        .I1(lshr_ln_fu_521_p4[4]),
        .O(t_V_4_reg_370[5]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_4_reg_370[6]_i_1 
       (.I0(\t_V_4_reg_370[8]_i_2_n_7 ),
        .I1(lshr_ln_fu_521_p4[4]),
        .I2(lshr_ln_fu_521_p4[5]),
        .O(t_V_4_reg_370[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_4_reg_370[7]_i_1 
       (.I0(lshr_ln_fu_521_p4[4]),
        .I1(\t_V_4_reg_370[8]_i_2_n_7 ),
        .I2(lshr_ln_fu_521_p4[5]),
        .I3(lshr_ln_fu_521_p4[6]),
        .O(t_V_4_reg_370[7]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_4_reg_370[8]_i_1 
       (.I0(lshr_ln_fu_521_p4[5]),
        .I1(\t_V_4_reg_370[8]_i_2_n_7 ),
        .I2(lshr_ln_fu_521_p4[4]),
        .I3(lshr_ln_fu_521_p4[6]),
        .I4(\t_V_2_reg_286_reg_n_7_[8] ),
        .O(t_V_4_reg_370[8]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \t_V_4_reg_370[8]_i_2 
       (.I0(lshr_ln_fu_521_p4[3]),
        .I1(lshr_ln_fu_521_p4[1]),
        .I2(\t_V_2_reg_286_reg_n_7_[0] ),
        .I3(or_ln34_reg_806),
        .I4(lshr_ln_fu_521_p4[0]),
        .I5(lshr_ln_fu_521_p4[2]),
        .O(\t_V_4_reg_370[8]_i_2_n_7 ));
  FDRE \t_V_4_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(\t_V_4_reg_370[0]_i_1_n_7 ),
        .Q(\t_V_4_reg_370_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \t_V_4_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_4_reg_370[1]),
        .Q(\t_V_4_reg_370_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \t_V_4_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_4_reg_370[2]),
        .Q(\t_V_4_reg_370_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \t_V_4_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_4_reg_370[3]),
        .Q(\t_V_4_reg_370_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \t_V_4_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_4_reg_370[4]),
        .Q(\t_V_4_reg_370_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \t_V_4_reg_370_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_4_reg_370[5]),
        .Q(\t_V_4_reg_370_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \t_V_4_reg_370_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_4_reg_370[6]),
        .Q(\t_V_4_reg_370_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \t_V_4_reg_370_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_4_reg_370[7]),
        .Q(\t_V_4_reg_370_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \t_V_4_reg_370_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_184),
        .D(t_V_4_reg_370[8]),
        .Q(\t_V_4_reg_370_reg_n_7_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \t_V_reg_298[0]_i_1 
       (.I0(\t_V_3_reg_381_reg_n_7_[0] ),
        .I1(p_0247_2_i_i_reg_475[0]),
        .I2(or_ln52_reg_840),
        .O(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h66F0)) 
    \t_V_reg_298[1]_i_1 
       (.I0(\t_V_3_reg_381_reg_n_7_[0] ),
        .I1(\t_V_3_reg_381_reg_n_7_[1] ),
        .I2(p_0247_2_i_i_reg_475[1]),
        .I3(or_ln52_reg_840),
        .O(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[1]));
  LUT5 #(
    .INIT(32'h7878FF00)) 
    \t_V_reg_298[2]_i_1 
       (.I0(\t_V_3_reg_381_reg_n_7_[0] ),
        .I1(\t_V_3_reg_381_reg_n_7_[1] ),
        .I2(\t_V_3_reg_381_reg_n_7_[2] ),
        .I3(p_0247_2_i_i_reg_475[2]),
        .I4(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .O(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[2]));
  LUT6 #(
    .INIT(64'h7F807F80FFFF0000)) 
    \t_V_reg_298[3]_i_1 
       (.I0(\t_V_3_reg_381_reg_n_7_[1] ),
        .I1(\t_V_3_reg_381_reg_n_7_[0] ),
        .I2(\t_V_3_reg_381_reg_n_7_[2] ),
        .I3(\t_V_3_reg_381_reg_n_7_[3] ),
        .I4(p_0247_2_i_i_reg_475[3]),
        .I5(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .O(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_reg_298[4]_i_1 
       (.I0(in_count_V_1_fu_722_p2[4]),
        .I1(p_0247_2_i_i_reg_475[4]),
        .I2(or_ln52_reg_840),
        .O(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_reg_298[4]_i_2 
       (.I0(\t_V_3_reg_381_reg_n_7_[2] ),
        .I1(\t_V_3_reg_381_reg_n_7_[0] ),
        .I2(\t_V_3_reg_381_reg_n_7_[1] ),
        .I3(\t_V_3_reg_381_reg_n_7_[3] ),
        .I4(\t_V_3_reg_381_reg_n_7_[4] ),
        .O(in_count_V_1_fu_722_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_reg_298[5]_i_1 
       (.I0(in_count_V_1_fu_722_p2[5]),
        .I1(p_0247_2_i_i_reg_475[5]),
        .I2(or_ln52_reg_840),
        .O(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[5]));
  LUT4 #(
    .INIT(16'h66F0)) 
    \t_V_reg_298[6]_i_1 
       (.I0(\p_0247_2_i_i_reg_475[8]_i_2_n_7 ),
        .I1(\t_V_3_reg_381_reg_n_7_[6] ),
        .I2(p_0247_2_i_i_reg_475[6]),
        .I3(or_ln52_reg_840),
        .O(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[6]));
  LUT5 #(
    .INIT(32'h7878FF00)) 
    \t_V_reg_298[7]_i_1 
       (.I0(\p_0247_2_i_i_reg_475[8]_i_2_n_7 ),
        .I1(\t_V_3_reg_381_reg_n_7_[6] ),
        .I2(\t_V_3_reg_381_reg_n_7_[7] ),
        .I3(p_0247_2_i_i_reg_475[7]),
        .I4(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .O(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[7]));
  LUT6 #(
    .INIT(64'h7F807F80FFFF0000)) 
    \t_V_reg_298[8]_i_1 
       (.I0(\t_V_3_reg_381_reg_n_7_[6] ),
        .I1(\p_0247_2_i_i_reg_475[8]_i_2_n_7 ),
        .I2(\t_V_3_reg_381_reg_n_7_[7] ),
        .I3(\t_V_3_reg_381_reg_n_7_[8] ),
        .I4(p_0247_2_i_i_reg_475[8]),
        .I5(ap_phi_mux_s_1_2_i_i_phi_fu_441_p41),
        .O(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[8]));
  FDRE \t_V_reg_298_reg[0] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[0]),
        .Q(t_V_reg_298[0]),
        .R(op_assign_reg_310));
  FDRE \t_V_reg_298_reg[1] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[1]),
        .Q(t_V_reg_298[1]),
        .R(op_assign_reg_310));
  FDRE \t_V_reg_298_reg[2] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[2]),
        .Q(t_V_reg_298[2]),
        .R(op_assign_reg_310));
  FDRE \t_V_reg_298_reg[3] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[3]),
        .Q(t_V_reg_298[3]),
        .R(op_assign_reg_310));
  FDRE \t_V_reg_298_reg[4] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[4]),
        .Q(t_V_reg_298[4]),
        .R(op_assign_reg_310));
  FDRE \t_V_reg_298_reg[5] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[5]),
        .Q(t_V_reg_298[5]),
        .R(op_assign_reg_310));
  FDRE \t_V_reg_298_reg[6] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[6]),
        .Q(t_V_reg_298[6]),
        .R(op_assign_reg_310));
  FDRE \t_V_reg_298_reg[7] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[7]),
        .Q(t_V_reg_298[7]),
        .R(op_assign_reg_310));
  FDRE \t_V_reg_298_reg[8] 
       (.C(ap_clk),
        .CE(node_freq_V_reg_2651),
        .D(ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4[8]),
        .Q(t_V_reg_298[8]),
        .R(op_assign_reg_310));
  FDRE \zext_ln36_reg_810_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(left_V_address0[0]),
        .Q(zext_ln36_reg_810_reg[0]),
        .R(1'b0));
  FDRE \zext_ln36_reg_810_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(left_V_address0[1]),
        .Q(zext_ln36_reg_810_reg[1]),
        .R(1'b0));
  FDRE \zext_ln36_reg_810_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(left_V_address0[2]),
        .Q(zext_ln36_reg_810_reg[2]),
        .R(1'b0));
  FDRE \zext_ln36_reg_810_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(left_V_address0[3]),
        .Q(zext_ln36_reg_810_reg[3]),
        .R(1'b0));
  FDRE \zext_ln36_reg_810_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(left_V_address0[4]),
        .Q(zext_ln36_reg_810_reg[4]),
        .R(1'b0));
  FDRE \zext_ln36_reg_810_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(left_V_address0[5]),
        .Q(zext_ln36_reg_810_reg[5]),
        .R(1'b0));
  FDRE \zext_ln36_reg_810_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(left_V_address0[6]),
        .Q(zext_ln36_reg_810_reg[6]),
        .R(1'b0));
  FDRE \zext_ln36_reg_810_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(left_V_address0[7]),
        .Q(zext_ln36_reg_810_reg[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "create_tree_frequhbi" *) 
module design_1_huffman_encoding_0_1_create_tree_frequhbi
   (DOADO,
    add_ln209_fu_704_p2,
    add_ln209_1_fu_675_p2,
    D,
    ap_clk,
    Q,
    ADDRBWRADDR,
    left_V_address0,
    ram_reg,
    CO,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    DOBDO,
    ram_reg_i_52__1,
    ram_reg_i_52__1_0,
    ram_reg_i_51__1);
  output [31:0]DOADO;
  output [31:0]add_ln209_fu_704_p2;
  output [31:0]add_ln209_1_fu_675_p2;
  output [31:0]D;
  input ap_clk;
  input [1:0]Q;
  input [6:0]ADDRBWRADDR;
  input [7:0]left_V_address0;
  input ram_reg;
  input [0:0]CO;
  input [0:0]ram_reg_0;
  input [0:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [31:0]DOBDO;
  input [31:0]ram_reg_i_52__1;
  input [31:0]ram_reg_i_52__1_0;
  input [31:0]ram_reg_i_51__1;

  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [1:0]Q;
  wire [31:0]add_ln209_1_fu_675_p2;
  wire [31:0]add_ln209_fu_704_p2;
  wire ap_clk;
  wire [7:0]left_V_address0;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [31:0]ram_reg_i_51__1;
  wire [31:0]ram_reg_i_52__1;
  wire [31:0]ram_reg_i_52__1_0;

  design_1_huffman_encoding_0_1_create_tree_frequhbi_ram create_tree_frequhbi_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .CO(CO),
        .D(D),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .add_ln209_1_fu_675_p2(add_ln209_1_fu_675_p2),
        .add_ln209_fu_704_p2(add_ln209_fu_704_p2),
        .ap_clk(ap_clk),
        .left_V_address0(left_V_address0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_i_51__1_0(ram_reg_i_51__1),
        .ram_reg_i_52__1_0(ram_reg_i_52__1),
        .ram_reg_i_52__1_1(ram_reg_i_52__1_0));
endmodule

(* ORIG_REF_NAME = "create_tree_frequhbi_ram" *) 
module design_1_huffman_encoding_0_1_create_tree_frequhbi_ram
   (DOADO,
    add_ln209_fu_704_p2,
    add_ln209_1_fu_675_p2,
    D,
    ap_clk,
    Q,
    ADDRBWRADDR,
    left_V_address0,
    ram_reg_0,
    CO,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    DOBDO,
    ram_reg_i_52__1_0,
    ram_reg_i_52__1_1,
    ram_reg_i_51__1_0);
  output [31:0]DOADO;
  output [31:0]add_ln209_fu_704_p2;
  output [31:0]add_ln209_1_fu_675_p2;
  output [31:0]D;
  input ap_clk;
  input [1:0]Q;
  input [6:0]ADDRBWRADDR;
  input [7:0]left_V_address0;
  input ram_reg_0;
  input [0:0]CO;
  input [0:0]ram_reg_1;
  input [0:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [31:0]DOBDO;
  input [31:0]ram_reg_i_52__1_0;
  input [31:0]ram_reg_i_52__1_1;
  input [31:0]ram_reg_i_51__1_0;

  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [1:0]Q;
  wire [31:0]add_ln209_1_fu_675_p2;
  wire [31:0]add_ln209_fu_704_p2;
  wire ap_clk;
  wire [6:0]frequency_0_V_address0;
  wire frequency_0_V_ce0;
  wire [31:0]frequency_0_V_q1;
  wire frequency_0_V_we0;
  wire [7:0]left_V_address0;
  wire or_ln52_fu_669_p2;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_i_100_n_7;
  wire ram_reg_i_101_n_7;
  wire ram_reg_i_102_n_7;
  wire ram_reg_i_103_n_7;
  wire ram_reg_i_104_n_7;
  wire ram_reg_i_105_n_7;
  wire ram_reg_i_106_n_7;
  wire ram_reg_i_107_n_7;
  wire ram_reg_i_108_n_7;
  wire ram_reg_i_109_n_7;
  wire ram_reg_i_110_n_7;
  wire ram_reg_i_111_n_7;
  wire ram_reg_i_112_n_7;
  wire ram_reg_i_113_n_7;
  wire ram_reg_i_114_n_7;
  wire ram_reg_i_115_n_7;
  wire ram_reg_i_116_n_7;
  wire ram_reg_i_117_n_7;
  wire ram_reg_i_118_n_7;
  wire ram_reg_i_119_n_7;
  wire ram_reg_i_120_n_7;
  wire ram_reg_i_121_n_7;
  wire ram_reg_i_122_n_7;
  wire ram_reg_i_123_n_7;
  wire ram_reg_i_124_n_7;
  wire ram_reg_i_125_n_7;
  wire ram_reg_i_126_n_7;
  wire ram_reg_i_127_n_7;
  wire ram_reg_i_128_n_7;
  wire ram_reg_i_129_n_7;
  wire ram_reg_i_130_n_7;
  wire ram_reg_i_16__2_n_7;
  wire ram_reg_i_17__2_n_7;
  wire ram_reg_i_18__2_n_7;
  wire ram_reg_i_19__1_n_7;
  wire ram_reg_i_20__2_n_7;
  wire ram_reg_i_21__1_n_7;
  wire ram_reg_i_22__1_n_7;
  wire ram_reg_i_23__1_n_7;
  wire ram_reg_i_24__1_n_7;
  wire ram_reg_i_25__1_n_7;
  wire ram_reg_i_26__1_n_7;
  wire ram_reg_i_27__1_n_7;
  wire ram_reg_i_28__5_n_7;
  wire ram_reg_i_29__3_n_7;
  wire ram_reg_i_30__1_n_7;
  wire ram_reg_i_31__1_n_7;
  wire ram_reg_i_32__2_n_7;
  wire ram_reg_i_33__2_n_7;
  wire ram_reg_i_34__2_n_7;
  wire ram_reg_i_35__1_n_7;
  wire ram_reg_i_36__1_n_7;
  wire ram_reg_i_37__2_n_7;
  wire ram_reg_i_38__2_n_7;
  wire ram_reg_i_39__2_n_7;
  wire ram_reg_i_40__2_n_7;
  wire ram_reg_i_41__2_n_7;
  wire ram_reg_i_42__2_n_7;
  wire ram_reg_i_43__1_n_7;
  wire ram_reg_i_44__0_n_7;
  wire ram_reg_i_45_n_7;
  wire ram_reg_i_46_n_7;
  wire ram_reg_i_47_n_7;
  wire [31:0]ram_reg_i_51__1_0;
  wire ram_reg_i_51__1_n_10;
  wire ram_reg_i_51__1_n_8;
  wire ram_reg_i_51__1_n_9;
  wire [31:0]ram_reg_i_52__1_0;
  wire [31:0]ram_reg_i_52__1_1;
  wire ram_reg_i_52__1_n_10;
  wire ram_reg_i_52__1_n_8;
  wire ram_reg_i_52__1_n_9;
  wire ram_reg_i_53__1_n_10;
  wire ram_reg_i_53__1_n_7;
  wire ram_reg_i_53__1_n_8;
  wire ram_reg_i_53__1_n_9;
  wire ram_reg_i_54__1_n_10;
  wire ram_reg_i_54__1_n_7;
  wire ram_reg_i_54__1_n_8;
  wire ram_reg_i_54__1_n_9;
  wire ram_reg_i_55__1_n_10;
  wire ram_reg_i_55__1_n_7;
  wire ram_reg_i_55__1_n_8;
  wire ram_reg_i_55__1_n_9;
  wire ram_reg_i_56__1_n_10;
  wire ram_reg_i_56__1_n_7;
  wire ram_reg_i_56__1_n_8;
  wire ram_reg_i_56__1_n_9;
  wire ram_reg_i_57__1_n_10;
  wire ram_reg_i_57__1_n_7;
  wire ram_reg_i_57__1_n_8;
  wire ram_reg_i_57__1_n_9;
  wire ram_reg_i_58__2_n_10;
  wire ram_reg_i_58__2_n_7;
  wire ram_reg_i_58__2_n_8;
  wire ram_reg_i_58__2_n_9;
  wire ram_reg_i_59__2_n_10;
  wire ram_reg_i_59__2_n_7;
  wire ram_reg_i_59__2_n_8;
  wire ram_reg_i_59__2_n_9;
  wire ram_reg_i_60__1_n_10;
  wire ram_reg_i_60__1_n_7;
  wire ram_reg_i_60__1_n_8;
  wire ram_reg_i_60__1_n_9;
  wire ram_reg_i_61__1_n_10;
  wire ram_reg_i_61__1_n_7;
  wire ram_reg_i_61__1_n_8;
  wire ram_reg_i_61__1_n_9;
  wire ram_reg_i_62__1_n_10;
  wire ram_reg_i_62__1_n_7;
  wire ram_reg_i_62__1_n_8;
  wire ram_reg_i_62__1_n_9;
  wire ram_reg_i_63__1_n_10;
  wire ram_reg_i_63__1_n_7;
  wire ram_reg_i_63__1_n_8;
  wire ram_reg_i_63__1_n_9;
  wire ram_reg_i_64__1_n_10;
  wire ram_reg_i_64__1_n_7;
  wire ram_reg_i_64__1_n_8;
  wire ram_reg_i_64__1_n_9;
  wire ram_reg_i_65__1_n_10;
  wire ram_reg_i_65__1_n_7;
  wire ram_reg_i_65__1_n_8;
  wire ram_reg_i_65__1_n_9;
  wire ram_reg_i_66__1_n_10;
  wire ram_reg_i_66__1_n_7;
  wire ram_reg_i_66__1_n_8;
  wire ram_reg_i_66__1_n_9;
  wire ram_reg_i_67__1_n_7;
  wire ram_reg_i_68__1_n_7;
  wire ram_reg_i_69__1_n_7;
  wire ram_reg_i_70__1_n_7;
  wire ram_reg_i_71__1_n_7;
  wire ram_reg_i_72__1_n_7;
  wire ram_reg_i_73__1_n_7;
  wire ram_reg_i_74__1_n_7;
  wire ram_reg_i_75__1_n_7;
  wire ram_reg_i_76__1_n_7;
  wire ram_reg_i_77__1_n_7;
  wire ram_reg_i_78__1_n_7;
  wire ram_reg_i_79__1_n_7;
  wire ram_reg_i_80__1_n_7;
  wire ram_reg_i_81__0_n_7;
  wire ram_reg_i_82_n_7;
  wire ram_reg_i_83_n_7;
  wire ram_reg_i_84_n_7;
  wire ram_reg_i_85_n_7;
  wire ram_reg_i_86_n_7;
  wire ram_reg_i_87_n_7;
  wire ram_reg_i_88_n_7;
  wire ram_reg_i_89_n_7;
  wire ram_reg_i_90_n_7;
  wire ram_reg_i_91_n_7;
  wire ram_reg_i_92_n_7;
  wire ram_reg_i_93_n_7;
  wire ram_reg_i_94_n_7;
  wire ram_reg_i_95_n_7;
  wire ram_reg_i_96_n_7;
  wire ram_reg_i_97_n_7;
  wire ram_reg_i_98_n_7;
  wire ram_reg_i_99_n_7;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_51__1_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_52__1_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[0]_i_1 
       (.I0(frequency_0_V_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_3[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[10]_i_1 
       (.I0(frequency_0_V_q1[10]),
        .I1(DOBDO[10]),
        .I2(ram_reg_3[0]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[11]_i_1 
       (.I0(frequency_0_V_q1[11]),
        .I1(DOBDO[11]),
        .I2(ram_reg_3[0]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[12]_i_1 
       (.I0(frequency_0_V_q1[12]),
        .I1(DOBDO[12]),
        .I2(ram_reg_3[0]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[13]_i_1 
       (.I0(frequency_0_V_q1[13]),
        .I1(DOBDO[13]),
        .I2(ram_reg_3[0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[14]_i_1 
       (.I0(frequency_0_V_q1[14]),
        .I1(DOBDO[14]),
        .I2(ram_reg_3[0]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[15]_i_1 
       (.I0(frequency_0_V_q1[15]),
        .I1(DOBDO[15]),
        .I2(ram_reg_3[0]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[16]_i_1 
       (.I0(frequency_0_V_q1[16]),
        .I1(DOBDO[16]),
        .I2(ram_reg_3[0]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[17]_i_1 
       (.I0(frequency_0_V_q1[17]),
        .I1(DOBDO[17]),
        .I2(ram_reg_3[0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[18]_i_1 
       (.I0(frequency_0_V_q1[18]),
        .I1(DOBDO[18]),
        .I2(ram_reg_3[0]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[19]_i_1 
       (.I0(frequency_0_V_q1[19]),
        .I1(DOBDO[19]),
        .I2(ram_reg_3[0]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[1]_i_1 
       (.I0(frequency_0_V_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_3[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[20]_i_1 
       (.I0(frequency_0_V_q1[20]),
        .I1(DOBDO[20]),
        .I2(ram_reg_3[0]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[21]_i_1 
       (.I0(frequency_0_V_q1[21]),
        .I1(DOBDO[21]),
        .I2(ram_reg_3[0]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[22]_i_1 
       (.I0(frequency_0_V_q1[22]),
        .I1(DOBDO[22]),
        .I2(ram_reg_3[0]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[23]_i_1 
       (.I0(frequency_0_V_q1[23]),
        .I1(DOBDO[23]),
        .I2(ram_reg_3[0]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[24]_i_1 
       (.I0(frequency_0_V_q1[24]),
        .I1(DOBDO[24]),
        .I2(ram_reg_3[0]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[25]_i_1 
       (.I0(frequency_0_V_q1[25]),
        .I1(DOBDO[25]),
        .I2(ram_reg_3[0]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[26]_i_1 
       (.I0(frequency_0_V_q1[26]),
        .I1(DOBDO[26]),
        .I2(ram_reg_3[0]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[27]_i_1 
       (.I0(frequency_0_V_q1[27]),
        .I1(DOBDO[27]),
        .I2(ram_reg_3[0]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[28]_i_1 
       (.I0(frequency_0_V_q1[28]),
        .I1(DOBDO[28]),
        .I2(ram_reg_3[0]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[29]_i_1 
       (.I0(frequency_0_V_q1[29]),
        .I1(DOBDO[29]),
        .I2(ram_reg_3[0]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[2]_i_1 
       (.I0(frequency_0_V_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_3[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[30]_i_1 
       (.I0(frequency_0_V_q1[30]),
        .I1(DOBDO[30]),
        .I2(ram_reg_3[0]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[31]_i_1 
       (.I0(frequency_0_V_q1[31]),
        .I1(DOBDO[31]),
        .I2(ram_reg_3[0]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[3]_i_1 
       (.I0(frequency_0_V_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_3[0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[4]_i_1 
       (.I0(frequency_0_V_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_3[0]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[5]_i_1 
       (.I0(frequency_0_V_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_3[0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[6]_i_1 
       (.I0(frequency_0_V_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_3[0]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[7]_i_1 
       (.I0(frequency_0_V_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_3[0]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[8]_i_1 
       (.I0(frequency_0_V_q1[8]),
        .I1(DOBDO[8]),
        .I2(ram_reg_3[0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_ne_reg_801[9]_i_1 
       (.I0(frequency_0_V_q1[9]),
        .I1(DOBDO[9]),
        .I2(ram_reg_3[0]),
        .O(D[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "frequency_0_V_U/create_tree_frequhbi_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,frequency_0_V_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({ram_reg_i_16__2_n_7,ram_reg_i_17__2_n_7,ram_reg_i_18__2_n_7,ram_reg_i_19__1_n_7,ram_reg_i_20__2_n_7,ram_reg_i_21__1_n_7,ram_reg_i_22__1_n_7,ram_reg_i_23__1_n_7,ram_reg_i_24__1_n_7,ram_reg_i_25__1_n_7,ram_reg_i_26__1_n_7,ram_reg_i_27__1_n_7,ram_reg_i_28__5_n_7,ram_reg_i_29__3_n_7,ram_reg_i_30__1_n_7,ram_reg_i_31__1_n_7,ram_reg_i_32__2_n_7,ram_reg_i_33__2_n_7,ram_reg_i_34__2_n_7,ram_reg_i_35__1_n_7,ram_reg_i_36__1_n_7,ram_reg_i_37__2_n_7,ram_reg_i_38__2_n_7,ram_reg_i_39__2_n_7,ram_reg_i_40__2_n_7,ram_reg_i_41__2_n_7,ram_reg_i_42__2_n_7,ram_reg_i_43__1_n_7,ram_reg_i_44__0_n_7,ram_reg_i_45_n_7,ram_reg_i_46_n_7,ram_reg_i_47_n_7}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(frequency_0_V_q1),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(frequency_0_V_ce0),
        .ENBWREN(Q[0]),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({frequency_0_V_we0,frequency_0_V_we0,frequency_0_V_we0,frequency_0_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_100
       (.I0(ram_reg_i_52__1_0[14]),
        .I1(ram_reg_i_51__1_0[14]),
        .O(ram_reg_i_100_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_101
       (.I0(ram_reg_i_52__1_0[13]),
        .I1(ram_reg_i_51__1_0[13]),
        .O(ram_reg_i_101_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_102
       (.I0(ram_reg_i_52__1_0[12]),
        .I1(ram_reg_i_51__1_0[12]),
        .O(ram_reg_i_102_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_103
       (.I0(ram_reg_i_52__1_0[15]),
        .I1(ram_reg_i_52__1_1[15]),
        .O(ram_reg_i_103_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_104
       (.I0(ram_reg_i_52__1_0[14]),
        .I1(ram_reg_i_52__1_1[14]),
        .O(ram_reg_i_104_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_105
       (.I0(ram_reg_i_52__1_0[13]),
        .I1(ram_reg_i_52__1_1[13]),
        .O(ram_reg_i_105_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_106
       (.I0(ram_reg_i_52__1_0[12]),
        .I1(ram_reg_i_52__1_1[12]),
        .O(ram_reg_i_106_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_107
       (.I0(ram_reg_i_52__1_0[11]),
        .I1(ram_reg_i_51__1_0[11]),
        .O(ram_reg_i_107_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_108
       (.I0(ram_reg_i_52__1_0[10]),
        .I1(ram_reg_i_51__1_0[10]),
        .O(ram_reg_i_108_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_109
       (.I0(ram_reg_i_52__1_0[9]),
        .I1(ram_reg_i_51__1_0[9]),
        .O(ram_reg_i_109_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_110
       (.I0(ram_reg_i_52__1_0[8]),
        .I1(ram_reg_i_51__1_0[8]),
        .O(ram_reg_i_110_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_111
       (.I0(ram_reg_i_52__1_0[11]),
        .I1(ram_reg_i_52__1_1[11]),
        .O(ram_reg_i_111_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_112
       (.I0(ram_reg_i_52__1_0[10]),
        .I1(ram_reg_i_52__1_1[10]),
        .O(ram_reg_i_112_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_113
       (.I0(ram_reg_i_52__1_0[9]),
        .I1(ram_reg_i_52__1_1[9]),
        .O(ram_reg_i_113_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_114
       (.I0(ram_reg_i_52__1_0[8]),
        .I1(ram_reg_i_52__1_1[8]),
        .O(ram_reg_i_114_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_115
       (.I0(ram_reg_i_52__1_0[7]),
        .I1(ram_reg_i_51__1_0[7]),
        .O(ram_reg_i_115_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_116
       (.I0(ram_reg_i_52__1_0[6]),
        .I1(ram_reg_i_51__1_0[6]),
        .O(ram_reg_i_116_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_117
       (.I0(ram_reg_i_52__1_0[5]),
        .I1(ram_reg_i_51__1_0[5]),
        .O(ram_reg_i_117_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_118
       (.I0(ram_reg_i_52__1_0[4]),
        .I1(ram_reg_i_51__1_0[4]),
        .O(ram_reg_i_118_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_119
       (.I0(ram_reg_i_52__1_0[7]),
        .I1(ram_reg_i_52__1_1[7]),
        .O(ram_reg_i_119_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_120
       (.I0(ram_reg_i_52__1_0[6]),
        .I1(ram_reg_i_52__1_1[6]),
        .O(ram_reg_i_120_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_121
       (.I0(ram_reg_i_52__1_0[5]),
        .I1(ram_reg_i_52__1_1[5]),
        .O(ram_reg_i_121_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_122
       (.I0(ram_reg_i_52__1_0[4]),
        .I1(ram_reg_i_52__1_1[4]),
        .O(ram_reg_i_122_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_123
       (.I0(ram_reg_i_52__1_0[3]),
        .I1(ram_reg_i_51__1_0[3]),
        .O(ram_reg_i_123_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_124
       (.I0(ram_reg_i_52__1_0[2]),
        .I1(ram_reg_i_51__1_0[2]),
        .O(ram_reg_i_124_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_125
       (.I0(ram_reg_i_52__1_0[1]),
        .I1(ram_reg_i_51__1_0[1]),
        .O(ram_reg_i_125_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_126
       (.I0(ram_reg_i_52__1_0[0]),
        .I1(ram_reg_i_51__1_0[0]),
        .O(ram_reg_i_126_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_127
       (.I0(ram_reg_i_52__1_0[3]),
        .I1(ram_reg_i_52__1_1[3]),
        .O(ram_reg_i_127_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_128
       (.I0(ram_reg_i_52__1_0[2]),
        .I1(ram_reg_i_52__1_1[2]),
        .O(ram_reg_i_128_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_129
       (.I0(ram_reg_i_52__1_0[1]),
        .I1(ram_reg_i_52__1_1[1]),
        .O(ram_reg_i_129_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_130
       (.I0(ram_reg_i_52__1_0[0]),
        .I1(ram_reg_i_52__1_1[0]),
        .O(ram_reg_i_130_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_16__2
       (.I0(add_ln209_fu_704_p2[31]),
        .I1(add_ln209_1_fu_675_p2[31]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_16__2_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_17__2
       (.I0(add_ln209_fu_704_p2[30]),
        .I1(add_ln209_1_fu_675_p2[30]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_17__2_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_18__2
       (.I0(add_ln209_fu_704_p2[29]),
        .I1(add_ln209_1_fu_675_p2[29]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_18__2_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_19__1
       (.I0(add_ln209_fu_704_p2[28]),
        .I1(add_ln209_1_fu_675_p2[28]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_19__1_n_7));
  LUT5 #(
    .INIT(32'hFFFF0F08)) 
    ram_reg_i_1__11
       (.I0(or_ln52_fu_669_p2),
        .I1(Q[1]),
        .I2(left_V_address0[0]),
        .I3(ram_reg_0),
        .I4(Q[0]),
        .O(frequency_0_V_ce0));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_20__2
       (.I0(add_ln209_fu_704_p2[27]),
        .I1(add_ln209_1_fu_675_p2[27]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_20__2_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_21__1
       (.I0(add_ln209_fu_704_p2[26]),
        .I1(add_ln209_1_fu_675_p2[26]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_21__1_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_22__1
       (.I0(add_ln209_fu_704_p2[25]),
        .I1(add_ln209_1_fu_675_p2[25]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_22__1_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_23__1
       (.I0(add_ln209_fu_704_p2[24]),
        .I1(add_ln209_1_fu_675_p2[24]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_23__1_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_24__1
       (.I0(add_ln209_fu_704_p2[23]),
        .I1(add_ln209_1_fu_675_p2[23]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_24__1_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_25__1
       (.I0(add_ln209_fu_704_p2[22]),
        .I1(add_ln209_1_fu_675_p2[22]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_25__1_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_26__1
       (.I0(add_ln209_fu_704_p2[21]),
        .I1(add_ln209_1_fu_675_p2[21]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_26__1_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_27__1
       (.I0(add_ln209_fu_704_p2[20]),
        .I1(add_ln209_1_fu_675_p2[20]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_27__1_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_28__5
       (.I0(add_ln209_fu_704_p2[19]),
        .I1(add_ln209_1_fu_675_p2[19]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_28__5_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_29__3
       (.I0(add_ln209_fu_704_p2[18]),
        .I1(add_ln209_1_fu_675_p2[18]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_29__3_n_7));
  LUT6 #(
    .INIT(64'hFFF0FFF70F000800)) 
    ram_reg_i_2__9
       (.I0(or_ln52_fu_669_p2),
        .I1(Q[1]),
        .I2(left_V_address0[0]),
        .I3(left_V_address0[7]),
        .I4(ram_reg_0),
        .I5(ram_reg_3[7]),
        .O(frequency_0_V_address0[6]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_30__1
       (.I0(add_ln209_fu_704_p2[17]),
        .I1(add_ln209_1_fu_675_p2[17]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_30__1_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_31__1
       (.I0(add_ln209_fu_704_p2[16]),
        .I1(add_ln209_1_fu_675_p2[16]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_31__1_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_32__2
       (.I0(add_ln209_fu_704_p2[15]),
        .I1(add_ln209_1_fu_675_p2[15]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_32__2_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_33__2
       (.I0(add_ln209_fu_704_p2[14]),
        .I1(add_ln209_1_fu_675_p2[14]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_33__2_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_34__2
       (.I0(add_ln209_fu_704_p2[13]),
        .I1(add_ln209_1_fu_675_p2[13]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_34__2_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_35__1
       (.I0(add_ln209_fu_704_p2[12]),
        .I1(add_ln209_1_fu_675_p2[12]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_35__1_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_36__1
       (.I0(add_ln209_fu_704_p2[11]),
        .I1(add_ln209_1_fu_675_p2[11]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_36__1_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_37__2
       (.I0(add_ln209_fu_704_p2[10]),
        .I1(add_ln209_1_fu_675_p2[10]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_37__2_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_38__2
       (.I0(add_ln209_fu_704_p2[9]),
        .I1(add_ln209_1_fu_675_p2[9]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_38__2_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_39__2
       (.I0(add_ln209_fu_704_p2[8]),
        .I1(add_ln209_1_fu_675_p2[8]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_39__2_n_7));
  LUT6 #(
    .INIT(64'hFFF0FFF70F000800)) 
    ram_reg_i_3__13
       (.I0(or_ln52_fu_669_p2),
        .I1(Q[1]),
        .I2(left_V_address0[0]),
        .I3(left_V_address0[6]),
        .I4(ram_reg_0),
        .I5(ram_reg_3[6]),
        .O(frequency_0_V_address0[5]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_40__2
       (.I0(add_ln209_fu_704_p2[7]),
        .I1(add_ln209_1_fu_675_p2[7]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_40__2_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_41__2
       (.I0(add_ln209_fu_704_p2[6]),
        .I1(add_ln209_1_fu_675_p2[6]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_41__2_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_42__2
       (.I0(add_ln209_fu_704_p2[5]),
        .I1(add_ln209_1_fu_675_p2[5]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_42__2_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_43__1
       (.I0(add_ln209_fu_704_p2[4]),
        .I1(add_ln209_1_fu_675_p2[4]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_43__1_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_44__0
       (.I0(add_ln209_fu_704_p2[3]),
        .I1(add_ln209_1_fu_675_p2[3]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_44__0_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_45
       (.I0(add_ln209_fu_704_p2[2]),
        .I1(add_ln209_1_fu_675_p2[2]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_45_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_46
       (.I0(add_ln209_fu_704_p2[1]),
        .I1(add_ln209_1_fu_675_p2[1]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_46_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAACCAC)) 
    ram_reg_i_47
       (.I0(add_ln209_fu_704_p2[0]),
        .I1(add_ln209_1_fu_675_p2[0]),
        .I2(CO),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(left_V_address0[0]),
        .O(ram_reg_i_47_n_7));
  LUT6 #(
    .INIT(64'h3232323222223222)) 
    ram_reg_i_48
       (.I0(ram_reg_0),
        .I1(left_V_address0[0]),
        .I2(Q[1]),
        .I3(CO),
        .I4(ram_reg_1),
        .I5(ram_reg_2),
        .O(frequency_0_V_we0));
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_49__1
       (.I0(ram_reg_2),
        .I1(ram_reg_1),
        .I2(CO),
        .O(or_ln52_fu_669_p2));
  LUT6 #(
    .INIT(64'hFFF0FFF70F000800)) 
    ram_reg_i_4__13
       (.I0(or_ln52_fu_669_p2),
        .I1(Q[1]),
        .I2(left_V_address0[0]),
        .I3(left_V_address0[5]),
        .I4(ram_reg_0),
        .I5(ram_reg_3[5]),
        .O(frequency_0_V_address0[4]));
  CARRY4 ram_reg_i_51__1
       (.CI(ram_reg_i_53__1_n_7),
        .CO({NLW_ram_reg_i_51__1_CO_UNCONNECTED[3],ram_reg_i_51__1_n_8,ram_reg_i_51__1_n_9,ram_reg_i_51__1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_i_52__1_0[30:28]}),
        .O(add_ln209_fu_704_p2[31:28]),
        .S({ram_reg_i_67__1_n_7,ram_reg_i_68__1_n_7,ram_reg_i_69__1_n_7,ram_reg_i_70__1_n_7}));
  CARRY4 ram_reg_i_52__1
       (.CI(ram_reg_i_54__1_n_7),
        .CO({NLW_ram_reg_i_52__1_CO_UNCONNECTED[3],ram_reg_i_52__1_n_8,ram_reg_i_52__1_n_9,ram_reg_i_52__1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_i_52__1_0[30:28]}),
        .O(add_ln209_1_fu_675_p2[31:28]),
        .S({ram_reg_i_71__1_n_7,ram_reg_i_72__1_n_7,ram_reg_i_73__1_n_7,ram_reg_i_74__1_n_7}));
  CARRY4 ram_reg_i_53__1
       (.CI(ram_reg_i_55__1_n_7),
        .CO({ram_reg_i_53__1_n_7,ram_reg_i_53__1_n_8,ram_reg_i_53__1_n_9,ram_reg_i_53__1_n_10}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_52__1_0[27:24]),
        .O(add_ln209_fu_704_p2[27:24]),
        .S({ram_reg_i_75__1_n_7,ram_reg_i_76__1_n_7,ram_reg_i_77__1_n_7,ram_reg_i_78__1_n_7}));
  CARRY4 ram_reg_i_54__1
       (.CI(ram_reg_i_56__1_n_7),
        .CO({ram_reg_i_54__1_n_7,ram_reg_i_54__1_n_8,ram_reg_i_54__1_n_9,ram_reg_i_54__1_n_10}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_52__1_0[27:24]),
        .O(add_ln209_1_fu_675_p2[27:24]),
        .S({ram_reg_i_79__1_n_7,ram_reg_i_80__1_n_7,ram_reg_i_81__0_n_7,ram_reg_i_82_n_7}));
  CARRY4 ram_reg_i_55__1
       (.CI(ram_reg_i_57__1_n_7),
        .CO({ram_reg_i_55__1_n_7,ram_reg_i_55__1_n_8,ram_reg_i_55__1_n_9,ram_reg_i_55__1_n_10}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_52__1_0[23:20]),
        .O(add_ln209_fu_704_p2[23:20]),
        .S({ram_reg_i_83_n_7,ram_reg_i_84_n_7,ram_reg_i_85_n_7,ram_reg_i_86_n_7}));
  CARRY4 ram_reg_i_56__1
       (.CI(ram_reg_i_58__2_n_7),
        .CO({ram_reg_i_56__1_n_7,ram_reg_i_56__1_n_8,ram_reg_i_56__1_n_9,ram_reg_i_56__1_n_10}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_52__1_0[23:20]),
        .O(add_ln209_1_fu_675_p2[23:20]),
        .S({ram_reg_i_87_n_7,ram_reg_i_88_n_7,ram_reg_i_89_n_7,ram_reg_i_90_n_7}));
  CARRY4 ram_reg_i_57__1
       (.CI(ram_reg_i_59__2_n_7),
        .CO({ram_reg_i_57__1_n_7,ram_reg_i_57__1_n_8,ram_reg_i_57__1_n_9,ram_reg_i_57__1_n_10}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_52__1_0[19:16]),
        .O(add_ln209_fu_704_p2[19:16]),
        .S({ram_reg_i_91_n_7,ram_reg_i_92_n_7,ram_reg_i_93_n_7,ram_reg_i_94_n_7}));
  CARRY4 ram_reg_i_58__2
       (.CI(ram_reg_i_60__1_n_7),
        .CO({ram_reg_i_58__2_n_7,ram_reg_i_58__2_n_8,ram_reg_i_58__2_n_9,ram_reg_i_58__2_n_10}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_52__1_0[19:16]),
        .O(add_ln209_1_fu_675_p2[19:16]),
        .S({ram_reg_i_95_n_7,ram_reg_i_96_n_7,ram_reg_i_97_n_7,ram_reg_i_98_n_7}));
  CARRY4 ram_reg_i_59__2
       (.CI(ram_reg_i_61__1_n_7),
        .CO({ram_reg_i_59__2_n_7,ram_reg_i_59__2_n_8,ram_reg_i_59__2_n_9,ram_reg_i_59__2_n_10}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_52__1_0[15:12]),
        .O(add_ln209_fu_704_p2[15:12]),
        .S({ram_reg_i_99_n_7,ram_reg_i_100_n_7,ram_reg_i_101_n_7,ram_reg_i_102_n_7}));
  LUT6 #(
    .INIT(64'hFFF0FFF70F000800)) 
    ram_reg_i_5__13
       (.I0(or_ln52_fu_669_p2),
        .I1(Q[1]),
        .I2(left_V_address0[0]),
        .I3(left_V_address0[4]),
        .I4(ram_reg_0),
        .I5(ram_reg_3[4]),
        .O(frequency_0_V_address0[3]));
  CARRY4 ram_reg_i_60__1
       (.CI(ram_reg_i_62__1_n_7),
        .CO({ram_reg_i_60__1_n_7,ram_reg_i_60__1_n_8,ram_reg_i_60__1_n_9,ram_reg_i_60__1_n_10}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_52__1_0[15:12]),
        .O(add_ln209_1_fu_675_p2[15:12]),
        .S({ram_reg_i_103_n_7,ram_reg_i_104_n_7,ram_reg_i_105_n_7,ram_reg_i_106_n_7}));
  CARRY4 ram_reg_i_61__1
       (.CI(ram_reg_i_63__1_n_7),
        .CO({ram_reg_i_61__1_n_7,ram_reg_i_61__1_n_8,ram_reg_i_61__1_n_9,ram_reg_i_61__1_n_10}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_52__1_0[11:8]),
        .O(add_ln209_fu_704_p2[11:8]),
        .S({ram_reg_i_107_n_7,ram_reg_i_108_n_7,ram_reg_i_109_n_7,ram_reg_i_110_n_7}));
  CARRY4 ram_reg_i_62__1
       (.CI(ram_reg_i_64__1_n_7),
        .CO({ram_reg_i_62__1_n_7,ram_reg_i_62__1_n_8,ram_reg_i_62__1_n_9,ram_reg_i_62__1_n_10}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_52__1_0[11:8]),
        .O(add_ln209_1_fu_675_p2[11:8]),
        .S({ram_reg_i_111_n_7,ram_reg_i_112_n_7,ram_reg_i_113_n_7,ram_reg_i_114_n_7}));
  CARRY4 ram_reg_i_63__1
       (.CI(ram_reg_i_65__1_n_7),
        .CO({ram_reg_i_63__1_n_7,ram_reg_i_63__1_n_8,ram_reg_i_63__1_n_9,ram_reg_i_63__1_n_10}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_52__1_0[7:4]),
        .O(add_ln209_fu_704_p2[7:4]),
        .S({ram_reg_i_115_n_7,ram_reg_i_116_n_7,ram_reg_i_117_n_7,ram_reg_i_118_n_7}));
  CARRY4 ram_reg_i_64__1
       (.CI(ram_reg_i_66__1_n_7),
        .CO({ram_reg_i_64__1_n_7,ram_reg_i_64__1_n_8,ram_reg_i_64__1_n_9,ram_reg_i_64__1_n_10}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_52__1_0[7:4]),
        .O(add_ln209_1_fu_675_p2[7:4]),
        .S({ram_reg_i_119_n_7,ram_reg_i_120_n_7,ram_reg_i_121_n_7,ram_reg_i_122_n_7}));
  CARRY4 ram_reg_i_65__1
       (.CI(1'b0),
        .CO({ram_reg_i_65__1_n_7,ram_reg_i_65__1_n_8,ram_reg_i_65__1_n_9,ram_reg_i_65__1_n_10}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_52__1_0[3:0]),
        .O(add_ln209_fu_704_p2[3:0]),
        .S({ram_reg_i_123_n_7,ram_reg_i_124_n_7,ram_reg_i_125_n_7,ram_reg_i_126_n_7}));
  CARRY4 ram_reg_i_66__1
       (.CI(1'b0),
        .CO({ram_reg_i_66__1_n_7,ram_reg_i_66__1_n_8,ram_reg_i_66__1_n_9,ram_reg_i_66__1_n_10}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_52__1_0[3:0]),
        .O(add_ln209_1_fu_675_p2[3:0]),
        .S({ram_reg_i_127_n_7,ram_reg_i_128_n_7,ram_reg_i_129_n_7,ram_reg_i_130_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_67__1
       (.I0(ram_reg_i_52__1_0[31]),
        .I1(ram_reg_i_51__1_0[31]),
        .O(ram_reg_i_67__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_68__1
       (.I0(ram_reg_i_52__1_0[30]),
        .I1(ram_reg_i_51__1_0[30]),
        .O(ram_reg_i_68__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_69__1
       (.I0(ram_reg_i_52__1_0[29]),
        .I1(ram_reg_i_51__1_0[29]),
        .O(ram_reg_i_69__1_n_7));
  LUT6 #(
    .INIT(64'hFFF0FFF70F000800)) 
    ram_reg_i_6__13
       (.I0(or_ln52_fu_669_p2),
        .I1(Q[1]),
        .I2(left_V_address0[0]),
        .I3(left_V_address0[3]),
        .I4(ram_reg_0),
        .I5(ram_reg_3[3]),
        .O(frequency_0_V_address0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_70__1
       (.I0(ram_reg_i_52__1_0[28]),
        .I1(ram_reg_i_51__1_0[28]),
        .O(ram_reg_i_70__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_71__1
       (.I0(ram_reg_i_52__1_0[31]),
        .I1(ram_reg_i_52__1_1[31]),
        .O(ram_reg_i_71__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_72__1
       (.I0(ram_reg_i_52__1_0[30]),
        .I1(ram_reg_i_52__1_1[30]),
        .O(ram_reg_i_72__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_73__1
       (.I0(ram_reg_i_52__1_0[29]),
        .I1(ram_reg_i_52__1_1[29]),
        .O(ram_reg_i_73__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_74__1
       (.I0(ram_reg_i_52__1_0[28]),
        .I1(ram_reg_i_52__1_1[28]),
        .O(ram_reg_i_74__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_75__1
       (.I0(ram_reg_i_52__1_0[27]),
        .I1(ram_reg_i_51__1_0[27]),
        .O(ram_reg_i_75__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_76__1
       (.I0(ram_reg_i_52__1_0[26]),
        .I1(ram_reg_i_51__1_0[26]),
        .O(ram_reg_i_76__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_77__1
       (.I0(ram_reg_i_52__1_0[25]),
        .I1(ram_reg_i_51__1_0[25]),
        .O(ram_reg_i_77__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_78__1
       (.I0(ram_reg_i_52__1_0[24]),
        .I1(ram_reg_i_51__1_0[24]),
        .O(ram_reg_i_78__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_79__1
       (.I0(ram_reg_i_52__1_0[27]),
        .I1(ram_reg_i_52__1_1[27]),
        .O(ram_reg_i_79__1_n_7));
  LUT6 #(
    .INIT(64'hFFF0FFF70F000800)) 
    ram_reg_i_7__11
       (.I0(or_ln52_fu_669_p2),
        .I1(Q[1]),
        .I2(left_V_address0[0]),
        .I3(left_V_address0[2]),
        .I4(ram_reg_0),
        .I5(ram_reg_3[2]),
        .O(frequency_0_V_address0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_80__1
       (.I0(ram_reg_i_52__1_0[26]),
        .I1(ram_reg_i_52__1_1[26]),
        .O(ram_reg_i_80__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_81__0
       (.I0(ram_reg_i_52__1_0[25]),
        .I1(ram_reg_i_52__1_1[25]),
        .O(ram_reg_i_81__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_82
       (.I0(ram_reg_i_52__1_0[24]),
        .I1(ram_reg_i_52__1_1[24]),
        .O(ram_reg_i_82_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_83
       (.I0(ram_reg_i_52__1_0[23]),
        .I1(ram_reg_i_51__1_0[23]),
        .O(ram_reg_i_83_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_84
       (.I0(ram_reg_i_52__1_0[22]),
        .I1(ram_reg_i_51__1_0[22]),
        .O(ram_reg_i_84_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_85
       (.I0(ram_reg_i_52__1_0[21]),
        .I1(ram_reg_i_51__1_0[21]),
        .O(ram_reg_i_85_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_86
       (.I0(ram_reg_i_52__1_0[20]),
        .I1(ram_reg_i_51__1_0[20]),
        .O(ram_reg_i_86_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_87
       (.I0(ram_reg_i_52__1_0[23]),
        .I1(ram_reg_i_52__1_1[23]),
        .O(ram_reg_i_87_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_88
       (.I0(ram_reg_i_52__1_0[22]),
        .I1(ram_reg_i_52__1_1[22]),
        .O(ram_reg_i_88_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_89
       (.I0(ram_reg_i_52__1_0[21]),
        .I1(ram_reg_i_52__1_1[21]),
        .O(ram_reg_i_89_n_7));
  LUT6 #(
    .INIT(64'hFFF0FFF70F000800)) 
    ram_reg_i_8__11
       (.I0(or_ln52_fu_669_p2),
        .I1(Q[1]),
        .I2(left_V_address0[0]),
        .I3(left_V_address0[1]),
        .I4(ram_reg_0),
        .I5(ram_reg_3[1]),
        .O(frequency_0_V_address0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_90
       (.I0(ram_reg_i_52__1_0[20]),
        .I1(ram_reg_i_52__1_1[20]),
        .O(ram_reg_i_90_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_91
       (.I0(ram_reg_i_52__1_0[19]),
        .I1(ram_reg_i_51__1_0[19]),
        .O(ram_reg_i_91_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_92
       (.I0(ram_reg_i_52__1_0[18]),
        .I1(ram_reg_i_51__1_0[18]),
        .O(ram_reg_i_92_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_93
       (.I0(ram_reg_i_52__1_0[17]),
        .I1(ram_reg_i_51__1_0[17]),
        .O(ram_reg_i_93_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_94
       (.I0(ram_reg_i_52__1_0[16]),
        .I1(ram_reg_i_51__1_0[16]),
        .O(ram_reg_i_94_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_95
       (.I0(ram_reg_i_52__1_0[19]),
        .I1(ram_reg_i_52__1_1[19]),
        .O(ram_reg_i_95_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_96
       (.I0(ram_reg_i_52__1_0[18]),
        .I1(ram_reg_i_52__1_1[18]),
        .O(ram_reg_i_96_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_97
       (.I0(ram_reg_i_52__1_0[17]),
        .I1(ram_reg_i_52__1_1[17]),
        .O(ram_reg_i_97_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_98
       (.I0(ram_reg_i_52__1_0[16]),
        .I1(ram_reg_i_52__1_1[16]),
        .O(ram_reg_i_98_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_99
       (.I0(ram_reg_i_52__1_0[15]),
        .I1(ram_reg_i_51__1_0[15]),
        .O(ram_reg_i_99_n_7));
endmodule

(* ORIG_REF_NAME = "create_tree_frequibs" *) 
module design_1_huffman_encoding_0_1_create_tree_frequibs
   (DOBDO,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[5] ,
    or_ln34_fu_617_p2,
    \ap_CS_fsm_reg[3]_0 ,
    DIADI,
    \s_0_0_i_i_reg_275_reg[8] ,
    \extLd_loc_read_reg_734_reg[8] ,
    \s_1_1_i_i_reg_345_reg[30] ,
    \t_V_4_reg_370_reg[6] ,
    D,
    ap_clk,
    Q,
    iptr,
    CO,
    \or_ln34_reg_806_reg[0] ,
    ram_reg,
    iptr_2,
    ram_reg_i_32__3,
    ram_reg_i_32__3_0,
    ram_reg_i_30__3,
    ram_reg_0,
    add_ln209_fu_704_p2,
    add_ln209_1_fu_675_p2,
    ram_reg_i_30__2,
    DOADO,
    ram_reg_i_31__3,
    ram_reg_i_31__3_0,
    ram_reg_i_30__3_0);
  output [31:0]DOBDO;
  output [6:0]ADDRBWRADDR;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[5] ;
  output or_ln34_fu_617_p2;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [8:0]DIADI;
  output [8:0]\s_0_0_i_i_reg_275_reg[8] ;
  output [0:0]\extLd_loc_read_reg_734_reg[8] ;
  output [0:0]\s_1_1_i_i_reg_345_reg[30] ;
  output [0:0]\t_V_4_reg_370_reg[6] ;
  output [31:0]D;
  input ap_clk;
  input [3:0]Q;
  input iptr;
  input [0:0]CO;
  input [0:0]\or_ln34_reg_806_reg[0] ;
  input [8:0]ram_reg;
  input iptr_2;
  input [8:0]ram_reg_i_32__3;
  input [8:0]ram_reg_i_32__3_0;
  input [8:0]ram_reg_i_30__3;
  input [7:0]ram_reg_0;
  input [31:0]add_ln209_fu_704_p2;
  input [31:0]add_ln209_1_fu_675_p2;
  input [31:0]ram_reg_i_30__2;
  input [31:0]DOADO;
  input [31:0]ram_reg_i_31__3;
  input [31:0]ram_reg_i_31__3_0;
  input [8:0]ram_reg_i_30__3_0;

  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [31:0]D;
  wire [8:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [3:0]Q;
  wire [31:0]add_ln209_1_fu_675_p2;
  wire [31:0]add_ln209_fu_704_p2;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire [0:0]\extLd_loc_read_reg_734_reg[8] ;
  wire iptr;
  wire iptr_2;
  wire or_ln34_fu_617_p2;
  wire [0:0]\or_ln34_reg_806_reg[0] ;
  wire [8:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [31:0]ram_reg_i_30__2;
  wire [8:0]ram_reg_i_30__3;
  wire [8:0]ram_reg_i_30__3_0;
  wire [31:0]ram_reg_i_31__3;
  wire [31:0]ram_reg_i_31__3_0;
  wire [8:0]ram_reg_i_32__3;
  wire [8:0]ram_reg_i_32__3_0;
  wire [8:0]\s_0_0_i_i_reg_275_reg[8] ;
  wire [0:0]\s_1_1_i_i_reg_345_reg[30] ;
  wire [0:0]\t_V_4_reg_370_reg[6] ;

  design_1_huffman_encoding_0_1_create_tree_frequibs_ram create_tree_frequibs_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .CO(CO),
        .D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .add_ln209_1_fu_675_p2(add_ln209_1_fu_675_p2),
        .add_ln209_fu_704_p2(add_ln209_fu_704_p2),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .\extLd_loc_read_reg_734_reg[8] (\extLd_loc_read_reg_734_reg[8] ),
        .iptr(iptr),
        .iptr_2(iptr_2),
        .or_ln34_fu_617_p2(or_ln34_fu_617_p2),
        .\or_ln34_reg_806_reg[0] (\or_ln34_reg_806_reg[0] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_i_30__2_0(ram_reg_i_30__2),
        .ram_reg_i_30__3_0(ram_reg_i_30__3),
        .ram_reg_i_30__3_1(ram_reg_i_30__3_0),
        .ram_reg_i_31__3_0(ram_reg_i_31__3),
        .ram_reg_i_31__3_1(ram_reg_i_31__3_0),
        .ram_reg_i_32__3_0(ram_reg_i_32__3),
        .ram_reg_i_32__3_1(ram_reg_i_32__3_0),
        .\s_0_0_i_i_reg_275_reg[8] (\s_0_0_i_i_reg_275_reg[8] ),
        .\s_1_1_i_i_reg_345_reg[30] (\s_1_1_i_i_reg_345_reg[30] ),
        .\t_V_4_reg_370_reg[6] (\t_V_4_reg_370_reg[6] ));
endmodule

(* ORIG_REF_NAME = "create_tree_frequibs_ram" *) 
module design_1_huffman_encoding_0_1_create_tree_frequibs_ram
   (DOBDO,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[5] ,
    or_ln34_fu_617_p2,
    \ap_CS_fsm_reg[3]_0 ,
    DIADI,
    \s_0_0_i_i_reg_275_reg[8] ,
    \extLd_loc_read_reg_734_reg[8] ,
    \s_1_1_i_i_reg_345_reg[30] ,
    \t_V_4_reg_370_reg[6] ,
    D,
    ap_clk,
    Q,
    iptr,
    CO,
    \or_ln34_reg_806_reg[0] ,
    ram_reg_0,
    iptr_2,
    ram_reg_i_32__3_0,
    ram_reg_i_32__3_1,
    ram_reg_i_30__3_0,
    ram_reg_1,
    add_ln209_fu_704_p2,
    add_ln209_1_fu_675_p2,
    ram_reg_i_30__2_0,
    DOADO,
    ram_reg_i_31__3_0,
    ram_reg_i_31__3_1,
    ram_reg_i_30__3_1);
  output [31:0]DOBDO;
  output [6:0]ADDRBWRADDR;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[5] ;
  output or_ln34_fu_617_p2;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [8:0]DIADI;
  output [8:0]\s_0_0_i_i_reg_275_reg[8] ;
  output [0:0]\extLd_loc_read_reg_734_reg[8] ;
  output [0:0]\s_1_1_i_i_reg_345_reg[30] ;
  output [0:0]\t_V_4_reg_370_reg[6] ;
  output [31:0]D;
  input ap_clk;
  input [3:0]Q;
  input iptr;
  input [0:0]CO;
  input [0:0]\or_ln34_reg_806_reg[0] ;
  input [8:0]ram_reg_0;
  input iptr_2;
  input [8:0]ram_reg_i_32__3_0;
  input [8:0]ram_reg_i_32__3_1;
  input [8:0]ram_reg_i_30__3_0;
  input [7:0]ram_reg_1;
  input [31:0]add_ln209_fu_704_p2;
  input [31:0]add_ln209_1_fu_675_p2;
  input [31:0]ram_reg_i_30__2_0;
  input [31:0]DOADO;
  input [31:0]ram_reg_i_31__3_0;
  input [31:0]ram_reg_i_31__3_1;
  input [8:0]ram_reg_i_30__3_1;

  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [31:0]D;
  wire [8:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [3:0]Q;
  wire [31:0]add_ln209_1_fu_675_p2;
  wire [31:0]add_ln209_fu_704_p2;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire [0:0]\extLd_loc_read_reg_734_reg[8] ;
  wire [6:0]frequency_1_V_address0;
  wire frequency_1_V_ce0;
  wire [31:0]frequency_1_V_q0;
  wire frequency_1_V_we0;
  wire icmp_ln34_1_fu_593_p2;
  wire iptr;
  wire iptr_2;
  wire or_ln34_fu_617_p2;
  wire [0:0]\or_ln34_reg_806_reg[0] ;
  wire p_7_in;
  wire [8:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_i_10__13_n_7;
  wire ram_reg_i_11__3_n_7;
  wire ram_reg_i_12__3_n_7;
  wire ram_reg_i_13__3_n_7;
  wire ram_reg_i_14__3_n_7;
  wire ram_reg_i_15__1_n_7;
  wire ram_reg_i_16__1_n_7;
  wire ram_reg_i_17__1_n_7;
  wire ram_reg_i_18__1_n_7;
  wire ram_reg_i_19__0_n_7;
  wire ram_reg_i_20__1_n_7;
  wire ram_reg_i_21__0_n_7;
  wire ram_reg_i_22__0_n_7;
  wire ram_reg_i_23__0_n_7;
  wire ram_reg_i_24__0_n_7;
  wire ram_reg_i_25__0_n_7;
  wire ram_reg_i_26__0_n_7;
  wire ram_reg_i_27__0_n_7;
  wire ram_reg_i_28__4_n_7;
  wire ram_reg_i_29__2_n_7;
  wire ram_reg_i_30__0_n_7;
  wire [31:0]ram_reg_i_30__2_0;
  wire ram_reg_i_30__2_n_10;
  wire ram_reg_i_30__2_n_8;
  wire ram_reg_i_30__2_n_9;
  wire [8:0]ram_reg_i_30__3_0;
  wire [8:0]ram_reg_i_30__3_1;
  wire ram_reg_i_30__3_n_10;
  wire ram_reg_i_30__3_n_9;
  wire ram_reg_i_31__0_n_7;
  wire [31:0]ram_reg_i_31__3_0;
  wire [31:0]ram_reg_i_31__3_1;
  wire ram_reg_i_31__3_n_10;
  wire ram_reg_i_31__3_n_8;
  wire ram_reg_i_31__3_n_9;
  wire ram_reg_i_32__0_n_7;
  wire [8:0]ram_reg_i_32__3_0;
  wire [8:0]ram_reg_i_32__3_1;
  wire ram_reg_i_33__1_n_7;
  wire ram_reg_i_33_n_7;
  wire ram_reg_i_34__1_n_7;
  wire ram_reg_i_34_n_7;
  wire ram_reg_i_35__0_n_7;
  wire ram_reg_i_35__2_n_10;
  wire ram_reg_i_35__2_n_7;
  wire ram_reg_i_35__2_n_8;
  wire ram_reg_i_35__2_n_9;
  wire ram_reg_i_35_n_7;
  wire ram_reg_i_36__0_n_7;
  wire ram_reg_i_36__2_n_10;
  wire ram_reg_i_36__2_n_7;
  wire ram_reg_i_36__2_n_8;
  wire ram_reg_i_36__2_n_9;
  wire ram_reg_i_36_n_7;
  wire ram_reg_i_37__0_n_7;
  wire ram_reg_i_37__1_n_7;
  wire ram_reg_i_37_n_7;
  wire ram_reg_i_38__0_n_7;
  wire ram_reg_i_38__1_n_7;
  wire ram_reg_i_38_n_7;
  wire ram_reg_i_39__0_n_7;
  wire ram_reg_i_39__1_n_7;
  wire ram_reg_i_39_n_7;
  wire ram_reg_i_40__0_n_7;
  wire ram_reg_i_40__1_n_7;
  wire ram_reg_i_40_n_7;
  wire ram_reg_i_41__0_n_7;
  wire ram_reg_i_41__1_n_7;
  wire ram_reg_i_42__0_n_7;
  wire ram_reg_i_42__1_n_7;
  wire ram_reg_i_43__0_n_7;
  wire ram_reg_i_43_n_7;
  wire ram_reg_i_44_n_7;
  wire ram_reg_i_45__0_n_10;
  wire ram_reg_i_45__0_n_7;
  wire ram_reg_i_45__0_n_8;
  wire ram_reg_i_45__0_n_9;
  wire ram_reg_i_46__2_n_7;
  wire ram_reg_i_47__0_n_10;
  wire ram_reg_i_47__0_n_7;
  wire ram_reg_i_47__0_n_8;
  wire ram_reg_i_47__0_n_9;
  wire ram_reg_i_47__1_n_7;
  wire ram_reg_i_48__0_n_7;
  wire ram_reg_i_48__1_n_10;
  wire ram_reg_i_48__1_n_7;
  wire ram_reg_i_48__1_n_8;
  wire ram_reg_i_48__1_n_9;
  wire ram_reg_i_49__0_n_7;
  wire ram_reg_i_49_n_7;
  wire ram_reg_i_50__0_n_7;
  wire ram_reg_i_50__1_n_7;
  wire ram_reg_i_50_n_7;
  wire ram_reg_i_51__0_n_7;
  wire ram_reg_i_51_n_7;
  wire ram_reg_i_52__0_n_7;
  wire ram_reg_i_52_n_7;
  wire ram_reg_i_53__0_n_7;
  wire ram_reg_i_53_n_7;
  wire ram_reg_i_54__0_n_7;
  wire ram_reg_i_54_n_7;
  wire ram_reg_i_55__0_n_7;
  wire ram_reg_i_55_n_7;
  wire ram_reg_i_56__0_n_7;
  wire ram_reg_i_57__0_n_7;
  wire ram_reg_i_58__1_n_7;
  wire ram_reg_i_59__1_n_7;
  wire ram_reg_i_60__0_n_7;
  wire ram_reg_i_61__0_n_7;
  wire ram_reg_i_62__0_n_7;
  wire ram_reg_i_63__0_n_7;
  wire ram_reg_i_64__0_n_10;
  wire ram_reg_i_64__0_n_7;
  wire ram_reg_i_64__0_n_8;
  wire ram_reg_i_64__0_n_9;
  wire ram_reg_i_64_n_7;
  wire ram_reg_i_65__0_n_10;
  wire ram_reg_i_65__0_n_7;
  wire ram_reg_i_65__0_n_8;
  wire ram_reg_i_65__0_n_9;
  wire ram_reg_i_65_n_7;
  wire ram_reg_i_66__0_n_7;
  wire ram_reg_i_66_n_7;
  wire ram_reg_i_67__0_n_7;
  wire ram_reg_i_67_n_7;
  wire ram_reg_i_68__0_n_7;
  wire ram_reg_i_68_n_7;
  wire ram_reg_i_69__0_n_7;
  wire ram_reg_i_69_n_7;
  wire ram_reg_i_70__0_n_7;
  wire ram_reg_i_70_n_7;
  wire ram_reg_i_71__0_n_7;
  wire ram_reg_i_71_n_7;
  wire ram_reg_i_72__0_n_7;
  wire ram_reg_i_72_n_7;
  wire ram_reg_i_73__0_n_7;
  wire ram_reg_i_73_n_7;
  wire ram_reg_i_74__0_n_7;
  wire ram_reg_i_74_n_7;
  wire ram_reg_i_75__0_n_7;
  wire ram_reg_i_75_n_7;
  wire ram_reg_i_76__0_n_7;
  wire ram_reg_i_76_n_7;
  wire ram_reg_i_77__0_n_7;
  wire ram_reg_i_77_n_7;
  wire ram_reg_i_78__0_n_7;
  wire ram_reg_i_78_n_7;
  wire ram_reg_i_79__0_n_7;
  wire ram_reg_i_79_n_7;
  wire ram_reg_i_80__0_n_7;
  wire ram_reg_i_80_n_7;
  wire ram_reg_i_81_n_7;
  wire ram_reg_i_9__13_n_7;
  wire [8:0]\s_0_0_i_i_reg_275_reg[8] ;
  wire [0:0]\s_1_1_i_i_reg_345_reg[30] ;
  wire [0:0]\t_V_4_reg_370_reg[6] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_30__2_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_30__3_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_30__3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_31__3_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_32__3_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_32__3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_35__2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_36__2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_45__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_47__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_48__1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_64__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_65__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[0]_i_1 
       (.I0(frequency_1_V_q0[0]),
        .I1(DOADO[0]),
        .I2(ram_reg_1[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[10]_i_1 
       (.I0(frequency_1_V_q0[10]),
        .I1(DOADO[10]),
        .I2(ram_reg_1[0]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[11]_i_1 
       (.I0(frequency_1_V_q0[11]),
        .I1(DOADO[11]),
        .I2(ram_reg_1[0]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[12]_i_1 
       (.I0(frequency_1_V_q0[12]),
        .I1(DOADO[12]),
        .I2(ram_reg_1[0]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[13]_i_1 
       (.I0(frequency_1_V_q0[13]),
        .I1(DOADO[13]),
        .I2(ram_reg_1[0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[14]_i_1 
       (.I0(frequency_1_V_q0[14]),
        .I1(DOADO[14]),
        .I2(ram_reg_1[0]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[15]_i_1 
       (.I0(frequency_1_V_q0[15]),
        .I1(DOADO[15]),
        .I2(ram_reg_1[0]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[16]_i_1 
       (.I0(frequency_1_V_q0[16]),
        .I1(DOADO[16]),
        .I2(ram_reg_1[0]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[17]_i_1 
       (.I0(frequency_1_V_q0[17]),
        .I1(DOADO[17]),
        .I2(ram_reg_1[0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[18]_i_1 
       (.I0(frequency_1_V_q0[18]),
        .I1(DOADO[18]),
        .I2(ram_reg_1[0]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[19]_i_1 
       (.I0(frequency_1_V_q0[19]),
        .I1(DOADO[19]),
        .I2(ram_reg_1[0]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[1]_i_1 
       (.I0(frequency_1_V_q0[1]),
        .I1(DOADO[1]),
        .I2(ram_reg_1[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[20]_i_1 
       (.I0(frequency_1_V_q0[20]),
        .I1(DOADO[20]),
        .I2(ram_reg_1[0]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[21]_i_1 
       (.I0(frequency_1_V_q0[21]),
        .I1(DOADO[21]),
        .I2(ram_reg_1[0]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[22]_i_1 
       (.I0(frequency_1_V_q0[22]),
        .I1(DOADO[22]),
        .I2(ram_reg_1[0]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[23]_i_1 
       (.I0(frequency_1_V_q0[23]),
        .I1(DOADO[23]),
        .I2(ram_reg_1[0]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[24]_i_1 
       (.I0(frequency_1_V_q0[24]),
        .I1(DOADO[24]),
        .I2(ram_reg_1[0]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[25]_i_1 
       (.I0(frequency_1_V_q0[25]),
        .I1(DOADO[25]),
        .I2(ram_reg_1[0]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[26]_i_1 
       (.I0(frequency_1_V_q0[26]),
        .I1(DOADO[26]),
        .I2(ram_reg_1[0]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[27]_i_1 
       (.I0(frequency_1_V_q0[27]),
        .I1(DOADO[27]),
        .I2(ram_reg_1[0]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[28]_i_1 
       (.I0(frequency_1_V_q0[28]),
        .I1(DOADO[28]),
        .I2(ram_reg_1[0]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[29]_i_1 
       (.I0(frequency_1_V_q0[29]),
        .I1(DOADO[29]),
        .I2(ram_reg_1[0]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[2]_i_1 
       (.I0(frequency_1_V_q0[2]),
        .I1(DOADO[2]),
        .I2(ram_reg_1[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[30]_i_1 
       (.I0(frequency_1_V_q0[30]),
        .I1(DOADO[30]),
        .I2(ram_reg_1[0]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[31]_i_1 
       (.I0(frequency_1_V_q0[31]),
        .I1(DOADO[31]),
        .I2(ram_reg_1[0]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[3]_i_1 
       (.I0(frequency_1_V_q0[3]),
        .I1(DOADO[3]),
        .I2(ram_reg_1[0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[4]_i_1 
       (.I0(frequency_1_V_q0[4]),
        .I1(DOADO[4]),
        .I2(ram_reg_1[0]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[5]_i_1 
       (.I0(frequency_1_V_q0[5]),
        .I1(DOADO[5]),
        .I2(ram_reg_1[0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[6]_i_1 
       (.I0(frequency_1_V_q0[6]),
        .I1(DOADO[6]),
        .I2(ram_reg_1[0]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[7]_i_1 
       (.I0(frequency_1_V_q0[7]),
        .I1(DOADO[7]),
        .I2(ram_reg_1[0]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[8]_i_1 
       (.I0(frequency_1_V_q0[8]),
        .I1(DOADO[8]),
        .I2(ram_reg_1[0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \intermediate_freq_V_1_reg_795[9]_i_1 
       (.I0(frequency_1_V_q0[9]),
        .I1(DOADO[9]),
        .I2(ram_reg_1[0]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'hBA)) 
    \or_ln34_reg_806[0]_i_1 
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .O(or_ln34_fu_617_p2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4064" *) 
  (* RTL_RAM_NAME = "frequency_1_V_U/create_tree_frequibs_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,frequency_1_V_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({ram_reg_i_9__13_n_7,ram_reg_i_10__13_n_7,ram_reg_i_11__3_n_7,ram_reg_i_12__3_n_7,ram_reg_i_13__3_n_7,ram_reg_i_14__3_n_7,ram_reg_i_15__1_n_7,ram_reg_i_16__1_n_7,ram_reg_i_17__1_n_7,ram_reg_i_18__1_n_7,ram_reg_i_19__0_n_7,ram_reg_i_20__1_n_7,ram_reg_i_21__0_n_7,ram_reg_i_22__0_n_7,ram_reg_i_23__0_n_7,ram_reg_i_24__0_n_7,ram_reg_i_25__0_n_7,ram_reg_i_26__0_n_7,ram_reg_i_27__0_n_7,ram_reg_i_28__4_n_7,ram_reg_i_29__2_n_7,ram_reg_i_30__0_n_7,ram_reg_i_31__0_n_7,ram_reg_i_32__0_n_7,ram_reg_i_33_n_7,ram_reg_i_34_n_7,ram_reg_i_35_n_7,ram_reg_i_36_n_7,ram_reg_i_37_n_7,ram_reg_i_38_n_7,ram_reg_i_39_n_7,ram_reg_i_40_n_7}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(frequency_1_V_q0),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(frequency_1_V_ce0),
        .ENBWREN(Q[0]),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({frequency_1_V_we0,frequency_1_V_we0,frequency_1_V_we0,frequency_1_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_10__13
       (.I0(add_ln209_fu_704_p2[30]),
        .I1(add_ln209_1_fu_675_p2[30]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_10__13_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_10__14
       (.I0(ram_reg_i_50__1_n_7),
        .I1(ram_reg_1[6]),
        .O(ADDRBWRADDR[5]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_11__3
       (.I0(add_ln209_fu_704_p2[29]),
        .I1(add_ln209_1_fu_675_p2[29]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_11__3_n_7));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    ram_reg_i_11__4
       (.I0(ram_reg_1[3]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_1[2]),
        .I4(ram_reg_1[4]),
        .I5(ram_reg_1[5]),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_12__3
       (.I0(add_ln209_fu_704_p2[28]),
        .I1(add_ln209_1_fu_675_p2[28]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_12__3_n_7));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram_reg_i_12__4
       (.I0(ram_reg_1[2]),
        .I1(ram_reg_1[0]),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_1[3]),
        .I4(ram_reg_1[4]),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_13__3
       (.I0(add_ln209_fu_704_p2[27]),
        .I1(add_ln209_1_fu_675_p2[27]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_13__3_n_7));
  LUT4 #(
    .INIT(16'h7F80)) 
    ram_reg_i_13__4
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_1[0]),
        .I2(ram_reg_1[2]),
        .I3(ram_reg_1[3]),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_14__3
       (.I0(add_ln209_fu_704_p2[26]),
        .I1(add_ln209_1_fu_675_p2[26]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_14__3_n_7));
  LUT3 #(
    .INIT(8'h78)) 
    ram_reg_i_14__4
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_1[2]),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_15__1
       (.I0(add_ln209_fu_704_p2[25]),
        .I1(add_ln209_1_fu_675_p2[25]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_15__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_15__2
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_1[1]),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_16__1
       (.I0(add_ln209_fu_704_p2[24]),
        .I1(add_ln209_1_fu_675_p2[24]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_16__1_n_7));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_17__1
       (.I0(add_ln209_fu_704_p2[23]),
        .I1(add_ln209_1_fu_675_p2[23]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_17__1_n_7));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_18__1
       (.I0(add_ln209_fu_704_p2[22]),
        .I1(add_ln209_1_fu_675_p2[22]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_18__1_n_7));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_19__0
       (.I0(add_ln209_fu_704_p2[21]),
        .I1(add_ln209_1_fu_675_p2[21]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_19__0_n_7));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_19__5
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[8]),
        .I4(iptr_2),
        .O(DIADI[8]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_19__6
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[8]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_275_reg[8] [8]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ram_reg_i_1__12
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ram_reg_i_30__3_0[0]),
        .I2(p_7_in),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(frequency_1_V_ce0));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_20__1
       (.I0(add_ln209_fu_704_p2[20]),
        .I1(add_ln209_1_fu_675_p2[20]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_20__1_n_7));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_20__5
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[7]),
        .I4(iptr_2),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_20__6
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[7]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_275_reg[8] [7]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_21__0
       (.I0(add_ln209_fu_704_p2[19]),
        .I1(add_ln209_1_fu_675_p2[19]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_21__0_n_7));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_21__4
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[6]),
        .I4(iptr_2),
        .O(DIADI[6]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_21__5
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[6]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_275_reg[8] [6]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_22__0
       (.I0(add_ln209_fu_704_p2[18]),
        .I1(add_ln209_1_fu_675_p2[18]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_22__0_n_7));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_22__4
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[5]),
        .I4(iptr_2),
        .O(DIADI[5]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_22__5
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[5]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_275_reg[8] [5]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_23__0
       (.I0(add_ln209_fu_704_p2[17]),
        .I1(add_ln209_1_fu_675_p2[17]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_23__0_n_7));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_23__3
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[4]),
        .I4(iptr_2),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_23__4
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[4]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_275_reg[8] [4]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_24__0
       (.I0(add_ln209_fu_704_p2[16]),
        .I1(add_ln209_1_fu_675_p2[16]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_24__0_n_7));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_24__5
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[3]),
        .I4(iptr_2),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_24__6
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[3]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_275_reg[8] [3]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_25__0
       (.I0(add_ln209_fu_704_p2[15]),
        .I1(add_ln209_1_fu_675_p2[15]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_25__0_n_7));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_25__5
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[2]),
        .I4(iptr_2),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_25__6
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[2]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_275_reg[8] [2]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_26__0
       (.I0(add_ln209_fu_704_p2[14]),
        .I1(add_ln209_1_fu_675_p2[14]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_26__0_n_7));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_26__5
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[1]),
        .I4(iptr_2),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_26__6
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[1]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_275_reg[8] [1]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_27__0
       (.I0(add_ln209_fu_704_p2[13]),
        .I1(add_ln209_1_fu_675_p2[13]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_27__0_n_7));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_27__5
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[0]),
        .I4(iptr_2),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hFF450000)) 
    ram_reg_i_27__6
       (.I0(CO),
        .I1(icmp_ln34_1_fu_593_p2),
        .I2(\or_ln34_reg_806_reg[0] ),
        .I3(ram_reg_0[0]),
        .I4(iptr_2),
        .O(\s_0_0_i_i_reg_275_reg[8] [0]));
  LUT5 #(
    .INIT(32'hFFBA0000)) 
    ram_reg_i_28__10
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(or_ln34_fu_617_p2),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(iptr),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_28__4
       (.I0(add_ln209_fu_704_p2[12]),
        .I1(add_ln209_1_fu_675_p2[12]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_28__4_n_7));
  LUT5 #(
    .INIT(32'h0000FFBA)) 
    ram_reg_i_28__9
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(or_ln34_fu_617_p2),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(iptr),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_29__2
       (.I0(add_ln209_fu_704_p2[11]),
        .I1(add_ln209_1_fu_675_p2[11]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_29__2_n_7));
  LUT6 #(
    .INIT(64'hF0F7F7F7F0808080)) 
    ram_reg_i_2__10
       (.I0(p_7_in),
        .I1(Q[2]),
        .I2(ram_reg_i_30__3_0[7]),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(ram_reg_i_30__3_0[0]),
        .I5(ram_reg_1[7]),
        .O(frequency_1_V_address0[6]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_30__0
       (.I0(add_ln209_fu_704_p2[10]),
        .I1(add_ln209_1_fu_675_p2[10]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_30__0_n_7));
  CARRY4 ram_reg_i_30__2
       (.CI(ram_reg_i_35__2_n_7),
        .CO({icmp_ln34_1_fu_593_p2,ram_reg_i_30__2_n_8,ram_reg_i_30__2_n_9,ram_reg_i_30__2_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_36__0_n_7,ram_reg_i_37__0_n_7,ram_reg_i_38__0_n_7,ram_reg_i_39__0_n_7}),
        .O(NLW_ram_reg_i_30__2_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_40__0_n_7,ram_reg_i_41__0_n_7,ram_reg_i_42__0_n_7,ram_reg_i_43_n_7}));
  CARRY4 ram_reg_i_30__3
       (.CI(1'b0),
        .CO({NLW_ram_reg_i_30__3_CO_UNCONNECTED[3],\t_V_4_reg_370_reg[6] ,ram_reg_i_30__3_n_9,ram_reg_i_30__3_n_10}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_30__3_O_UNCONNECTED[3:0]),
        .S({1'b0,ram_reg_i_33__1_n_7,ram_reg_i_34__1_n_7,ram_reg_i_35__0_n_7}));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_31__0
       (.I0(add_ln209_fu_704_p2[9]),
        .I1(add_ln209_1_fu_675_p2[9]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_31__0_n_7));
  CARRY4 ram_reg_i_31__3
       (.CI(ram_reg_i_36__2_n_7),
        .CO({\s_1_1_i_i_reg_345_reg[30] ,ram_reg_i_31__3_n_8,ram_reg_i_31__3_n_9,ram_reg_i_31__3_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_37__1_n_7,ram_reg_i_38__1_n_7,ram_reg_i_39__1_n_7,ram_reg_i_40__1_n_7}),
        .O(NLW_ram_reg_i_31__3_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_41__1_n_7,ram_reg_i_42__1_n_7,ram_reg_i_43__0_n_7,ram_reg_i_44_n_7}));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_32__0
       (.I0(add_ln209_fu_704_p2[8]),
        .I1(add_ln209_1_fu_675_p2[8]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_32__0_n_7));
  CARRY4 ram_reg_i_32__3
       (.CI(ram_reg_i_45__0_n_7),
        .CO({NLW_ram_reg_i_32__3_CO_UNCONNECTED[3:1],\extLd_loc_read_reg_734_reg[8] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_i_46__2_n_7}),
        .O(NLW_ram_reg_i_32__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ram_reg_i_47__1_n_7}));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_33
       (.I0(add_ln209_fu_704_p2[7]),
        .I1(add_ln209_1_fu_675_p2[7]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_33_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_33__1
       (.I0(ram_reg_i_30__3_1[6]),
        .I1(ram_reg_i_30__3_0[6]),
        .I2(ram_reg_i_30__3_0[8]),
        .I3(ram_reg_i_30__3_1[8]),
        .I4(ram_reg_i_30__3_0[7]),
        .I5(ram_reg_i_30__3_1[7]),
        .O(ram_reg_i_33__1_n_7));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_34
       (.I0(add_ln209_fu_704_p2[6]),
        .I1(add_ln209_1_fu_675_p2[6]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_34_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_34__1
       (.I0(ram_reg_i_30__3_1[3]),
        .I1(ram_reg_i_30__3_0[3]),
        .I2(ram_reg_i_30__3_0[5]),
        .I3(ram_reg_i_30__3_1[5]),
        .I4(ram_reg_i_30__3_0[4]),
        .I5(ram_reg_i_30__3_1[4]),
        .O(ram_reg_i_34__1_n_7));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_35
       (.I0(add_ln209_fu_704_p2[5]),
        .I1(add_ln209_1_fu_675_p2[5]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_35_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_35__0
       (.I0(ram_reg_i_30__3_1[0]),
        .I1(ram_reg_i_30__3_0[0]),
        .I2(ram_reg_i_30__3_0[2]),
        .I3(ram_reg_i_30__3_1[2]),
        .I4(ram_reg_i_30__3_0[1]),
        .I5(ram_reg_i_30__3_1[1]),
        .O(ram_reg_i_35__0_n_7));
  CARRY4 ram_reg_i_35__2
       (.CI(ram_reg_i_47__0_n_7),
        .CO({ram_reg_i_35__2_n_7,ram_reg_i_35__2_n_8,ram_reg_i_35__2_n_9,ram_reg_i_35__2_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_48__0_n_7,ram_reg_i_49_n_7,ram_reg_i_50_n_7,ram_reg_i_51_n_7}),
        .O(NLW_ram_reg_i_35__2_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_52_n_7,ram_reg_i_53_n_7,ram_reg_i_54_n_7,ram_reg_i_55_n_7}));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_36
       (.I0(add_ln209_fu_704_p2[4]),
        .I1(add_ln209_1_fu_675_p2[4]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_36_n_7));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_36__0
       (.I0(ram_reg_i_30__2_0[30]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[30]),
        .I3(frequency_1_V_q0[30]),
        .I4(D[31]),
        .I5(ram_reg_i_30__2_0[31]),
        .O(ram_reg_i_36__0_n_7));
  CARRY4 ram_reg_i_36__2
       (.CI(ram_reg_i_48__1_n_7),
        .CO({ram_reg_i_36__2_n_7,ram_reg_i_36__2_n_8,ram_reg_i_36__2_n_9,ram_reg_i_36__2_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_49__0_n_7,ram_reg_i_50__0_n_7,ram_reg_i_51__0_n_7,ram_reg_i_52__0_n_7}),
        .O(NLW_ram_reg_i_36__2_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_53__0_n_7,ram_reg_i_54__0_n_7,ram_reg_i_55__0_n_7,ram_reg_i_56__0_n_7}));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_37
       (.I0(add_ln209_fu_704_p2[3]),
        .I1(add_ln209_1_fu_675_p2[3]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_37_n_7));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_37__0
       (.I0(ram_reg_i_30__2_0[28]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[28]),
        .I3(frequency_1_V_q0[28]),
        .I4(D[29]),
        .I5(ram_reg_i_30__2_0[29]),
        .O(ram_reg_i_37__0_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_37__1
       (.I0(ram_reg_i_31__3_0[30]),
        .I1(ram_reg_i_31__3_1[30]),
        .I2(ram_reg_i_31__3_1[31]),
        .I3(ram_reg_i_31__3_0[31]),
        .O(ram_reg_i_37__1_n_7));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_38
       (.I0(add_ln209_fu_704_p2[2]),
        .I1(add_ln209_1_fu_675_p2[2]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_38_n_7));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_38__0
       (.I0(ram_reg_i_30__2_0[26]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[26]),
        .I3(frequency_1_V_q0[26]),
        .I4(D[27]),
        .I5(ram_reg_i_30__2_0[27]),
        .O(ram_reg_i_38__0_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_38__1
       (.I0(ram_reg_i_31__3_0[28]),
        .I1(ram_reg_i_31__3_1[28]),
        .I2(ram_reg_i_31__3_1[29]),
        .I3(ram_reg_i_31__3_0[29]),
        .O(ram_reg_i_38__1_n_7));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_39
       (.I0(add_ln209_fu_704_p2[1]),
        .I1(add_ln209_1_fu_675_p2[1]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_39_n_7));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_39__0
       (.I0(ram_reg_i_30__2_0[24]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[24]),
        .I3(frequency_1_V_q0[24]),
        .I4(D[25]),
        .I5(ram_reg_i_30__2_0[25]),
        .O(ram_reg_i_39__0_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_39__1
       (.I0(ram_reg_i_31__3_0[26]),
        .I1(ram_reg_i_31__3_1[26]),
        .I2(ram_reg_i_31__3_1[27]),
        .I3(ram_reg_i_31__3_0[27]),
        .O(ram_reg_i_39__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    ram_reg_i_39__4
       (.I0(Q[2]),
        .I1(\extLd_loc_read_reg_734_reg[8] ),
        .I2(\s_1_1_i_i_reg_345_reg[30] ),
        .I3(\t_V_4_reg_370_reg[6] ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hF0F7F7F7F0808080)) 
    ram_reg_i_3__14
       (.I0(p_7_in),
        .I1(Q[2]),
        .I2(ram_reg_i_30__3_0[6]),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(ram_reg_i_30__3_0[0]),
        .I5(ram_reg_1[6]),
        .O(frequency_1_V_address0[5]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_40
       (.I0(add_ln209_fu_704_p2[0]),
        .I1(add_ln209_1_fu_675_p2[0]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_40_n_7));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_40__0
       (.I0(ram_reg_i_30__2_0[30]),
        .I1(frequency_1_V_q0[30]),
        .I2(DOADO[30]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[31]),
        .I5(D[31]),
        .O(ram_reg_i_40__0_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_40__1
       (.I0(ram_reg_i_31__3_0[24]),
        .I1(ram_reg_i_31__3_1[24]),
        .I2(ram_reg_i_31__3_1[25]),
        .I3(ram_reg_i_31__3_0[25]),
        .O(ram_reg_i_40__1_n_7));
  LUT6 #(
    .INIT(64'hFFFF0000AA080000)) 
    ram_reg_i_41
       (.I0(Q[2]),
        .I1(\extLd_loc_read_reg_734_reg[8] ),
        .I2(\s_1_1_i_i_reg_345_reg[30] ),
        .I3(\t_V_4_reg_370_reg[6] ),
        .I4(ram_reg_i_30__3_0[0]),
        .I5(\ap_CS_fsm_reg[5] ),
        .O(frequency_1_V_we0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_41__0
       (.I0(ram_reg_i_30__2_0[28]),
        .I1(frequency_1_V_q0[28]),
        .I2(DOADO[28]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[29]),
        .I5(D[29]),
        .O(ram_reg_i_41__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_41__1
       (.I0(ram_reg_i_31__3_0[30]),
        .I1(ram_reg_i_31__3_1[30]),
        .I2(ram_reg_i_31__3_0[31]),
        .I3(ram_reg_i_31__3_1[31]),
        .O(ram_reg_i_41__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    ram_reg_i_42
       (.I0(ram_reg_i_30__3_0[0]),
        .I1(\extLd_loc_read_reg_734_reg[8] ),
        .I2(\s_1_1_i_i_reg_345_reg[30] ),
        .I3(\t_V_4_reg_370_reg[6] ),
        .O(p_7_in));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_42__0
       (.I0(ram_reg_i_30__2_0[26]),
        .I1(frequency_1_V_q0[26]),
        .I2(DOADO[26]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[27]),
        .I5(D[27]),
        .O(ram_reg_i_42__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_42__1
       (.I0(ram_reg_i_31__3_0[28]),
        .I1(ram_reg_i_31__3_1[28]),
        .I2(ram_reg_i_31__3_0[29]),
        .I3(ram_reg_i_31__3_1[29]),
        .O(ram_reg_i_42__1_n_7));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_43
       (.I0(ram_reg_i_30__2_0[24]),
        .I1(frequency_1_V_q0[24]),
        .I2(DOADO[24]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[25]),
        .I5(D[25]),
        .O(ram_reg_i_43_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_43__0
       (.I0(ram_reg_i_31__3_0[26]),
        .I1(ram_reg_i_31__3_1[26]),
        .I2(ram_reg_i_31__3_0[27]),
        .I3(ram_reg_i_31__3_1[27]),
        .O(ram_reg_i_43__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_44
       (.I0(ram_reg_i_31__3_0[24]),
        .I1(ram_reg_i_31__3_1[24]),
        .I2(ram_reg_i_31__3_0[25]),
        .I3(ram_reg_i_31__3_1[25]),
        .O(ram_reg_i_44_n_7));
  CARRY4 ram_reg_i_45__0
       (.CI(1'b0),
        .CO({ram_reg_i_45__0_n_7,ram_reg_i_45__0_n_8,ram_reg_i_45__0_n_9,ram_reg_i_45__0_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_57__0_n_7,ram_reg_i_58__1_n_7,ram_reg_i_59__1_n_7,ram_reg_i_60__0_n_7}),
        .O(NLW_ram_reg_i_45__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_61__0_n_7,ram_reg_i_62__0_n_7,ram_reg_i_63__0_n_7,ram_reg_i_64_n_7}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_46__2
       (.I0(ram_reg_i_32__3_0[8]),
        .I1(ram_reg_i_32__3_1[8]),
        .O(ram_reg_i_46__2_n_7));
  CARRY4 ram_reg_i_47__0
       (.CI(ram_reg_i_64__0_n_7),
        .CO({ram_reg_i_47__0_n_7,ram_reg_i_47__0_n_8,ram_reg_i_47__0_n_9,ram_reg_i_47__0_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_65_n_7,ram_reg_i_66_n_7,ram_reg_i_67_n_7,ram_reg_i_68_n_7}),
        .O(NLW_ram_reg_i_47__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_69_n_7,ram_reg_i_70_n_7,ram_reg_i_71_n_7,ram_reg_i_72_n_7}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_47__1
       (.I0(ram_reg_i_32__3_1[8]),
        .I1(ram_reg_i_32__3_0[8]),
        .O(ram_reg_i_47__1_n_7));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_48__0
       (.I0(ram_reg_i_30__2_0[22]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[22]),
        .I3(frequency_1_V_q0[22]),
        .I4(D[23]),
        .I5(ram_reg_i_30__2_0[23]),
        .O(ram_reg_i_48__0_n_7));
  CARRY4 ram_reg_i_48__1
       (.CI(ram_reg_i_65__0_n_7),
        .CO({ram_reg_i_48__1_n_7,ram_reg_i_48__1_n_8,ram_reg_i_48__1_n_9,ram_reg_i_48__1_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_66__0_n_7,ram_reg_i_67__0_n_7,ram_reg_i_68__0_n_7,ram_reg_i_69__0_n_7}),
        .O(NLW_ram_reg_i_48__1_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_70__0_n_7,ram_reg_i_71__0_n_7,ram_reg_i_72__0_n_7,ram_reg_i_73__0_n_7}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_49
       (.I0(ram_reg_i_30__2_0[20]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[20]),
        .I3(frequency_1_V_q0[20]),
        .I4(D[21]),
        .I5(ram_reg_i_30__2_0[21]),
        .O(ram_reg_i_49_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_49__0
       (.I0(ram_reg_i_31__3_0[22]),
        .I1(ram_reg_i_31__3_1[22]),
        .I2(ram_reg_i_31__3_1[23]),
        .I3(ram_reg_i_31__3_0[23]),
        .O(ram_reg_i_49__0_n_7));
  LUT6 #(
    .INIT(64'hF0F7F7F7F0808080)) 
    ram_reg_i_4__14
       (.I0(p_7_in),
        .I1(Q[2]),
        .I2(ram_reg_i_30__3_0[5]),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(ram_reg_i_30__3_0[0]),
        .I5(ram_reg_1[5]),
        .O(frequency_1_V_address0[4]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_50
       (.I0(ram_reg_i_30__2_0[18]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[18]),
        .I3(frequency_1_V_q0[18]),
        .I4(D[19]),
        .I5(ram_reg_i_30__2_0[19]),
        .O(ram_reg_i_50_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_50__0
       (.I0(ram_reg_i_31__3_0[20]),
        .I1(ram_reg_i_31__3_1[20]),
        .I2(ram_reg_i_31__3_1[21]),
        .I3(ram_reg_i_31__3_0[21]),
        .O(ram_reg_i_50__0_n_7));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_i_50__1
       (.I0(ram_reg_1[5]),
        .I1(ram_reg_1[3]),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_1[2]),
        .I5(ram_reg_1[4]),
        .O(ram_reg_i_50__1_n_7));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_51
       (.I0(ram_reg_i_30__2_0[16]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[16]),
        .I3(frequency_1_V_q0[16]),
        .I4(D[17]),
        .I5(ram_reg_i_30__2_0[17]),
        .O(ram_reg_i_51_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_51__0
       (.I0(ram_reg_i_31__3_0[18]),
        .I1(ram_reg_i_31__3_1[18]),
        .I2(ram_reg_i_31__3_1[19]),
        .I3(ram_reg_i_31__3_0[19]),
        .O(ram_reg_i_51__0_n_7));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_52
       (.I0(ram_reg_i_30__2_0[22]),
        .I1(frequency_1_V_q0[22]),
        .I2(DOADO[22]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[23]),
        .I5(D[23]),
        .O(ram_reg_i_52_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_52__0
       (.I0(ram_reg_i_31__3_0[16]),
        .I1(ram_reg_i_31__3_1[16]),
        .I2(ram_reg_i_31__3_1[17]),
        .I3(ram_reg_i_31__3_0[17]),
        .O(ram_reg_i_52__0_n_7));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_53
       (.I0(ram_reg_i_30__2_0[20]),
        .I1(frequency_1_V_q0[20]),
        .I2(DOADO[20]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[21]),
        .I5(D[21]),
        .O(ram_reg_i_53_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_53__0
       (.I0(ram_reg_i_31__3_0[22]),
        .I1(ram_reg_i_31__3_1[22]),
        .I2(ram_reg_i_31__3_0[23]),
        .I3(ram_reg_i_31__3_1[23]),
        .O(ram_reg_i_53__0_n_7));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_54
       (.I0(ram_reg_i_30__2_0[18]),
        .I1(frequency_1_V_q0[18]),
        .I2(DOADO[18]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[19]),
        .I5(D[19]),
        .O(ram_reg_i_54_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_54__0
       (.I0(ram_reg_i_31__3_0[20]),
        .I1(ram_reg_i_31__3_1[20]),
        .I2(ram_reg_i_31__3_0[21]),
        .I3(ram_reg_i_31__3_1[21]),
        .O(ram_reg_i_54__0_n_7));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_55
       (.I0(ram_reg_i_30__2_0[16]),
        .I1(frequency_1_V_q0[16]),
        .I2(DOADO[16]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[17]),
        .I5(D[17]),
        .O(ram_reg_i_55_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_55__0
       (.I0(ram_reg_i_31__3_0[18]),
        .I1(ram_reg_i_31__3_1[18]),
        .I2(ram_reg_i_31__3_0[19]),
        .I3(ram_reg_i_31__3_1[19]),
        .O(ram_reg_i_55__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_56__0
       (.I0(ram_reg_i_31__3_0[16]),
        .I1(ram_reg_i_31__3_1[16]),
        .I2(ram_reg_i_31__3_0[17]),
        .I3(ram_reg_i_31__3_1[17]),
        .O(ram_reg_i_56__0_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_57__0
       (.I0(ram_reg_i_32__3_0[6]),
        .I1(ram_reg_i_32__3_1[6]),
        .I2(ram_reg_i_32__3_1[7]),
        .I3(ram_reg_i_32__3_0[7]),
        .O(ram_reg_i_57__0_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_58__1
       (.I0(ram_reg_i_32__3_0[4]),
        .I1(ram_reg_i_32__3_1[4]),
        .I2(ram_reg_i_32__3_1[5]),
        .I3(ram_reg_i_32__3_0[5]),
        .O(ram_reg_i_58__1_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_59__1
       (.I0(ram_reg_i_32__3_0[2]),
        .I1(ram_reg_i_32__3_1[2]),
        .I2(ram_reg_i_32__3_1[3]),
        .I3(ram_reg_i_32__3_0[3]),
        .O(ram_reg_i_59__1_n_7));
  LUT6 #(
    .INIT(64'hF0F7F7F7F0808080)) 
    ram_reg_i_5__14
       (.I0(p_7_in),
        .I1(Q[2]),
        .I2(ram_reg_i_30__3_0[4]),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(ram_reg_i_30__3_0[0]),
        .I5(ram_reg_1[4]),
        .O(frequency_1_V_address0[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_60__0
       (.I0(ram_reg_i_32__3_0[0]),
        .I1(ram_reg_i_32__3_1[0]),
        .I2(ram_reg_i_32__3_1[1]),
        .I3(ram_reg_i_32__3_0[1]),
        .O(ram_reg_i_60__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_61__0
       (.I0(ram_reg_i_32__3_0[6]),
        .I1(ram_reg_i_32__3_1[6]),
        .I2(ram_reg_i_32__3_0[7]),
        .I3(ram_reg_i_32__3_1[7]),
        .O(ram_reg_i_61__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_62__0
       (.I0(ram_reg_i_32__3_0[4]),
        .I1(ram_reg_i_32__3_1[4]),
        .I2(ram_reg_i_32__3_0[5]),
        .I3(ram_reg_i_32__3_1[5]),
        .O(ram_reg_i_62__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_63__0
       (.I0(ram_reg_i_32__3_0[2]),
        .I1(ram_reg_i_32__3_1[2]),
        .I2(ram_reg_i_32__3_0[3]),
        .I3(ram_reg_i_32__3_1[3]),
        .O(ram_reg_i_63__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_64
       (.I0(ram_reg_i_32__3_0[0]),
        .I1(ram_reg_i_32__3_1[0]),
        .I2(ram_reg_i_32__3_0[1]),
        .I3(ram_reg_i_32__3_1[1]),
        .O(ram_reg_i_64_n_7));
  CARRY4 ram_reg_i_64__0
       (.CI(1'b0),
        .CO({ram_reg_i_64__0_n_7,ram_reg_i_64__0_n_8,ram_reg_i_64__0_n_9,ram_reg_i_64__0_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_73_n_7,ram_reg_i_74_n_7,ram_reg_i_75_n_7,ram_reg_i_76_n_7}),
        .O(NLW_ram_reg_i_64__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_77_n_7,ram_reg_i_78_n_7,ram_reg_i_79_n_7,ram_reg_i_80_n_7}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_65
       (.I0(ram_reg_i_30__2_0[14]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[14]),
        .I3(frequency_1_V_q0[14]),
        .I4(D[15]),
        .I5(ram_reg_i_30__2_0[15]),
        .O(ram_reg_i_65_n_7));
  CARRY4 ram_reg_i_65__0
       (.CI(1'b0),
        .CO({ram_reg_i_65__0_n_7,ram_reg_i_65__0_n_8,ram_reg_i_65__0_n_9,ram_reg_i_65__0_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_74__0_n_7,ram_reg_i_75__0_n_7,ram_reg_i_76__0_n_7,ram_reg_i_77__0_n_7}),
        .O(NLW_ram_reg_i_65__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_78__0_n_7,ram_reg_i_79__0_n_7,ram_reg_i_80__0_n_7,ram_reg_i_81_n_7}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_66
       (.I0(ram_reg_i_30__2_0[12]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[12]),
        .I3(frequency_1_V_q0[12]),
        .I4(D[13]),
        .I5(ram_reg_i_30__2_0[13]),
        .O(ram_reg_i_66_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_66__0
       (.I0(ram_reg_i_31__3_0[14]),
        .I1(ram_reg_i_31__3_1[14]),
        .I2(ram_reg_i_31__3_1[15]),
        .I3(ram_reg_i_31__3_0[15]),
        .O(ram_reg_i_66__0_n_7));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_67
       (.I0(ram_reg_i_30__2_0[10]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[10]),
        .I3(frequency_1_V_q0[10]),
        .I4(D[11]),
        .I5(ram_reg_i_30__2_0[11]),
        .O(ram_reg_i_67_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_67__0
       (.I0(ram_reg_i_31__3_0[12]),
        .I1(ram_reg_i_31__3_1[12]),
        .I2(ram_reg_i_31__3_1[13]),
        .I3(ram_reg_i_31__3_0[13]),
        .O(ram_reg_i_67__0_n_7));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_68
       (.I0(ram_reg_i_30__2_0[8]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[8]),
        .I3(frequency_1_V_q0[8]),
        .I4(D[9]),
        .I5(ram_reg_i_30__2_0[9]),
        .O(ram_reg_i_68_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_68__0
       (.I0(ram_reg_i_31__3_0[10]),
        .I1(ram_reg_i_31__3_1[10]),
        .I2(ram_reg_i_31__3_1[11]),
        .I3(ram_reg_i_31__3_0[11]),
        .O(ram_reg_i_68__0_n_7));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_69
       (.I0(ram_reg_i_30__2_0[14]),
        .I1(frequency_1_V_q0[14]),
        .I2(DOADO[14]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[15]),
        .I5(D[15]),
        .O(ram_reg_i_69_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_69__0
       (.I0(ram_reg_i_31__3_0[8]),
        .I1(ram_reg_i_31__3_1[8]),
        .I2(ram_reg_i_31__3_1[9]),
        .I3(ram_reg_i_31__3_0[9]),
        .O(ram_reg_i_69__0_n_7));
  LUT6 #(
    .INIT(64'hF0F7F7F7F0808080)) 
    ram_reg_i_6__14
       (.I0(p_7_in),
        .I1(Q[2]),
        .I2(ram_reg_i_30__3_0[3]),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(ram_reg_i_30__3_0[0]),
        .I5(ram_reg_1[3]),
        .O(frequency_1_V_address0[2]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_70
       (.I0(ram_reg_i_30__2_0[12]),
        .I1(frequency_1_V_q0[12]),
        .I2(DOADO[12]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[13]),
        .I5(D[13]),
        .O(ram_reg_i_70_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_70__0
       (.I0(ram_reg_i_31__3_0[14]),
        .I1(ram_reg_i_31__3_1[14]),
        .I2(ram_reg_i_31__3_0[15]),
        .I3(ram_reg_i_31__3_1[15]),
        .O(ram_reg_i_70__0_n_7));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_71
       (.I0(ram_reg_i_30__2_0[10]),
        .I1(frequency_1_V_q0[10]),
        .I2(DOADO[10]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[11]),
        .I5(D[11]),
        .O(ram_reg_i_71_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_71__0
       (.I0(ram_reg_i_31__3_0[12]),
        .I1(ram_reg_i_31__3_1[12]),
        .I2(ram_reg_i_31__3_0[13]),
        .I3(ram_reg_i_31__3_1[13]),
        .O(ram_reg_i_71__0_n_7));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_72
       (.I0(ram_reg_i_30__2_0[8]),
        .I1(frequency_1_V_q0[8]),
        .I2(DOADO[8]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[9]),
        .I5(D[9]),
        .O(ram_reg_i_72_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_72__0
       (.I0(ram_reg_i_31__3_0[10]),
        .I1(ram_reg_i_31__3_1[10]),
        .I2(ram_reg_i_31__3_0[11]),
        .I3(ram_reg_i_31__3_1[11]),
        .O(ram_reg_i_72__0_n_7));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_73
       (.I0(ram_reg_i_30__2_0[6]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[6]),
        .I3(frequency_1_V_q0[6]),
        .I4(D[7]),
        .I5(ram_reg_i_30__2_0[7]),
        .O(ram_reg_i_73_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_73__0
       (.I0(ram_reg_i_31__3_0[8]),
        .I1(ram_reg_i_31__3_1[8]),
        .I2(ram_reg_i_31__3_0[9]),
        .I3(ram_reg_i_31__3_1[9]),
        .O(ram_reg_i_73__0_n_7));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_74
       (.I0(ram_reg_i_30__2_0[4]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[4]),
        .I3(frequency_1_V_q0[4]),
        .I4(D[5]),
        .I5(ram_reg_i_30__2_0[5]),
        .O(ram_reg_i_74_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_74__0
       (.I0(ram_reg_i_31__3_0[6]),
        .I1(ram_reg_i_31__3_1[6]),
        .I2(ram_reg_i_31__3_1[7]),
        .I3(ram_reg_i_31__3_0[7]),
        .O(ram_reg_i_74__0_n_7));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_75
       (.I0(ram_reg_i_30__2_0[2]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[2]),
        .I3(frequency_1_V_q0[2]),
        .I4(D[3]),
        .I5(ram_reg_i_30__2_0[3]),
        .O(ram_reg_i_75_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_75__0
       (.I0(ram_reg_i_31__3_0[4]),
        .I1(ram_reg_i_31__3_1[4]),
        .I2(ram_reg_i_31__3_1[5]),
        .I3(ram_reg_i_31__3_0[5]),
        .O(ram_reg_i_75__0_n_7));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    ram_reg_i_76
       (.I0(ram_reg_i_30__2_0[0]),
        .I1(ram_reg_1[0]),
        .I2(DOADO[0]),
        .I3(frequency_1_V_q0[0]),
        .I4(D[1]),
        .I5(ram_reg_i_30__2_0[1]),
        .O(ram_reg_i_76_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_76__0
       (.I0(ram_reg_i_31__3_0[2]),
        .I1(ram_reg_i_31__3_1[2]),
        .I2(ram_reg_i_31__3_1[3]),
        .I3(ram_reg_i_31__3_0[3]),
        .O(ram_reg_i_76__0_n_7));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_77
       (.I0(ram_reg_i_30__2_0[6]),
        .I1(frequency_1_V_q0[6]),
        .I2(DOADO[6]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[7]),
        .I5(D[7]),
        .O(ram_reg_i_77_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_77__0
       (.I0(ram_reg_i_31__3_0[0]),
        .I1(ram_reg_i_31__3_1[0]),
        .I2(ram_reg_i_31__3_1[1]),
        .I3(ram_reg_i_31__3_0[1]),
        .O(ram_reg_i_77__0_n_7));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_78
       (.I0(ram_reg_i_30__2_0[4]),
        .I1(frequency_1_V_q0[4]),
        .I2(DOADO[4]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[5]),
        .I5(D[5]),
        .O(ram_reg_i_78_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_78__0
       (.I0(ram_reg_i_31__3_0[6]),
        .I1(ram_reg_i_31__3_1[6]),
        .I2(ram_reg_i_31__3_0[7]),
        .I3(ram_reg_i_31__3_1[7]),
        .O(ram_reg_i_78__0_n_7));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_79
       (.I0(ram_reg_i_30__2_0[2]),
        .I1(frequency_1_V_q0[2]),
        .I2(DOADO[2]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[3]),
        .I5(D[3]),
        .O(ram_reg_i_79_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_79__0
       (.I0(ram_reg_i_31__3_0[4]),
        .I1(ram_reg_i_31__3_1[4]),
        .I2(ram_reg_i_31__3_0[5]),
        .I3(ram_reg_i_31__3_1[5]),
        .O(ram_reg_i_79__0_n_7));
  LUT6 #(
    .INIT(64'hF0F7F7F7F0808080)) 
    ram_reg_i_7__12
       (.I0(p_7_in),
        .I1(Q[2]),
        .I2(ram_reg_i_30__3_0[2]),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(ram_reg_i_30__3_0[0]),
        .I5(ram_reg_1[2]),
        .O(frequency_1_V_address0[1]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    ram_reg_i_80
       (.I0(ram_reg_i_30__2_0[0]),
        .I1(frequency_1_V_q0[0]),
        .I2(DOADO[0]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_i_30__2_0[1]),
        .I5(D[1]),
        .O(ram_reg_i_80_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_80__0
       (.I0(ram_reg_i_31__3_0[2]),
        .I1(ram_reg_i_31__3_1[2]),
        .I2(ram_reg_i_31__3_0[3]),
        .I3(ram_reg_i_31__3_1[3]),
        .O(ram_reg_i_80__0_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_81
       (.I0(ram_reg_i_31__3_0[0]),
        .I1(ram_reg_i_31__3_1[0]),
        .I2(ram_reg_i_31__3_0[1]),
        .I3(ram_reg_i_31__3_1[1]),
        .O(ram_reg_i_81_n_7));
  LUT6 #(
    .INIT(64'hF0F7F7F7F0808080)) 
    ram_reg_i_8__12
       (.I0(p_7_in),
        .I1(Q[2]),
        .I2(ram_reg_i_30__3_0[1]),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(ram_reg_i_30__3_0[0]),
        .I5(ram_reg_1[1]),
        .O(frequency_1_V_address0[0]));
  LUT6 #(
    .INIT(64'hACACACACCCCCACCC)) 
    ram_reg_i_9__13
       (.I0(add_ln209_fu_704_p2[31]),
        .I1(add_ln209_1_fu_675_p2[31]),
        .I2(ram_reg_i_30__3_0[0]),
        .I3(\extLd_loc_read_reg_734_reg[8] ),
        .I4(\s_1_1_i_i_reg_345_reg[30] ),
        .I5(\t_V_4_reg_370_reg[6] ),
        .O(ram_reg_i_9__13_n_7));
  LUT3 #(
    .INIT(8'h78)) 
    ram_reg_i_9__14
       (.I0(ram_reg_i_50__1_n_7),
        .I1(ram_reg_1[6]),
        .I2(ram_reg_1[7]),
        .O(ADDRBWRADDR[6]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d256_A" *) 
module design_1_huffman_encoding_0_1_fifo_w32_d256_A
   (sorted_copy1_1_chann_full_n,
    if_dout,
    sorted_copy1_1_chann_empty_n,
    Q,
    sorted_copy1_0_chann_full_n,
    ap_clk,
    if_din,
    WEBWE,
    SS,
    empty_n_reg_0,
    ap_rst_n,
    create_tree_U0_in_frequency_V_read);
  output sorted_copy1_1_chann_full_n;
  output [31:0]if_dout;
  output sorted_copy1_1_chann_empty_n;
  input [0:0]Q;
  input sorted_copy1_0_chann_full_n;
  input ap_clk;
  input [31:0]if_din;
  input [0:0]WEBWE;
  input [0:0]SS;
  input empty_n_reg_0;
  input ap_rst_n;
  input create_tree_U0_in_frequency_V_read;

  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire create_tree_U0_in_frequency_V_read;
  wire \dout_buf[0]_i_1_n_7 ;
  wire \dout_buf[10]_i_1_n_7 ;
  wire \dout_buf[11]_i_1_n_7 ;
  wire \dout_buf[12]_i_1_n_7 ;
  wire \dout_buf[13]_i_1_n_7 ;
  wire \dout_buf[14]_i_1_n_7 ;
  wire \dout_buf[15]_i_1_n_7 ;
  wire \dout_buf[16]_i_1_n_7 ;
  wire \dout_buf[17]_i_1_n_7 ;
  wire \dout_buf[18]_i_1_n_7 ;
  wire \dout_buf[19]_i_1_n_7 ;
  wire \dout_buf[1]_i_1_n_7 ;
  wire \dout_buf[20]_i_1_n_7 ;
  wire \dout_buf[21]_i_1_n_7 ;
  wire \dout_buf[22]_i_1_n_7 ;
  wire \dout_buf[23]_i_1_n_7 ;
  wire \dout_buf[24]_i_1_n_7 ;
  wire \dout_buf[25]_i_1_n_7 ;
  wire \dout_buf[26]_i_1_n_7 ;
  wire \dout_buf[27]_i_1_n_7 ;
  wire \dout_buf[28]_i_1_n_7 ;
  wire \dout_buf[29]_i_1_n_7 ;
  wire \dout_buf[2]_i_1_n_7 ;
  wire \dout_buf[30]_i_1_n_7 ;
  wire \dout_buf[31]_i_2_n_7 ;
  wire \dout_buf[3]_i_1_n_7 ;
  wire \dout_buf[4]_i_1_n_7 ;
  wire \dout_buf[5]_i_1_n_7 ;
  wire \dout_buf[6]_i_1_n_7 ;
  wire \dout_buf[7]_i_1_n_7 ;
  wire \dout_buf[8]_i_1_n_7 ;
  wire \dout_buf[9]_i_1_n_7 ;
  wire dout_valid_i_1__1_n_7;
  wire empty_n;
  wire empty_n_i_1__5_n_7;
  wire empty_n_i_2__1_n_7;
  wire empty_n_i_4__0_n_7;
  wire empty_n_reg_0;
  wire full_n_i_1__5_n_7;
  wire full_n_i_3__1_n_7;
  wire [31:0]if_din;
  wire [31:0]if_dout;
  wire mem_reg_i_10__1_n_7;
  wire mem_reg_i_9__1_n_7;
  wire p_1_in;
  wire pop;
  wire push;
  wire [31:0]q_buf;
  wire [31:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__1_n_7;
  wire sorted_copy1_0_chann_full_n;
  wire sorted_copy1_1_chann_empty_n;
  wire sorted_copy1_1_chann_full_n;
  wire \usedw[0]_i_1__1_n_7 ;
  wire \usedw[4]_i_2__1_n_7 ;
  wire \usedw[4]_i_3__1_n_7 ;
  wire \usedw[4]_i_4__1_n_7 ;
  wire \usedw[4]_i_5__1_n_7 ;
  wire \usedw[4]_i_6__1_n_7 ;
  wire \usedw[7]_i_1__1_n_7 ;
  wire \usedw[7]_i_3__1_n_7 ;
  wire \usedw[7]_i_4__1_n_7 ;
  wire \usedw[7]_i_5__1_n_7 ;
  wire [7:0]usedw_reg;
  wire \usedw_reg[4]_i_1__1_n_10 ;
  wire \usedw_reg[4]_i_1__1_n_11 ;
  wire \usedw_reg[4]_i_1__1_n_12 ;
  wire \usedw_reg[4]_i_1__1_n_13 ;
  wire \usedw_reg[4]_i_1__1_n_14 ;
  wire \usedw_reg[4]_i_1__1_n_7 ;
  wire \usedw_reg[4]_i_1__1_n_8 ;
  wire \usedw_reg[4]_i_1__1_n_9 ;
  wire \usedw_reg[7]_i_2__1_n_10 ;
  wire \usedw_reg[7]_i_2__1_n_12 ;
  wire \usedw_reg[7]_i_2__1_n_13 ;
  wire \usedw_reg[7]_i_2__1_n_14 ;
  wire \usedw_reg[7]_i_2__1_n_9 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__1_n_7 ;
  wire \waddr[1]_i_1__1_n_7 ;
  wire \waddr[2]_i_1__1_n_7 ;
  wire \waddr[3]_i_1__1_n_7 ;
  wire \waddr[4]_i_1__2_n_7 ;
  wire \waddr[5]_i_1__1_n_7 ;
  wire \waddr[6]_i_1__1_n_7 ;
  wire \waddr[6]_i_2__1_n_7 ;
  wire \waddr[7]_i_2__1_n_7 ;
  wire \waddr[7]_i_3__1_n_7 ;
  wire \waddr[7]_i_4__1_n_7 ;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dout_buf[31]_i_1 
       (.I0(mem_reg_i_10__1_n_7),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_2 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_7 ),
        .Q(if_dout[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_7 ),
        .Q(if_dout[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_7 ),
        .Q(if_dout[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_7 ),
        .Q(if_dout[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_7 ),
        .Q(if_dout[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_7 ),
        .Q(if_dout[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_7 ),
        .Q(if_dout[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_7 ),
        .Q(if_dout[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_7 ),
        .Q(if_dout[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_7 ),
        .Q(if_dout[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_7 ),
        .Q(if_dout[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_7 ),
        .Q(if_dout[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_7 ),
        .Q(if_dout[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_7 ),
        .Q(if_dout[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_7 ),
        .Q(if_dout[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_7 ),
        .Q(if_dout[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_7 ),
        .Q(if_dout[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_7 ),
        .Q(if_dout[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_7 ),
        .Q(if_dout[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_7 ),
        .Q(if_dout[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_7 ),
        .Q(if_dout[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_7 ),
        .Q(if_dout[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_7 ),
        .Q(if_dout[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_7 ),
        .Q(if_dout[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_2_n_7 ),
        .Q(if_dout[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_7 ),
        .Q(if_dout[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_7 ),
        .Q(if_dout[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_7 ),
        .Q(if_dout[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_7 ),
        .Q(if_dout[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_7 ),
        .Q(if_dout[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_7 ),
        .Q(if_dout[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_7 ),
        .Q(if_dout[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    dout_valid_i_1__1
       (.I0(sorted_copy1_1_chann_empty_n),
        .I1(empty_n),
        .I2(create_tree_U0_in_frequency_V_read),
        .O(dout_valid_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_7),
        .Q(sorted_copy1_1_chann_empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1__5
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2__1_n_7),
        .I2(empty_n_reg_0),
        .I3(mem_reg_i_10__1_n_7),
        .I4(empty_n),
        .O(empty_n_i_1__5_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_2__1
       (.I0(usedw_reg[5]),
        .I1(empty_n_i_4__0_n_7),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[4]),
        .I4(usedw_reg[2]),
        .I5(usedw_reg[1]),
        .O(empty_n_i_2__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_4__0
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(empty_n_i_4__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_7),
        .Q(empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hDFFFFFFF5F5F5F5F)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(mem_reg_i_10__1_n_7),
        .I3(Q),
        .I4(sorted_copy1_0_chann_full_n),
        .I5(sorted_copy1_1_chann_full_n),
        .O(full_n_i_1__5_n_7));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    full_n_i_2__2
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[0]),
        .I2(full_n_i_3__1_n_7),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_3__1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[5]),
        .I4(usedw_reg[3]),
        .I5(usedw_reg[2]),
        .O(full_n_i_3__1_n_7));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_7),
        .Q(sorted_copy1_1_chann_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(if_din[15:0]),
        .DIBDI(if_din[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(sorted_copy1_1_chann_full_n),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    mem_reg_i_10__1
       (.I0(sorted_copy1_1_chann_empty_n),
        .I1(create_tree_U0_in_frequency_V_read),
        .I2(empty_n),
        .O(mem_reg_i_10__1_n_7));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_1__1
       (.I0(raddr[6]),
        .I1(mem_reg_i_9__1_n_7),
        .I2(raddr[5]),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_2__1
       (.I0(raddr[5]),
        .I1(mem_reg_i_9__1_n_7),
        .I2(raddr[6]),
        .O(rnext[6]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_3__1
       (.I0(mem_reg_i_9__1_n_7),
        .I1(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4__1
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(mem_reg_i_10__1_n_7),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_i_5__1
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(mem_reg_i_10__1_n_7),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_6__1
       (.I0(raddr[1]),
        .I1(mem_reg_i_10__1_n_7),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_7__1
       (.I0(raddr[0]),
        .I1(mem_reg_i_10__1_n_7),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_8__1
       (.I0(mem_reg_i_10__1_n_7),
        .I1(raddr[0]),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_i_9__1
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(mem_reg_i_10__1_n_7),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_9__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[24]),
        .Q(q_tmp[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[25]),
        .Q(q_tmp[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[26]),
        .Q(q_tmp[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[27]),
        .Q(q_tmp[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[28]),
        .Q(q_tmp[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[29]),
        .Q(q_tmp[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[30]),
        .Q(q_tmp[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[31]),
        .Q(q_tmp[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT5 #(
    .INIT(32'h01100000)) 
    show_ahead_i_1__1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .I2(mem_reg_i_10__1_n_7),
        .I3(usedw_reg[0]),
        .I4(show_ahead_i_2__1_n_7),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    show_ahead_i_2__1
       (.I0(empty_n_reg_0),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[1]),
        .I4(usedw_reg[2]),
        .I5(usedw_reg[3]),
        .O(show_ahead_i_2__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__1 
       (.I0(usedw_reg[1]),
        .O(\usedw[4]_i_2__1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__1 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[4]_i_3__1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__1 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[4]_i_4__1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__1 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[4]_i_5__1_n_7 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \usedw[4]_i_6__1 
       (.I0(usedw_reg[1]),
        .I1(Q),
        .I2(sorted_copy1_0_chann_full_n),
        .I3(sorted_copy1_1_chann_full_n),
        .I4(mem_reg_i_10__1_n_7),
        .O(\usedw[4]_i_6__1_n_7 ));
  LUT4 #(
    .INIT(16'h807F)) 
    \usedw[7]_i_1__1 
       (.I0(sorted_copy1_1_chann_full_n),
        .I1(sorted_copy1_0_chann_full_n),
        .I2(Q),
        .I3(mem_reg_i_10__1_n_7),
        .O(\usedw[7]_i_1__1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__1 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_3__1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__1 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_4__1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__1 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[7]_i_5__1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_7 ),
        .D(\usedw[0]_i_1__1_n_7 ),
        .Q(usedw_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_7 ),
        .D(\usedw_reg[4]_i_1__1_n_14 ),
        .Q(usedw_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_7 ),
        .D(\usedw_reg[4]_i_1__1_n_13 ),
        .Q(usedw_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_7 ),
        .D(\usedw_reg[4]_i_1__1_n_12 ),
        .Q(usedw_reg[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_7 ),
        .D(\usedw_reg[4]_i_1__1_n_11 ),
        .Q(usedw_reg[4]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__1_n_7 ,\usedw_reg[4]_i_1__1_n_8 ,\usedw_reg[4]_i_1__1_n_9 ,\usedw_reg[4]_i_1__1_n_10 }),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],\usedw[4]_i_2__1_n_7 }),
        .O({\usedw_reg[4]_i_1__1_n_11 ,\usedw_reg[4]_i_1__1_n_12 ,\usedw_reg[4]_i_1__1_n_13 ,\usedw_reg[4]_i_1__1_n_14 }),
        .S({\usedw[4]_i_3__1_n_7 ,\usedw[4]_i_4__1_n_7 ,\usedw[4]_i_5__1_n_7 ,\usedw[4]_i_6__1_n_7 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_7 ),
        .D(\usedw_reg[7]_i_2__1_n_14 ),
        .Q(usedw_reg[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_7 ),
        .D(\usedw_reg[7]_i_2__1_n_13 ),
        .Q(usedw_reg[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_7 ),
        .D(\usedw_reg[7]_i_2__1_n_12 ),
        .Q(usedw_reg[7]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__1 
       (.CI(\usedw_reg[4]_i_1__1_n_7 ),
        .CO({\NLW_usedw_reg[7]_i_2__1_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__1_n_9 ,\usedw_reg[7]_i_2__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__1_O_UNCONNECTED [3],\usedw_reg[7]_i_2__1_n_12 ,\usedw_reg[7]_i_2__1_n_13 ,\usedw_reg[7]_i_2__1_n_14 }),
        .S({1'b0,\usedw[7]_i_3__1_n_7 ,\usedw[7]_i_4__1_n_7 ,\usedw[7]_i_5__1_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__2_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__1_n_7 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__1_n_7 ));
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[7]_i_1__1 
       (.I0(sorted_copy1_1_chann_full_n),
        .I1(sorted_copy1_0_chann_full_n),
        .I2(Q),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__1 
       (.I0(\waddr[7]_i_3__1_n_7 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__1_n_7 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__1_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__1_n_7 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_7 ),
        .Q(waddr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__1_n_7 ),
        .Q(waddr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__1_n_7 ),
        .Q(waddr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__1_n_7 ),
        .Q(waddr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__2_n_7 ),
        .Q(waddr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_7 ),
        .Q(waddr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_7 ),
        .Q(waddr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__1_n_7 ),
        .Q(waddr[7]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w41_d256_A" *) 
module design_1_huffman_encoding_0_1_fifo_w41_d256_A
   (stream_buffer_0_chan_full_n,
    SS,
    stream_buffer_0_chan_empty_n,
    E,
    \dout_buf_reg[40]_0 ,
    ap_clk,
    D,
    Loop_read_stream_pro_U0_stream_buffer_0_write,
    \usedw_reg[0]_0 ,
    Q,
    ap_rst_n,
    filter_U0_in_data_V_read,
    \waddr_reg[0]_0 );
  output stream_buffer_0_chan_full_n;
  output [0:0]SS;
  output stream_buffer_0_chan_empty_n;
  output [0:0]E;
  output [40:0]\dout_buf_reg[40]_0 ;
  input ap_clk;
  input [40:0]D;
  input Loop_read_stream_pro_U0_stream_buffer_0_write;
  input \usedw_reg[0]_0 ;
  input [0:0]Q;
  input ap_rst_n;
  input filter_U0_in_data_V_read;
  input [0:0]\waddr_reg[0]_0 ;

  wire [40:0]D;
  wire [0:0]E;
  wire Loop_read_stream_pro_U0_stream_buffer_0_write;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_buf[0]_i_1_n_7 ;
  wire \dout_buf[10]_i_1_n_7 ;
  wire \dout_buf[11]_i_1_n_7 ;
  wire \dout_buf[12]_i_1_n_7 ;
  wire \dout_buf[13]_i_1_n_7 ;
  wire \dout_buf[14]_i_1_n_7 ;
  wire \dout_buf[15]_i_1_n_7 ;
  wire \dout_buf[16]_i_1_n_7 ;
  wire \dout_buf[17]_i_1_n_7 ;
  wire \dout_buf[18]_i_1_n_7 ;
  wire \dout_buf[19]_i_1_n_7 ;
  wire \dout_buf[1]_i_1_n_7 ;
  wire \dout_buf[20]_i_1_n_7 ;
  wire \dout_buf[21]_i_1_n_7 ;
  wire \dout_buf[22]_i_1_n_7 ;
  wire \dout_buf[23]_i_1_n_7 ;
  wire \dout_buf[24]_i_1_n_7 ;
  wire \dout_buf[25]_i_1_n_7 ;
  wire \dout_buf[26]_i_1_n_7 ;
  wire \dout_buf[27]_i_1_n_7 ;
  wire \dout_buf[28]_i_1_n_7 ;
  wire \dout_buf[29]_i_1_n_7 ;
  wire \dout_buf[2]_i_1_n_7 ;
  wire \dout_buf[30]_i_1_n_7 ;
  wire \dout_buf[31]_i_1_n_7 ;
  wire \dout_buf[32]_i_1_n_7 ;
  wire \dout_buf[33]_i_1_n_7 ;
  wire \dout_buf[34]_i_1_n_7 ;
  wire \dout_buf[35]_i_1_n_7 ;
  wire \dout_buf[36]_i_1_n_7 ;
  wire \dout_buf[37]_i_1_n_7 ;
  wire \dout_buf[38]_i_1_n_7 ;
  wire \dout_buf[39]_i_1_n_7 ;
  wire \dout_buf[3]_i_1_n_7 ;
  wire \dout_buf[40]_i_2_n_7 ;
  wire \dout_buf[4]_i_1_n_7 ;
  wire \dout_buf[5]_i_1_n_7 ;
  wire \dout_buf[6]_i_1_n_7 ;
  wire \dout_buf[7]_i_1_n_7 ;
  wire \dout_buf[8]_i_1_n_7 ;
  wire \dout_buf[9]_i_1_n_7 ;
  wire [40:0]\dout_buf_reg[40]_0 ;
  wire dout_valid_i_1_n_7;
  wire empty_n;
  wire empty_n_i_1__3_n_7;
  wire empty_n_i_2_n_7;
  wire empty_n_i_3_n_7;
  wire filter_U0_in_data_V_read;
  wire full_n_i_1__3_n_7;
  wire full_n_i_3_n_7;
  wire mem_reg_i_10_n_7;
  wire mem_reg_i_11_n_7;
  wire mem_reg_i_12_n_7;
  wire p_1_in;
  wire pop;
  wire [40:0]q_buf;
  wire [40:0]q_tmp;
  wire [7:0]raddr;
  wire ram_reg_i_10__8_n_7;
  wire ram_reg_i_4__7_n_7;
  wire ram_reg_i_5__7_n_7;
  wire ram_reg_i_6__7_n_7;
  wire ram_reg_i_7__6_n_7;
  wire ram_reg_i_8__6_n_7;
  wire ram_reg_i_9__8_n_7;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_7;
  wire show_ahead_i_3_n_7;
  wire stream_buffer_0_chan_empty_n;
  wire stream_buffer_0_chan_full_n;
  wire \usedw[0]_i_1_n_7 ;
  wire \usedw[4]_i_2_n_7 ;
  wire \usedw[4]_i_3_n_7 ;
  wire \usedw[4]_i_4_n_7 ;
  wire \usedw[4]_i_5_n_7 ;
  wire \usedw[4]_i_6_n_7 ;
  wire \usedw[4]_i_7_n_7 ;
  wire \usedw[7]_i_1_n_7 ;
  wire \usedw[7]_i_3_n_7 ;
  wire \usedw[7]_i_4_n_7 ;
  wire \usedw[7]_i_5_n_7 ;
  wire [7:0]usedw_reg;
  wire \usedw_reg[0]_0 ;
  wire \usedw_reg[4]_i_1_n_10 ;
  wire \usedw_reg[4]_i_1_n_11 ;
  wire \usedw_reg[4]_i_1_n_12 ;
  wire \usedw_reg[4]_i_1_n_13 ;
  wire \usedw_reg[4]_i_1_n_14 ;
  wire \usedw_reg[4]_i_1_n_7 ;
  wire \usedw_reg[4]_i_1_n_8 ;
  wire \usedw_reg[4]_i_1_n_9 ;
  wire \usedw_reg[7]_i_2_n_10 ;
  wire \usedw_reg[7]_i_2_n_12 ;
  wire \usedw_reg[7]_i_2_n_13 ;
  wire \usedw_reg[7]_i_2_n_14 ;
  wire \usedw_reg[7]_i_2_n_9 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_7 ;
  wire \waddr[1]_i_1_n_7 ;
  wire \waddr[2]_i_1_n_7 ;
  wire \waddr[3]_i_1_n_7 ;
  wire \waddr[4]_i_1__0_n_7 ;
  wire \waddr[5]_i_1_n_7 ;
  wire \waddr[6]_i_1_n_7 ;
  wire \waddr[6]_i_2_n_7 ;
  wire \waddr[7]_i_2_n_7 ;
  wire \waddr[7]_i_3_n_7 ;
  wire \waddr[7]_i_4_n_7 ;
  wire [0:0]\waddr_reg[0]_0 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:9]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair816" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair816" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair817" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[32]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair818" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[33]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair817" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[36]_i_1 
       (.I0(q_tmp[36]),
        .I1(q_buf[36]),
        .I2(show_ahead),
        .O(\dout_buf[36]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[37]_i_1 
       (.I0(q_tmp[37]),
        .I1(q_buf[37]),
        .I2(show_ahead),
        .O(\dout_buf[37]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair818" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[38]_i_1 
       (.I0(q_tmp[38]),
        .I1(q_buf[38]),
        .I2(show_ahead),
        .O(\dout_buf[38]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[39]_i_1 
       (.I0(q_tmp[39]),
        .I1(q_buf[39]),
        .I2(show_ahead),
        .O(\dout_buf[39]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \dout_buf[40]_i_1 
       (.I0(empty_n),
        .I1(\usedw_reg[0]_0 ),
        .I2(Q),
        .I3(stream_buffer_0_chan_empty_n),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[40]_i_2 
       (.I0(q_tmp[40]),
        .I1(q_buf[40]),
        .I2(show_ahead),
        .O(\dout_buf[40]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [32]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [33]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [34]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [35]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[36]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [36]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[37]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [37]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[38]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [38]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[39]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [39]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[40]_i_2_n_7 ),
        .Q(\dout_buf_reg[40]_0 [40]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_7 ),
        .Q(\dout_buf_reg[40]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    dout_valid_i_1
       (.I0(empty_n),
        .I1(\usedw_reg[0]_0 ),
        .I2(Q),
        .I3(stream_buffer_0_chan_empty_n),
        .O(dout_valid_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_7),
        .Q(stream_buffer_0_chan_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFDDDF0000DDD)) 
    empty_n_i_1__3
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2_n_7),
        .I2(stream_buffer_0_chan_full_n),
        .I3(Loop_read_stream_pro_U0_stream_buffer_0_write),
        .I4(mem_reg_i_12_n_7),
        .I5(empty_n),
        .O(empty_n_i_1__3_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_2
       (.I0(usedw_reg[5]),
        .I1(empty_n_i_3_n_7),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[4]),
        .I4(usedw_reg[2]),
        .I5(usedw_reg[1]),
        .O(empty_n_i_2_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_3
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(empty_n_i_3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_7),
        .Q(empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT5 #(
    .INIT(32'hDF5FFF5F)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(mem_reg_i_12_n_7),
        .I3(stream_buffer_0_chan_full_n),
        .I4(Loop_read_stream_pro_U0_stream_buffer_0_write),
        .O(full_n_i_1__3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair819" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    full_n_i_2__0
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[0]),
        .I2(full_n_i_3_n_7),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_3
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[5]),
        .I4(usedw_reg[3]),
        .I5(usedw_reg[2]),
        .O(full_n_i_3_n_7));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_7),
        .Q(stream_buffer_0_chan_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d41" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d41" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10496" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "40" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "40" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(D[31:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,D[40:32]}),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(q_buf[31:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[31:9],q_buf[40:32]}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(stream_buffer_0_chan_full_n),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({Loop_read_stream_pro_U0_stream_buffer_0_write,Loop_read_stream_pro_U0_stream_buffer_0_write,Loop_read_stream_pro_U0_stream_buffer_0_write,Loop_read_stream_pro_U0_stream_buffer_0_write,Loop_read_stream_pro_U0_stream_buffer_0_write,Loop_read_stream_pro_U0_stream_buffer_0_write,Loop_read_stream_pro_U0_stream_buffer_0_write,Loop_read_stream_pro_U0_stream_buffer_0_write}));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_1
       (.I0(raddr[6]),
        .I1(raddr[4]),
        .I2(mem_reg_i_10_n_7),
        .I3(raddr[3]),
        .I4(raddr[5]),
        .I5(raddr[7]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h7F77FFFFFFFFFFFF)) 
    mem_reg_i_10
       (.I0(raddr[1]),
        .I1(empty_n),
        .I2(filter_U0_in_data_V_read),
        .I3(stream_buffer_0_chan_empty_n),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(mem_reg_i_10_n_7));
  LUT6 #(
    .INIT(64'h5DDDFFFFFFFFFFFF)) 
    mem_reg_i_11
       (.I0(raddr[0]),
        .I1(stream_buffer_0_chan_empty_n),
        .I2(Q),
        .I3(\usedw_reg[0]_0 ),
        .I4(empty_n),
        .I5(raddr[1]),
        .O(mem_reg_i_11_n_7));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT4 #(
    .INIT(16'h2AFF)) 
    mem_reg_i_12
       (.I0(stream_buffer_0_chan_empty_n),
        .I1(Q),
        .I2(\usedw_reg[0]_0 ),
        .I3(empty_n),
        .O(mem_reg_i_12_n_7));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_2
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(mem_reg_i_11_n_7),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .I5(raddr[6]),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_i_3
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(mem_reg_i_11_n_7),
        .I3(raddr[3]),
        .I4(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(mem_reg_i_12_n_7),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_i_5
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(mem_reg_i_12_n_7),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'h7F77FFFF80880000)) 
    mem_reg_i_6
       (.I0(raddr[1]),
        .I1(empty_n),
        .I2(filter_U0_in_data_V_read),
        .I3(stream_buffer_0_chan_empty_n),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h5DDDFFFFA2220000)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(stream_buffer_0_chan_empty_n),
        .I2(Q),
        .I3(\usedw_reg[0]_0 ),
        .I4(empty_n),
        .I5(raddr[1]),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h7F5580AA)) 
    mem_reg_i_8
       (.I0(empty_n),
        .I1(\usedw_reg[0]_0 ),
        .I2(Q),
        .I3(stream_buffer_0_chan_empty_n),
        .I4(raddr[0]),
        .O(rnext[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[32] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[32]),
        .Q(q_tmp[32]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[33] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[33]),
        .Q(q_tmp[33]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[34]),
        .Q(q_tmp[34]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[35]),
        .Q(q_tmp[35]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[36] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[36]),
        .Q(q_tmp[36]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[37] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[37]),
        .Q(q_tmp[37]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[38] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[38]),
        .Q(q_tmp[38]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[39] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[39]),
        .Q(q_tmp[39]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[40] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[40]),
        .Q(q_tmp[40]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_10__8
       (.I0(\dout_buf_reg[40]_0 [9]),
        .I1(\dout_buf_reg[40]_0 [8]),
        .I2(\dout_buf_reg[40]_0 [11]),
        .I3(\dout_buf_reg[40]_0 [10]),
        .O(ram_reg_i_10__8_n_7));
  LUT5 #(
    .INIT(32'h80808000)) 
    ram_reg_i_1__4
       (.I0(\usedw_reg[0]_0 ),
        .I1(Q),
        .I2(stream_buffer_0_chan_empty_n),
        .I3(ram_reg_i_4__7_n_7),
        .I4(ram_reg_i_5__7_n_7),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_4__7
       (.I0(\dout_buf_reg[40]_0 [26]),
        .I1(\dout_buf_reg[40]_0 [27]),
        .I2(\dout_buf_reg[40]_0 [24]),
        .I3(\dout_buf_reg[40]_0 [25]),
        .I4(ram_reg_i_6__7_n_7),
        .I5(\dout_buf_reg[40]_0 [30]),
        .O(ram_reg_i_4__7_n_7));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_5__7
       (.I0(ram_reg_i_7__6_n_7),
        .I1(\dout_buf_reg[40]_0 [22]),
        .I2(\dout_buf_reg[40]_0 [23]),
        .I3(\dout_buf_reg[40]_0 [20]),
        .I4(\dout_buf_reg[40]_0 [21]),
        .O(ram_reg_i_5__7_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_6__7
       (.I0(\dout_buf_reg[40]_0 [1]),
        .I1(\dout_buf_reg[40]_0 [0]),
        .I2(\dout_buf_reg[40]_0 [3]),
        .I3(\dout_buf_reg[40]_0 [2]),
        .I4(ram_reg_i_8__6_n_7),
        .I5(ram_reg_i_9__8_n_7),
        .O(ram_reg_i_6__7_n_7));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_7__6
       (.I0(\dout_buf_reg[40]_0 [31]),
        .I1(\dout_buf_reg[40]_0 [28]),
        .I2(\dout_buf_reg[40]_0 [29]),
        .I3(\dout_buf_reg[40]_0 [19]),
        .I4(\dout_buf_reg[40]_0 [18]),
        .O(ram_reg_i_7__6_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_8__6
       (.I0(\dout_buf_reg[40]_0 [14]),
        .I1(\dout_buf_reg[40]_0 [12]),
        .I2(\dout_buf_reg[40]_0 [13]),
        .I3(\dout_buf_reg[40]_0 [16]),
        .I4(\dout_buf_reg[40]_0 [17]),
        .I5(\dout_buf_reg[40]_0 [15]),
        .O(ram_reg_i_8__6_n_7));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_9__8
       (.I0(\dout_buf_reg[40]_0 [6]),
        .I1(\dout_buf_reg[40]_0 [7]),
        .I2(\dout_buf_reg[40]_0 [4]),
        .I3(\dout_buf_reg[40]_0 [5]),
        .I4(ram_reg_i_10__8_n_7),
        .O(ram_reg_i_9__8_n_7));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    show_ahead_i_1
       (.I0(show_ahead_i_2_n_7),
        .I1(show_ahead_i_3_n_7),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[4]),
        .I4(Loop_read_stream_pro_U0_stream_buffer_0_write),
        .I5(stream_buffer_0_chan_full_n),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h000000000000A655)) 
    show_ahead_i_2
       (.I0(usedw_reg[0]),
        .I1(stream_buffer_0_chan_empty_n),
        .I2(filter_U0_in_data_V_read),
        .I3(empty_n),
        .I4(usedw_reg[7]),
        .I5(usedw_reg[6]),
        .O(show_ahead_i_2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair819" *) 
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_3
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[2]),
        .I2(usedw_reg[1]),
        .O(show_ahead_i_3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2 
       (.I0(usedw_reg[1]),
        .O(\usedw[4]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[4]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[4]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[4]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h5565656566666666)) 
    \usedw[4]_i_6 
       (.I0(usedw_reg[1]),
        .I1(\usedw[4]_i_7_n_7 ),
        .I2(stream_buffer_0_chan_empty_n),
        .I3(Q),
        .I4(\usedw_reg[0]_0 ),
        .I5(empty_n),
        .O(\usedw[4]_i_6_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \usedw[4]_i_7 
       (.I0(stream_buffer_0_chan_full_n),
        .I1(Loop_read_stream_pro_U0_stream_buffer_0_write),
        .O(\usedw[4]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h7888888878787878)) 
    \usedw[7]_i_1 
       (.I0(Loop_read_stream_pro_U0_stream_buffer_0_write),
        .I1(stream_buffer_0_chan_full_n),
        .I2(empty_n),
        .I3(\usedw_reg[0]_0 ),
        .I4(Q),
        .I5(stream_buffer_0_chan_empty_n),
        .O(\usedw[7]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[7]_i_5_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw[0]_i_1_n_7 ),
        .Q(usedw_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw_reg[4]_i_1_n_14 ),
        .Q(usedw_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw_reg[4]_i_1_n_13 ),
        .Q(usedw_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw_reg[4]_i_1_n_12 ),
        .Q(usedw_reg[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw_reg[4]_i_1_n_11 ),
        .Q(usedw_reg[4]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1_n_7 ,\usedw_reg[4]_i_1_n_8 ,\usedw_reg[4]_i_1_n_9 ,\usedw_reg[4]_i_1_n_10 }),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],\usedw[4]_i_2_n_7 }),
        .O({\usedw_reg[4]_i_1_n_11 ,\usedw_reg[4]_i_1_n_12 ,\usedw_reg[4]_i_1_n_13 ,\usedw_reg[4]_i_1_n_14 }),
        .S({\usedw[4]_i_3_n_7 ,\usedw[4]_i_4_n_7 ,\usedw[4]_i_5_n_7 ,\usedw[4]_i_6_n_7 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw_reg[7]_i_2_n_14 ),
        .Q(usedw_reg[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw_reg[7]_i_2_n_13 ),
        .Q(usedw_reg[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_7 ),
        .D(\usedw_reg[7]_i_2_n_12 ),
        .Q(usedw_reg[7]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2 
       (.CI(\usedw_reg[4]_i_1_n_7 ),
        .CO({\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2_n_9 ,\usedw_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2_O_UNCONNECTED [3],\usedw_reg[7]_i_2_n_12 ,\usedw_reg[7]_i_2_n_13 ,\usedw_reg[7]_i_2_n_14 }),
        .S({1'b0,\usedw[7]_i_3_n_7 ,\usedw[7]_i_4_n_7 ,\usedw[7]_i_5_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair821" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair821" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair820" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_7 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair820" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_7 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_7 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[0]_i_1_n_7 ),
        .Q(waddr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[1]_i_1_n_7 ),
        .Q(waddr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[2]_i_1_n_7 ),
        .Q(waddr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[3]_i_1_n_7 ),
        .Q(waddr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[4]_i_1__0_n_7 ),
        .Q(waddr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[5]_i_1_n_7 ),
        .Q(waddr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[6]_i_1_n_7 ),
        .Q(waddr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[7]_i_2_n_7 ),
        .Q(waddr[7]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d256_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d256_A
   (sorted_copy1_0_chann_full_n,
    dout_valid_reg_0,
    sorted_copy1_0_chann_empty_n,
    if_dout,
    Q,
    sorted_copy1_1_chann_full_n,
    sorted_copy1_1_chann_empty_n,
    ap_clk,
    if_din,
    WEBWE,
    SS,
    empty_n_reg_0,
    ap_rst_n,
    create_tree_U0_in_frequency_V_read);
  output sorted_copy1_0_chann_full_n;
  output dout_valid_reg_0;
  output sorted_copy1_0_chann_empty_n;
  output [8:0]if_dout;
  input [0:0]Q;
  input sorted_copy1_1_chann_full_n;
  input sorted_copy1_1_chann_empty_n;
  input ap_clk;
  input [8:0]if_din;
  input [0:0]WEBWE;
  input [0:0]SS;
  input empty_n_reg_0;
  input ap_rst_n;
  input create_tree_U0_in_frequency_V_read;

  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire create_tree_U0_in_frequency_V_read;
  wire \dout_buf[0]_i_1_n_7 ;
  wire \dout_buf[1]_i_1_n_7 ;
  wire \dout_buf[2]_i_1_n_7 ;
  wire \dout_buf[3]_i_1_n_7 ;
  wire \dout_buf[4]_i_1_n_7 ;
  wire \dout_buf[5]_i_1_n_7 ;
  wire \dout_buf[6]_i_1_n_7 ;
  wire \dout_buf[7]_i_1_n_7 ;
  wire \dout_buf[8]_i_2_n_7 ;
  wire dout_valid_i_1__0_n_7;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1__4_n_7;
  wire empty_n_i_2__0_n_7;
  wire empty_n_i_4_n_7;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_7;
  wire full_n_i_3__0_n_7;
  wire [8:0]if_din;
  wire [8:0]if_dout;
  wire mem_reg_i_10__0_n_7;
  wire mem_reg_i_9__0_n_7;
  wire p_1_in;
  wire pop;
  wire push;
  wire [8:0]q_buf;
  wire [8:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_7;
  wire sorted_copy1_0_chann_empty_n;
  wire sorted_copy1_0_chann_full_n;
  wire sorted_copy1_1_chann_empty_n;
  wire sorted_copy1_1_chann_full_n;
  wire \usedw[0]_i_1__0_n_7 ;
  wire \usedw[4]_i_2__0_n_7 ;
  wire \usedw[4]_i_3__0_n_7 ;
  wire \usedw[4]_i_4__0_n_7 ;
  wire \usedw[4]_i_5__0_n_7 ;
  wire \usedw[4]_i_6__0_n_7 ;
  wire \usedw[7]_i_1__0_n_7 ;
  wire \usedw[7]_i_3__0_n_7 ;
  wire \usedw[7]_i_4__0_n_7 ;
  wire \usedw[7]_i_5__0_n_7 ;
  wire [7:0]usedw_reg;
  wire \usedw_reg[4]_i_1__0_n_10 ;
  wire \usedw_reg[4]_i_1__0_n_11 ;
  wire \usedw_reg[4]_i_1__0_n_12 ;
  wire \usedw_reg[4]_i_1__0_n_13 ;
  wire \usedw_reg[4]_i_1__0_n_14 ;
  wire \usedw_reg[4]_i_1__0_n_7 ;
  wire \usedw_reg[4]_i_1__0_n_8 ;
  wire \usedw_reg[4]_i_1__0_n_9 ;
  wire \usedw_reg[7]_i_2__0_n_10 ;
  wire \usedw_reg[7]_i_2__0_n_12 ;
  wire \usedw_reg[7]_i_2__0_n_13 ;
  wire \usedw_reg[7]_i_2__0_n_14 ;
  wire \usedw_reg[7]_i_2__0_n_9 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_7 ;
  wire \waddr[1]_i_1__0_n_7 ;
  wire \waddr[2]_i_1__0_n_7 ;
  wire \waddr[3]_i_1__0_n_7 ;
  wire \waddr[4]_i_1__1_n_7 ;
  wire \waddr[5]_i_1__0_n_7 ;
  wire \waddr[6]_i_1__0_n_7 ;
  wire \waddr[6]_i_2__0_n_7 ;
  wire \waddr[7]_i_2__0_n_7 ;
  wire \waddr[7]_i_3__0_n_7 ;
  wire \waddr[7]_i_4__0_n_7 ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dout_buf[8]_i_1 
       (.I0(mem_reg_i_10__0_n_7),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_2 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_2_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_7 ),
        .Q(if_dout[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_7 ),
        .Q(if_dout[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_7 ),
        .Q(if_dout[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_7 ),
        .Q(if_dout[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_7 ),
        .Q(if_dout[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_7 ),
        .Q(if_dout[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_7 ),
        .Q(if_dout[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_7 ),
        .Q(if_dout[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_2_n_7 ),
        .Q(if_dout[8]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    dout_valid_i_1__0
       (.I0(sorted_copy1_0_chann_empty_n),
        .I1(empty_n),
        .I2(create_tree_U0_in_frequency_V_read),
        .O(dout_valid_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_7),
        .Q(sorted_copy1_0_chann_empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1__4
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2__0_n_7),
        .I2(empty_n_reg_0),
        .I3(mem_reg_i_10__0_n_7),
        .I4(empty_n),
        .O(empty_n_i_1__4_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_2__0
       (.I0(usedw_reg[5]),
        .I1(empty_n_i_4_n_7),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[4]),
        .I4(usedw_reg[2]),
        .I5(usedw_reg[1]),
        .O(empty_n_i_2__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_4
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(empty_n_i_4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_7),
        .Q(empty_n),
        .R(SS));
  LUT2 #(
    .INIT(4'h7)) 
    \extLd_loc_read_reg_734[8]_i_3 
       (.I0(sorted_copy1_0_chann_empty_n),
        .I1(sorted_copy1_1_chann_empty_n),
        .O(dout_valid_reg_0));
  LUT6 #(
    .INIT(64'hDFFFFFFF5F5F5F5F)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(mem_reg_i_10__0_n_7),
        .I3(Q),
        .I4(sorted_copy1_1_chann_full_n),
        .I5(sorted_copy1_0_chann_full_n),
        .O(full_n_i_1__4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    full_n_i_2__1
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[0]),
        .I2(full_n_i_3__0_n_7),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_3__0
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[5]),
        .I4(usedw_reg[3]),
        .I5(usedw_reg[2]),
        .O(full_n_i_3__0_n_7));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_7),
        .Q(sorted_copy1_0_chann_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2304" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:9],q_buf}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sorted_copy1_0_chann_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEBWE,WEBWE}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    mem_reg_i_10__0
       (.I0(sorted_copy1_0_chann_empty_n),
        .I1(create_tree_U0_in_frequency_V_read),
        .I2(empty_n),
        .O(mem_reg_i_10__0_n_7));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_1__0
       (.I0(raddr[6]),
        .I1(mem_reg_i_9__0_n_7),
        .I2(raddr[5]),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_2__0
       (.I0(raddr[5]),
        .I1(mem_reg_i_9__0_n_7),
        .I2(raddr[6]),
        .O(rnext[6]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_3__0
       (.I0(mem_reg_i_9__0_n_7),
        .I1(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(mem_reg_i_10__0_n_7),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_i_5__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(mem_reg_i_10__0_n_7),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_6__0
       (.I0(raddr[1]),
        .I1(mem_reg_i_10__0_n_7),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_7__0
       (.I0(raddr[0]),
        .I1(mem_reg_i_10__0_n_7),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_8__0
       (.I0(mem_reg_i_10__0_n_7),
        .I1(raddr[0]),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_i_9__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(mem_reg_i_10__0_n_7),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_9__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT5 #(
    .INIT(32'h01100000)) 
    show_ahead_i_1__0
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .I2(mem_reg_i_10__0_n_7),
        .I3(usedw_reg[0]),
        .I4(show_ahead_i_2__0_n_7),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    show_ahead_i_2__0
       (.I0(empty_n_reg_0),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[1]),
        .I4(usedw_reg[2]),
        .I5(usedw_reg[3]),
        .O(show_ahead_i_2__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__0_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__0 
       (.I0(usedw_reg[1]),
        .O(\usedw[4]_i_2__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__0 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[4]_i_3__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__0 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[4]_i_4__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__0 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[4]_i_5__0_n_7 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \usedw[4]_i_6__0 
       (.I0(usedw_reg[1]),
        .I1(Q),
        .I2(sorted_copy1_1_chann_full_n),
        .I3(sorted_copy1_0_chann_full_n),
        .I4(mem_reg_i_10__0_n_7),
        .O(\usedw[4]_i_6__0_n_7 ));
  LUT4 #(
    .INIT(16'h807F)) 
    \usedw[7]_i_1__0 
       (.I0(sorted_copy1_0_chann_full_n),
        .I1(sorted_copy1_1_chann_full_n),
        .I2(Q),
        .I3(mem_reg_i_10__0_n_7),
        .O(\usedw[7]_i_1__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__0 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_3__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__0 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_4__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__0 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[7]_i_5__0_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw[0]_i_1__0_n_7 ),
        .Q(usedw_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw_reg[4]_i_1__0_n_14 ),
        .Q(usedw_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw_reg[4]_i_1__0_n_13 ),
        .Q(usedw_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw_reg[4]_i_1__0_n_12 ),
        .Q(usedw_reg[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw_reg[4]_i_1__0_n_11 ),
        .Q(usedw_reg[4]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__0_n_7 ,\usedw_reg[4]_i_1__0_n_8 ,\usedw_reg[4]_i_1__0_n_9 ,\usedw_reg[4]_i_1__0_n_10 }),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],\usedw[4]_i_2__0_n_7 }),
        .O({\usedw_reg[4]_i_1__0_n_11 ,\usedw_reg[4]_i_1__0_n_12 ,\usedw_reg[4]_i_1__0_n_13 ,\usedw_reg[4]_i_1__0_n_14 }),
        .S({\usedw[4]_i_3__0_n_7 ,\usedw[4]_i_4__0_n_7 ,\usedw[4]_i_5__0_n_7 ,\usedw[4]_i_6__0_n_7 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw_reg[7]_i_2__0_n_14 ),
        .Q(usedw_reg[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw_reg[7]_i_2__0_n_13 ),
        .Q(usedw_reg[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_7 ),
        .D(\usedw_reg[7]_i_2__0_n_12 ),
        .Q(usedw_reg[7]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__0 
       (.CI(\usedw_reg[4]_i_1__0_n_7 ),
        .CO({\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__0_n_9 ,\usedw_reg[7]_i_2__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED [3],\usedw_reg[7]_i_2__0_n_12 ,\usedw_reg[7]_i_2__0_n_13 ,\usedw_reg[7]_i_2__0_n_14 }),
        .S({1'b0,\usedw[7]_i_3__0_n_7 ,\usedw[7]_i_4__0_n_7 ,\usedw[7]_i_5__0_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_7 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_7 ));
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[7]_i_1__0 
       (.I0(sorted_copy1_0_chann_full_n),
        .I1(sorted_copy1_1_chann_full_n),
        .I2(Q),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_7 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_7 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_7 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_7 ),
        .Q(waddr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_7 ),
        .Q(waddr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_7 ),
        .Q(waddr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_7 ),
        .Q(waddr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_7 ),
        .Q(waddr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_7 ),
        .Q(waddr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_7 ),
        .Q(waddr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_7 ),
        .Q(waddr[7]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A
   (Block_huffman_encodi_U0_ap_continue,
    extLd8_loc_channel_empty_n,
    \SRL_SIG_reg[1][2] ,
    CO,
    \j5_0_i_i_reg_1763_reg[6] ,
    \j7_0_i_i_reg_4725_reg[6] ,
    ap_clk,
    sort_U0_in_value_V_address0,
    j_0_i_i_reg_301_reg,
    Q,
    \zext_ln69_reg_7040_reg[7]_i_2 ,
    S,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    sort_U0_ap_ready,
    n_c_empty_n,
    n_c18_full_n,
    ap_done_reg,
    Block_huffman_encodi_U0_ap_start,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[1]_2 ,
    \mOutPtr_reg[0]_0 ,
    SS,
    D);
  output Block_huffman_encodi_U0_ap_continue;
  output extLd8_loc_channel_empty_n;
  output [2:0]\SRL_SIG_reg[1][2] ;
  output [0:0]CO;
  output [0:0]\j5_0_i_i_reg_1763_reg[6] ;
  output [0:0]\j7_0_i_i_reg_4725_reg[6] ;
  input ap_clk;
  input [7:0]sort_U0_in_value_V_address0;
  input [0:0]j_0_i_i_reg_301_reg;
  input [8:0]Q;
  input [5:0]\zext_ln69_reg_7040_reg[7]_i_2 ;
  input [0:0]S;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input sort_U0_ap_ready;
  input n_c_empty_n;
  input n_c18_full_n;
  input ap_done_reg;
  input Block_huffman_encodi_U0_ap_start;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input [0:0]\mOutPtr_reg[1]_2 ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;
  input [8:0]D;

  wire Block_huffman_encodi_U0_ap_continue;
  wire Block_huffman_encodi_U0_ap_start;
  wire [0:0]CO;
  wire [8:0]D;
  wire [8:0]Q;
  wire [0:0]S;
  wire [2:0]\SRL_SIG_reg[1][2] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire extLd8_loc_channel_empty_n;
  wire internal_empty_n_i_1__0_n_7;
  wire internal_full_n_i_1__0_n_7;
  wire internal_full_n_i_2__4_n_7;
  wire [0:0]\j5_0_i_i_reg_1763_reg[6] ;
  wire [0:0]\j7_0_i_i_reg_4725_reg[6] ;
  wire [0:0]j_0_i_i_reg_301_reg;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_7 ;
  wire \mOutPtr[1]_i_1__0_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire [0:0]\mOutPtr_reg[1]_2 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire n_c18_full_n;
  wire n_c_empty_n;
  wire sort_U0_ap_ready;
  wire [7:0]sort_U0_in_value_V_address0;
  wire [5:0]\zext_ln69_reg_7040_reg[7]_i_2 ;

  design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_49 U_fifo_w9_d2_A_ram
       (.Block_huffman_encodi_U0_ap_start(Block_huffman_encodi_U0_ap_start),
        .CO(CO),
        .D(D),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[1][0]_0 (Block_huffman_encodi_U0_ap_continue),
        .\SRL_SIG_reg[1][2]_0 (\SRL_SIG_reg[1][2] ),
        .\ap_CS_fsm[2]_i_3_0 (\mOutPtr_reg_n_7_[0] ),
        .\ap_CS_fsm[2]_i_3_1 (\mOutPtr_reg_n_7_[1] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\j5_0_i_i_reg_1763_reg[6] (\j5_0_i_i_reg_1763_reg[6] ),
        .\j7_0_i_i_reg_4725_reg[6] (\j7_0_i_i_reg_4725_reg[6] ),
        .j_0_i_i_reg_301_reg(j_0_i_i_reg_301_reg),
        .n_c18_full_n(n_c18_full_n),
        .n_c_empty_n(n_c_empty_n),
        .sort_U0_in_value_V_address0(sort_U0_in_value_V_address0),
        .\zext_ln69_reg_7040_reg[7]_i_2_0 (\zext_ln69_reg_7040_reg[7]_i_2 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(extLd8_loc_channel_empty_n),
        .I3(sort_U0_ap_ready),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_7),
        .Q(extLd8_loc_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__4_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(Block_huffman_encodi_U0_ap_continue),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_7));
  LUT6 #(
    .INIT(64'h7F0000007F007F00)) 
    internal_full_n_i_2__4
       (.I0(extLd8_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(\mOutPtr_reg[1]_2 ),
        .I3(Block_huffman_encodi_U0_ap_continue),
        .I4(ap_done_reg),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__4_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_7),
        .Q(Block_huffman_encodi_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8777878778887878)) 
    \mOutPtr[0]_i_1__0 
       (.I0(extLd8_loc_channel_empty_n),
        .I1(sort_U0_ap_ready),
        .I2(Block_huffman_encodi_U0_ap_continue),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_2 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(extLd8_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_0
   (extLd_loc_c19_full_n,
    extLd_loc_c19_empty_n,
    internal_empty_n_reg_0,
    D,
    \num_nonzero_symbols_preg_reg[8] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_1,
    CO,
    Q,
    extLd_loc_c_full_n,
    val_assign6_loc_c_full_n,
    ap_done_reg,
    Block_proc_U0_ap_start,
    Loop_copy_sorted_pro_U0_extLd_out_out1_write,
    SS,
    if_din,
    \int_num_nonzero_symbols_reg[8] );
  output extLd_loc_c19_full_n;
  output extLd_loc_c19_empty_n;
  output internal_empty_n_reg_0;
  output [8:0]D;
  output [8:0]\num_nonzero_symbols_preg_reg[8] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input [0:0]CO;
  input [0:0]Q;
  input extLd_loc_c_full_n;
  input val_assign6_loc_c_full_n;
  input ap_done_reg;
  input Block_proc_U0_ap_start;
  input Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  input [0:0]SS;
  input [8:0]if_din;
  input [8:0]\int_num_nonzero_symbols_reg[8] ;

  wire Block_proc_U0_ap_start;
  wire [0:0]CO;
  wire [8:0]D;
  wire Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire extLd_loc_c19_empty_n;
  wire extLd_loc_c19_full_n;
  wire extLd_loc_c_full_n;
  wire [8:0]if_din;
  wire [8:0]\int_num_nonzero_symbols_reg[8] ;
  wire internal_empty_n_i_1__3_n_7;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__3_n_7;
  wire internal_full_n_i_2__5_n_7;
  wire internal_full_n_i_3__6_n_7;
  wire \mOutPtr[0]_i_1__3_n_7 ;
  wire \mOutPtr[1]_i_1__2_n_7 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire [8:0]\num_nonzero_symbols_preg_reg[8] ;
  wire val_assign6_loc_c_full_n;

  design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_48 U_fifo_w9_d2_A_ram
       (.CO(CO),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][0]_0 (extLd_loc_c19_full_n),
        .ap_clk(ap_clk),
        .extLd_loc_c_full_n(extLd_loc_c_full_n),
        .if_din(if_din),
        .\int_num_nonzero_symbols_reg[0] (\mOutPtr_reg_n_7_[0] ),
        .\int_num_nonzero_symbols_reg[0]_0 (\mOutPtr_reg_n_7_[1] ),
        .\int_num_nonzero_symbols_reg[8] (\int_num_nonzero_symbols_reg[8] ),
        .\int_num_nonzero_symbols_reg[8]_0 (internal_empty_n_reg_0),
        .\num_nonzero_symbols_preg_reg[8] (\num_nonzero_symbols_preg_reg[8] ),
        .val_assign6_loc_c_full_n(val_assign6_loc_c_full_n));
  LUT3 #(
    .INIT(8'hDF)) 
    \int_num_nonzero_symbols[8]_i_3 
       (.I0(extLd_loc_c19_empty_n),
        .I1(ap_done_reg),
        .I2(Block_proc_U0_ap_start),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(internal_empty_n_reg_1),
        .I3(extLd_loc_c19_empty_n),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_7),
        .Q(extLd_loc_c19_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_i_2__5_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(extLd_loc_c19_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__6_n_7),
        .O(internal_full_n_i_1__3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hDF000000)) 
    internal_full_n_i_2__5
       (.I0(extLd_loc_c19_empty_n),
        .I1(ap_done_reg),
        .I2(Block_proc_U0_ap_start),
        .I3(extLd_loc_c19_full_n),
        .I4(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .O(internal_full_n_i_2__5_n_7));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    internal_full_n_i_3__6
       (.I0(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I1(extLd_loc_c19_full_n),
        .I2(Block_proc_U0_ap_start),
        .I3(ap_done_reg),
        .I4(extLd_loc_c19_empty_n),
        .O(internal_full_n_i_3__6_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_7),
        .Q(extLd_loc_c19_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h20DFDFDFDF202020)) 
    \mOutPtr[0]_i_1__3 
       (.I0(extLd_loc_c19_empty_n),
        .I1(ap_done_reg),
        .I2(Block_proc_U0_ap_start),
        .I3(extLd_loc_c19_full_n),
        .I4(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_7 ));
  LUT6 #(
    .INIT(64'h7FEA7F7F80158080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I2(extLd_loc_c19_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(extLd_loc_c19_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_1
   (extLd_loc_c20_full_n,
    extLd_loc_c20_empty_n,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[1][8] ,
    ap_clk,
    right_V_t_empty_n,
    parent_V_t_empty_n,
    left_V_t_empty_n,
    ap_done_reg,
    ap_rst_n,
    internal_empty_n_reg_1,
    compute_bit_length_U0_extLd_loc_read,
    create_tree_U0_extLd_loc_read,
    SS,
    D);
  output extLd_loc_c20_full_n;
  output extLd_loc_c20_empty_n;
  output internal_empty_n_reg_0;
  output [8:0]\SRL_SIG_reg[1][8] ;
  input ap_clk;
  input right_V_t_empty_n;
  input parent_V_t_empty_n;
  input left_V_t_empty_n;
  input ap_done_reg;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input compute_bit_length_U0_extLd_loc_read;
  input create_tree_U0_extLd_loc_read;
  input [0:0]SS;
  input [8:0]D;

  wire [8:0]D;
  wire [8:0]\SRL_SIG_reg[1][8] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire compute_bit_length_U0_extLd_loc_read;
  wire create_tree_U0_extLd_loc_read;
  wire extLd_loc_c20_empty_n;
  wire extLd_loc_c20_full_n;
  wire internal_empty_n_i_1__4_n_7;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__4_n_7;
  wire internal_full_n_i_2__9_n_7;
  wire left_V_t_empty_n;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_7 ;
  wire \mOutPtr[1]_i_1__3_n_7 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire parent_V_t_empty_n;
  wire right_V_t_empty_n;

  design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_47 U_fifo_w9_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (extLd_loc_c20_full_n),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .ap_clk(ap_clk),
        .create_tree_U0_extLd_loc_read(create_tree_U0_extLd_loc_read),
        .\zext_ln13_reg_543_reg[0] (\mOutPtr_reg_n_7_[0] ),
        .\zext_ln13_reg_543_reg[0]_0 (\mOutPtr_reg_n_7_[1] ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(extLd_loc_c20_empty_n),
        .I1(right_V_t_empty_n),
        .I2(parent_V_t_empty_n),
        .I3(left_V_t_empty_n),
        .I4(ap_done_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(extLd_loc_c20_empty_n),
        .I3(compute_bit_length_U0_extLd_loc_read),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_7),
        .Q(extLd_loc_c20_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n_i_2__9_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(extLd_loc_c20_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__4_n_7));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__9
       (.I0(extLd_loc_c20_empty_n),
        .I1(compute_bit_length_U0_extLd_loc_read),
        .I2(extLd_loc_c20_full_n),
        .I3(create_tree_U0_extLd_loc_read),
        .O(internal_full_n_i_2__9_n_7));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__1
       (.I0(compute_bit_length_U0_extLd_loc_read),
        .I1(extLd_loc_c20_empty_n),
        .I2(create_tree_U0_extLd_loc_read),
        .I3(extLd_loc_c20_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_7),
        .Q(extLd_loc_c20_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__4 
       (.I0(extLd_loc_c20_empty_n),
        .I1(compute_bit_length_U0_extLd_loc_read),
        .I2(extLd_loc_c20_full_n),
        .I3(create_tree_U0_extLd_loc_read),
        .I4(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_7 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(create_tree_U0_extLd_loc_read),
        .I2(extLd_loc_c20_full_n),
        .I3(compute_bit_length_U0_extLd_loc_read),
        .I4(extLd_loc_c20_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_2
   (extLd_loc_c_full_n,
    extLd_loc_c_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    create_tree_U0_extLd_loc_read,
    CO,
    extLd_loc_c19_full_n,
    Q,
    val_assign6_loc_c_full_n,
    Loop_copy_sorted_pro_U0_extLd_out_out1_write,
    SS,
    if_din);
  output extLd_loc_c_full_n;
  output extLd_loc_c_empty_n;
  output [8:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input create_tree_U0_extLd_loc_read;
  input [0:0]CO;
  input extLd_loc_c19_full_n;
  input [0:0]Q;
  input val_assign6_loc_c_full_n;
  input Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  input [0:0]SS;
  input [8:0]if_din;

  wire [0:0]CO;
  wire [8:0]D;
  wire Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire create_tree_U0_extLd_loc_read;
  wire extLd_loc_c19_full_n;
  wire extLd_loc_c_empty_n;
  wire extLd_loc_c_full_n;
  wire [8:0]if_din;
  wire internal_empty_n_i_1__2_n_7;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_7;
  wire internal_full_n_i_2__6_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_7 ;
  wire \mOutPtr[1]_i_1__1_n_7 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire val_assign6_loc_c_full_n;

  design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_46 U_fifo_w9_d2_A_ram
       (.CO(CO),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_7_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_7_[1] ),
        .\SRL_SIG_reg[1][0]_0 (extLd_loc_c_full_n),
        .ap_clk(ap_clk),
        .extLd_loc_c19_full_n(extLd_loc_c19_full_n),
        .if_din(if_din),
        .val_assign6_loc_c_full_n(val_assign6_loc_c_full_n));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(extLd_loc_c_empty_n),
        .I3(create_tree_U0_extLd_loc_read),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_7),
        .Q(extLd_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__6_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(extLd_loc_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_7));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__6
       (.I0(extLd_loc_c_empty_n),
        .I1(create_tree_U0_extLd_loc_read),
        .I2(extLd_loc_c_full_n),
        .I3(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .O(internal_full_n_i_2__6_n_7));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__0
       (.I0(create_tree_U0_extLd_loc_read),
        .I1(extLd_loc_c_empty_n),
        .I2(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I3(extLd_loc_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_7),
        .Q(extLd_loc_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__2 
       (.I0(extLd_loc_c_empty_n),
        .I1(create_tree_U0_extLd_loc_read),
        .I2(extLd_loc_c_full_n),
        .I3(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I4(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_7 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I2(extLd_loc_c_full_n),
        .I3(create_tree_U0_extLd_loc_read),
        .I4(extLd_loc_c_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_3
   (n_c_full_n,
    n_c_empty_n,
    Block_huffman_encodi_U0_ap_ready,
    in,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[1][8] ,
    ap_clk,
    n_c18_full_n,
    ap_done_reg,
    Block_huffman_encodi_U0_ap_start,
    ap_rst_n,
    \SRL_SIG_reg[0][8] ,
    internal_empty_n_reg_1,
    Q,
    SS,
    D,
    ap_return_preg);
  output n_c_full_n;
  output n_c_empty_n;
  output Block_huffman_encodi_U0_ap_ready;
  output [8:0]in;
  output internal_empty_n_reg_0;
  output [8:0]\SRL_SIG_reg[1][8] ;
  input ap_clk;
  input n_c18_full_n;
  input ap_done_reg;
  input Block_huffman_encodi_U0_ap_start;
  input ap_rst_n;
  input \SRL_SIG_reg[0][8] ;
  input internal_empty_n_reg_1;
  input [0:0]Q;
  input [0:0]SS;
  input [8:0]D;
  input [8:0]ap_return_preg;

  wire Block_huffman_encodi_U0_ap_ready;
  wire Block_huffman_encodi_U0_ap_start;
  wire [8:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][8] ;
  wire [8:0]\SRL_SIG_reg[1][8] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire [8:0]ap_return_preg;
  wire ap_rst_n;
  wire [8:0]in;
  wire internal_empty_n_i_1_n_7;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1_n_7;
  wire internal_full_n_i_2__2_n_7;
  wire internal_full_n_i_3__4_n_7;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire n_c18_full_n;
  wire n_c_empty_n;
  wire n_c_full_n;

  design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg U_fifo_w9_d2_A_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_7_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_7_[1] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[1][0]_0 (n_c_full_n),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .in(in));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_return_preg[8]_i_1 
       (.I0(n_c_empty_n),
        .I1(n_c18_full_n),
        .I2(ap_done_reg),
        .I3(Block_huffman_encodi_U0_ap_start),
        .O(Block_huffman_encodi_U0_ap_ready));
  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(\SRL_SIG_reg[0][8] ),
        .I2(internal_empty_n_reg_1),
        .I3(n_c_empty_n),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_7),
        .Q(n_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__2_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(n_c_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__4_n_7),
        .O(internal_full_n_i_1_n_7));
  LUT6 #(
    .INIT(64'hF7FF000000000000)) 
    internal_full_n_i_2__2
       (.I0(n_c_empty_n),
        .I1(Block_huffman_encodi_U0_ap_start),
        .I2(ap_done_reg),
        .I3(n_c18_full_n),
        .I4(n_c_full_n),
        .I5(Q),
        .O(internal_full_n_i_2__2_n_7));
  LUT6 #(
    .INIT(64'h0000700000000000)) 
    internal_full_n_i_3__4
       (.I0(Q),
        .I1(n_c_full_n),
        .I2(n_c_empty_n),
        .I3(n_c18_full_n),
        .I4(ap_done_reg),
        .I5(Block_huffman_encodi_U0_ap_start),
        .O(internal_full_n_i_3__4_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_7),
        .Q(n_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2DDDD222)) 
    \mOutPtr[0]_i_1 
       (.I0(n_c_empty_n),
        .I1(\SRL_SIG_reg[0][8] ),
        .I2(n_c_full_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h7FEA7F7F80158080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(Q),
        .I2(n_c_full_n),
        .I3(\SRL_SIG_reg[0][8] ),
        .I4(n_c_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \mOutPtr[2]_i_2 
       (.I0(n_c_empty_n),
        .I1(ap_done_reg),
        .I2(Block_huffman_encodi_U0_ap_start),
        .I3(n_c18_full_n),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A_shiftReg" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg
   (in,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    Q,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    D,
    ap_clk,
    ap_return_preg,
    \SRL_SIG_reg[0][8]_0 );
  output [8:0]in;
  output [8:0]\SRL_SIG_reg[1][8]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]Q;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [8:0]D;
  input ap_clk;
  input [8:0]ap_return_preg;
  input \SRL_SIG_reg[0][8]_0 ;

  wire [8:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire [8:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [8:0]\SRL_SIG_reg[1][8]_0 ;
  wire [8:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [8:0]ap_return_preg;
  wire [8:0]in;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[0]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[1]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[2]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[3]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[4]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[5]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[6]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[7]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Q),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFF0000CCACCCAC)) 
    \SRL_SIG[0][8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(ap_return_preg[8]),
        .I5(\SRL_SIG_reg[0][8]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [8]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_return_preg[8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(in[8]));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A_shiftReg" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_46
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    CO,
    extLd_loc_c19_full_n,
    Q,
    val_assign6_loc_c_full_n,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    if_din,
    ap_clk);
  output [8:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]CO;
  input extLd_loc_c19_full_n;
  input [0:0]Q;
  input val_assign6_loc_c_full_n;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [8:0]if_din;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [8:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [8:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire extLd_loc_c19_full_n;
  wire [8:0]if_din;
  wire shiftReg_ce;
  wire val_assign6_loc_c_full_n;

  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(CO),
        .I2(extLd_loc_c19_full_n),
        .I3(Q),
        .I4(val_assign6_loc_c_full_n),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_734[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_734[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_734[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_734[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_734[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_734[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_734[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_734[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_loc_read_reg_734[8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A_shiftReg" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_47
   (\SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    create_tree_U0_extLd_loc_read,
    \zext_ln13_reg_543_reg[0] ,
    \zext_ln13_reg_543_reg[0]_0 ,
    D,
    ap_clk);
  output [8:0]\SRL_SIG_reg[1][8]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input create_tree_U0_extLd_loc_read;
  input \zext_ln13_reg_543_reg[0] ;
  input \zext_ln13_reg_543_reg[0]_0 ;
  input [8:0]D;
  input ap_clk;

  wire [8:0]D;
  wire [8:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [8:0]\SRL_SIG_reg[1][8]_0 ;
  wire [8:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire create_tree_U0_extLd_loc_read;
  wire shiftReg_ce;
  wire \zext_ln13_reg_543_reg[0] ;
  wire \zext_ln13_reg_543_reg[0]_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][8]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(create_tree_U0_extLd_loc_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_543[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\zext_ln13_reg_543_reg[0] ),
        .I3(\zext_ln13_reg_543_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_543[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\zext_ln13_reg_543_reg[0] ),
        .I3(\zext_ln13_reg_543_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_543[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\zext_ln13_reg_543_reg[0] ),
        .I3(\zext_ln13_reg_543_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_543[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\zext_ln13_reg_543_reg[0] ),
        .I3(\zext_ln13_reg_543_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_543[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\zext_ln13_reg_543_reg[0] ),
        .I3(\zext_ln13_reg_543_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_543[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\zext_ln13_reg_543_reg[0] ),
        .I3(\zext_ln13_reg_543_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_543[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\zext_ln13_reg_543_reg[0] ),
        .I3(\zext_ln13_reg_543_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_543[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\zext_ln13_reg_543_reg[0] ),
        .I3(\zext_ln13_reg_543_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln13_reg_543[8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\zext_ln13_reg_543_reg[0] ),
        .I3(\zext_ln13_reg_543_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][8]_0 [8]));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A_shiftReg" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_48
   (D,
    \num_nonzero_symbols_preg_reg[8] ,
    \SRL_SIG_reg[1][0]_0 ,
    CO,
    Q,
    extLd_loc_c_full_n,
    val_assign6_loc_c_full_n,
    \int_num_nonzero_symbols_reg[0] ,
    \int_num_nonzero_symbols_reg[0]_0 ,
    if_din,
    ap_clk,
    \int_num_nonzero_symbols_reg[8] ,
    \int_num_nonzero_symbols_reg[8]_0 );
  output [8:0]D;
  output [8:0]\num_nonzero_symbols_preg_reg[8] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input extLd_loc_c_full_n;
  input val_assign6_loc_c_full_n;
  input \int_num_nonzero_symbols_reg[0] ;
  input \int_num_nonzero_symbols_reg[0]_0 ;
  input [8:0]if_din;
  input ap_clk;
  input [8:0]\int_num_nonzero_symbols_reg[8] ;
  input \int_num_nonzero_symbols_reg[8]_0 ;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]Q;
  wire [8:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [8:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire extLd_loc_c_full_n;
  wire [8:0]if_din;
  wire \int_num_nonzero_symbols_reg[0] ;
  wire \int_num_nonzero_symbols_reg[0]_0 ;
  wire [8:0]\int_num_nonzero_symbols_reg[8] ;
  wire \int_num_nonzero_symbols_reg[8]_0 ;
  wire [8:0]\num_nonzero_symbols_preg_reg[8] ;
  wire shiftReg_ce;
  wire val_assign6_loc_c_full_n;

  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(CO),
        .I2(Q),
        .I3(extLd_loc_c_full_n),
        .I4(val_assign6_loc_c_full_n),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[0]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [0]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[1]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [1]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[2]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [2]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[3]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [3]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[4]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [4]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[5]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [5]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[6]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [6]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[7]_i_1 
       (.I0(\int_num_nonzero_symbols_reg[8] [7]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \int_num_nonzero_symbols[8]_i_2 
       (.I0(\int_num_nonzero_symbols_reg[8] [8]),
        .I1(\int_num_nonzero_symbols_reg[8]_0 ),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .I4(\int_num_nonzero_symbols_reg[0] ),
        .I5(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(\num_nonzero_symbols_preg_reg[8] [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \num_nonzero_symbols_preg[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\int_num_nonzero_symbols_reg[0] ),
        .I3(\int_num_nonzero_symbols_reg[0]_0 ),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d2_A_shiftReg" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_49
   (\SRL_SIG_reg[1][2]_0 ,
    CO,
    \j5_0_i_i_reg_1763_reg[6] ,
    \j7_0_i_i_reg_4725_reg[6] ,
    sort_U0_in_value_V_address0,
    j_0_i_i_reg_301_reg,
    Q,
    \zext_ln69_reg_7040_reg[7]_i_2_0 ,
    S,
    \SRL_SIG_reg[1][0]_0 ,
    n_c_empty_n,
    n_c18_full_n,
    ap_done_reg,
    Block_huffman_encodi_U0_ap_start,
    \ap_CS_fsm[2]_i_3_0 ,
    \ap_CS_fsm[2]_i_3_1 ,
    D,
    ap_clk);
  output [2:0]\SRL_SIG_reg[1][2]_0 ;
  output [0:0]CO;
  output [0:0]\j5_0_i_i_reg_1763_reg[6] ;
  output [0:0]\j7_0_i_i_reg_4725_reg[6] ;
  input [7:0]sort_U0_in_value_V_address0;
  input [0:0]j_0_i_i_reg_301_reg;
  input [8:0]Q;
  input [5:0]\zext_ln69_reg_7040_reg[7]_i_2_0 ;
  input [0:0]S;
  input \SRL_SIG_reg[1][0]_0 ;
  input n_c_empty_n;
  input n_c18_full_n;
  input ap_done_reg;
  input Block_huffman_encodi_U0_ap_start;
  input \ap_CS_fsm[2]_i_3_0 ;
  input \ap_CS_fsm[2]_i_3_1 ;
  input [8:0]D;
  input ap_clk;

  wire Block_huffman_encodi_U0_ap_start;
  wire [0:0]CO;
  wire [8:0]D;
  wire [8:0]Q;
  wire [0:0]S;
  wire [8:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [2:0]\SRL_SIG_reg[1][2]_0 ;
  wire [8:0]\SRL_SIG_reg[1]_1 ;
  wire \ap_CS_fsm[2]_i_3_0 ;
  wire \ap_CS_fsm[2]_i_3_1 ;
  wire \ap_CS_fsm[2]_i_3_n_7 ;
  wire \ap_CS_fsm[2]_i_4_n_7 ;
  wire \ap_CS_fsm[2]_i_5_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_9 ;
  wire ap_clk;
  wire ap_done_reg;
  wire [8:3]extLd8_loc_channel_dout;
  wire \icmp_ln40_reg_6981[0]_i_2_n_7 ;
  wire \icmp_ln40_reg_6981[0]_i_3_n_7 ;
  wire \icmp_ln40_reg_6981[0]_i_4_n_7 ;
  wire \icmp_ln40_reg_6981_reg[0]_i_1_n_10 ;
  wire \icmp_ln40_reg_6981_reg[0]_i_1_n_9 ;
  wire [0:0]\j5_0_i_i_reg_1763_reg[6] ;
  wire [0:0]\j7_0_i_i_reg_4725_reg[6] ;
  wire [0:0]j_0_i_i_reg_301_reg;
  wire n_c18_full_n;
  wire n_c_empty_n;
  wire shiftReg_ce;
  wire [7:0]sort_U0_in_value_V_address0;
  wire \zext_ln69_reg_7040[7]_i_3_n_7 ;
  wire \zext_ln69_reg_7040[7]_i_4_n_7 ;
  wire [5:0]\zext_ln69_reg_7040_reg[7]_i_2_0 ;
  wire \zext_ln69_reg_7040_reg[7]_i_2_n_10 ;
  wire \zext_ln69_reg_7040_reg[7]_i_2_n_9 ;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln40_reg_6981_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln40_reg_6981_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_zext_ln69_reg_7040_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_zext_ln69_reg_7040_reg[7]_i_2_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hAA80AA00)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(n_c_empty_n),
        .I2(n_c18_full_n),
        .I3(ap_done_reg),
        .I4(Block_huffman_encodi_U0_ap_start),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(extLd8_loc_channel_dout[6]),
        .I1(sort_U0_in_value_V_address0[6]),
        .I2(j_0_i_i_reg_301_reg),
        .I3(extLd8_loc_channel_dout[8]),
        .I4(sort_U0_in_value_V_address0[7]),
        .I5(extLd8_loc_channel_dout[7]),
        .O(\ap_CS_fsm[2]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(extLd8_loc_channel_dout[3]),
        .I1(sort_U0_in_value_V_address0[3]),
        .I2(sort_U0_in_value_V_address0[5]),
        .I3(extLd8_loc_channel_dout[5]),
        .I4(sort_U0_in_value_V_address0[4]),
        .I5(extLd8_loc_channel_dout[4]),
        .O(\ap_CS_fsm[2]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\SRL_SIG_reg[1][2]_0 [0]),
        .I1(sort_U0_in_value_V_address0[0]),
        .I2(sort_U0_in_value_V_address0[2]),
        .I3(\SRL_SIG_reg[1][2]_0 [2]),
        .I4(sort_U0_in_value_V_address0[1]),
        .I5(\SRL_SIG_reg[1][2]_0 [1]),
        .O(\ap_CS_fsm[2]_i_5_n_7 ));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED [3],CO,\ap_CS_fsm_reg[2]_i_2_n_9 ,\ap_CS_fsm_reg[2]_i_2_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_3_n_7 ,\ap_CS_fsm[2]_i_4_n_7 ,\ap_CS_fsm[2]_i_5_n_7 }));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6981[0]_i_10 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\ap_CS_fsm[2]_i_3_0 ),
        .I3(\ap_CS_fsm[2]_i_3_1 ),
        .O(extLd8_loc_channel_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6981[0]_i_11 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\ap_CS_fsm[2]_i_3_0 ),
        .I3(\ap_CS_fsm[2]_i_3_1 ),
        .O(\SRL_SIG_reg[1][2]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6981[0]_i_12 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\ap_CS_fsm[2]_i_3_0 ),
        .I3(\ap_CS_fsm[2]_i_3_1 ),
        .O(\SRL_SIG_reg[1][2]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6981[0]_i_13 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\ap_CS_fsm[2]_i_3_0 ),
        .I3(\ap_CS_fsm[2]_i_3_1 ),
        .O(\SRL_SIG_reg[1][2]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln40_reg_6981[0]_i_2 
       (.I0(extLd8_loc_channel_dout[6]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(extLd8_loc_channel_dout[8]),
        .I4(Q[7]),
        .I5(extLd8_loc_channel_dout[7]),
        .O(\icmp_ln40_reg_6981[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln40_reg_6981[0]_i_3 
       (.I0(extLd8_loc_channel_dout[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(extLd8_loc_channel_dout[5]),
        .I4(Q[3]),
        .I5(extLd8_loc_channel_dout[3]),
        .O(\icmp_ln40_reg_6981[0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln40_reg_6981[0]_i_4 
       (.I0(\SRL_SIG_reg[1][2]_0 [0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[1][2]_0 [2]),
        .I4(Q[1]),
        .I5(\SRL_SIG_reg[1][2]_0 [1]),
        .O(\icmp_ln40_reg_6981[0]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6981[0]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\ap_CS_fsm[2]_i_3_0 ),
        .I3(\ap_CS_fsm[2]_i_3_1 ),
        .O(extLd8_loc_channel_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6981[0]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\ap_CS_fsm[2]_i_3_0 ),
        .I3(\ap_CS_fsm[2]_i_3_1 ),
        .O(extLd8_loc_channel_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6981[0]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\ap_CS_fsm[2]_i_3_0 ),
        .I3(\ap_CS_fsm[2]_i_3_1 ),
        .O(extLd8_loc_channel_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6981[0]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\ap_CS_fsm[2]_i_3_0 ),
        .I3(\ap_CS_fsm[2]_i_3_1 ),
        .O(extLd8_loc_channel_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln40_reg_6981[0]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\ap_CS_fsm[2]_i_3_0 ),
        .I3(\ap_CS_fsm[2]_i_3_1 ),
        .O(extLd8_loc_channel_dout[5]));
  CARRY4 \icmp_ln40_reg_6981_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\NLW_icmp_ln40_reg_6981_reg[0]_i_1_CO_UNCONNECTED [3],\j5_0_i_i_reg_1763_reg[6] ,\icmp_ln40_reg_6981_reg[0]_i_1_n_9 ,\icmp_ln40_reg_6981_reg[0]_i_1_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln40_reg_6981_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln40_reg_6981[0]_i_2_n_7 ,\icmp_ln40_reg_6981[0]_i_3_n_7 ,\icmp_ln40_reg_6981[0]_i_4_n_7 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln69_reg_7040[7]_i_3 
       (.I0(extLd8_loc_channel_dout[6]),
        .I1(\zext_ln69_reg_7040_reg[7]_i_2_0 [3]),
        .I2(\zext_ln69_reg_7040_reg[7]_i_2_0 [5]),
        .I3(extLd8_loc_channel_dout[8]),
        .I4(\zext_ln69_reg_7040_reg[7]_i_2_0 [4]),
        .I5(extLd8_loc_channel_dout[7]),
        .O(\zext_ln69_reg_7040[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln69_reg_7040[7]_i_4 
       (.I0(extLd8_loc_channel_dout[4]),
        .I1(\zext_ln69_reg_7040_reg[7]_i_2_0 [1]),
        .I2(\zext_ln69_reg_7040_reg[7]_i_2_0 [2]),
        .I3(extLd8_loc_channel_dout[5]),
        .I4(\zext_ln69_reg_7040_reg[7]_i_2_0 [0]),
        .I5(extLd8_loc_channel_dout[3]),
        .O(\zext_ln69_reg_7040[7]_i_4_n_7 ));
  CARRY4 \zext_ln69_reg_7040_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\NLW_zext_ln69_reg_7040_reg[7]_i_2_CO_UNCONNECTED [3],\j7_0_i_i_reg_4725_reg[6] ,\zext_ln69_reg_7040_reg[7]_i_2_n_9 ,\zext_ln69_reg_7040_reg[7]_i_2_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zext_ln69_reg_7040_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\zext_ln69_reg_7040[7]_i_3_n_7 ,\zext_ln69_reg_7040[7]_i_4_n_7 ,S}));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d3_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d3_A
   (n_c18_full_n,
    n_c18_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    Loop_copy_sorted_pro_U0_n_read,
    \mOutPtr_reg[0]_0 ,
    Block_huffman_encodi_U0_ap_start,
    ap_done_reg,
    n_c_empty_n,
    in,
    \mOutPtr_reg[2]_0 ,
    SS);
  output n_c18_full_n;
  output n_c18_empty_n;
  output [8:0]out;
  input ap_clk;
  input ap_rst_n;
  input Loop_copy_sorted_pro_U0_n_read;
  input \mOutPtr_reg[0]_0 ;
  input Block_huffman_encodi_U0_ap_start;
  input ap_done_reg;
  input n_c_empty_n;
  input [8:0]in;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]SS;

  wire Block_huffman_encodi_U0_ap_start;
  wire Loop_copy_sorted_pro_U0_n_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire [8:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__7_n_7;
  wire internal_full_n__1;
  wire internal_full_n_i_1__7_n_7;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr[2]_i_1_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire n_c18_empty_n;
  wire n_c18_full_n;
  wire n_c_empty_n;
  wire [8:0]out;

  design_1_huffman_encoding_0_1_fifo_w9_d3_A_shiftReg U_fifo_w9_d3_A_ram
       (.Block_huffman_encodi_U0_ap_start(Block_huffman_encodi_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .in(in),
        .mOutPtr(mOutPtr),
        .n_c_empty_n(n_c_empty_n),
        .\n_read_reg_165_reg[0] (n_c18_full_n),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(n_c18_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(n_c18_empty_n),
        .I4(Loop_copy_sorted_pro_U0_n_read),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__7_n_7));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_7),
        .Q(n_c18_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(Loop_copy_sorted_pro_U0_n_read),
        .I3(n_c18_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(n_c18_full_n),
        .O(internal_full_n_i_1__7_n_7));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_7),
        .Q(n_c18_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(n_c18_empty_n),
        .I1(Loop_copy_sorted_pro_U0_n_read),
        .I2(n_c18_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(n_c18_full_n),
        .I3(Loop_copy_sorted_pro_U0_n_read),
        .I4(n_c18_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Loop_copy_sorted_pro_U0_n_read),
        .I4(n_c18_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_7 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d3_A_shiftReg" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d3_A_shiftReg
   (out,
    \n_read_reg_165_reg[0] ,
    Block_huffman_encodi_U0_ap_start,
    ap_done_reg,
    n_c_empty_n,
    mOutPtr,
    in,
    ap_clk);
  output [8:0]out;
  input \n_read_reg_165_reg[0] ;
  input Block_huffman_encodi_U0_ap_start;
  input ap_done_reg;
  input n_c_empty_n;
  input [2:0]mOutPtr;
  input [8:0]in;
  input ap_clk;

  wire Block_huffman_encodi_U0_ap_start;
  wire ap_clk;
  wire ap_done_reg;
  wire [8:0]in;
  wire [2:0]mOutPtr;
  wire n_c_empty_n;
  wire \n_read_reg_165_reg[0] ;
  wire [8:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(\n_read_reg_165_reg[0] ),
        .I1(Block_huffman_encodi_U0_ap_start),
        .I2(ap_done_reg),
        .I3(n_c_empty_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d5_A" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d5_A
   (internal_full_n_reg_0,
    val_assign6_loc_c_full_n,
    internal_full_n_reg_1,
    val_assign6_loc_c_empty_n,
    out,
    Q,
    extLd_loc_c19_full_n,
    CO,
    extLd_loc_c_full_n,
    canonize_tree_U0_val_assign6_loc_read,
    Loop_copy_sorted_pro_U0_extLd_out_out1_write,
    in,
    ap_clk,
    SS,
    ap_rst_n);
  output internal_full_n_reg_0;
  output val_assign6_loc_c_full_n;
  output internal_full_n_reg_1;
  output val_assign6_loc_c_empty_n;
  output [8:0]out;
  input [0:0]Q;
  input extLd_loc_c19_full_n;
  input [0:0]CO;
  input extLd_loc_c_full_n;
  input canonize_tree_U0_val_assign6_loc_read;
  input Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  input [8:0]in;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;

  wire [0:0]CO;
  wire Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire canonize_tree_U0_val_assign6_loc_read;
  wire extLd_loc_c19_full_n;
  wire extLd_loc_c_full_n;
  wire [8:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__1_n_7;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_7;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_7 ;
  wire \mOutPtr[1]_i_1__4_n_7 ;
  wire \mOutPtr[2]_i_1_n_7 ;
  wire \mOutPtr[3]_i_1_n_7 ;
  wire \mOutPtr[3]_i_2_n_7 ;
  wire [3:0]mOutPtr_reg;
  wire [8:0]out;
  wire val_assign6_loc_c_empty_n;
  wire val_assign6_loc_c_full_n;

  design_1_huffman_encoding_0_1_fifo_w9_d5_A_shiftReg U_fifo_w9_d5_A_ram
       (.CO(CO),
        .Q(Q),
        .ap_clk(ap_clk),
        .extLd_loc_c19_full_n(extLd_loc_c19_full_n),
        .extLd_loc_c_full_n(extLd_loc_c_full_n),
        .in(in),
        .out(out),
        .\val_assign6_loc_read_reg_245_reg[0] (val_assign6_loc_c_full_n),
        .\val_assign6_loc_read_reg_245_reg[0]_0 (mOutPtr_reg));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(val_assign6_loc_c_full_n),
        .I2(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I3(val_assign6_loc_c_empty_n),
        .I4(canonize_tree_U0_val_assign6_loc_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair866" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  (* SOFT_HLUTNM = "soft_lutpair865" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    internal_empty_n_i_2__1
       (.I0(val_assign6_loc_c_full_n),
        .I1(Q),
        .I2(extLd_loc_c19_full_n),
        .I3(CO),
        .I4(extLd_loc_c_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair865" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    internal_empty_n_i_2__2
       (.I0(val_assign6_loc_c_full_n),
        .I1(extLd_loc_c_full_n),
        .I2(Q),
        .I3(CO),
        .I4(extLd_loc_c19_full_n),
        .O(internal_full_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_7),
        .Q(val_assign6_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(canonize_tree_U0_val_assign6_loc_read),
        .I3(val_assign6_loc_c_empty_n),
        .I4(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I5(val_assign6_loc_c_full_n),
        .O(internal_full_n_i_1__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair866" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_7),
        .Q(val_assign6_loc_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_7 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(canonize_tree_U0_val_assign6_loc_read),
        .I2(val_assign6_loc_c_empty_n),
        .I3(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I4(val_assign6_loc_c_full_n),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair864" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1 
       (.I0(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I1(val_assign6_loc_c_full_n),
        .I2(canonize_tree_U0_val_assign6_loc_read),
        .I3(val_assign6_loc_c_empty_n),
        .O(\mOutPtr[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair864" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3 
       (.I0(canonize_tree_U0_val_assign6_loc_read),
        .I1(val_assign6_loc_c_empty_n),
        .I2(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I3(val_assign6_loc_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_7 ),
        .D(\mOutPtr[0]_i_1__1_n_7 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_7 ),
        .D(\mOutPtr[1]_i_1__4_n_7 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_7 ),
        .D(\mOutPtr[2]_i_1_n_7 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_7 ),
        .D(\mOutPtr[3]_i_2_n_7 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d5_A_shiftReg" *) 
module design_1_huffman_encoding_0_1_fifo_w9_d5_A_shiftReg
   (out,
    \val_assign6_loc_read_reg_245_reg[0] ,
    CO,
    extLd_loc_c19_full_n,
    Q,
    extLd_loc_c_full_n,
    \val_assign6_loc_read_reg_245_reg[0]_0 ,
    in,
    ap_clk);
  output [8:0]out;
  input \val_assign6_loc_read_reg_245_reg[0] ;
  input [0:0]CO;
  input extLd_loc_c19_full_n;
  input [0:0]Q;
  input extLd_loc_c_full_n;
  input [3:0]\val_assign6_loc_read_reg_245_reg[0]_0 ;
  input [8:0]in;
  input ap_clk;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire extLd_loc_c19_full_n;
  wire extLd_loc_c_full_n;
  wire [8:0]in;
  wire [8:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \val_assign6_loc_read_reg_245_reg[0] ;
  wire [3:0]\val_assign6_loc_read_reg_245_reg[0]_0 ;

  (* srl_bus_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(\val_assign6_loc_read_reg_245_reg[0] ),
        .I1(CO),
        .I2(extLd_loc_c19_full_n),
        .I3(Q),
        .I4(extLd_loc_c_full_n),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(\val_assign6_loc_read_reg_245_reg[0]_0 [0]),
        .I1(\val_assign6_loc_read_reg_245_reg[0]_0 [3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair863" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(\val_assign6_loc_read_reg_245_reg[0]_0 [1]),
        .I1(\val_assign6_loc_read_reg_245_reg[0]_0 [3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair863" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(\val_assign6_loc_read_reg_245_reg[0]_0 [2]),
        .I1(\val_assign6_loc_read_reg_245_reg[0]_0 [3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
endmodule

(* ORIG_REF_NAME = "filter" *) 
module design_1_huffman_encoding_0_1_filter
   (start_once_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    filter_U0_ap_done,
    Q,
    filter_U0_ap_ready,
    filter_U0_in_data_V_read,
    \t_V_fu_58_reg[8]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    push_buf,
    push_buf_0,
    start_once_reg_reg_0,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_done_reg_reg_0,
    ap_done_reg_reg_1,
    ap_done_reg_reg_2,
    ap_clk,
    SS,
    ap_rst_n,
    stream_buffer_0_chan_empty_n,
    n_c_full_n,
    start_for_Block_huffman_encodi_U0_full_n,
    filter_U0_ap_start,
    E,
    filtered_frequency_V_i_full_n,
    ap_sync_reg_channel_write_filtered_frequency_V,
    filtered_value_V_i_full_n,
    ap_sync_reg_channel_write_filtered_frequency_V_reg,
    ADDRBWRADDR,
    ADDRARDADDR);
  output start_once_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output filter_U0_ap_done;
  output [2:0]Q;
  output filter_U0_ap_ready;
  output filter_U0_in_data_V_read;
  output [8:0]\t_V_fu_58_reg[8]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output push_buf;
  output push_buf_0;
  output start_once_reg_reg_0;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output ap_done_reg_reg_0;
  output ap_done_reg_reg_1;
  input ap_done_reg_reg_2;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input stream_buffer_0_chan_empty_n;
  input n_c_full_n;
  input start_for_Block_huffman_encodi_U0_full_n;
  input filter_U0_ap_start;
  input [0:0]E;
  input filtered_frequency_V_i_full_n;
  input ap_sync_reg_channel_write_filtered_frequency_V;
  input filtered_value_V_i_full_n;
  input ap_sync_reg_channel_write_filtered_frequency_V_reg;
  input [0:0]ADDRBWRADDR;
  input [0:0]ADDRARDADDR;

  wire [0:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[0]_i_1__0_n_7 ;
  wire \ap_CS_fsm[1]_i_1__0_n_7 ;
  wire \ap_CS_fsm[2]_i_1__0_n_7 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_NS_fsm15_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_done_reg_reg_2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_7;
  wire ap_enable_reg_pp0_iter0_i_2_n_7;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_7;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_channel_write_filtered_frequency_V;
  wire ap_sync_reg_channel_write_filtered_frequency_V_reg;
  wire filter_U0_ap_done;
  wire filter_U0_ap_ready;
  wire filter_U0_ap_start;
  wire filter_U0_in_data_V_read;
  wire filtered_frequency_V_i_full_n;
  wire filtered_value_V_i_full_n;
  wire i_0_i_reg_101;
  wire i_0_i_reg_1010;
  wire \i_0_i_reg_101[8]_i_5_n_7 ;
  wire \i_0_i_reg_101[8]_i_6_n_7 ;
  wire [8:0]i_0_i_reg_101_reg;
  wire [8:0]i_fu_127_p2;
  wire icmp_ln13_fu_121_p2;
  wire [8:0]j_V_fu_161_p2;
  wire n_c_full_n;
  wire push_buf;
  wire push_buf_0;
  wire start_for_Block_huffman_encodi_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_7;
  wire start_once_reg_reg_0;
  wire stream_buffer_0_chan_empty_n;
  wire t_V_fu_58;
  wire \t_V_fu_58[8]_i_3_n_7 ;
  wire [8:0]\t_V_fu_58_reg[8]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h000055C0)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_NS_fsm15_out),
        .I1(Q[2]),
        .I2(n_c_full_n),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\ap_CS_fsm[0]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'hEE0CEECC)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_NS_fsm15_out),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter11),
        .O(\ap_CS_fsm[1]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h40404000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(filter_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_Block_huffman_encodi_U0_full_n),
        .O(ap_NS_fsm15_out));
  LUT6 #(
    .INIT(64'h0000888800000FFF)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[2]),
        .I3(n_c_full_n),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\ap_CS_fsm[2]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(stream_buffer_0_chan_empty_n),
        .I2(icmp_ln13_fu_121_p2),
        .O(ap_enable_reg_pp0_iter11));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__0_n_7 ),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__0_n_7 ),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__0_n_7 ),
        .Q(Q[2]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ap_done_reg_i_2
       (.I0(n_c_full_n),
        .I1(Q[2]),
        .I2(ap_done_reg),
        .O(filter_U0_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_NS_fsm15_out),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter0_i_2_n_7),
        .I4(icmp_ln13_fu_121_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(stream_buffer_0_chan_empty_n),
        .O(ap_enable_reg_pp0_iter0_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000880800C088C8)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(stream_buffer_0_chan_empty_n),
        .I4(icmp_ln13_fu_121_p2),
        .I5(ap_NS_fsm15_out),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h220022002200AA80)) 
    ap_sync_reg_channel_write_filtered_frequency_V_i_1
       (.I0(ap_rst_n),
        .I1(filter_U0_ap_done),
        .I2(filtered_frequency_V_i_full_n),
        .I3(ap_sync_reg_channel_write_filtered_frequency_V),
        .I4(filtered_value_V_i_full_n),
        .I5(ap_sync_reg_channel_write_filtered_frequency_V_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h222A222A00080000)) 
    ap_sync_reg_channel_write_filtered_value_V_i_1
       (.I0(ap_rst_n),
        .I1(filter_U0_ap_done),
        .I2(filtered_frequency_V_i_full_n),
        .I3(ap_sync_reg_channel_write_filtered_frequency_V),
        .I4(filtered_value_V_i_full_n),
        .I5(ap_sync_reg_channel_write_filtered_frequency_V_reg),
        .O(ap_rst_n_1));
  LUT5 #(
    .INIT(32'h22222000)) 
    \count[1]_i_2__5 
       (.I0(filtered_frequency_V_i_full_n),
        .I1(ap_sync_reg_channel_write_filtered_frequency_V),
        .I2(n_c_full_n),
        .I3(Q[2]),
        .I4(ap_done_reg),
        .O(push_buf));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h22222000)) 
    \count[1]_i_2__6 
       (.I0(filtered_value_V_i_full_n),
        .I1(ap_sync_reg_channel_write_filtered_frequency_V_reg),
        .I2(n_c_full_n),
        .I3(Q[2]),
        .I4(ap_done_reg),
        .O(push_buf_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_i_reg_101[0]_i_1 
       (.I0(i_0_i_reg_101_reg[0]),
        .O(i_fu_127_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_i_reg_101[1]_i_1 
       (.I0(i_0_i_reg_101_reg[0]),
        .I1(i_0_i_reg_101_reg[1]),
        .O(i_fu_127_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_i_reg_101[2]_i_1 
       (.I0(i_0_i_reg_101_reg[0]),
        .I1(i_0_i_reg_101_reg[1]),
        .I2(i_0_i_reg_101_reg[2]),
        .O(i_fu_127_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_i_reg_101[3]_i_1 
       (.I0(i_0_i_reg_101_reg[1]),
        .I1(i_0_i_reg_101_reg[0]),
        .I2(i_0_i_reg_101_reg[2]),
        .I3(i_0_i_reg_101_reg[3]),
        .O(i_fu_127_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_0_i_reg_101[4]_i_1 
       (.I0(i_0_i_reg_101_reg[2]),
        .I1(i_0_i_reg_101_reg[0]),
        .I2(i_0_i_reg_101_reg[1]),
        .I3(i_0_i_reg_101_reg[3]),
        .I4(i_0_i_reg_101_reg[4]),
        .O(i_fu_127_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_0_i_reg_101[5]_i_1 
       (.I0(i_0_i_reg_101_reg[3]),
        .I1(i_0_i_reg_101_reg[1]),
        .I2(i_0_i_reg_101_reg[0]),
        .I3(i_0_i_reg_101_reg[2]),
        .I4(i_0_i_reg_101_reg[4]),
        .I5(i_0_i_reg_101_reg[5]),
        .O(i_fu_127_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_i_reg_101[6]_i_1 
       (.I0(\i_0_i_reg_101[8]_i_5_n_7 ),
        .I1(i_0_i_reg_101_reg[6]),
        .O(i_fu_127_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_i_reg_101[7]_i_1 
       (.I0(\i_0_i_reg_101[8]_i_5_n_7 ),
        .I1(i_0_i_reg_101_reg[6]),
        .I2(i_0_i_reg_101_reg[7]),
        .O(i_fu_127_p2[7]));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \i_0_i_reg_101[8]_i_1 
       (.I0(start_for_Block_huffman_encodi_U0_full_n),
        .I1(start_once_reg),
        .I2(filter_U0_ap_start),
        .I3(Q[0]),
        .I4(ap_done_reg),
        .I5(i_0_i_reg_1010),
        .O(i_0_i_reg_101));
  LUT5 #(
    .INIT(32'h00008808)) 
    \i_0_i_reg_101[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(stream_buffer_0_chan_empty_n),
        .I4(icmp_ln13_fu_121_p2),
        .O(i_0_i_reg_1010));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_i_reg_101[8]_i_3 
       (.I0(i_0_i_reg_101_reg[6]),
        .I1(\i_0_i_reg_101[8]_i_5_n_7 ),
        .I2(i_0_i_reg_101_reg[7]),
        .I3(i_0_i_reg_101_reg[8]),
        .O(i_fu_127_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \i_0_i_reg_101[8]_i_4 
       (.I0(\i_0_i_reg_101[8]_i_6_n_7 ),
        .I1(i_0_i_reg_101_reg[0]),
        .I2(i_0_i_reg_101_reg[1]),
        .I3(i_0_i_reg_101_reg[2]),
        .O(icmp_ln13_fu_121_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_0_i_reg_101[8]_i_5 
       (.I0(i_0_i_reg_101_reg[5]),
        .I1(i_0_i_reg_101_reg[3]),
        .I2(i_0_i_reg_101_reg[1]),
        .I3(i_0_i_reg_101_reg[0]),
        .I4(i_0_i_reg_101_reg[2]),
        .I5(i_0_i_reg_101_reg[4]),
        .O(\i_0_i_reg_101[8]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \i_0_i_reg_101[8]_i_6 
       (.I0(i_0_i_reg_101_reg[3]),
        .I1(i_0_i_reg_101_reg[4]),
        .I2(i_0_i_reg_101_reg[5]),
        .I3(i_0_i_reg_101_reg[6]),
        .I4(i_0_i_reg_101_reg[7]),
        .I5(i_0_i_reg_101_reg[8]),
        .O(\i_0_i_reg_101[8]_i_6_n_7 ));
  FDRE \i_0_i_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_reg_1010),
        .D(i_fu_127_p2[0]),
        .Q(i_0_i_reg_101_reg[0]),
        .R(i_0_i_reg_101));
  FDRE \i_0_i_reg_101_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_reg_1010),
        .D(i_fu_127_p2[1]),
        .Q(i_0_i_reg_101_reg[1]),
        .R(i_0_i_reg_101));
  FDRE \i_0_i_reg_101_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_reg_1010),
        .D(i_fu_127_p2[2]),
        .Q(i_0_i_reg_101_reg[2]),
        .R(i_0_i_reg_101));
  FDRE \i_0_i_reg_101_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_reg_1010),
        .D(i_fu_127_p2[3]),
        .Q(i_0_i_reg_101_reg[3]),
        .R(i_0_i_reg_101));
  FDRE \i_0_i_reg_101_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_reg_1010),
        .D(i_fu_127_p2[4]),
        .Q(i_0_i_reg_101_reg[4]),
        .R(i_0_i_reg_101));
  FDRE \i_0_i_reg_101_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_reg_1010),
        .D(i_fu_127_p2[5]),
        .Q(i_0_i_reg_101_reg[5]),
        .R(i_0_i_reg_101));
  FDRE \i_0_i_reg_101_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_reg_1010),
        .D(i_fu_127_p2[6]),
        .Q(i_0_i_reg_101_reg[6]),
        .R(i_0_i_reg_101));
  FDRE \i_0_i_reg_101_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_reg_1010),
        .D(i_fu_127_p2[7]),
        .Q(i_0_i_reg_101_reg[7]),
        .R(i_0_i_reg_101));
  FDRE \i_0_i_reg_101_reg[8] 
       (.C(ap_clk),
        .CE(i_0_i_reg_1010),
        .D(i_fu_127_p2[8]),
        .Q(i_0_i_reg_101_reg[8]),
        .R(i_0_i_reg_101));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2
       (.I0(Q[2]),
        .I1(n_c_full_n),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFF15FFFF00EA0000)) 
    \iptr[0]_i_1__10 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(n_c_full_n),
        .I3(ap_sync_reg_channel_write_filtered_frequency_V_reg),
        .I4(filtered_value_V_i_full_n),
        .I5(ADDRARDADDR),
        .O(ap_done_reg_reg_1));
  LUT6 #(
    .INIT(64'hFF15FFFF00EA0000)) 
    \iptr[0]_i_1__9 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(n_c_full_n),
        .I3(ap_sync_reg_channel_write_filtered_frequency_V),
        .I4(filtered_frequency_V_i_full_n),
        .I5(ADDRBWRADDR),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[0]_i_2 
       (.I0(Q[2]),
        .I1(n_c_full_n),
        .O(filter_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__2 
       (.I0(start_once_reg),
        .I1(filter_U0_ap_start),
        .I2(start_for_Block_huffman_encodi_U0_full_n),
        .O(start_once_reg_reg_0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_3__7
       (.I0(stream_buffer_0_chan_empty_n),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(filter_U0_in_data_V_read));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h00ECECEC)) 
    start_once_reg_i_1__0
       (.I0(filter_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Block_huffman_encodi_U0_full_n),
        .I3(n_c_full_n),
        .I4(Q[2]),
        .O(start_once_reg_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_7),
        .Q(start_once_reg),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_fu_58[0]_i_1 
       (.I0(\t_V_fu_58_reg[8]_0 [0]),
        .O(j_V_fu_161_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_fu_58[1]_i_1 
       (.I0(\t_V_fu_58_reg[8]_0 [0]),
        .I1(\t_V_fu_58_reg[8]_0 [1]),
        .O(j_V_fu_161_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_fu_58[2]_i_1 
       (.I0(\t_V_fu_58_reg[8]_0 [0]),
        .I1(\t_V_fu_58_reg[8]_0 [1]),
        .I2(\t_V_fu_58_reg[8]_0 [2]),
        .O(j_V_fu_161_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_fu_58[3]_i_1 
       (.I0(\t_V_fu_58_reg[8]_0 [1]),
        .I1(\t_V_fu_58_reg[8]_0 [0]),
        .I2(\t_V_fu_58_reg[8]_0 [2]),
        .I3(\t_V_fu_58_reg[8]_0 [3]),
        .O(j_V_fu_161_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_fu_58[4]_i_1 
       (.I0(\t_V_fu_58_reg[8]_0 [2]),
        .I1(\t_V_fu_58_reg[8]_0 [0]),
        .I2(\t_V_fu_58_reg[8]_0 [1]),
        .I3(\t_V_fu_58_reg[8]_0 [3]),
        .I4(\t_V_fu_58_reg[8]_0 [4]),
        .O(j_V_fu_161_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_fu_58[5]_i_1 
       (.I0(\t_V_fu_58_reg[8]_0 [3]),
        .I1(\t_V_fu_58_reg[8]_0 [1]),
        .I2(\t_V_fu_58_reg[8]_0 [0]),
        .I3(\t_V_fu_58_reg[8]_0 [2]),
        .I4(\t_V_fu_58_reg[8]_0 [4]),
        .I5(\t_V_fu_58_reg[8]_0 [5]),
        .O(j_V_fu_161_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_fu_58[6]_i_1 
       (.I0(\t_V_fu_58[8]_i_3_n_7 ),
        .I1(\t_V_fu_58_reg[8]_0 [6]),
        .O(j_V_fu_161_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_fu_58[7]_i_1 
       (.I0(\t_V_fu_58[8]_i_3_n_7 ),
        .I1(\t_V_fu_58_reg[8]_0 [6]),
        .I2(\t_V_fu_58_reg[8]_0 [7]),
        .O(j_V_fu_161_p2[7]));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \t_V_fu_58[8]_i_1 
       (.I0(start_for_Block_huffman_encodi_U0_full_n),
        .I1(start_once_reg),
        .I2(filter_U0_ap_start),
        .I3(Q[0]),
        .I4(ap_done_reg),
        .I5(E),
        .O(t_V_fu_58));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_fu_58[8]_i_2 
       (.I0(\t_V_fu_58_reg[8]_0 [6]),
        .I1(\t_V_fu_58[8]_i_3_n_7 ),
        .I2(\t_V_fu_58_reg[8]_0 [7]),
        .I3(\t_V_fu_58_reg[8]_0 [8]),
        .O(j_V_fu_161_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_fu_58[8]_i_3 
       (.I0(\t_V_fu_58_reg[8]_0 [5]),
        .I1(\t_V_fu_58_reg[8]_0 [3]),
        .I2(\t_V_fu_58_reg[8]_0 [1]),
        .I3(\t_V_fu_58_reg[8]_0 [0]),
        .I4(\t_V_fu_58_reg[8]_0 [2]),
        .I5(\t_V_fu_58_reg[8]_0 [4]),
        .O(\t_V_fu_58[8]_i_3_n_7 ));
  FDRE \t_V_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_161_p2[0]),
        .Q(\t_V_fu_58_reg[8]_0 [0]),
        .R(t_V_fu_58));
  FDRE \t_V_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_161_p2[1]),
        .Q(\t_V_fu_58_reg[8]_0 [1]),
        .R(t_V_fu_58));
  FDRE \t_V_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_161_p2[2]),
        .Q(\t_V_fu_58_reg[8]_0 [2]),
        .R(t_V_fu_58));
  FDRE \t_V_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_161_p2[3]),
        .Q(\t_V_fu_58_reg[8]_0 [3]),
        .R(t_V_fu_58));
  FDRE \t_V_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_161_p2[4]),
        .Q(\t_V_fu_58_reg[8]_0 [4]),
        .R(t_V_fu_58));
  FDRE \t_V_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_161_p2[5]),
        .Q(\t_V_fu_58_reg[8]_0 [5]),
        .R(t_V_fu_58));
  FDRE \t_V_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_161_p2[6]),
        .Q(\t_V_fu_58_reg[8]_0 [6]),
        .R(t_V_fu_58));
  FDRE \t_V_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_161_p2[7]),
        .Q(\t_V_fu_58_reg[8]_0 [7]),
        .R(t_V_fu_58));
  FDRE \t_V_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(j_V_fu_161_p2[8]),
        .Q(\t_V_fu_58_reg[8]_0 [8]),
        .R(t_V_fu_58));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
(* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* ORIG_REF_NAME = "huffman_encoding" *) (* hls_module = "yes" *) 
module design_1_huffman_encoding_0_1_huffman_encoding
   (s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    symbol_histogram_TDATA,
    symbol_histogram_TKEEP,
    symbol_histogram_TSTRB,
    symbol_histogram_TUSER,
    symbol_histogram_TLAST,
    symbol_histogram_TID,
    symbol_histogram_TDEST,
    encoding_TDATA,
    encoding_TKEEP,
    encoding_TSTRB,
    encoding_TUSER,
    encoding_TLAST,
    encoding_TID,
    encoding_TDEST,
    symbol_histogram_TVALID,
    symbol_histogram_TREADY,
    encoding_TVALID,
    encoding_TREADY);
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [47:0]symbol_histogram_TDATA;
  input [5:0]symbol_histogram_TKEEP;
  input [5:0]symbol_histogram_TSTRB;
  input [0:0]symbol_histogram_TUSER;
  input [0:0]symbol_histogram_TLAST;
  input [0:0]symbol_histogram_TID;
  input [0:0]symbol_histogram_TDEST;
  output [31:0]encoding_TDATA;
  output [3:0]encoding_TKEEP;
  output [3:0]encoding_TSTRB;
  output [0:0]encoding_TUSER;
  output [0:0]encoding_TLAST;
  output [0:0]encoding_TID;
  output [0:0]encoding_TDEST;
  input symbol_histogram_TVALID;
  output symbol_histogram_TREADY;
  output encoding_TVALID;
  input encoding_TREADY;

  wire \<const0> ;
  wire Block_huffman_encodi_U0_ap_continue;
  wire Block_huffman_encodi_U0_ap_ready;
  wire [8:0]Block_huffman_encodi_U0_ap_return;
  wire Block_huffman_encodi_U0_ap_start;
  wire Block_proc_U0_ap_start;
  wire [8:0]Block_proc_U0_num_nonzero_symbols;
  wire Block_proc_U0_num_nonzero_symbols_ap_vld;
  wire Loop_copy_sorted_pro_U0_ap_continue;
  wire [8:0]Loop_copy_sorted_pro_U0_extLd_out_out1_din;
  wire Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  wire Loop_copy_sorted_pro_U0_n_12;
  wire Loop_copy_sorted_pro_U0_n_35;
  wire Loop_copy_sorted_pro_U0_n_36;
  wire Loop_copy_sorted_pro_U0_n_37;
  wire Loop_copy_sorted_pro_U0_n_38;
  wire Loop_copy_sorted_pro_U0_n_39;
  wire Loop_copy_sorted_pro_U0_n_read;
  wire [7:0]Loop_copy_sorted_pro_U0_sorted_0_address0;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire Loop_copy_sorted_pro_U0_sorted_copy1_0_write;
  wire [7:0]Loop_copy_sorted_pro_U0_sorted_copy2_value_V_address0;
  wire Loop_read_stream_pro_U0_ap_done;
  wire Loop_read_stream_pro_U0_ap_ready;
  wire Loop_read_stream_pro_U0_ap_start;
  wire Loop_read_stream_pro_U0_n_24;
  wire Loop_read_stream_pro_U0_n_33;
  wire Loop_read_stream_pro_U0_n_34;
  wire Loop_read_stream_pro_U0_n_35;
  wire Loop_read_stream_pro_U0_n_36;
  wire Loop_read_stream_pro_U0_n_37;
  wire Loop_read_stream_pro_U0_n_38;
  wire Loop_read_stream_pro_U0_n_39;
  wire Loop_read_stream_pro_U0_n_40;
  wire Loop_read_stream_pro_U0_n_41;
  wire Loop_read_stream_pro_U0_n_42;
  wire Loop_read_stream_pro_U0_n_9;
  wire [40:0]Loop_read_stream_pro_U0_stream_buffer_0_din;
  wire Loop_read_stream_pro_U0_stream_buffer_0_write;
  wire [7:0]Loop_read_stream_pro_U0_stream_buffer_1_address0;
  wire Loop_read_stream_pro_U0_stream_buffer_1_ce0;
  wire [5:0]Loop_read_stream_pro_U0_stream_buffer_1_d0;
  wire Loop_read_stream_pro_U0_stream_buffer_1_we0;
  wire [5:0]Loop_read_stream_pro_U0_stream_buffer_2_d0;
  wire Loop_read_stream_pro_U0_stream_buffer_3_d0;
  wire Loop_read_stream_pro_U0_stream_buffer_4_d0;
  wire Loop_read_stream_pro_U0_stream_buffer_5_d0;
  wire Loop_read_stream_pro_U0_stream_buffer_6_d0;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_11;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state4_27;
  wire ap_CS_fsm_state4_31;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state6_19;
  wire ap_CS_fsm_state6_59;
  wire ap_CS_fsm_state7;
  wire [5:5]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_1;
  wire ap_done_reg_13;
  wire ap_done_reg_18;
  wire ap_idle;
  wire [8:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_stream_buffer_1;
  wire ap_sync_channel_write_stream_buffer_2;
  wire ap_sync_channel_write_stream_buffer_3;
  wire ap_sync_channel_write_stream_buffer_4;
  wire ap_sync_channel_write_stream_buffer_5;
  wire ap_sync_channel_write_stream_buffer_6;
  wire ap_sync_done;
  wire ap_sync_reg_channel_write_filtered_frequency_V;
  wire ap_sync_reg_channel_write_filtered_value_V_reg_n_7;
  wire ap_sync_reg_channel_write_left_V;
  wire ap_sync_reg_channel_write_parent_V;
  wire ap_sync_reg_channel_write_right_V_reg_n_7;
  wire ap_sync_reg_channel_write_sorted_0;
  wire ap_sync_reg_channel_write_sorted_1_reg_n_7;
  wire ap_sync_reg_channel_write_stream_buffer_1;
  wire ap_sync_reg_channel_write_stream_buffer_2;
  wire ap_sync_reg_channel_write_stream_buffer_3;
  wire ap_sync_reg_channel_write_stream_buffer_4;
  wire ap_sync_reg_channel_write_stream_buffer_5;
  wire ap_sync_reg_channel_write_stream_buffer_6_reg_n_7;
  wire ap_sync_reg_channel_write_truncated_length_his;
  wire ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7;
  wire [7:0]\buf_a0[0]_14 ;
  wire [7:0]\buf_a0[0]_15 ;
  wire [7:0]\buf_a0[0]_20 ;
  wire [5:0]\buf_a0[0]_9 ;
  wire [5:0]\buf_a0[1]_12 ;
  wire [7:0]\buf_a0[1]_16 ;
  wire [7:0]\buf_a0[1]_17 ;
  wire [7:0]\buf_a0[1]_21 ;
  wire [7:2]\buf_q0[0]_38 ;
  wire [7:2]\buf_q0[1]_37 ;
  wire \buf_we0[0]_26 ;
  wire \buf_we0[0]_28 ;
  wire \buf_we0[1]_25 ;
  wire canonize_tree_U0_ap_continue;
  wire canonize_tree_U0_ap_ready;
  wire [5:4]canonize_tree_U0_codeword_length_histogram_V_address0;
  wire canonize_tree_U0_codeword_length_histogram_V_ce0;
  wire canonize_tree_U0_n_12;
  wire canonize_tree_U0_n_13;
  wire canonize_tree_U0_n_18;
  wire canonize_tree_U0_n_51;
  wire canonize_tree_U0_n_52;
  wire canonize_tree_U0_n_53;
  wire canonize_tree_U0_n_54;
  wire canonize_tree_U0_n_55;
  wire canonize_tree_U0_n_56;
  wire canonize_tree_U0_n_57;
  wire [7:0]canonize_tree_U0_sorted_value_V_address0;
  wire canonize_tree_U0_sorted_value_V_ce0;
  wire [7:0]canonize_tree_U0_symbol_bits_V_address0;
  wire canonize_tree_U0_symbol_bits_V_ce0;
  wire canonize_tree_U0_symbol_bits_V_we0;
  wire canonize_tree_U0_val_assign6_loc_read;
  wire [1:0]child_depth_V_address0;
  wire [7:0]child_depth_V_address1;
  wire compute_bit_length_U0_ap_continue;
  wire compute_bit_length_U0_ap_ready;
  wire compute_bit_length_U0_extLd_loc_read;
  wire [5:0]compute_bit_length_U0_length_histogram_V_address0;
  wire compute_bit_length_U0_length_histogram_V_ce0;
  wire [8:0]compute_bit_length_U0_length_histogram_V_d0;
  wire compute_bit_length_U0_length_histogram_V_we0;
  wire compute_bit_length_U0_n_12;
  wire compute_bit_length_U0_n_55;
  wire compute_bit_length_U0_n_56;
  wire compute_bit_length_U0_n_57;
  wire compute_bit_length_U0_n_58;
  wire compute_bit_length_U0_n_59;
  wire compute_bit_length_U0_n_60;
  wire compute_bit_length_U0_n_61;
  wire compute_bit_length_U0_n_62;
  wire compute_bit_length_U0_n_63;
  wire compute_bit_length_U0_n_64;
  wire compute_bit_length_U0_n_65;
  wire compute_bit_length_U0_n_66;
  wire compute_bit_length_U0_n_67;
  wire compute_bit_length_U0_n_68;
  wire compute_bit_length_U0_n_69;
  wire compute_bit_length_U0_n_70;
  wire compute_bit_length_U0_n_71;
  wire compute_bit_length_U0_n_72;
  wire compute_bit_length_U0_n_73;
  wire compute_bit_length_U0_n_74;
  wire compute_bit_length_U0_n_75;
  wire compute_bit_length_U0_n_76;
  wire compute_bit_length_U0_n_77;
  wire compute_bit_length_U0_n_78;
  wire compute_bit_length_U0_n_79;
  wire compute_bit_length_U0_n_80;
  wire compute_bit_length_U0_n_81;
  wire compute_bit_length_U0_n_82;
  wire compute_bit_length_U0_n_83;
  wire compute_bit_length_U0_n_84;
  wire compute_bit_length_U0_n_85;
  wire compute_bit_length_U0_n_86;
  wire compute_bit_length_U0_n_87;
  wire compute_bit_length_U0_n_88;
  wire compute_bit_length_U0_n_89;
  wire compute_bit_length_U0_n_90;
  wire compute_bit_length_U0_n_91;
  wire compute_bit_length_U0_n_92;
  wire compute_bit_length_U0_n_93;
  wire compute_bit_length_U0_n_94;
  wire compute_bit_length_U0_n_95;
  wire compute_bit_length_U0_n_96;
  wire compute_bit_length_U0_n_97;
  wire [7:0]compute_bit_length_U0_right_V_address0;
  wire [1:0]compute_bit_length_U0_right_V_address1;
  wire compute_bit_length_U0_right_V_ce1;
  wire count16_out;
  wire create_codeword_U0_ap_ready;
  wire create_codeword_U0_ap_start;
  wire [4:0]create_codeword_U0_codeword_length_histogram_V_address0;
  wire create_codeword_U0_codeword_length_histogram_V_ce0;
  wire create_codeword_U0_n_53;
  wire create_codeword_U0_n_56;
  wire create_codeword_U0_n_57;
  wire create_codeword_U0_n_58;
  wire create_codeword_U0_n_59;
  wire create_codeword_U0_n_60;
  wire create_codeword_U0_n_61;
  wire create_codeword_U0_n_62;
  wire create_codeword_U0_n_63;
  wire create_codeword_U0_n_9;
  wire [7:0]create_codeword_U0_stream_buffer_keep_V_address0;
  wire create_codeword_U0_stream_buffer_keep_V_ce0;
  wire create_tree_U0_ap_done;
  wire create_tree_U0_ap_ready;
  wire create_tree_U0_ap_start;
  wire create_tree_U0_extLd_loc_read;
  wire create_tree_U0_in_frequency_V_read;
  wire [7:0]create_tree_U0_left_V_address0;
  wire create_tree_U0_n_100;
  wire create_tree_U0_n_101;
  wire create_tree_U0_n_102;
  wire create_tree_U0_n_103;
  wire create_tree_U0_n_104;
  wire create_tree_U0_n_105;
  wire create_tree_U0_n_106;
  wire create_tree_U0_n_107;
  wire create_tree_U0_n_108;
  wire create_tree_U0_n_109;
  wire create_tree_U0_n_110;
  wire create_tree_U0_n_25;
  wire create_tree_U0_n_26;
  wire create_tree_U0_n_42;
  wire create_tree_U0_n_44;
  wire create_tree_U0_n_45;
  wire create_tree_U0_n_46;
  wire create_tree_U0_n_52;
  wire create_tree_U0_n_53;
  wire create_tree_U0_n_54;
  wire create_tree_U0_n_55;
  wire create_tree_U0_n_56;
  wire create_tree_U0_n_57;
  wire create_tree_U0_n_58;
  wire create_tree_U0_n_59;
  wire create_tree_U0_n_60;
  wire create_tree_U0_n_61;
  wire create_tree_U0_n_62;
  wire create_tree_U0_n_63;
  wire create_tree_U0_n_64;
  wire create_tree_U0_n_65;
  wire create_tree_U0_n_66;
  wire create_tree_U0_n_67;
  wire create_tree_U0_n_68;
  wire create_tree_U0_n_69;
  wire create_tree_U0_n_7;
  wire create_tree_U0_n_70;
  wire create_tree_U0_n_71;
  wire create_tree_U0_n_72;
  wire create_tree_U0_n_73;
  wire create_tree_U0_n_74;
  wire create_tree_U0_n_75;
  wire create_tree_U0_n_76;
  wire create_tree_U0_n_77;
  wire create_tree_U0_n_78;
  wire create_tree_U0_n_79;
  wire create_tree_U0_n_80;
  wire create_tree_U0_n_81;
  wire create_tree_U0_n_82;
  wire create_tree_U0_n_83;
  wire create_tree_U0_n_84;
  wire create_tree_U0_n_85;
  wire create_tree_U0_n_86;
  wire create_tree_U0_n_87;
  wire create_tree_U0_n_88;
  wire create_tree_U0_n_89;
  wire create_tree_U0_n_90;
  wire create_tree_U0_n_91;
  wire create_tree_U0_n_92;
  wire create_tree_U0_n_93;
  wire create_tree_U0_n_94;
  wire create_tree_U0_n_95;
  wire create_tree_U0_n_96;
  wire create_tree_U0_n_97;
  wire create_tree_U0_n_98;
  wire create_tree_U0_n_99;
  wire create_tree_U0_parent_V_ce0;
  wire [7:0]create_tree_U0_right_V_address0;
  wire [26:0]\^encoding_TDATA ;
  wire [0:0]encoding_TDEST;
  wire [0:0]encoding_TID;
  wire [3:0]encoding_TKEEP;
  wire [0:0]encoding_TLAST;
  wire encoding_TREADY;
  wire [3:0]encoding_TSTRB;
  wire [0:0]encoding_TUSER;
  wire encoding_TVALID;
  wire [2:0]extLd8_loc_channel_dout;
  wire extLd8_loc_channel_empty_n;
  wire extLd_loc_c19_U_n_9;
  wire [8:0]extLd_loc_c19_dout;
  wire extLd_loc_c19_empty_n;
  wire extLd_loc_c19_full_n;
  wire extLd_loc_c20_U_n_9;
  wire [8:0]extLd_loc_c20_dout;
  wire extLd_loc_c20_empty_n;
  wire extLd_loc_c20_full_n;
  wire [8:0]extLd_loc_c_dout;
  wire extLd_loc_c_empty_n;
  wire extLd_loc_c_full_n;
  wire filter_U0_ap_done;
  wire filter_U0_ap_ready;
  wire filter_U0_ap_start;
  wire filter_U0_in_data_V_read;
  wire filter_U0_n_12;
  wire filter_U0_n_24;
  wire filter_U0_n_27;
  wire filter_U0_n_28;
  wire filter_U0_n_29;
  wire filter_U0_n_30;
  wire filter_U0_n_31;
  wire filter_U0_n_8;
  wire [8:0]filter_U0_n_out_din;
  wire filter_U0_out_value_V_we0;
  wire filtered_frequency_V_i_full_n;
  wire filtered_frequency_V_t_empty_n;
  wire [31:0]filtered_frequency_V_t_q0;
  wire filtered_value_V_U_n_20;
  wire filtered_value_V_i_full_n;
  wire filtered_value_V_t_empty_n;
  wire [8:0]filtered_value_V_t_q0;
  wire first_codeword_V_add_1_reg_5560;
  wire grp_fu_199_p2;
  wire huffman_encoding_AXILiteS_s_axi_U_n_7;
  wire icmp_ln21_fu_190_p2;
  wire icmp_ln40_fu_148_p2;
  wire icmp_ln40_fu_6685_p2;
  wire icmp_ln67_fu_6842_p2;
  wire icmp_ln879_reg_273;
  wire icmp_ln883_fu_353_p2;
  wire interrupt;
  wire iptr;
  wire iptr_36;
  wire iptr_39;
  wire iptr_61;
  wire [7:0]j5_0_i_i_reg_1763_reg;
  wire [8:8]j5_0_i_i_reg_1763_reg__0;
  wire [7:3]j7_0_i_i_reg_4725_reg;
  wire [8:8]j7_0_i_i_reg_4725_reg__0;
  wire [8:8]j_0_i_i_reg_301_reg;
  wire left_V_i_full_n;
  wire left_V_t_empty_n;
  wire [8:0]left_V_t_q0;
  wire [8:0]left_V_t_q1;
  wire [8:0]length_histogram_V_t_q0;
  wire mOutPtr110_out;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_iaddr_34;
  wire [0:0]memcore_iaddr_35;
  wire [0:0]memcore_iaddr_42;
  wire [0:0]memcore_iaddr_43;
  wire [0:0]memcore_iaddr_44;
  wire [0:0]memcore_iaddr_46;
  wire [0:0]memcore_iaddr_48;
  wire [0:0]memcore_iaddr_50;
  wire [0:0]memcore_iaddr_52;
  wire [0:0]memcore_iaddr_54;
  wire [0:0]memcore_iaddr_56;
  wire [0:0]memcore_iaddr_58;
  wire [0:0]memcore_taddr;
  wire [0:0]memcore_taddr_33;
  wire [0:0]memcore_taddr_45;
  wire [0:0]memcore_taddr_47;
  wire [0:0]memcore_taddr_49;
  wire [0:0]memcore_taddr_51;
  wire [0:0]memcore_taddr_53;
  wire [0:0]memcore_taddr_55;
  wire [0:0]memcore_taddr_57;
  wire [0:0]memcore_taddr_60;
  wire [8:0]n_c18_dout;
  wire n_c18_empty_n;
  wire n_c18_full_n;
  wire n_c_U_n_19;
  wire [8:0]n_c_dout;
  wire n_c_empty_n;
  wire n_c_full_n;
  wire [8:0]num_nonzero_symbols_preg_reg;
  wire [7:0]op2_assign_reg_360_reg;
  wire [8:0]p_066_0_i_i_reg_127;
  wire [8:0]p_1_in;
  wire parent_V_i_full_n;
  wire parent_V_t_empty_n;
  wire [8:0]parent_V_t_q0;
  wire [8:0]parent_V_t_q1;
  wire pop_buf;
  wire prev_tptr;
  wire push;
  wire push_buf;
  wire push_buf_10;
  wire push_buf_22;
  wire push_buf_23;
  wire push_buf_24;
  wire push_buf_29;
  wire push_buf_3;
  wire push_buf_30;
  wire push_buf_4;
  wire push_buf_40;
  wire push_buf_41;
  wire push_buf_5;
  wire push_buf_6;
  wire push_buf_7;
  wire push_buf_8;
  wire [3:0]result_keep_V_reg_561;
  wire [3:0]result_strb_V_reg_566;
  wire right_V_U_n_10;
  wire right_V_i_full_n;
  wire right_V_t_empty_n;
  wire [8:0]right_V_t_q0;
  wire [8:0]right_V_t_q1;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [8:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire sort_U0_ap_done;
  wire sort_U0_ap_ready;
  wire sort_U0_ap_start;
  wire [7:0]sort_U0_in_value_V_address0;
  wire sort_U0_in_value_V_ce0;
  wire sort_U0_n_60;
  wire sort_U0_n_79;
  wire sort_U0_n_92;
  wire sort_U0_n_93;
  wire sort_U0_n_94;
  wire sort_U0_n_95;
  wire sort_U0_n_96;
  wire sort_U0_n_97;
  wire [31:0]sort_U0_out_frequency_V_d0;
  wire [7:0]sort_U0_out_value_V_address0;
  wire sort_U0_out_value_V_ce0;
  wire [8:0]sort_U0_out_value_V_d0;
  wire sort_U0_out_value_V_we0;
  wire sorted_0_U_n_19;
  wire sorted_0_U_n_20;
  wire sorted_0_i_full_n;
  wire sorted_0_t_empty_n;
  wire [8:0]sorted_0_t_q0;
  wire sorted_1_U_n_42;
  wire sorted_1_i_full_n;
  wire sorted_1_t_empty_n;
  wire [31:0]sorted_1_t_q0;
  wire sorted_copy1_0_chann_U_n_8;
  wire [8:0]sorted_copy1_0_chann_dout;
  wire sorted_copy1_0_chann_empty_n;
  wire sorted_copy1_0_chann_full_n;
  wire [31:0]sorted_copy1_1_chann_dout;
  wire sorted_copy1_1_chann_empty_n;
  wire sorted_copy1_1_chann_full_n;
  wire sorted_copy2_value_V_t_empty_n;
  wire [7:0]sorted_copy2_value_V_t_q0;
  wire start_for_Block_hEe0_U_n_10;
  wire start_for_Block_hEe0_U_n_11;
  wire start_for_Block_hEe0_U_n_12;
  wire start_for_Block_hEe0_U_n_9;
  wire start_for_Block_huffman_encodi_U0_full_n;
  wire start_for_Block_proc_U0_full_n;
  wire start_for_create_tree_U0_full_n;
  wire start_for_filter_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_2;
  wire start_once_reg_32;
  wire [40:0]stream_buffer_0_chan_dout;
  wire stream_buffer_0_chan_empty_n;
  wire stream_buffer_0_chan_full_n;
  wire stream_buffer_1_U_n_15;
  wire stream_buffer_1_i_full_n;
  wire stream_buffer_1_t_empty_n;
  wire stream_buffer_2_i_full_n;
  wire stream_buffer_2_t_empty_n;
  wire stream_buffer_3_i_full_n;
  wire stream_buffer_3_t_empty_n;
  wire stream_buffer_3_t_q0;
  wire stream_buffer_4_i_full_n;
  wire stream_buffer_4_t_empty_n;
  wire stream_buffer_4_t_q0;
  wire stream_buffer_5_U_n_11;
  wire stream_buffer_5_i_full_n;
  wire stream_buffer_5_t_empty_n;
  wire stream_buffer_5_t_q0;
  wire stream_buffer_6_U_n_11;
  wire stream_buffer_6_i_full_n;
  wire stream_buffer_6_t_empty_n;
  wire stream_buffer_6_t_q0;
  wire symbol_bits_V_t_empty_n;
  wire [4:0]symbol_bits_V_t_q0;
  wire [47:0]symbol_histogram_TDATA;
  wire [0:0]symbol_histogram_TDEST;
  wire [0:0]symbol_histogram_TID;
  wire [5:0]symbol_histogram_TKEEP;
  wire [0:0]symbol_histogram_TLAST;
  wire symbol_histogram_TREADY;
  wire [5:0]symbol_histogram_TSTRB;
  wire [0:0]symbol_histogram_TUSER;
  wire symbol_histogram_TVALID;
  wire tmp_fu_6657_p3;
  wire tptr;
  wire truncate_tree_U0_ap_done;
  wire truncate_tree_U0_ap_ready;
  wire truncate_tree_U0_ap_start;
  wire [5:0]truncate_tree_U0_input_length_histogram_V_address0;
  wire truncate_tree_U0_input_length_histogram_V_ce0;
  wire truncate_tree_U0_n_21;
  wire truncate_tree_U0_n_31;
  wire truncate_tree_U0_n_32;
  wire truncate_tree_U0_n_33;
  wire truncate_tree_U0_n_34;
  wire truncate_tree_U0_n_35;
  wire truncate_tree_U0_n_36;
  wire truncate_tree_U0_n_37;
  wire truncate_tree_U0_n_38;
  wire truncate_tree_U0_n_39;
  wire truncate_tree_U0_n_40;
  wire truncate_tree_U0_n_41;
  wire truncate_tree_U0_n_42;
  wire truncate_tree_U0_n_43;
  wire truncate_tree_U0_n_44;
  wire truncate_tree_U0_n_45;
  wire truncate_tree_U0_n_46;
  wire truncate_tree_U0_n_47;
  wire truncate_tree_U0_n_48;
  wire truncate_tree_U0_n_49;
  wire truncate_tree_U0_n_50;
  wire [5:0]truncate_tree_U0_output_length_histogram1_V_address0;
  wire truncate_tree_U0_output_length_histogram1_V_ce0;
  wire [5:0]truncate_tree_U0_output_length_histogram2_V_address0;
  wire truncate_tree_U0_output_length_histogram2_V_ce0;
  wire truncated_length_his_1_U_n_19;
  wire truncated_length_his_1_U_n_20;
  wire truncated_length_his_1_i_full_n;
  wire truncated_length_his_1_t_empty_n;
  wire [8:0]truncated_length_his_1_t_q0;
  wire truncated_length_his_U_n_31;
  wire truncated_length_his_U_n_32;
  wire truncated_length_his_i_full_n;
  wire [8:0]truncated_length_his_i_q1;
  wire truncated_length_his_t_empty_n;
  wire val_assign6_loc_c_U_n_7;
  wire val_assign6_loc_c_U_n_9;
  wire [8:0]val_assign6_loc_c_dout;
  wire val_assign6_loc_c_empty_n;
  wire val_assign6_loc_c_full_n;
  wire [2:2]zext_ln13_reg_543;

  assign encoding_TDATA[31] = \<const0> ;
  assign encoding_TDATA[30] = \<const0> ;
  assign encoding_TDATA[29] = \<const0> ;
  assign encoding_TDATA[28] = \<const0> ;
  assign encoding_TDATA[27] = \<const0> ;
  assign encoding_TDATA[26:0] = \^encoding_TDATA [26:0];
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[14] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[13] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[12] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[11] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[10] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[9] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[8:0] = \^s_axi_AXILiteS_RDATA [8:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  design_1_huffman_encoding_0_1_Block_huffman_encodi Block_huffman_encodi_U0
       (.Block_huffman_encodi_U0_ap_ready(Block_huffman_encodi_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(start_for_Block_hEe0_U_n_11),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(n_c_dout));
  design_1_huffman_encoding_0_1_Block_proc Block_proc_U0
       (.D(extLd_loc_c19_dout),
        .E(Block_proc_U0_num_nonzero_symbols_ap_vld),
        .Q(num_nonzero_symbols_preg_reg),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_done_reg_reg_0(create_codeword_U0_n_53));
  GND GND
       (.G(\<const0> ));
  design_1_huffman_encoding_0_1_Loop_copy_sorted_pro Loop_copy_sorted_pro_U0
       (.ADDRARDADDR(memcore_iaddr_44),
        .CO(icmp_ln40_fu_148_p2),
        .Loop_copy_sorted_pro_U0_ap_continue(Loop_copy_sorted_pro_U0_ap_continue),
        .Loop_copy_sorted_pro_U0_extLd_out_out1_write(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .Loop_copy_sorted_pro_U0_n_read(Loop_copy_sorted_pro_U0_n_read),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,Loop_copy_sorted_pro_U0_n_12}),
        .SS(ap_rst_n_inv),
        .WEBWE(Loop_copy_sorted_pro_U0_sorted_copy1_0_write),
        .\ap_CS_fsm_reg[1]_0 (sorted_0_U_n_19),
        .\ap_CS_fsm_reg[2]_0 (Loop_copy_sorted_pro_U0_n_38),
        .\ap_CS_fsm_reg[2]_1 (Loop_copy_sorted_pro_U0_n_39),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_1),
        .ap_done_reg_reg_0(Loop_copy_sorted_pro_U0_n_37),
        .ap_rst_n(ap_rst_n),
        .extLd_loc_c19_full_n(extLd_loc_c19_full_n),
        .extLd_loc_c_full_n(extLd_loc_c_full_n),
        .\i12_0_i_reg_137_reg[7]_0 (Loop_copy_sorted_pro_U0_sorted_0_address0),
        .n_c18_empty_n(n_c18_empty_n),
        .\n_read_reg_165_reg[8]_0 (Loop_copy_sorted_pro_U0_extLd_out_out1_din),
        .out(n_c18_dout),
        .push_buf(push_buf),
        .sorted_0_t_empty_n(sorted_0_t_empty_n),
        .sorted_1_t_empty_n(sorted_1_t_empty_n),
        .sorted_copy1_0_chann_full_n(sorted_copy1_0_chann_full_n),
        .sorted_copy1_1_chann_full_n(sorted_copy1_1_chann_full_n),
        .start_for_Block_proc_U0_full_n(start_for_Block_proc_U0_full_n),
        .start_for_create_tree_U0_full_n(start_for_create_tree_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(Loop_copy_sorted_pro_U0_n_35),
        .start_once_reg_reg_1(Loop_copy_sorted_pro_U0_n_36),
        .val_assign6_loc_c_full_n(val_assign6_loc_c_full_n),
        .\zext_ln41_reg_181_reg[7]_0 (Loop_copy_sorted_pro_U0_sorted_copy2_value_V_address0));
  design_1_huffman_encoding_0_1_Loop_read_stream_pro Loop_read_stream_pro_U0
       (.A(memcore_iaddr_56),
        .ADDRARDADDR(memcore_iaddr_48),
        .Block_proc_U0_ap_start(Block_proc_U0_ap_start),
        .E(push),
        .Loop_read_stream_pro_U0_ap_done(Loop_read_stream_pro_U0_ap_done),
        .Loop_read_stream_pro_U0_ap_start(Loop_read_stream_pro_U0_ap_start),
        .Loop_read_stream_pro_U0_stream_buffer_0_write(Loop_read_stream_pro_U0_stream_buffer_0_write),
        .Loop_read_stream_pro_U0_stream_buffer_3_d0(Loop_read_stream_pro_U0_stream_buffer_3_d0),
        .Loop_read_stream_pro_U0_stream_buffer_4_d0(Loop_read_stream_pro_U0_stream_buffer_4_d0),
        .Loop_read_stream_pro_U0_stream_buffer_5_d0(Loop_read_stream_pro_U0_stream_buffer_5_d0),
        .Loop_read_stream_pro_U0_stream_buffer_6_d0(Loop_read_stream_pro_U0_stream_buffer_6_d0),
        .Q(Loop_copy_sorted_pro_U0_n_12),
        .SS(ap_rst_n_inv),
        .WEA(Loop_read_stream_pro_U0_stream_buffer_1_ce0),
        .\ap_CS_fsm_reg[0]_0 (Loop_read_stream_pro_U0_n_9),
        .\ap_CS_fsm_reg[2]_0 (Loop_read_stream_pro_U0_n_37),
        .\ap_CS_fsm_reg[2]_1 (Loop_read_stream_pro_U0_n_38),
        .\ap_CS_fsm_reg[2]_2 (Loop_read_stream_pro_U0_n_39),
        .\ap_CS_fsm_reg[2]_3 (Loop_read_stream_pro_U0_n_40),
        .\ap_CS_fsm_reg[2]_4 (Loop_read_stream_pro_U0_n_41),
        .\ap_CS_fsm_reg[2]_5 (Loop_read_stream_pro_U0_n_42),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(Loop_read_stream_pro_U0_n_36),
        .ap_ready(Loop_read_stream_pro_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_stream_buffer_1(ap_sync_channel_write_stream_buffer_1),
        .ap_sync_channel_write_stream_buffer_2(ap_sync_channel_write_stream_buffer_2),
        .ap_sync_channel_write_stream_buffer_3(ap_sync_channel_write_stream_buffer_3),
        .ap_sync_channel_write_stream_buffer_4(ap_sync_channel_write_stream_buffer_4),
        .ap_sync_channel_write_stream_buffer_5(ap_sync_channel_write_stream_buffer_5),
        .ap_sync_channel_write_stream_buffer_6(ap_sync_channel_write_stream_buffer_6),
        .ap_sync_reg_channel_write_stream_buffer_1(ap_sync_reg_channel_write_stream_buffer_1),
        .ap_sync_reg_channel_write_stream_buffer_2(ap_sync_reg_channel_write_stream_buffer_2),
        .ap_sync_reg_channel_write_stream_buffer_3(ap_sync_reg_channel_write_stream_buffer_3),
        .ap_sync_reg_channel_write_stream_buffer_4(ap_sync_reg_channel_write_stream_buffer_4),
        .ap_sync_reg_channel_write_stream_buffer_5(ap_sync_reg_channel_write_stream_buffer_5),
        .ap_sync_reg_channel_write_stream_buffer_6_reg(ap_sync_reg_channel_write_stream_buffer_6_reg_n_7),
        .\i_0_i_reg_177_reg[5]_0 (Loop_read_stream_pro_U0_stream_buffer_1_we0),
        .\i_0_i_reg_177_reg[6]_0 (Loop_read_stream_pro_U0_n_24),
        .\i_0_i_reg_177_reg[6]_1 (Loop_read_stream_pro_U0_n_33),
        .\i_0_i_reg_177_reg[6]_2 (Loop_read_stream_pro_U0_n_35),
        .\i_0_i_reg_177_reg[7]_0 (Loop_read_stream_pro_U0_n_34),
        .int_ap_idle_reg(sorted_0_U_n_19),
        .int_ap_idle_reg_0(canonize_tree_U0_n_52),
        .\iptr_reg[0] (memcore_iaddr_52),
        .\iptr_reg[0]_0 (memcore_iaddr_54),
        .\iptr_reg[0]_1 (memcore_iaddr_50),
        .\iptr_reg[0]_2 (memcore_iaddr_46),
        .push_buf(push_buf_8),
        .push_buf_0(push_buf_7),
        .push_buf_1(push_buf_6),
        .push_buf_2(push_buf_5),
        .push_buf_3(push_buf_4),
        .push_buf_4(push_buf_3),
        .start_for_filter_U0_full_n(start_for_filter_U0_full_n),
        .start_once_reg(start_once_reg_2),
        .stream_buffer_0_chan_full_n(stream_buffer_0_chan_full_n),
        .stream_buffer_0_din(Loop_read_stream_pro_U0_stream_buffer_0_din),
        .stream_buffer_1_address0(Loop_read_stream_pro_U0_stream_buffer_1_address0),
        .stream_buffer_1_d0(Loop_read_stream_pro_U0_stream_buffer_1_d0),
        .stream_buffer_1_i_full_n(stream_buffer_1_i_full_n),
        .stream_buffer_2_d0(Loop_read_stream_pro_U0_stream_buffer_2_d0),
        .stream_buffer_2_i_full_n(stream_buffer_2_i_full_n),
        .stream_buffer_3_i_full_n(stream_buffer_3_i_full_n),
        .stream_buffer_4_i_full_n(stream_buffer_4_i_full_n),
        .stream_buffer_5_i_full_n(stream_buffer_5_i_full_n),
        .stream_buffer_6_i_full_n(stream_buffer_6_i_full_n),
        .symbol_histogram_TDATA(symbol_histogram_TDATA[40:0]),
        .symbol_histogram_TDEST(symbol_histogram_TDEST),
        .symbol_histogram_TID(symbol_histogram_TID),
        .symbol_histogram_TKEEP(symbol_histogram_TKEEP),
        .symbol_histogram_TLAST(symbol_histogram_TLAST),
        .symbol_histogram_TREADY(symbol_histogram_TREADY),
        .symbol_histogram_TSTRB(symbol_histogram_TSTRB),
        .symbol_histogram_TUSER(symbol_histogram_TUSER),
        .symbol_histogram_TVALID(symbol_histogram_TVALID));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_filtered_frequency_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(filter_U0_n_28),
        .Q(ap_sync_reg_channel_write_filtered_frequency_V),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_filtered_value_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(filter_U0_n_29),
        .Q(ap_sync_reg_channel_write_filtered_value_V_reg_n_7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_left_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(create_tree_U0_n_109),
        .Q(ap_sync_reg_channel_write_left_V),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_parent_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(create_tree_U0_n_108),
        .Q(ap_sync_reg_channel_write_parent_V),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_right_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(create_tree_U0_n_110),
        .Q(ap_sync_reg_channel_write_right_V_reg_n_7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_sorted_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sort_U0_n_93),
        .Q(ap_sync_reg_channel_write_sorted_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_sorted_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sort_U0_n_92),
        .Q(ap_sync_reg_channel_write_sorted_1_reg_n_7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_stream_buffer_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_stream_buffer_1),
        .Q(ap_sync_reg_channel_write_stream_buffer_1),
        .R(Loop_read_stream_pro_U0_n_36));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_stream_buffer_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_stream_buffer_2),
        .Q(ap_sync_reg_channel_write_stream_buffer_2),
        .R(Loop_read_stream_pro_U0_n_36));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_stream_buffer_3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_stream_buffer_3),
        .Q(ap_sync_reg_channel_write_stream_buffer_3),
        .R(Loop_read_stream_pro_U0_n_36));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_stream_buffer_4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_stream_buffer_4),
        .Q(ap_sync_reg_channel_write_stream_buffer_4),
        .R(Loop_read_stream_pro_U0_n_36));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_stream_buffer_5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_stream_buffer_5),
        .Q(ap_sync_reg_channel_write_stream_buffer_5),
        .R(Loop_read_stream_pro_U0_n_36));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_stream_buffer_6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_stream_buffer_6),
        .Q(ap_sync_reg_channel_write_stream_buffer_6_reg_n_7),
        .R(Loop_read_stream_pro_U0_n_36));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_truncated_length_his_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(truncate_tree_U0_n_31),
        .Q(ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_truncated_length_his_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(truncate_tree_U0_n_32),
        .Q(ap_sync_reg_channel_write_truncated_length_his),
        .R(1'b0));
  design_1_huffman_encoding_0_1_canonize_tree canonize_tree_U0
       (.ADDRARDADDR(canonize_tree_U0_symbol_bits_V_address0),
        .ADDRBWRADDR(\buf_a0[1]_12 [3:1]),
        .CO(icmp_ln21_fu_190_p2),
        .D(ap_NS_fsm),
        .DIADI({canonize_tree_U0_n_53,canonize_tree_U0_n_54,canonize_tree_U0_n_55,canonize_tree_U0_n_56,canonize_tree_U0_n_57}),
        .DOBDO(sorted_copy2_value_V_t_q0),
        .Q(canonize_tree_U0_n_12),
        .SS(ap_rst_n_inv),
        .WEA(canonize_tree_U0_symbol_bits_V_ce0),
        .\ap_CS_fsm_reg[0]_0 (canonize_tree_U0_n_52),
        .\ap_CS_fsm_reg[2]_0 (canonize_tree_U0_n_13),
        .\ap_CS_fsm_reg[2]_1 (canonize_tree_U0_n_51),
        .\ap_CS_fsm_reg[3]_0 (truncated_length_his_U_n_32),
        .\ap_CS_fsm_reg[3]_1 (truncated_length_his_U_n_31),
        .\ap_CS_fsm_reg[4]_0 ({canonize_tree_U0_sorted_value_V_ce0,canonize_tree_U0_codeword_length_histogram_V_ce0,ap_CS_fsm_state3_11}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_13),
        .ap_rst_n(ap_rst_n),
        .canonize_tree_U0_ap_continue(canonize_tree_U0_ap_continue),
        .canonize_tree_U0_ap_ready(canonize_tree_U0_ap_ready),
        .canonize_tree_U0_symbol_bits_V_we0(canonize_tree_U0_symbol_bits_V_we0),
        .canonize_tree_U0_val_assign6_loc_read(canonize_tree_U0_val_assign6_loc_read),
        .\i_op_assign_reg_139_reg[7]_0 (canonize_tree_U0_sorted_value_V_address0),
        .icmp_ln879_reg_273(icmp_ln879_reg_273),
        .\icmp_ln879_reg_273_reg[0]_0 (canonize_tree_U0_n_18),
        .if_dout(val_assign6_loc_c_dout),
        .iptr(iptr_61),
        .\iptr_reg[0] (\buf_a0[0]_9 ),
        .\iptr_reg[0]_0 (memcore_iaddr_58),
        .\length_V_1_fu_58_reg[4]_0 (canonize_tree_U0_codeword_length_histogram_V_address0),
        .\p_066_0_i_i_reg_127_reg[8]_0 (p_066_0_i_i_reg_127),
        .push_buf(push_buf_10),
        .sorted_copy2_value_V_t_empty_n(sorted_copy2_value_V_t_empty_n),
        .\t_V_5_reg_151_reg[8]_0 (p_1_in),
        .tptr(tptr),
        .truncate_tree_U0_output_length_histogram1_V_address0(truncate_tree_U0_output_length_histogram1_V_address0),
        .truncated_length_his_t_empty_n(truncated_length_his_t_empty_n),
        .val_assign6_loc_c_empty_n(val_assign6_loc_c_empty_n));
  design_1_huffman_encoding_0_1_compute_bit_length compute_bit_length_U0
       (.ADDRARDADDR(child_depth_V_address1),
        .ADDRBWRADDR(child_depth_V_address0),
        .D(parent_V_t_q0),
        .DOADO({\buf_q0[1]_37 [7],\buf_q0[1]_37 [5:4],\buf_q0[1]_37 [2]}),
        .Q({compute_bit_length_U0_ap_ready,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state4,compute_bit_length_U0_right_V_ce1,compute_bit_length_U0_n_12}),
        .SS(ap_rst_n_inv),
        .WEA(compute_bit_length_U0_length_histogram_V_ce0),
        .\ap_CS_fsm_reg[0]_0 (extLd_loc_c20_U_n_9),
        .\ap_CS_fsm_reg[8]_0 (compute_bit_length_U0_n_55),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_18),
        .ap_rst_n(ap_rst_n),
        .compute_bit_length_U0_ap_continue(compute_bit_length_U0_ap_continue),
        .compute_bit_length_U0_extLd_loc_read(compute_bit_length_U0_extLd_loc_read),
        .compute_bit_length_U0_length_histogram_V_we0(compute_bit_length_U0_length_histogram_V_we0),
        .compute_bit_length_U0_right_V_address0(compute_bit_length_U0_right_V_address0),
        .count16_out(count16_out),
        .extLd_loc_c20_empty_n(extLd_loc_c20_empty_n),
        .iptr(iptr),
        .iptr_0(iptr_39),
        .iptr_1(iptr_36),
        .\iptr_reg[0] ({compute_bit_length_U0_n_56,compute_bit_length_U0_n_57,compute_bit_length_U0_n_58,compute_bit_length_U0_n_59,compute_bit_length_U0_n_60,compute_bit_length_U0_n_61,compute_bit_length_U0_n_62}),
        .\iptr_reg[0]_0 ({compute_bit_length_U0_n_63,compute_bit_length_U0_n_64,compute_bit_length_U0_n_65,compute_bit_length_U0_n_66,compute_bit_length_U0_n_67,compute_bit_length_U0_n_68,compute_bit_length_U0_n_69}),
        .\iptr_reg[0]_1 ({compute_bit_length_U0_n_70,compute_bit_length_U0_n_71,compute_bit_length_U0_n_72,compute_bit_length_U0_n_73,compute_bit_length_U0_n_74,compute_bit_length_U0_n_75,compute_bit_length_U0_n_76}),
        .\iptr_reg[0]_2 ({compute_bit_length_U0_n_77,compute_bit_length_U0_n_78,compute_bit_length_U0_n_79,compute_bit_length_U0_n_80,compute_bit_length_U0_n_81,compute_bit_length_U0_n_82,compute_bit_length_U0_n_83}),
        .\iptr_reg[0]_3 ({compute_bit_length_U0_n_84,compute_bit_length_U0_n_85,compute_bit_length_U0_n_86,compute_bit_length_U0_n_87,compute_bit_length_U0_n_88,compute_bit_length_U0_n_89,compute_bit_length_U0_n_90}),
        .\iptr_reg[0]_4 ({compute_bit_length_U0_n_91,compute_bit_length_U0_n_92,compute_bit_length_U0_n_93,compute_bit_length_U0_n_94,compute_bit_length_U0_n_95,compute_bit_length_U0_n_96,compute_bit_length_U0_n_97}),
        .\iptr_reg[0]_5 (memcore_iaddr_35),
        .left_V_t_empty_n(left_V_t_empty_n),
        .\left_curr_V_reg_598_reg[8]_0 (left_V_t_q0),
        .\left_next_V_reg_603_reg[8]_0 (left_V_t_q1),
        .length_histogram_V_d0(compute_bit_length_U0_length_histogram_V_d0),
        .\op2_assign_reg_360_reg[7]_0 (op2_assign_reg_360_reg),
        .\op_assign_reg_310_reg[1] (\buf_a0[1]_17 [1:0]),
        .\op_assign_reg_310_reg[7] (\buf_a0[0]_15 ),
        .parent_V_t_empty_n(parent_V_t_empty_n),
        .\parent_next_V_reg_593_reg[8]_0 (parent_V_t_q1),
        .prev_tptr(prev_tptr),
        .ram_reg(create_tree_U0_left_V_address0),
        .ram_reg_0(create_tree_U0_right_V_address0),
        .ram_reg_1({\buf_q0[0]_38 [7],\buf_q0[0]_38 [5:4],\buf_q0[0]_38 [2]}),
        .\right_V_addr_reg_835_reg[1] (\buf_a0[1]_16 [1:0]),
        .\right_V_addr_reg_835_reg[7] (\buf_a0[0]_14 ),
        .right_V_t_empty_n(right_V_t_empty_n),
        .\right_curr_V_reg_608_reg[8]_0 (right_V_t_q0),
        .\right_next_V_reg_613_reg[8]_0 (right_V_t_q1),
        .truncate_tree_U0_ap_ready(truncate_tree_U0_ap_ready),
        .truncate_tree_U0_ap_start(truncate_tree_U0_ap_start),
        .\zext_ln13_reg_543_reg[2]_0 ({zext_ln13_reg_543,compute_bit_length_U0_right_V_address1}),
        .\zext_ln13_reg_543_reg[8]_0 (extLd_loc_c20_dout),
        .\zext_ln544_7_reg_655_reg[5]_0 (compute_bit_length_U0_length_histogram_V_address0));
  design_1_huffman_encoding_0_1_create_codeword create_codeword_U0
       (.ADDRBWRADDR(memcore_taddr_57),
        .Block_proc_U0_ap_start(Block_proc_U0_ap_start),
        .D(result_keep_V_reg_561),
        .DOBDO(symbol_bits_V_t_q0),
        .DPRA(memcore_taddr_55),
        .E(first_codeword_V_add_1_reg_5560),
        .Q({ap_CS_fsm_state6_19,create_codeword_U0_stream_buffer_keep_V_ce0,create_codeword_U0_n_9}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(create_codeword_U0_n_53),
        .ap_sync_done(ap_sync_done),
        .\count_reg[0] (create_codeword_U0_n_56),
        .\count_reg[0]_0 (create_codeword_U0_n_57),
        .\count_reg[0]_1 (create_codeword_U0_n_58),
        .\count_reg[0]_2 (create_codeword_U0_n_59),
        .\count_reg[0]_3 (create_codeword_U0_n_60),
        .\count_reg[0]_4 (create_codeword_U0_n_61),
        .\count_reg[0]_5 (create_codeword_U0_n_62),
        .\count_reg[0]_6 (create_codeword_U0_n_63),
        .create_codeword_U0_ap_ready(create_codeword_U0_ap_ready),
        .create_codeword_U0_ap_start(create_codeword_U0_ap_start),
        .create_codeword_U0_codeword_length_histogram_V_ce0(create_codeword_U0_codeword_length_histogram_V_ce0),
        .encoding_TDEST(encoding_TDEST),
        .encoding_TID(encoding_TID),
        .encoding_TKEEP(encoding_TKEEP),
        .encoding_TLAST(encoding_TLAST),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TSTRB(encoding_TSTRB),
        .encoding_TUSER(encoding_TUSER),
        .extLd_loc_c19_empty_n(extLd_loc_c19_empty_n),
        .\i1_0_reg_280_reg[7]_0 (create_codeword_U0_stream_buffer_keep_V_address0),
        .\i_0_reg_269_reg[4]_0 (create_codeword_U0_codeword_length_histogram_V_address0),
        .icmp_ln883_fu_353_p2(icmp_ln883_fu_353_p2),
        .\ireg_reg[3] (result_strb_V_reg_566),
        .\odata_reg[32] ({encoding_TVALID,\^encoding_TDATA }),
        .\p_0199_0_reg_256_reg[9]_0 (truncated_length_his_1_t_q0),
        .pop_buf(pop_buf),
        .stream_buffer_1_t_empty_n(stream_buffer_1_t_empty_n),
        .stream_buffer_2_t_empty_n(stream_buffer_2_t_empty_n),
        .stream_buffer_3_t_empty_n(stream_buffer_3_t_empty_n),
        .stream_buffer_3_t_q0(stream_buffer_3_t_q0),
        .stream_buffer_4_t_empty_n(stream_buffer_4_t_empty_n),
        .stream_buffer_4_t_q0(stream_buffer_4_t_q0),
        .stream_buffer_5_t_empty_n(stream_buffer_5_t_empty_n),
        .stream_buffer_5_t_q0(stream_buffer_5_t_q0),
        .stream_buffer_6_t_empty_n(stream_buffer_6_t_empty_n),
        .stream_buffer_6_t_q0(stream_buffer_6_t_q0),
        .symbol_bits_V_t_empty_n(symbol_bits_V_t_empty_n),
        .\tptr_reg[0] (memcore_taddr_51),
        .\tptr_reg[0]_0 (memcore_taddr_47),
        .\tptr_reg[0]_1 (memcore_taddr_45),
        .\tptr_reg[0]_2 (memcore_taddr_49),
        .\tptr_reg[0]_3 (memcore_taddr_53),
        .\tptr_reg[0]_4 (memcore_taddr_60),
        .truncated_length_his_1_t_empty_n(truncated_length_his_1_t_empty_n));
  design_1_huffman_encoding_0_1_create_tree create_tree_U0
       (.ADDRARDADDR(\buf_a0[1]_17 [7:2]),
        .D(extLd_loc_c_dout),
        .DIADI({create_tree_U0_n_54,create_tree_U0_n_55,create_tree_U0_n_56,create_tree_U0_n_57,create_tree_U0_n_58,create_tree_U0_n_59,create_tree_U0_n_60,create_tree_U0_n_61,create_tree_U0_n_62}),
        .Q({ap_CS_fsm_state4_27,create_tree_U0_n_25}),
        .SS(ap_rst_n_inv),
        .WEA(\buf_we0[0]_28 ),
        .\ap_CS_fsm_reg[3]_0 (create_tree_U0_n_52),
        .\ap_CS_fsm_reg[3]_1 (create_tree_U0_n_53),
        .\ap_CS_fsm_reg[5]_0 (\buf_we0[0]_26 ),
        .\ap_CS_fsm_reg[5]_1 (create_tree_U0_n_44),
        .\ap_CS_fsm_reg[7]_0 ({create_tree_U0_n_90,create_tree_U0_n_91,create_tree_U0_n_92,create_tree_U0_n_93,create_tree_U0_n_94,create_tree_U0_n_95,create_tree_U0_n_96,create_tree_U0_n_97,create_tree_U0_n_98}),
        .\ap_CS_fsm_reg[7]_1 ({create_tree_U0_n_99,create_tree_U0_n_100,create_tree_U0_n_101,create_tree_U0_n_102,create_tree_U0_n_103,create_tree_U0_n_104,create_tree_U0_n_105,create_tree_U0_n_106,create_tree_U0_n_107}),
        .\ap_CS_fsm_reg[7]_2 (create_tree_U0_n_108),
        .\ap_CS_fsm_reg[7]_3 (create_tree_U0_n_109),
        .\ap_CS_fsm_reg[7]_4 (create_tree_U0_n_110),
        .\ap_CS_fsm_reg[7]_5 (\buf_a0[1]_21 ),
        .\ap_CS_fsm_reg[7]_6 (\buf_a0[0]_20 ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(create_tree_U0_n_7),
        .ap_done_reg_reg_1(create_tree_U0_n_26),
        .ap_done_reg_reg_2(create_tree_U0_n_45),
        .ap_ready(create_tree_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_left_V(ap_sync_reg_channel_write_left_V),
        .ap_sync_reg_channel_write_parent_V(ap_sync_reg_channel_write_parent_V),
        .compute_bit_length_U0_right_V_address0(compute_bit_length_U0_right_V_address0),
        .create_tree_U0_ap_done(create_tree_U0_ap_done),
        .create_tree_U0_ap_start(create_tree_U0_ap_start),
        .create_tree_U0_extLd_loc_read(create_tree_U0_extLd_loc_read),
        .create_tree_U0_in_frequency_V_read(create_tree_U0_in_frequency_V_read),
        .create_tree_U0_parent_V_ce0(create_tree_U0_parent_V_ce0),
        .extLd_loc_c20_full_n(extLd_loc_c20_full_n),
        .extLd_loc_c_empty_n(extLd_loc_c_empty_n),
        .internal_full_n_reg(create_tree_U0_n_46),
        .iptr(iptr_36),
        .iptr_2(iptr),
        .iptr_3(iptr_39),
        .\iptr_reg[0] (create_tree_U0_n_42),
        .\iptr_reg[0]_0 (\buf_we0[1]_25 ),
        .\iptr_reg[0]_1 (ap_sync_reg_channel_write_right_V_reg_n_7),
        .left_V_address0(create_tree_U0_left_V_address0),
        .left_V_i_full_n(left_V_i_full_n),
        .parent_V_i_full_n(parent_V_i_full_n),
        .push_buf(push_buf_24),
        .push_buf_0(push_buf_23),
        .push_buf_1(push_buf_22),
        .\right_V_addr_reg_835_reg[7]_0 (\buf_a0[1]_16 [7:2]),
        .right_V_address0(create_tree_U0_right_V_address0),
        .right_V_i_full_n(right_V_i_full_n),
        .\s_0_0_i_i_reg_275_reg[8]_0 ({create_tree_U0_n_63,create_tree_U0_n_64,create_tree_U0_n_65,create_tree_U0_n_66,create_tree_U0_n_67,create_tree_U0_n_68,create_tree_U0_n_69,create_tree_U0_n_70,create_tree_U0_n_71}),
        .\s_0_1_i_i_reg_357_reg[8]_0 ({create_tree_U0_n_72,create_tree_U0_n_73,create_tree_U0_n_74,create_tree_U0_n_75,create_tree_U0_n_76,create_tree_U0_n_77,create_tree_U0_n_78,create_tree_U0_n_79,create_tree_U0_n_80}),
        .\s_0_1_i_i_reg_357_reg[8]_1 ({create_tree_U0_n_81,create_tree_U0_n_82,create_tree_U0_n_83,create_tree_U0_n_84,create_tree_U0_n_85,create_tree_U0_n_86,create_tree_U0_n_87,create_tree_U0_n_88,create_tree_U0_n_89}),
        .\s_frequency_V_reg_746_reg[31]_0 (sorted_copy1_1_chann_dout),
        .\s_value_V_reg_741_reg[0]_0 (sorted_copy1_0_chann_U_n_8),
        .\s_value_V_reg_741_reg[8]_0 (sorted_copy1_0_chann_dout),
        .sorted_copy1_0_chann_empty_n(sorted_copy1_0_chann_empty_n),
        .sorted_copy1_1_chann_empty_n(sorted_copy1_1_chann_empty_n));
  design_1_huffman_encoding_0_1_fifo_w9_d2_A extLd8_loc_channel_U
       (.Block_huffman_encodi_U0_ap_continue(Block_huffman_encodi_U0_ap_continue),
        .Block_huffman_encodi_U0_ap_start(Block_huffman_encodi_U0_ap_start),
        .CO(ap_condition_pp0_exit_iter0_state2),
        .D(Block_huffman_encodi_U0_ap_return),
        .Q({j5_0_i_i_reg_1763_reg__0,j5_0_i_i_reg_1763_reg}),
        .S(sort_U0_n_79),
        .\SRL_SIG_reg[1][2] (extLd8_loc_channel_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .extLd8_loc_channel_empty_n(extLd8_loc_channel_empty_n),
        .\j5_0_i_i_reg_1763_reg[6] (icmp_ln40_fu_6685_p2),
        .\j7_0_i_i_reg_4725_reg[6] (icmp_ln67_fu_6842_p2),
        .j_0_i_i_reg_301_reg(j_0_i_i_reg_301_reg),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (start_for_Block_hEe0_U_n_10),
        .\mOutPtr_reg[1]_0 (start_for_Block_hEe0_U_n_12),
        .\mOutPtr_reg[1]_1 (tmp_fu_6657_p3),
        .\mOutPtr_reg[1]_2 (ap_CS_fsm_state5),
        .n_c18_full_n(n_c18_full_n),
        .n_c_empty_n(n_c_empty_n),
        .sort_U0_ap_ready(sort_U0_ap_ready),
        .sort_U0_in_value_V_address0(sort_U0_in_value_V_address0),
        .\zext_ln69_reg_7040_reg[7]_i_2 ({j7_0_i_i_reg_4725_reg__0,j7_0_i_i_reg_4725_reg}));
  design_1_huffman_encoding_0_1_fifo_w9_d2_A_0 extLd_loc_c19_U
       (.Block_proc_U0_ap_start(Block_proc_U0_ap_start),
        .CO(icmp_ln40_fu_148_p2),
        .D(extLd_loc_c19_dout),
        .Loop_copy_sorted_pro_U0_extLd_out_out1_write(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .extLd_loc_c19_empty_n(extLd_loc_c19_empty_n),
        .extLd_loc_c19_full_n(extLd_loc_c19_full_n),
        .extLd_loc_c_full_n(extLd_loc_c_full_n),
        .if_din(Loop_copy_sorted_pro_U0_extLd_out_out1_din),
        .\int_num_nonzero_symbols_reg[8] (num_nonzero_symbols_preg_reg),
        .internal_empty_n_reg_0(extLd_loc_c19_U_n_9),
        .internal_empty_n_reg_1(val_assign6_loc_c_U_n_9),
        .\num_nonzero_symbols_preg_reg[8] (Block_proc_U0_num_nonzero_symbols),
        .val_assign6_loc_c_full_n(val_assign6_loc_c_full_n));
  design_1_huffman_encoding_0_1_fifo_w9_d2_A_1 extLd_loc_c20_U
       (.D(extLd_loc_c_dout),
        .\SRL_SIG_reg[1][8] (extLd_loc_c20_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_18),
        .ap_rst_n(ap_rst_n),
        .compute_bit_length_U0_extLd_loc_read(compute_bit_length_U0_extLd_loc_read),
        .create_tree_U0_extLd_loc_read(create_tree_U0_extLd_loc_read),
        .extLd_loc_c20_empty_n(extLd_loc_c20_empty_n),
        .extLd_loc_c20_full_n(extLd_loc_c20_full_n),
        .internal_empty_n_reg_0(extLd_loc_c20_U_n_9),
        .internal_empty_n_reg_1(create_tree_U0_n_46),
        .left_V_t_empty_n(left_V_t_empty_n),
        .parent_V_t_empty_n(parent_V_t_empty_n),
        .right_V_t_empty_n(right_V_t_empty_n));
  design_1_huffman_encoding_0_1_fifo_w9_d2_A_2 extLd_loc_c_U
       (.CO(icmp_ln40_fu_148_p2),
        .D(extLd_loc_c_dout),
        .Loop_copy_sorted_pro_U0_extLd_out_out1_write(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .create_tree_U0_extLd_loc_read(create_tree_U0_extLd_loc_read),
        .extLd_loc_c19_full_n(extLd_loc_c19_full_n),
        .extLd_loc_c_empty_n(extLd_loc_c_empty_n),
        .extLd_loc_c_full_n(extLd_loc_c_full_n),
        .if_din(Loop_copy_sorted_pro_U0_extLd_out_out1_din),
        .internal_empty_n_reg_0(val_assign6_loc_c_U_n_7),
        .val_assign6_loc_c_full_n(val_assign6_loc_c_full_n));
  design_1_huffman_encoding_0_1_filter filter_U0
       (.ADDRARDADDR(memcore_iaddr_34),
        .ADDRBWRADDR(memcore_iaddr),
        .E(filter_U0_out_value_V_we0),
        .Q({ap_CS_fsm_state4_31,ap_CS_fsm_pp0_stage0,filter_U0_n_12}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2]_0 (filter_U0_n_24),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(filter_U0_n_30),
        .ap_done_reg_reg_1(filter_U0_n_31),
        .ap_done_reg_reg_2(filtered_value_V_U_n_20),
        .ap_enable_reg_pp0_iter1_reg_0(filter_U0_n_8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(filter_U0_n_28),
        .ap_rst_n_1(filter_U0_n_29),
        .ap_sync_reg_channel_write_filtered_frequency_V(ap_sync_reg_channel_write_filtered_frequency_V),
        .ap_sync_reg_channel_write_filtered_frequency_V_reg(ap_sync_reg_channel_write_filtered_value_V_reg_n_7),
        .filter_U0_ap_done(filter_U0_ap_done),
        .filter_U0_ap_ready(filter_U0_ap_ready),
        .filter_U0_ap_start(filter_U0_ap_start),
        .filter_U0_in_data_V_read(filter_U0_in_data_V_read),
        .filtered_frequency_V_i_full_n(filtered_frequency_V_i_full_n),
        .filtered_value_V_i_full_n(filtered_value_V_i_full_n),
        .n_c_full_n(n_c_full_n),
        .push_buf(push_buf_30),
        .push_buf_0(push_buf_29),
        .start_for_Block_huffman_encodi_U0_full_n(start_for_Block_huffman_encodi_U0_full_n),
        .start_once_reg(start_once_reg_32),
        .start_once_reg_reg_0(filter_U0_n_27),
        .stream_buffer_0_chan_empty_n(stream_buffer_0_chan_empty_n),
        .\t_V_fu_58_reg[8]_0 (filter_U0_n_out_din));
  design_1_huffman_encoding_0_1_huffman_encoding_ncg filtered_frequency_V_U
       (.ADDRARDADDR(memcore_taddr),
        .ADDRBWRADDR(memcore_iaddr),
        .D(filter_U0_n_out_din[7:0]),
        .E(filter_U0_out_value_V_we0),
        .Q(stream_buffer_0_chan_dout[31:0]),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\count_reg[1]_0 (tmp_fu_6657_p3),
        .\count_reg[1]_1 (ap_CS_fsm_state5),
        .filter_U0_in_data_V_read(filter_U0_in_data_V_read),
        .filtered_frequency_V_i_full_n(filtered_frequency_V_i_full_n),
        .filtered_frequency_V_t_empty_n(filtered_frequency_V_t_empty_n),
        .filtered_frequency_V_t_q0(filtered_frequency_V_t_q0),
        .\iptr_reg[0]_0 (filter_U0_n_30),
        .push_buf(push_buf_30),
        .sort_U0_ap_ready(sort_U0_ap_ready),
        .sort_U0_in_value_V_address0(sort_U0_in_value_V_address0),
        .sort_U0_in_value_V_ce0(sort_U0_in_value_V_ce0),
        .\tptr_reg[0]_0 (sort_U0_n_96));
  design_1_huffman_encoding_0_1_huffman_encoding_mb6 filtered_value_V_U
       (.ADDRARDADDR(memcore_iaddr_34),
        .ADDRBWRADDR(memcore_taddr_33),
        .D(filter_U0_n_out_din[7:0]),
        .DOBDO(filtered_value_V_t_q0),
        .E(filter_U0_out_value_V_we0),
        .Q(stream_buffer_0_chan_dout[40:32]),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_sync_reg_channel_write_filtered_value_V_reg_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_filtered_frequency_V(ap_sync_reg_channel_write_filtered_frequency_V),
        .ap_sync_reg_channel_write_filtered_value_V_reg(filtered_value_V_U_n_20),
        .\count_reg[1]_0 (tmp_fu_6657_p3),
        .\count_reg[1]_1 (ap_CS_fsm_state5),
        .extLd8_loc_channel_empty_n(extLd8_loc_channel_empty_n),
        .filter_U0_ap_done(filter_U0_ap_done),
        .filter_U0_in_data_V_read(filter_U0_in_data_V_read),
        .filtered_frequency_V_i_full_n(filtered_frequency_V_i_full_n),
        .filtered_frequency_V_t_empty_n(filtered_frequency_V_t_empty_n),
        .filtered_value_V_i_full_n(filtered_value_V_i_full_n),
        .filtered_value_V_t_empty_n(filtered_value_V_t_empty_n),
        .\iptr_reg[0]_0 (filter_U0_n_31),
        .push_buf(push_buf_29),
        .sort_U0_ap_ready(sort_U0_ap_ready),
        .sort_U0_ap_start(sort_U0_ap_start),
        .sort_U0_in_value_V_address0(sort_U0_in_value_V_address0),
        .sort_U0_in_value_V_ce0(sort_U0_in_value_V_ce0),
        .\tptr_reg[0]_0 (sort_U0_n_97));
  design_1_huffman_encoding_0_1_huffman_encoding_AXILiteS_s_axi huffman_encoding_AXILiteS_s_axi_U
       (.E(Block_proc_U0_num_nonzero_symbols_ap_vld),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Loop_read_stream_pro_U0_ap_start(Loop_read_stream_pro_U0_ap_start),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_ready(Loop_read_stream_pro_U0_ap_ready),
        .ap_sync_done(ap_sync_done),
        .int_ap_start_reg_0(huffman_encoding_AXILiteS_s_axi_U_n_7),
        .int_num_nonzero_symbols_ap_vld_reg_0(extLd_loc_c19_U_n_9),
        .interrupt(interrupt),
        .num_nonzero_symbols(Block_proc_U0_num_nonzero_symbols),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(\^s_axi_AXILiteS_RDATA ),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA({s_axi_AXILiteS_WDATA[7],s_axi_AXILiteS_WDATA[1:0]}),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB[0]),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .start_for_filter_U0_full_n(start_for_filter_U0_full_n),
        .start_once_reg(start_once_reg_2));
  design_1_huffman_encoding_0_1_huffman_encoding_rcU left_V_U
       (.ADDRARDADDR(\buf_a0[1]_17 ),
        .DIADI({create_tree_U0_n_54,create_tree_U0_n_55,create_tree_U0_n_56,create_tree_U0_n_57,create_tree_U0_n_58,create_tree_U0_n_59,create_tree_U0_n_60,create_tree_U0_n_61,create_tree_U0_n_62}),
        .Q(ap_CS_fsm_state4_27),
        .SS(ap_rst_n_inv),
        .WEA(\buf_we0[0]_28 ),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_left_V(ap_sync_reg_channel_write_left_V),
        .\count_reg[1]_0 ({compute_bit_length_U0_ap_ready,ap_CS_fsm_state6,compute_bit_length_U0_right_V_ce1}),
        .create_tree_U0_ap_done(create_tree_U0_ap_done),
        .iptr(iptr),
        .\iptr_reg[0]_0 (create_tree_U0_n_26),
        .left_V_i_full_n(left_V_i_full_n),
        .left_V_t_empty_n(left_V_t_empty_n),
        .push_buf(push_buf_23),
        .ram_reg(left_V_t_q0),
        .ram_reg_0(left_V_t_q1),
        .ram_reg_1(\buf_a0[0]_15 ),
        .ram_reg_2({compute_bit_length_U0_n_70,compute_bit_length_U0_n_71,compute_bit_length_U0_n_72,compute_bit_length_U0_n_73,compute_bit_length_U0_n_74,compute_bit_length_U0_n_75,compute_bit_length_U0_n_76}),
        .ram_reg_3({compute_bit_length_U0_n_77,compute_bit_length_U0_n_78,compute_bit_length_U0_n_79,compute_bit_length_U0_n_80,compute_bit_length_U0_n_81,compute_bit_length_U0_n_82,compute_bit_length_U0_n_83}),
        .ram_reg_4({create_tree_U0_n_63,create_tree_U0_n_64,create_tree_U0_n_65,create_tree_U0_n_66,create_tree_U0_n_67,create_tree_U0_n_68,create_tree_U0_n_69,create_tree_U0_n_70,create_tree_U0_n_71}),
        .ram_reg_5(zext_ln13_reg_543));
  design_1_huffman_encoding_0_1_huffman_encoding_Aem length_histogram_V_U
       (.DOBDO(length_histogram_V_t_q0),
        .Q(truncate_tree_U0_input_length_histogram_V_ce0),
        .SS(ap_rst_n_inv),
        .WEA(compute_bit_length_U0_length_histogram_V_ce0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_18),
        .compute_bit_length_U0_ap_continue(compute_bit_length_U0_ap_continue),
        .compute_bit_length_U0_length_histogram_V_we0(compute_bit_length_U0_length_histogram_V_we0),
        .count16_out(count16_out),
        .\count_reg[1]_0 (compute_bit_length_U0_ap_ready),
        .\iptr_reg[0]_0 (memcore_iaddr_35),
        .\iptr_reg[0]_1 (compute_bit_length_U0_n_55),
        .length_histogram_V_d0(compute_bit_length_U0_length_histogram_V_d0),
        .ram_reg(compute_bit_length_U0_length_histogram_V_address0),
        .ram_reg_0(truncate_tree_U0_input_length_histogram_V_address0),
        .truncate_tree_U0_ap_ready(truncate_tree_U0_ap_ready),
        .truncate_tree_U0_ap_start(truncate_tree_U0_ap_start));
  design_1_huffman_encoding_0_1_fifo_w9_d3_A n_c18_U
       (.Block_huffman_encodi_U0_ap_start(Block_huffman_encodi_U0_ap_start),
        .Loop_copy_sorted_pro_U0_n_read(Loop_copy_sorted_pro_U0_n_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .in(n_c_dout),
        .\mOutPtr_reg[0]_0 (start_for_Block_hEe0_U_n_10),
        .\mOutPtr_reg[2]_0 (n_c_U_n_19),
        .n_c18_empty_n(n_c18_empty_n),
        .n_c18_full_n(n_c18_full_n),
        .n_c_empty_n(n_c_empty_n),
        .out(n_c18_dout));
  design_1_huffman_encoding_0_1_fifo_w9_d2_A_3 n_c_U
       (.Block_huffman_encodi_U0_ap_ready(Block_huffman_encodi_U0_ap_ready),
        .Block_huffman_encodi_U0_ap_start(Block_huffman_encodi_U0_ap_start),
        .D(filter_U0_n_out_din),
        .Q(ap_CS_fsm_state4_31),
        .\SRL_SIG_reg[0][8] (start_for_Block_hEe0_U_n_10),
        .\SRL_SIG_reg[1][8] (Block_huffman_encodi_U0_ap_return),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .in(n_c_dout),
        .internal_empty_n_reg_0(n_c_U_n_19),
        .internal_empty_n_reg_1(filter_U0_n_24),
        .n_c18_full_n(n_c18_full_n),
        .n_c_empty_n(n_c_empty_n),
        .n_c_full_n(n_c_full_n));
  design_1_huffman_encoding_0_1_huffman_encoding_rcU_4 parent_V_U
       (.ADDRARDADDR(child_depth_V_address1),
        .ADDRBWRADDR(child_depth_V_address0),
        .D(parent_V_t_q0),
        .DOADO({\buf_q0[1]_37 [7],\buf_q0[1]_37 [5:4],\buf_q0[1]_37 [2]}),
        .Q({compute_bit_length_U0_ap_ready,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state4,compute_bit_length_U0_right_V_ce1}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_parent_V(ap_sync_reg_channel_write_parent_V),
        .create_tree_U0_ap_done(create_tree_U0_ap_done),
        .create_tree_U0_parent_V_ce0(create_tree_U0_parent_V_ce0),
        .iptr(iptr_36),
        .\iptr_reg[0]_0 (create_tree_U0_n_7),
        .parent_V_i_full_n(parent_V_i_full_n),
        .parent_V_t_empty_n(parent_V_t_empty_n),
        .prev_tptr(prev_tptr),
        .push_buf(push_buf_22),
        .ram_reg({\buf_q0[0]_38 [7],\buf_q0[0]_38 [5:4],\buf_q0[0]_38 [2]}),
        .ram_reg_0(parent_V_t_q1),
        .ram_reg_1(\buf_a0[0]_20 ),
        .ram_reg_10(op2_assign_reg_360_reg),
        .ram_reg_2({compute_bit_length_U0_n_84,compute_bit_length_U0_n_85,compute_bit_length_U0_n_86,compute_bit_length_U0_n_87,compute_bit_length_U0_n_88,compute_bit_length_U0_n_89,compute_bit_length_U0_n_90}),
        .ram_reg_3({create_tree_U0_n_90,create_tree_U0_n_91,create_tree_U0_n_92,create_tree_U0_n_93,create_tree_U0_n_94,create_tree_U0_n_95,create_tree_U0_n_96,create_tree_U0_n_97,create_tree_U0_n_98}),
        .ram_reg_4(create_tree_U0_n_52),
        .ram_reg_5(\buf_a0[1]_21 ),
        .ram_reg_6({compute_bit_length_U0_n_91,compute_bit_length_U0_n_92,compute_bit_length_U0_n_93,compute_bit_length_U0_n_94,compute_bit_length_U0_n_95,compute_bit_length_U0_n_96,compute_bit_length_U0_n_97}),
        .ram_reg_7({create_tree_U0_n_99,create_tree_U0_n_100,create_tree_U0_n_101,create_tree_U0_n_102,create_tree_U0_n_103,create_tree_U0_n_104,create_tree_U0_n_105,create_tree_U0_n_106,create_tree_U0_n_107}),
        .ram_reg_8(create_tree_U0_n_53),
        .ram_reg_9({zext_ln13_reg_543,compute_bit_length_U0_right_V_address1}));
  design_1_huffman_encoding_0_1_huffman_encoding_rcU_5 right_V_U
       (.ADDRARDADDR(\buf_a0[1]_16 ),
        .Q({compute_bit_length_U0_ap_ready,ap_CS_fsm_state6,compute_bit_length_U0_right_V_ce1,compute_bit_length_U0_n_12}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\count_reg[0]_0 (ap_sync_reg_channel_write_right_V_reg_n_7),
        .create_codeword_U0_ap_start(create_codeword_U0_ap_start),
        .create_tree_U0_ap_done(create_tree_U0_ap_done),
        .empty_n_reg_0(right_V_U_n_10),
        .int_ap_idle_i_2(create_codeword_U0_n_9),
        .iptr(iptr_39),
        .\iptr_reg[0]_0 (create_tree_U0_n_45),
        .left_V_t_empty_n(left_V_t_empty_n),
        .parent_V_t_empty_n(parent_V_t_empty_n),
        .push_buf(push_buf_24),
        .ram_reg(right_V_t_q0),
        .ram_reg_0(right_V_t_q1),
        .ram_reg_1(\buf_a0[0]_14 ),
        .ram_reg_10(zext_ln13_reg_543),
        .ram_reg_2({compute_bit_length_U0_n_56,compute_bit_length_U0_n_57,compute_bit_length_U0_n_58,compute_bit_length_U0_n_59,compute_bit_length_U0_n_60,compute_bit_length_U0_n_61,compute_bit_length_U0_n_62}),
        .ram_reg_3({create_tree_U0_n_72,create_tree_U0_n_73,create_tree_U0_n_74,create_tree_U0_n_75,create_tree_U0_n_76,create_tree_U0_n_77,create_tree_U0_n_78,create_tree_U0_n_79,create_tree_U0_n_80}),
        .ram_reg_4(\buf_we0[0]_26 ),
        .ram_reg_5({compute_bit_length_U0_n_63,compute_bit_length_U0_n_64,compute_bit_length_U0_n_65,compute_bit_length_U0_n_66,compute_bit_length_U0_n_67,compute_bit_length_U0_n_68,compute_bit_length_U0_n_69}),
        .ram_reg_6({create_tree_U0_n_81,create_tree_U0_n_82,create_tree_U0_n_83,create_tree_U0_n_84,create_tree_U0_n_85,create_tree_U0_n_86,create_tree_U0_n_87,create_tree_U0_n_88,create_tree_U0_n_89}),
        .ram_reg_7(\buf_we0[1]_25 ),
        .ram_reg_8(create_tree_U0_n_44),
        .ram_reg_9(create_tree_U0_n_42),
        .right_V_i_full_n(right_V_i_full_n),
        .right_V_t_empty_n(right_V_t_empty_n));
  design_1_huffman_encoding_0_1_sort sort_U0
       (.ADDRARDADDR(memcore_iaddr_42),
        .ADDRBWRADDR(memcore_iaddr_43),
        .Block_huffman_encodi_U0_ap_continue(Block_huffman_encodi_U0_ap_continue),
        .CO(ap_condition_pp0_exit_iter0_state2),
        .DOADO(sort_U0_out_value_V_d0),
        .DOBDO(filtered_value_V_t_q0),
        .Q({ap_CS_fsm_state5,sort_U0_n_60}),
        .S(sort_U0_n_79),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(sorted_1_U_n_42),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(sort_U0_n_92),
        .ap_rst_n_1(sort_U0_n_93),
        .ap_sync_reg_channel_write_sorted_0(ap_sync_reg_channel_write_sorted_0),
        .ap_sync_reg_channel_write_sorted_1_reg(ap_sync_reg_channel_write_sorted_1_reg_n_7),
        .extLd8_loc_channel_empty_n(extLd8_loc_channel_empty_n),
        .filtered_frequency_V_t_empty_n(filtered_frequency_V_t_empty_n),
        .filtered_frequency_V_t_q0(filtered_frequency_V_t_q0),
        .filtered_value_V_t_empty_n(filtered_value_V_t_empty_n),
        .\icmp_ln40_reg_6981_reg[0]_0 (icmp_ln40_fu_6685_p2),
        .internal_full_n_reg(start_for_Block_hEe0_U_n_10),
        .\j5_0_i_i_reg_1763_reg[8]_0 ({j5_0_i_i_reg_1763_reg__0,j5_0_i_i_reg_1763_reg}),
        .\j7_0_i_i_reg_4725_reg[8]_0 ({j7_0_i_i_reg_4725_reg__0,j7_0_i_i_reg_4725_reg}),
        .j_0_i_i_reg_301_reg(j_0_i_i_reg_301_reg),
        .\location_curr_V_reg_7056_reg[7]_0 (sort_U0_out_value_V_address0),
        .mOutPtr110_out(mOutPtr110_out),
        .\op2_assign_i_reg_684_reg[5]_0 (tmp_fu_6657_p3),
        .\op2_assign_i_reg_684_reg[5]_1 (sort_U0_n_94),
        .\op2_assign_i_reg_684_reg[5]_2 (sort_U0_n_95),
        .\op2_assign_i_reg_684_reg[5]_3 (sort_U0_n_96),
        .\op2_assign_i_reg_684_reg[5]_4 (sort_U0_n_97),
        .push_buf(push_buf_41),
        .push_buf_0(push_buf_40),
        .sort_U0_ap_done(sort_U0_ap_done),
        .sort_U0_ap_ready(sort_U0_ap_ready),
        .sort_U0_in_value_V_address0(sort_U0_in_value_V_address0),
        .sort_U0_in_value_V_ce0(sort_U0_in_value_V_ce0),
        .sort_U0_out_frequency_V_d0(sort_U0_out_frequency_V_d0),
        .sort_U0_out_value_V_ce0(sort_U0_out_value_V_ce0),
        .sort_U0_out_value_V_we0(sort_U0_out_value_V_we0),
        .sorted_0_i_full_n(sorted_0_i_full_n),
        .sorted_1_i_full_n(sorted_1_i_full_n),
        .\tptr_reg[0] (memcore_taddr),
        .\tptr_reg[0]_0 (memcore_taddr_33),
        .\zext_ln69_reg_7040_reg[0]_0 (icmp_ln67_fu_6842_p2),
        .\zext_ln69_reg_7040_reg[7]_i_2 (extLd8_loc_channel_dout));
  design_1_huffman_encoding_0_1_huffman_encoding_mb6_6 sorted_0_U
       (.ADDRARDADDR(memcore_iaddr_42),
        .DOADO(sort_U0_out_value_V_d0),
        .Loop_copy_sorted_pro_U0_extLd_out_out1_write(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .empty_n_reg_0(sorted_0_U_n_19),
        .empty_n_reg_1(sorted_0_U_n_20),
        .filtered_frequency_V_t_empty_n(filtered_frequency_V_t_empty_n),
        .if_din(sorted_0_t_q0),
        .\iptr_reg[0]_0 (sort_U0_n_95),
        .push_buf(push_buf_40),
        .ram_reg(sort_U0_out_value_V_address0),
        .ram_reg_0(Loop_copy_sorted_pro_U0_sorted_0_address0),
        .sort_U0_out_value_V_ce0(sort_U0_out_value_V_ce0),
        .sort_U0_out_value_V_we0(sort_U0_out_value_V_we0),
        .sorted_0_i_full_n(sorted_0_i_full_n),
        .sorted_0_t_empty_n(sorted_0_t_empty_n),
        .sorted_1_t_empty_n(sorted_1_t_empty_n),
        .sorted_copy2_value_V_t_empty_n(sorted_copy2_value_V_t_empty_n),
        .start_for_Block_proc_U0_full_n(start_for_Block_proc_U0_full_n),
        .start_for_create_tree_U0_full_n(start_for_create_tree_U0_full_n),
        .start_once_reg(start_once_reg));
  design_1_huffman_encoding_0_1_huffman_encoding_ncg_7 sorted_1_U
       (.ADDRBWRADDR(memcore_iaddr_43),
        .Loop_copy_sorted_pro_U0_extLd_out_out1_write(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_sync_reg_channel_write_sorted_1_reg_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(sorted_1_U_n_42),
        .ap_sync_reg_channel_write_sorted_0(ap_sync_reg_channel_write_sorted_0),
        .if_din(sorted_1_t_q0),
        .\iptr_reg[0]_0 (sort_U0_n_94),
        .push_buf(push_buf_41),
        .ram_reg(Loop_copy_sorted_pro_U0_sorted_0_address0),
        .ram_reg_0(sort_U0_out_value_V_address0),
        .sort_U0_ap_done(sort_U0_ap_done),
        .sort_U0_out_frequency_V_d0(sort_U0_out_frequency_V_d0),
        .sort_U0_out_value_V_ce0(sort_U0_out_value_V_ce0),
        .sort_U0_out_value_V_we0(sort_U0_out_value_V_we0),
        .sorted_0_i_full_n(sorted_0_i_full_n),
        .sorted_1_i_full_n(sorted_1_i_full_n),
        .sorted_1_t_empty_n(sorted_1_t_empty_n));
  design_1_huffman_encoding_0_1_fifo_w9_d256_A sorted_copy1_0_chann_U
       (.Q(ap_CS_fsm_state3),
        .SS(ap_rst_n_inv),
        .WEBWE(Loop_copy_sorted_pro_U0_sorted_copy1_0_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .create_tree_U0_in_frequency_V_read(create_tree_U0_in_frequency_V_read),
        .dout_valid_reg_0(sorted_copy1_0_chann_U_n_8),
        .empty_n_reg_0(Loop_copy_sorted_pro_U0_n_38),
        .if_din(sorted_0_t_q0),
        .if_dout(sorted_copy1_0_chann_dout),
        .sorted_copy1_0_chann_empty_n(sorted_copy1_0_chann_empty_n),
        .sorted_copy1_0_chann_full_n(sorted_copy1_0_chann_full_n),
        .sorted_copy1_1_chann_empty_n(sorted_copy1_1_chann_empty_n),
        .sorted_copy1_1_chann_full_n(sorted_copy1_1_chann_full_n));
  design_1_huffman_encoding_0_1_fifo_w32_d256_A sorted_copy1_1_chann_U
       (.Q(ap_CS_fsm_state3),
        .SS(ap_rst_n_inv),
        .WEBWE(Loop_copy_sorted_pro_U0_sorted_copy1_0_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .create_tree_U0_in_frequency_V_read(create_tree_U0_in_frequency_V_read),
        .empty_n_reg_0(Loop_copy_sorted_pro_U0_n_39),
        .if_din(sorted_1_t_q0),
        .if_dout(sorted_copy1_1_chann_dout),
        .sorted_copy1_0_chann_full_n(sorted_copy1_0_chann_full_n),
        .sorted_copy1_1_chann_empty_n(sorted_copy1_1_chann_empty_n),
        .sorted_copy1_1_chann_full_n(sorted_copy1_1_chann_full_n));
  design_1_huffman_encoding_0_1_huffman_encoding_mb6_8 sorted_copy2_value_V_U
       (.ADDRARDADDR(memcore_iaddr_44),
        .CO(icmp_ln21_fu_190_p2),
        .DOBDO(sorted_copy2_value_V_t_q0),
        .Loop_copy_sorted_pro_U0_ap_continue(Loop_copy_sorted_pro_U0_ap_continue),
        .Loop_copy_sorted_pro_U0_extLd_out_out1_write(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .SS(ap_rst_n_inv),
        .WEBWE(Loop_copy_sorted_pro_U0_sorted_copy1_0_write),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_1),
        .canonize_tree_U0_ap_ready(canonize_tree_U0_ap_ready),
        .if_din(sorted_0_t_q0),
        .\iptr_reg[0]_0 (Loop_copy_sorted_pro_U0_n_37),
        .push_buf(push_buf),
        .ram_reg({canonize_tree_U0_sorted_value_V_ce0,ap_CS_fsm_state3_11}),
        .ram_reg_0(Loop_copy_sorted_pro_U0_sorted_copy2_value_V_address0),
        .ram_reg_1(canonize_tree_U0_sorted_value_V_address0),
        .sorted_copy2_value_V_t_empty_n(sorted_copy2_value_V_t_empty_n));
  design_1_huffman_encoding_0_1_start_for_Block_hEe0 start_for_Block_hEe0_U
       (.Block_huffman_encodi_U0_ap_continue(Block_huffman_encodi_U0_ap_continue),
        .Block_huffman_encodi_U0_ap_start(Block_huffman_encodi_U0_ap_start),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .filter_U0_ap_start(filter_U0_ap_start),
        .internal_empty_n_reg_0(start_for_Block_hEe0_U_n_10),
        .internal_empty_n_reg_1(start_for_Block_hEe0_U_n_11),
        .internal_empty_n_reg_2(start_for_Block_hEe0_U_n_12),
        .internal_full_n_reg_0(start_for_Block_hEe0_U_n_9),
        .\mOutPtr_reg[1]_0 (filter_U0_n_27),
        .n_c18_full_n(n_c18_full_n),
        .n_c_empty_n(n_c_empty_n),
        .start_for_Block_huffman_encodi_U0_full_n(start_for_Block_huffman_encodi_U0_full_n),
        .start_once_reg(start_once_reg_32));
  design_1_huffman_encoding_0_1_start_for_Block_pGfk start_for_Block_pGfk_U
       (.Block_proc_U0_ap_start(Block_proc_U0_ap_start),
        .E(Block_proc_U0_num_nonzero_symbols_ap_vld),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .extLd_loc_c19_empty_n(extLd_loc_c19_empty_n),
        .\mOutPtr_reg[0]_0 (extLd_loc_c19_U_n_9),
        .\mOutPtr_reg[0]_1 (sorted_0_U_n_19),
        .\mOutPtr_reg[1]_0 (Loop_copy_sorted_pro_U0_n_35),
        .start_for_Block_proc_U0_full_n(start_for_Block_proc_U0_full_n),
        .start_once_reg(start_once_reg));
  design_1_huffman_encoding_0_1_start_for_create_Ffa start_for_create_Ffa_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_ready(create_tree_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .create_tree_U0_ap_start(create_tree_U0_ap_start),
        .\mOutPtr_reg[0]_0 (sorted_0_U_n_19),
        .\mOutPtr_reg[1]_0 (Loop_copy_sorted_pro_U0_n_36),
        .start_for_create_tree_U0_full_n(start_for_create_tree_U0_full_n),
        .start_once_reg(start_once_reg));
  design_1_huffman_encoding_0_1_start_for_filter_U0 start_for_filter_U0_U
       (.Loop_read_stream_pro_U0_ap_start(Loop_read_stream_pro_U0_ap_start),
        .Q(ap_CS_fsm_state4_31),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .filter_U0_ap_ready(filter_U0_ap_ready),
        .filter_U0_ap_start(filter_U0_ap_start),
        .\mOutPtr_reg[1]_0 (huffman_encoding_AXILiteS_s_axi_U_n_7),
        .n_c_full_n(n_c_full_n),
        .start_for_filter_U0_full_n(start_for_filter_U0_full_n),
        .start_once_reg(start_once_reg_2));
  design_1_huffman_encoding_0_1_fifo_w41_d256_A stream_buffer_0_chan_U
       (.D(Loop_read_stream_pro_U0_stream_buffer_0_din),
        .E(filter_U0_out_value_V_we0),
        .Loop_read_stream_pro_U0_stream_buffer_0_write(Loop_read_stream_pro_U0_stream_buffer_0_write),
        .Q(ap_CS_fsm_pp0_stage0),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_buf_reg[40]_0 (stream_buffer_0_chan_dout),
        .filter_U0_in_data_V_read(filter_U0_in_data_V_read),
        .stream_buffer_0_chan_empty_n(stream_buffer_0_chan_empty_n),
        .stream_buffer_0_chan_full_n(stream_buffer_0_chan_full_n),
        .\usedw_reg[0]_0 (filter_U0_n_8),
        .\waddr_reg[0]_0 (push));
  design_1_huffman_encoding_0_1_huffman_encoding_udo stream_buffer_1_U
       (.D(result_keep_V_reg_561),
        .Loop_read_stream_pro_U0_ap_done(Loop_read_stream_pro_U0_ap_done),
        .Q({ap_CS_fsm_state6_19,create_codeword_U0_stream_buffer_keep_V_ce0}),
        .SS(ap_rst_n_inv),
        .WEA(Loop_read_stream_pro_U0_stream_buffer_1_ce0),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_stream_buffer_1(ap_sync_reg_channel_write_stream_buffer_1),
        .create_codeword_U0_ap_ready(create_codeword_U0_ap_ready),
        .empty_n_reg_0(stream_buffer_1_U_n_15),
        .extLd8_loc_channel_empty_n(extLd8_loc_channel_empty_n),
        .\iptr_reg[0]_0 (memcore_iaddr_46),
        .\iptr_reg[0]_1 (Loop_read_stream_pro_U0_n_42),
        .push_buf(push_buf_3),
        .ram_reg(Loop_read_stream_pro_U0_stream_buffer_1_we0),
        .ram_reg_0(create_codeword_U0_stream_buffer_keep_V_address0),
        .stream_buffer_1_address0(Loop_read_stream_pro_U0_stream_buffer_1_address0),
        .stream_buffer_1_d0(Loop_read_stream_pro_U0_stream_buffer_1_d0),
        .stream_buffer_1_i_full_n(stream_buffer_1_i_full_n),
        .stream_buffer_1_t_empty_n(stream_buffer_1_t_empty_n),
        .stream_buffer_2_t_empty_n(stream_buffer_2_t_empty_n),
        .stream_buffer_3_t_empty_n(stream_buffer_3_t_empty_n),
        .\tptr_reg[0]_0 (memcore_taddr_45),
        .\tptr_reg[0]_1 (create_codeword_U0_n_60));
  design_1_huffman_encoding_0_1_huffman_encoding_udo_9 stream_buffer_2_U
       (.ADDRARDADDR(memcore_iaddr_48),
        .Loop_read_stream_pro_U0_ap_done(Loop_read_stream_pro_U0_ap_done),
        .Q({ap_CS_fsm_state6_19,create_codeword_U0_stream_buffer_keep_V_ce0}),
        .SS(ap_rst_n_inv),
        .WEA(Loop_read_stream_pro_U0_stream_buffer_1_ce0),
        .\ap_CS_fsm_reg[0] (stream_buffer_5_U_n_11),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_stream_buffer_2(ap_sync_reg_channel_write_stream_buffer_2),
        .create_codeword_U0_ap_ready(create_codeword_U0_ap_ready),
        .create_codeword_U0_ap_start(create_codeword_U0_ap_start),
        .\iptr_reg[0]_0 (Loop_read_stream_pro_U0_n_38),
        .push_buf(push_buf_7),
        .ram_reg(result_strb_V_reg_566),
        .ram_reg_0(Loop_read_stream_pro_U0_stream_buffer_1_we0),
        .ram_reg_1(create_codeword_U0_stream_buffer_keep_V_address0),
        .stream_buffer_1_address0(Loop_read_stream_pro_U0_stream_buffer_1_address0),
        .stream_buffer_1_t_empty_n(stream_buffer_1_t_empty_n),
        .stream_buffer_2_d0(Loop_read_stream_pro_U0_stream_buffer_2_d0),
        .stream_buffer_2_i_full_n(stream_buffer_2_i_full_n),
        .stream_buffer_2_t_empty_n(stream_buffer_2_t_empty_n),
        .stream_buffer_3_t_empty_n(stream_buffer_3_t_empty_n),
        .\tptr_reg[0]_0 (memcore_taddr_47),
        .\tptr_reg[0]_1 (create_codeword_U0_n_59),
        .truncated_length_his_1_t_empty_n(truncated_length_his_1_t_empty_n));
  design_1_huffman_encoding_0_1_huffman_encoding_wdI stream_buffer_3_U
       (.Loop_read_stream_pro_U0_ap_done(Loop_read_stream_pro_U0_ap_done),
        .Loop_read_stream_pro_U0_stream_buffer_3_d0(Loop_read_stream_pro_U0_stream_buffer_3_d0),
        .Q(create_codeword_U0_stream_buffer_keep_V_ce0),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_stream_buffer_3(ap_sync_reg_channel_write_stream_buffer_3),
        .create_codeword_U0_ap_ready(create_codeword_U0_ap_ready),
        .\iptr_reg[0]_0 (memcore_iaddr_50),
        .\iptr_reg[0]_1 (Loop_read_stream_pro_U0_n_41),
        .push_buf(push_buf_4),
        .\q1_reg[0] (Loop_read_stream_pro_U0_n_35),
        .\q1_reg[0]_0 (create_codeword_U0_stream_buffer_keep_V_address0),
        .\q1_reg[0]_1 (Loop_read_stream_pro_U0_n_34),
        .\q1_reg[0]_2 (Loop_read_stream_pro_U0_n_33),
        .\q1_reg[0]_3 (Loop_read_stream_pro_U0_n_24),
        .stream_buffer_1_address0(Loop_read_stream_pro_U0_stream_buffer_1_address0[5:0]),
        .stream_buffer_3_i_full_n(stream_buffer_3_i_full_n),
        .stream_buffer_3_t_empty_n(stream_buffer_3_t_empty_n),
        .stream_buffer_3_t_q0(stream_buffer_3_t_q0),
        .\tptr_reg[0]_0 (memcore_taddr_49),
        .\tptr_reg[0]_1 (create_codeword_U0_n_61));
  design_1_huffman_encoding_0_1_huffman_encoding_wdI_10 stream_buffer_4_U
       (.Loop_read_stream_pro_U0_ap_done(Loop_read_stream_pro_U0_ap_done),
        .Loop_read_stream_pro_U0_stream_buffer_4_d0(Loop_read_stream_pro_U0_stream_buffer_4_d0),
        .Q(create_codeword_U0_stream_buffer_keep_V_ce0),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_stream_buffer_4(ap_sync_reg_channel_write_stream_buffer_4),
        .create_codeword_U0_ap_ready(create_codeword_U0_ap_ready),
        .\iptr_reg[0]_0 (memcore_iaddr_52),
        .\iptr_reg[0]_1 (Loop_read_stream_pro_U0_n_39),
        .push_buf(push_buf_6),
        .\q1_reg[0] (Loop_read_stream_pro_U0_n_35),
        .\q1_reg[0]_0 (create_codeword_U0_stream_buffer_keep_V_address0),
        .\q1_reg[0]_1 (Loop_read_stream_pro_U0_n_34),
        .\q1_reg[0]_2 (Loop_read_stream_pro_U0_n_33),
        .\q1_reg[0]_3 (Loop_read_stream_pro_U0_n_24),
        .stream_buffer_1_address0(Loop_read_stream_pro_U0_stream_buffer_1_address0[5:0]),
        .stream_buffer_4_i_full_n(stream_buffer_4_i_full_n),
        .stream_buffer_4_t_empty_n(stream_buffer_4_t_empty_n),
        .stream_buffer_4_t_q0(stream_buffer_4_t_q0),
        .\tptr_reg[0]_0 (memcore_taddr_51),
        .\tptr_reg[0]_1 (create_codeword_U0_n_58));
  design_1_huffman_encoding_0_1_huffman_encoding_wdI_11 stream_buffer_5_U
       (.Loop_read_stream_pro_U0_ap_done(Loop_read_stream_pro_U0_ap_done),
        .Loop_read_stream_pro_U0_stream_buffer_5_d0(Loop_read_stream_pro_U0_stream_buffer_5_d0),
        .Q(create_codeword_U0_stream_buffer_keep_V_ce0),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_stream_buffer_5(ap_sync_reg_channel_write_stream_buffer_5),
        .create_codeword_U0_ap_ready(create_codeword_U0_ap_ready),
        .empty_n_reg_0(stream_buffer_5_U_n_11),
        .\iptr_reg[0]_0 (memcore_iaddr_54),
        .\iptr_reg[0]_1 (Loop_read_stream_pro_U0_n_40),
        .push_buf(push_buf_5),
        .\q1_reg[0] (Loop_read_stream_pro_U0_n_35),
        .\q1_reg[0]_0 (create_codeword_U0_stream_buffer_keep_V_address0),
        .\q1_reg[0]_1 (Loop_read_stream_pro_U0_n_34),
        .\q1_reg[0]_2 (Loop_read_stream_pro_U0_n_33),
        .\q1_reg[0]_3 (Loop_read_stream_pro_U0_n_24),
        .stream_buffer_1_address0(Loop_read_stream_pro_U0_stream_buffer_1_address0[5:0]),
        .stream_buffer_4_t_empty_n(stream_buffer_4_t_empty_n),
        .stream_buffer_5_i_full_n(stream_buffer_5_i_full_n),
        .stream_buffer_5_t_empty_n(stream_buffer_5_t_empty_n),
        .stream_buffer_5_t_q0(stream_buffer_5_t_q0),
        .stream_buffer_6_t_empty_n(stream_buffer_6_t_empty_n),
        .symbol_bits_V_t_empty_n(symbol_bits_V_t_empty_n),
        .\tptr_reg[0]_0 (memcore_taddr_53),
        .\tptr_reg[0]_1 (create_codeword_U0_n_62));
  design_1_huffman_encoding_0_1_huffman_encoding_wdI_12 stream_buffer_6_U
       (.A(memcore_iaddr_56),
        .DPRA(memcore_taddr_55),
        .Loop_read_stream_pro_U0_ap_done(Loop_read_stream_pro_U0_ap_done),
        .Loop_read_stream_pro_U0_stream_buffer_6_d0(Loop_read_stream_pro_U0_stream_buffer_6_d0),
        .Q(create_codeword_U0_stream_buffer_keep_V_ce0),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\count_reg[0]_0 (ap_sync_reg_channel_write_stream_buffer_6_reg_n_7),
        .create_codeword_U0_ap_ready(create_codeword_U0_ap_ready),
        .empty_n_reg_0(stream_buffer_6_U_n_11),
        .filtered_value_V_t_empty_n(filtered_value_V_t_empty_n),
        .int_ap_idle_i_4_0(sorted_0_U_n_20),
        .int_ap_idle_reg(truncated_length_his_1_U_n_20),
        .\iptr_reg[0]_0 (Loop_read_stream_pro_U0_n_37),
        .left_V_t_empty_n(left_V_t_empty_n),
        .parent_V_t_empty_n(parent_V_t_empty_n),
        .push_buf(push_buf_8),
        .\q1_reg[0] (Loop_read_stream_pro_U0_n_35),
        .\q1_reg[0]_0 (create_codeword_U0_stream_buffer_keep_V_address0),
        .\q1_reg[0]_1 (Loop_read_stream_pro_U0_n_34),
        .\q1_reg[0]_2 (Loop_read_stream_pro_U0_n_33),
        .\q1_reg[0]_3 (Loop_read_stream_pro_U0_n_24),
        .right_V_t_empty_n(right_V_t_empty_n),
        .stream_buffer_1_address0(Loop_read_stream_pro_U0_stream_buffer_1_address0[5:0]),
        .stream_buffer_4_t_empty_n(stream_buffer_4_t_empty_n),
        .stream_buffer_5_t_empty_n(stream_buffer_5_t_empty_n),
        .stream_buffer_6_i_full_n(stream_buffer_6_i_full_n),
        .stream_buffer_6_t_empty_n(stream_buffer_6_t_empty_n),
        .stream_buffer_6_t_q0(stream_buffer_6_t_q0),
        .\tptr_reg[0]_0 (create_codeword_U0_n_57),
        .truncate_tree_U0_ap_start(truncate_tree_U0_ap_start));
  design_1_huffman_encoding_0_1_huffman_encoding_DeQ symbol_bits_V_U
       (.ADDRARDADDR(canonize_tree_U0_symbol_bits_V_address0),
        .ADDRBWRADDR(memcore_taddr_57),
        .Block_huffman_encodi_U0_ap_start(Block_huffman_encodi_U0_ap_start),
        .CO(icmp_ln21_fu_190_p2),
        .DIADI({canonize_tree_U0_n_53,canonize_tree_U0_n_54,canonize_tree_U0_n_55,canonize_tree_U0_n_56,canonize_tree_U0_n_57}),
        .DOBDO(symbol_bits_V_t_q0),
        .E(first_codeword_V_add_1_reg_5560),
        .Q({ap_CS_fsm_state6_19,create_codeword_U0_stream_buffer_keep_V_ce0}),
        .SS(ap_rst_n_inv),
        .WEA(canonize_tree_U0_symbol_bits_V_ce0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_13),
        .ap_idle(ap_idle),
        .canonize_tree_U0_ap_continue(canonize_tree_U0_ap_continue),
        .canonize_tree_U0_symbol_bits_V_we0(canonize_tree_U0_symbol_bits_V_we0),
        .\count_reg[0]_0 (ap_CS_fsm_state3_11),
        .create_codeword_U0_ap_ready(create_codeword_U0_ap_ready),
        .create_tree_U0_ap_start(create_tree_U0_ap_start),
        .icmp_ln883_fu_353_p2(icmp_ln883_fu_353_p2),
        .int_ap_idle_reg(truncate_tree_U0_n_21),
        .int_ap_idle_reg_0(Loop_read_stream_pro_U0_n_9),
        .int_ap_idle_reg_1(stream_buffer_6_U_n_11),
        .int_ap_idle_reg_2(create_tree_U0_n_25),
        .int_ap_idle_reg_3(right_V_U_n_10),
        .int_ap_idle_reg_4(stream_buffer_1_U_n_15),
        .\iptr_reg[0]_0 (memcore_iaddr_58),
        .\iptr_reg[0]_1 (canonize_tree_U0_n_51),
        .pop_buf(pop_buf),
        .push_buf(push_buf_10),
        .ram_reg(create_codeword_U0_stream_buffer_keep_V_address0),
        .symbol_bits_V_t_empty_n(symbol_bits_V_t_empty_n),
        .\tptr_reg[0]_0 (create_codeword_U0_n_56),
        .truncate_tree_U0_ap_start(truncate_tree_U0_ap_start));
  design_1_huffman_encoding_0_1_truncate_tree truncate_tree_U0
       (.ADDRARDADDR({truncate_tree_U0_n_33,truncate_tree_U0_n_34,truncate_tree_U0_n_35,truncate_tree_U0_n_36,truncate_tree_U0_n_37,truncate_tree_U0_n_38}),
        .ADDRBWRADDR({\buf_a0[1]_12 [5:4],\buf_a0[1]_12 [0]}),
        .E(ap_NS_fsm12_out),
        .Q(canonize_tree_U0_n_12),
        .SS(ap_rst_n_inv),
        .WEA(truncate_tree_U0_n_47),
        .WEBWE(truncate_tree_U0_n_49),
        .\ap_CS_fsm_reg[13]_0 ({truncate_tree_U0_output_length_histogram2_V_ce0,ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state6_59,truncate_tree_U0_input_length_histogram_V_ce0,truncate_tree_U0_n_21}),
        .\ap_CS_fsm_reg[2]_0 (truncate_tree_U0_n_50),
        .\ap_CS_fsm_reg[8]_0 (truncate_tree_U0_n_45),
        .\ap_CS_fsm_reg[8]_1 (truncate_tree_U0_n_46),
        .\ap_CS_fsm_reg[9]_0 (truncate_tree_U0_n_48),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(truncated_length_his_1_U_n_19),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(truncate_tree_U0_n_31),
        .ap_rst_n_1(truncate_tree_U0_n_32),
        .ap_sync_reg_channel_write_truncated_length_his(ap_sync_reg_channel_write_truncated_length_his),
        .ap_sync_reg_channel_write_truncated_length_his_1_reg(ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7),
        .grp_fu_199_p2(grp_fu_199_p2),
        .\i2_0_reg_188_reg[5]_0 ({truncate_tree_U0_n_39,truncate_tree_U0_n_40,truncate_tree_U0_n_41,truncate_tree_U0_n_42,truncate_tree_U0_n_43,truncate_tree_U0_n_44}),
        .\i_0_reg_155_reg[5]_0 (truncate_tree_U0_input_length_histogram_V_address0),
        .iptr(iptr_61),
        .ram_reg(canonize_tree_U0_codeword_length_histogram_V_address0),
        .truncate_tree_U0_ap_done(truncate_tree_U0_ap_done),
        .truncate_tree_U0_ap_ready(truncate_tree_U0_ap_ready),
        .truncate_tree_U0_ap_start(truncate_tree_U0_ap_start),
        .truncate_tree_U0_output_length_histogram1_V_address0(truncate_tree_U0_output_length_histogram1_V_address0),
        .truncate_tree_U0_output_length_histogram1_V_ce0(truncate_tree_U0_output_length_histogram1_V_ce0),
        .truncated_length_his_1_i_full_n(truncated_length_his_1_i_full_n),
        .truncated_length_his_i_full_n(truncated_length_his_i_full_n),
        .\zext_ln45_reg_434_reg[5]_0 (truncate_tree_U0_output_length_histogram2_V_address0));
  design_1_huffman_encoding_0_1_huffman_encoding_Aem_13 truncated_length_his_1_U
       (.DIADI(truncated_length_his_i_q1),
        .Q(sort_U0_n_60),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(truncated_length_his_1_U_n_19),
        .ap_sync_reg_channel_write_truncated_length_his(ap_sync_reg_channel_write_truncated_length_his),
        .create_codeword_U0_ap_ready(create_codeword_U0_ap_ready),
        .create_codeword_U0_codeword_length_histogram_V_ce0(create_codeword_U0_codeword_length_histogram_V_ce0),
        .empty_n_reg_0(truncated_length_his_1_U_n_20),
        .int_ap_idle_i_4(filter_U0_n_12),
        .int_ap_idle_i_4_0(start_for_Block_hEe0_U_n_9),
        .ram_reg(truncated_length_his_1_t_q0),
        .ram_reg_0(truncate_tree_U0_output_length_histogram2_V_ce0),
        .ram_reg_1(truncate_tree_U0_output_length_histogram2_V_address0),
        .ram_reg_2(create_codeword_U0_codeword_length_histogram_V_address0),
        .sort_U0_ap_start(sort_U0_ap_start),
        .\tptr_reg[0]_0 (memcore_taddr_60),
        .\tptr_reg[0]_1 (create_codeword_U0_n_63),
        .truncate_tree_U0_ap_done(truncate_tree_U0_ap_done),
        .truncated_length_his_1_i_full_n(truncated_length_his_1_i_full_n),
        .truncated_length_his_1_t_empty_n(truncated_length_his_1_t_empty_n),
        .truncated_length_his_i_full_n(truncated_length_his_i_full_n),
        .truncated_length_his_t_empty_n(truncated_length_his_t_empty_n));
  design_1_huffman_encoding_0_1_huffman_encoding_Bew truncated_length_his_U
       (.ADDRARDADDR({truncate_tree_U0_n_33,truncate_tree_U0_n_34,truncate_tree_U0_n_35,truncate_tree_U0_n_36,truncate_tree_U0_n_37,truncate_tree_U0_n_38}),
        .ADDRBWRADDR(\buf_a0[1]_12 ),
        .CO(icmp_ln21_fu_190_p2),
        .D(ap_NS_fsm),
        .DIADI(truncated_length_his_i_q1),
        .DOBDO(length_histogram_V_t_q0),
        .E(ap_NS_fsm12_out),
        .SS(ap_rst_n_inv),
        .WEA(truncate_tree_U0_n_47),
        .WEBWE(truncate_tree_U0_n_49),
        .\ap_CS_fsm_reg[5] ({canonize_tree_U0_sorted_value_V_ce0,canonize_tree_U0_codeword_length_histogram_V_ce0,ap_CS_fsm_state3_11}),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_truncated_length_his(ap_sync_reg_channel_write_truncated_length_his),
        .canonize_tree_U0_ap_ready(canonize_tree_U0_ap_ready),
        .grp_fu_199_p2(grp_fu_199_p2),
        .icmp_ln879_reg_273(icmp_ln879_reg_273),
        .iptr(iptr_61),
        .\p_066_0_i_i_reg_127_reg[8] (p_1_in),
        .ram_reg(truncated_length_his_U_n_31),
        .ram_reg_0(truncated_length_his_U_n_32),
        .ram_reg_1(truncate_tree_U0_n_45),
        .ram_reg_2(\buf_a0[0]_9 ),
        .ram_reg_3(truncate_tree_U0_n_46),
        .ram_reg_4({truncate_tree_U0_n_39,truncate_tree_U0_n_40,truncate_tree_U0_n_41,truncate_tree_U0_n_42,truncate_tree_U0_n_43,truncate_tree_U0_n_44}),
        .ram_reg_5(truncate_tree_U0_n_48),
        .ram_reg_6(truncate_tree_U0_n_50),
        .ram_reg_7({ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state6_59}),
        .\t_V_5_reg_151_reg[1] (canonize_tree_U0_n_18),
        .\t_V_5_reg_151_reg[8] (p_066_0_i_i_reg_127),
        .tptr(tptr),
        .\tptr_reg[0]_0 (canonize_tree_U0_n_13),
        .truncate_tree_U0_ap_done(truncate_tree_U0_ap_done),
        .truncate_tree_U0_output_length_histogram1_V_ce0(truncate_tree_U0_output_length_histogram1_V_ce0),
        .truncated_length_his_i_full_n(truncated_length_his_i_full_n),
        .truncated_length_his_t_empty_n(truncated_length_his_t_empty_n));
  design_1_huffman_encoding_0_1_fifo_w9_d5_A val_assign6_loc_c_U
       (.CO(icmp_ln40_fu_148_p2),
        .Loop_copy_sorted_pro_U0_extLd_out_out1_write(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .canonize_tree_U0_val_assign6_loc_read(canonize_tree_U0_val_assign6_loc_read),
        .extLd_loc_c19_full_n(extLd_loc_c19_full_n),
        .extLd_loc_c_full_n(extLd_loc_c_full_n),
        .in(Loop_copy_sorted_pro_U0_extLd_out_out1_din),
        .internal_full_n_reg_0(val_assign6_loc_c_U_n_7),
        .internal_full_n_reg_1(val_assign6_loc_c_U_n_9),
        .out(val_assign6_loc_c_dout),
        .val_assign6_loc_c_empty_n(val_assign6_loc_c_empty_n),
        .val_assign6_loc_c_full_n(val_assign6_loc_c_full_n));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_AXILiteS_s_axi" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_AXILiteS_s_axi
   (int_ap_start_reg_0,
    Loop_read_stream_pro_U0_ap_start,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RDATA,
    interrupt,
    start_once_reg,
    start_for_filter_U0_full_n,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    SS,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    ap_ready,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    ap_sync_done,
    E,
    num_nonzero_symbols,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_AWVALID,
    int_num_nonzero_symbols_ap_vld_reg_0,
    ap_idle);
  output int_ap_start_reg_0;
  output Loop_read_stream_pro_U0_ap_start;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output [8:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input start_once_reg;
  input start_for_filter_U0_full_n;
  input s_axi_AXILiteS_WVALID;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_ARVALID;
  input [0:0]SS;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input ap_ready;
  input [2:0]s_axi_AXILiteS_WDATA;
  input [0:0]s_axi_AXILiteS_WSTRB;
  input ap_sync_done;
  input [0:0]E;
  input [8:0]num_nonzero_symbols;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_AWVALID;
  input int_num_nonzero_symbols_ap_vld_reg_0;
  input ap_idle;

  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_7 ;
  wire \FSM_onehot_rstate[2]_i_1_n_7 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_7 ;
  wire \FSM_onehot_wstate[2]_i_1_n_7 ;
  wire \FSM_onehot_wstate[3]_i_1_n_7 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire Loop_read_stream_pro_U0_ap_start;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_idle;
  wire ap_ready;
  wire ap_sync_done;
  wire ar_hs;
  wire [7:1]data0;
  wire int_ap_done_i_1_n_7;
  wire int_ap_done_i_2_n_7;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_7;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_7;
  wire int_auto_restart_i_2_n_7;
  wire int_gie_i_1_n_7;
  wire int_gie_reg_n_7;
  wire \int_ier[0]_i_1_n_7 ;
  wire \int_ier[1]_i_1_n_7 ;
  wire \int_ier[1]_i_2_n_7 ;
  wire \int_ier_reg_n_7_[0] ;
  wire \int_ier_reg_n_7_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_7 ;
  wire \int_isr[1]_i_1_n_7 ;
  wire \int_isr_reg_n_7_[0] ;
  wire int_num_nonzero_symbols_ap_vld__0;
  wire int_num_nonzero_symbols_ap_vld_i_1_n_7;
  wire int_num_nonzero_symbols_ap_vld_reg_0;
  wire \int_num_nonzero_symbols_reg_n_7_[0] ;
  wire \int_num_nonzero_symbols_reg_n_7_[1] ;
  wire \int_num_nonzero_symbols_reg_n_7_[2] ;
  wire \int_num_nonzero_symbols_reg_n_7_[3] ;
  wire \int_num_nonzero_symbols_reg_n_7_[4] ;
  wire \int_num_nonzero_symbols_reg_n_7_[5] ;
  wire \int_num_nonzero_symbols_reg_n_7_[6] ;
  wire \int_num_nonzero_symbols_reg_n_7_[7] ;
  wire \int_num_nonzero_symbols_reg_n_7_[8] ;
  wire interrupt;
  wire [8:0]num_nonzero_symbols;
  wire p_1_in;
  wire \rdata[0]_i_1_n_7 ;
  wire \rdata[0]_i_2_n_7 ;
  wire \rdata[1]_i_1_n_7 ;
  wire \rdata[1]_i_2_n_7 ;
  wire \rdata[2]_i_1_n_7 ;
  wire \rdata[3]_i_1_n_7 ;
  wire \rdata[4]_i_1_n_7 ;
  wire \rdata[5]_i_1_n_7 ;
  wire \rdata[6]_i_1_n_7 ;
  wire \rdata[7]_i_1_n_7 ;
  wire \rdata[7]_i_2_n_7 ;
  wire \rdata[8]_i_1_n_7 ;
  wire \rdata[8]_i_3_n_7 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [8:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [2:0]s_axi_AXILiteS_WDATA;
  wire [0:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire start_for_filter_U0_full_n;
  wire start_once_reg;
  wire waddr;
  wire \waddr_reg_n_7_[0] ;
  wire \waddr_reg_n_7_[1] ;
  wire \waddr_reg_n_7_[2] ;
  wire \waddr_reg_n_7_[3] ;
  wire \waddr_reg_n_7_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(s_axi_AXILiteS_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_AXILiteS_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_7 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_7 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(SS));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_AXILiteS_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_7 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_7 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_7 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(SS));
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    int_ap_done_i_1
       (.I0(ap_sync_done),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(int_ap_done_i_2_n_7),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_7));
  LUT5 #(
    .INIT(32'h01000000)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_AXILiteS_ARVALID),
        .O(int_ap_done_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_7),
        .Q(data0[1]),
        .R(SS));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(SS));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ready),
        .Q(data0[3]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_ready),
        .I2(int_ap_start3_out),
        .I3(Loop_read_stream_pro_U0_ap_start),
        .O(int_ap_start_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\waddr_reg_n_7_[2] ),
        .I3(int_auto_restart_i_2_n_7),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_7),
        .Q(Loop_read_stream_pro_U0_ap_start),
        .R(SS));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(int_auto_restart_i_2_n_7),
        .I2(\waddr_reg_n_7_[2] ),
        .I3(s_axi_AXILiteS_WSTRB),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_7));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_7_[3] ),
        .I1(\waddr_reg_n_7_[4] ),
        .I2(\waddr_reg_n_7_[0] ),
        .I3(\waddr_reg_n_7_[1] ),
        .I4(s_axi_AXILiteS_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_auto_restart_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_7),
        .Q(data0[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_auto_restart_i_2_n_7),
        .I2(\waddr_reg_n_7_[2] ),
        .I3(s_axi_AXILiteS_WSTRB),
        .I4(int_gie_reg_n_7),
        .O(int_gie_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_7),
        .Q(int_gie_reg_n_7),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_7_[2] ),
        .I2(s_axi_AXILiteS_WSTRB),
        .I3(\int_ier[1]_i_2_n_7 ),
        .I4(\int_ier_reg_n_7_[0] ),
        .O(\int_ier[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\waddr_reg_n_7_[2] ),
        .I2(s_axi_AXILiteS_WSTRB),
        .I3(\int_ier[1]_i_2_n_7 ),
        .I4(\int_ier_reg_n_7_[1] ),
        .O(\int_ier[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_7_[4] ),
        .I1(\waddr_reg_n_7_[0] ),
        .I2(\waddr_reg_n_7_[1] ),
        .I3(s_axi_AXILiteS_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(\waddr_reg_n_7_[3] ),
        .O(\int_ier[1]_i_2_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_7 ),
        .Q(\int_ier_reg_n_7_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_7 ),
        .Q(\int_ier_reg_n_7_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_7_[0] ),
        .I3(ap_sync_done),
        .I4(\int_isr_reg_n_7_[0] ),
        .O(\int_isr[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_7_[2] ),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_ier[1]_i_2_n_7 ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(ap_ready),
        .I3(\int_ier_reg_n_7_[1] ),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_7 ),
        .Q(\int_isr_reg_n_7_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_7 ),
        .Q(p_1_in),
        .R(SS));
  LUT5 #(
    .INIT(32'h7FFF00FF)) 
    int_num_nonzero_symbols_ap_vld_i_1
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(int_ap_done_i_2_n_7),
        .I3(int_num_nonzero_symbols_ap_vld_reg_0),
        .I4(int_num_nonzero_symbols_ap_vld__0),
        .O(int_num_nonzero_symbols_ap_vld_i_1_n_7));
  FDRE int_num_nonzero_symbols_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_num_nonzero_symbols_ap_vld_i_1_n_7),
        .Q(int_num_nonzero_symbols_ap_vld__0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[0]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[1]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[2]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[3]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[4]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[5]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[6]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[7]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[7] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_num_nonzero_symbols_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(num_nonzero_symbols[8]),
        .Q(\int_num_nonzero_symbols_reg_n_7_[8] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_7),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_7_[0] ),
        .O(interrupt));
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(Loop_read_stream_pro_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_filter_U0_full_n),
        .O(int_ap_start_reg_0));
  LUT6 #(
    .INIT(64'h45404540FFFF0000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(int_num_nonzero_symbols_ap_vld__0),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_num_nonzero_symbols_reg_n_7_[0] ),
        .I4(\rdata[0]_i_2_n_7 ),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_7_[0] ),
        .I1(\int_ier_reg_n_7_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(int_gie_reg_n_7),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(Loop_read_stream_pro_U0_ap_start),
        .O(\rdata[0]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_7 ),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\int_num_nonzero_symbols_reg_n_7_[1] ),
        .O(\rdata[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h5510441011100010)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(data0[1]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\int_ier_reg_n_7_[1] ),
        .I5(p_1_in),
        .O(\rdata[1]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \rdata[2]_i_1 
       (.I0(data0[2]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\int_num_nonzero_symbols_reg_n_7_[2] ),
        .O(\rdata[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \rdata[3]_i_1 
       (.I0(data0[3]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\int_num_nonzero_symbols_reg_n_7_[3] ),
        .O(\rdata[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[4]_i_1 
       (.I0(\int_num_nonzero_symbols_reg_n_7_[4] ),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[5]_i_1 
       (.I0(\int_num_nonzero_symbols_reg_n_7_[5] ),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[6]_i_1 
       (.I0(\int_num_nonzero_symbols_reg_n_7_[6] ),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[6]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[7]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[7]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \rdata[7]_i_2 
       (.I0(data0[7]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\int_num_nonzero_symbols_reg_n_7_[7] ),
        .O(\rdata[7]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h88888088)) 
    \rdata[8]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[8]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[8]_i_2 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[8]_i_3 
       (.I0(\int_num_nonzero_symbols_reg_n_7_[8] ),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[8]_i_3_n_7 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(\rdata[7]_i_1_n_7 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(\rdata[7]_i_1_n_7 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[7]_i_1_n_7 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[7]_i_1_n_7 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[8]_i_1_n_7 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[8]_i_1_n_7 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[8]_i_1_n_7 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_2_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[7]_i_1_n_7 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_3_n_7 ),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[8]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_7_[4] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_Aem" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_Aem
   (DOBDO,
    \iptr_reg[0]_0 ,
    truncate_tree_U0_ap_start,
    compute_bit_length_U0_ap_continue,
    ap_clk,
    compute_bit_length_U0_length_histogram_V_we0,
    Q,
    ram_reg,
    ram_reg_0,
    length_histogram_V_d0,
    WEA,
    SS,
    \iptr_reg[0]_1 ,
    truncate_tree_U0_ap_ready,
    \count_reg[1]_0 ,
    ap_done_reg,
    count16_out);
  output [8:0]DOBDO;
  output [0:0]\iptr_reg[0]_0 ;
  output truncate_tree_U0_ap_start;
  output compute_bit_length_U0_ap_continue;
  input ap_clk;
  input compute_bit_length_U0_length_histogram_V_we0;
  input [0:0]Q;
  input [5:0]ram_reg;
  input [5:0]ram_reg_0;
  input [8:0]length_histogram_V_d0;
  input [0:0]WEA;
  input [0:0]SS;
  input \iptr_reg[0]_1 ;
  input truncate_tree_U0_ap_ready;
  input [0:0]\count_reg[1]_0 ;
  input ap_done_reg;
  input count16_out;

  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_done_reg;
  wire compute_bit_length_U0_ap_continue;
  wire compute_bit_length_U0_length_histogram_V_we0;
  wire [1:0]count;
  wire count0__3;
  wire count16_out;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire [0:0]\count_reg[1]_0 ;
  wire empty_n_i_1__17_n_7;
  wire full_n_i_1__17_n_7;
  wire [0:0]\iptr_reg[0]_0 ;
  wire \iptr_reg[0]_1 ;
  wire [8:0]length_histogram_V_d0;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire [5:0]ram_reg;
  wire [5:0]ram_reg_0;
  wire \tptr[0]_i_1__7_n_7 ;
  wire truncate_tree_U0_ap_ready;
  wire truncate_tree_U0_ap_start;

  LUT6 #(
    .INIT(64'h8887777777788888)) 
    \count[0]_i_1 
       (.I0(truncate_tree_U0_ap_ready),
        .I1(truncate_tree_U0_ap_start),
        .I2(\count_reg[1]_0 ),
        .I3(ap_done_reg),
        .I4(compute_bit_length_U0_ap_continue),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hEEEA777F11158880)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(compute_bit_length_U0_ap_continue),
        .I2(ap_done_reg),
        .I3(\count_reg[1]_0 ),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2__10 
       (.I0(truncate_tree_U0_ap_start),
        .I1(truncate_tree_U0_ap_ready),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__17
       (.I0(count16_out),
        .I1(count[0]),
        .I2(count[1]),
        .I3(count0__3),
        .I4(truncate_tree_U0_ap_start),
        .O(empty_n_i_1__17_n_7));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h00088888)) 
    empty_n_i_3__0
       (.I0(truncate_tree_U0_ap_ready),
        .I1(truncate_tree_U0_ap_start),
        .I2(\count_reg[1]_0 ),
        .I3(ap_done_reg),
        .I4(compute_bit_length_U0_ap_continue),
        .O(count0__3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__17_n_7),
        .Q(truncate_tree_U0_ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0E0F0)) 
    full_n_i_1__17
       (.I0(count[0]),
        .I1(count[1]),
        .I2(compute_bit_length_U0_ap_continue),
        .I3(ap_done_reg),
        .I4(\count_reg[1]_0 ),
        .I5(pop_buf),
        .O(full_n_i_1__17_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__17_n_7),
        .Q(compute_bit_length_U0_ap_continue),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_36 huffman_encoding_Aem_memcore_U
       (.ADDRARDADDR({ram_reg,\iptr_reg[0]_0 }),
        .ADDRBWRADDR({ram_reg_0,memcore_taddr}),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .compute_bit_length_U0_length_histogram_V_we0(compute_bit_length_U0_length_histogram_V_we0),
        .length_histogram_V_d0(length_histogram_V_d0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_1 ),
        .Q(\iptr_reg[0]_0 ),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__7 
       (.I0(truncate_tree_U0_ap_ready),
        .I1(truncate_tree_U0_ap_start),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__7_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__7_n_7 ),
        .Q(memcore_taddr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_Aem" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_Aem_13
   (ram_reg,
    \tptr_reg[0]_0 ,
    truncated_length_his_1_t_empty_n,
    truncated_length_his_1_i_full_n,
    ap_rst_n_0,
    empty_n_reg_0,
    ap_clk,
    ram_reg_0,
    create_codeword_U0_codeword_length_histogram_V_ce0,
    ram_reg_1,
    ram_reg_2,
    DIADI,
    SS,
    \tptr_reg[0]_1 ,
    ap_rst_n,
    ap_done_reg_reg,
    ap_sync_reg_channel_write_truncated_length_his,
    truncated_length_his_i_full_n,
    truncate_tree_U0_ap_done,
    truncated_length_his_t_empty_n,
    Q,
    sort_U0_ap_start,
    int_ap_idle_i_4,
    int_ap_idle_i_4_0,
    create_codeword_U0_ap_ready);
  output [8:0]ram_reg;
  output [0:0]\tptr_reg[0]_0 ;
  output truncated_length_his_1_t_empty_n;
  output truncated_length_his_1_i_full_n;
  output ap_rst_n_0;
  output empty_n_reg_0;
  input ap_clk;
  input [0:0]ram_reg_0;
  input create_codeword_U0_codeword_length_histogram_V_ce0;
  input [5:0]ram_reg_1;
  input [4:0]ram_reg_2;
  input [8:0]DIADI;
  input [0:0]SS;
  input \tptr_reg[0]_1 ;
  input ap_rst_n;
  input ap_done_reg_reg;
  input ap_sync_reg_channel_write_truncated_length_his;
  input truncated_length_his_i_full_n;
  input truncate_tree_U0_ap_done;
  input truncated_length_his_t_empty_n;
  input [0:0]Q;
  input sort_U0_ap_start;
  input [0:0]int_ap_idle_i_4;
  input int_ap_idle_i_4_0;
  input create_codeword_U0_ap_ready;

  wire [8:0]DIADI;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_reg_channel_write_truncated_length_his;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire create_codeword_U0_ap_ready;
  wire create_codeword_U0_codeword_length_histogram_V_ce0;
  wire empty_n_i_1__18_n_7;
  wire empty_n_reg_0;
  wire full_n_i_1__18_n_7;
  wire [0:0]int_ap_idle_i_4;
  wire int_ap_idle_i_4_0;
  wire \iptr[0]_i_1__15_n_7 ;
  wire [0:0]memcore_iaddr;
  wire push_buf;
  wire [8:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [5:0]ram_reg_1;
  wire [4:0]ram_reg_2;
  wire sort_U0_ap_start;
  wire [0:0]\tptr_reg[0]_0 ;
  wire \tptr_reg[0]_1 ;
  wire truncate_tree_U0_ap_done;
  wire truncated_length_his_1_i_full_n;
  wire truncated_length_his_1_t_empty_n;
  wire truncated_length_his_i_full_n;
  wire truncated_length_his_t_empty_n;

  LUT6 #(
    .INIT(64'h020202AA00000000)) 
    ap_done_reg_i_1__6
       (.I0(ap_rst_n),
        .I1(ap_done_reg_reg),
        .I2(truncated_length_his_1_i_full_n),
        .I3(ap_sync_reg_channel_write_truncated_length_his),
        .I4(truncated_length_his_i_full_n),
        .I5(truncate_tree_U0_ap_done),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair853" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \count[0]_i_1 
       (.I0(create_codeword_U0_ap_ready),
        .I1(truncated_length_his_1_t_empty_n),
        .I2(push_buf),
        .I3(count[0]),
        .O(\count[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair852" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(truncated_length_his_1_t_empty_n),
        .I3(create_codeword_U0_ap_ready),
        .I4(count[1]),
        .O(\count[1]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'h20)) 
    \count[1]_i_2__11 
       (.I0(truncated_length_his_1_i_full_n),
        .I1(ap_done_reg_reg),
        .I2(truncate_tree_U0_ap_done),
        .O(push_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair852" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__18
       (.I0(count[0]),
        .I1(count[1]),
        .I2(create_codeword_U0_ap_ready),
        .I3(truncated_length_his_1_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__18_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__18_n_7),
        .Q(truncated_length_his_1_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__18
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(truncated_length_his_1_t_empty_n),
        .I4(create_codeword_U0_ap_ready),
        .I5(truncated_length_his_1_i_full_n),
        .O(full_n_i_1__18_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__18_n_7),
        .Q(truncated_length_his_1_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore huffman_encoding_Aem_memcore_U
       (.ADDRARDADDR({ram_reg_1,memcore_iaddr}),
        .ADDRBWRADDR({ram_reg_2,\tptr_reg[0]_0 }),
        .DIADI(DIADI),
        .ap_clk(ap_clk),
        .create_codeword_U0_codeword_length_histogram_V_ce0(create_codeword_U0_codeword_length_histogram_V_ce0),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    int_ap_idle_i_10
       (.I0(truncated_length_his_1_t_empty_n),
        .I1(truncated_length_his_t_empty_n),
        .I2(Q),
        .I3(sort_U0_ap_start),
        .I4(int_ap_idle_i_4),
        .I5(int_ap_idle_i_4_0),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair853" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \iptr[0]_i_1__15 
       (.I0(push_buf),
        .I1(memcore_iaddr),
        .O(\iptr[0]_i_1__15_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__15_n_7 ),
        .Q(memcore_iaddr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_1 ),
        .Q(\tptr_reg[0]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_Aem_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore
   (ram_reg,
    ap_clk,
    ram_reg_0,
    create_codeword_U0_codeword_length_histogram_V_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI);
  output [8:0]ram_reg;
  input ap_clk;
  input [0:0]ram_reg_0;
  input create_codeword_U0_codeword_length_histogram_V_ce0;
  input [6:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [8:0]DIADI;

  wire [6:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [8:0]DIADI;
  wire ap_clk;
  wire create_codeword_U0_codeword_length_histogram_V_ce0;
  wire [8:0]ram_reg;
  wire [0:0]ram_reg_0;

  design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_ram huffman_encoding_Aem_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .ap_clk(ap_clk),
        .create_codeword_U0_codeword_length_histogram_V_ce0(create_codeword_U0_codeword_length_histogram_V_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_Aem_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_36
   (DOBDO,
    ap_clk,
    compute_bit_length_U0_length_histogram_V_we0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    length_histogram_V_d0,
    WEA);
  output [8:0]DOBDO;
  input ap_clk;
  input compute_bit_length_U0_length_histogram_V_we0;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [8:0]length_histogram_V_d0;
  input [0:0]WEA;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire compute_bit_length_U0_length_histogram_V_we0;
  wire [8:0]length_histogram_V_d0;

  design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_ram_37 huffman_encoding_Aem_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .compute_bit_length_U0_length_histogram_V_we0(compute_bit_length_U0_length_histogram_V_we0),
        .length_histogram_V_d0(length_histogram_V_d0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_Aem_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_ram
   (ram_reg_0,
    ap_clk,
    ram_reg_1,
    create_codeword_U0_codeword_length_histogram_V_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI);
  output [8:0]ram_reg_0;
  input ap_clk;
  input [0:0]ram_reg_1;
  input create_codeword_U0_codeword_length_histogram_V_ce0;
  input [6:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [8:0]DIADI;

  wire [6:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [8:0]DIADI;
  wire ap_clk;
  wire create_codeword_U0_codeword_length_histogram_V_ce0;
  wire [8:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "truncated_length_his_1_U/huffman_encoding_Aem_memcore_U/huffman_encoding_Aem_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_1),
        .ENBWREN(create_codeword_U0_codeword_length_histogram_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_Aem_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_ram_37
   (DOBDO,
    ap_clk,
    compute_bit_length_U0_length_histogram_V_we0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    length_histogram_V_d0,
    WEA);
  output [8:0]DOBDO;
  input ap_clk;
  input compute_bit_length_U0_length_histogram_V_we0;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [8:0]length_histogram_V_d0;
  input [0:0]WEA;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire compute_bit_length_U0_length_histogram_V_we0;
  wire [8:0]length_histogram_V_d0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "length_histogram_V_U/huffman_encoding_Aem_memcore_U/huffman_encoding_Aem_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,length_histogram_V_d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(compute_bit_length_U0_length_histogram_V_we0),
        .ENBWREN(Q),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_Bew" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_Bew
   (iptr,
    tptr,
    truncated_length_his_t_empty_n,
    truncated_length_his_i_full_n,
    E,
    grp_fu_199_p2,
    DIADI,
    \p_066_0_i_i_reg_127_reg[8] ,
    ram_reg,
    ram_reg_0,
    D,
    ap_clk,
    ram_reg_1,
    ADDRARDADDR,
    ram_reg_2,
    WEA,
    WEBWE,
    ram_reg_3,
    ram_reg_4,
    ADDRBWRADDR,
    ram_reg_5,
    ram_reg_6,
    SS,
    \tptr_reg[0]_0 ,
    truncate_tree_U0_output_length_histogram1_V_ce0,
    \ap_CS_fsm_reg[5] ,
    CO,
    canonize_tree_U0_ap_ready,
    ram_reg_7,
    DOBDO,
    \t_V_5_reg_151_reg[1] ,
    \t_V_5_reg_151_reg[8] ,
    icmp_ln879_reg_273,
    ap_sync_reg_channel_write_truncated_length_his,
    truncate_tree_U0_ap_done);
  output iptr;
  output tptr;
  output truncated_length_his_t_empty_n;
  output truncated_length_his_i_full_n;
  output [0:0]E;
  output grp_fu_199_p2;
  output [8:0]DIADI;
  output [8:0]\p_066_0_i_i_reg_127_reg[8] ;
  output ram_reg;
  output ram_reg_0;
  output [0:0]D;
  input ap_clk;
  input ram_reg_1;
  input [5:0]ADDRARDADDR;
  input [5:0]ram_reg_2;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input ram_reg_3;
  input [5:0]ram_reg_4;
  input [5:0]ADDRBWRADDR;
  input [0:0]ram_reg_5;
  input [0:0]ram_reg_6;
  input [0:0]SS;
  input \tptr_reg[0]_0 ;
  input truncate_tree_U0_output_length_histogram1_V_ce0;
  input [2:0]\ap_CS_fsm_reg[5] ;
  input [0:0]CO;
  input canonize_tree_U0_ap_ready;
  input [2:0]ram_reg_7;
  input [8:0]DOBDO;
  input \t_V_5_reg_151_reg[1] ;
  input [8:0]\t_V_5_reg_151_reg[8] ;
  input icmp_ln879_reg_273;
  input ap_sync_reg_channel_write_truncated_length_his;
  input truncate_tree_U0_ap_done;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [0:0]D;
  wire [8:0]DIADI;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [2:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_sync_reg_channel_write_truncated_length_his;
  wire [8:0]\buf_q0[0]_0 ;
  wire [8:1]\buf_q0[1]_2 ;
  wire [8:0]\buf_q1[0]_1 ;
  wire [7:0]\buf_q1[1]_3 ;
  wire canonize_tree_U0_ap_ready;
  wire [1:0]count;
  wire \count[0]_i_1__2_n_7 ;
  wire \count[1]_i_1__2_n_7 ;
  wire empty_n_i_1__2_n_7;
  wire full_n_i_1__2_n_7;
  wire \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_25 ;
  wire \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_26 ;
  wire \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_38 ;
  wire \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_39 ;
  wire \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_40 ;
  wire \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_41 ;
  wire \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_42 ;
  wire \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_43 ;
  wire \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_44 ;
  wire \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_45 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_25 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_35 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_36 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_37 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_38 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_39 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_40 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_41 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_42 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_54 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_55 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_56 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_57 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_58 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_59 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_60 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_61 ;
  wire \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_62 ;
  wire grp_fu_199_p2;
  wire icmp_ln879_reg_273;
  wire iptr;
  wire \iptr[0]_i_1__2_n_7 ;
  wire [8:0]\p_066_0_i_i_reg_127_reg[8] ;
  wire prev_iptr;
  wire prev_tptr;
  wire push_buf;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [5:0]ram_reg_2;
  wire ram_reg_3;
  wire [5:0]ram_reg_4;
  wire [0:0]ram_reg_5;
  wire [0:0]ram_reg_6;
  wire [2:0]ram_reg_7;
  wire \t_V_5_reg_151_reg[1] ;
  wire [8:0]\t_V_5_reg_151_reg[8] ;
  wire tptr;
  wire \tptr_reg[0]_0 ;
  wire truncate_tree_U0_ap_done;
  wire truncate_tree_U0_output_length_histogram1_V_ce0;
  wire [8:0]truncate_tree_U0_output_length_histogram1_V_d1;
  wire truncated_length_his_i_full_n;
  wire truncated_length_his_t_empty_n;
  wire [0:0]truncated_length_his_t_q0;

  LUT5 #(
    .INIT(32'h807F7F80)) 
    \count[0]_i_1__2 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[5] [0]),
        .I2(truncated_length_his_t_empty_n),
        .I3(push_buf),
        .I4(count[0]),
        .O(\count[0]_i_1__2_n_7 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \count[1]_i_1__2 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(truncated_length_his_t_empty_n),
        .I3(\ap_CS_fsm_reg[5] [0]),
        .I4(CO),
        .I5(count[1]),
        .O(\count[1]_i_1__2_n_7 ));
  LUT3 #(
    .INIT(8'h20)) 
    \count[1]_i_2__16 
       (.I0(truncated_length_his_i_full_n),
        .I1(ap_sync_reg_channel_write_truncated_length_his),
        .I2(truncate_tree_U0_ap_done),
        .O(push_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1__2_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1__2_n_7 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFF0000)) 
    empty_n_i_1__2
       (.I0(count[0]),
        .I1(count[1]),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[5] [0]),
        .I4(truncated_length_his_t_empty_n),
        .I5(push_buf),
        .O(empty_n_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_7),
        .Q(truncated_length_his_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__2
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(truncated_length_his_t_empty_n),
        .I4(canonize_tree_U0_ap_ready),
        .I5(truncated_length_his_i_full_n),
        .O(full_n_i_1__2_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_7),
        .Q(truncated_length_his_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore \gen_buffer[0].huffman_encoding_Bew_memcore_U 
       (.ADDRARDADDR(ADDRARDADDR),
        .DIBDI({\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_54 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_55 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_56 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_57 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_58 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_59 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_60 }),
        .DOADO(\buf_q1[0]_1 ),
        .DOBDO(\buf_q0[0]_0 ),
        .S({\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_35 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_36 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_37 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_38 }),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .\iptr_reg[0] ({\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_42 ,\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_43 }),
        .\p_066_0_i_i_reg_127_reg[0] (\p_066_0_i_i_reg_127_reg[8] [0]),
        .prev_iptr(prev_iptr),
        .prev_tptr(prev_tptr),
        .ram_reg(\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_25 ),
        .ram_reg_0(\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_26 ),
        .ram_reg_1(ram_reg),
        .ram_reg_10(tptr),
        .ram_reg_11(truncated_length_his_t_empty_n),
        .ram_reg_12(\ap_CS_fsm_reg[5] [1]),
        .ram_reg_13(iptr),
        .ram_reg_14(ram_reg_7[2:1]),
        .ram_reg_15(\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_61 ),
        .ram_reg_16(\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_62 ),
        .ram_reg_17({\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_39 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_40 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_41 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_42 }),
        .ram_reg_18(\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_25 ),
        .ram_reg_2(\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_38 ),
        .ram_reg_3(\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_39 ),
        .ram_reg_4(\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_40 ),
        .ram_reg_5(\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_41 ),
        .ram_reg_6(\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_44 ),
        .ram_reg_7(\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_45 ),
        .ram_reg_8(ram_reg_1),
        .ram_reg_9(ram_reg_2),
        .ram_reg_i_49__2(\buf_q1[1]_3 ),
        .ram_reg_i_54__2({DOBDO[5],DOBDO[3]}),
        .\t_V_5_reg_151_reg[0] (\buf_q0[1]_2 ),
        .\t_V_5_reg_151_reg[0]_0 (\t_V_5_reg_151_reg[1] ),
        .\t_V_5_reg_151_reg[0]_1 (\t_V_5_reg_151_reg[8] [0]),
        .truncate_tree_U0_output_length_histogram1_V_ce0(truncate_tree_U0_output_length_histogram1_V_ce0),
        .truncate_tree_U0_output_length_histogram1_V_d1(truncate_tree_U0_output_length_histogram1_V_d1),
        .truncated_length_his_t_q0(truncated_length_his_t_q0));
  design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_14 \gen_buffer[1].huffman_encoding_Bew_memcore_U 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI({\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_54 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_55 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_56 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_57 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_58 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_59 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_60 }),
        .DOADO(\buf_q1[0]_1 ),
        .DOBDO(\buf_q0[0]_0 ),
        .E(E),
        .S({\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_35 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_36 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_37 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_38 }),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] [2:1]),
        .ap_clk(ap_clk),
        .grp_fu_199_p2(grp_fu_199_p2),
        .icmp_ln879_reg_273(icmp_ln879_reg_273),
        .\p_066_0_i_i_reg_127_reg[8] (\p_066_0_i_i_reg_127_reg[8] [8:1]),
        .prev_iptr(prev_iptr),
        .prev_tptr(prev_tptr),
        .ram_reg(\buf_q1[1]_3 ),
        .ram_reg_0(\buf_q0[1]_2 ),
        .ram_reg_1(\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_25 ),
        .ram_reg_10(ram_reg_5),
        .ram_reg_11(ram_reg_6),
        .ram_reg_12(truncated_length_his_t_empty_n),
        .ram_reg_13(tptr),
        .ram_reg_14(iptr),
        .ram_reg_15(ram_reg_7),
        .ram_reg_16(\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_41 ),
        .ram_reg_17(\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_44 ),
        .ram_reg_18(\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_45 ),
        .ram_reg_2({\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_39 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_40 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_41 ,\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_42 }),
        .ram_reg_3(truncated_length_his_t_q0),
        .ram_reg_4(ram_reg_0),
        .ram_reg_5(\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_61 ),
        .ram_reg_6(\gen_buffer[1].huffman_encoding_Bew_memcore_U_n_62 ),
        .ram_reg_7(ram_reg_3),
        .ram_reg_8(ram_reg_4),
        .ram_reg_9({\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_42 ,\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_43 }),
        .ram_reg_i_51__2({DOBDO[8:6],DOBDO[4],DOBDO[2:0]}),
        .ram_reg_i_90__0(\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_25 ),
        .ram_reg_i_91__0(\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_26 ),
        .\t_V_5_reg_151_reg[1] (\t_V_5_reg_151_reg[1] ),
        .\t_V_5_reg_151_reg[1]_0 (ram_reg),
        .\t_V_5_reg_151_reg[4] (\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_39 ),
        .\t_V_5_reg_151_reg[6] (\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_40 ),
        .\t_V_5_reg_151_reg[7] (\gen_buffer[0].huffman_encoding_Bew_memcore_U_n_38 ),
        .\t_V_5_reg_151_reg[8] (\t_V_5_reg_151_reg[8] [8:1]),
        .truncate_tree_U0_output_length_histogram1_V_ce0(truncate_tree_U0_output_length_histogram1_V_ce0),
        .truncate_tree_U0_output_length_histogram1_V_d1(truncate_tree_U0_output_length_histogram1_V_d1));
  LUT2 #(
    .INIT(4'h6)) 
    \iptr[0]_i_1__2 
       (.I0(push_buf),
        .I1(iptr),
        .O(\iptr[0]_i_1__2_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__2_n_7 ),
        .Q(iptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \prev_iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(iptr),
        .Q(prev_iptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \prev_tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tptr),
        .Q(prev_tptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_0 ),
        .Q(tptr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_Bew_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore
   (DOADO,
    DOBDO,
    ram_reg,
    ram_reg_0,
    truncate_tree_U0_output_length_histogram1_V_d1,
    \p_066_0_i_i_reg_127_reg[0] ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    \iptr_reg[0] ,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    ram_reg_8,
    ADDRARDADDR,
    ram_reg_9,
    DIBDI,
    WEA,
    WEBWE,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    truncate_tree_U0_output_length_histogram1_V_ce0,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    \t_V_5_reg_151_reg[0] ,
    prev_iptr,
    ram_reg_i_49__2,
    ram_reg_i_54__2,
    S,
    ram_reg_17,
    ram_reg_18,
    \t_V_5_reg_151_reg[0]_0 ,
    truncated_length_his_t_q0,
    \t_V_5_reg_151_reg[0]_1 ,
    prev_tptr);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  output ram_reg;
  output ram_reg_0;
  output [8:0]truncate_tree_U0_output_length_histogram1_V_d1;
  output [0:0]\p_066_0_i_i_reg_127_reg[0] ;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output [1:0]\iptr_reg[0] ;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input ram_reg_8;
  input [5:0]ADDRARDADDR;
  input [5:0]ram_reg_9;
  input [6:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input ram_reg_10;
  input ram_reg_11;
  input [0:0]ram_reg_12;
  input truncate_tree_U0_output_length_histogram1_V_ce0;
  input ram_reg_13;
  input [1:0]ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [7:0]\t_V_5_reg_151_reg[0] ;
  input prev_iptr;
  input [7:0]ram_reg_i_49__2;
  input [1:0]ram_reg_i_54__2;
  input [3:0]S;
  input [3:0]ram_reg_17;
  input [0:0]ram_reg_18;
  input \t_V_5_reg_151_reg[0]_0 ;
  input [0:0]truncated_length_his_t_q0;
  input [0:0]\t_V_5_reg_151_reg[0]_1 ;
  input prev_tptr;

  wire [5:0]ADDRARDADDR;
  wire [6:0]DIBDI;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [3:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [1:0]\iptr_reg[0] ;
  wire [0:0]\p_066_0_i_i_reg_127_reg[0] ;
  wire prev_iptr;
  wire prev_tptr;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire [0:0]ram_reg_12;
  wire ram_reg_13;
  wire [1:0]ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire [3:0]ram_reg_17;
  wire [0:0]ram_reg_18;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [5:0]ram_reg_9;
  wire [7:0]ram_reg_i_49__2;
  wire [1:0]ram_reg_i_54__2;
  wire [7:0]\t_V_5_reg_151_reg[0] ;
  wire \t_V_5_reg_151_reg[0]_0 ;
  wire [0:0]\t_V_5_reg_151_reg[0]_1 ;
  wire truncate_tree_U0_output_length_histogram1_V_ce0;
  wire [8:0]truncate_tree_U0_output_length_histogram1_V_d1;
  wire [0:0]truncated_length_his_t_q0;

  design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_ram_15 huffman_encoding_Bew_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .S(S),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .\iptr_reg[0] (\iptr_reg[0] ),
        .\p_066_0_i_i_reg_127_reg[0] (\p_066_0_i_i_reg_127_reg[0] ),
        .prev_iptr(prev_iptr),
        .prev_tptr(prev_tptr),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_10(ram_reg_9),
        .ram_reg_11(ram_reg_10),
        .ram_reg_12(ram_reg_11),
        .ram_reg_13(ram_reg_12),
        .ram_reg_14(ram_reg_13),
        .ram_reg_15(ram_reg_14),
        .ram_reg_16(ram_reg_15),
        .ram_reg_17(ram_reg_16),
        .ram_reg_18(ram_reg_17),
        .ram_reg_19(ram_reg_18),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .ram_reg_i_49__2_0(ram_reg_i_49__2),
        .ram_reg_i_54__2_0(ram_reg_i_54__2),
        .\t_V_5_reg_151_reg[0] (\t_V_5_reg_151_reg[0] ),
        .\t_V_5_reg_151_reg[0]_0 (\t_V_5_reg_151_reg[0]_0 ),
        .\t_V_5_reg_151_reg[0]_1 (\t_V_5_reg_151_reg[0]_1 ),
        .truncate_tree_U0_output_length_histogram1_V_ce0(truncate_tree_U0_output_length_histogram1_V_ce0),
        .truncate_tree_U0_output_length_histogram1_V_d1(truncate_tree_U0_output_length_histogram1_V_d1),
        .truncated_length_his_t_q0(truncated_length_his_t_q0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_Bew_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_14
   (ram_reg,
    ram_reg_0,
    E,
    grp_fu_199_p2,
    ram_reg_1,
    DIADI,
    S,
    ram_reg_2,
    \p_066_0_i_i_reg_127_reg[8] ,
    ram_reg_3,
    ram_reg_4,
    D,
    DIBDI,
    ram_reg_5,
    ram_reg_6,
    ap_clk,
    ram_reg_7,
    ram_reg_8,
    ADDRBWRADDR,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    truncate_tree_U0_output_length_histogram1_V_ce0,
    ram_reg_12,
    ram_reg_13,
    \ap_CS_fsm_reg[5] ,
    ram_reg_14,
    ram_reg_15,
    DOBDO,
    prev_iptr,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_i_90__0,
    DOADO,
    ram_reg_i_51__2,
    ram_reg_i_91__0,
    \t_V_5_reg_151_reg[1] ,
    \t_V_5_reg_151_reg[8] ,
    \t_V_5_reg_151_reg[1]_0 ,
    \t_V_5_reg_151_reg[4] ,
    \t_V_5_reg_151_reg[6] ,
    icmp_ln879_reg_273,
    prev_tptr,
    \t_V_5_reg_151_reg[7] ,
    truncate_tree_U0_output_length_histogram1_V_d1);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [0:0]E;
  output grp_fu_199_p2;
  output [0:0]ram_reg_1;
  output [8:0]DIADI;
  output [3:0]S;
  output [3:0]ram_reg_2;
  output [7:0]\p_066_0_i_i_reg_127_reg[8] ;
  output [0:0]ram_reg_3;
  output ram_reg_4;
  output [0:0]D;
  output [6:0]DIBDI;
  output ram_reg_5;
  output ram_reg_6;
  input ap_clk;
  input ram_reg_7;
  input [5:0]ram_reg_8;
  input [5:0]ADDRBWRADDR;
  input [1:0]ram_reg_9;
  input [0:0]ram_reg_10;
  input [0:0]ram_reg_11;
  input truncate_tree_U0_output_length_histogram1_V_ce0;
  input ram_reg_12;
  input ram_reg_13;
  input [1:0]\ap_CS_fsm_reg[5] ;
  input ram_reg_14;
  input [2:0]ram_reg_15;
  input [8:0]DOBDO;
  input prev_iptr;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_i_90__0;
  input [8:0]DOADO;
  input [6:0]ram_reg_i_51__2;
  input ram_reg_i_91__0;
  input \t_V_5_reg_151_reg[1] ;
  input [7:0]\t_V_5_reg_151_reg[8] ;
  input \t_V_5_reg_151_reg[1]_0 ;
  input \t_V_5_reg_151_reg[4] ;
  input \t_V_5_reg_151_reg[6] ;
  input icmp_ln879_reg_273;
  input prev_tptr;
  input \t_V_5_reg_151_reg[7] ;
  input [8:0]truncate_tree_U0_output_length_histogram1_V_d1;

  wire [5:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [8:0]DIADI;
  wire [6:0]DIBDI;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [3:0]S;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire grp_fu_199_p2;
  wire icmp_ln879_reg_273;
  wire [7:0]\p_066_0_i_i_reg_127_reg[8] ;
  wire prev_iptr;
  wire prev_tptr;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [0:0]ram_reg_10;
  wire [0:0]ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire [2:0]ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire [3:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [5:0]ram_reg_8;
  wire [1:0]ram_reg_9;
  wire [6:0]ram_reg_i_51__2;
  wire ram_reg_i_90__0;
  wire ram_reg_i_91__0;
  wire \t_V_5_reg_151_reg[1] ;
  wire \t_V_5_reg_151_reg[1]_0 ;
  wire \t_V_5_reg_151_reg[4] ;
  wire \t_V_5_reg_151_reg[6] ;
  wire \t_V_5_reg_151_reg[7] ;
  wire [7:0]\t_V_5_reg_151_reg[8] ;
  wire truncate_tree_U0_output_length_histogram1_V_ce0;
  wire [8:0]truncate_tree_U0_output_length_histogram1_V_d1;

  design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_ram huffman_encoding_Bew_memcore_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DOADO(ram_reg),
        .DOBDO(ram_reg_0),
        .E(E),
        .S(S),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .grp_fu_199_p2(grp_fu_199_p2),
        .icmp_ln879_reg_273(icmp_ln879_reg_273),
        .\p_066_0_i_i_reg_127_reg[8] (\p_066_0_i_i_reg_127_reg[8] ),
        .prev_iptr(prev_iptr),
        .prev_tptr(prev_tptr),
        .ram_reg_0(ram_reg_1),
        .ram_reg_1(ram_reg_2),
        .ram_reg_10(ram_reg_11),
        .ram_reg_11(ram_reg_12),
        .ram_reg_12(ram_reg_13),
        .ram_reg_13(ram_reg_14),
        .ram_reg_14(ram_reg_15),
        .ram_reg_15(ram_reg_16),
        .ram_reg_16(ram_reg_17),
        .ram_reg_17(ram_reg_18),
        .ram_reg_18(DOADO),
        .ram_reg_2(ram_reg_4),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_5),
        .ram_reg_5(ram_reg_6),
        .ram_reg_6(ram_reg_7),
        .ram_reg_7(ram_reg_8),
        .ram_reg_8(ram_reg_9),
        .ram_reg_9(ram_reg_10),
        .ram_reg_i_51__2_0(ram_reg_i_51__2),
        .ram_reg_i_90__0_0(ram_reg_i_90__0),
        .ram_reg_i_91__0_0(ram_reg_i_91__0),
        .\t_V_5_reg_151_reg[1] (\t_V_5_reg_151_reg[1] ),
        .\t_V_5_reg_151_reg[1]_0 (\t_V_5_reg_151_reg[1]_0 ),
        .\t_V_5_reg_151_reg[4] (\t_V_5_reg_151_reg[4] ),
        .\t_V_5_reg_151_reg[6] (\t_V_5_reg_151_reg[6] ),
        .\t_V_5_reg_151_reg[7] (\t_V_5_reg_151_reg[7] ),
        .\t_V_5_reg_151_reg[8] (DOBDO),
        .\t_V_5_reg_151_reg[8]_0 (\t_V_5_reg_151_reg[8] ),
        .truncate_tree_U0_output_length_histogram1_V_ce0(truncate_tree_U0_output_length_histogram1_V_ce0),
        .truncate_tree_U0_output_length_histogram1_V_d1(truncate_tree_U0_output_length_histogram1_V_d1));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_Bew_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_ram
   (DOADO,
    DOBDO,
    E,
    grp_fu_199_p2,
    ram_reg_0,
    DIADI,
    S,
    ram_reg_1,
    \p_066_0_i_i_reg_127_reg[8] ,
    ram_reg_2,
    D,
    ram_reg_3,
    DIBDI,
    ram_reg_4,
    ram_reg_5,
    ap_clk,
    ram_reg_6,
    ram_reg_7,
    ADDRBWRADDR,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    truncate_tree_U0_output_length_histogram1_V_ce0,
    ram_reg_11,
    ram_reg_12,
    \ap_CS_fsm_reg[5] ,
    ram_reg_13,
    ram_reg_14,
    \t_V_5_reg_151_reg[8] ,
    prev_iptr,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_i_90__0_0,
    ram_reg_18,
    ram_reg_i_51__2_0,
    ram_reg_i_91__0_0,
    \t_V_5_reg_151_reg[1] ,
    \t_V_5_reg_151_reg[8]_0 ,
    \t_V_5_reg_151_reg[1]_0 ,
    \t_V_5_reg_151_reg[4] ,
    \t_V_5_reg_151_reg[6] ,
    icmp_ln879_reg_273,
    prev_tptr,
    \t_V_5_reg_151_reg[7] ,
    truncate_tree_U0_output_length_histogram1_V_d1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [0:0]E;
  output grp_fu_199_p2;
  output [0:0]ram_reg_0;
  output [8:0]DIADI;
  output [3:0]S;
  output [3:0]ram_reg_1;
  output [7:0]\p_066_0_i_i_reg_127_reg[8] ;
  output ram_reg_2;
  output [0:0]D;
  output [0:0]ram_reg_3;
  output [6:0]DIBDI;
  output ram_reg_4;
  output ram_reg_5;
  input ap_clk;
  input ram_reg_6;
  input [5:0]ram_reg_7;
  input [5:0]ADDRBWRADDR;
  input [1:0]ram_reg_8;
  input [0:0]ram_reg_9;
  input [0:0]ram_reg_10;
  input truncate_tree_U0_output_length_histogram1_V_ce0;
  input ram_reg_11;
  input ram_reg_12;
  input [1:0]\ap_CS_fsm_reg[5] ;
  input ram_reg_13;
  input [2:0]ram_reg_14;
  input [8:0]\t_V_5_reg_151_reg[8] ;
  input prev_iptr;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_i_90__0_0;
  input [8:0]ram_reg_18;
  input [6:0]ram_reg_i_51__2_0;
  input ram_reg_i_91__0_0;
  input \t_V_5_reg_151_reg[1] ;
  input [7:0]\t_V_5_reg_151_reg[8]_0 ;
  input \t_V_5_reg_151_reg[1]_0 ;
  input \t_V_5_reg_151_reg[4] ;
  input \t_V_5_reg_151_reg[6] ;
  input icmp_ln879_reg_273;
  input prev_tptr;
  input \t_V_5_reg_151_reg[7] ;
  input [8:0]truncate_tree_U0_output_length_histogram1_V_d1;

  wire [5:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [8:0]DIADI;
  wire [6:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [3:0]S;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire \buf_ce0[1]_4 ;
  wire [0:0]\buf_q0[1]_2 ;
  wire [8:8]\buf_q1[1]_3 ;
  wire grp_fu_199_p2;
  wire \i1_0_reg_166[5]_i_4_n_7 ;
  wire \i1_0_reg_166[5]_i_5_n_7 ;
  wire icmp_ln879_reg_273;
  wire [7:0]\p_066_0_i_i_reg_127_reg[8] ;
  wire prev_iptr;
  wire prev_tptr;
  wire [0:0]ram_reg_0;
  wire [3:0]ram_reg_1;
  wire [0:0]ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire [2:0]ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire [8:0]ram_reg_18;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [5:0]ram_reg_7;
  wire [1:0]ram_reg_8;
  wire [0:0]ram_reg_9;
  wire ram_reg_i_106__0_n_7;
  wire ram_reg_i_107__0_n_7;
  wire ram_reg_i_108__0_n_7;
  wire ram_reg_i_109__0_n_7;
  wire ram_reg_i_112__0_n_7;
  wire ram_reg_i_113__0_n_7;
  wire ram_reg_i_15__12_n_7;
  wire ram_reg_i_16__5_n_7;
  wire ram_reg_i_17__11_n_7;
  wire ram_reg_i_18__11_n_7;
  wire ram_reg_i_19__11_n_7;
  wire ram_reg_i_20__11_n_7;
  wire ram_reg_i_21__10_n_7;
  wire ram_reg_i_22__10_n_7;
  wire ram_reg_i_23__9_n_7;
  wire ram_reg_i_24__4_n_7;
  wire ram_reg_i_25__4_n_7;
  wire ram_reg_i_26__4_n_7;
  wire ram_reg_i_28__8_n_7;
  wire ram_reg_i_30__6_n_7;
  wire ram_reg_i_31__6_n_7;
  wire ram_reg_i_32__6_n_7;
  wire [6:0]ram_reg_i_51__2_0;
  wire ram_reg_i_87__0_n_7;
  wire ram_reg_i_88__0_n_7;
  wire ram_reg_i_89__0_n_7;
  wire ram_reg_i_90__0_0;
  wire ram_reg_i_90__0_n_7;
  wire ram_reg_i_91__0_0;
  wire ram_reg_i_91__0_n_7;
  wire ram_reg_i_95__0_n_7;
  wire ram_reg_i_99__0_n_7;
  wire \t_V_5_reg_151[2]_i_3_n_7 ;
  wire \t_V_5_reg_151[7]_i_3_n_7 ;
  wire \t_V_5_reg_151[8]_i_5_n_7 ;
  wire \t_V_5_reg_151_reg[1] ;
  wire \t_V_5_reg_151_reg[1]_0 ;
  wire \t_V_5_reg_151_reg[4] ;
  wire \t_V_5_reg_151_reg[6] ;
  wire \t_V_5_reg_151_reg[7] ;
  wire [8:0]\t_V_5_reg_151_reg[8] ;
  wire [7:0]\t_V_5_reg_151_reg[8]_0 ;
  wire truncate_tree_U0_output_length_histogram1_V_ce0;
  wire [8:2]truncate_tree_U0_output_length_histogram1_V_d0;
  wire [8:0]truncate_tree_U0_output_length_histogram1_V_d1;
  wire [8:0]truncated_length_his_i_q0;
  wire [8:1]truncated_length_his_t_q0;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'hEF00)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(ram_reg_2),
        .I1(\t_V_5_reg_151_reg[1]_0 ),
        .I2(icmp_ln879_reg_273),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFEEFFFFFAEEFA)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\t_V_5_reg_151[2]_i_3_n_7 ),
        .I1(DOBDO[1]),
        .I2(\t_V_5_reg_151_reg[8] [2]),
        .I3(prev_tptr),
        .I4(DOBDO[0]),
        .I5(\t_V_5_reg_151_reg[8] [1]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(truncated_length_his_i_q0[7]),
        .I1(\i1_0_reg_166[5]_i_5_n_7 ),
        .I2(truncated_length_his_i_q0[6]),
        .I3(truncated_length_his_i_q0[8]),
        .I4(truncated_length_his_i_q0[4]),
        .I5(truncated_length_his_i_q0[5]),
        .O(grp_fu_199_p2));
  (* SOFT_HLUTNM = "soft_lutpair854" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[8]_i_3 
       (.I0(DOBDO[6]),
        .I1(\t_V_5_reg_151_reg[8] [7]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[7]));
  (* SOFT_HLUTNM = "soft_lutpair858" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[8]_i_4 
       (.I0(DOBDO[5]),
        .I1(\t_V_5_reg_151_reg[8] [6]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[6]));
  (* SOFT_HLUTNM = "soft_lutpair857" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[8]_i_5 
       (.I0(DOBDO[7]),
        .I1(\t_V_5_reg_151_reg[8] [8]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[8]));
  (* SOFT_HLUTNM = "soft_lutpair860" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[8]_i_6 
       (.I0(DOBDO[3]),
        .I1(\t_V_5_reg_151_reg[8] [4]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[4]));
  (* SOFT_HLUTNM = "soft_lutpair859" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[8]_i_7 
       (.I0(DOBDO[4]),
        .I1(\t_V_5_reg_151_reg[8] [5]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[5]));
  LUT6 #(
    .INIT(64'h0002000200000202)) 
    \i1_0_reg_166[5]_i_2 
       (.I0(ram_reg_14[0]),
        .I1(\i1_0_reg_166[5]_i_4_n_7 ),
        .I2(\i1_0_reg_166[5]_i_5_n_7 ),
        .I3(DOBDO[6]),
        .I4(\t_V_5_reg_151_reg[8] [7]),
        .I5(prev_iptr),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \i1_0_reg_166[5]_i_4 
       (.I0(truncated_length_his_i_q0[6]),
        .I1(DOBDO[7]),
        .I2(\t_V_5_reg_151_reg[8] [8]),
        .I3(prev_iptr),
        .I4(truncated_length_his_i_q0[4]),
        .I5(truncated_length_his_i_q0[5]),
        .O(\i1_0_reg_166[5]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFEE)) 
    \i1_0_reg_166[5]_i_5 
       (.I0(truncated_length_his_i_q0[2]),
        .I1(truncated_length_his_i_q0[3]),
        .I2(\buf_q0[1]_2 ),
        .I3(\t_V_5_reg_151_reg[8] [0]),
        .I4(prev_iptr),
        .I5(truncated_length_his_i_q0[1]),
        .O(\i1_0_reg_166[5]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair862" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i1_0_reg_166[5]_i_6 
       (.I0(DOBDO[1]),
        .I1(\t_V_5_reg_151_reg[8] [2]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[2]));
  (* SOFT_HLUTNM = "soft_lutpair861" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i1_0_reg_166[5]_i_7 
       (.I0(DOBDO[2]),
        .I1(\t_V_5_reg_151_reg[8] [3]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "gen_buffer[1].huffman_encoding_Bew_memcore_U/huffman_encoding_Bew_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ram_reg_7,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_15__12_n_7,ram_reg_i_16__5_n_7,ram_reg_i_17__11_n_7,ram_reg_i_18__11_n_7,ram_reg_i_19__11_n_7,ram_reg_i_20__11_n_7,ram_reg_i_21__10_n_7,ram_reg_i_22__10_n_7,ram_reg_i_23__9_n_7}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_24__4_n_7,ram_reg_i_25__4_n_7,ram_reg_i_26__4_n_7,ram_reg_8[1],ram_reg_i_28__8_n_7,ram_reg_8[0],ram_reg_i_30__6_n_7,ram_reg_i_31__6_n_7,ram_reg_i_32__6_n_7}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],\buf_q1[1]_3 ,DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO,\buf_q0[1]_2 }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_6),
        .ENBWREN(\buf_ce0[1]_4 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_9,ram_reg_9}),
        .WEBWE({1'b0,1'b0,ram_reg_10,ram_reg_10}));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_i_106__0
       (.I0(DIADI[6]),
        .I1(DIADI[4]),
        .I2(DIADI[2]),
        .I3(DIADI[1]),
        .I4(DIADI[3]),
        .I5(DIADI[5]),
        .O(ram_reg_i_106__0_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_107__0
       (.I0(truncated_length_his_i_q0[5]),
        .I1(truncated_length_his_i_q0[3]),
        .I2(truncated_length_his_i_q0[1]),
        .I3(truncated_length_his_i_q0[2]),
        .I4(truncated_length_his_i_q0[4]),
        .I5(truncated_length_his_i_q0[6]),
        .O(ram_reg_i_107__0_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEFEE)) 
    ram_reg_i_108__0
       (.I0(truncated_length_his_i_q0[4]),
        .I1(ram_reg_i_90__0_0),
        .I2(prev_iptr),
        .I3(\t_V_5_reg_151_reg[8] [3]),
        .I4(DOBDO[2]),
        .I5(truncated_length_his_i_q0[5]),
        .O(ram_reg_i_108__0_n_7));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    ram_reg_i_109__0
       (.I0(prev_iptr),
        .I1(ram_reg_18[5]),
        .I2(DOADO[5]),
        .I3(DIADI[3]),
        .I4(ram_reg_i_91__0_0),
        .I5(DIADI[4]),
        .O(ram_reg_i_109__0_n_7));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_10__7
       (.I0(DOADO[0]),
        .I1(ram_reg_18[0]),
        .I2(prev_iptr),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    ram_reg_i_112__0
       (.I0(DOBDO[1]),
        .I1(\t_V_5_reg_151_reg[8] [2]),
        .I2(truncated_length_his_i_q0[1]),
        .I3(prev_iptr),
        .I4(\t_V_5_reg_151_reg[8] [3]),
        .I5(DOBDO[2]),
        .O(ram_reg_i_112__0_n_7));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    ram_reg_i_113__0
       (.I0(ram_reg_18[3]),
        .I1(DOADO[3]),
        .I2(DIADI[1]),
        .I3(DOADO[2]),
        .I4(ram_reg_18[2]),
        .I5(prev_iptr),
        .O(ram_reg_i_113__0_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__12
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[8]),
        .I1(ram_reg_13),
        .O(ram_reg_i_15__12_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__5
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[7]),
        .I1(ram_reg_13),
        .O(ram_reg_i_16__5_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__11
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[6]),
        .I1(ram_reg_13),
        .O(ram_reg_i_17__11_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__11
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[5]),
        .I1(ram_reg_13),
        .O(ram_reg_i_18__11_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19__11
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[4]),
        .I1(ram_reg_13),
        .O(ram_reg_i_19__11_n_7));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    ram_reg_i_2
       (.I0(truncate_tree_U0_output_length_histogram1_V_ce0),
        .I1(ram_reg_11),
        .I2(ram_reg_12),
        .I3(\ap_CS_fsm_reg[5] [0]),
        .I4(ram_reg_13),
        .O(\buf_ce0[1]_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20__11
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[3]),
        .I1(ram_reg_13),
        .O(ram_reg_i_20__11_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__10
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[2]),
        .I1(ram_reg_13),
        .O(ram_reg_i_21__10_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__10
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[1]),
        .I1(ram_reg_13),
        .O(ram_reg_i_22__10_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__9
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[0]),
        .I1(ram_reg_13),
        .O(ram_reg_i_23__9_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_24__3
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[8]),
        .I1(ram_reg_13),
        .O(DIBDI[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__4
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[8]),
        .I1(ram_reg_13),
        .O(ram_reg_i_24__4_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_25__3
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[7]),
        .I1(ram_reg_13),
        .O(DIBDI[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25__4
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[7]),
        .I1(ram_reg_13),
        .O(ram_reg_i_25__4_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_26__3
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[6]),
        .I1(ram_reg_13),
        .O(DIBDI[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__4
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[6]),
        .I1(ram_reg_13),
        .O(ram_reg_i_26__4_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_28__7
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[4]),
        .I1(ram_reg_13),
        .O(DIBDI[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__8
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[4]),
        .I1(ram_reg_13),
        .O(ram_reg_i_28__8_n_7));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__1
       (.I0(\buf_q1[1]_3 ),
        .I1(ram_reg_18[8]),
        .I2(prev_iptr),
        .O(DIADI[8]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_30__5
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[2]),
        .I1(ram_reg_13),
        .O(DIBDI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_30__6
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[2]),
        .I1(ram_reg_13),
        .O(ram_reg_i_30__6_n_7));
  LUT6 #(
    .INIT(64'h00000000002EFF2E)) 
    ram_reg_i_31__5
       (.I0(ram_reg_i_51__2_0[1]),
        .I1(ram_reg_14[1]),
        .I2(DIADI[1]),
        .I3(ram_reg_14[2]),
        .I4(truncated_length_his_i_q0[1]),
        .I5(ram_reg_13),
        .O(DIBDI[1]));
  LUT6 #(
    .INIT(64'h002EFF2E00000000)) 
    ram_reg_i_31__6
       (.I0(ram_reg_i_51__2_0[1]),
        .I1(ram_reg_14[1]),
        .I2(DIADI[1]),
        .I3(ram_reg_14[2]),
        .I4(truncated_length_his_i_q0[1]),
        .I5(ram_reg_13),
        .O(ram_reg_i_31__6_n_7));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_i_32__5
       (.I0(ram_reg_i_51__2_0[0]),
        .I1(ram_reg_14[1]),
        .I2(DIADI[0]),
        .I3(ram_reg_14[2]),
        .I4(truncated_length_his_i_q0[0]),
        .I5(ram_reg_13),
        .O(DIBDI[0]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_32__6
       (.I0(ram_reg_i_51__2_0[0]),
        .I1(ram_reg_14[1]),
        .I2(DIADI[0]),
        .I3(ram_reg_14[2]),
        .I4(truncated_length_his_i_q0[0]),
        .I5(ram_reg_13),
        .O(ram_reg_i_32__6_n_7));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3__5
       (.I0(DOADO[7]),
        .I1(ram_reg_18[7]),
        .I2(prev_iptr),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4__5
       (.I0(DOADO[6]),
        .I1(ram_reg_18[6]),
        .I2(prev_iptr),
        .O(DIADI[6]));
  MUXF7 ram_reg_i_51__2
       (.I0(ram_reg_i_87__0_n_7),
        .I1(ram_reg_i_88__0_n_7),
        .O(truncate_tree_U0_output_length_histogram1_V_d0[8]),
        .S(ram_reg_14[2]));
  MUXF7 ram_reg_i_52__2
       (.I0(ram_reg_i_89__0_n_7),
        .I1(ram_reg_i_90__0_n_7),
        .O(truncate_tree_U0_output_length_histogram1_V_d0[7]),
        .S(ram_reg_14[2]));
  MUXF7 ram_reg_i_53__2
       (.I0(ram_reg_i_91__0_n_7),
        .I1(ram_reg_17),
        .O(truncate_tree_U0_output_length_histogram1_V_d0[6]),
        .S(ram_reg_14[2]));
  MUXF7 ram_reg_i_55__2
       (.I0(ram_reg_i_95__0_n_7),
        .I1(ram_reg_16),
        .O(truncate_tree_U0_output_length_histogram1_V_d0[4]),
        .S(ram_reg_14[2]));
  MUXF7 ram_reg_i_57__2
       (.I0(ram_reg_i_99__0_n_7),
        .I1(ram_reg_15),
        .O(truncate_tree_U0_output_length_histogram1_V_d0[2]),
        .S(ram_reg_14[2]));
  (* SOFT_HLUTNM = "soft_lutpair856" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_58
       (.I0(DOBDO[0]),
        .I1(\t_V_5_reg_151_reg[8] [1]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[1]));
  (* SOFT_HLUTNM = "soft_lutpair855" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_59
       (.I0(\buf_q0[1]_2 ),
        .I1(\t_V_5_reg_151_reg[8] [0]),
        .I2(prev_iptr),
        .O(truncated_length_his_i_q0[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5__5
       (.I0(DOADO[5]),
        .I1(ram_reg_18[5]),
        .I2(prev_iptr),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6__5
       (.I0(DOADO[4]),
        .I1(ram_reg_18[4]),
        .I2(prev_iptr),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hA0AFA0AFC0C0CFCF)) 
    ram_reg_i_70__2
       (.I0(\buf_q1[1]_3 ),
        .I1(ram_reg_18[8]),
        .I2(ram_reg_14[2]),
        .I3(DOBDO[7]),
        .I4(\t_V_5_reg_151_reg[8] [8]),
        .I5(prev_iptr),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hA0AFA0AFC0C0CFCF)) 
    ram_reg_i_75__2
       (.I0(DOADO[7]),
        .I1(ram_reg_18[7]),
        .I2(ram_reg_14[2]),
        .I3(DOBDO[6]),
        .I4(\t_V_5_reg_151_reg[8] [7]),
        .I5(prev_iptr),
        .O(ram_reg_1[3]));
  LUT6 #(
    .INIT(64'hA0AFA0AFC0C0CFCF)) 
    ram_reg_i_76__2
       (.I0(DOADO[6]),
        .I1(ram_reg_18[6]),
        .I2(ram_reg_14[2]),
        .I3(DOBDO[5]),
        .I4(\t_V_5_reg_151_reg[8] [6]),
        .I5(prev_iptr),
        .O(ram_reg_1[2]));
  LUT6 #(
    .INIT(64'hA0AFA0AFC0C0CFCF)) 
    ram_reg_i_77__2
       (.I0(DOADO[5]),
        .I1(ram_reg_18[5]),
        .I2(ram_reg_14[2]),
        .I3(DOBDO[4]),
        .I4(\t_V_5_reg_151_reg[8] [5]),
        .I5(prev_iptr),
        .O(ram_reg_1[1]));
  LUT6 #(
    .INIT(64'hA0AFA0AFC0C0CFCF)) 
    ram_reg_i_78__2
       (.I0(DOADO[4]),
        .I1(ram_reg_18[4]),
        .I2(ram_reg_14[2]),
        .I3(DOBDO[3]),
        .I4(\t_V_5_reg_151_reg[8] [4]),
        .I5(prev_iptr),
        .O(ram_reg_1[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7__5
       (.I0(DOADO[3]),
        .I1(ram_reg_18[3]),
        .I2(prev_iptr),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hA0AFA0AFC0C0CFCF)) 
    ram_reg_i_83__0
       (.I0(DOADO[3]),
        .I1(ram_reg_18[3]),
        .I2(ram_reg_14[2]),
        .I3(DOBDO[2]),
        .I4(\t_V_5_reg_151_reg[8] [3]),
        .I5(prev_iptr),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hA0AFA0AFC0C0CFCF)) 
    ram_reg_i_84__0
       (.I0(DOADO[2]),
        .I1(ram_reg_18[2]),
        .I2(ram_reg_14[2]),
        .I3(DOBDO[1]),
        .I4(\t_V_5_reg_151_reg[8] [2]),
        .I5(prev_iptr),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hA0AFA0AFC0C0CFCF)) 
    ram_reg_i_85__0
       (.I0(DOADO[1]),
        .I1(ram_reg_18[1]),
        .I2(ram_reg_14[2]),
        .I3(DOBDO[0]),
        .I4(\t_V_5_reg_151_reg[8] [1]),
        .I5(prev_iptr),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h505F505F30303F3F)) 
    ram_reg_i_86__0
       (.I0(DOADO[0]),
        .I1(ram_reg_18[0]),
        .I2(ram_reg_14[2]),
        .I3(\buf_q0[1]_2 ),
        .I4(\t_V_5_reg_151_reg[8] [0]),
        .I5(prev_iptr),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    ram_reg_i_87__0
       (.I0(ram_reg_i_106__0_n_7),
        .I1(DIADI[7]),
        .I2(DIADI[8]),
        .I3(ram_reg_14[1]),
        .I4(ram_reg_i_51__2_0[6]),
        .O(ram_reg_i_87__0_n_7));
  LUT6 #(
    .INIT(64'hFAFCFA0305FC0503)) 
    ram_reg_i_88__0
       (.I0(DOBDO[6]),
        .I1(\t_V_5_reg_151_reg[8] [7]),
        .I2(ram_reg_i_107__0_n_7),
        .I3(prev_iptr),
        .I4(\t_V_5_reg_151_reg[8] [8]),
        .I5(DOBDO[7]),
        .O(ram_reg_i_88__0_n_7));
  LUT6 #(
    .INIT(64'h569AFFFF569A0000)) 
    ram_reg_i_89__0
       (.I0(ram_reg_i_106__0_n_7),
        .I1(prev_iptr),
        .I2(ram_reg_18[7]),
        .I3(DOADO[7]),
        .I4(ram_reg_14[1]),
        .I5(ram_reg_i_51__2_0[5]),
        .O(ram_reg_i_89__0_n_7));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8__5
       (.I0(DOADO[2]),
        .I1(ram_reg_18[2]),
        .I2(prev_iptr),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hFAFCFA0305FC0503)) 
    ram_reg_i_90__0
       (.I0(DOBDO[5]),
        .I1(\t_V_5_reg_151_reg[8] [6]),
        .I2(ram_reg_i_108__0_n_7),
        .I3(prev_iptr),
        .I4(\t_V_5_reg_151_reg[8] [7]),
        .I5(DOBDO[6]),
        .O(ram_reg_i_90__0_n_7));
  LUT6 #(
    .INIT(64'h569AFFFF569A0000)) 
    ram_reg_i_91__0
       (.I0(ram_reg_i_109__0_n_7),
        .I1(prev_iptr),
        .I2(ram_reg_18[6]),
        .I3(DOADO[6]),
        .I4(ram_reg_14[1]),
        .I5(ram_reg_i_51__2_0[4]),
        .O(ram_reg_i_91__0_n_7));
  LUT6 #(
    .INIT(64'hFAFCFA0305FC0503)) 
    ram_reg_i_94__0
       (.I0(DOBDO[3]),
        .I1(\t_V_5_reg_151_reg[8] [4]),
        .I2(ram_reg_i_112__0_n_7),
        .I3(prev_iptr),
        .I4(\t_V_5_reg_151_reg[8] [5]),
        .I5(DOBDO[4]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'h569AFFFF569A0000)) 
    ram_reg_i_95__0
       (.I0(ram_reg_i_113__0_n_7),
        .I1(prev_iptr),
        .I2(ram_reg_18[4]),
        .I3(DOADO[4]),
        .I4(ram_reg_14[1]),
        .I5(ram_reg_i_51__2_0[3]),
        .O(ram_reg_i_95__0_n_7));
  LUT6 #(
    .INIT(64'hFAFCFA0305FC0503)) 
    ram_reg_i_98__0
       (.I0(DOBDO[1]),
        .I1(\t_V_5_reg_151_reg[8] [2]),
        .I2(truncated_length_his_i_q0[1]),
        .I3(prev_iptr),
        .I4(\t_V_5_reg_151_reg[8] [3]),
        .I5(DOBDO[2]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'h569AFFFF569A0000)) 
    ram_reg_i_99__0
       (.I0(DIADI[1]),
        .I1(prev_iptr),
        .I2(ram_reg_18[2]),
        .I3(DOADO[2]),
        .I4(ram_reg_14[1]),
        .I5(ram_reg_i_51__2_0[2]),
        .O(ram_reg_i_99__0_n_7));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_9__7
       (.I0(DOADO[1]),
        .I1(ram_reg_18[1]),
        .I2(prev_iptr),
        .O(DIADI[1]));
  (* SOFT_HLUTNM = "soft_lutpair855" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[0]_i_2 
       (.I0(\buf_q0[1]_2 ),
        .I1(\t_V_5_reg_151_reg[8] [0]),
        .I2(prev_tptr),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hEEEE4444EEEF4444)) 
    \t_V_5_reg_151[1]_i_1 
       (.I0(\t_V_5_reg_151_reg[1] ),
        .I1(truncated_length_his_t_q0[1]),
        .I2(\t_V_5_reg_151[2]_i_3_n_7 ),
        .I3(truncated_length_his_t_q0[2]),
        .I4(\t_V_5_reg_151_reg[8]_0 [0]),
        .I5(\t_V_5_reg_151_reg[1]_0 ),
        .O(\p_066_0_i_i_reg_127_reg[8] [0]));
  LUT6 #(
    .INIT(64'hEEEE4444EEEF4444)) 
    \t_V_5_reg_151[2]_i_1 
       (.I0(\t_V_5_reg_151_reg[1] ),
        .I1(truncated_length_his_t_q0[2]),
        .I2(\t_V_5_reg_151[2]_i_3_n_7 ),
        .I3(truncated_length_his_t_q0[1]),
        .I4(\t_V_5_reg_151_reg[8]_0 [1]),
        .I5(\t_V_5_reg_151_reg[1]_0 ),
        .O(\p_066_0_i_i_reg_127_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair862" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[2]_i_2 
       (.I0(DOBDO[1]),
        .I1(\t_V_5_reg_151_reg[8] [2]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \t_V_5_reg_151[2]_i_3 
       (.I0(DOBDO[7]),
        .I1(\t_V_5_reg_151_reg[8] [8]),
        .I2(prev_tptr),
        .I3(DOBDO[6]),
        .I4(\t_V_5_reg_151_reg[8] [7]),
        .I5(ram_reg_3),
        .O(\t_V_5_reg_151[2]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair856" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[2]_i_4 
       (.I0(DOBDO[0]),
        .I1(\t_V_5_reg_151_reg[8] [1]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[1]));
  LUT6 #(
    .INIT(64'hEEEE4444EEEF4444)) 
    \t_V_5_reg_151[3]_i_1 
       (.I0(\t_V_5_reg_151_reg[1] ),
        .I1(truncated_length_his_t_q0[3]),
        .I2(ram_reg_2),
        .I3(truncated_length_his_t_q0[4]),
        .I4(\t_V_5_reg_151_reg[8]_0 [2]),
        .I5(\t_V_5_reg_151_reg[4] ),
        .O(\p_066_0_i_i_reg_127_reg[8] [2]));
  LUT6 #(
    .INIT(64'hEEEE4444EEEF4444)) 
    \t_V_5_reg_151[4]_i_1 
       (.I0(\t_V_5_reg_151_reg[1] ),
        .I1(truncated_length_his_t_q0[4]),
        .I2(ram_reg_2),
        .I3(truncated_length_his_t_q0[3]),
        .I4(\t_V_5_reg_151_reg[8]_0 [3]),
        .I5(\t_V_5_reg_151_reg[4] ),
        .O(\p_066_0_i_i_reg_127_reg[8] [3]));
  (* SOFT_HLUTNM = "soft_lutpair860" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[4]_i_2 
       (.I0(DOBDO[3]),
        .I1(\t_V_5_reg_151_reg[8] [4]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[4]));
  (* SOFT_HLUTNM = "soft_lutpair861" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[4]_i_3 
       (.I0(DOBDO[2]),
        .I1(\t_V_5_reg_151_reg[8] [3]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[3]));
  LUT6 #(
    .INIT(64'hEEEE4444EEEF4444)) 
    \t_V_5_reg_151[5]_i_1 
       (.I0(\t_V_5_reg_151_reg[1] ),
        .I1(truncated_length_his_t_q0[5]),
        .I2(ram_reg_2),
        .I3(truncated_length_his_t_q0[6]),
        .I4(\t_V_5_reg_151_reg[8]_0 [4]),
        .I5(\t_V_5_reg_151_reg[6] ),
        .O(\p_066_0_i_i_reg_127_reg[8] [4]));
  LUT6 #(
    .INIT(64'hEEEE4444EEEF4444)) 
    \t_V_5_reg_151[6]_i_1 
       (.I0(\t_V_5_reg_151_reg[1] ),
        .I1(truncated_length_his_t_q0[6]),
        .I2(ram_reg_2),
        .I3(truncated_length_his_t_q0[5]),
        .I4(\t_V_5_reg_151_reg[8]_0 [5]),
        .I5(\t_V_5_reg_151_reg[6] ),
        .O(\p_066_0_i_i_reg_127_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair858" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[6]_i_2 
       (.I0(DOBDO[5]),
        .I1(\t_V_5_reg_151_reg[8] [6]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[6]));
  (* SOFT_HLUTNM = "soft_lutpair859" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[6]_i_3 
       (.I0(DOBDO[4]),
        .I1(\t_V_5_reg_151_reg[8] [5]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[5]));
  LUT6 #(
    .INIT(64'hFFFFAABA0030AABA)) 
    \t_V_5_reg_151[7]_i_1 
       (.I0(truncated_length_his_t_q0[7]),
        .I1(\t_V_5_reg_151_reg[7] ),
        .I2(\t_V_5_reg_151[7]_i_3_n_7 ),
        .I3(\t_V_5_reg_151_reg[1]_0 ),
        .I4(\t_V_5_reg_151_reg[1] ),
        .I5(\t_V_5_reg_151_reg[8]_0 [6]),
        .O(\p_066_0_i_i_reg_127_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair854" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[7]_i_2 
       (.I0(DOBDO[6]),
        .I1(\t_V_5_reg_151_reg[8] [7]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[7]));
  LUT6 #(
    .INIT(64'h0050035300000000)) 
    \t_V_5_reg_151[7]_i_3 
       (.I0(DOBDO[7]),
        .I1(\t_V_5_reg_151_reg[8] [8]),
        .I2(prev_tptr),
        .I3(\buf_q0[1]_2 ),
        .I4(\t_V_5_reg_151_reg[8] [0]),
        .I5(\t_V_5_reg_151_reg[8]_0 [6]),
        .O(\t_V_5_reg_151[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFAABA0030AABA)) 
    \t_V_5_reg_151[8]_i_2 
       (.I0(truncated_length_his_t_q0[8]),
        .I1(\t_V_5_reg_151_reg[7] ),
        .I2(\t_V_5_reg_151[8]_i_5_n_7 ),
        .I3(\t_V_5_reg_151_reg[1]_0 ),
        .I4(\t_V_5_reg_151_reg[1] ),
        .I5(\t_V_5_reg_151_reg[8]_0 [7]),
        .O(\p_066_0_i_i_reg_127_reg[8] [7]));
  (* SOFT_HLUTNM = "soft_lutpair857" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \t_V_5_reg_151[8]_i_3 
       (.I0(DOBDO[7]),
        .I1(\t_V_5_reg_151_reg[8] [8]),
        .I2(prev_tptr),
        .O(truncated_length_his_t_q0[8]));
  LUT6 #(
    .INIT(64'h0050035300000000)) 
    \t_V_5_reg_151[8]_i_5 
       (.I0(DOBDO[6]),
        .I1(\t_V_5_reg_151_reg[8] [7]),
        .I2(prev_tptr),
        .I3(\buf_q0[1]_2 ),
        .I4(\t_V_5_reg_151_reg[8] [0]),
        .I5(\t_V_5_reg_151_reg[8]_0 [7]),
        .O(\t_V_5_reg_151[8]_i_5_n_7 ));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_Bew_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_ram_15
   (DOADO,
    DOBDO,
    ram_reg_0,
    ram_reg_1,
    truncate_tree_U0_output_length_histogram1_V_d1,
    \p_066_0_i_i_reg_127_reg[0] ,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    \iptr_reg[0] ,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    ram_reg_9,
    ADDRARDADDR,
    ram_reg_10,
    DIBDI,
    WEA,
    WEBWE,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    truncate_tree_U0_output_length_histogram1_V_ce0,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    \t_V_5_reg_151_reg[0] ,
    prev_iptr,
    ram_reg_i_49__2_0,
    ram_reg_i_54__2_0,
    S,
    ram_reg_18,
    ram_reg_19,
    \t_V_5_reg_151_reg[0]_0 ,
    truncated_length_his_t_q0,
    \t_V_5_reg_151_reg[0]_1 ,
    prev_tptr);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  output ram_reg_0;
  output ram_reg_1;
  output [8:0]truncate_tree_U0_output_length_histogram1_V_d1;
  output [0:0]\p_066_0_i_i_reg_127_reg[0] ;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output [1:0]\iptr_reg[0] ;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input ram_reg_9;
  input [5:0]ADDRARDADDR;
  input [5:0]ram_reg_10;
  input [6:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input ram_reg_11;
  input ram_reg_12;
  input [0:0]ram_reg_13;
  input truncate_tree_U0_output_length_histogram1_V_ce0;
  input ram_reg_14;
  input [1:0]ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input [7:0]\t_V_5_reg_151_reg[0] ;
  input prev_iptr;
  input [7:0]ram_reg_i_49__2_0;
  input [1:0]ram_reg_i_54__2_0;
  input [3:0]S;
  input [3:0]ram_reg_18;
  input [0:0]ram_reg_19;
  input \t_V_5_reg_151_reg[0]_0 ;
  input [0:0]truncated_length_his_t_q0;
  input [0:0]\t_V_5_reg_151_reg[0]_1 ;
  input prev_tptr;

  wire [5:0]ADDRARDADDR;
  wire [6:0]DIBDI;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [3:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire \buf_ce0[0]_5 ;
  wire [1:0]\iptr_reg[0] ;
  wire [0:0]\p_066_0_i_i_reg_127_reg[0] ;
  wire prev_iptr;
  wire prev_tptr;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [5:0]ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire [0:0]ram_reg_13;
  wire ram_reg_14;
  wire [1:0]ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire [3:0]ram_reg_18;
  wire [0:0]ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_110__0_n_7;
  wire ram_reg_i_111__0_n_7;
  wire ram_reg_i_15__13_n_7;
  wire ram_reg_i_16__6_n_7;
  wire ram_reg_i_17__12_n_7;
  wire ram_reg_i_18__12_n_7;
  wire ram_reg_i_19__12_n_7;
  wire ram_reg_i_20__12_n_7;
  wire ram_reg_i_21__11_n_7;
  wire ram_reg_i_22__11_n_7;
  wire ram_reg_i_23__10_n_7;
  wire ram_reg_i_27__3_n_7;
  wire ram_reg_i_29__7_n_7;
  wire [7:0]ram_reg_i_49__2_0;
  wire ram_reg_i_49__2_n_10;
  wire ram_reg_i_49__2_n_7;
  wire ram_reg_i_49__2_n_8;
  wire ram_reg_i_49__2_n_9;
  wire ram_reg_i_50__2_n_10;
  wire ram_reg_i_50__2_n_7;
  wire ram_reg_i_50__2_n_8;
  wire ram_reg_i_50__2_n_9;
  wire [1:0]ram_reg_i_54__2_0;
  wire ram_reg_i_93__0_n_7;
  wire ram_reg_i_97__0_n_7;
  wire \t_V_5_reg_151[0]_i_3_n_7 ;
  wire [7:0]\t_V_5_reg_151_reg[0] ;
  wire \t_V_5_reg_151_reg[0]_0 ;
  wire [0:0]\t_V_5_reg_151_reg[0]_1 ;
  wire [7:0]\truncate_tree_U0/p_1_in ;
  wire truncate_tree_U0_output_length_histogram1_V_ce0;
  wire [5:3]truncate_tree_U0_output_length_histogram1_V_d0;
  wire [8:0]truncate_tree_U0_output_length_histogram1_V_d1;
  wire [0:0]truncated_length_his_t_q0;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_48__2_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_48__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(\t_V_5_reg_151_reg[0] [3]),
        .I1(DOBDO[4]),
        .I2(prev_tptr),
        .I3(\t_V_5_reg_151_reg[0] [2]),
        .I4(DOBDO[3]),
        .I5(ram_reg_4),
        .O(ram_reg_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "gen_buffer[0].huffman_encoding_Bew_memcore_U/huffman_encoding_Bew_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,ram_reg_10,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_15__13_n_7,ram_reg_i_16__6_n_7,ram_reg_i_17__12_n_7,ram_reg_i_18__12_n_7,ram_reg_i_19__12_n_7,ram_reg_i_20__12_n_7,ram_reg_i_21__11_n_7,ram_reg_i_22__11_n_7,ram_reg_i_23__10_n_7}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI[6:4],ram_reg_i_27__3_n_7,DIBDI[3],ram_reg_i_29__7_n_7,DIBDI[2:0]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_9),
        .ENBWREN(\buf_ce0[0]_5 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    ram_reg_i_100__0
       (.I0(DOBDO[1]),
        .I1(\t_V_5_reg_151_reg[0] [0]),
        .I2(prev_iptr),
        .I3(DOBDO[2]),
        .I4(\t_V_5_reg_151_reg[0] [1]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    ram_reg_i_110__0
       (.I0(\t_V_5_reg_151_reg[0] [2]),
        .I1(DOBDO[3]),
        .I2(ram_reg_0),
        .I3(prev_iptr),
        .I4(DOBDO[4]),
        .I5(\t_V_5_reg_151_reg[0] [3]),
        .O(ram_reg_i_110__0_n_7));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    ram_reg_i_111__0
       (.I0(DOADO[4]),
        .I1(ram_reg_i_49__2_0[4]),
        .I2(ram_reg_1),
        .I3(ram_reg_i_49__2_0[3]),
        .I4(DOADO[3]),
        .I5(prev_iptr),
        .O(ram_reg_i_111__0_n_7));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    ram_reg_i_114__0
       (.I0(DOBDO[1]),
        .I1(\t_V_5_reg_151_reg[0] [0]),
        .I2(prev_iptr),
        .I3(DOBDO[2]),
        .I4(\t_V_5_reg_151_reg[0] [1]),
        .O(ram_reg_0));
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    ram_reg_i_115__0
       (.I0(DOADO[2]),
        .I1(ram_reg_i_49__2_0[2]),
        .I2(prev_iptr),
        .I3(DOADO[1]),
        .I4(ram_reg_i_49__2_0[1]),
        .O(ram_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_15__13
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[8]),
        .I1(ram_reg_14),
        .O(ram_reg_i_15__13_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_16__6
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[7]),
        .I1(ram_reg_14),
        .O(ram_reg_i_16__6_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17__12
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[6]),
        .I1(ram_reg_14),
        .O(ram_reg_i_17__12_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_18__12
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[5]),
        .I1(ram_reg_14),
        .O(ram_reg_i_18__12_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_19__12
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[4]),
        .I1(ram_reg_14),
        .O(ram_reg_i_19__12_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_20__12
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[3]),
        .I1(ram_reg_14),
        .O(ram_reg_i_20__12_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_21__11
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[2]),
        .I1(ram_reg_14),
        .O(ram_reg_i_21__11_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_22__11
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[1]),
        .I1(ram_reg_14),
        .O(ram_reg_i_22__11_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_23__10
       (.I0(truncate_tree_U0_output_length_histogram1_V_d1[0]),
        .I1(ram_reg_14),
        .O(ram_reg_i_23__10_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_27__3
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[5]),
        .I1(ram_reg_14),
        .O(ram_reg_i_27__3_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__4
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[5]),
        .I1(ram_reg_14),
        .O(\iptr_reg[0] [1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_29__7
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[3]),
        .I1(ram_reg_14),
        .O(ram_reg_i_29__7_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29__8
       (.I0(truncate_tree_U0_output_length_histogram1_V_d0[3]),
        .I1(ram_reg_14),
        .O(\iptr_reg[0] [0]));
  LUT5 #(
    .INIT(32'h4040FF00)) 
    ram_reg_i_2__0
       (.I0(ram_reg_11),
        .I1(ram_reg_12),
        .I2(ram_reg_13),
        .I3(truncate_tree_U0_output_length_histogram1_V_ce0),
        .I4(ram_reg_14),
        .O(\buf_ce0[0]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_48__2
       (.CI(ram_reg_i_49__2_n_7),
        .CO(NLW_ram_reg_i_48__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_48__2_O_UNCONNECTED[3:1],truncate_tree_U0_output_length_histogram1_V_d1[8]}),
        .S({1'b0,1'b0,1'b0,ram_reg_19}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_49__2
       (.CI(ram_reg_i_50__2_n_7),
        .CO({ram_reg_i_49__2_n_7,ram_reg_i_49__2_n_8,ram_reg_i_49__2_n_9,ram_reg_i_49__2_n_10}),
        .CYINIT(1'b0),
        .DI(\truncate_tree_U0/p_1_in [7:4]),
        .O(truncate_tree_U0_output_length_histogram1_V_d1[7:4]),
        .S(ram_reg_18));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_50__2
       (.CI(1'b0),
        .CO({ram_reg_i_50__2_n_7,ram_reg_i_50__2_n_8,ram_reg_i_50__2_n_9,ram_reg_i_50__2_n_10}),
        .CYINIT(1'b0),
        .DI(\truncate_tree_U0/p_1_in [3:0]),
        .O(truncate_tree_U0_output_length_histogram1_V_d1[3:0]),
        .S(S));
  MUXF7 ram_reg_i_54__2
       (.I0(ram_reg_i_93__0_n_7),
        .I1(ram_reg_17),
        .O(truncate_tree_U0_output_length_histogram1_V_d0[5]),
        .S(ram_reg_15[1]));
  MUXF7 ram_reg_i_56__2
       (.I0(ram_reg_i_97__0_n_7),
        .I1(ram_reg_16),
        .O(truncate_tree_U0_output_length_histogram1_V_d0[3]),
        .S(ram_reg_15[1]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_i_71__2
       (.I0(prev_iptr),
        .I1(DOADO[7]),
        .I2(ram_reg_i_49__2_0[7]),
        .I3(ram_reg_15[1]),
        .O(\truncate_tree_U0/p_1_in [7]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_i_72__2
       (.I0(prev_iptr),
        .I1(DOADO[6]),
        .I2(ram_reg_i_49__2_0[6]),
        .I3(ram_reg_15[1]),
        .O(\truncate_tree_U0/p_1_in [6]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_i_73__2
       (.I0(prev_iptr),
        .I1(DOADO[5]),
        .I2(ram_reg_i_49__2_0[5]),
        .I3(ram_reg_15[1]),
        .O(\truncate_tree_U0/p_1_in [5]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_i_74__2
       (.I0(prev_iptr),
        .I1(DOADO[4]),
        .I2(ram_reg_i_49__2_0[4]),
        .I3(ram_reg_15[1]),
        .O(\truncate_tree_U0/p_1_in [4]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_i_79__2
       (.I0(prev_iptr),
        .I1(DOADO[3]),
        .I2(ram_reg_i_49__2_0[3]),
        .I3(ram_reg_15[1]),
        .O(\truncate_tree_U0/p_1_in [3]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_i_80__2
       (.I0(prev_iptr),
        .I1(DOADO[2]),
        .I2(ram_reg_i_49__2_0[2]),
        .I3(ram_reg_15[1]),
        .O(\truncate_tree_U0/p_1_in [2]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_i_81__1
       (.I0(prev_iptr),
        .I1(DOADO[1]),
        .I2(ram_reg_i_49__2_0[1]),
        .I3(ram_reg_15[1]),
        .O(\truncate_tree_U0/p_1_in [1]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_i_82__0
       (.I0(prev_iptr),
        .I1(DOADO[0]),
        .I2(ram_reg_i_49__2_0[0]),
        .I3(ram_reg_15[1]),
        .O(\truncate_tree_U0/p_1_in [0]));
  LUT6 #(
    .INIT(64'hFAFCFA0305FC0503)) 
    ram_reg_i_92__0
       (.I0(\t_V_5_reg_151_reg[0] [4]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_110__0_n_7),
        .I3(prev_iptr),
        .I4(DOBDO[6]),
        .I5(\t_V_5_reg_151_reg[0] [5]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'h569AFFFF569A0000)) 
    ram_reg_i_93__0
       (.I0(ram_reg_i_111__0_n_7),
        .I1(prev_iptr),
        .I2(DOADO[5]),
        .I3(ram_reg_i_49__2_0[5]),
        .I4(ram_reg_15[0]),
        .I5(ram_reg_i_54__2_0[1]),
        .O(ram_reg_i_93__0_n_7));
  LUT6 #(
    .INIT(64'hFAFCFA0305FC0503)) 
    ram_reg_i_96__0
       (.I0(\t_V_5_reg_151_reg[0] [2]),
        .I1(DOBDO[3]),
        .I2(ram_reg_0),
        .I3(prev_iptr),
        .I4(DOBDO[4]),
        .I5(\t_V_5_reg_151_reg[0] [3]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'h569AFFFF569A0000)) 
    ram_reg_i_97__0
       (.I0(ram_reg_1),
        .I1(prev_iptr),
        .I2(DOADO[3]),
        .I3(ram_reg_i_49__2_0[3]),
        .I4(ram_reg_15[0]),
        .I5(ram_reg_i_54__2_0[0]),
        .O(ram_reg_i_97__0_n_7));
  LUT6 #(
    .INIT(64'hEEEE4444EEEF4444)) 
    \t_V_5_reg_151[0]_i_1 
       (.I0(\t_V_5_reg_151_reg[0]_0 ),
        .I1(truncated_length_his_t_q0),
        .I2(ram_reg_2),
        .I3(ram_reg_3),
        .I4(\t_V_5_reg_151_reg[0]_1 ),
        .I5(\t_V_5_reg_151[0]_i_3_n_7 ),
        .O(\p_066_0_i_i_reg_127_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \t_V_5_reg_151[0]_i_3 
       (.I0(DOBDO[7]),
        .I1(\t_V_5_reg_151_reg[0] [6]),
        .I2(prev_tptr),
        .I3(DOBDO[8]),
        .I4(\t_V_5_reg_151_reg[0] [7]),
        .O(\t_V_5_reg_151[0]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \t_V_5_reg_151[4]_i_4 
       (.I0(DOBDO[5]),
        .I1(\t_V_5_reg_151_reg[0] [4]),
        .I2(prev_tptr),
        .I3(DOBDO[6]),
        .I4(\t_V_5_reg_151_reg[0] [5]),
        .O(ram_reg_4));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \t_V_5_reg_151[6]_i_4 
       (.I0(DOBDO[3]),
        .I1(\t_V_5_reg_151_reg[0] [2]),
        .I2(prev_tptr),
        .I3(DOBDO[4]),
        .I4(\t_V_5_reg_151_reg[0] [3]),
        .O(ram_reg_5));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \t_V_5_reg_151[8]_i_4 
       (.I0(DOBDO[1]),
        .I1(\t_V_5_reg_151_reg[0] [0]),
        .I2(prev_tptr),
        .I3(DOBDO[2]),
        .I4(\t_V_5_reg_151_reg[0] [1]),
        .O(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_DeQ" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_DeQ
   (DOBDO,
    \iptr_reg[0]_0 ,
    ADDRBWRADDR,
    symbol_bits_V_t_empty_n,
    canonize_tree_U0_ap_continue,
    E,
    icmp_ln883_fu_353_p2,
    ap_idle,
    ap_clk,
    canonize_tree_U0_symbol_bits_V_we0,
    Q,
    ADDRARDADDR,
    ram_reg,
    DIADI,
    WEA,
    SS,
    \iptr_reg[0]_1 ,
    \tptr_reg[0]_0 ,
    int_ap_idle_reg,
    truncate_tree_U0_ap_start,
    Block_huffman_encodi_U0_ap_start,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    create_tree_U0_ap_start,
    int_ap_idle_reg_2,
    int_ap_idle_reg_3,
    int_ap_idle_reg_4,
    create_codeword_U0_ap_ready,
    push_buf,
    pop_buf,
    \count_reg[0]_0 ,
    CO,
    ap_done_reg);
  output [4:0]DOBDO;
  output [0:0]\iptr_reg[0]_0 ;
  output [0:0]ADDRBWRADDR;
  output symbol_bits_V_t_empty_n;
  output canonize_tree_U0_ap_continue;
  output [0:0]E;
  output icmp_ln883_fu_353_p2;
  output ap_idle;
  input ap_clk;
  input canonize_tree_U0_symbol_bits_V_we0;
  input [1:0]Q;
  input [7:0]ADDRARDADDR;
  input [7:0]ram_reg;
  input [4:0]DIADI;
  input [0:0]WEA;
  input [0:0]SS;
  input \iptr_reg[0]_1 ;
  input \tptr_reg[0]_0 ;
  input [0:0]int_ap_idle_reg;
  input truncate_tree_U0_ap_start;
  input Block_huffman_encodi_U0_ap_start;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input create_tree_U0_ap_start;
  input [0:0]int_ap_idle_reg_2;
  input int_ap_idle_reg_3;
  input int_ap_idle_reg_4;
  input create_codeword_U0_ap_ready;
  input push_buf;
  input pop_buf;
  input [0:0]\count_reg[0]_0 ;
  input [0:0]CO;
  input ap_done_reg;

  wire [7:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire Block_huffman_encodi_U0_ap_start;
  wire [0:0]CO;
  wire [4:0]DIADI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire canonize_tree_U0_ap_continue;
  wire canonize_tree_U0_symbol_bits_V_we0;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire [0:0]\count_reg[0]_0 ;
  wire create_codeword_U0_ap_ready;
  wire create_tree_U0_ap_start;
  wire empty_n_i_1__19_n_7;
  wire full_n_i_1__19_n_7;
  wire icmp_ln883_fu_353_p2;
  wire int_ap_idle_i_2_n_7;
  wire [0:0]int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire [0:0]int_ap_idle_reg_2;
  wire int_ap_idle_reg_3;
  wire int_ap_idle_reg_4;
  wire [0:0]\iptr_reg[0]_0 ;
  wire \iptr_reg[0]_1 ;
  wire pop_buf;
  wire push_buf;
  wire [7:0]ram_reg;
  wire symbol_bits_V_t_empty_n;
  wire \tptr_reg[0]_0 ;
  wire truncate_tree_U0_ap_start;

  LUT6 #(
    .INIT(64'hAA955555556AAAAA)) 
    \count[0]_i_1 
       (.I0(pop_buf),
        .I1(\count_reg[0]_0 ),
        .I2(CO),
        .I3(ap_done_reg),
        .I4(canonize_tree_U0_ap_continue),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair828" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(symbol_bits_V_t_empty_n),
        .I3(create_codeword_U0_ap_ready),
        .I4(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair828" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__19
       (.I0(count[0]),
        .I1(count[1]),
        .I2(create_codeword_U0_ap_ready),
        .I3(symbol_bits_V_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__19_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__19_n_7),
        .Q(symbol_bits_V_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__19
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(symbol_bits_V_t_empty_n),
        .I4(create_codeword_U0_ap_ready),
        .I5(canonize_tree_U0_ap_continue),
        .O(full_n_i_1__19_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__19_n_7),
        .Q(canonize_tree_U0_ap_continue),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_DeQ_memcore huffman_encoding_DeQ_memcore_U
       (.ADDRARDADDR({ADDRARDADDR,\iptr_reg[0]_0 }),
        .ADDRBWRADDR({ram_reg,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .canonize_tree_U0_symbol_bits_V_we0(canonize_tree_U0_symbol_bits_V_we0),
        .icmp_ln883_fu_353_p2(icmp_ln883_fu_353_p2));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_7),
        .I1(int_ap_idle_reg),
        .I2(truncate_tree_U0_ap_start),
        .I3(Block_huffman_encodi_U0_ap_start),
        .I4(int_ap_idle_reg_0),
        .I5(int_ap_idle_reg_1),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    int_ap_idle_i_2
       (.I0(symbol_bits_V_t_empty_n),
        .I1(create_tree_U0_ap_start),
        .I2(int_ap_idle_reg_2),
        .I3(int_ap_idle_reg_3),
        .I4(int_ap_idle_reg_4),
        .O(int_ap_idle_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_1 ),
        .Q(\iptr_reg[0]_0 ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_0 ),
        .Q(ADDRBWRADDR),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_DeQ_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_DeQ_memcore
   (DOBDO,
    E,
    icmp_ln883_fu_353_p2,
    ap_clk,
    canonize_tree_U0_symbol_bits_V_we0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [4:0]DOBDO;
  output [0:0]E;
  output icmp_ln883_fu_353_p2;
  input ap_clk;
  input canonize_tree_U0_symbol_bits_V_we0;
  input [1:0]Q;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [4:0]DIADI;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [4:0]DIADI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire canonize_tree_U0_symbol_bits_V_we0;
  wire icmp_ln883_fu_353_p2;

  design_1_huffman_encoding_0_1_huffman_encoding_DeQ_memcore_ram huffman_encoding_DeQ_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .canonize_tree_U0_symbol_bits_V_we0(canonize_tree_U0_symbol_bits_V_we0),
        .icmp_ln883_fu_353_p2(icmp_ln883_fu_353_p2));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_DeQ_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_DeQ_memcore_ram
   (DOBDO,
    E,
    icmp_ln883_fu_353_p2,
    ap_clk,
    canonize_tree_U0_symbol_bits_V_we0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [4:0]DOBDO;
  output [0:0]E;
  output icmp_ln883_fu_353_p2;
  input ap_clk;
  input canonize_tree_U0_symbol_bits_V_we0;
  input [1:0]Q;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [4:0]DIADI;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [4:0]DIADI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire canonize_tree_U0_symbol_bits_V_we0;
  wire icmp_ln883_fu_353_p2;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:5]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \first_codeword_V_add_1_reg_556[4]_i_1 
       (.I0(DOBDO[3]),
        .I1(DOBDO[4]),
        .I2(DOBDO[0]),
        .I3(DOBDO[1]),
        .I4(DOBDO[2]),
        .I5(Q[1]),
        .O(E));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln883_reg_552[0]_i_1 
       (.I0(DOBDO[2]),
        .I1(DOBDO[0]),
        .I2(DOBDO[1]),
        .I3(DOBDO[4]),
        .I4(DOBDO[3]),
        .O(icmp_ln883_fu_353_p2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d5" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d5" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "symbol_bits_V_U/huffman_encoding_DeQ_memcore_U/huffman_encoding_DeQ_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "4" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:5],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(canonize_tree_U0_symbol_bits_V_we0),
        .ENBWREN(Q[0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_mb6" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_mb6
   (DOBDO,
    ADDRARDADDR,
    ADDRBWRADDR,
    filtered_value_V_t_empty_n,
    filtered_value_V_i_full_n,
    ap_sync_reg_channel_write_filtered_value_V_reg,
    sort_U0_ap_start,
    ap_clk,
    E,
    sort_U0_in_value_V_ce0,
    D,
    sort_U0_in_value_V_address0,
    Q,
    filter_U0_in_data_V_read,
    SS,
    \iptr_reg[0]_0 ,
    \tptr_reg[0]_0 ,
    ap_done_reg_reg,
    ap_sync_reg_channel_write_filtered_frequency_V,
    filtered_frequency_V_i_full_n,
    ap_rst_n,
    filter_U0_ap_done,
    filtered_frequency_V_t_empty_n,
    extLd8_loc_channel_empty_n,
    \count_reg[1]_0 ,
    \count_reg[1]_1 ,
    push_buf,
    sort_U0_ap_ready);
  output [8:0]DOBDO;
  output [0:0]ADDRARDADDR;
  output [0:0]ADDRBWRADDR;
  output filtered_value_V_t_empty_n;
  output filtered_value_V_i_full_n;
  output ap_sync_reg_channel_write_filtered_value_V_reg;
  output sort_U0_ap_start;
  input ap_clk;
  input [0:0]E;
  input sort_U0_in_value_V_ce0;
  input [7:0]D;
  input [7:0]sort_U0_in_value_V_address0;
  input [8:0]Q;
  input filter_U0_in_data_V_read;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input \tptr_reg[0]_0 ;
  input ap_done_reg_reg;
  input ap_sync_reg_channel_write_filtered_frequency_V;
  input filtered_frequency_V_i_full_n;
  input ap_rst_n;
  input filter_U0_ap_done;
  input filtered_frequency_V_t_empty_n;
  input extLd8_loc_channel_empty_n;
  input [0:0]\count_reg[1]_0 ;
  input [0:0]\count_reg[1]_1 ;
  input push_buf;
  input sort_U0_ap_ready;

  wire [0:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_filtered_frequency_V;
  wire ap_sync_reg_channel_write_filtered_value_V_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire [0:0]\count_reg[1]_0 ;
  wire [0:0]\count_reg[1]_1 ;
  wire empty_n_i_1__13_n_7;
  wire extLd8_loc_channel_empty_n;
  wire filter_U0_ap_done;
  wire filter_U0_in_data_V_read;
  wire filtered_frequency_V_i_full_n;
  wire filtered_frequency_V_t_empty_n;
  wire filtered_value_V_i_full_n;
  wire filtered_value_V_t_empty_n;
  wire full_n_i_1__13_n_7;
  wire \iptr_reg[0]_0 ;
  wire push_buf;
  wire sort_U0_ap_ready;
  wire sort_U0_ap_start;
  wire [7:0]sort_U0_in_value_V_address0;
  wire sort_U0_in_value_V_ce0;
  wire \tptr_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h111F000000000000)) 
    ap_done_reg_i_1__0
       (.I0(ap_done_reg_reg),
        .I1(filtered_value_V_i_full_n),
        .I2(ap_sync_reg_channel_write_filtered_frequency_V),
        .I3(filtered_frequency_V_i_full_n),
        .I4(ap_rst_n),
        .I5(filter_U0_ap_done),
        .O(ap_sync_reg_channel_write_filtered_value_V_reg));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \count[0]_i_1 
       (.I0(\count_reg[1]_0 ),
        .I1(\count_reg[1]_1 ),
        .I2(filtered_value_V_t_empty_n),
        .I3(push_buf),
        .I4(count[0]),
        .O(\count[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(filtered_value_V_t_empty_n),
        .I3(\count_reg[1]_1 ),
        .I4(\count_reg[1]_0 ),
        .I5(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFF0000)) 
    empty_n_i_1__13
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\count_reg[1]_0 ),
        .I3(\count_reg[1]_1 ),
        .I4(filtered_value_V_t_empty_n),
        .I5(push_buf),
        .O(empty_n_i_1__13_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_7),
        .Q(filtered_value_V_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__13
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(filtered_value_V_t_empty_n),
        .I4(sort_U0_ap_ready),
        .I5(filtered_value_V_i_full_n),
        .O(full_n_i_1__13_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_7),
        .Q(filtered_value_V_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_42 huffman_encoding_mb6_memcore_U
       (.ADDRARDADDR({D,ADDRARDADDR}),
        .ADDRBWRADDR({sort_U0_in_value_V_address0,ADDRBWRADDR}),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .filter_U0_in_data_V_read(filter_U0_in_data_V_read),
        .sort_U0_in_value_V_ce0(sort_U0_in_value_V_ce0));
  LUT3 #(
    .INIT(8'h80)) 
    int_ap_idle_i_12
       (.I0(filtered_value_V_t_empty_n),
        .I1(filtered_frequency_V_t_empty_n),
        .I2(extLd8_loc_channel_empty_n),
        .O(sort_U0_ap_start));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(ADDRARDADDR),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_0 ),
        .Q(ADDRBWRADDR),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_mb6" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_mb6_6
   (if_din,
    ADDRARDADDR,
    sorted_0_t_empty_n,
    sorted_0_i_full_n,
    empty_n_reg_0,
    empty_n_reg_1,
    ap_clk,
    sort_U0_out_value_V_we0,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    ram_reg,
    ram_reg_0,
    DOADO,
    sort_U0_out_value_V_ce0,
    SS,
    \iptr_reg[0]_0 ,
    sorted_1_t_empty_n,
    start_for_create_tree_U0_full_n,
    start_for_Block_proc_U0_full_n,
    start_once_reg,
    filtered_frequency_V_t_empty_n,
    sorted_copy2_value_V_t_empty_n,
    Loop_copy_sorted_pro_U0_extLd_out_out1_write,
    push_buf);
  output [8:0]if_din;
  output [0:0]ADDRARDADDR;
  output sorted_0_t_empty_n;
  output sorted_0_i_full_n;
  output empty_n_reg_0;
  output empty_n_reg_1;
  input ap_clk;
  input sort_U0_out_value_V_we0;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input [8:0]DOADO;
  input sort_U0_out_value_V_ce0;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input sorted_1_t_empty_n;
  input start_for_create_tree_U0_full_n;
  input start_for_Block_proc_U0_full_n;
  input start_once_reg;
  input filtered_frequency_V_t_empty_n;
  input sorted_copy2_value_V_t_empty_n;
  input Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  input push_buf;

  wire [0:0]ADDRARDADDR;
  wire [8:0]DOADO;
  wire Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire [0:0]SS;
  wire ap_clk;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire empty_n_i_1__15_n_7;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire filtered_frequency_V_t_empty_n;
  wire full_n_i_1__15_n_7;
  wire [8:0]if_din;
  wire \iptr_reg[0]_0 ;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire sort_U0_out_value_V_ce0;
  wire sort_U0_out_value_V_we0;
  wire sorted_0_i_full_n;
  wire sorted_0_t_empty_n;
  wire sorted_1_t_empty_n;
  wire sorted_copy2_value_V_t_empty_n;
  wire start_for_Block_proc_U0_full_n;
  wire start_for_create_tree_U0_full_n;
  wire start_once_reg;
  wire \tptr[0]_i_1__6_n_7 ;

  LUT5 #(
    .INIT(32'h88888000)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(sorted_0_t_empty_n),
        .I1(sorted_1_t_empty_n),
        .I2(start_for_create_tree_U0_full_n),
        .I3(start_for_Block_proc_U0_full_n),
        .I4(start_once_reg),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \count[0]_i_1 
       (.I0(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I1(sorted_0_t_empty_n),
        .I2(push_buf),
        .I3(count[0]),
        .O(\count[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(sorted_0_t_empty_n),
        .I3(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I4(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__15
       (.I0(count[0]),
        .I1(count[1]),
        .I2(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I3(sorted_0_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__15_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_7),
        .Q(sorted_0_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__15
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(sorted_0_t_empty_n),
        .I4(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I5(sorted_0_i_full_n),
        .O(full_n_i_1__15_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_7),
        .Q(sorted_0_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_24 huffman_encoding_mb6_memcore_U
       (.ADDRARDADDR({ram_reg,ADDRARDADDR}),
        .ADDRBWRADDR({ram_reg_0,memcore_taddr}),
        .DOADO(DOADO),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .sort_U0_out_value_V_ce0(sort_U0_out_value_V_ce0),
        .sort_U0_out_value_V_we0(sort_U0_out_value_V_we0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_11
       (.I0(sorted_0_t_empty_n),
        .I1(filtered_frequency_V_t_empty_n),
        .I2(sorted_copy2_value_V_t_empty_n),
        .I3(sorted_1_t_empty_n),
        .O(empty_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(ADDRARDADDR),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__6 
       (.I0(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I1(sorted_0_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__6_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__6_n_7 ),
        .Q(memcore_taddr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_mb6" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_mb6_8
   (DOBDO,
    ADDRARDADDR,
    sorted_copy2_value_V_t_empty_n,
    Loop_copy_sorted_pro_U0_ap_continue,
    ap_clk,
    WEBWE,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    if_din,
    SS,
    \iptr_reg[0]_0 ,
    CO,
    push_buf,
    Loop_copy_sorted_pro_U0_extLd_out_out1_write,
    ap_done_reg,
    canonize_tree_U0_ap_ready);
  output [7:0]DOBDO;
  output [0:0]ADDRARDADDR;
  output sorted_copy2_value_V_t_empty_n;
  output Loop_copy_sorted_pro_U0_ap_continue;
  input ap_clk;
  input [0:0]WEBWE;
  input [1:0]ram_reg;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [8:0]if_din;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input [0:0]CO;
  input push_buf;
  input Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  input ap_done_reg;
  input canonize_tree_U0_ap_ready;

  wire [0:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [7:0]DOBDO;
  wire Loop_copy_sorted_pro_U0_ap_continue;
  wire Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_done_reg;
  wire canonize_tree_U0_ap_ready;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire empty_n_i_1__16_n_7;
  wire full_n_i_1__16_n_7;
  wire [8:0]if_din;
  wire \iptr_reg[0]_0 ;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire push_buf;
  wire [1:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire sorted_copy2_value_V_t_empty_n;
  wire \tptr[0]_i_1__8_n_7 ;

  LUT6 #(
    .INIT(64'h8887777777788888)) 
    \count[0]_i_1 
       (.I0(canonize_tree_U0_ap_ready),
        .I1(sorted_copy2_value_V_t_empty_n),
        .I2(ap_done_reg),
        .I3(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I4(Loop_copy_sorted_pro_U0_ap_continue),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(sorted_copy2_value_V_t_empty_n),
        .I3(ram_reg[0]),
        .I4(CO),
        .I5(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFF0000)) 
    empty_n_i_1__16
       (.I0(count[0]),
        .I1(count[1]),
        .I2(CO),
        .I3(ram_reg[0]),
        .I4(sorted_copy2_value_V_t_empty_n),
        .I5(push_buf),
        .O(empty_n_i_1__16_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__16_n_7),
        .Q(sorted_copy2_value_V_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0E0F0)) 
    full_n_i_1__16
       (.I0(count[0]),
        .I1(count[1]),
        .I2(Loop_copy_sorted_pro_U0_ap_continue),
        .I3(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I4(ap_done_reg),
        .I5(pop_buf),
        .O(full_n_i_1__16_n_7));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2__3
       (.I0(sorted_copy2_value_V_t_empty_n),
        .I1(ram_reg[0]),
        .I2(CO),
        .O(pop_buf));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_7),
        .Q(Loop_copy_sorted_pro_U0_ap_continue),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore huffman_encoding_mb6_memcore_U
       (.ADDRARDADDR({ram_reg_0,ADDRARDADDR}),
        .ADDRBWRADDR({ram_reg_1,memcore_taddr}),
        .DOBDO(DOBDO),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .ram_reg(ram_reg[1]));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(ADDRARDADDR),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tptr[0]_i_1__8 
       (.I0(CO),
        .I1(ram_reg[0]),
        .I2(sorted_copy2_value_V_t_empty_n),
        .I3(memcore_taddr),
        .O(\tptr[0]_i_1__8_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__8_n_7 ),
        .Q(memcore_taddr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_mb6_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore
   (DOBDO,
    ap_clk,
    WEBWE,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    if_din);
  output [7:0]DOBDO;
  input ap_clk;
  input [0:0]WEBWE;
  input [0:0]ram_reg;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [8:0]if_din;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [8:0]if_din;
  wire [0:0]ram_reg;

  design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram huffman_encoding_mb6_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(DOBDO),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_mb6_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_24
   (if_din,
    ap_clk,
    sort_U0_out_value_V_we0,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DOADO,
    sort_U0_out_value_V_ce0);
  output [8:0]if_din;
  input ap_clk;
  input sort_U0_out_value_V_we0;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [8:0]DOADO;
  input sort_U0_out_value_V_ce0;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [8:0]DOADO;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire ap_clk;
  wire [8:0]if_din;
  wire sort_U0_out_value_V_ce0;
  wire sort_U0_out_value_V_we0;

  design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram_25 huffman_encoding_mb6_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .sort_U0_out_value_V_ce0(sort_U0_out_value_V_ce0),
        .sort_U0_out_value_V_we0(sort_U0_out_value_V_we0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_mb6_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_42
   (DOBDO,
    ap_clk,
    E,
    sort_U0_in_value_V_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    filter_U0_in_data_V_read);
  output [8:0]DOBDO;
  input ap_clk;
  input [0:0]E;
  input sort_U0_in_value_V_ce0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [8:0]Q;
  input filter_U0_in_data_V_read;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [8:0]Q;
  wire ap_clk;
  wire filter_U0_in_data_V_read;
  wire sort_U0_in_value_V_ce0;

  design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram_43 huffman_encoding_mb6_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .filter_U0_in_data_V_read(filter_U0_in_data_V_read),
        .sort_U0_in_value_V_ce0(sort_U0_in_value_V_ce0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_mb6_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram
   (DOBDO,
    ap_clk,
    WEBWE,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    if_din);
  output [7:0]DOBDO;
  input ap_clk;
  input [0:0]WEBWE;
  input [0:0]ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [8:0]if_din;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [8:0]if_din;
  wire [0:0]ram_reg_0;
  wire ram_reg_n_30;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "sorted_copy2_value_V_U/huffman_encoding_mb6_memcore_U/huffman_encoding_mb6_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],ram_reg_n_30,DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEBWE),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_mb6_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram_25
   (if_din,
    ap_clk,
    sort_U0_out_value_V_we0,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DOADO,
    sort_U0_out_value_V_ce0);
  output [8:0]if_din;
  input ap_clk;
  input sort_U0_out_value_V_we0;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [8:0]DOADO;
  input sort_U0_out_value_V_ce0;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [8:0]DOADO;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire ap_clk;
  wire [8:0]if_din;
  wire sort_U0_out_value_V_ce0;
  wire sort_U0_out_value_V_we0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "sorted_0_U/huffman_encoding_mb6_memcore_U/huffman_encoding_mb6_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOADO}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],if_din}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sort_U0_out_value_V_we0),
        .ENBWREN(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({sort_U0_out_value_V_ce0,sort_U0_out_value_V_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_mb6_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram_43
   (DOBDO,
    ap_clk,
    E,
    sort_U0_in_value_V_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    filter_U0_in_data_V_read);
  output [8:0]DOBDO;
  input ap_clk;
  input [0:0]E;
  input sort_U0_in_value_V_ce0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [8:0]Q;
  input filter_U0_in_data_V_read;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [8:0]Q;
  wire ap_clk;
  wire filter_U0_in_data_V_read;
  wire sort_U0_in_value_V_ce0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "filtered_value_V_U/huffman_encoding_mb6_memcore_U/huffman_encoding_mb6_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(sort_U0_in_value_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({filter_U0_in_data_V_read,filter_U0_in_data_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg
   (filtered_frequency_V_t_q0,
    ADDRARDADDR,
    ADDRBWRADDR,
    filtered_frequency_V_t_empty_n,
    filtered_frequency_V_i_full_n,
    ap_clk,
    sort_U0_in_value_V_ce0,
    E,
    sort_U0_in_value_V_address0,
    D,
    Q,
    filter_U0_in_data_V_read,
    SS,
    \iptr_reg[0]_0 ,
    \tptr_reg[0]_0 ,
    \count_reg[1]_0 ,
    \count_reg[1]_1 ,
    push_buf,
    sort_U0_ap_ready);
  output [31:0]filtered_frequency_V_t_q0;
  output [0:0]ADDRARDADDR;
  output [0:0]ADDRBWRADDR;
  output filtered_frequency_V_t_empty_n;
  output filtered_frequency_V_i_full_n;
  input ap_clk;
  input sort_U0_in_value_V_ce0;
  input [0:0]E;
  input [7:0]sort_U0_in_value_V_address0;
  input [7:0]D;
  input [31:0]Q;
  input filter_U0_in_data_V_read;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input \tptr_reg[0]_0 ;
  input [0:0]\count_reg[1]_0 ;
  input [0:0]\count_reg[1]_1 ;
  input push_buf;
  input sort_U0_ap_ready;

  wire [0:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire [0:0]\count_reg[1]_0 ;
  wire [0:0]\count_reg[1]_1 ;
  wire empty_n_i_1__12_n_7;
  wire filter_U0_in_data_V_read;
  wire filtered_frequency_V_i_full_n;
  wire filtered_frequency_V_t_empty_n;
  wire [31:0]filtered_frequency_V_t_q0;
  wire full_n_i_1__12_n_7;
  wire \iptr_reg[0]_0 ;
  wire push_buf;
  wire sort_U0_ap_ready;
  wire [7:0]sort_U0_in_value_V_address0;
  wire sort_U0_in_value_V_ce0;
  wire \tptr_reg[0]_0 ;

  LUT5 #(
    .INIT(32'h807F7F80)) 
    \count[0]_i_1 
       (.I0(\count_reg[1]_0 ),
        .I1(\count_reg[1]_1 ),
        .I2(filtered_frequency_V_t_empty_n),
        .I3(push_buf),
        .I4(count[0]),
        .O(\count[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(filtered_frequency_V_t_empty_n),
        .I3(\count_reg[1]_1 ),
        .I4(\count_reg[1]_0 ),
        .I5(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFF0000)) 
    empty_n_i_1__12
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\count_reg[1]_0 ),
        .I3(\count_reg[1]_1 ),
        .I4(filtered_frequency_V_t_empty_n),
        .I5(push_buf),
        .O(empty_n_i_1__12_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_7),
        .Q(filtered_frequency_V_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__12
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(filtered_frequency_V_t_empty_n),
        .I4(sort_U0_ap_ready),
        .I5(filtered_frequency_V_i_full_n),
        .O(full_n_i_1__12_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_7),
        .Q(filtered_frequency_V_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_44 huffman_encoding_ncg_memcore_U
       (.ADDRARDADDR({sort_U0_in_value_V_address0,ADDRARDADDR}),
        .ADDRBWRADDR({D,ADDRBWRADDR}),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .filter_U0_in_data_V_read(filter_U0_in_data_V_read),
        .filtered_frequency_V_t_q0(filtered_frequency_V_t_q0),
        .sort_U0_in_value_V_ce0(sort_U0_in_value_V_ce0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(ADDRBWRADDR),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_0 ),
        .Q(ADDRARDADDR),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg_7
   (if_din,
    ADDRBWRADDR,
    sorted_1_t_empty_n,
    sorted_1_i_full_n,
    ap_rst_n_0,
    ap_clk,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    sort_U0_out_value_V_we0,
    ram_reg,
    ram_reg_0,
    sort_U0_out_frequency_V_d0,
    sort_U0_out_value_V_ce0,
    SS,
    \iptr_reg[0]_0 ,
    ap_rst_n,
    ap_done_reg_reg,
    ap_sync_reg_channel_write_sorted_0,
    sorted_0_i_full_n,
    sort_U0_ap_done,
    Loop_copy_sorted_pro_U0_extLd_out_out1_write,
    push_buf);
  output [31:0]if_din;
  output [0:0]ADDRBWRADDR;
  output sorted_1_t_empty_n;
  output sorted_1_i_full_n;
  output ap_rst_n_0;
  input ap_clk;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input sort_U0_out_value_V_we0;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input [31:0]sort_U0_out_frequency_V_d0;
  input sort_U0_out_value_V_ce0;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input ap_rst_n;
  input ap_done_reg_reg;
  input ap_sync_reg_channel_write_sorted_0;
  input sorted_0_i_full_n;
  input sort_U0_ap_done;
  input Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  input push_buf;

  wire [0:0]ADDRBWRADDR;
  wire Loop_copy_sorted_pro_U0_extLd_out_out1_write;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_reg_channel_write_sorted_0;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire empty_n_i_1__14_n_7;
  wire full_n_i_1__14_n_7;
  wire [31:0]if_din;
  wire \iptr_reg[0]_0 ;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire sort_U0_ap_done;
  wire [31:0]sort_U0_out_frequency_V_d0;
  wire sort_U0_out_value_V_ce0;
  wire sort_U0_out_value_V_we0;
  wire sorted_0_i_full_n;
  wire sorted_1_i_full_n;
  wire sorted_1_t_empty_n;
  wire \tptr[0]_i_1__5_n_7 ;

  LUT6 #(
    .INIT(64'h020202AA00000000)) 
    ap_done_reg_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_done_reg_reg),
        .I2(sorted_1_i_full_n),
        .I3(ap_sync_reg_channel_write_sorted_0),
        .I4(sorted_0_i_full_n),
        .I5(sort_U0_ap_done),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \count[0]_i_1 
       (.I0(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I1(sorted_1_t_empty_n),
        .I2(push_buf),
        .I3(count[0]),
        .O(\count[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(sorted_1_t_empty_n),
        .I3(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I4(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__14
       (.I0(count[0]),
        .I1(count[1]),
        .I2(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I3(sorted_1_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__14_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_7),
        .Q(sorted_1_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__14
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(sorted_1_t_empty_n),
        .I4(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I5(sorted_1_i_full_n),
        .O(full_n_i_1__14_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_7),
        .Q(sorted_1_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore huffman_encoding_ncg_memcore_U
       (.ADDRARDADDR({ram_reg,memcore_taddr}),
        .ADDRBWRADDR({ram_reg_0,ADDRBWRADDR}),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .sort_U0_out_frequency_V_d0(sort_U0_out_frequency_V_d0),
        .sort_U0_out_value_V_ce0(sort_U0_out_value_V_ce0),
        .sort_U0_out_value_V_we0(sort_U0_out_value_V_we0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(ADDRBWRADDR),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__5 
       (.I0(Loop_copy_sorted_pro_U0_extLd_out_out1_write),
        .I1(sorted_1_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__5_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__5_n_7 ),
        .Q(memcore_taddr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore
   (if_din,
    ap_clk,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    sort_U0_out_value_V_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    sort_U0_out_frequency_V_d0,
    sort_U0_out_value_V_ce0);
  output [31:0]if_din;
  input ap_clk;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input sort_U0_out_value_V_we0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]sort_U0_out_frequency_V_d0;
  input sort_U0_out_value_V_ce0;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire ap_clk;
  wire [31:0]if_din;
  wire [31:0]sort_U0_out_frequency_V_d0;
  wire sort_U0_out_value_V_ce0;
  wire sort_U0_out_value_V_we0;

  design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram huffman_encoding_ncg_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Loop_copy_sorted_pro_U0_sorted_0_ce0(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .sort_U0_out_frequency_V_d0(sort_U0_out_frequency_V_d0),
        .sort_U0_out_value_V_ce0(sort_U0_out_value_V_ce0),
        .sort_U0_out_value_V_we0(sort_U0_out_value_V_we0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_44
   (filtered_frequency_V_t_q0,
    ap_clk,
    sort_U0_in_value_V_ce0,
    E,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    filter_U0_in_data_V_read);
  output [31:0]filtered_frequency_V_t_q0;
  input ap_clk;
  input sort_U0_in_value_V_ce0;
  input [0:0]E;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]Q;
  input filter_U0_in_data_V_read;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire filter_U0_in_data_V_read;
  wire [31:0]filtered_frequency_V_t_q0;
  wire sort_U0_in_value_V_ce0;

  design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_45 huffman_encoding_ncg_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .filter_U0_in_data_V_read(filter_U0_in_data_V_read),
        .filtered_frequency_V_t_q0(filtered_frequency_V_t_q0),
        .sort_U0_in_value_V_ce0(sort_U0_in_value_V_ce0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram
   (if_din,
    ap_clk,
    Loop_copy_sorted_pro_U0_sorted_0_ce0,
    sort_U0_out_value_V_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    sort_U0_out_frequency_V_d0,
    sort_U0_out_value_V_ce0);
  output [31:0]if_din;
  input ap_clk;
  input Loop_copy_sorted_pro_U0_sorted_0_ce0;
  input sort_U0_out_value_V_we0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]sort_U0_out_frequency_V_d0;
  input sort_U0_out_value_V_ce0;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire Loop_copy_sorted_pro_U0_sorted_0_ce0;
  wire ap_clk;
  wire [31:0]if_din;
  wire [31:0]sort_U0_out_frequency_V_d0;
  wire sort_U0_out_value_V_ce0;
  wire sort_U0_out_value_V_we0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "sorted_1_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(sort_U0_out_frequency_V_d0[15:0]),
        .DIBDI(sort_U0_out_frequency_V_d0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(if_din[15:0]),
        .DOBDO(if_din[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Loop_copy_sorted_pro_U0_sorted_0_ce0),
        .ENBWREN(sort_U0_out_value_V_we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({sort_U0_out_value_V_ce0,sort_U0_out_value_V_ce0,sort_U0_out_value_V_ce0,sort_U0_out_value_V_ce0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_ncg_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_45
   (filtered_frequency_V_t_q0,
    ap_clk,
    sort_U0_in_value_V_ce0,
    E,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    filter_U0_in_data_V_read);
  output [31:0]filtered_frequency_V_t_q0;
  input ap_clk;
  input sort_U0_in_value_V_ce0;
  input [0:0]E;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]Q;
  input filter_U0_in_data_V_read;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire filter_U0_in_data_V_read;
  wire [31:0]filtered_frequency_V_t_q0;
  wire sort_U0_in_value_V_ce0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "filtered_frequency_V_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(Q[15:0]),
        .DIBDI(Q[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(filtered_frequency_V_t_q0[15:0]),
        .DOBDO(filtered_frequency_V_t_q0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sort_U0_in_value_V_ce0),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({filter_U0_in_data_V_read,filter_U0_in_data_V_read,filter_U0_in_data_V_read,filter_U0_in_data_V_read}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU
   (left_V_t_empty_n,
    left_V_i_full_n,
    iptr,
    ram_reg,
    ram_reg_0,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    DIADI,
    WEA,
    ADDRARDADDR,
    ram_reg_3,
    ram_reg_4,
    SS,
    \iptr_reg[0]_0 ,
    Q,
    \count_reg[1]_0 ,
    push_buf,
    ram_reg_5,
    create_tree_U0_ap_done,
    ap_sync_reg_channel_write_left_V);
  output left_V_t_empty_n;
  output left_V_i_full_n;
  output iptr;
  output [8:0]ram_reg;
  output [8:0]ram_reg_0;
  input ap_clk;
  input [7:0]ram_reg_1;
  input [6:0]ram_reg_2;
  input [8:0]DIADI;
  input [0:0]WEA;
  input [7:0]ADDRARDADDR;
  input [6:0]ram_reg_3;
  input [8:0]ram_reg_4;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input [0:0]Q;
  input [2:0]\count_reg[1]_0 ;
  input push_buf;
  input [0:0]ram_reg_5;
  input create_tree_U0_ap_done;
  input ap_sync_reg_channel_write_left_V;

  wire [7:0]ADDRARDADDR;
  wire [8:0]DIADI;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_sync_reg_channel_write_left_V;
  wire [8:0]\buf_q0[0]_1 ;
  wire [8:0]\buf_q1[0]_0 ;
  wire [1:0]count;
  wire \count[0]_i_1__0_n_7 ;
  wire \count[1]_i_1__0_n_7 ;
  wire [2:0]\count_reg[1]_0 ;
  wire create_tree_U0_ap_done;
  wire empty_n_i_1__0_n_7;
  wire full_n_i_1__0_n_7;
  wire iptr;
  wire \iptr_reg[0]_0 ;
  wire left_V_i_full_n;
  wire left_V_t_empty_n;
  wire prev_tptr;
  wire push_buf;
  wire [8:0]ram_reg;
  wire [8:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [6:0]ram_reg_2;
  wire [6:0]ram_reg_3;
  wire [8:0]ram_reg_4;
  wire [0:0]ram_reg_5;
  wire tptr;
  wire \tptr[0]_i_1__0_n_7 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1__0 
       (.I0(\count_reg[1]_0 [2]),
        .I1(left_V_t_empty_n),
        .I2(create_tree_U0_ap_done),
        .I3(ap_sync_reg_channel_write_left_V),
        .I4(left_V_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1__0 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(left_V_t_empty_n),
        .I3(\count_reg[1]_0 [2]),
        .I4(count[1]),
        .O(\count[1]_i_1__0_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1__0_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1__0_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__0
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\count_reg[1]_0 [2]),
        .I3(left_V_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_7),
        .Q(left_V_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__0
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(left_V_t_empty_n),
        .I4(\count_reg[1]_0 [2]),
        .I5(left_V_i_full_n),
        .O(full_n_i_1__0_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_7),
        .Q(left_V_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_38 \gen_buffer[0].huffman_encoding_rcU_memcore_U 
       (.DIADI(DIADI),
        .DOADO(\buf_q0[0]_1 ),
        .DOBDO(\buf_q1[0]_0 ),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ram_reg(ram_reg_1),
        .ram_reg_0(ram_reg_2),
        .ram_reg_1(\count_reg[1]_0 [1:0]),
        .ram_reg_2(left_V_t_empty_n),
        .ram_reg_3(iptr),
        .ram_reg_4(ram_reg_5),
        .tptr(tptr));
  design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_39 \gen_buffer[1].huffman_encoding_rcU_memcore_U 
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(\buf_q0[0]_1 ),
        .DOBDO(\buf_q1[0]_0 ),
        .Q(Q),
        .ap_clk(ap_clk),
        .prev_tptr(prev_tptr),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_3),
        .ram_reg_2(ram_reg_4),
        .ram_reg_3(iptr),
        .ram_reg_4(\count_reg[1]_0 [1:0]),
        .ram_reg_5(left_V_t_empty_n),
        .ram_reg_6(ram_reg_5),
        .tptr(tptr));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(iptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \prev_tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tptr),
        .Q(prev_tptr),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__0 
       (.I0(\count_reg[1]_0 [2]),
        .I1(left_V_t_empty_n),
        .I2(tptr),
        .O(\tptr[0]_i_1__0_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__0_n_7 ),
        .Q(tptr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU_4
   (ram_reg,
    DOADO,
    prev_tptr,
    parent_V_t_empty_n,
    parent_V_i_full_n,
    iptr,
    ADDRBWRADDR,
    ADDRARDADDR,
    D,
    ram_reg_0,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    SS,
    \iptr_reg[0]_0 ,
    create_tree_U0_parent_V_ce0,
    Q,
    push_buf,
    ram_reg_9,
    ram_reg_10,
    create_tree_U0_ap_done,
    ap_sync_reg_channel_write_parent_V);
  output [3:0]ram_reg;
  output [3:0]DOADO;
  output prev_tptr;
  output parent_V_t_empty_n;
  output parent_V_i_full_n;
  output iptr;
  output [1:0]ADDRBWRADDR;
  output [7:0]ADDRARDADDR;
  output [8:0]D;
  output [8:0]ram_reg_0;
  input ap_clk;
  input [7:0]ram_reg_1;
  input [6:0]ram_reg_2;
  input [8:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input [7:0]ram_reg_5;
  input [6:0]ram_reg_6;
  input [8:0]ram_reg_7;
  input [0:0]ram_reg_8;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input create_tree_U0_parent_V_ce0;
  input [4:0]Q;
  input push_buf;
  input [2:0]ram_reg_9;
  input [7:0]ram_reg_10;
  input create_tree_U0_ap_done;
  input ap_sync_reg_channel_write_parent_V;

  wire [7:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [8:0]D;
  wire [3:0]DOADO;
  wire [4:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_sync_reg_channel_write_parent_V;
  wire [8:0]\buf_q0[0]_1 ;
  wire [8:0]\buf_q1[0]_0 ;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire create_tree_U0_ap_done;
  wire create_tree_U0_parent_V_ce0;
  wire empty_n_i_1_n_7;
  wire full_n_i_1_n_7;
  wire iptr;
  wire \iptr_reg[0]_0 ;
  wire parent_V_i_full_n;
  wire parent_V_t_empty_n;
  wire prev_tptr;
  wire push_buf;
  wire [3:0]ram_reg;
  wire [8:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_10;
  wire [6:0]ram_reg_2;
  wire [8:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [6:0]ram_reg_6;
  wire [8:0]ram_reg_7;
  wire [0:0]ram_reg_8;
  wire [2:0]ram_reg_9;
  wire tptr;
  wire \tptr[0]_i_1_n_7 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(Q[4]),
        .I1(parent_V_t_empty_n),
        .I2(create_tree_U0_ap_done),
        .I3(ap_sync_reg_channel_write_parent_V),
        .I4(parent_V_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(parent_V_t_empty_n),
        .I3(Q[4]),
        .I4(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1
       (.I0(count[0]),
        .I1(count[1]),
        .I2(Q[4]),
        .I3(parent_V_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_7),
        .Q(parent_V_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(parent_V_t_empty_n),
        .I4(Q[4]),
        .I5(parent_V_i_full_n),
        .O(full_n_i_1_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_7),
        .Q(parent_V_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_32 \gen_buffer[0].huffman_encoding_rcU_memcore_U 
       (.DOADO({\buf_q0[0]_1 [8],ram_reg[3],\buf_q0[0]_1 [6],ram_reg[2:1],\buf_q0[0]_1 [3],ram_reg[0],\buf_q0[0]_1 [1:0]}),
        .DOBDO(\buf_q1[0]_0 ),
        .Q({Q[2],Q[0]}),
        .ap_clk(ap_clk),
        .create_tree_U0_parent_V_ce0(create_tree_U0_parent_V_ce0),
        .ram_reg(ram_reg_1),
        .ram_reg_0(ram_reg_2),
        .ram_reg_1(ram_reg_3),
        .ram_reg_2(ram_reg_4),
        .ram_reg_3(parent_V_t_empty_n),
        .ram_reg_4(iptr),
        .ram_reg_5(ram_reg_9[2]),
        .tptr(tptr));
  design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_33 \gen_buffer[1].huffman_encoding_rcU_memcore_U 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOADO(DOADO),
        .DOBDO(\buf_q1[0]_0 ),
        .Q(Q[3:0]),
        .ap_clk(ap_clk),
        .create_tree_U0_parent_V_ce0(create_tree_U0_parent_V_ce0),
        .\parent_next_V_1_reg_685_reg[8] ({\buf_q0[0]_1 [8],ram_reg[3],\buf_q0[0]_1 [6],ram_reg[2:1],\buf_q0[0]_1 [3],ram_reg[0],\buf_q0[0]_1 [1:0]}),
        .ram_reg(ram_reg_0),
        .ram_reg_0(ram_reg_5),
        .ram_reg_1(ram_reg_6),
        .ram_reg_2(ram_reg_7),
        .ram_reg_3(ram_reg_8),
        .ram_reg_4(parent_V_t_empty_n),
        .ram_reg_5(iptr),
        .ram_reg_6(prev_tptr),
        .ram_reg_7(ram_reg_9),
        .ram_reg_8(ram_reg_10),
        .tptr(tptr));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(iptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \prev_tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tptr),
        .Q(prev_tptr),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1 
       (.I0(Q[4]),
        .I1(parent_V_t_empty_n),
        .I2(tptr),
        .O(\tptr[0]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1_n_7 ),
        .Q(tptr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU_5
   (right_V_t_empty_n,
    right_V_i_full_n,
    iptr,
    empty_n_reg_0,
    ram_reg,
    ram_reg_0,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ADDRARDADDR,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    SS,
    \iptr_reg[0]_0 ,
    ram_reg_8,
    Q,
    ram_reg_9,
    push_buf,
    parent_V_t_empty_n,
    left_V_t_empty_n,
    create_codeword_U0_ap_start,
    int_ap_idle_i_2,
    ram_reg_10,
    create_tree_U0_ap_done,
    \count_reg[0]_0 );
  output right_V_t_empty_n;
  output right_V_i_full_n;
  output iptr;
  output empty_n_reg_0;
  output [8:0]ram_reg;
  output [8:0]ram_reg_0;
  input ap_clk;
  input [7:0]ram_reg_1;
  input [6:0]ram_reg_2;
  input [8:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input [7:0]ADDRARDADDR;
  input [6:0]ram_reg_5;
  input [8:0]ram_reg_6;
  input [0:0]ram_reg_7;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input ram_reg_8;
  input [3:0]Q;
  input ram_reg_9;
  input push_buf;
  input parent_V_t_empty_n;
  input left_V_t_empty_n;
  input create_codeword_U0_ap_start;
  input [0:0]int_ap_idle_i_2;
  input [0:0]ram_reg_10;
  input create_tree_U0_ap_done;
  input \count_reg[0]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [3:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire [8:0]\buf_q0[0]_1 ;
  wire [8:0]\buf_q1[0]_0 ;
  wire [1:0]count;
  wire \count[0]_i_1__1_n_7 ;
  wire \count[1]_i_1__1_n_7 ;
  wire \count_reg[0]_0 ;
  wire create_codeword_U0_ap_start;
  wire create_tree_U0_ap_done;
  wire empty_n_i_1__1_n_7;
  wire empty_n_reg_0;
  wire full_n_i_1__1_n_7;
  wire [0:0]int_ap_idle_i_2;
  wire iptr;
  wire \iptr_reg[0]_0 ;
  wire left_V_t_empty_n;
  wire parent_V_t_empty_n;
  wire prev_tptr;
  wire push_buf;
  wire [8:0]ram_reg;
  wire [8:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_10;
  wire [6:0]ram_reg_2;
  wire [8:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire [6:0]ram_reg_5;
  wire [8:0]ram_reg_6;
  wire [0:0]ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire right_V_i_full_n;
  wire right_V_t_empty_n;
  wire tptr;
  wire \tptr[0]_i_1__1_n_7 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1__1 
       (.I0(Q[3]),
        .I1(right_V_t_empty_n),
        .I2(create_tree_U0_ap_done),
        .I3(\count_reg[0]_0 ),
        .I4(right_V_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1__1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1__1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(right_V_t_empty_n),
        .I3(Q[3]),
        .I4(count[1]),
        .O(\count[1]_i_1__1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1__1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1__1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__1
       (.I0(count[0]),
        .I1(count[1]),
        .I2(Q[3]),
        .I3(right_V_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_7),
        .Q(right_V_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__1
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(right_V_t_empty_n),
        .I4(Q[3]),
        .I5(right_V_i_full_n),
        .O(full_n_i_1__1_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_7),
        .Q(right_V_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore \gen_buffer[0].huffman_encoding_rcU_memcore_U 
       (.DOADO(\buf_q0[0]_1 ),
        .DOBDO(\buf_q1[0]_0 ),
        .Q(Q[2:1]),
        .ap_clk(ap_clk),
        .ram_reg(ram_reg_1),
        .ram_reg_0(ram_reg_2),
        .ram_reg_1(ram_reg_3),
        .ram_reg_2(ram_reg_4),
        .ram_reg_3(iptr),
        .ram_reg_4(right_V_t_empty_n),
        .ram_reg_5(ram_reg_9),
        .ram_reg_6(ram_reg_10),
        .tptr(tptr));
  design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_30 \gen_buffer[1].huffman_encoding_rcU_memcore_U 
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(\buf_q0[0]_1 ),
        .DOBDO(\buf_q1[0]_0 ),
        .Q(Q[2:1]),
        .ap_clk(ap_clk),
        .prev_tptr(prev_tptr),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_5),
        .ram_reg_2(ram_reg_6),
        .ram_reg_3(ram_reg_7),
        .ram_reg_4(ram_reg_8),
        .ram_reg_5(right_V_t_empty_n),
        .ram_reg_6(iptr),
        .ram_reg_7(ram_reg_10),
        .tptr(tptr));
  LUT6 #(
    .INIT(64'hFFFF80FFFFFFFFFF)) 
    int_ap_idle_i_5
       (.I0(right_V_t_empty_n),
        .I1(parent_V_t_empty_n),
        .I2(left_V_t_empty_n),
        .I3(Q[0]),
        .I4(create_codeword_U0_ap_start),
        .I5(int_ap_idle_i_2),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(iptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \prev_tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tptr),
        .Q(prev_tptr),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__1 
       (.I0(Q[3]),
        .I1(right_V_t_empty_n),
        .I2(tptr),
        .O(\tptr[0]_i_1__1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__1_n_7 ),
        .Q(tptr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore
   (DOADO,
    DOBDO,
    ap_clk,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    tptr,
    ram_reg_4,
    Q,
    ram_reg_5,
    ram_reg_6);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  input ap_clk;
  input [7:0]ram_reg;
  input [6:0]ram_reg_0;
  input [8:0]ram_reg_1;
  input [0:0]ram_reg_2;
  input ram_reg_3;
  input tptr;
  input ram_reg_4;
  input [1:0]Q;
  input ram_reg_5;
  input [0:0]ram_reg_6;

  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire [7:0]ram_reg;
  wire [6:0]ram_reg_0;
  wire [8:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [0:0]ram_reg_6;
  wire tptr;

  design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_31 huffman_encoding_rcU_memcore_ram_U
       (.DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .tptr(tptr));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_30
   (ram_reg,
    ram_reg_0,
    ap_clk,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    tptr,
    Q,
    ram_reg_6,
    ram_reg_7,
    DOADO,
    prev_tptr,
    DOBDO);
  output [8:0]ram_reg;
  output [8:0]ram_reg_0;
  input ap_clk;
  input [7:0]ADDRARDADDR;
  input [6:0]ram_reg_1;
  input [8:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input tptr;
  input [1:0]Q;
  input ram_reg_6;
  input [0:0]ram_reg_7;
  input [8:0]DOADO;
  input prev_tptr;
  input [8:0]DOBDO;

  wire [7:0]ADDRARDADDR;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire prev_tptr;
  wire [8:0]ram_reg;
  wire [8:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [8:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [0:0]ram_reg_7;
  wire tptr;

  design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram huffman_encoding_rcU_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .prev_tptr(prev_tptr),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .tptr(tptr));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_32
   (DOADO,
    DOBDO,
    ap_clk,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    tptr,
    ram_reg_3,
    Q,
    create_tree_U0_parent_V_ce0,
    ram_reg_4,
    ram_reg_5);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  input ap_clk;
  input [7:0]ram_reg;
  input [6:0]ram_reg_0;
  input [8:0]ram_reg_1;
  input [0:0]ram_reg_2;
  input tptr;
  input ram_reg_3;
  input [1:0]Q;
  input create_tree_U0_parent_V_ce0;
  input ram_reg_4;
  input [0:0]ram_reg_5;

  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire create_tree_U0_parent_V_ce0;
  wire [7:0]ram_reg;
  wire [6:0]ram_reg_0;
  wire [8:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [0:0]ram_reg_5;
  wire tptr;

  design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_35 huffman_encoding_rcU_memcore_ram_U
       (.DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .create_tree_U0_parent_V_ce0(create_tree_U0_parent_V_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .tptr(tptr));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_33
   (DOADO,
    ADDRBWRADDR,
    ADDRARDADDR,
    D,
    ram_reg,
    ap_clk,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    create_tree_U0_parent_V_ce0,
    ram_reg_4,
    tptr,
    Q,
    ram_reg_5,
    \parent_next_V_1_reg_685_reg[8] ,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    DOBDO);
  output [3:0]DOADO;
  output [1:0]ADDRBWRADDR;
  output [7:0]ADDRARDADDR;
  output [8:0]D;
  output [8:0]ram_reg;
  input ap_clk;
  input [7:0]ram_reg_0;
  input [6:0]ram_reg_1;
  input [8:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input create_tree_U0_parent_V_ce0;
  input ram_reg_4;
  input tptr;
  input [3:0]Q;
  input ram_reg_5;
  input [8:0]\parent_next_V_1_reg_685_reg[8] ;
  input ram_reg_6;
  input [2:0]ram_reg_7;
  input [7:0]ram_reg_8;
  input [8:0]DOBDO;

  wire [7:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [8:0]D;
  wire [3:0]DOADO;
  wire [8:0]DOBDO;
  wire [3:0]Q;
  wire ap_clk;
  wire create_tree_U0_parent_V_ce0;
  wire [8:0]\parent_next_V_1_reg_685_reg[8] ;
  wire [8:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [8:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [2:0]ram_reg_7;
  wire [7:0]ram_reg_8;
  wire tptr;

  design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_34 huffman_encoding_rcU_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .create_tree_U0_parent_V_ce0(create_tree_U0_parent_V_ce0),
        .\parent_next_V_1_reg_685_reg[8] (\parent_next_V_1_reg_685_reg[8] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .tptr(tptr));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_38
   (DOADO,
    DOBDO,
    ap_clk,
    ram_reg,
    ram_reg_0,
    DIADI,
    WEA,
    ram_reg_1,
    ram_reg_2,
    tptr,
    ram_reg_3,
    ram_reg_4,
    Q);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  input ap_clk;
  input [7:0]ram_reg;
  input [6:0]ram_reg_0;
  input [8:0]DIADI;
  input [0:0]WEA;
  input [1:0]ram_reg_1;
  input ram_reg_2;
  input tptr;
  input ram_reg_3;
  input [0:0]ram_reg_4;
  input [0:0]Q;

  wire [8:0]DIADI;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]ram_reg;
  wire [6:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [0:0]ram_reg_4;
  wire tptr;

  design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_41 huffman_encoding_rcU_memcore_ram_U
       (.DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .tptr(tptr));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_39
   (ram_reg,
    ram_reg_0,
    ap_clk,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    Q,
    ram_reg_4,
    tptr,
    ram_reg_5,
    ram_reg_6,
    DOADO,
    prev_tptr,
    DOBDO);
  output [8:0]ram_reg;
  output [8:0]ram_reg_0;
  input ap_clk;
  input [7:0]ADDRARDADDR;
  input [6:0]ram_reg_1;
  input [8:0]ram_reg_2;
  input ram_reg_3;
  input [0:0]Q;
  input [1:0]ram_reg_4;
  input tptr;
  input ram_reg_5;
  input [0:0]ram_reg_6;
  input [8:0]DOADO;
  input prev_tptr;
  input [8:0]DOBDO;

  wire [7:0]ADDRARDADDR;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire prev_tptr;
  wire [8:0]ram_reg;
  wire [8:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [8:0]ram_reg_2;
  wire ram_reg_3;
  wire [1:0]ram_reg_4;
  wire ram_reg_5;
  wire [0:0]ram_reg_6;
  wire tptr;

  design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_40 huffman_encoding_rcU_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .prev_tptr(prev_tptr),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .tptr(tptr));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    ADDRARDADDR,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    tptr,
    Q,
    ram_reg_7,
    ram_reg_8,
    DOADO,
    prev_tptr,
    DOBDO);
  output [8:0]ram_reg_0;
  output [8:0]ram_reg_1;
  input ap_clk;
  input [7:0]ADDRARDADDR;
  input [6:0]ram_reg_2;
  input [8:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input tptr;
  input [1:0]Q;
  input ram_reg_7;
  input [0:0]ram_reg_8;
  input [8:0]DOADO;
  input prev_tptr;
  input [8:0]DOBDO;

  wire [7:0]ADDRARDADDR;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire \buf_ce0[1]_4 ;
  wire [8:0]\buf_q0[1]_3 ;
  wire [8:0]\buf_q1[1]_2 ;
  wire prev_tptr;
  wire [8:0]ram_reg_0;
  wire [8:0]ram_reg_1;
  wire [6:0]ram_reg_2;
  wire [8:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [0:0]ram_reg_8;
  wire ram_reg_i_16__8_n_7;
  wire ram_reg_i_2__18_n_7;
  wire tptr;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2295" *) 
  (* RTL_RAM_NAME = "gen_buffer[1].huffman_encoding_rcU_memcore_U/huffman_encoding_rcU_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_2[6:2],ram_reg_i_16__8_n_7,ram_reg_2[1:0],1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],\buf_q0[1]_3 }),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],\buf_q1[1]_2 }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[1]_4 ),
        .ENBWREN(ram_reg_i_2__18_n_7),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_4,ram_reg_4}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_16__8
       (.I0(ram_reg_7),
        .I1(ram_reg_8),
        .O(ram_reg_i_16__8_n_7));
  LUT6 #(
    .INIT(64'h55555555D5D5D555)) 
    ram_reg_i_1__1
       (.I0(ram_reg_5),
        .I1(ram_reg_6),
        .I2(tptr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ram_reg_7),
        .O(\buf_ce0[1]_4 ));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_i_2__18
       (.I0(Q[0]),
        .I1(tptr),
        .I2(ram_reg_6),
        .I3(ram_reg_7),
        .O(ram_reg_i_2__18_n_7));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_608[0]_i_1 
       (.I0(\buf_q0[1]_3 [0]),
        .I1(DOADO[0]),
        .I2(prev_tptr),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_608[1]_i_1 
       (.I0(\buf_q0[1]_3 [1]),
        .I1(DOADO[1]),
        .I2(prev_tptr),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_608[2]_i_1 
       (.I0(\buf_q0[1]_3 [2]),
        .I1(DOADO[2]),
        .I2(prev_tptr),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_608[3]_i_1 
       (.I0(\buf_q0[1]_3 [3]),
        .I1(DOADO[3]),
        .I2(prev_tptr),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_608[4]_i_1 
       (.I0(\buf_q0[1]_3 [4]),
        .I1(DOADO[4]),
        .I2(prev_tptr),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_608[5]_i_1 
       (.I0(\buf_q0[1]_3 [5]),
        .I1(DOADO[5]),
        .I2(prev_tptr),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_608[6]_i_1 
       (.I0(\buf_q0[1]_3 [6]),
        .I1(DOADO[6]),
        .I2(prev_tptr),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_608[7]_i_1 
       (.I0(\buf_q0[1]_3 [7]),
        .I1(DOADO[7]),
        .I2(prev_tptr),
        .O(ram_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_curr_V_reg_608[8]_i_1 
       (.I0(\buf_q0[1]_3 [8]),
        .I1(DOADO[8]),
        .I2(prev_tptr),
        .O(ram_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_613[0]_i_1 
       (.I0(\buf_q1[1]_2 [0]),
        .I1(DOBDO[0]),
        .I2(prev_tptr),
        .O(ram_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_613[1]_i_1 
       (.I0(\buf_q1[1]_2 [1]),
        .I1(DOBDO[1]),
        .I2(prev_tptr),
        .O(ram_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_613[2]_i_1 
       (.I0(\buf_q1[1]_2 [2]),
        .I1(DOBDO[2]),
        .I2(prev_tptr),
        .O(ram_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_613[3]_i_1 
       (.I0(\buf_q1[1]_2 [3]),
        .I1(DOBDO[3]),
        .I2(prev_tptr),
        .O(ram_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_613[4]_i_1 
       (.I0(\buf_q1[1]_2 [4]),
        .I1(DOBDO[4]),
        .I2(prev_tptr),
        .O(ram_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_613[5]_i_1 
       (.I0(\buf_q1[1]_2 [5]),
        .I1(DOBDO[5]),
        .I2(prev_tptr),
        .O(ram_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_613[6]_i_1 
       (.I0(\buf_q1[1]_2 [6]),
        .I1(DOBDO[6]),
        .I2(prev_tptr),
        .O(ram_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_613[7]_i_1 
       (.I0(\buf_q1[1]_2 [7]),
        .I1(DOBDO[7]),
        .I2(prev_tptr),
        .O(ram_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \right_next_V_reg_613[8]_i_1 
       (.I0(\buf_q1[1]_2 [8]),
        .I1(DOBDO[8]),
        .I2(prev_tptr),
        .O(ram_reg_1[8]));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_31
   (DOADO,
    DOBDO,
    ap_clk,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    tptr,
    ram_reg_5,
    Q,
    ram_reg_6,
    ram_reg_7);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  input ap_clk;
  input [7:0]ram_reg_0;
  input [6:0]ram_reg_1;
  input [8:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input ram_reg_4;
  input tptr;
  input ram_reg_5;
  input [1:0]Q;
  input ram_reg_6;
  input [0:0]ram_reg_7;

  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire \buf_ce0[0]_5 ;
  wire [7:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [8:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [0:0]ram_reg_7;
  wire ram_reg_i_16__7_n_7;
  wire ram_reg_i_2__19_n_7;
  wire tptr;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2295" *) 
  (* RTL_RAM_NAME = "gen_buffer[0].huffman_encoding_rcU_memcore_U/huffman_encoding_rcU_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ram_reg_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_1[6:2],ram_reg_i_16__7_n_7,ram_reg_1[1:0],1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[0]_5 ),
        .ENBWREN(ram_reg_i_2__19_n_7),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_3,ram_reg_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_16__7
       (.I0(ram_reg_4),
        .I1(ram_reg_7),
        .O(ram_reg_i_16__7_n_7));
  LUT6 #(
    .INIT(64'h20202000FFFFFFFF)) 
    ram_reg_i_1__2
       (.I0(ram_reg_4),
        .I1(tptr),
        .I2(ram_reg_5),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ram_reg_6),
        .O(\buf_ce0[0]_5 ));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_2__19
       (.I0(Q[0]),
        .I1(ram_reg_5),
        .I2(tptr),
        .I3(ram_reg_4),
        .O(ram_reg_i_2__19_n_7));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_34
   (DOADO,
    ADDRBWRADDR,
    ADDRARDADDR,
    D,
    ram_reg_0,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    create_tree_U0_parent_V_ce0,
    ram_reg_5,
    tptr,
    Q,
    ram_reg_6,
    \parent_next_V_1_reg_685_reg[8] ,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    DOBDO);
  output [3:0]DOADO;
  output [1:0]ADDRBWRADDR;
  output [7:0]ADDRARDADDR;
  output [8:0]D;
  output [8:0]ram_reg_0;
  input ap_clk;
  input [7:0]ram_reg_1;
  input [6:0]ram_reg_2;
  input [8:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input create_tree_U0_parent_V_ce0;
  input ram_reg_5;
  input tptr;
  input [3:0]Q;
  input ram_reg_6;
  input [8:0]\parent_next_V_1_reg_685_reg[8] ;
  input ram_reg_7;
  input [2:0]ram_reg_8;
  input [7:0]ram_reg_9;
  input [8:0]DOBDO;

  wire [7:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [8:0]D;
  wire [3:0]DOADO;
  wire [8:0]DOBDO;
  wire [3:0]Q;
  wire ap_clk;
  wire \buf_ce0[1]_4 ;
  wire [8:0]\buf_q0[1]_3 ;
  wire [8:0]\buf_q1[1]_2 ;
  wire create_tree_U0_parent_V_ce0;
  wire [8:0]\parent_next_V_1_reg_685_reg[8] ;
  wire [8:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [6:0]ram_reg_2;
  wire [8:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [2:0]ram_reg_8;
  wire [7:0]ram_reg_9;
  wire ram_reg_i_16__12_n_7;
  wire ram_reg_i_2__14_n_7;
  wire tptr;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_1_reg_685[0]_i_1 
       (.I0(\buf_q0[1]_3 [0]),
        .I1(\parent_next_V_1_reg_685_reg[8] [0]),
        .I2(ram_reg_7),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_1_reg_685[1]_i_1 
       (.I0(\buf_q0[1]_3 [1]),
        .I1(\parent_next_V_1_reg_685_reg[8] [1]),
        .I2(ram_reg_7),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_1_reg_685[2]_i_1 
       (.I0(DOADO[0]),
        .I1(\parent_next_V_1_reg_685_reg[8] [2]),
        .I2(ram_reg_7),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_1_reg_685[3]_i_1 
       (.I0(\buf_q0[1]_3 [3]),
        .I1(\parent_next_V_1_reg_685_reg[8] [3]),
        .I2(ram_reg_7),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_1_reg_685[4]_i_1 
       (.I0(DOADO[1]),
        .I1(\parent_next_V_1_reg_685_reg[8] [4]),
        .I2(ram_reg_7),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_1_reg_685[5]_i_1 
       (.I0(DOADO[2]),
        .I1(\parent_next_V_1_reg_685_reg[8] [5]),
        .I2(ram_reg_7),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_1_reg_685[6]_i_1 
       (.I0(\buf_q0[1]_3 [6]),
        .I1(\parent_next_V_1_reg_685_reg[8] [6]),
        .I2(ram_reg_7),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_1_reg_685[7]_i_1 
       (.I0(DOADO[3]),
        .I1(\parent_next_V_1_reg_685_reg[8] [7]),
        .I2(ram_reg_7),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_1_reg_685[8]_i_1 
       (.I0(\buf_q0[1]_3 [8]),
        .I1(\parent_next_V_1_reg_685_reg[8] [8]),
        .I2(ram_reg_7),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_593[0]_i_1 
       (.I0(\buf_q1[1]_2 [0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_7),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_593[1]_i_1 
       (.I0(\buf_q1[1]_2 [1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_7),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_593[2]_i_1 
       (.I0(\buf_q1[1]_2 [2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_7),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_593[3]_i_1 
       (.I0(\buf_q1[1]_2 [3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_7),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_593[4]_i_1 
       (.I0(\buf_q1[1]_2 [4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_7),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_593[5]_i_1 
       (.I0(\buf_q1[1]_2 [5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_7),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_593[6]_i_1 
       (.I0(\buf_q1[1]_2 [6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_7),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_593[7]_i_1 
       (.I0(\buf_q1[1]_2 [7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_7),
        .O(ram_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \parent_next_V_reg_593[8]_i_1 
       (.I0(\buf_q1[1]_2 [8]),
        .I1(DOBDO[8]),
        .I2(ram_reg_7),
        .O(ram_reg_0[8]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2295" *) 
  (* RTL_RAM_NAME = "gen_buffer[1].huffman_encoding_rcU_memcore_U/huffman_encoding_rcU_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ram_reg_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_2[6:2],ram_reg_i_16__12_n_7,ram_reg_2[1:0],1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],\buf_q0[1]_3 [8],DOADO[3],\buf_q0[1]_3 [6],DOADO[2:1],\buf_q0[1]_3 [3],DOADO[0],\buf_q0[1]_3 [1:0]}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],\buf_q1[1]_2 }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[1]_4 ),
        .ENBWREN(ram_reg_i_2__14_n_7),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_4,ram_reg_4}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0C000)) 
    ram_reg_i_1
       (.I0(create_tree_U0_parent_V_ce0),
        .I1(ram_reg_5),
        .I2(tptr),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(ram_reg_6),
        .O(\buf_ce0[1]_4 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_i_10__15
       (.I0(ram_reg_9[0]),
        .I1(Q[2]),
        .I2(\buf_q1[1]_2 [0]),
        .I3(DOBDO[0]),
        .I4(ram_reg_7),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_16__12
       (.I0(ram_reg_6),
        .I1(ram_reg_8[2]),
        .O(ram_reg_i_16__12_n_7));
  LUT6 #(
    .INIT(64'hACACAC00ACACACFF)) 
    ram_reg_i_17__3
       (.I0(\buf_q0[1]_3 [1]),
        .I1(\parent_next_V_1_reg_685_reg[8] [1]),
        .I2(ram_reg_7),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(ram_reg_8[1]),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hACACACFFACACAC00)) 
    ram_reg_i_18__3
       (.I0(\buf_q0[1]_3 [0]),
        .I1(\parent_next_V_1_reg_685_reg[8] [0]),
        .I2(ram_reg_7),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(ram_reg_8[0]),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_i_2__14
       (.I0(Q[0]),
        .I1(tptr),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .O(ram_reg_i_2__14_n_7));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_i_3__15
       (.I0(ram_reg_9[7]),
        .I1(Q[2]),
        .I2(\buf_q1[1]_2 [7]),
        .I3(DOBDO[7]),
        .I4(ram_reg_7),
        .O(ADDRARDADDR[7]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_i_4__15
       (.I0(ram_reg_9[6]),
        .I1(Q[2]),
        .I2(\buf_q1[1]_2 [6]),
        .I3(DOBDO[6]),
        .I4(ram_reg_7),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_i_5__15
       (.I0(ram_reg_9[5]),
        .I1(Q[2]),
        .I2(\buf_q1[1]_2 [5]),
        .I3(DOBDO[5]),
        .I4(ram_reg_7),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_i_6__15
       (.I0(ram_reg_9[4]),
        .I1(Q[2]),
        .I2(\buf_q1[1]_2 [4]),
        .I3(DOBDO[4]),
        .I4(ram_reg_7),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_i_7__13
       (.I0(ram_reg_9[3]),
        .I1(Q[2]),
        .I2(\buf_q1[1]_2 [3]),
        .I3(DOBDO[3]),
        .I4(ram_reg_7),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_i_8__13
       (.I0(ram_reg_9[2]),
        .I1(Q[2]),
        .I2(\buf_q1[1]_2 [2]),
        .I3(DOBDO[2]),
        .I4(ram_reg_7),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_i_9__15
       (.I0(ram_reg_9[1]),
        .I1(Q[2]),
        .I2(\buf_q1[1]_2 [1]),
        .I3(DOBDO[1]),
        .I4(ram_reg_7),
        .O(ADDRARDADDR[1]));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_35
   (DOADO,
    DOBDO,
    ap_clk,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    tptr,
    ram_reg_4,
    Q,
    create_tree_U0_parent_V_ce0,
    ram_reg_5,
    ram_reg_6);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  input ap_clk;
  input [7:0]ram_reg_0;
  input [6:0]ram_reg_1;
  input [8:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input tptr;
  input ram_reg_4;
  input [1:0]Q;
  input create_tree_U0_parent_V_ce0;
  input ram_reg_5;
  input [0:0]ram_reg_6;

  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire \buf_ce0[0]_5 ;
  wire create_tree_U0_parent_V_ce0;
  wire [7:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [8:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [0:0]ram_reg_6;
  wire ram_reg_i_16__11_n_7;
  wire ram_reg_i_2__15_n_7;
  wire tptr;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2295" *) 
  (* RTL_RAM_NAME = "gen_buffer[0].huffman_encoding_rcU_memcore_U/huffman_encoding_rcU_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ram_reg_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_1[6:2],ram_reg_i_16__11_n_7,ram_reg_1[1:0],1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[0]_5 ),
        .ENBWREN(ram_reg_i_2__15_n_7),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_3,ram_reg_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_16__11
       (.I0(ram_reg_5),
        .I1(ram_reg_6),
        .O(ram_reg_i_16__11_n_7));
  LUT6 #(
    .INIT(64'h44404440FFFF0000)) 
    ram_reg_i_1__0
       (.I0(tptr),
        .I1(ram_reg_4),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(create_tree_U0_parent_V_ce0),
        .I5(ram_reg_5),
        .O(\buf_ce0[0]_5 ));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_2__15
       (.I0(Q[0]),
        .I1(ram_reg_4),
        .I2(tptr),
        .I3(ram_reg_5),
        .O(ram_reg_i_2__15_n_7));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_40
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    ADDRARDADDR,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    Q,
    ram_reg_5,
    tptr,
    ram_reg_6,
    ram_reg_7,
    DOADO,
    prev_tptr,
    DOBDO);
  output [8:0]ram_reg_0;
  output [8:0]ram_reg_1;
  input ap_clk;
  input [7:0]ADDRARDADDR;
  input [6:0]ram_reg_2;
  input [8:0]ram_reg_3;
  input ram_reg_4;
  input [0:0]Q;
  input [1:0]ram_reg_5;
  input tptr;
  input ram_reg_6;
  input [0:0]ram_reg_7;
  input [8:0]DOADO;
  input prev_tptr;
  input [8:0]DOBDO;

  wire [7:0]ADDRARDADDR;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire \buf_ce0[1]_6 ;
  wire [8:0]\buf_q0[1]_3 ;
  wire [8:0]\buf_q1[1]_2 ;
  wire \buf_we0[1]_4 ;
  wire prev_tptr;
  wire [8:0]ram_reg_0;
  wire [8:0]ram_reg_1;
  wire [6:0]ram_reg_2;
  wire [8:0]ram_reg_3;
  wire ram_reg_4;
  wire [1:0]ram_reg_5;
  wire ram_reg_6;
  wire [0:0]ram_reg_7;
  wire ram_reg_i_16__10_n_7;
  wire ram_reg_i_2__16_n_7;
  wire tptr;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_598[0]_i_1 
       (.I0(\buf_q0[1]_3 [0]),
        .I1(DOADO[0]),
        .I2(prev_tptr),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_598[1]_i_1 
       (.I0(\buf_q0[1]_3 [1]),
        .I1(DOADO[1]),
        .I2(prev_tptr),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_598[2]_i_1 
       (.I0(\buf_q0[1]_3 [2]),
        .I1(DOADO[2]),
        .I2(prev_tptr),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_598[3]_i_1 
       (.I0(\buf_q0[1]_3 [3]),
        .I1(DOADO[3]),
        .I2(prev_tptr),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_598[4]_i_1 
       (.I0(\buf_q0[1]_3 [4]),
        .I1(DOADO[4]),
        .I2(prev_tptr),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_598[5]_i_1 
       (.I0(\buf_q0[1]_3 [5]),
        .I1(DOADO[5]),
        .I2(prev_tptr),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_598[6]_i_1 
       (.I0(\buf_q0[1]_3 [6]),
        .I1(DOADO[6]),
        .I2(prev_tptr),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_598[7]_i_1 
       (.I0(\buf_q0[1]_3 [7]),
        .I1(DOADO[7]),
        .I2(prev_tptr),
        .O(ram_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_curr_V_reg_598[8]_i_1 
       (.I0(\buf_q0[1]_3 [8]),
        .I1(DOADO[8]),
        .I2(prev_tptr),
        .O(ram_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_603[0]_i_1 
       (.I0(\buf_q1[1]_2 [0]),
        .I1(DOBDO[0]),
        .I2(prev_tptr),
        .O(ram_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_603[1]_i_1 
       (.I0(\buf_q1[1]_2 [1]),
        .I1(DOBDO[1]),
        .I2(prev_tptr),
        .O(ram_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_603[2]_i_1 
       (.I0(\buf_q1[1]_2 [2]),
        .I1(DOBDO[2]),
        .I2(prev_tptr),
        .O(ram_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_603[3]_i_1 
       (.I0(\buf_q1[1]_2 [3]),
        .I1(DOBDO[3]),
        .I2(prev_tptr),
        .O(ram_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_603[4]_i_1 
       (.I0(\buf_q1[1]_2 [4]),
        .I1(DOBDO[4]),
        .I2(prev_tptr),
        .O(ram_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_603[5]_i_1 
       (.I0(\buf_q1[1]_2 [5]),
        .I1(DOBDO[5]),
        .I2(prev_tptr),
        .O(ram_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_603[6]_i_1 
       (.I0(\buf_q1[1]_2 [6]),
        .I1(DOBDO[6]),
        .I2(prev_tptr),
        .O(ram_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_603[7]_i_1 
       (.I0(\buf_q1[1]_2 [7]),
        .I1(DOBDO[7]),
        .I2(prev_tptr),
        .O(ram_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \left_next_V_reg_603[8]_i_1 
       (.I0(\buf_q1[1]_2 [8]),
        .I1(DOBDO[8]),
        .I2(prev_tptr),
        .O(ram_reg_1[8]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2295" *) 
  (* RTL_RAM_NAME = "gen_buffer[1].huffman_encoding_rcU_memcore_U/huffman_encoding_rcU_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_2[6:2],ram_reg_i_16__10_n_7,ram_reg_2[1:0],1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],\buf_q0[1]_3 }),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],\buf_q1[1]_2 }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[1]_6 ),
        .ENBWREN(ram_reg_i_2__16_n_7),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\buf_we0[1]_4 ,\buf_we0[1]_4 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_16__10
       (.I0(ram_reg_4),
        .I1(ram_reg_7),
        .O(ram_reg_i_16__10_n_7));
  LUT6 #(
    .INIT(64'hF0F0F0F0EE000000)) 
    ram_reg_i_1__20
       (.I0(ram_reg_5[0]),
        .I1(ram_reg_5[1]),
        .I2(Q),
        .I3(ram_reg_6),
        .I4(tptr),
        .I5(ram_reg_4),
        .O(\buf_ce0[1]_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__0
       (.I0(ram_reg_4),
        .I1(Q),
        .O(\buf_we0[1]_4 ));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_i_2__16
       (.I0(ram_reg_5[0]),
        .I1(tptr),
        .I2(ram_reg_6),
        .I3(ram_reg_4),
        .O(ram_reg_i_2__16_n_7));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_rcU_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_41
   (DOADO,
    DOBDO,
    ap_clk,
    ram_reg_0,
    ram_reg_1,
    DIADI,
    WEA,
    ram_reg_2,
    ram_reg_3,
    tptr,
    ram_reg_4,
    ram_reg_5,
    Q);
  output [8:0]DOADO;
  output [8:0]DOBDO;
  input ap_clk;
  input [7:0]ram_reg_0;
  input [6:0]ram_reg_1;
  input [8:0]DIADI;
  input [0:0]WEA;
  input [1:0]ram_reg_2;
  input ram_reg_3;
  input tptr;
  input ram_reg_4;
  input [0:0]ram_reg_5;
  input [0:0]Q;

  wire [8:0]DIADI;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \buf_ce0[0]_5 ;
  wire [7:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [1:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [0:0]ram_reg_5;
  wire ram_reg_i_16__9_n_7;
  wire ram_reg_i_2__17_n_7;
  wire tptr;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2295" *) 
  (* RTL_RAM_NAME = "gen_buffer[0].huffman_encoding_rcU_memcore_U/huffman_encoding_rcU_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ram_reg_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_1[6:2],ram_reg_i_16__9_n_7,ram_reg_1[1:0],1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[0]_5 ),
        .ENBWREN(ram_reg_i_2__17_n_7),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_16__9
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .O(ram_reg_i_16__9_n_7));
  LUT6 #(
    .INIT(64'h0E000E00FFFF0000)) 
    ram_reg_i_1__19
       (.I0(ram_reg_2[0]),
        .I1(ram_reg_2[1]),
        .I2(tptr),
        .I3(ram_reg_3),
        .I4(Q),
        .I5(ram_reg_4),
        .O(\buf_ce0[0]_5 ));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_2__17
       (.I0(ram_reg_2[0]),
        .I1(ram_reg_3),
        .I2(tptr),
        .I3(ram_reg_4),
        .O(ram_reg_i_2__17_n_7));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_udo" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_udo
   (D,
    \iptr_reg[0]_0 ,
    \tptr_reg[0]_0 ,
    stream_buffer_1_t_empty_n,
    stream_buffer_1_i_full_n,
    empty_n_reg_0,
    ap_clk,
    ram_reg,
    Q,
    stream_buffer_1_address0,
    ram_reg_0,
    stream_buffer_1_d0,
    WEA,
    SS,
    \iptr_reg[0]_1 ,
    \tptr_reg[0]_1 ,
    extLd8_loc_channel_empty_n,
    stream_buffer_3_t_empty_n,
    stream_buffer_2_t_empty_n,
    create_codeword_U0_ap_ready,
    push_buf,
    Loop_read_stream_pro_U0_ap_done,
    ap_sync_reg_channel_write_stream_buffer_1);
  output [3:0]D;
  output [0:0]\iptr_reg[0]_0 ;
  output [0:0]\tptr_reg[0]_0 ;
  output stream_buffer_1_t_empty_n;
  output stream_buffer_1_i_full_n;
  output empty_n_reg_0;
  input ap_clk;
  input [0:0]ram_reg;
  input [1:0]Q;
  input [7:0]stream_buffer_1_address0;
  input [7:0]ram_reg_0;
  input [5:0]stream_buffer_1_d0;
  input [0:0]WEA;
  input [0:0]SS;
  input \iptr_reg[0]_1 ;
  input \tptr_reg[0]_1 ;
  input extLd8_loc_channel_empty_n;
  input stream_buffer_3_t_empty_n;
  input stream_buffer_2_t_empty_n;
  input create_codeword_U0_ap_ready;
  input push_buf;
  input Loop_read_stream_pro_U0_ap_done;
  input ap_sync_reg_channel_write_stream_buffer_1;

  wire [3:0]D;
  wire Loop_read_stream_pro_U0_ap_done;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_sync_reg_channel_write_stream_buffer_1;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire create_codeword_U0_ap_ready;
  wire empty_n_i_1__11_n_7;
  wire empty_n_reg_0;
  wire extLd8_loc_channel_empty_n;
  wire full_n_i_1__11_n_7;
  wire [0:0]\iptr_reg[0]_0 ;
  wire \iptr_reg[0]_1 ;
  wire push_buf;
  wire [0:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]stream_buffer_1_address0;
  wire [5:0]stream_buffer_1_d0;
  wire stream_buffer_1_i_full_n;
  wire stream_buffer_1_t_empty_n;
  wire stream_buffer_2_t_empty_n;
  wire stream_buffer_3_t_empty_n;
  wire [0:0]\tptr_reg[0]_0 ;
  wire \tptr_reg[0]_1 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(create_codeword_U0_ap_ready),
        .I1(stream_buffer_1_t_empty_n),
        .I2(Loop_read_stream_pro_U0_ap_done),
        .I3(ap_sync_reg_channel_write_stream_buffer_1),
        .I4(stream_buffer_1_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair822" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(stream_buffer_1_t_empty_n),
        .I3(create_codeword_U0_ap_ready),
        .I4(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair822" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__11
       (.I0(count[0]),
        .I1(count[1]),
        .I2(create_codeword_U0_ap_ready),
        .I3(stream_buffer_1_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__11_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_7),
        .Q(stream_buffer_1_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__11
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(stream_buffer_1_t_empty_n),
        .I4(create_codeword_U0_ap_ready),
        .I5(stream_buffer_1_i_full_n),
        .O(full_n_i_1__11_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_7),
        .Q(stream_buffer_1_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_udo_memcore_22 huffman_encoding_udo_memcore_U
       (.ADDRARDADDR({stream_buffer_1_address0,\iptr_reg[0]_0 }),
        .ADDRBWRADDR({ram_reg_0,\tptr_reg[0]_0 }),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ram_reg(ram_reg),
        .stream_buffer_1_d0(stream_buffer_1_d0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_6
       (.I0(stream_buffer_1_t_empty_n),
        .I1(extLd8_loc_channel_empty_n),
        .I2(stream_buffer_3_t_empty_n),
        .I3(stream_buffer_2_t_empty_n),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_1 ),
        .Q(\iptr_reg[0]_0 ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_1 ),
        .Q(\tptr_reg[0]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_udo" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_udo_9
   (ram_reg,
    ADDRARDADDR,
    \tptr_reg[0]_0 ,
    stream_buffer_2_t_empty_n,
    stream_buffer_2_i_full_n,
    create_codeword_U0_ap_start,
    ap_clk,
    ram_reg_0,
    Q,
    stream_buffer_1_address0,
    ram_reg_1,
    stream_buffer_2_d0,
    WEA,
    SS,
    \iptr_reg[0]_0 ,
    \tptr_reg[0]_1 ,
    stream_buffer_3_t_empty_n,
    truncated_length_his_1_t_empty_n,
    stream_buffer_1_t_empty_n,
    \ap_CS_fsm_reg[0] ,
    create_codeword_U0_ap_ready,
    push_buf,
    Loop_read_stream_pro_U0_ap_done,
    ap_sync_reg_channel_write_stream_buffer_2);
  output [3:0]ram_reg;
  output [0:0]ADDRARDADDR;
  output [0:0]\tptr_reg[0]_0 ;
  output stream_buffer_2_t_empty_n;
  output stream_buffer_2_i_full_n;
  output create_codeword_U0_ap_start;
  input ap_clk;
  input [0:0]ram_reg_0;
  input [1:0]Q;
  input [7:0]stream_buffer_1_address0;
  input [7:0]ram_reg_1;
  input [5:0]stream_buffer_2_d0;
  input [0:0]WEA;
  input [0:0]SS;
  input \iptr_reg[0]_0 ;
  input \tptr_reg[0]_1 ;
  input stream_buffer_3_t_empty_n;
  input truncated_length_his_1_t_empty_n;
  input stream_buffer_1_t_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input create_codeword_U0_ap_ready;
  input push_buf;
  input Loop_read_stream_pro_U0_ap_done;
  input ap_sync_reg_channel_write_stream_buffer_2;

  wire [0:0]ADDRARDADDR;
  wire Loop_read_stream_pro_U0_ap_done;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_sync_reg_channel_write_stream_buffer_2;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire create_codeword_U0_ap_ready;
  wire create_codeword_U0_ap_start;
  wire empty_n_i_1__7_n_7;
  wire full_n_i_1__7_n_7;
  wire \iptr_reg[0]_0 ;
  wire push_buf;
  wire [3:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]stream_buffer_1_address0;
  wire stream_buffer_1_t_empty_n;
  wire [5:0]stream_buffer_2_d0;
  wire stream_buffer_2_i_full_n;
  wire stream_buffer_2_t_empty_n;
  wire stream_buffer_3_t_empty_n;
  wire [0:0]\tptr_reg[0]_0 ;
  wire \tptr_reg[0]_1 ;
  wire truncated_length_his_1_t_empty_n;

  LUT5 #(
    .INIT(32'h00008000)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(stream_buffer_2_t_empty_n),
        .I1(stream_buffer_3_t_empty_n),
        .I2(truncated_length_his_1_t_empty_n),
        .I3(stream_buffer_1_t_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(create_codeword_U0_ap_start));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(create_codeword_U0_ap_ready),
        .I1(stream_buffer_2_t_empty_n),
        .I2(Loop_read_stream_pro_U0_ap_done),
        .I3(ap_sync_reg_channel_write_stream_buffer_2),
        .I4(stream_buffer_2_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair823" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(stream_buffer_2_t_empty_n),
        .I3(create_codeword_U0_ap_ready),
        .I4(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair823" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__7
       (.I0(count[0]),
        .I1(count[1]),
        .I2(create_codeword_U0_ap_ready),
        .I3(stream_buffer_2_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__7_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_7),
        .Q(stream_buffer_2_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__7
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(stream_buffer_2_t_empty_n),
        .I4(create_codeword_U0_ap_ready),
        .I5(stream_buffer_2_i_full_n),
        .O(full_n_i_1__7_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_7),
        .Q(stream_buffer_2_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_udo_memcore huffman_encoding_udo_memcore_U
       (.ADDRARDADDR({stream_buffer_1_address0,ADDRARDADDR}),
        .ADDRBWRADDR({ram_reg_1,\tptr_reg[0]_0 }),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .stream_buffer_2_d0(stream_buffer_2_d0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(ADDRARDADDR),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_1 ),
        .Q(\tptr_reg[0]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_udo_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_udo_memcore
   (ram_reg,
    ap_clk,
    ram_reg_0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    stream_buffer_2_d0,
    WEA);
  output [3:0]ram_reg;
  input ap_clk;
  input [0:0]ram_reg_0;
  input [1:0]Q;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [5:0]stream_buffer_2_d0;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [3:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [5:0]stream_buffer_2_d0;

  design_1_huffman_encoding_0_1_huffman_encoding_udo_memcore_ram huffman_encoding_udo_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .stream_buffer_2_d0(stream_buffer_2_d0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_udo_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_udo_memcore_22
   (D,
    ap_clk,
    ram_reg,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    stream_buffer_1_d0,
    WEA);
  output [3:0]D;
  input ap_clk;
  input [0:0]ram_reg;
  input [1:0]Q;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [5:0]stream_buffer_1_d0;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [3:0]D;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]ram_reg;
  wire [5:0]stream_buffer_1_d0;

  design_1_huffman_encoding_0_1_huffman_encoding_udo_memcore_ram_23 huffman_encoding_udo_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .stream_buffer_1_d0(stream_buffer_1_d0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_udo_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_udo_memcore_ram
   (ram_reg_0,
    ap_clk,
    ram_reg_1,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    stream_buffer_2_d0,
    WEA);
  output [3:0]ram_reg_0;
  input ap_clk;
  input [0:0]ram_reg_1;
  input [1:0]Q;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [5:0]stream_buffer_2_d0;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [3:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_n_33;
  wire ram_reg_n_34;
  wire [5:0]stream_buffer_2_d0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "stream_buffer_2_U/huffman_encoding_udo_memcore_U/huffman_encoding_udo_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_buffer_2_d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:6],ram_reg_n_33,ram_reg_n_34,ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_1),
        .ENBWREN(Q[0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(Q[1]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_udo_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_udo_memcore_ram_23
   (D,
    ap_clk,
    ram_reg_0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    stream_buffer_1_d0,
    WEA);
  output [3:0]D;
  input ap_clk;
  input [0:0]ram_reg_0;
  input [1:0]Q;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [5:0]stream_buffer_1_d0;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [3:0]D;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]ram_reg_0;
  wire ram_reg_n_33;
  wire ram_reg_n_34;
  wire [5:0]stream_buffer_1_d0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "stream_buffer_1_U/huffman_encoding_udo_memcore_U/huffman_encoding_udo_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_buffer_1_d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:6],ram_reg_n_33,ram_reg_n_34,D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(Q[0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(Q[1]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI
   (stream_buffer_3_t_empty_n,
    stream_buffer_3_i_full_n,
    \iptr_reg[0]_0 ,
    \tptr_reg[0]_0 ,
    stream_buffer_3_t_q0,
    SS,
    ap_clk,
    \iptr_reg[0]_1 ,
    \tptr_reg[0]_1 ,
    create_codeword_U0_ap_ready,
    push_buf,
    Loop_read_stream_pro_U0_stream_buffer_3_d0,
    \q1_reg[0] ,
    stream_buffer_1_address0,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    Q,
    Loop_read_stream_pro_U0_ap_done,
    ap_sync_reg_channel_write_stream_buffer_3);
  output stream_buffer_3_t_empty_n;
  output stream_buffer_3_i_full_n;
  output [0:0]\iptr_reg[0]_0 ;
  output [0:0]\tptr_reg[0]_0 ;
  output stream_buffer_3_t_q0;
  input [0:0]SS;
  input ap_clk;
  input \iptr_reg[0]_1 ;
  input \tptr_reg[0]_1 ;
  input create_codeword_U0_ap_ready;
  input push_buf;
  input Loop_read_stream_pro_U0_stream_buffer_3_d0;
  input \q1_reg[0] ;
  input [5:0]stream_buffer_1_address0;
  input [7:0]\q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input \q1_reg[0]_2 ;
  input \q1_reg[0]_3 ;
  input [0:0]Q;
  input Loop_read_stream_pro_U0_ap_done;
  input ap_sync_reg_channel_write_stream_buffer_3;

  wire Loop_read_stream_pro_U0_ap_done;
  wire Loop_read_stream_pro_U0_stream_buffer_3_d0;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_sync_reg_channel_write_stream_buffer_3;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire create_codeword_U0_ap_ready;
  wire empty_n_i_1__10_n_7;
  wire full_n_i_1__10_n_7;
  wire [0:0]\iptr_reg[0]_0 ;
  wire \iptr_reg[0]_1 ;
  wire push_buf;
  wire \q1_reg[0] ;
  wire [7:0]\q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_3 ;
  wire [5:0]stream_buffer_1_address0;
  wire stream_buffer_3_i_full_n;
  wire stream_buffer_3_t_empty_n;
  wire stream_buffer_3_t_q0;
  wire [0:0]\tptr_reg[0]_0 ;
  wire \tptr_reg[0]_1 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(create_codeword_U0_ap_ready),
        .I1(stream_buffer_3_t_empty_n),
        .I2(Loop_read_stream_pro_U0_ap_done),
        .I3(ap_sync_reg_channel_write_stream_buffer_3),
        .I4(stream_buffer_3_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair824" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(stream_buffer_3_t_empty_n),
        .I3(create_codeword_U0_ap_ready),
        .I4(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair824" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__10
       (.I0(count[0]),
        .I1(count[1]),
        .I2(create_codeword_U0_ap_ready),
        .I3(stream_buffer_3_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__10_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_7),
        .Q(stream_buffer_3_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__10
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(stream_buffer_3_t_empty_n),
        .I4(create_codeword_U0_ap_ready),
        .I5(stream_buffer_3_i_full_n),
        .O(full_n_i_1__10_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_7),
        .Q(stream_buffer_3_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_20 huffman_encoding_wdI_memcore_U
       (.Loop_read_stream_pro_U0_stream_buffer_3_d0(Loop_read_stream_pro_U0_stream_buffer_3_d0),
        .Q(Q),
        .addr0({stream_buffer_1_address0,\iptr_reg[0]_0 }),
        .addr1(\tptr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .\q1_reg[0] (\q1_reg[0] ),
        .\q1_reg[0]_0 (\q1_reg[0]_0 ),
        .\q1_reg[0]_1 (\q1_reg[0]_1 ),
        .\q1_reg[0]_2 (\q1_reg[0]_2 ),
        .\q1_reg[0]_3 (\q1_reg[0]_3 ),
        .stream_buffer_3_t_q0(stream_buffer_3_t_q0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_1 ),
        .Q(\iptr_reg[0]_0 ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_1 ),
        .Q(\tptr_reg[0]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_10
   (stream_buffer_4_t_empty_n,
    stream_buffer_4_i_full_n,
    \iptr_reg[0]_0 ,
    \tptr_reg[0]_0 ,
    stream_buffer_4_t_q0,
    SS,
    ap_clk,
    \iptr_reg[0]_1 ,
    \tptr_reg[0]_1 ,
    create_codeword_U0_ap_ready,
    push_buf,
    Loop_read_stream_pro_U0_stream_buffer_4_d0,
    \q1_reg[0] ,
    stream_buffer_1_address0,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    Q,
    Loop_read_stream_pro_U0_ap_done,
    ap_sync_reg_channel_write_stream_buffer_4);
  output stream_buffer_4_t_empty_n;
  output stream_buffer_4_i_full_n;
  output [0:0]\iptr_reg[0]_0 ;
  output [0:0]\tptr_reg[0]_0 ;
  output stream_buffer_4_t_q0;
  input [0:0]SS;
  input ap_clk;
  input \iptr_reg[0]_1 ;
  input \tptr_reg[0]_1 ;
  input create_codeword_U0_ap_ready;
  input push_buf;
  input Loop_read_stream_pro_U0_stream_buffer_4_d0;
  input \q1_reg[0] ;
  input [5:0]stream_buffer_1_address0;
  input [7:0]\q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input \q1_reg[0]_2 ;
  input \q1_reg[0]_3 ;
  input [0:0]Q;
  input Loop_read_stream_pro_U0_ap_done;
  input ap_sync_reg_channel_write_stream_buffer_4;

  wire Loop_read_stream_pro_U0_ap_done;
  wire Loop_read_stream_pro_U0_stream_buffer_4_d0;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_sync_reg_channel_write_stream_buffer_4;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire create_codeword_U0_ap_ready;
  wire empty_n_i_1__8_n_7;
  wire full_n_i_1__8_n_7;
  wire [0:0]\iptr_reg[0]_0 ;
  wire \iptr_reg[0]_1 ;
  wire push_buf;
  wire \q1_reg[0] ;
  wire [7:0]\q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_3 ;
  wire [5:0]stream_buffer_1_address0;
  wire stream_buffer_4_i_full_n;
  wire stream_buffer_4_t_empty_n;
  wire stream_buffer_4_t_q0;
  wire [0:0]\tptr_reg[0]_0 ;
  wire \tptr_reg[0]_1 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(create_codeword_U0_ap_ready),
        .I1(stream_buffer_4_t_empty_n),
        .I2(Loop_read_stream_pro_U0_ap_done),
        .I3(ap_sync_reg_channel_write_stream_buffer_4),
        .I4(stream_buffer_4_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair825" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(stream_buffer_4_t_empty_n),
        .I3(create_codeword_U0_ap_ready),
        .I4(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair825" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__8
       (.I0(count[0]),
        .I1(count[1]),
        .I2(create_codeword_U0_ap_ready),
        .I3(stream_buffer_4_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__8_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_7),
        .Q(stream_buffer_4_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__8
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(stream_buffer_4_t_empty_n),
        .I4(create_codeword_U0_ap_ready),
        .I5(stream_buffer_4_i_full_n),
        .O(full_n_i_1__8_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_7),
        .Q(stream_buffer_4_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_18 huffman_encoding_wdI_memcore_U
       (.Loop_read_stream_pro_U0_stream_buffer_4_d0(Loop_read_stream_pro_U0_stream_buffer_4_d0),
        .Q(Q),
        .addr0({stream_buffer_1_address0,\iptr_reg[0]_0 }),
        .addr1(\tptr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .\q1_reg[0] (\q1_reg[0] ),
        .\q1_reg[0]_0 (\q1_reg[0]_0 ),
        .\q1_reg[0]_1 (\q1_reg[0]_1 ),
        .\q1_reg[0]_2 (\q1_reg[0]_2 ),
        .\q1_reg[0]_3 (\q1_reg[0]_3 ),
        .stream_buffer_4_t_q0(stream_buffer_4_t_q0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_1 ),
        .Q(\iptr_reg[0]_0 ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_1 ),
        .Q(\tptr_reg[0]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_11
   (stream_buffer_5_t_empty_n,
    stream_buffer_5_i_full_n,
    \iptr_reg[0]_0 ,
    \tptr_reg[0]_0 ,
    empty_n_reg_0,
    stream_buffer_5_t_q0,
    SS,
    ap_clk,
    \iptr_reg[0]_1 ,
    \tptr_reg[0]_1 ,
    stream_buffer_4_t_empty_n,
    symbol_bits_V_t_empty_n,
    stream_buffer_6_t_empty_n,
    create_codeword_U0_ap_ready,
    push_buf,
    Loop_read_stream_pro_U0_stream_buffer_5_d0,
    \q1_reg[0] ,
    stream_buffer_1_address0,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    Q,
    Loop_read_stream_pro_U0_ap_done,
    ap_sync_reg_channel_write_stream_buffer_5);
  output stream_buffer_5_t_empty_n;
  output stream_buffer_5_i_full_n;
  output [0:0]\iptr_reg[0]_0 ;
  output [0:0]\tptr_reg[0]_0 ;
  output empty_n_reg_0;
  output stream_buffer_5_t_q0;
  input [0:0]SS;
  input ap_clk;
  input \iptr_reg[0]_1 ;
  input \tptr_reg[0]_1 ;
  input stream_buffer_4_t_empty_n;
  input symbol_bits_V_t_empty_n;
  input stream_buffer_6_t_empty_n;
  input create_codeword_U0_ap_ready;
  input push_buf;
  input Loop_read_stream_pro_U0_stream_buffer_5_d0;
  input \q1_reg[0] ;
  input [5:0]stream_buffer_1_address0;
  input [7:0]\q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input \q1_reg[0]_2 ;
  input \q1_reg[0]_3 ;
  input [0:0]Q;
  input Loop_read_stream_pro_U0_ap_done;
  input ap_sync_reg_channel_write_stream_buffer_5;

  wire Loop_read_stream_pro_U0_ap_done;
  wire Loop_read_stream_pro_U0_stream_buffer_5_d0;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_sync_reg_channel_write_stream_buffer_5;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire create_codeword_U0_ap_ready;
  wire empty_n_i_1__9_n_7;
  wire empty_n_reg_0;
  wire full_n_i_1__9_n_7;
  wire [0:0]\iptr_reg[0]_0 ;
  wire \iptr_reg[0]_1 ;
  wire push_buf;
  wire \q1_reg[0] ;
  wire [7:0]\q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_3 ;
  wire [5:0]stream_buffer_1_address0;
  wire stream_buffer_4_t_empty_n;
  wire stream_buffer_5_i_full_n;
  wire stream_buffer_5_t_empty_n;
  wire stream_buffer_5_t_q0;
  wire stream_buffer_6_t_empty_n;
  wire symbol_bits_V_t_empty_n;
  wire [0:0]\tptr_reg[0]_0 ;
  wire \tptr_reg[0]_1 ;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(stream_buffer_5_t_empty_n),
        .I1(stream_buffer_4_t_empty_n),
        .I2(symbol_bits_V_t_empty_n),
        .I3(stream_buffer_6_t_empty_n),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(create_codeword_U0_ap_ready),
        .I1(stream_buffer_5_t_empty_n),
        .I2(Loop_read_stream_pro_U0_ap_done),
        .I3(ap_sync_reg_channel_write_stream_buffer_5),
        .I4(stream_buffer_5_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair826" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(stream_buffer_5_t_empty_n),
        .I3(create_codeword_U0_ap_ready),
        .I4(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair826" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__9
       (.I0(count[0]),
        .I1(count[1]),
        .I2(create_codeword_U0_ap_ready),
        .I3(stream_buffer_5_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__9_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_7),
        .Q(stream_buffer_5_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__9
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(stream_buffer_5_t_empty_n),
        .I4(create_codeword_U0_ap_ready),
        .I5(stream_buffer_5_i_full_n),
        .O(full_n_i_1__9_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_7),
        .Q(stream_buffer_5_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_16 huffman_encoding_wdI_memcore_U
       (.Loop_read_stream_pro_U0_stream_buffer_5_d0(Loop_read_stream_pro_U0_stream_buffer_5_d0),
        .Q(Q),
        .addr0({stream_buffer_1_address0,\iptr_reg[0]_0 }),
        .addr1(\tptr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .\q1_reg[0] (\q1_reg[0] ),
        .\q1_reg[0]_0 (\q1_reg[0]_0 ),
        .\q1_reg[0]_1 (\q1_reg[0]_1 ),
        .\q1_reg[0]_2 (\q1_reg[0]_2 ),
        .\q1_reg[0]_3 (\q1_reg[0]_3 ),
        .stream_buffer_5_t_q0(stream_buffer_5_t_q0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_1 ),
        .Q(\iptr_reg[0]_0 ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_1 ),
        .Q(\tptr_reg[0]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_12
   (stream_buffer_6_t_empty_n,
    stream_buffer_6_i_full_n,
    A,
    DPRA,
    empty_n_reg_0,
    stream_buffer_6_t_q0,
    SS,
    ap_clk,
    \iptr_reg[0]_0 ,
    \tptr_reg[0]_0 ,
    int_ap_idle_reg,
    left_V_t_empty_n,
    parent_V_t_empty_n,
    truncate_tree_U0_ap_start,
    right_V_t_empty_n,
    filtered_value_V_t_empty_n,
    stream_buffer_4_t_empty_n,
    stream_buffer_5_t_empty_n,
    int_ap_idle_i_4_0,
    create_codeword_U0_ap_ready,
    push_buf,
    Loop_read_stream_pro_U0_stream_buffer_6_d0,
    \q1_reg[0] ,
    stream_buffer_1_address0,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    Q,
    Loop_read_stream_pro_U0_ap_done,
    \count_reg[0]_0 );
  output stream_buffer_6_t_empty_n;
  output stream_buffer_6_i_full_n;
  output [0:0]A;
  output [0:0]DPRA;
  output empty_n_reg_0;
  output stream_buffer_6_t_q0;
  input [0:0]SS;
  input ap_clk;
  input \iptr_reg[0]_0 ;
  input \tptr_reg[0]_0 ;
  input int_ap_idle_reg;
  input left_V_t_empty_n;
  input parent_V_t_empty_n;
  input truncate_tree_U0_ap_start;
  input right_V_t_empty_n;
  input filtered_value_V_t_empty_n;
  input stream_buffer_4_t_empty_n;
  input stream_buffer_5_t_empty_n;
  input int_ap_idle_i_4_0;
  input create_codeword_U0_ap_ready;
  input push_buf;
  input Loop_read_stream_pro_U0_stream_buffer_6_d0;
  input \q1_reg[0] ;
  input [5:0]stream_buffer_1_address0;
  input [7:0]\q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input \q1_reg[0]_2 ;
  input \q1_reg[0]_3 ;
  input [0:0]Q;
  input Loop_read_stream_pro_U0_ap_done;
  input \count_reg[0]_0 ;

  wire [0:0]A;
  wire [0:0]DPRA;
  wire Loop_read_stream_pro_U0_ap_done;
  wire Loop_read_stream_pro_U0_stream_buffer_6_d0;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire [1:0]count;
  wire \count[0]_i_1_n_7 ;
  wire \count[1]_i_1_n_7 ;
  wire \count_reg[0]_0 ;
  wire create_codeword_U0_ap_ready;
  wire empty_n_i_1__6_n_7;
  wire empty_n_reg_0;
  wire filtered_value_V_t_empty_n;
  wire full_n_i_1__6_n_7;
  wire int_ap_idle_i_4_0;
  wire int_ap_idle_i_9_n_7;
  wire int_ap_idle_reg;
  wire \iptr_reg[0]_0 ;
  wire left_V_t_empty_n;
  wire parent_V_t_empty_n;
  wire push_buf;
  wire \q1_reg[0] ;
  wire [7:0]\q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_3 ;
  wire right_V_t_empty_n;
  wire [5:0]stream_buffer_1_address0;
  wire stream_buffer_4_t_empty_n;
  wire stream_buffer_5_t_empty_n;
  wire stream_buffer_6_i_full_n;
  wire stream_buffer_6_t_empty_n;
  wire stream_buffer_6_t_q0;
  wire \tptr_reg[0]_0 ;
  wire truncate_tree_U0_ap_start;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(create_codeword_U0_ap_ready),
        .I1(stream_buffer_6_t_empty_n),
        .I2(Loop_read_stream_pro_U0_ap_done),
        .I3(\count_reg[0]_0 ),
        .I4(stream_buffer_6_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair827" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(stream_buffer_6_t_empty_n),
        .I3(create_codeword_U0_ap_ready),
        .I4(count[1]),
        .O(\count[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_7 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_7 ),
        .Q(count[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair827" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__6
       (.I0(count[0]),
        .I1(count[1]),
        .I2(create_codeword_U0_ap_ready),
        .I3(stream_buffer_6_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__6_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_7),
        .Q(stream_buffer_6_t_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__6
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(stream_buffer_6_t_empty_n),
        .I4(create_codeword_U0_ap_ready),
        .I5(stream_buffer_6_i_full_n),
        .O(full_n_i_1__6_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_7),
        .Q(stream_buffer_6_i_full_n),
        .S(SS));
  design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore huffman_encoding_wdI_memcore_U
       (.Loop_read_stream_pro_U0_stream_buffer_6_d0(Loop_read_stream_pro_U0_stream_buffer_6_d0),
        .Q(Q),
        .addr0({stream_buffer_1_address0,A}),
        .addr1(DPRA),
        .ap_clk(ap_clk),
        .\q1_reg[0] (\q1_reg[0] ),
        .\q1_reg[0]_0 (\q1_reg[0]_0 ),
        .\q1_reg[0]_1 (\q1_reg[0]_1 ),
        .\q1_reg[0]_2 (\q1_reg[0]_2 ),
        .\q1_reg[0]_3 (\q1_reg[0]_3 ),
        .stream_buffer_6_t_q0(stream_buffer_6_t_q0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_idle_i_4
       (.I0(int_ap_idle_i_9_n_7),
        .I1(int_ap_idle_reg),
        .I2(left_V_t_empty_n),
        .I3(parent_V_t_empty_n),
        .I4(truncate_tree_U0_ap_start),
        .I5(right_V_t_empty_n),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_idle_i_9
       (.I0(stream_buffer_6_t_empty_n),
        .I1(filtered_value_V_t_empty_n),
        .I2(stream_buffer_4_t_empty_n),
        .I3(stream_buffer_5_t_empty_n),
        .I4(int_ap_idle_i_4_0),
        .O(int_ap_idle_i_9_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(A),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_0 ),
        .Q(DPRA),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore
   (stream_buffer_6_t_q0,
    ap_clk,
    Loop_read_stream_pro_U0_stream_buffer_6_d0,
    \q1_reg[0] ,
    addr0,
    \q1_reg[0]_0 ,
    addr1,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    Q);
  output stream_buffer_6_t_q0;
  input ap_clk;
  input Loop_read_stream_pro_U0_stream_buffer_6_d0;
  input \q1_reg[0] ;
  input [6:0]addr0;
  input [7:0]\q1_reg[0]_0 ;
  input [0:0]addr1;
  input \q1_reg[0]_1 ;
  input \q1_reg[0]_2 ;
  input \q1_reg[0]_3 ;
  input [0:0]Q;

  wire Loop_read_stream_pro_U0_stream_buffer_6_d0;
  wire [0:0]Q;
  wire [6:0]addr0;
  wire [0:0]addr1;
  wire ap_clk;
  wire \q1_reg[0] ;
  wire [7:0]\q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_3 ;
  wire stream_buffer_6_t_q0;

  design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram huffman_encoding_wdI_memcore_ram_U
       (.Loop_read_stream_pro_U0_stream_buffer_6_d0(Loop_read_stream_pro_U0_stream_buffer_6_d0),
        .Q(Q),
        .addr0(addr0),
        .addr1(addr1),
        .ap_clk(ap_clk),
        .\q1_reg[0]_0 (\q1_reg[0] ),
        .\q1_reg[0]_1 (\q1_reg[0]_0 ),
        .\q1_reg[0]_2 (\q1_reg[0]_1 ),
        .\q1_reg[0]_3 (\q1_reg[0]_2 ),
        .\q1_reg[0]_4 (\q1_reg[0]_3 ),
        .stream_buffer_6_t_q0(stream_buffer_6_t_q0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_16
   (stream_buffer_5_t_q0,
    ap_clk,
    Loop_read_stream_pro_U0_stream_buffer_5_d0,
    \q1_reg[0] ,
    addr0,
    \q1_reg[0]_0 ,
    addr1,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    Q);
  output stream_buffer_5_t_q0;
  input ap_clk;
  input Loop_read_stream_pro_U0_stream_buffer_5_d0;
  input \q1_reg[0] ;
  input [6:0]addr0;
  input [7:0]\q1_reg[0]_0 ;
  input [0:0]addr1;
  input \q1_reg[0]_1 ;
  input \q1_reg[0]_2 ;
  input \q1_reg[0]_3 ;
  input [0:0]Q;

  wire Loop_read_stream_pro_U0_stream_buffer_5_d0;
  wire [0:0]Q;
  wire [6:0]addr0;
  wire [0:0]addr1;
  wire ap_clk;
  wire \q1_reg[0] ;
  wire [7:0]\q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_3 ;
  wire stream_buffer_5_t_q0;

  design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_17 huffman_encoding_wdI_memcore_ram_U
       (.Loop_read_stream_pro_U0_stream_buffer_5_d0(Loop_read_stream_pro_U0_stream_buffer_5_d0),
        .Q(Q),
        .addr0(addr0),
        .addr1(addr1),
        .ap_clk(ap_clk),
        .\q1_reg[0]_0 (\q1_reg[0] ),
        .\q1_reg[0]_1 (\q1_reg[0]_0 ),
        .\q1_reg[0]_2 (\q1_reg[0]_1 ),
        .\q1_reg[0]_3 (\q1_reg[0]_2 ),
        .\q1_reg[0]_4 (\q1_reg[0]_3 ),
        .stream_buffer_5_t_q0(stream_buffer_5_t_q0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_18
   (stream_buffer_4_t_q0,
    ap_clk,
    Loop_read_stream_pro_U0_stream_buffer_4_d0,
    \q1_reg[0] ,
    addr0,
    \q1_reg[0]_0 ,
    addr1,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    Q);
  output stream_buffer_4_t_q0;
  input ap_clk;
  input Loop_read_stream_pro_U0_stream_buffer_4_d0;
  input \q1_reg[0] ;
  input [6:0]addr0;
  input [7:0]\q1_reg[0]_0 ;
  input [0:0]addr1;
  input \q1_reg[0]_1 ;
  input \q1_reg[0]_2 ;
  input \q1_reg[0]_3 ;
  input [0:0]Q;

  wire Loop_read_stream_pro_U0_stream_buffer_4_d0;
  wire [0:0]Q;
  wire [6:0]addr0;
  wire [0:0]addr1;
  wire ap_clk;
  wire \q1_reg[0] ;
  wire [7:0]\q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_3 ;
  wire stream_buffer_4_t_q0;

  design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_19 huffman_encoding_wdI_memcore_ram_U
       (.Loop_read_stream_pro_U0_stream_buffer_4_d0(Loop_read_stream_pro_U0_stream_buffer_4_d0),
        .Q(Q),
        .addr0(addr0),
        .addr1(addr1),
        .ap_clk(ap_clk),
        .\q1_reg[0]_0 (\q1_reg[0] ),
        .\q1_reg[0]_1 (\q1_reg[0]_0 ),
        .\q1_reg[0]_2 (\q1_reg[0]_1 ),
        .\q1_reg[0]_3 (\q1_reg[0]_2 ),
        .\q1_reg[0]_4 (\q1_reg[0]_3 ),
        .stream_buffer_4_t_q0(stream_buffer_4_t_q0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI_memcore" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_20
   (stream_buffer_3_t_q0,
    ap_clk,
    Loop_read_stream_pro_U0_stream_buffer_3_d0,
    \q1_reg[0] ,
    addr0,
    \q1_reg[0]_0 ,
    addr1,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    Q);
  output stream_buffer_3_t_q0;
  input ap_clk;
  input Loop_read_stream_pro_U0_stream_buffer_3_d0;
  input \q1_reg[0] ;
  input [6:0]addr0;
  input [7:0]\q1_reg[0]_0 ;
  input [0:0]addr1;
  input \q1_reg[0]_1 ;
  input \q1_reg[0]_2 ;
  input \q1_reg[0]_3 ;
  input [0:0]Q;

  wire Loop_read_stream_pro_U0_stream_buffer_3_d0;
  wire [0:0]Q;
  wire [6:0]addr0;
  wire [0:0]addr1;
  wire ap_clk;
  wire \q1_reg[0] ;
  wire [7:0]\q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_3 ;
  wire stream_buffer_3_t_q0;

  design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_21 huffman_encoding_wdI_memcore_ram_U
       (.Loop_read_stream_pro_U0_stream_buffer_3_d0(Loop_read_stream_pro_U0_stream_buffer_3_d0),
        .Q(Q),
        .addr0(addr0),
        .addr1(addr1),
        .ap_clk(ap_clk),
        .\q1_reg[0]_0 (\q1_reg[0] ),
        .\q1_reg[0]_1 (\q1_reg[0]_0 ),
        .\q1_reg[0]_2 (\q1_reg[0]_1 ),
        .\q1_reg[0]_3 (\q1_reg[0]_2 ),
        .\q1_reg[0]_4 (\q1_reg[0]_3 ),
        .stream_buffer_3_t_q0(stream_buffer_3_t_q0));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram
   (stream_buffer_6_t_q0,
    ap_clk,
    Loop_read_stream_pro_U0_stream_buffer_6_d0,
    \q1_reg[0]_0 ,
    addr0,
    \q1_reg[0]_1 ,
    addr1,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    \q1_reg[0]_4 ,
    Q);
  output stream_buffer_6_t_q0;
  input ap_clk;
  input Loop_read_stream_pro_U0_stream_buffer_6_d0;
  input \q1_reg[0]_0 ;
  input [6:0]addr0;
  input [7:0]\q1_reg[0]_1 ;
  input [0:0]addr1;
  input \q1_reg[0]_2 ;
  input \q1_reg[0]_3 ;
  input \q1_reg[0]_4 ;
  input [0:0]Q;

  wire Loop_read_stream_pro_U0_stream_buffer_6_d0;
  wire [0:0]Q;
  wire [6:0]addr0;
  wire [0:0]addr1;
  wire ap_clk;
  wire q10;
  wire \q1_reg[0]_0 ;
  wire [7:0]\q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_3 ;
  wire \q1_reg[0]_4 ;
  wire ram_reg_0_127_0_0_n_7;
  wire ram_reg_0_127_0_0_n_8;
  wire ram_reg_128_255_0_0_n_7;
  wire ram_reg_128_255_0_0_n_8;
  wire ram_reg_256_383_0_0_n_7;
  wire ram_reg_256_383_0_0_n_8;
  wire ram_reg_384_511_0_0_n_7;
  wire ram_reg_384_511_0_0_n_8;
  wire stream_buffer_6_t_q0;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q1[0]_i_1__2 
       (.I0(ram_reg_384_511_0_0_n_7),
        .I1(ram_reg_256_383_0_0_n_7),
        .I2(\q1_reg[0]_1 [7]),
        .I3(ram_reg_128_255_0_0_n_7),
        .I4(\q1_reg[0]_1 [6]),
        .I5(ram_reg_0_127_0_0_n_7),
        .O(q10));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(q10),
        .Q(stream_buffer_6_t_q0),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_6_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_0_127_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_6_d0),
        .DPO(ram_reg_0_127_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_0_127_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_6_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_128_255_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_6_d0),
        .DPO(ram_reg_128_255_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_128_255_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_6_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_256_383_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_6_d0),
        .DPO(ram_reg_256_383_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_256_383_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_6_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_384_511_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_6_d0),
        .DPO(ram_reg_384_511_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_384_511_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_17
   (stream_buffer_5_t_q0,
    ap_clk,
    Loop_read_stream_pro_U0_stream_buffer_5_d0,
    \q1_reg[0]_0 ,
    addr0,
    \q1_reg[0]_1 ,
    addr1,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    \q1_reg[0]_4 ,
    Q);
  output stream_buffer_5_t_q0;
  input ap_clk;
  input Loop_read_stream_pro_U0_stream_buffer_5_d0;
  input \q1_reg[0]_0 ;
  input [6:0]addr0;
  input [7:0]\q1_reg[0]_1 ;
  input [0:0]addr1;
  input \q1_reg[0]_2 ;
  input \q1_reg[0]_3 ;
  input \q1_reg[0]_4 ;
  input [0:0]Q;

  wire Loop_read_stream_pro_U0_stream_buffer_5_d0;
  wire [0:0]Q;
  wire [6:0]addr0;
  wire [0:0]addr1;
  wire ap_clk;
  wire q10;
  wire \q1_reg[0]_0 ;
  wire [7:0]\q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_3 ;
  wire \q1_reg[0]_4 ;
  wire ram_reg_0_127_0_0_n_7;
  wire ram_reg_0_127_0_0_n_8;
  wire ram_reg_128_255_0_0_n_7;
  wire ram_reg_128_255_0_0_n_8;
  wire ram_reg_256_383_0_0_n_7;
  wire ram_reg_256_383_0_0_n_8;
  wire ram_reg_384_511_0_0_n_7;
  wire ram_reg_384_511_0_0_n_8;
  wire stream_buffer_5_t_q0;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q1[0]_i_1__1 
       (.I0(ram_reg_384_511_0_0_n_7),
        .I1(ram_reg_256_383_0_0_n_7),
        .I2(\q1_reg[0]_1 [7]),
        .I3(ram_reg_128_255_0_0_n_7),
        .I4(\q1_reg[0]_1 [6]),
        .I5(ram_reg_0_127_0_0_n_7),
        .O(q10));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(q10),
        .Q(stream_buffer_5_t_q0),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_5_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_0_127_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_5_d0),
        .DPO(ram_reg_0_127_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_0_127_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_5_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_128_255_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_5_d0),
        .DPO(ram_reg_128_255_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_128_255_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_5_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_256_383_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_5_d0),
        .DPO(ram_reg_256_383_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_256_383_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_5_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_384_511_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_5_d0),
        .DPO(ram_reg_384_511_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_384_511_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_19
   (stream_buffer_4_t_q0,
    ap_clk,
    Loop_read_stream_pro_U0_stream_buffer_4_d0,
    \q1_reg[0]_0 ,
    addr0,
    \q1_reg[0]_1 ,
    addr1,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    \q1_reg[0]_4 ,
    Q);
  output stream_buffer_4_t_q0;
  input ap_clk;
  input Loop_read_stream_pro_U0_stream_buffer_4_d0;
  input \q1_reg[0]_0 ;
  input [6:0]addr0;
  input [7:0]\q1_reg[0]_1 ;
  input [0:0]addr1;
  input \q1_reg[0]_2 ;
  input \q1_reg[0]_3 ;
  input \q1_reg[0]_4 ;
  input [0:0]Q;

  wire Loop_read_stream_pro_U0_stream_buffer_4_d0;
  wire [0:0]Q;
  wire [6:0]addr0;
  wire [0:0]addr1;
  wire ap_clk;
  wire q10;
  wire \q1_reg[0]_0 ;
  wire [7:0]\q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_3 ;
  wire \q1_reg[0]_4 ;
  wire ram_reg_0_127_0_0_n_7;
  wire ram_reg_0_127_0_0_n_8;
  wire ram_reg_128_255_0_0_n_7;
  wire ram_reg_128_255_0_0_n_8;
  wire ram_reg_256_383_0_0_n_7;
  wire ram_reg_256_383_0_0_n_8;
  wire ram_reg_384_511_0_0_n_7;
  wire ram_reg_384_511_0_0_n_8;
  wire stream_buffer_4_t_q0;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q1[0]_i_1__0 
       (.I0(ram_reg_384_511_0_0_n_7),
        .I1(ram_reg_256_383_0_0_n_7),
        .I2(\q1_reg[0]_1 [7]),
        .I3(ram_reg_128_255_0_0_n_7),
        .I4(\q1_reg[0]_1 [6]),
        .I5(ram_reg_0_127_0_0_n_7),
        .O(q10));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(q10),
        .Q(stream_buffer_4_t_q0),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_4_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_0_127_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_4_d0),
        .DPO(ram_reg_0_127_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_0_127_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_4_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_128_255_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_4_d0),
        .DPO(ram_reg_128_255_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_128_255_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_4_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_256_383_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_4_d0),
        .DPO(ram_reg_256_383_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_256_383_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_4_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_384_511_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_4_d0),
        .DPO(ram_reg_384_511_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_384_511_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "huffman_encoding_wdI_memcore_ram" *) 
module design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_21
   (stream_buffer_3_t_q0,
    ap_clk,
    Loop_read_stream_pro_U0_stream_buffer_3_d0,
    \q1_reg[0]_0 ,
    addr0,
    \q1_reg[0]_1 ,
    addr1,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    \q1_reg[0]_4 ,
    Q);
  output stream_buffer_3_t_q0;
  input ap_clk;
  input Loop_read_stream_pro_U0_stream_buffer_3_d0;
  input \q1_reg[0]_0 ;
  input [6:0]addr0;
  input [7:0]\q1_reg[0]_1 ;
  input [0:0]addr1;
  input \q1_reg[0]_2 ;
  input \q1_reg[0]_3 ;
  input \q1_reg[0]_4 ;
  input [0:0]Q;

  wire Loop_read_stream_pro_U0_stream_buffer_3_d0;
  wire [0:0]Q;
  wire [6:0]addr0;
  wire [0:0]addr1;
  wire ap_clk;
  wire q10;
  wire \q1_reg[0]_0 ;
  wire [7:0]\q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_3 ;
  wire \q1_reg[0]_4 ;
  wire ram_reg_0_127_0_0_n_7;
  wire ram_reg_0_127_0_0_n_8;
  wire ram_reg_128_255_0_0_n_7;
  wire ram_reg_128_255_0_0_n_8;
  wire ram_reg_256_383_0_0_n_7;
  wire ram_reg_256_383_0_0_n_8;
  wire ram_reg_384_511_0_0_n_7;
  wire ram_reg_384_511_0_0_n_8;
  wire stream_buffer_3_t_q0;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q1[0]_i_1 
       (.I0(ram_reg_384_511_0_0_n_7),
        .I1(ram_reg_256_383_0_0_n_7),
        .I2(\q1_reg[0]_1 [7]),
        .I3(ram_reg_128_255_0_0_n_7),
        .I4(\q1_reg[0]_1 [6]),
        .I5(ram_reg_0_127_0_0_n_7),
        .O(q10));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(q10),
        .Q(stream_buffer_3_t_q0),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_3_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_0_127_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_3_d0),
        .DPO(ram_reg_0_127_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_0_127_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_3_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_128_255_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_3_d0),
        .DPO(ram_reg_128_255_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_128_255_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_3_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_256_383_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_3_d0),
        .DPO(ram_reg_256_383_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_256_383_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "stream_buffer_3_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D ram_reg_384_511_0_0
       (.A(addr0),
        .D(Loop_read_stream_pro_U0_stream_buffer_3_d0),
        .DPO(ram_reg_384_511_0_0_n_7),
        .DPRA({\q1_reg[0]_1 [5:0],addr1}),
        .SPO(ram_reg_384_511_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\q1_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf
   (Q,
    full_n_reg,
    symbol_histogram_TREADY,
    symbol_histogram_TVALID,
    ap_enable_reg_pp0_iter0,
    \ireg_reg[48]_0 ,
    \ireg_reg[48]_1 ,
    ap_rst_n,
    stream_buffer_0_chan_full_n,
    icmp_ln25_reg_248,
    \ireg_reg[48]_2 ,
    \ireg_reg[48]_3 ,
    D,
    E,
    ap_clk);
  output [0:0]Q;
  output full_n_reg;
  output symbol_histogram_TREADY;
  output [41:0]symbol_histogram_TVALID;
  input ap_enable_reg_pp0_iter0;
  input \ireg_reg[48]_0 ;
  input [0:0]\ireg_reg[48]_1 ;
  input ap_rst_n;
  input stream_buffer_0_chan_full_n;
  input icmp_ln25_reg_248;
  input \ireg_reg[48]_2 ;
  input [0:0]\ireg_reg[48]_3 ;
  input [41:0]D;
  input [0:0]E;
  input ap_clk;

  wire [41:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n;
  wire full_n_reg;
  wire icmp_ln25_reg_248;
  wire \ireg[48]_i_1_n_7 ;
  wire \ireg_reg[48]_0 ;
  wire [0:0]\ireg_reg[48]_1 ;
  wire \ireg_reg[48]_2 ;
  wire [0:0]\ireg_reg[48]_3 ;
  wire \ireg_reg_n_7_[0] ;
  wire \ireg_reg_n_7_[10] ;
  wire \ireg_reg_n_7_[11] ;
  wire \ireg_reg_n_7_[12] ;
  wire \ireg_reg_n_7_[13] ;
  wire \ireg_reg_n_7_[14] ;
  wire \ireg_reg_n_7_[15] ;
  wire \ireg_reg_n_7_[16] ;
  wire \ireg_reg_n_7_[17] ;
  wire \ireg_reg_n_7_[18] ;
  wire \ireg_reg_n_7_[19] ;
  wire \ireg_reg_n_7_[1] ;
  wire \ireg_reg_n_7_[20] ;
  wire \ireg_reg_n_7_[21] ;
  wire \ireg_reg_n_7_[22] ;
  wire \ireg_reg_n_7_[23] ;
  wire \ireg_reg_n_7_[24] ;
  wire \ireg_reg_n_7_[25] ;
  wire \ireg_reg_n_7_[26] ;
  wire \ireg_reg_n_7_[27] ;
  wire \ireg_reg_n_7_[28] ;
  wire \ireg_reg_n_7_[29] ;
  wire \ireg_reg_n_7_[2] ;
  wire \ireg_reg_n_7_[30] ;
  wire \ireg_reg_n_7_[31] ;
  wire \ireg_reg_n_7_[32] ;
  wire \ireg_reg_n_7_[33] ;
  wire \ireg_reg_n_7_[34] ;
  wire \ireg_reg_n_7_[35] ;
  wire \ireg_reg_n_7_[36] ;
  wire \ireg_reg_n_7_[37] ;
  wire \ireg_reg_n_7_[38] ;
  wire \ireg_reg_n_7_[39] ;
  wire \ireg_reg_n_7_[3] ;
  wire \ireg_reg_n_7_[40] ;
  wire \ireg_reg_n_7_[4] ;
  wire \ireg_reg_n_7_[5] ;
  wire \ireg_reg_n_7_[6] ;
  wire \ireg_reg_n_7_[7] ;
  wire \ireg_reg_n_7_[8] ;
  wire \ireg_reg_n_7_[9] ;
  wire stream_buffer_0_chan_full_n;
  wire symbol_histogram_TREADY;
  wire [41:0]symbol_histogram_TVALID;

  LUT6 #(
    .INIT(64'h2000AAAAFFFFFFFF)) 
    \ireg[48]_i_1 
       (.I0(Q),
        .I1(full_n_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ireg_reg[48]_0 ),
        .I4(\ireg_reg[48]_1 ),
        .I5(ap_rst_n),
        .O(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\ireg_reg_n_7_[0] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\ireg_reg_n_7_[10] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\ireg_reg_n_7_[11] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\ireg_reg_n_7_[12] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\ireg_reg_n_7_[13] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\ireg_reg_n_7_[14] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\ireg_reg_n_7_[15] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\ireg_reg_n_7_[16] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\ireg_reg_n_7_[17] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\ireg_reg_n_7_[18] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\ireg_reg_n_7_[19] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\ireg_reg_n_7_[1] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\ireg_reg_n_7_[20] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\ireg_reg_n_7_[21] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\ireg_reg_n_7_[22] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\ireg_reg_n_7_[23] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\ireg_reg_n_7_[24] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\ireg_reg_n_7_[25] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\ireg_reg_n_7_[26] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\ireg_reg_n_7_[27] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\ireg_reg_n_7_[28] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\ireg_reg_n_7_[29] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\ireg_reg_n_7_[2] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\ireg_reg_n_7_[30] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\ireg_reg_n_7_[31] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\ireg_reg_n_7_[32] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\ireg_reg_n_7_[33] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\ireg_reg_n_7_[34] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\ireg_reg_n_7_[35] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\ireg_reg_n_7_[36] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\ireg_reg_n_7_[37] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\ireg_reg_n_7_[38] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\ireg_reg_n_7_[39] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\ireg_reg_n_7_[3] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\ireg_reg_n_7_[40] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(Q),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\ireg_reg_n_7_[4] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\ireg_reg_n_7_[5] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\ireg_reg_n_7_[6] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\ireg_reg_n_7_[7] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\ireg_reg_n_7_[8] ),
        .R(\ireg[48]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\ireg_reg_n_7_[9] ),
        .R(\ireg[48]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[0]_i_1 
       (.I0(\ireg_reg_n_7_[0] ),
        .I1(Q),
        .I2(D[0]),
        .O(symbol_histogram_TVALID[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[10]_i_1 
       (.I0(\ireg_reg_n_7_[10] ),
        .I1(Q),
        .I2(D[10]),
        .O(symbol_histogram_TVALID[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[11]_i_1 
       (.I0(\ireg_reg_n_7_[11] ),
        .I1(Q),
        .I2(D[11]),
        .O(symbol_histogram_TVALID[11]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[12]_i_1 
       (.I0(\ireg_reg_n_7_[12] ),
        .I1(Q),
        .I2(D[12]),
        .O(symbol_histogram_TVALID[12]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[13]_i_1 
       (.I0(\ireg_reg_n_7_[13] ),
        .I1(Q),
        .I2(D[13]),
        .O(symbol_histogram_TVALID[13]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[14]_i_1 
       (.I0(\ireg_reg_n_7_[14] ),
        .I1(Q),
        .I2(D[14]),
        .O(symbol_histogram_TVALID[14]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[15]_i_1 
       (.I0(\ireg_reg_n_7_[15] ),
        .I1(Q),
        .I2(D[15]),
        .O(symbol_histogram_TVALID[15]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[16]_i_1 
       (.I0(\ireg_reg_n_7_[16] ),
        .I1(Q),
        .I2(D[16]),
        .O(symbol_histogram_TVALID[16]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[17]_i_1 
       (.I0(\ireg_reg_n_7_[17] ),
        .I1(Q),
        .I2(D[17]),
        .O(symbol_histogram_TVALID[17]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[18]_i_1 
       (.I0(\ireg_reg_n_7_[18] ),
        .I1(Q),
        .I2(D[18]),
        .O(symbol_histogram_TVALID[18]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[19]_i_1 
       (.I0(\ireg_reg_n_7_[19] ),
        .I1(Q),
        .I2(D[19]),
        .O(symbol_histogram_TVALID[19]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[1]_i_1 
       (.I0(\ireg_reg_n_7_[1] ),
        .I1(Q),
        .I2(D[1]),
        .O(symbol_histogram_TVALID[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[20]_i_1 
       (.I0(\ireg_reg_n_7_[20] ),
        .I1(Q),
        .I2(D[20]),
        .O(symbol_histogram_TVALID[20]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[21]_i_1 
       (.I0(\ireg_reg_n_7_[21] ),
        .I1(Q),
        .I2(D[21]),
        .O(symbol_histogram_TVALID[21]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[22]_i_1 
       (.I0(\ireg_reg_n_7_[22] ),
        .I1(Q),
        .I2(D[22]),
        .O(symbol_histogram_TVALID[22]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[23]_i_1 
       (.I0(\ireg_reg_n_7_[23] ),
        .I1(Q),
        .I2(D[23]),
        .O(symbol_histogram_TVALID[23]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[24]_i_1 
       (.I0(\ireg_reg_n_7_[24] ),
        .I1(Q),
        .I2(D[24]),
        .O(symbol_histogram_TVALID[24]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[25]_i_1 
       (.I0(\ireg_reg_n_7_[25] ),
        .I1(Q),
        .I2(D[25]),
        .O(symbol_histogram_TVALID[25]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[26]_i_1 
       (.I0(\ireg_reg_n_7_[26] ),
        .I1(Q),
        .I2(D[26]),
        .O(symbol_histogram_TVALID[26]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[27]_i_1 
       (.I0(\ireg_reg_n_7_[27] ),
        .I1(Q),
        .I2(D[27]),
        .O(symbol_histogram_TVALID[27]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[28]_i_1 
       (.I0(\ireg_reg_n_7_[28] ),
        .I1(Q),
        .I2(D[28]),
        .O(symbol_histogram_TVALID[28]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[29]_i_1 
       (.I0(\ireg_reg_n_7_[29] ),
        .I1(Q),
        .I2(D[29]),
        .O(symbol_histogram_TVALID[29]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[2]_i_1 
       (.I0(\ireg_reg_n_7_[2] ),
        .I1(Q),
        .I2(D[2]),
        .O(symbol_histogram_TVALID[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[30]_i_1 
       (.I0(\ireg_reg_n_7_[30] ),
        .I1(Q),
        .I2(D[30]),
        .O(symbol_histogram_TVALID[30]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[31]_i_1 
       (.I0(\ireg_reg_n_7_[31] ),
        .I1(Q),
        .I2(D[31]),
        .O(symbol_histogram_TVALID[31]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[32]_i_1 
       (.I0(\ireg_reg_n_7_[32] ),
        .I1(Q),
        .I2(D[32]),
        .O(symbol_histogram_TVALID[32]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[33]_i_1 
       (.I0(\ireg_reg_n_7_[33] ),
        .I1(Q),
        .I2(D[33]),
        .O(symbol_histogram_TVALID[33]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[34]_i_1 
       (.I0(\ireg_reg_n_7_[34] ),
        .I1(Q),
        .I2(D[34]),
        .O(symbol_histogram_TVALID[34]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[35]_i_1 
       (.I0(\ireg_reg_n_7_[35] ),
        .I1(Q),
        .I2(D[35]),
        .O(symbol_histogram_TVALID[35]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[36]_i_1 
       (.I0(\ireg_reg_n_7_[36] ),
        .I1(Q),
        .I2(D[36]),
        .O(symbol_histogram_TVALID[36]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[37]_i_1 
       (.I0(\ireg_reg_n_7_[37] ),
        .I1(Q),
        .I2(D[37]),
        .O(symbol_histogram_TVALID[37]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[38]_i_1 
       (.I0(\ireg_reg_n_7_[38] ),
        .I1(Q),
        .I2(D[38]),
        .O(symbol_histogram_TVALID[38]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[39]_i_1 
       (.I0(\ireg_reg_n_7_[39] ),
        .I1(Q),
        .I2(D[39]),
        .O(symbol_histogram_TVALID[39]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[3]_i_1 
       (.I0(\ireg_reg_n_7_[3] ),
        .I1(Q),
        .I2(D[3]),
        .O(symbol_histogram_TVALID[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[40]_i_1 
       (.I0(\ireg_reg_n_7_[40] ),
        .I1(Q),
        .I2(D[40]),
        .O(symbol_histogram_TVALID[40]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \odata[48]_i_2 
       (.I0(D[41]),
        .I1(Q),
        .O(symbol_histogram_TVALID[41]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[4]_i_1 
       (.I0(\ireg_reg_n_7_[4] ),
        .I1(Q),
        .I2(D[4]),
        .O(symbol_histogram_TVALID[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[5]_i_1 
       (.I0(\ireg_reg_n_7_[5] ),
        .I1(Q),
        .I2(D[5]),
        .O(symbol_histogram_TVALID[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[6]_i_1 
       (.I0(\ireg_reg_n_7_[6] ),
        .I1(Q),
        .I2(D[6]),
        .O(symbol_histogram_TVALID[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[7]_i_1 
       (.I0(\ireg_reg_n_7_[7] ),
        .I1(Q),
        .I2(D[7]),
        .O(symbol_histogram_TVALID[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[8]_i_1 
       (.I0(\ireg_reg_n_7_[8] ),
        .I1(Q),
        .I2(D[8]),
        .O(symbol_histogram_TVALID[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[9]_i_1 
       (.I0(\ireg_reg_n_7_[9] ),
        .I1(Q),
        .I2(D[9]),
        .O(symbol_histogram_TVALID[9]));
  LUT4 #(
    .INIT(16'h10FF)) 
    ram_reg_i_5__6
       (.I0(stream_buffer_0_chan_full_n),
        .I1(icmp_ln25_reg_248),
        .I2(\ireg_reg[48]_2 ),
        .I3(\ireg_reg[48]_3 ),
        .O(full_n_reg));
  LUT3 #(
    .INIT(8'h08)) 
    symbol_histogram_TREADY_INST_0
       (.I0(D[41]),
        .I1(ap_rst_n),
        .I2(Q),
        .O(symbol_histogram_TREADY));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized0
   (D,
    Q,
    \ireg_reg[6]_0 ,
    SR,
    E,
    ap_clk);
  output [6:0]D;
  output [0:0]Q;
  input [6:0]\ireg_reg[6]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [6:0]\ireg_reg[6]_0 ;
  wire \ireg_reg_n_7_[0] ;
  wire \ireg_reg_n_7_[1] ;
  wire \ireg_reg_n_7_[2] ;
  wire \ireg_reg_n_7_[3] ;
  wire \ireg_reg_n_7_[4] ;
  wire \ireg_reg_n_7_[5] ;

  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[6]_0 [0]),
        .Q(\ireg_reg_n_7_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[6]_0 [1]),
        .Q(\ireg_reg_n_7_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[6]_0 [2]),
        .Q(\ireg_reg_n_7_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[6]_0 [3]),
        .Q(\ireg_reg_n_7_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[6]_0 [4]),
        .Q(\ireg_reg_n_7_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[6]_0 [5]),
        .Q(\ireg_reg_n_7_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[6]_0 [6]),
        .Q(Q),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[0]_i_1__1 
       (.I0(\ireg_reg_n_7_[0] ),
        .I1(Q),
        .I2(\ireg_reg[6]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[1]_i_1__1 
       (.I0(\ireg_reg_n_7_[1] ),
        .I1(Q),
        .I2(\ireg_reg[6]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[2]_i_1__1 
       (.I0(\ireg_reg_n_7_[2] ),
        .I1(Q),
        .I2(\ireg_reg[6]_0 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[3]_i_1__1 
       (.I0(\ireg_reg_n_7_[3] ),
        .I1(Q),
        .I2(\ireg_reg[6]_0 [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[4]_i_1__1 
       (.I0(\ireg_reg_n_7_[4] ),
        .I1(Q),
        .I2(\ireg_reg[6]_0 [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[5]_i_1__1 
       (.I0(\ireg_reg_n_7_[5] ),
        .I1(Q),
        .I2(\ireg_reg[6]_0 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \odata[6]_i_2__0 
       (.I0(\ireg_reg[6]_0 [6]),
        .I1(Q),
        .O(D[6]));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized0_71
   (D,
    Q,
    \ireg_reg[6]_0 ,
    SR,
    E,
    ap_clk);
  output [6:0]D;
  output [0:0]Q;
  input [6:0]\ireg_reg[6]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [6:0]\ireg_reg[6]_0 ;
  wire \ireg_reg_n_7_[0] ;
  wire \ireg_reg_n_7_[1] ;
  wire \ireg_reg_n_7_[2] ;
  wire \ireg_reg_n_7_[3] ;
  wire \ireg_reg_n_7_[4] ;
  wire \ireg_reg_n_7_[5] ;

  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[6]_0 [0]),
        .Q(\ireg_reg_n_7_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[6]_0 [1]),
        .Q(\ireg_reg_n_7_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[6]_0 [2]),
        .Q(\ireg_reg_n_7_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[6]_0 [3]),
        .Q(\ireg_reg_n_7_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[6]_0 [4]),
        .Q(\ireg_reg_n_7_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[6]_0 [5]),
        .Q(\ireg_reg_n_7_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[6]_0 [6]),
        .Q(Q),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[0]_i_1__0 
       (.I0(\ireg_reg_n_7_[0] ),
        .I1(Q),
        .I2(\ireg_reg[6]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[1]_i_1__0 
       (.I0(\ireg_reg_n_7_[1] ),
        .I1(Q),
        .I2(\ireg_reg[6]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[2]_i_1__0 
       (.I0(\ireg_reg_n_7_[2] ),
        .I1(Q),
        .I2(\ireg_reg[6]_0 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[3]_i_1__0 
       (.I0(\ireg_reg_n_7_[3] ),
        .I1(Q),
        .I2(\ireg_reg[6]_0 [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[4]_i_1__0 
       (.I0(\ireg_reg_n_7_[4] ),
        .I1(Q),
        .I2(\ireg_reg[6]_0 [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[5]_i_1__0 
       (.I0(\ireg_reg_n_7_[5] ),
        .I1(Q),
        .I2(\ireg_reg[6]_0 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \odata[6]_i_2 
       (.I0(\ireg_reg[6]_0 [6]),
        .I1(Q),
        .O(D[6]));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized1
   (p_0_in,
    \ireg_reg[0]_0 ,
    encoding_TVALID_int,
    ap_rst_n,
    encoding_TREADY,
    \ireg_reg[1]_0 ,
    result_user_V_reg_571,
    ap_clk);
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input encoding_TVALID_int;
  input ap_rst_n;
  input encoding_TREADY;
  input \ireg_reg[1]_0 ;
  input result_user_V_reg_571;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire \ireg[0]_i_1_n_7 ;
  wire \ireg[1]_i_1_n_7 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[1]_0 ;
  wire p_0_in;
  wire result_user_V_reg_571;

  LUT6 #(
    .INIT(64'h00A0A0C000A000A0)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg[0]_0 ),
        .I1(result_user_V_reg_571),
        .I2(ap_rst_n),
        .I3(p_0_in),
        .I4(encoding_TREADY),
        .I5(\ireg_reg[1]_0 ),
        .O(\ireg[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h00C80000)) 
    \ireg[1]_i_1 
       (.I0(encoding_TVALID_int),
        .I1(ap_rst_n),
        .I2(p_0_in),
        .I3(encoding_TREADY),
        .I4(\ireg_reg[1]_0 ),
        .O(\ireg[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_7 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_7 ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized1_54
   (p_0_in,
    \ireg_reg[0]_0 ,
    encoding_TVALID_int,
    ap_rst_n,
    encoding_TREADY,
    \ireg_reg[1]_0 ,
    result_last_V_reg_576,
    ap_clk);
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input encoding_TVALID_int;
  input ap_rst_n;
  input encoding_TREADY;
  input \ireg_reg[1]_0 ;
  input result_last_V_reg_576;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire \ireg[0]_i_1_n_7 ;
  wire \ireg[1]_i_1_n_7 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[1]_0 ;
  wire p_0_in;
  wire result_last_V_reg_576;

  LUT6 #(
    .INIT(64'h00A0A0C000A000A0)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg[0]_0 ),
        .I1(result_last_V_reg_576),
        .I2(ap_rst_n),
        .I3(p_0_in),
        .I4(encoding_TREADY),
        .I5(\ireg_reg[1]_0 ),
        .O(\ireg[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h00C80000)) 
    \ireg[1]_i_1 
       (.I0(encoding_TVALID_int),
        .I1(ap_rst_n),
        .I2(p_0_in),
        .I3(encoding_TREADY),
        .I4(\ireg_reg[1]_0 ),
        .O(\ireg[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_7 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_7 ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized1_58
   (p_0_in,
    \ireg_reg[0]_0 ,
    encoding_TVALID_int,
    ap_rst_n,
    encoding_TREADY,
    \ireg_reg[1]_0 ,
    result_id_V_reg_581,
    ap_clk);
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input encoding_TVALID_int;
  input ap_rst_n;
  input encoding_TREADY;
  input \ireg_reg[1]_0 ;
  input result_id_V_reg_581;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire \ireg[0]_i_1_n_7 ;
  wire \ireg[1]_i_1_n_7 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[1]_0 ;
  wire p_0_in;
  wire result_id_V_reg_581;

  LUT6 #(
    .INIT(64'h00A0A0C000A000A0)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg[0]_0 ),
        .I1(result_id_V_reg_581),
        .I2(ap_rst_n),
        .I3(p_0_in),
        .I4(encoding_TREADY),
        .I5(\ireg_reg[1]_0 ),
        .O(\ireg[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h00C80000)) 
    \ireg[1]_i_1 
       (.I0(encoding_TVALID_int),
        .I1(ap_rst_n),
        .I2(p_0_in),
        .I3(encoding_TREADY),
        .I4(\ireg_reg[1]_0 ),
        .O(\ireg[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_7 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_7 ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized1_60
   (p_0_in,
    \ireg_reg[0]_0 ,
    encoding_TVALID_int,
    ap_rst_n,
    encoding_TREADY,
    \ireg_reg[1]_0 ,
    result_dest_V_reg_586,
    ap_clk);
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input encoding_TVALID_int;
  input ap_rst_n;
  input encoding_TREADY;
  input \ireg_reg[1]_0 ;
  input result_dest_V_reg_586;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire \ireg[0]_i_1_n_7 ;
  wire \ireg[1]_i_1_n_7 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[1]_0 ;
  wire p_0_in;
  wire result_dest_V_reg_586;

  LUT6 #(
    .INIT(64'h00A0A0C000A000A0)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg[0]_0 ),
        .I1(result_dest_V_reg_586),
        .I2(ap_rst_n),
        .I3(p_0_in),
        .I4(encoding_TREADY),
        .I5(\ireg_reg[1]_0 ),
        .O(\ireg[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h00C80000)) 
    \ireg[1]_i_1 
       (.I0(encoding_TVALID_int),
        .I1(ap_rst_n),
        .I2(p_0_in),
        .I3(encoding_TREADY),
        .I4(\ireg_reg[1]_0 ),
        .O(\ireg[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_7 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_7 ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized1_67
   (ap_rst_n_0,
    p_0_in,
    \ireg_reg[0]_0 ,
    \odata_reg[1] ,
    ap_rst_n,
    \odata_reg[1]_0 ,
    symbol_histogram_TVALID,
    \odata_reg[1]_1 ,
    ireg01_out,
    symbol_histogram_TUSER,
    \ireg_reg[0]_1 ,
    ap_clk);
  output ap_rst_n_0;
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input \odata_reg[1] ;
  input ap_rst_n;
  input \odata_reg[1]_0 ;
  input symbol_histogram_TVALID;
  input \odata_reg[1]_1 ;
  input ireg01_out;
  input [0:0]symbol_histogram_TUSER;
  input \ireg_reg[0]_1 ;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ireg01_out;
  wire \ireg[0]_i_1_n_7 ;
  wire \ireg[1]_i_1_n_7 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[0]_1 ;
  wire \odata_reg[1] ;
  wire \odata_reg[1]_0 ;
  wire \odata_reg[1]_1 ;
  wire p_0_in;
  wire [0:0]symbol_histogram_TUSER;
  wire symbol_histogram_TVALID;

  LUT4 #(
    .INIT(16'h00E2)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg[0]_0 ),
        .I1(ireg01_out),
        .I2(symbol_histogram_TUSER),
        .I3(\ireg_reg[0]_1 ),
        .O(\ireg[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hEE0E000000000000)) 
    \ireg[1]_i_1 
       (.I0(symbol_histogram_TVALID),
        .I1(p_0_in),
        .I2(\odata_reg[1]_0 ),
        .I3(\odata_reg[1] ),
        .I4(\odata_reg[1]_1 ),
        .I5(ap_rst_n),
        .O(\ireg[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_7 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_7 ),
        .Q(p_0_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFF00)) 
    \odata[1]_i_1__8 
       (.I0(\odata_reg[1] ),
        .I1(ap_rst_n),
        .I2(\odata_reg[1]_0 ),
        .I3(symbol_histogram_TVALID),
        .I4(p_0_in),
        .I5(\odata_reg[1]_1 ),
        .O(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized1_69
   (ap_rst_n_0,
    p_0_in,
    \ireg_reg[0]_0 ,
    \odata_reg[1] ,
    ap_rst_n,
    \odata_reg[1]_0 ,
    symbol_histogram_TVALID,
    \odata_reg[1]_1 ,
    ireg01_out,
    symbol_histogram_TLAST,
    \ireg_reg[0]_1 ,
    ap_clk);
  output ap_rst_n_0;
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input \odata_reg[1] ;
  input ap_rst_n;
  input \odata_reg[1]_0 ;
  input symbol_histogram_TVALID;
  input \odata_reg[1]_1 ;
  input ireg01_out;
  input [0:0]symbol_histogram_TLAST;
  input \ireg_reg[0]_1 ;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ireg01_out;
  wire \ireg[0]_i_1_n_7 ;
  wire \ireg[1]_i_1_n_7 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[0]_1 ;
  wire \odata_reg[1] ;
  wire \odata_reg[1]_0 ;
  wire \odata_reg[1]_1 ;
  wire p_0_in;
  wire [0:0]symbol_histogram_TLAST;
  wire symbol_histogram_TVALID;

  LUT4 #(
    .INIT(16'h00E2)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg[0]_0 ),
        .I1(ireg01_out),
        .I2(symbol_histogram_TLAST),
        .I3(\ireg_reg[0]_1 ),
        .O(\ireg[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hEE0E000000000000)) 
    \ireg[1]_i_1 
       (.I0(symbol_histogram_TVALID),
        .I1(p_0_in),
        .I2(\odata_reg[1]_0 ),
        .I3(\odata_reg[1] ),
        .I4(\odata_reg[1]_1 ),
        .I5(ap_rst_n),
        .O(\ireg[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_7 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_7 ),
        .Q(p_0_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFF00)) 
    \odata[1]_i_1__7 
       (.I0(\odata_reg[1] ),
        .I1(ap_rst_n),
        .I2(\odata_reg[1]_0 ),
        .I3(symbol_histogram_TVALID),
        .I4(p_0_in),
        .I5(\odata_reg[1]_1 ),
        .O(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized1_73
   (ap_rst_n_0,
    p_0_in,
    \ireg_reg[0]_0 ,
    \odata_reg[1] ,
    ap_rst_n,
    \odata_reg[1]_0 ,
    symbol_histogram_TVALID,
    \odata_reg[1]_1 ,
    ireg01_out,
    symbol_histogram_TID,
    \ireg_reg[0]_1 ,
    ap_clk);
  output ap_rst_n_0;
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input \odata_reg[1] ;
  input ap_rst_n;
  input \odata_reg[1]_0 ;
  input symbol_histogram_TVALID;
  input \odata_reg[1]_1 ;
  input ireg01_out;
  input [0:0]symbol_histogram_TID;
  input \ireg_reg[0]_1 ;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ireg01_out;
  wire \ireg[0]_i_1_n_7 ;
  wire \ireg[1]_i_1_n_7 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[0]_1 ;
  wire \odata_reg[1] ;
  wire \odata_reg[1]_0 ;
  wire \odata_reg[1]_1 ;
  wire p_0_in;
  wire [0:0]symbol_histogram_TID;
  wire symbol_histogram_TVALID;

  LUT4 #(
    .INIT(16'h00E2)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg[0]_0 ),
        .I1(ireg01_out),
        .I2(symbol_histogram_TID),
        .I3(\ireg_reg[0]_1 ),
        .O(\ireg[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hEE0E000000000000)) 
    \ireg[1]_i_1 
       (.I0(symbol_histogram_TVALID),
        .I1(p_0_in),
        .I2(\odata_reg[1]_0 ),
        .I3(\odata_reg[1] ),
        .I4(\odata_reg[1]_1 ),
        .I5(ap_rst_n),
        .O(\ireg[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_7 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_7 ),
        .Q(p_0_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFF00)) 
    \odata[1]_i_1__6 
       (.I0(\odata_reg[1] ),
        .I1(ap_rst_n),
        .I2(\odata_reg[1]_0 ),
        .I3(symbol_histogram_TVALID),
        .I4(p_0_in),
        .I5(\odata_reg[1]_1 ),
        .O(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized1_75
   (ap_rst_n_0,
    \i_0_i_reg_177_reg[5] ,
    p_0_in,
    \ireg_reg[0]_0 ,
    \odata_reg[1] ,
    ap_rst_n,
    symbol_histogram_TVALID,
    \odata_reg[1]_0 ,
    Q,
    ireg01_out,
    symbol_histogram_TDEST,
    \ireg_reg[0]_1 ,
    ap_clk);
  output ap_rst_n_0;
  output \i_0_i_reg_177_reg[5] ;
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input \odata_reg[1] ;
  input ap_rst_n;
  input symbol_histogram_TVALID;
  input \odata_reg[1]_0 ;
  input [8:0]Q;
  input ireg01_out;
  input [0:0]symbol_histogram_TDEST;
  input \ireg_reg[0]_1 ;
  input ap_clk;

  wire [8:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \i_0_i_reg_177_reg[5] ;
  wire ireg01_out;
  wire \ireg[0]_i_1_n_7 ;
  wire \ireg[1]_i_1_n_7 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[0]_1 ;
  wire \odata_reg[1] ;
  wire \odata_reg[1]_0 ;
  wire p_0_in;
  wire ram_reg_i_6__6_n_7;
  wire [0:0]symbol_histogram_TDEST;
  wire symbol_histogram_TVALID;

  LUT4 #(
    .INIT(16'h00E2)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg[0]_0 ),
        .I1(ireg01_out),
        .I2(symbol_histogram_TDEST),
        .I3(\ireg_reg[0]_1 ),
        .O(\ireg[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hEE0E000000000000)) 
    \ireg[1]_i_1 
       (.I0(symbol_histogram_TVALID),
        .I1(p_0_in),
        .I2(\i_0_i_reg_177_reg[5] ),
        .I3(\odata_reg[1] ),
        .I4(\odata_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(\ireg[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_7 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_7 ),
        .Q(p_0_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFF00)) 
    \odata[1]_i_1__5 
       (.I0(\odata_reg[1] ),
        .I1(ap_rst_n),
        .I2(\i_0_i_reg_177_reg[5] ),
        .I3(symbol_histogram_TVALID),
        .I4(p_0_in),
        .I5(\odata_reg[1]_0 ),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_3__6
       (.I0(ram_reg_i_6__6_n_7),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\i_0_i_reg_177_reg[5] ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    ram_reg_i_6__6
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(ram_reg_i_6__6_n_7));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized2
   (E,
    Q,
    encoding_TVALID_int,
    \ap_CS_fsm_reg[6] ,
    D,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    \ap_CS_fsm_reg[7] ,
    count,
    ap_rst_n,
    \count_reg[1] ,
    \ap_CS_fsm_reg[3] ,
    \count_reg[0] ,
    \count_reg[0]_0 ,
    encoding_TREADY,
    \ireg_reg[26]_0 ,
    \odata_reg[4] ,
    \odata_reg[4]_0 ,
    \ireg_reg[32]_0 ,
    \ireg_reg[32]_1 ,
    ap_clk);
  output [0:0]E;
  output [0:0]Q;
  output encoding_TVALID_int;
  output \ap_CS_fsm_reg[6] ;
  output [27:0]D;
  output [0:0]\ap_CS_fsm_reg[6]_0 ;
  output [0:0]\ap_CS_fsm_reg[6]_1 ;
  output [2:0]\ap_CS_fsm_reg[7] ;
  output [0:0]count;
  input ap_rst_n;
  input \count_reg[1] ;
  input [3:0]\ap_CS_fsm_reg[3] ;
  input \count_reg[0] ;
  input \count_reg[0]_0 ;
  input encoding_TREADY;
  input [26:0]\ireg_reg[26]_0 ;
  input [0:0]\odata_reg[4] ;
  input [0:0]\odata_reg[4]_0 ;
  input [0:0]\ireg_reg[32]_0 ;
  input [0:0]\ireg_reg[32]_1 ;
  input ap_clk;

  wire [27:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[6] ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire [0:0]\ap_CS_fsm_reg[6]_1 ;
  wire [2:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]count;
  wire \count[0]_i_2__2_n_7 ;
  wire \count_reg[0] ;
  wire \count_reg[0]_0 ;
  wire \count_reg[1] ;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire \ireg[32]_i_1_n_7 ;
  wire [26:0]\ireg_reg[26]_0 ;
  wire [0:0]\ireg_reg[32]_0 ;
  wire [0:0]\ireg_reg[32]_1 ;
  wire \ireg_reg_n_7_[0] ;
  wire \ireg_reg_n_7_[10] ;
  wire \ireg_reg_n_7_[11] ;
  wire \ireg_reg_n_7_[12] ;
  wire \ireg_reg_n_7_[13] ;
  wire \ireg_reg_n_7_[14] ;
  wire \ireg_reg_n_7_[15] ;
  wire \ireg_reg_n_7_[16] ;
  wire \ireg_reg_n_7_[17] ;
  wire \ireg_reg_n_7_[18] ;
  wire \ireg_reg_n_7_[19] ;
  wire \ireg_reg_n_7_[1] ;
  wire \ireg_reg_n_7_[20] ;
  wire \ireg_reg_n_7_[21] ;
  wire \ireg_reg_n_7_[22] ;
  wire \ireg_reg_n_7_[23] ;
  wire \ireg_reg_n_7_[24] ;
  wire \ireg_reg_n_7_[25] ;
  wire \ireg_reg_n_7_[26] ;
  wire \ireg_reg_n_7_[2] ;
  wire \ireg_reg_n_7_[3] ;
  wire \ireg_reg_n_7_[4] ;
  wire \ireg_reg_n_7_[5] ;
  wire \ireg_reg_n_7_[6] ;
  wire \ireg_reg_n_7_[7] ;
  wire \ireg_reg_n_7_[8] ;
  wire \ireg_reg_n_7_[9] ;
  wire [0:0]\odata_reg[4] ;
  wire [0:0]\odata_reg[4]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFFA2)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(\ap_CS_fsm_reg[3] [3]),
        .I1(Q),
        .I2(\count_reg[1] ),
        .I3(\ap_CS_fsm_reg[3] [0]),
        .O(\ap_CS_fsm_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \ap_CS_fsm[6]_i_1__2 
       (.I0(\ap_CS_fsm_reg[3] [2]),
        .I1(Q),
        .I2(\count_reg[1] ),
        .I3(\ap_CS_fsm_reg[3] [1]),
        .O(\ap_CS_fsm_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_CS_fsm[7]_i_1__1 
       (.I0(\ap_CS_fsm_reg[3] [3]),
        .I1(\count_reg[1] ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[3] [2]),
        .O(\ap_CS_fsm_reg[7] [2]));
  LUT6 #(
    .INIT(64'h88B8B8B888888888)) 
    \count[0]_i_1__3 
       (.I0(\count[0]_i_2__2_n_7 ),
        .I1(\ap_CS_fsm_reg[3] [2]),
        .I2(\count_reg[0] ),
        .I3(\count_reg[0]_0 ),
        .I4(encoding_TREADY),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'h44CC4ECE00000000)) 
    \count[0]_i_2__2 
       (.I0(\count_reg[0]_0 ),
        .I1(\count_reg[0] ),
        .I2(\count_reg[1] ),
        .I3(encoding_TREADY),
        .I4(Q),
        .I5(ap_rst_n),
        .O(\count[0]_i_2__2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFBBBBBBBB)) 
    \count[1]_i_1__3 
       (.I0(encoding_TREADY),
        .I1(\count_reg[0] ),
        .I2(Q),
        .I3(\count_reg[1] ),
        .I4(\ap_CS_fsm_reg[3] [2]),
        .I5(\count_reg[0]_0 ),
        .O(count));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \i1_0_reg_280[8]_i_1 
       (.I0(ap_rst_n),
        .I1(\count_reg[1] ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[3] [3]),
        .O(E));
  LUT4 #(
    .INIT(16'h8AFF)) 
    \ireg[32]_i_1 
       (.I0(Q),
        .I1(encoding_TREADY),
        .I2(\ireg_reg[32]_0 ),
        .I3(ap_rst_n),
        .O(\ireg[32]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ireg[32]_i_3 
       (.I0(ap_rst_n),
        .I1(\count_reg[1] ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[3] [2]),
        .O(encoding_TVALID_int));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [0]),
        .Q(\ireg_reg_n_7_[0] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [10]),
        .Q(\ireg_reg_n_7_[10] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [11]),
        .Q(\ireg_reg_n_7_[11] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [12]),
        .Q(\ireg_reg_n_7_[12] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [13]),
        .Q(\ireg_reg_n_7_[13] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [14]),
        .Q(\ireg_reg_n_7_[14] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [15]),
        .Q(\ireg_reg_n_7_[15] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [16]),
        .Q(\ireg_reg_n_7_[16] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[17] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [17]),
        .Q(\ireg_reg_n_7_[17] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[18] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [18]),
        .Q(\ireg_reg_n_7_[18] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[19] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [19]),
        .Q(\ireg_reg_n_7_[19] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [1]),
        .Q(\ireg_reg_n_7_[1] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[20] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [20]),
        .Q(\ireg_reg_n_7_[20] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[21] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [21]),
        .Q(\ireg_reg_n_7_[21] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[22] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [22]),
        .Q(\ireg_reg_n_7_[22] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[23] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [23]),
        .Q(\ireg_reg_n_7_[23] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[24] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [24]),
        .Q(\ireg_reg_n_7_[24] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[25] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [25]),
        .Q(\ireg_reg_n_7_[25] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[26] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [26]),
        .Q(\ireg_reg_n_7_[26] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [2]),
        .Q(\ireg_reg_n_7_[2] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[32] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(encoding_TVALID_int),
        .Q(Q),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [3]),
        .Q(\ireg_reg_n_7_[3] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [4]),
        .Q(\ireg_reg_n_7_[4] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [5]),
        .Q(\ireg_reg_n_7_[5] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [6]),
        .Q(\ireg_reg_n_7_[6] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [7]),
        .Q(\ireg_reg_n_7_[7] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [8]),
        .Q(\ireg_reg_n_7_[8] ),
        .R(\ireg[32]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(\ireg_reg[32]_1 ),
        .D(\ireg_reg[26]_0 [9]),
        .Q(\ireg_reg_n_7_[9] ),
        .R(\ireg[32]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[0]_i_1__2 
       (.I0(\ireg_reg[26]_0 [0]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[10]_i_1__0 
       (.I0(\ireg_reg[26]_0 [10]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[11]_i_1__0 
       (.I0(\ireg_reg[26]_0 [11]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[12]_i_1__0 
       (.I0(\ireg_reg[26]_0 [12]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[13]_i_1__0 
       (.I0(\ireg_reg[26]_0 [13]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[14]_i_1__0 
       (.I0(\ireg_reg_n_7_[14] ),
        .I1(Q),
        .I2(\ireg_reg[26]_0 [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[15]_i_1__0 
       (.I0(\ireg_reg_n_7_[15] ),
        .I1(Q),
        .I2(\ireg_reg[26]_0 [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[16]_i_1__0 
       (.I0(\ireg_reg[26]_0 [16]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[16] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[17]_i_1__0 
       (.I0(\ireg_reg[26]_0 [17]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[17] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[18]_i_1__0 
       (.I0(\ireg_reg[26]_0 [18]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[18] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[19]_i_1__0 
       (.I0(\ireg_reg_n_7_[19] ),
        .I1(Q),
        .I2(\ireg_reg[26]_0 [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[1]_i_1__2 
       (.I0(\ireg_reg[26]_0 [1]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[20]_i_1__0 
       (.I0(\ireg_reg_n_7_[20] ),
        .I1(Q),
        .I2(\ireg_reg[26]_0 [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[21]_i_1__0 
       (.I0(\ireg_reg_n_7_[21] ),
        .I1(Q),
        .I2(\ireg_reg[26]_0 [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[22]_i_1__0 
       (.I0(\ireg_reg_n_7_[22] ),
        .I1(Q),
        .I2(\ireg_reg[26]_0 [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[23]_i_1__0 
       (.I0(\ireg_reg_n_7_[23] ),
        .I1(Q),
        .I2(\ireg_reg[26]_0 [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[24]_i_1__0 
       (.I0(\ireg_reg_n_7_[24] ),
        .I1(Q),
        .I2(\ireg_reg[26]_0 [24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[25]_i_1__0 
       (.I0(\ireg_reg_n_7_[25] ),
        .I1(Q),
        .I2(\ireg_reg[26]_0 [25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[26]_i_2 
       (.I0(\ireg_reg[26]_0 [26]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[26] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[2]_i_1__2 
       (.I0(\ireg_reg[26]_0 [2]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \odata[32]_i_1__0 
       (.I0(\count_reg[1] ),
        .I1(\ap_CS_fsm_reg[3] [2]),
        .I2(Q),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[3]_i_1__2 
       (.I0(\ireg_reg[26]_0 [3]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[4]_i_1__2 
       (.I0(\ireg_reg[26]_0 [4]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFF02)) 
    \odata[4]_i_1__3 
       (.I0(\ap_CS_fsm_reg[3] [2]),
        .I1(Q),
        .I2(\count_reg[1] ),
        .I3(\odata_reg[4] ),
        .O(\ap_CS_fsm_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFF02)) 
    \odata[4]_i_1__4 
       (.I0(\ap_CS_fsm_reg[3] [2]),
        .I1(Q),
        .I2(\count_reg[1] ),
        .I3(\odata_reg[4]_0 ),
        .O(\ap_CS_fsm_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[5]_i_1__2 
       (.I0(\ireg_reg[26]_0 [5]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[6]_i_1__0 
       (.I0(\ireg_reg[26]_0 [6]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[7]_i_1__0 
       (.I0(\ireg_reg[26]_0 [7]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[8]_i_1__0 
       (.I0(\ireg_reg[26]_0 [8]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[9]_i_1__0 
       (.I0(\ireg_reg[26]_0 [9]),
        .I1(Q),
        .I2(\ireg_reg_n_7_[9] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized3
   (D,
    Q,
    \ireg_reg[4]_0 ,
    SR,
    E,
    ap_clk);
  output [3:0]D;
  output [0:0]Q;
  input [4:0]\ireg_reg[4]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [4:0]\ireg_reg[4]_0 ;
  wire \ireg_reg_n_7_[0] ;
  wire \ireg_reg_n_7_[1] ;
  wire \ireg_reg_n_7_[2] ;
  wire \ireg_reg_n_7_[3] ;

  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[4]_0 [0]),
        .Q(\ireg_reg_n_7_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[4]_0 [1]),
        .Q(\ireg_reg_n_7_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[4]_0 [2]),
        .Q(\ireg_reg_n_7_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[4]_0 [3]),
        .Q(\ireg_reg_n_7_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[4]_0 [4]),
        .Q(Q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \odata[0]_i_1__4 
       (.I0(Q),
        .I1(\ireg_reg[4]_0 [0]),
        .I2(\ireg_reg_n_7_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \odata[1]_i_1__4 
       (.I0(Q),
        .I1(\ireg_reg[4]_0 [1]),
        .I2(\ireg_reg_n_7_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \odata[2]_i_1__4 
       (.I0(Q),
        .I1(\ireg_reg[4]_0 [2]),
        .I2(\ireg_reg_n_7_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \odata[3]_i_2__0 
       (.I0(Q),
        .I1(\ireg_reg[4]_0 [3]),
        .I2(\ireg_reg_n_7_[3] ),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_1_huffman_encoding_0_1_ibuf__parameterized3_56
   (D,
    Q,
    \ireg_reg[4]_0 ,
    SR,
    E,
    ap_clk);
  output [3:0]D;
  output [0:0]Q;
  input [4:0]\ireg_reg[4]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [4:0]\ireg_reg[4]_0 ;
  wire \ireg_reg_n_7_[0] ;
  wire \ireg_reg_n_7_[1] ;
  wire \ireg_reg_n_7_[2] ;
  wire \ireg_reg_n_7_[3] ;

  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[4]_0 [0]),
        .Q(\ireg_reg_n_7_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[4]_0 [1]),
        .Q(\ireg_reg_n_7_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[4]_0 [2]),
        .Q(\ireg_reg_n_7_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[4]_0 [3]),
        .Q(\ireg_reg_n_7_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[4]_0 [4]),
        .Q(Q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \odata[0]_i_1__3 
       (.I0(Q),
        .I1(\ireg_reg[4]_0 [0]),
        .I2(\ireg_reg_n_7_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \odata[1]_i_1__3 
       (.I0(Q),
        .I1(\ireg_reg[4]_0 [1]),
        .I2(\ireg_reg_n_7_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \odata[2]_i_1__3 
       (.I0(Q),
        .I1(\ireg_reg[4]_0 [2]),
        .I2(\ireg_reg_n_7_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \odata[3]_i_2 
       (.I0(Q),
        .I1(\ireg_reg[4]_0 [3]),
        .I2(\ireg_reg_n_7_[3] ),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf
   (E,
    Loop_read_stream_pro_U0_stream_buffer_0_write,
    \i_0_i_reg_177_reg[6] ,
    \i_0_i_reg_177_reg[6]_0 ,
    \i_0_i_reg_177_reg[7] ,
    \i_0_i_reg_177_reg[6]_1 ,
    \odata_reg[48]_0 ,
    ap_rst_n_0,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n_1,
    ap_rst_n_2,
    ap_rst_n_3,
    ap_rst_n_4,
    ap_rst_n_5,
    ap_rst_n_6,
    \odata_reg[48]_1 ,
    WEA,
    \i_0_i_reg_177_reg[5] ,
    ap_enable_reg_pp0_iter0_reg_0,
    \odata_reg[48]_2 ,
    stream_buffer_0_chan_full_n,
    Q,
    \odata_reg[0]_0 ,
    ap_enable_reg_pp0_iter0,
    \ireg_reg[48] ,
    ap_rst_n,
    \odata_reg[0]_1 ,
    \odata_reg[0]_2 ,
    \odata_reg[0]_3 ,
    \odata_reg[0]_4 ,
    \odata_reg[0]_5 ,
    \odata_reg[0]_6 ,
    ap_enable_reg_pp0_iter1_reg,
    mem_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    icmp_ln25_reg_248,
    mem_reg_0,
    \ireg_reg[48]_0 ,
    SS,
    D,
    ap_clk);
  output [0:0]E;
  output Loop_read_stream_pro_U0_stream_buffer_0_write;
  output \i_0_i_reg_177_reg[6] ;
  output \i_0_i_reg_177_reg[6]_0 ;
  output \i_0_i_reg_177_reg[7] ;
  output \i_0_i_reg_177_reg[6]_1 ;
  output [41:0]\odata_reg[48]_0 ;
  output [0:0]ap_rst_n_0;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]ap_rst_n_1;
  output ap_rst_n_2;
  output ap_rst_n_3;
  output ap_rst_n_4;
  output ap_rst_n_5;
  output ap_rst_n_6;
  output [0:0]\odata_reg[48]_1 ;
  output [0:0]WEA;
  output [0:0]\i_0_i_reg_177_reg[5] ;
  output [0:0]ap_enable_reg_pp0_iter0_reg_0;
  output \odata_reg[48]_2 ;
  input stream_buffer_0_chan_full_n;
  input [1:0]Q;
  input \odata_reg[0]_0 ;
  input ap_enable_reg_pp0_iter0;
  input \ireg_reg[48] ;
  input ap_rst_n;
  input [0:0]\odata_reg[0]_1 ;
  input [0:0]\odata_reg[0]_2 ;
  input \odata_reg[0]_3 ;
  input \odata_reg[0]_4 ;
  input \odata_reg[0]_5 ;
  input \odata_reg[0]_6 ;
  input ap_enable_reg_pp0_iter1_reg;
  input mem_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input icmp_ln25_reg_248;
  input [0:0]mem_reg_0;
  input [0:0]\ireg_reg[48]_0 ;
  input [0:0]SS;
  input [41:0]D;
  input ap_clk;

  wire [41:0]D;
  wire [0:0]E;
  wire Loop_read_stream_pro_U0_stream_buffer_0_write;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_i_3_n_7;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_3;
  wire ap_rst_n_4;
  wire ap_rst_n_5;
  wire ap_rst_n_6;
  wire [0:0]\i_0_i_reg_177_reg[5] ;
  wire \i_0_i_reg_177_reg[6] ;
  wire \i_0_i_reg_177_reg[6]_0 ;
  wire \i_0_i_reg_177_reg[6]_1 ;
  wire \i_0_i_reg_177_reg[7] ;
  wire icmp_ln25_reg_248;
  wire \ireg_reg[48] ;
  wire [0:0]\ireg_reg[48]_0 ;
  wire mem_reg;
  wire [0:0]mem_reg_0;
  wire mem_reg_i_13_n_7;
  wire \odata[48]_i_1_n_7 ;
  wire \odata_reg[0]_0 ;
  wire [0:0]\odata_reg[0]_1 ;
  wire [0:0]\odata_reg[0]_2 ;
  wire \odata_reg[0]_3 ;
  wire \odata_reg[0]_4 ;
  wire \odata_reg[0]_5 ;
  wire \odata_reg[0]_6 ;
  wire [41:0]\odata_reg[48]_0 ;
  wire [0:0]\odata_reg[48]_1 ;
  wire \odata_reg[48]_2 ;
  wire p_0_in;
  wire stream_buffer_0_chan_full_n;

  LUT6 #(
    .INIT(64'h80808080AA000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(mem_reg),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_enable_reg_pp0_iter1_i_3_n_7),
        .O(ap_rst_n_6));
  LUT6 #(
    .INIT(64'hDFDFDF00DFDFDFDF)) 
    ap_enable_reg_pp0_iter1_i_3
       (.I0(\odata_reg[0]_0 ),
        .I1(\odata_reg[48]_0 [41]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(stream_buffer_0_chan_full_n),
        .I4(icmp_ln25_reg_248),
        .I5(mem_reg),
        .O(ap_enable_reg_pp0_iter1_i_3_n_7));
  LUT5 #(
    .INIT(32'hFF750055)) 
    \icmp_ln25_reg_248[0]_i_1 
       (.I0(\odata_reg[0]_0 ),
        .I1(\odata_reg[48]_0 [41]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ireg_reg[48] ),
        .I4(icmp_ln25_reg_248),
        .O(\odata_reg[48]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h0000F700)) 
    \ireg[48]_i_2 
       (.I0(\odata_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ireg_reg[48] ),
        .I3(\odata_reg[48]_0 [41]),
        .I4(\ireg_reg[48]_0 ),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    mem_reg_i_13
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\odata_reg[48]_0 [41]),
        .I2(\odata_reg[0]_0 ),
        .O(mem_reg_i_13_n_7));
  LUT5 #(
    .INIT(32'h40000000)) 
    mem_reg_i_9
       (.I0(icmp_ln25_reg_248),
        .I1(mem_reg),
        .I2(stream_buffer_0_chan_full_n),
        .I3(mem_reg_0),
        .I4(mem_reg_i_13_n_7),
        .O(Loop_read_stream_pro_U0_stream_buffer_0_write));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h40CC)) 
    \odata[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_rst_n),
        .I2(\odata_reg[0]_0 ),
        .I3(\odata_reg[0]_3 ),
        .O(ap_rst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h40CC)) 
    \odata[0]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_rst_n),
        .I2(\odata_reg[0]_0 ),
        .I3(\odata_reg[0]_4 ),
        .O(ap_rst_n_3));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h40CC)) 
    \odata[0]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_rst_n),
        .I2(\odata_reg[0]_0 ),
        .I3(\odata_reg[0]_5 ),
        .O(ap_rst_n_4));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h40CC)) 
    \odata[0]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_rst_n),
        .I2(\odata_reg[0]_0 ),
        .I3(\odata_reg[0]_6 ),
        .O(ap_rst_n_5));
  LUT4 #(
    .INIT(16'h55D5)) 
    \odata[48]_i_1 
       (.I0(\odata_reg[48]_0 [41]),
        .I1(\odata_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ireg_reg[48] ),
        .O(\odata[48]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \odata[6]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_rst_n),
        .I2(\odata_reg[0]_0 ),
        .I3(\odata_reg[0]_1 ),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \odata[6]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_rst_n),
        .I2(\odata_reg[0]_0 ),
        .I3(\odata_reg[0]_2 ),
        .O(ap_rst_n_1));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[0]),
        .Q(\odata_reg[48]_0 [0]),
        .R(SS));
  FDRE \odata_reg[10] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[10]),
        .Q(\odata_reg[48]_0 [10]),
        .R(SS));
  FDRE \odata_reg[11] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[11]),
        .Q(\odata_reg[48]_0 [11]),
        .R(SS));
  FDRE \odata_reg[12] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[12]),
        .Q(\odata_reg[48]_0 [12]),
        .R(SS));
  FDRE \odata_reg[13] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[13]),
        .Q(\odata_reg[48]_0 [13]),
        .R(SS));
  FDRE \odata_reg[14] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[14]),
        .Q(\odata_reg[48]_0 [14]),
        .R(SS));
  FDRE \odata_reg[15] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[15]),
        .Q(\odata_reg[48]_0 [15]),
        .R(SS));
  FDRE \odata_reg[16] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[16]),
        .Q(\odata_reg[48]_0 [16]),
        .R(SS));
  FDRE \odata_reg[17] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[17]),
        .Q(\odata_reg[48]_0 [17]),
        .R(SS));
  FDRE \odata_reg[18] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[18]),
        .Q(\odata_reg[48]_0 [18]),
        .R(SS));
  FDRE \odata_reg[19] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[19]),
        .Q(\odata_reg[48]_0 [19]),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[1]),
        .Q(\odata_reg[48]_0 [1]),
        .R(SS));
  FDRE \odata_reg[20] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[20]),
        .Q(\odata_reg[48]_0 [20]),
        .R(SS));
  FDRE \odata_reg[21] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[21]),
        .Q(\odata_reg[48]_0 [21]),
        .R(SS));
  FDRE \odata_reg[22] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[22]),
        .Q(\odata_reg[48]_0 [22]),
        .R(SS));
  FDRE \odata_reg[23] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[23]),
        .Q(\odata_reg[48]_0 [23]),
        .R(SS));
  FDRE \odata_reg[24] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[24]),
        .Q(\odata_reg[48]_0 [24]),
        .R(SS));
  FDRE \odata_reg[25] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[25]),
        .Q(\odata_reg[48]_0 [25]),
        .R(SS));
  FDRE \odata_reg[26] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[26]),
        .Q(\odata_reg[48]_0 [26]),
        .R(SS));
  FDRE \odata_reg[27] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[27]),
        .Q(\odata_reg[48]_0 [27]),
        .R(SS));
  FDRE \odata_reg[28] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[28]),
        .Q(\odata_reg[48]_0 [28]),
        .R(SS));
  FDRE \odata_reg[29] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[29]),
        .Q(\odata_reg[48]_0 [29]),
        .R(SS));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[2]),
        .Q(\odata_reg[48]_0 [2]),
        .R(SS));
  FDRE \odata_reg[30] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[30]),
        .Q(\odata_reg[48]_0 [30]),
        .R(SS));
  FDRE \odata_reg[31] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[31]),
        .Q(\odata_reg[48]_0 [31]),
        .R(SS));
  FDRE \odata_reg[32] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[32]),
        .Q(\odata_reg[48]_0 [32]),
        .R(SS));
  FDRE \odata_reg[33] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[33]),
        .Q(\odata_reg[48]_0 [33]),
        .R(SS));
  FDRE \odata_reg[34] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[34]),
        .Q(\odata_reg[48]_0 [34]),
        .R(SS));
  FDRE \odata_reg[35] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[35]),
        .Q(\odata_reg[48]_0 [35]),
        .R(SS));
  FDRE \odata_reg[36] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[36]),
        .Q(\odata_reg[48]_0 [36]),
        .R(SS));
  FDRE \odata_reg[37] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[37]),
        .Q(\odata_reg[48]_0 [37]),
        .R(SS));
  FDRE \odata_reg[38] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[38]),
        .Q(\odata_reg[48]_0 [38]),
        .R(SS));
  FDRE \odata_reg[39] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[39]),
        .Q(\odata_reg[48]_0 [39]),
        .R(SS));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[3]),
        .Q(\odata_reg[48]_0 [3]),
        .R(SS));
  FDRE \odata_reg[40] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[40]),
        .Q(\odata_reg[48]_0 [40]),
        .R(SS));
  FDRE \odata_reg[48] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[41]),
        .Q(\odata_reg[48]_0 [41]),
        .R(SS));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[4]),
        .Q(\odata_reg[48]_0 [4]),
        .R(SS));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[5]),
        .Q(\odata_reg[48]_0 [5]),
        .R(SS));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[6]),
        .Q(\odata_reg[48]_0 [6]),
        .R(SS));
  FDRE \odata_reg[7] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[7]),
        .Q(\odata_reg[48]_0 [7]),
        .R(SS));
  FDRE \odata_reg[8] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[8]),
        .Q(\odata_reg[48]_0 [8]),
        .R(SS));
  FDRE \odata_reg[9] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_7 ),
        .D(D[9]),
        .Q(\odata_reg[48]_0 [9]),
        .R(SS));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_127_0_0_i_1
       (.I0(p_0_in),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\i_0_i_reg_177_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    ram_reg_0_127_0_0_i_2
       (.I0(\odata_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\odata_reg[48]_0 [41]),
        .I3(\ireg_reg[48] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_128_255_0_0_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_0_in),
        .O(\i_0_i_reg_177_reg[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_256_383_0_0_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_0_in),
        .O(\i_0_i_reg_177_reg[6]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_384_511_0_0_i_1
       (.I0(p_0_in),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\i_0_i_reg_177_reg[6] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1__3
       (.I0(\odata_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .O(\i_0_i_reg_177_reg[5] ));
  LUT4 #(
    .INIT(16'h0D00)) 
    ram_reg_i_2__2
       (.I0(\odata_reg[0]_0 ),
        .I1(\odata_reg[48]_0 [41]),
        .I2(\ireg_reg[48] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(WEA));
  LUT6 #(
    .INIT(64'h5755FFFFFFFFFFFF)) 
    ram_reg_i_4__6
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(stream_buffer_0_chan_full_n),
        .I2(icmp_ln25_reg_248),
        .I3(mem_reg),
        .I4(mem_reg_0),
        .I5(\odata_reg[48]_0 [41]),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h4500)) 
    \tmp_data_V_reg_257[40]_i_1 
       (.I0(\ireg_reg[48] ),
        .I1(\odata_reg[48]_0 [41]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\odata_reg[0]_0 ),
        .O(\odata_reg[48]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(Loop_read_stream_pro_U0_stream_buffer_0_write),
        .I1(stream_buffer_0_chan_full_n),
        .O(E));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized0
   (E,
    Q,
    SR,
    \ireg_reg[6] ,
    \ireg_reg[6]_0 ,
    \ireg_reg[6]_1 ,
    ap_rst_n,
    SS,
    \odata_reg[0]_0 ,
    D,
    ap_clk);
  output [0:0]E;
  output [6:0]Q;
  output [0:0]SR;
  input \ireg_reg[6] ;
  input \ireg_reg[6]_0 ;
  input [0:0]\ireg_reg[6]_1 ;
  input ap_rst_n;
  input [0:0]SS;
  input [0:0]\odata_reg[0]_0 ;
  input [6:0]D;
  input ap_clk;

  wire [6:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \ireg_reg[6] ;
  wire \ireg_reg[6]_0 ;
  wire [0:0]\ireg_reg[6]_1 ;
  wire [0:0]\odata_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h7F775555)) 
    \ireg[6]_i_1 
       (.I0(ap_rst_n),
        .I1(Q[6]),
        .I2(\ireg_reg[6]_0 ),
        .I3(\ireg_reg[6] ),
        .I4(\ireg_reg[6]_1 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \ireg[6]_i_2 
       (.I0(\ireg_reg[6] ),
        .I1(\ireg_reg[6]_0 ),
        .I2(Q[6]),
        .I3(\ireg_reg[6]_1 ),
        .O(E));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized0_72
   (E,
    Q,
    SR,
    \ireg_reg[6] ,
    \ireg_reg[6]_0 ,
    \ireg_reg[6]_1 ,
    ap_rst_n,
    SS,
    \odata_reg[0]_0 ,
    D,
    ap_clk);
  output [0:0]E;
  output [6:0]Q;
  output [0:0]SR;
  input \ireg_reg[6] ;
  input \ireg_reg[6]_0 ;
  input [0:0]\ireg_reg[6]_1 ;
  input ap_rst_n;
  input [0:0]SS;
  input [0:0]\odata_reg[0]_0 ;
  input [6:0]D;
  input ap_clk;

  wire [6:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \ireg_reg[6] ;
  wire \ireg_reg[6]_0 ;
  wire [0:0]\ireg_reg[6]_1 ;
  wire [0:0]\odata_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h7F775555)) 
    \ireg[6]_i_1__0 
       (.I0(ap_rst_n),
        .I1(Q[6]),
        .I2(\ireg_reg[6]_0 ),
        .I3(\ireg_reg[6] ),
        .I4(\ireg_reg[6]_1 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \ireg[6]_i_2__0 
       (.I0(\ireg_reg[6] ),
        .I1(\ireg_reg[6]_0 ),
        .I2(Q[6]),
        .I3(\ireg_reg[6]_1 ),
        .O(E));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized1
   (\odata_reg[1]_0 ,
    encoding_TUSER,
    encoding_TREADY,
    p_0_in,
    result_user_V_reg_571,
    \odata_reg[0]_0 ,
    encoding_TVALID_int,
    SS,
    ap_clk);
  output \odata_reg[1]_0 ;
  output [0:0]encoding_TUSER;
  input encoding_TREADY;
  input p_0_in;
  input result_user_V_reg_571;
  input \odata_reg[0]_0 ;
  input encoding_TVALID_int;
  input [0:0]SS;
  input ap_clk;

  wire [0:0]SS;
  wire ap_clk;
  wire encoding_TREADY;
  wire [0:0]encoding_TUSER;
  wire encoding_TVALID_int;
  wire \odata[0]_i_1__5_n_7 ;
  wire \odata[1]_i_1_n_7 ;
  wire \odata_reg[0]_0 ;
  wire \odata_reg[1]_0 ;
  wire p_0_in;
  wire result_user_V_reg_571;

  LUT6 #(
    .INIT(64'hFFF44F44BBB00B00)) 
    \odata[0]_i_1__5 
       (.I0(encoding_TREADY),
        .I1(\odata_reg[1]_0 ),
        .I2(p_0_in),
        .I3(result_user_V_reg_571),
        .I4(\odata_reg[0]_0 ),
        .I5(encoding_TUSER),
        .O(\odata[0]_i_1__5_n_7 ));
  LUT4 #(
    .INIT(16'hEEFE)) 
    \odata[1]_i_1 
       (.I0(encoding_TVALID_int),
        .I1(p_0_in),
        .I2(\odata_reg[1]_0 ),
        .I3(encoding_TREADY),
        .O(\odata[1]_i_1_n_7 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[0]_i_1__5_n_7 ),
        .Q(encoding_TUSER),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[1]_i_1_n_7 ),
        .Q(\odata_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized1_55
   (\odata_reg[1]_0 ,
    encoding_TLAST,
    encoding_TREADY,
    p_0_in,
    result_last_V_reg_576,
    \odata_reg[0]_0 ,
    encoding_TVALID_int,
    SS,
    ap_clk);
  output \odata_reg[1]_0 ;
  output [0:0]encoding_TLAST;
  input encoding_TREADY;
  input p_0_in;
  input result_last_V_reg_576;
  input \odata_reg[0]_0 ;
  input encoding_TVALID_int;
  input [0:0]SS;
  input ap_clk;

  wire [0:0]SS;
  wire ap_clk;
  wire [0:0]encoding_TLAST;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire \odata[0]_i_1__6_n_7 ;
  wire \odata[1]_i_1_n_7 ;
  wire \odata_reg[0]_0 ;
  wire \odata_reg[1]_0 ;
  wire p_0_in;
  wire result_last_V_reg_576;

  LUT6 #(
    .INIT(64'hFFF44F44BBB00B00)) 
    \odata[0]_i_1__6 
       (.I0(encoding_TREADY),
        .I1(\odata_reg[1]_0 ),
        .I2(p_0_in),
        .I3(result_last_V_reg_576),
        .I4(\odata_reg[0]_0 ),
        .I5(encoding_TLAST),
        .O(\odata[0]_i_1__6_n_7 ));
  LUT4 #(
    .INIT(16'hEEFE)) 
    \odata[1]_i_1 
       (.I0(encoding_TVALID_int),
        .I1(p_0_in),
        .I2(\odata_reg[1]_0 ),
        .I3(encoding_TREADY),
        .O(\odata[1]_i_1_n_7 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[0]_i_1__6_n_7 ),
        .Q(encoding_TLAST),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[1]_i_1_n_7 ),
        .Q(\odata_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized1_59
   (\odata_reg[1]_0 ,
    encoding_TID,
    encoding_TREADY,
    p_0_in,
    result_id_V_reg_581,
    \odata_reg[0]_0 ,
    encoding_TVALID_int,
    SS,
    ap_clk);
  output \odata_reg[1]_0 ;
  output [0:0]encoding_TID;
  input encoding_TREADY;
  input p_0_in;
  input result_id_V_reg_581;
  input \odata_reg[0]_0 ;
  input encoding_TVALID_int;
  input [0:0]SS;
  input ap_clk;

  wire [0:0]SS;
  wire ap_clk;
  wire [0:0]encoding_TID;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire \odata[0]_i_1__7_n_7 ;
  wire \odata[1]_i_1_n_7 ;
  wire \odata_reg[0]_0 ;
  wire \odata_reg[1]_0 ;
  wire p_0_in;
  wire result_id_V_reg_581;

  LUT6 #(
    .INIT(64'hFFF44F44BBB00B00)) 
    \odata[0]_i_1__7 
       (.I0(encoding_TREADY),
        .I1(\odata_reg[1]_0 ),
        .I2(p_0_in),
        .I3(result_id_V_reg_581),
        .I4(\odata_reg[0]_0 ),
        .I5(encoding_TID),
        .O(\odata[0]_i_1__7_n_7 ));
  LUT4 #(
    .INIT(16'hEEFE)) 
    \odata[1]_i_1 
       (.I0(encoding_TVALID_int),
        .I1(p_0_in),
        .I2(\odata_reg[1]_0 ),
        .I3(encoding_TREADY),
        .O(\odata[1]_i_1_n_7 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[0]_i_1__7_n_7 ),
        .Q(encoding_TID),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[1]_i_1_n_7 ),
        .Q(\odata_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized1_61
   (\odata_reg[1]_0 ,
    encoding_TDEST,
    encoding_TREADY,
    p_0_in,
    result_dest_V_reg_586,
    \odata_reg[0]_0 ,
    encoding_TVALID_int,
    SS,
    ap_clk);
  output \odata_reg[1]_0 ;
  output [0:0]encoding_TDEST;
  input encoding_TREADY;
  input p_0_in;
  input result_dest_V_reg_586;
  input \odata_reg[0]_0 ;
  input encoding_TVALID_int;
  input [0:0]SS;
  input ap_clk;

  wire [0:0]SS;
  wire ap_clk;
  wire [0:0]encoding_TDEST;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire \odata[0]_i_1__8_n_7 ;
  wire \odata[1]_i_1_n_7 ;
  wire \odata_reg[0]_0 ;
  wire \odata_reg[1]_0 ;
  wire p_0_in;
  wire result_dest_V_reg_586;

  LUT6 #(
    .INIT(64'hFFF44F44BBB00B00)) 
    \odata[0]_i_1__8 
       (.I0(encoding_TREADY),
        .I1(\odata_reg[1]_0 ),
        .I2(p_0_in),
        .I3(result_dest_V_reg_586),
        .I4(\odata_reg[0]_0 ),
        .I5(encoding_TDEST),
        .O(\odata[0]_i_1__8_n_7 ));
  LUT4 #(
    .INIT(16'hEEFE)) 
    \odata[1]_i_1 
       (.I0(encoding_TVALID_int),
        .I1(p_0_in),
        .I2(\odata_reg[1]_0 ),
        .I3(encoding_TREADY),
        .O(\odata[1]_i_1_n_7 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[0]_i_1__8_n_7 ),
        .Q(encoding_TDEST),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[1]_i_1_n_7 ),
        .Q(\odata_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized1_68
   (ireg01_out,
    \odata_reg[1]_0 ,
    ap_rst_n_0,
    Loop_read_stream_pro_U0_stream_buffer_3_d0,
    \ireg_reg[0] ,
    \ireg_reg[0]_0 ,
    ap_rst_n,
    p_0_in,
    \odata_reg[0]_0 ,
    symbol_histogram_TUSER,
    \odata_reg[0]_1 ,
    SS,
    \odata_reg[1]_1 ,
    ap_clk);
  output ireg01_out;
  output \odata_reg[1]_0 ;
  output ap_rst_n_0;
  output Loop_read_stream_pro_U0_stream_buffer_3_d0;
  input \ireg_reg[0] ;
  input \ireg_reg[0]_0 ;
  input ap_rst_n;
  input p_0_in;
  input \odata_reg[0]_0 ;
  input [0:0]symbol_histogram_TUSER;
  input \odata_reg[0]_1 ;
  input [0:0]SS;
  input \odata_reg[1]_1 ;
  input ap_clk;

  wire Loop_read_stream_pro_U0_stream_buffer_3_d0;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ireg01_out;
  wire \ireg_reg[0] ;
  wire \ireg_reg[0]_0 ;
  wire \odata[0]_i_1_n_7 ;
  wire \odata_reg[0]_0 ;
  wire \odata_reg[0]_1 ;
  wire \odata_reg[1]_0 ;
  wire \odata_reg[1]_1 ;
  wire p_0_in;
  wire [0:0]symbol_histogram_TUSER;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h0000D0FF)) 
    \ireg[0]_i_2 
       (.I0(\ireg_reg[0] ),
        .I1(\ireg_reg[0]_0 ),
        .I2(\odata_reg[1]_0 ),
        .I3(ap_rst_n),
        .I4(p_0_in),
        .O(ireg01_out));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h7F775555)) 
    \ireg[0]_i_3__2 
       (.I0(ap_rst_n),
        .I1(\odata_reg[1]_0 ),
        .I2(\ireg_reg[0]_0 ),
        .I3(\ireg_reg[0] ),
        .I4(p_0_in),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \odata[0]_i_1 
       (.I0(\odata_reg[0]_0 ),
        .I1(p_0_in),
        .I2(symbol_histogram_TUSER),
        .I3(\odata_reg[0]_1 ),
        .I4(Loop_read_stream_pro_U0_stream_buffer_3_d0),
        .O(\odata[0]_i_1_n_7 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[0]_i_1_n_7 ),
        .Q(Loop_read_stream_pro_U0_stream_buffer_3_d0),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_reg[1]_1 ),
        .Q(\odata_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized1_70
   (ireg01_out,
    \odata_reg[1]_0 ,
    ap_rst_n_0,
    Loop_read_stream_pro_U0_stream_buffer_4_d0,
    \ireg_reg[0] ,
    \ireg_reg[0]_0 ,
    ap_rst_n,
    p_0_in,
    \odata_reg[0]_0 ,
    symbol_histogram_TLAST,
    \odata_reg[0]_1 ,
    SS,
    \odata_reg[1]_1 ,
    ap_clk);
  output ireg01_out;
  output \odata_reg[1]_0 ;
  output ap_rst_n_0;
  output Loop_read_stream_pro_U0_stream_buffer_4_d0;
  input \ireg_reg[0] ;
  input \ireg_reg[0]_0 ;
  input ap_rst_n;
  input p_0_in;
  input \odata_reg[0]_0 ;
  input [0:0]symbol_histogram_TLAST;
  input \odata_reg[0]_1 ;
  input [0:0]SS;
  input \odata_reg[1]_1 ;
  input ap_clk;

  wire Loop_read_stream_pro_U0_stream_buffer_4_d0;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ireg01_out;
  wire \ireg_reg[0] ;
  wire \ireg_reg[0]_0 ;
  wire \odata[0]_i_1_n_7 ;
  wire \odata_reg[0]_0 ;
  wire \odata_reg[0]_1 ;
  wire \odata_reg[1]_0 ;
  wire \odata_reg[1]_1 ;
  wire p_0_in;
  wire [0:0]symbol_histogram_TLAST;

  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h0000D0FF)) 
    \ireg[0]_i_2__0 
       (.I0(\ireg_reg[0] ),
        .I1(\ireg_reg[0]_0 ),
        .I2(\odata_reg[1]_0 ),
        .I3(ap_rst_n),
        .I4(p_0_in),
        .O(ireg01_out));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h7F775555)) 
    \ireg[0]_i_3__1 
       (.I0(ap_rst_n),
        .I1(\odata_reg[1]_0 ),
        .I2(\ireg_reg[0]_0 ),
        .I3(\ireg_reg[0] ),
        .I4(p_0_in),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \odata[0]_i_1 
       (.I0(\odata_reg[0]_0 ),
        .I1(p_0_in),
        .I2(symbol_histogram_TLAST),
        .I3(\odata_reg[0]_1 ),
        .I4(Loop_read_stream_pro_U0_stream_buffer_4_d0),
        .O(\odata[0]_i_1_n_7 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[0]_i_1_n_7 ),
        .Q(Loop_read_stream_pro_U0_stream_buffer_4_d0),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_reg[1]_1 ),
        .Q(\odata_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized1_74
   (ireg01_out,
    \odata_reg[1]_0 ,
    ap_rst_n_0,
    Loop_read_stream_pro_U0_stream_buffer_5_d0,
    \ireg_reg[0] ,
    \ireg_reg[0]_0 ,
    ap_rst_n,
    p_0_in,
    \odata_reg[0]_0 ,
    symbol_histogram_TID,
    \odata_reg[0]_1 ,
    SS,
    \odata_reg[1]_1 ,
    ap_clk);
  output ireg01_out;
  output \odata_reg[1]_0 ;
  output ap_rst_n_0;
  output Loop_read_stream_pro_U0_stream_buffer_5_d0;
  input \ireg_reg[0] ;
  input \ireg_reg[0]_0 ;
  input ap_rst_n;
  input p_0_in;
  input \odata_reg[0]_0 ;
  input [0:0]symbol_histogram_TID;
  input \odata_reg[0]_1 ;
  input [0:0]SS;
  input \odata_reg[1]_1 ;
  input ap_clk;

  wire Loop_read_stream_pro_U0_stream_buffer_5_d0;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ireg01_out;
  wire \ireg_reg[0] ;
  wire \ireg_reg[0]_0 ;
  wire \odata[0]_i_1_n_7 ;
  wire \odata_reg[0]_0 ;
  wire \odata_reg[0]_1 ;
  wire \odata_reg[1]_0 ;
  wire \odata_reg[1]_1 ;
  wire p_0_in;
  wire [0:0]symbol_histogram_TID;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h0000D0FF)) 
    \ireg[0]_i_2__1 
       (.I0(\ireg_reg[0] ),
        .I1(\ireg_reg[0]_0 ),
        .I2(\odata_reg[1]_0 ),
        .I3(ap_rst_n),
        .I4(p_0_in),
        .O(ireg01_out));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7F775555)) 
    \ireg[0]_i_3__0 
       (.I0(ap_rst_n),
        .I1(\odata_reg[1]_0 ),
        .I2(\ireg_reg[0]_0 ),
        .I3(\ireg_reg[0] ),
        .I4(p_0_in),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \odata[0]_i_1 
       (.I0(\odata_reg[0]_0 ),
        .I1(p_0_in),
        .I2(symbol_histogram_TID),
        .I3(\odata_reg[0]_1 ),
        .I4(Loop_read_stream_pro_U0_stream_buffer_5_d0),
        .O(\odata[0]_i_1_n_7 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[0]_i_1_n_7 ),
        .Q(Loop_read_stream_pro_U0_stream_buffer_5_d0),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_reg[1]_1 ),
        .Q(\odata_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized1_76
   (ireg01_out,
    \odata_reg[1]_0 ,
    ap_rst_n_0,
    Loop_read_stream_pro_U0_stream_buffer_6_d0,
    \ireg_reg[0] ,
    \ireg_reg[0]_0 ,
    ap_rst_n,
    p_0_in,
    \odata_reg[0]_0 ,
    symbol_histogram_TDEST,
    \odata_reg[0]_1 ,
    SS,
    \odata_reg[1]_1 ,
    ap_clk);
  output ireg01_out;
  output \odata_reg[1]_0 ;
  output ap_rst_n_0;
  output Loop_read_stream_pro_U0_stream_buffer_6_d0;
  input \ireg_reg[0] ;
  input \ireg_reg[0]_0 ;
  input ap_rst_n;
  input p_0_in;
  input \odata_reg[0]_0 ;
  input [0:0]symbol_histogram_TDEST;
  input \odata_reg[0]_1 ;
  input [0:0]SS;
  input \odata_reg[1]_1 ;
  input ap_clk;

  wire Loop_read_stream_pro_U0_stream_buffer_6_d0;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ireg01_out;
  wire \ireg_reg[0] ;
  wire \ireg_reg[0]_0 ;
  wire \odata[0]_i_1_n_7 ;
  wire \odata_reg[0]_0 ;
  wire \odata_reg[0]_1 ;
  wire \odata_reg[1]_0 ;
  wire \odata_reg[1]_1 ;
  wire p_0_in;
  wire [0:0]symbol_histogram_TDEST;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h0000D0FF)) 
    \ireg[0]_i_2__2 
       (.I0(\ireg_reg[0] ),
        .I1(\ireg_reg[0]_0 ),
        .I2(\odata_reg[1]_0 ),
        .I3(ap_rst_n),
        .I4(p_0_in),
        .O(ireg01_out));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h7F775555)) 
    \ireg[0]_i_3 
       (.I0(ap_rst_n),
        .I1(\odata_reg[1]_0 ),
        .I2(\ireg_reg[0]_0 ),
        .I3(\ireg_reg[0] ),
        .I4(p_0_in),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \odata[0]_i_1 
       (.I0(\odata_reg[0]_0 ),
        .I1(p_0_in),
        .I2(symbol_histogram_TDEST),
        .I3(\odata_reg[0]_1 ),
        .I4(Loop_read_stream_pro_U0_stream_buffer_6_d0),
        .O(\odata[0]_i_1_n_7 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[0]_i_1_n_7 ),
        .Q(Loop_read_stream_pro_U0_stream_buffer_6_d0),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_reg[1]_1 ),
        .Q(\odata_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized2
   (encoding_TREADY_0,
    Q,
    encoding_TREADY,
    \ireg_reg[32] ,
    SS,
    D,
    ap_clk);
  output [0:0]encoding_TREADY_0;
  output [27:0]Q;
  input encoding_TREADY;
  input [0:0]\ireg_reg[32] ;
  input [0:0]SS;
  input [27:0]D;
  input ap_clk;

  wire [27:0]D;
  wire [27:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire encoding_TREADY;
  wire [0:0]encoding_TREADY_0;
  wire [0:0]\ireg_reg[32] ;
  wire \odata[26]_i_1__0_n_7 ;

  LUT3 #(
    .INIT(8'h04)) 
    \ireg[32]_i_2 
       (.I0(encoding_TREADY),
        .I1(Q[27]),
        .I2(\ireg_reg[32] ),
        .O(encoding_TREADY_0));
  LUT2 #(
    .INIT(4'hD)) 
    \odata[26]_i_1__0 
       (.I0(Q[27]),
        .I1(encoding_TREADY),
        .O(\odata[26]_i_1__0_n_7 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE \odata_reg[10] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(SS));
  FDRE \odata_reg[11] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(SS));
  FDRE \odata_reg[12] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(SS));
  FDRE \odata_reg[13] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[13]),
        .Q(Q[13]),
        .R(SS));
  FDRE \odata_reg[14] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[14]),
        .Q(Q[14]),
        .R(SS));
  FDRE \odata_reg[15] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[15]),
        .Q(Q[15]),
        .R(SS));
  FDRE \odata_reg[16] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[16]),
        .Q(Q[16]),
        .R(SS));
  FDRE \odata_reg[17] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(SS));
  FDRE \odata_reg[18] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[18]),
        .Q(Q[18]),
        .R(SS));
  FDRE \odata_reg[19] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE \odata_reg[20] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[20]),
        .Q(Q[20]),
        .R(SS));
  FDRE \odata_reg[21] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[21]),
        .Q(Q[21]),
        .R(SS));
  FDRE \odata_reg[22] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[22]),
        .Q(Q[22]),
        .R(SS));
  FDRE \odata_reg[23] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[23]),
        .Q(Q[23]),
        .R(SS));
  FDRE \odata_reg[24] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[24]),
        .Q(Q[24]),
        .R(SS));
  FDRE \odata_reg[25] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[25]),
        .Q(Q[25]),
        .R(SS));
  FDRE \odata_reg[26] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[26]),
        .Q(Q[26]),
        .R(SS));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE \odata_reg[32] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[27]),
        .Q(Q[27]),
        .R(SS));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE \odata_reg[7] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(SS));
  FDRE \odata_reg[8] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[8]),
        .Q(Q[8]),
        .R(SS));
  FDRE \odata_reg[9] 
       (.C(ap_clk),
        .CE(\odata[26]_i_1__0_n_7 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized3
   (SR,
    E,
    encoding_TSTRB,
    encoding_TREADY,
    Q,
    ap_rst_n,
    SS,
    D,
    ap_clk);
  output [0:0]SR;
  output [0:0]E;
  output [3:0]encoding_TSTRB;
  input encoding_TREADY;
  input [0:0]Q;
  input ap_rst_n;
  input [0:0]SS;
  input [4:0]D;
  input ap_clk;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire encoding_TREADY;
  wire [3:0]encoding_TSTRB;
  wire \odata[3]_i_1__4_n_7 ;
  wire \odata_reg_n_7_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \ireg[4]_i_1__0 
       (.I0(\odata_reg_n_7_[4] ),
        .I1(encoding_TREADY),
        .I2(Q),
        .I3(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ireg[4]_i_2__0 
       (.I0(\odata_reg_n_7_[4] ),
        .I1(encoding_TREADY),
        .I2(Q),
        .O(E));
  LUT2 #(
    .INIT(4'hD)) 
    \odata[3]_i_1__4 
       (.I0(\odata_reg_n_7_[4] ),
        .I1(encoding_TREADY),
        .O(\odata[3]_i_1__4_n_7 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata[3]_i_1__4_n_7 ),
        .D(D[0]),
        .Q(encoding_TSTRB[0]),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata[3]_i_1__4_n_7 ),
        .D(D[1]),
        .Q(encoding_TSTRB[1]),
        .R(SS));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata[3]_i_1__4_n_7 ),
        .D(D[2]),
        .Q(encoding_TSTRB[2]),
        .R(SS));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata[3]_i_1__4_n_7 ),
        .D(D[3]),
        .Q(encoding_TSTRB[3]),
        .R(SS));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata[3]_i_1__4_n_7 ),
        .D(D[4]),
        .Q(\odata_reg_n_7_[4] ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_1_huffman_encoding_0_1_obuf__parameterized3_57
   (SR,
    E,
    encoding_TKEEP,
    encoding_TREADY,
    Q,
    ap_rst_n,
    SS,
    D,
    ap_clk);
  output [0:0]SR;
  output [0:0]E;
  output [3:0]encoding_TKEEP;
  input encoding_TREADY;
  input [0:0]Q;
  input ap_rst_n;
  input [0:0]SS;
  input [4:0]D;
  input ap_clk;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]encoding_TKEEP;
  wire encoding_TREADY;
  wire \odata[3]_i_1__3_n_7 ;
  wire \odata_reg_n_7_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \ireg[4]_i_1 
       (.I0(\odata_reg_n_7_[4] ),
        .I1(encoding_TREADY),
        .I2(Q),
        .I3(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ireg[4]_i_2 
       (.I0(\odata_reg_n_7_[4] ),
        .I1(encoding_TREADY),
        .I2(Q),
        .O(E));
  LUT2 #(
    .INIT(4'hD)) 
    \odata[3]_i_1__3 
       (.I0(\odata_reg_n_7_[4] ),
        .I1(encoding_TREADY),
        .O(\odata[3]_i_1__3_n_7 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata[3]_i_1__3_n_7 ),
        .D(D[0]),
        .Q(encoding_TKEEP[0]),
        .R(SS));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata[3]_i_1__3_n_7 ),
        .D(D[1]),
        .Q(encoding_TKEEP[1]),
        .R(SS));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata[3]_i_1__3_n_7 ),
        .D(D[2]),
        .Q(encoding_TKEEP[2]),
        .R(SS));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata[3]_i_1__3_n_7 ),
        .D(D[3]),
        .Q(encoding_TKEEP[3]),
        .R(SS));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata[3]_i_1__3_n_7 ),
        .D(D[4]),
        .Q(\odata_reg_n_7_[4] ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both
   (E,
    Loop_read_stream_pro_U0_stream_buffer_0_write,
    \i_0_i_reg_177_reg[6] ,
    \i_0_i_reg_177_reg[6]_0 ,
    \i_0_i_reg_177_reg[7] ,
    \i_0_i_reg_177_reg[6]_1 ,
    full_n_reg,
    ap_rst_n_0,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n_1,
    ap_rst_n_2,
    ap_rst_n_3,
    ap_rst_n_4,
    ap_rst_n_5,
    ap_rst_n_6,
    \odata_reg[48] ,
    WEA,
    \i_0_i_reg_177_reg[5] ,
    symbol_histogram_TREADY,
    \odata_reg[48]_0 ,
    \odata_reg[40] ,
    stream_buffer_0_chan_full_n,
    Q,
    ap_enable_reg_pp0_iter0,
    \odata_reg[0] ,
    ap_rst_n,
    \odata_reg[0]_0 ,
    \odata_reg[0]_1 ,
    \odata_reg[0]_2 ,
    \odata_reg[0]_3 ,
    \odata_reg[0]_4 ,
    \odata_reg[0]_5 ,
    ap_enable_reg_pp0_iter1_reg,
    mem_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    icmp_ln25_reg_248,
    mem_reg_0,
    D,
    ap_clk,
    SS);
  output [0:0]E;
  output Loop_read_stream_pro_U0_stream_buffer_0_write;
  output \i_0_i_reg_177_reg[6] ;
  output \i_0_i_reg_177_reg[6]_0 ;
  output \i_0_i_reg_177_reg[7] ;
  output \i_0_i_reg_177_reg[6]_1 ;
  output full_n_reg;
  output [0:0]ap_rst_n_0;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]ap_rst_n_1;
  output ap_rst_n_2;
  output ap_rst_n_3;
  output ap_rst_n_4;
  output ap_rst_n_5;
  output ap_rst_n_6;
  output [0:0]\odata_reg[48] ;
  output [0:0]WEA;
  output [0:0]\i_0_i_reg_177_reg[5] ;
  output symbol_histogram_TREADY;
  output \odata_reg[48]_0 ;
  output [40:0]\odata_reg[40] ;
  input stream_buffer_0_chan_full_n;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0;
  input \odata_reg[0] ;
  input ap_rst_n;
  input [0:0]\odata_reg[0]_0 ;
  input [0:0]\odata_reg[0]_1 ;
  input \odata_reg[0]_2 ;
  input \odata_reg[0]_3 ;
  input \odata_reg[0]_4 ;
  input \odata_reg[0]_5 ;
  input ap_enable_reg_pp0_iter1_reg;
  input mem_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input icmp_ln25_reg_248;
  input [0:0]mem_reg_0;
  input [41:0]D;
  input ap_clk;
  input [0:0]SS;

  wire [41:0]D;
  wire [0:0]E;
  wire Loop_read_stream_pro_U0_stream_buffer_0_write;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_3;
  wire ap_rst_n_4;
  wire ap_rst_n_5;
  wire ap_rst_n_6;
  wire full_n_reg;
  wire [0:0]\i_0_i_reg_177_reg[5] ;
  wire \i_0_i_reg_177_reg[6] ;
  wire \i_0_i_reg_177_reg[6]_0 ;
  wire \i_0_i_reg_177_reg[6]_1 ;
  wire \i_0_i_reg_177_reg[7] ;
  wire ibuf_inst_n_10;
  wire ibuf_inst_n_11;
  wire ibuf_inst_n_12;
  wire ibuf_inst_n_13;
  wire ibuf_inst_n_14;
  wire ibuf_inst_n_15;
  wire ibuf_inst_n_16;
  wire ibuf_inst_n_17;
  wire ibuf_inst_n_18;
  wire ibuf_inst_n_19;
  wire ibuf_inst_n_20;
  wire ibuf_inst_n_21;
  wire ibuf_inst_n_22;
  wire ibuf_inst_n_23;
  wire ibuf_inst_n_24;
  wire ibuf_inst_n_25;
  wire ibuf_inst_n_26;
  wire ibuf_inst_n_27;
  wire ibuf_inst_n_28;
  wire ibuf_inst_n_29;
  wire ibuf_inst_n_30;
  wire ibuf_inst_n_31;
  wire ibuf_inst_n_32;
  wire ibuf_inst_n_33;
  wire ibuf_inst_n_34;
  wire ibuf_inst_n_35;
  wire ibuf_inst_n_36;
  wire ibuf_inst_n_37;
  wire ibuf_inst_n_38;
  wire ibuf_inst_n_39;
  wire ibuf_inst_n_40;
  wire ibuf_inst_n_41;
  wire ibuf_inst_n_42;
  wire ibuf_inst_n_43;
  wire ibuf_inst_n_44;
  wire ibuf_inst_n_45;
  wire ibuf_inst_n_46;
  wire ibuf_inst_n_47;
  wire ibuf_inst_n_48;
  wire ibuf_inst_n_49;
  wire ibuf_inst_n_50;
  wire ibuf_inst_n_51;
  wire icmp_ln25_reg_248;
  wire ireg01_out;
  wire mem_reg;
  wire [0:0]mem_reg_0;
  wire \odata_reg[0] ;
  wire [0:0]\odata_reg[0]_0 ;
  wire [0:0]\odata_reg[0]_1 ;
  wire \odata_reg[0]_2 ;
  wire \odata_reg[0]_3 ;
  wire \odata_reg[0]_4 ;
  wire \odata_reg[0]_5 ;
  wire [40:0]\odata_reg[40] ;
  wire [0:0]\odata_reg[48] ;
  wire \odata_reg[48]_0 ;
  wire p_0_in;
  wire stream_buffer_0_chan_full_n;
  wire symbol_histogram_TREADY;
  wire symbol_histogram_TVALID_int;

  design_1_huffman_encoding_0_1_ibuf ibuf_inst
       (.D(D),
        .E(ireg01_out),
        .Q(p_0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(full_n_reg),
        .icmp_ln25_reg_248(icmp_ln25_reg_248),
        .\ireg_reg[48]_0 (\odata_reg[0] ),
        .\ireg_reg[48]_1 (symbol_histogram_TVALID_int),
        .\ireg_reg[48]_2 (mem_reg),
        .\ireg_reg[48]_3 (mem_reg_0),
        .stream_buffer_0_chan_full_n(stream_buffer_0_chan_full_n),
        .symbol_histogram_TREADY(symbol_histogram_TREADY),
        .symbol_histogram_TVALID({ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27,ibuf_inst_n_28,ibuf_inst_n_29,ibuf_inst_n_30,ibuf_inst_n_31,ibuf_inst_n_32,ibuf_inst_n_33,ibuf_inst_n_34,ibuf_inst_n_35,ibuf_inst_n_36,ibuf_inst_n_37,ibuf_inst_n_38,ibuf_inst_n_39,ibuf_inst_n_40,ibuf_inst_n_41,ibuf_inst_n_42,ibuf_inst_n_43,ibuf_inst_n_44,ibuf_inst_n_45,ibuf_inst_n_46,ibuf_inst_n_47,ibuf_inst_n_48,ibuf_inst_n_49,ibuf_inst_n_50,ibuf_inst_n_51}));
  design_1_huffman_encoding_0_1_obuf obuf_inst
       (.D({ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27,ibuf_inst_n_28,ibuf_inst_n_29,ibuf_inst_n_30,ibuf_inst_n_31,ibuf_inst_n_32,ibuf_inst_n_33,ibuf_inst_n_34,ibuf_inst_n_35,ibuf_inst_n_36,ibuf_inst_n_37,ibuf_inst_n_38,ibuf_inst_n_39,ibuf_inst_n_40,ibuf_inst_n_41,ibuf_inst_n_42,ibuf_inst_n_43,ibuf_inst_n_44,ibuf_inst_n_45,ibuf_inst_n_46,ibuf_inst_n_47,ibuf_inst_n_48,ibuf_inst_n_49,ibuf_inst_n_50,ibuf_inst_n_51}),
        .E(E),
        .Loop_read_stream_pro_U0_stream_buffer_0_write(Loop_read_stream_pro_U0_stream_buffer_0_write),
        .Q(Q),
        .SS(SS),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ireg01_out),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_rst_n_2(ap_rst_n_2),
        .ap_rst_n_3(ap_rst_n_3),
        .ap_rst_n_4(ap_rst_n_4),
        .ap_rst_n_5(ap_rst_n_5),
        .ap_rst_n_6(ap_rst_n_6),
        .\i_0_i_reg_177_reg[5] (\i_0_i_reg_177_reg[5] ),
        .\i_0_i_reg_177_reg[6] (\i_0_i_reg_177_reg[6] ),
        .\i_0_i_reg_177_reg[6]_0 (\i_0_i_reg_177_reg[6]_0 ),
        .\i_0_i_reg_177_reg[6]_1 (\i_0_i_reg_177_reg[6]_1 ),
        .\i_0_i_reg_177_reg[7] (\i_0_i_reg_177_reg[7] ),
        .icmp_ln25_reg_248(icmp_ln25_reg_248),
        .\ireg_reg[48] (full_n_reg),
        .\ireg_reg[48]_0 (p_0_in),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .\odata_reg[0]_0 (\odata_reg[0] ),
        .\odata_reg[0]_1 (\odata_reg[0]_0 ),
        .\odata_reg[0]_2 (\odata_reg[0]_1 ),
        .\odata_reg[0]_3 (\odata_reg[0]_2 ),
        .\odata_reg[0]_4 (\odata_reg[0]_3 ),
        .\odata_reg[0]_5 (\odata_reg[0]_4 ),
        .\odata_reg[0]_6 (\odata_reg[0]_5 ),
        .\odata_reg[48]_0 ({symbol_histogram_TVALID_int,\odata_reg[40] }),
        .\odata_reg[48]_1 (\odata_reg[48] ),
        .\odata_reg[48]_2 (\odata_reg[48]_0 ),
        .stream_buffer_0_chan_full_n(stream_buffer_0_chan_full_n));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized0
   (Q,
    \ireg_reg[6] ,
    \ireg_reg[6]_0 ,
    ap_rst_n,
    symbol_histogram_TVALID,
    symbol_histogram_TKEEP,
    ap_clk,
    SS,
    E);
  output [6:0]Q;
  input \ireg_reg[6] ;
  input \ireg_reg[6]_0 ;
  input ap_rst_n;
  input symbol_histogram_TVALID;
  input [5:0]symbol_histogram_TKEEP;
  input ap_clk;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [6:0]cdata;
  wire ireg01_out;
  wire \ireg_reg[6] ;
  wire \ireg_reg[6]_0 ;
  wire obuf_inst_n_15;
  wire p_0_in;
  wire [5:0]symbol_histogram_TKEEP;
  wire symbol_histogram_TVALID;

  design_1_huffman_encoding_0_1_ibuf__parameterized0_71 ibuf_inst
       (.D(cdata),
        .E(ireg01_out),
        .Q(p_0_in),
        .SR(obuf_inst_n_15),
        .ap_clk(ap_clk),
        .\ireg_reg[6]_0 ({symbol_histogram_TVALID,symbol_histogram_TKEEP}));
  design_1_huffman_encoding_0_1_obuf__parameterized0_72 obuf_inst
       (.D(cdata),
        .E(ireg01_out),
        .Q(Q),
        .SR(obuf_inst_n_15),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[6] (\ireg_reg[6] ),
        .\ireg_reg[6]_0 (\ireg_reg[6]_0 ),
        .\ireg_reg[6]_1 (p_0_in),
        .\odata_reg[0]_0 (E));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized0_65
   (Q,
    \ireg_reg[6] ,
    \ireg_reg[6]_0 ,
    ap_rst_n,
    symbol_histogram_TVALID,
    symbol_histogram_TSTRB,
    ap_clk,
    SS,
    E);
  output [6:0]Q;
  input \ireg_reg[6] ;
  input \ireg_reg[6]_0 ;
  input ap_rst_n;
  input symbol_histogram_TVALID;
  input [5:0]symbol_histogram_TSTRB;
  input ap_clk;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [6:0]cdata;
  wire ireg01_out;
  wire \ireg_reg[6] ;
  wire \ireg_reg[6]_0 ;
  wire obuf_inst_n_15;
  wire p_0_in;
  wire [5:0]symbol_histogram_TSTRB;
  wire symbol_histogram_TVALID;

  design_1_huffman_encoding_0_1_ibuf__parameterized0 ibuf_inst
       (.D(cdata),
        .E(ireg01_out),
        .Q(p_0_in),
        .SR(obuf_inst_n_15),
        .ap_clk(ap_clk),
        .\ireg_reg[6]_0 ({symbol_histogram_TVALID,symbol_histogram_TSTRB}));
  design_1_huffman_encoding_0_1_obuf__parameterized0 obuf_inst
       (.D(cdata),
        .E(ireg01_out),
        .Q(Q),
        .SR(obuf_inst_n_15),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[6] (\ireg_reg[6] ),
        .\ireg_reg[6]_0 (\ireg_reg[6]_0 ),
        .\ireg_reg[6]_1 (p_0_in),
        .\odata_reg[0]_0 (E));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized1
   (encoding_TDEST,
    encoding_TREADY,
    result_dest_V_reg_586,
    encoding_TVALID_int,
    ap_rst_n,
    ap_clk,
    SS);
  output [0:0]encoding_TDEST;
  input encoding_TREADY;
  input result_dest_V_reg_586;
  input encoding_TVALID_int;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]encoding_TDEST;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire ibuf_inst_n_8;
  wire obuf_inst_n_7;
  wire p_0_in;
  wire result_dest_V_reg_586;

  design_1_huffman_encoding_0_1_ibuf__parameterized1_60 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .\ireg_reg[0]_0 (ibuf_inst_n_8),
        .\ireg_reg[1]_0 (obuf_inst_n_7),
        .p_0_in(p_0_in),
        .result_dest_V_reg_586(result_dest_V_reg_586));
  design_1_huffman_encoding_0_1_obuf__parameterized1_61 obuf_inst
       (.SS(SS),
        .ap_clk(ap_clk),
        .encoding_TDEST(encoding_TDEST),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .\odata_reg[0]_0 (ibuf_inst_n_8),
        .\odata_reg[1]_0 (obuf_inst_n_7),
        .p_0_in(p_0_in),
        .result_dest_V_reg_586(result_dest_V_reg_586));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized1_50
   (encoding_TID,
    encoding_TREADY,
    result_id_V_reg_581,
    encoding_TVALID_int,
    ap_rst_n,
    ap_clk,
    SS);
  output [0:0]encoding_TID;
  input encoding_TREADY;
  input result_id_V_reg_581;
  input encoding_TVALID_int;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]encoding_TID;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire ibuf_inst_n_8;
  wire obuf_inst_n_7;
  wire p_0_in;
  wire result_id_V_reg_581;

  design_1_huffman_encoding_0_1_ibuf__parameterized1_58 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .\ireg_reg[0]_0 (ibuf_inst_n_8),
        .\ireg_reg[1]_0 (obuf_inst_n_7),
        .p_0_in(p_0_in),
        .result_id_V_reg_581(result_id_V_reg_581));
  design_1_huffman_encoding_0_1_obuf__parameterized1_59 obuf_inst
       (.SS(SS),
        .ap_clk(ap_clk),
        .encoding_TID(encoding_TID),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .\odata_reg[0]_0 (ibuf_inst_n_8),
        .\odata_reg[1]_0 (obuf_inst_n_7),
        .p_0_in(p_0_in),
        .result_id_V_reg_581(result_id_V_reg_581));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized1_51
   (encoding_TLAST,
    encoding_TREADY,
    result_last_V_reg_576,
    encoding_TVALID_int,
    ap_rst_n,
    ap_clk,
    SS);
  output [0:0]encoding_TLAST;
  input encoding_TREADY;
  input result_last_V_reg_576;
  input encoding_TVALID_int;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]encoding_TLAST;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire ibuf_inst_n_8;
  wire obuf_inst_n_7;
  wire p_0_in;
  wire result_last_V_reg_576;

  design_1_huffman_encoding_0_1_ibuf__parameterized1_54 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .\ireg_reg[0]_0 (ibuf_inst_n_8),
        .\ireg_reg[1]_0 (obuf_inst_n_7),
        .p_0_in(p_0_in),
        .result_last_V_reg_576(result_last_V_reg_576));
  design_1_huffman_encoding_0_1_obuf__parameterized1_55 obuf_inst
       (.SS(SS),
        .ap_clk(ap_clk),
        .encoding_TLAST(encoding_TLAST),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .\odata_reg[0]_0 (ibuf_inst_n_8),
        .\odata_reg[1]_0 (obuf_inst_n_7),
        .p_0_in(p_0_in),
        .result_last_V_reg_576(result_last_V_reg_576));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized1_53
   (encoding_TUSER,
    encoding_TREADY,
    result_user_V_reg_571,
    encoding_TVALID_int,
    ap_rst_n,
    ap_clk,
    SS);
  output [0:0]encoding_TUSER;
  input encoding_TREADY;
  input result_user_V_reg_571;
  input encoding_TVALID_int;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire encoding_TREADY;
  wire [0:0]encoding_TUSER;
  wire encoding_TVALID_int;
  wire ibuf_inst_n_8;
  wire obuf_inst_n_7;
  wire p_0_in;
  wire result_user_V_reg_571;

  design_1_huffman_encoding_0_1_ibuf__parameterized1 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .\ireg_reg[0]_0 (ibuf_inst_n_8),
        .\ireg_reg[1]_0 (obuf_inst_n_7),
        .p_0_in(p_0_in),
        .result_user_V_reg_571(result_user_V_reg_571));
  design_1_huffman_encoding_0_1_obuf__parameterized1 obuf_inst
       (.SS(SS),
        .ap_clk(ap_clk),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TUSER(encoding_TUSER),
        .encoding_TVALID_int(encoding_TVALID_int),
        .\odata_reg[0]_0 (ibuf_inst_n_8),
        .\odata_reg[1]_0 (obuf_inst_n_7),
        .p_0_in(p_0_in),
        .result_user_V_reg_571(result_user_V_reg_571));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized1_62
   (\i_0_i_reg_177_reg[5] ,
    \odata_reg[1] ,
    Loop_read_stream_pro_U0_stream_buffer_6_d0,
    \odata_reg[1]_0 ,
    ap_rst_n,
    symbol_histogram_TVALID,
    Q,
    symbol_histogram_TDEST,
    ap_clk,
    \odata_reg[0] ,
    SS);
  output \i_0_i_reg_177_reg[5] ;
  output \odata_reg[1] ;
  output Loop_read_stream_pro_U0_stream_buffer_6_d0;
  input \odata_reg[1]_0 ;
  input ap_rst_n;
  input symbol_histogram_TVALID;
  input [8:0]Q;
  input [0:0]symbol_histogram_TDEST;
  input ap_clk;
  input \odata_reg[0] ;
  input [0:0]SS;

  wire Loop_read_stream_pro_U0_stream_buffer_6_d0;
  wire [8:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \i_0_i_reg_177_reg[5] ;
  wire ibuf_inst_n_10;
  wire ibuf_inst_n_7;
  wire ireg01_out;
  wire obuf_inst_n_9;
  wire \odata_reg[0] ;
  wire \odata_reg[1] ;
  wire \odata_reg[1]_0 ;
  wire p_0_in;
  wire [0:0]symbol_histogram_TDEST;
  wire symbol_histogram_TVALID;

  design_1_huffman_encoding_0_1_ibuf__parameterized1_75 ibuf_inst
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ibuf_inst_n_7),
        .\i_0_i_reg_177_reg[5] (\i_0_i_reg_177_reg[5] ),
        .ireg01_out(ireg01_out),
        .\ireg_reg[0]_0 (ibuf_inst_n_10),
        .\ireg_reg[0]_1 (obuf_inst_n_9),
        .\odata_reg[1] (\odata_reg[1]_0 ),
        .\odata_reg[1]_0 (\odata_reg[1] ),
        .p_0_in(p_0_in),
        .symbol_histogram_TDEST(symbol_histogram_TDEST),
        .symbol_histogram_TVALID(symbol_histogram_TVALID));
  design_1_huffman_encoding_0_1_obuf__parameterized1_76 obuf_inst
       (.Loop_read_stream_pro_U0_stream_buffer_6_d0(Loop_read_stream_pro_U0_stream_buffer_6_d0),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(obuf_inst_n_9),
        .ireg01_out(ireg01_out),
        .\ireg_reg[0] (\i_0_i_reg_177_reg[5] ),
        .\ireg_reg[0]_0 (\odata_reg[1]_0 ),
        .\odata_reg[0]_0 (ibuf_inst_n_10),
        .\odata_reg[0]_1 (\odata_reg[0] ),
        .\odata_reg[1]_0 (\odata_reg[1] ),
        .\odata_reg[1]_1 (ibuf_inst_n_7),
        .p_0_in(p_0_in),
        .symbol_histogram_TDEST(symbol_histogram_TDEST));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized1_63
   (\odata_reg[1] ,
    Loop_read_stream_pro_U0_stream_buffer_5_d0,
    \odata_reg[1]_0 ,
    ap_rst_n,
    \odata_reg[1]_1 ,
    symbol_histogram_TVALID,
    symbol_histogram_TID,
    ap_clk,
    \odata_reg[0] ,
    SS);
  output \odata_reg[1] ;
  output Loop_read_stream_pro_U0_stream_buffer_5_d0;
  input \odata_reg[1]_0 ;
  input ap_rst_n;
  input \odata_reg[1]_1 ;
  input symbol_histogram_TVALID;
  input [0:0]symbol_histogram_TID;
  input ap_clk;
  input \odata_reg[0] ;
  input [0:0]SS;

  wire Loop_read_stream_pro_U0_stream_buffer_5_d0;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ibuf_inst_n_7;
  wire ibuf_inst_n_9;
  wire ireg01_out;
  wire obuf_inst_n_9;
  wire \odata_reg[0] ;
  wire \odata_reg[1] ;
  wire \odata_reg[1]_0 ;
  wire \odata_reg[1]_1 ;
  wire p_0_in;
  wire [0:0]symbol_histogram_TID;
  wire symbol_histogram_TVALID;

  design_1_huffman_encoding_0_1_ibuf__parameterized1_73 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ibuf_inst_n_7),
        .ireg01_out(ireg01_out),
        .\ireg_reg[0]_0 (ibuf_inst_n_9),
        .\ireg_reg[0]_1 (obuf_inst_n_9),
        .\odata_reg[1] (\odata_reg[1]_0 ),
        .\odata_reg[1]_0 (\odata_reg[1]_1 ),
        .\odata_reg[1]_1 (\odata_reg[1] ),
        .p_0_in(p_0_in),
        .symbol_histogram_TID(symbol_histogram_TID),
        .symbol_histogram_TVALID(symbol_histogram_TVALID));
  design_1_huffman_encoding_0_1_obuf__parameterized1_74 obuf_inst
       (.Loop_read_stream_pro_U0_stream_buffer_5_d0(Loop_read_stream_pro_U0_stream_buffer_5_d0),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(obuf_inst_n_9),
        .ireg01_out(ireg01_out),
        .\ireg_reg[0] (\odata_reg[1]_1 ),
        .\ireg_reg[0]_0 (\odata_reg[1]_0 ),
        .\odata_reg[0]_0 (ibuf_inst_n_9),
        .\odata_reg[0]_1 (\odata_reg[0] ),
        .\odata_reg[1]_0 (\odata_reg[1] ),
        .\odata_reg[1]_1 (ibuf_inst_n_7),
        .p_0_in(p_0_in),
        .symbol_histogram_TID(symbol_histogram_TID));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized1_64
   (\odata_reg[1] ,
    Loop_read_stream_pro_U0_stream_buffer_4_d0,
    \odata_reg[1]_0 ,
    ap_rst_n,
    \odata_reg[1]_1 ,
    symbol_histogram_TVALID,
    symbol_histogram_TLAST,
    ap_clk,
    \odata_reg[0] ,
    SS);
  output \odata_reg[1] ;
  output Loop_read_stream_pro_U0_stream_buffer_4_d0;
  input \odata_reg[1]_0 ;
  input ap_rst_n;
  input \odata_reg[1]_1 ;
  input symbol_histogram_TVALID;
  input [0:0]symbol_histogram_TLAST;
  input ap_clk;
  input \odata_reg[0] ;
  input [0:0]SS;

  wire Loop_read_stream_pro_U0_stream_buffer_4_d0;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ibuf_inst_n_7;
  wire ibuf_inst_n_9;
  wire ireg01_out;
  wire obuf_inst_n_9;
  wire \odata_reg[0] ;
  wire \odata_reg[1] ;
  wire \odata_reg[1]_0 ;
  wire \odata_reg[1]_1 ;
  wire p_0_in;
  wire [0:0]symbol_histogram_TLAST;
  wire symbol_histogram_TVALID;

  design_1_huffman_encoding_0_1_ibuf__parameterized1_69 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ibuf_inst_n_7),
        .ireg01_out(ireg01_out),
        .\ireg_reg[0]_0 (ibuf_inst_n_9),
        .\ireg_reg[0]_1 (obuf_inst_n_9),
        .\odata_reg[1] (\odata_reg[1]_0 ),
        .\odata_reg[1]_0 (\odata_reg[1]_1 ),
        .\odata_reg[1]_1 (\odata_reg[1] ),
        .p_0_in(p_0_in),
        .symbol_histogram_TLAST(symbol_histogram_TLAST),
        .symbol_histogram_TVALID(symbol_histogram_TVALID));
  design_1_huffman_encoding_0_1_obuf__parameterized1_70 obuf_inst
       (.Loop_read_stream_pro_U0_stream_buffer_4_d0(Loop_read_stream_pro_U0_stream_buffer_4_d0),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(obuf_inst_n_9),
        .ireg01_out(ireg01_out),
        .\ireg_reg[0] (\odata_reg[1]_1 ),
        .\ireg_reg[0]_0 (\odata_reg[1]_0 ),
        .\odata_reg[0]_0 (ibuf_inst_n_9),
        .\odata_reg[0]_1 (\odata_reg[0] ),
        .\odata_reg[1]_0 (\odata_reg[1] ),
        .\odata_reg[1]_1 (ibuf_inst_n_7),
        .p_0_in(p_0_in),
        .symbol_histogram_TLAST(symbol_histogram_TLAST));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized1_66
   (\odata_reg[1] ,
    Loop_read_stream_pro_U0_stream_buffer_3_d0,
    \odata_reg[1]_0 ,
    ap_rst_n,
    \odata_reg[1]_1 ,
    symbol_histogram_TVALID,
    symbol_histogram_TUSER,
    ap_clk,
    \odata_reg[0] ,
    SS);
  output \odata_reg[1] ;
  output Loop_read_stream_pro_U0_stream_buffer_3_d0;
  input \odata_reg[1]_0 ;
  input ap_rst_n;
  input \odata_reg[1]_1 ;
  input symbol_histogram_TVALID;
  input [0:0]symbol_histogram_TUSER;
  input ap_clk;
  input \odata_reg[0] ;
  input [0:0]SS;

  wire Loop_read_stream_pro_U0_stream_buffer_3_d0;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ibuf_inst_n_7;
  wire ibuf_inst_n_9;
  wire ireg01_out;
  wire obuf_inst_n_9;
  wire \odata_reg[0] ;
  wire \odata_reg[1] ;
  wire \odata_reg[1]_0 ;
  wire \odata_reg[1]_1 ;
  wire p_0_in;
  wire [0:0]symbol_histogram_TUSER;
  wire symbol_histogram_TVALID;

  design_1_huffman_encoding_0_1_ibuf__parameterized1_67 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ibuf_inst_n_7),
        .ireg01_out(ireg01_out),
        .\ireg_reg[0]_0 (ibuf_inst_n_9),
        .\ireg_reg[0]_1 (obuf_inst_n_9),
        .\odata_reg[1] (\odata_reg[1]_0 ),
        .\odata_reg[1]_0 (\odata_reg[1]_1 ),
        .\odata_reg[1]_1 (\odata_reg[1] ),
        .p_0_in(p_0_in),
        .symbol_histogram_TUSER(symbol_histogram_TUSER),
        .symbol_histogram_TVALID(symbol_histogram_TVALID));
  design_1_huffman_encoding_0_1_obuf__parameterized1_68 obuf_inst
       (.Loop_read_stream_pro_U0_stream_buffer_3_d0(Loop_read_stream_pro_U0_stream_buffer_3_d0),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(obuf_inst_n_9),
        .ireg01_out(ireg01_out),
        .\ireg_reg[0] (\odata_reg[1]_1 ),
        .\ireg_reg[0]_0 (\odata_reg[1]_0 ),
        .\odata_reg[0]_0 (ibuf_inst_n_9),
        .\odata_reg[0]_1 (\odata_reg[0] ),
        .\odata_reg[1]_0 (\odata_reg[1] ),
        .\odata_reg[1]_1 (ibuf_inst_n_7),
        .p_0_in(p_0_in),
        .symbol_histogram_TUSER(symbol_histogram_TUSER));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized2
   (E,
    D,
    ap_rst_n_0,
    \count_reg[0]_0 ,
    encoding_TVALID_int,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    \odata_reg[32] ,
    ap_rst_n_1,
    pop_buf,
    ap_sync_done,
    \count_reg[0]_1 ,
    \count_reg[0]_2 ,
    \count_reg[0]_3 ,
    \count_reg[0]_4 ,
    \count_reg[0]_5 ,
    \count_reg[0]_6 ,
    \count_reg[0]_7 ,
    \count_reg[0]_8 ,
    SS,
    ap_clk,
    ap_rst_n,
    \count_reg[1]_0 ,
    Q,
    encoding_TREADY,
    \ap_CS_fsm_reg[8] ,
    Block_proc_U0_ap_start,
    ap_done_reg,
    extLd_loc_c19_empty_n,
    ap_done_reg_0,
    create_codeword_U0_ap_start,
    \ireg_reg[26] ,
    \odata_reg[4] ,
    \odata_reg[4]_0 ,
    symbol_bits_V_t_empty_n,
    ADDRBWRADDR,
    stream_buffer_6_t_empty_n,
    DPRA,
    stream_buffer_4_t_empty_n,
    \tptr_reg[0] ,
    stream_buffer_2_t_empty_n,
    \tptr_reg[0]_0 ,
    stream_buffer_1_t_empty_n,
    \tptr_reg[0]_1 ,
    stream_buffer_3_t_empty_n,
    \tptr_reg[0]_2 ,
    stream_buffer_5_t_empty_n,
    \tptr_reg[0]_3 ,
    truncated_length_his_1_t_empty_n,
    \tptr_reg[0]_4 );
  output [0:0]E;
  output [4:0]D;
  output ap_rst_n_0;
  output \count_reg[0]_0 ;
  output encoding_TVALID_int;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output [0:0]\ap_CS_fsm_reg[6]_0 ;
  output [27:0]\odata_reg[32] ;
  output ap_rst_n_1;
  output pop_buf;
  output ap_sync_done;
  output \count_reg[0]_1 ;
  output \count_reg[0]_2 ;
  output \count_reg[0]_3 ;
  output \count_reg[0]_4 ;
  output \count_reg[0]_5 ;
  output \count_reg[0]_6 ;
  output \count_reg[0]_7 ;
  output \count_reg[0]_8 ;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input \count_reg[1]_0 ;
  input [5:0]Q;
  input encoding_TREADY;
  input \ap_CS_fsm_reg[8] ;
  input Block_proc_U0_ap_start;
  input ap_done_reg;
  input extLd_loc_c19_empty_n;
  input ap_done_reg_0;
  input create_codeword_U0_ap_start;
  input [26:0]\ireg_reg[26] ;
  input [0:0]\odata_reg[4] ;
  input [0:0]\odata_reg[4]_0 ;
  input symbol_bits_V_t_empty_n;
  input [0:0]ADDRBWRADDR;
  input stream_buffer_6_t_empty_n;
  input [0:0]DPRA;
  input stream_buffer_4_t_empty_n;
  input [0:0]\tptr_reg[0] ;
  input stream_buffer_2_t_empty_n;
  input [0:0]\tptr_reg[0]_0 ;
  input stream_buffer_1_t_empty_n;
  input [0:0]\tptr_reg[0]_1 ;
  input stream_buffer_3_t_empty_n;
  input [0:0]\tptr_reg[0]_2 ;
  input stream_buffer_5_t_empty_n;
  input [0:0]\tptr_reg[0]_3 ;
  input truncated_length_his_1_t_empty_n;
  input [0:0]\tptr_reg[0]_4 ;

  wire [0:0]ADDRBWRADDR;
  wire Block_proc_U0_ap_start;
  wire [4:0]D;
  wire [0:0]DPRA;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_done;
  wire [1:1]count;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_1 ;
  wire \count_reg[0]_2 ;
  wire \count_reg[0]_3 ;
  wire \count_reg[0]_4 ;
  wire \count_reg[0]_5 ;
  wire \count_reg[0]_6 ;
  wire \count_reg[0]_7 ;
  wire \count_reg[0]_8 ;
  wire \count_reg[1]_0 ;
  wire \count_reg_n_7_[0] ;
  wire \count_reg_n_7_[1] ;
  wire create_codeword_U0_ap_start;
  wire encoding_TREADY;
  wire encoding_TVALID_int;
  wire extLd_loc_c19_empty_n;
  wire ibuf_inst_n_10;
  wire ibuf_inst_n_11;
  wire ibuf_inst_n_12;
  wire ibuf_inst_n_13;
  wire ibuf_inst_n_14;
  wire ibuf_inst_n_15;
  wire ibuf_inst_n_16;
  wire ibuf_inst_n_17;
  wire ibuf_inst_n_18;
  wire ibuf_inst_n_19;
  wire ibuf_inst_n_20;
  wire ibuf_inst_n_21;
  wire ibuf_inst_n_22;
  wire ibuf_inst_n_23;
  wire ibuf_inst_n_24;
  wire ibuf_inst_n_25;
  wire ibuf_inst_n_26;
  wire ibuf_inst_n_27;
  wire ibuf_inst_n_28;
  wire ibuf_inst_n_29;
  wire ibuf_inst_n_30;
  wire ibuf_inst_n_31;
  wire ibuf_inst_n_32;
  wire ibuf_inst_n_33;
  wire ibuf_inst_n_34;
  wire ibuf_inst_n_35;
  wire ibuf_inst_n_36;
  wire ibuf_inst_n_37;
  wire ibuf_inst_n_38;
  wire ireg01_out;
  wire [26:0]\ireg_reg[26] ;
  wire [27:0]\odata_reg[32] ;
  wire [0:0]\odata_reg[4] ;
  wire [0:0]\odata_reg[4]_0 ;
  wire p_0_in;
  wire pop_buf;
  wire stream_buffer_1_t_empty_n;
  wire stream_buffer_2_t_empty_n;
  wire stream_buffer_3_t_empty_n;
  wire stream_buffer_4_t_empty_n;
  wire stream_buffer_5_t_empty_n;
  wire stream_buffer_6_t_empty_n;
  wire symbol_bits_V_t_empty_n;
  wire [0:0]\tptr_reg[0] ;
  wire [0:0]\tptr_reg[0]_0 ;
  wire [0:0]\tptr_reg[0]_1 ;
  wire [0:0]\tptr_reg[0]_2 ;
  wire [0:0]\tptr_reg[0]_3 ;
  wire [0:0]\tptr_reg[0]_4 ;
  wire truncated_length_his_1_t_empty_n;

  LUT4 #(
    .INIT(16'hFFB0)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(ap_done_reg_0),
        .I1(create_codeword_U0_ap_start),
        .I2(Q[0]),
        .I3(\count_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(\count_reg_n_7_[0] ),
        .I1(\count_reg_n_7_[1] ),
        .I2(encoding_TREADY),
        .I3(Q[5]),
        .O(\count_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hFFFF7000)) 
    \ap_CS_fsm[8]_i_1__2 
       (.I0(encoding_TREADY),
        .I1(\count_reg_n_7_[1] ),
        .I2(\count_reg_n_7_[0] ),
        .I3(Q[5]),
        .I4(\ap_CS_fsm_reg[8] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h020A020A020A0000)) 
    ap_done_reg_i_1__8
       (.I0(ap_rst_n),
        .I1(Block_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(extLd_loc_c19_empty_n),
        .I4(\count_reg[0]_0 ),
        .I5(ap_done_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0202020002020000)) 
    ap_done_reg_i_1__9
       (.I0(ap_rst_n),
        .I1(ap_done_reg_0),
        .I2(\count_reg[0]_0 ),
        .I3(extLd_loc_c19_empty_n),
        .I4(ap_done_reg),
        .I5(Block_proc_U0_ap_start),
        .O(ap_rst_n_1));
  LUT5 #(
    .INIT(32'h80008888)) 
    \count[0]_i_2__1 
       (.I0(symbol_bits_V_t_empty_n),
        .I1(Q[5]),
        .I2(encoding_TREADY),
        .I3(\count_reg_n_7_[1] ),
        .I4(\count_reg_n_7_[0] ),
        .O(pop_buf));
  FDRE \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ibuf_inst_n_10),
        .Q(\count_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(count),
        .Q(\count_reg_n_7_[1] ),
        .R(SS));
  design_1_huffman_encoding_0_1_ibuf__parameterized2 ibuf_inst
       (.D({ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27,ibuf_inst_n_28,ibuf_inst_n_29,ibuf_inst_n_30,ibuf_inst_n_31,ibuf_inst_n_32,ibuf_inst_n_33,ibuf_inst_n_34,ibuf_inst_n_35,ibuf_inst_n_36,ibuf_inst_n_37,ibuf_inst_n_38}),
        .E(E),
        .Q(p_0_in),
        .\ap_CS_fsm_reg[3] (Q[4:1]),
        .\ap_CS_fsm_reg[6] (ibuf_inst_n_10),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_1 (\ap_CS_fsm_reg[6]_0 ),
        .\ap_CS_fsm_reg[7] (D[3:1]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .count(count),
        .\count_reg[0] (\count_reg_n_7_[0] ),
        .\count_reg[0]_0 (\count_reg_n_7_[1] ),
        .\count_reg[1] (\count_reg[1]_0 ),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TVALID_int(encoding_TVALID_int),
        .\ireg_reg[26]_0 (\ireg_reg[26] ),
        .\ireg_reg[32]_0 (\odata_reg[32] [27]),
        .\ireg_reg[32]_1 (ireg01_out),
        .\odata_reg[4] (\odata_reg[4] ),
        .\odata_reg[4]_0 (\odata_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hEEE0EE00)) 
    \int_isr[0]_i_3 
       (.I0(ap_done_reg_0),
        .I1(\count_reg[0]_0 ),
        .I2(extLd_loc_c19_empty_n),
        .I3(ap_done_reg),
        .I4(Block_proc_U0_ap_start),
        .O(ap_sync_done));
  design_1_huffman_encoding_0_1_obuf__parameterized2 obuf_inst
       (.D({ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27,ibuf_inst_n_28,ibuf_inst_n_29,ibuf_inst_n_30,ibuf_inst_n_31,ibuf_inst_n_32,ibuf_inst_n_33,ibuf_inst_n_34,ibuf_inst_n_35,ibuf_inst_n_36,ibuf_inst_n_37,ibuf_inst_n_38}),
        .Q(\odata_reg[32] ),
        .SS(SS),
        .ap_clk(ap_clk),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TREADY_0(ireg01_out),
        .\ireg_reg[32] (p_0_in));
  LUT6 #(
    .INIT(64'h2AFFFFFFD5000000)) 
    \tptr[0]_i_1__10 
       (.I0(\count_reg_n_7_[0] ),
        .I1(\count_reg_n_7_[1] ),
        .I2(encoding_TREADY),
        .I3(Q[5]),
        .I4(stream_buffer_6_t_empty_n),
        .I5(DPRA),
        .O(\count_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h2AFFFFFFD5000000)) 
    \tptr[0]_i_1__11 
       (.I0(\count_reg_n_7_[0] ),
        .I1(\count_reg_n_7_[1] ),
        .I2(encoding_TREADY),
        .I3(Q[5]),
        .I4(stream_buffer_4_t_empty_n),
        .I5(\tptr_reg[0] ),
        .O(\count_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h2AFFFFFFD5000000)) 
    \tptr[0]_i_1__12 
       (.I0(\count_reg_n_7_[0] ),
        .I1(\count_reg_n_7_[1] ),
        .I2(encoding_TREADY),
        .I3(Q[5]),
        .I4(stream_buffer_2_t_empty_n),
        .I5(\tptr_reg[0]_0 ),
        .O(\count_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h2AFFFFFFD5000000)) 
    \tptr[0]_i_1__13 
       (.I0(\count_reg_n_7_[0] ),
        .I1(\count_reg_n_7_[1] ),
        .I2(encoding_TREADY),
        .I3(Q[5]),
        .I4(stream_buffer_1_t_empty_n),
        .I5(\tptr_reg[0]_1 ),
        .O(\count_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h2AFFFFFFD5000000)) 
    \tptr[0]_i_1__14 
       (.I0(\count_reg_n_7_[0] ),
        .I1(\count_reg_n_7_[1] ),
        .I2(encoding_TREADY),
        .I3(Q[5]),
        .I4(stream_buffer_3_t_empty_n),
        .I5(\tptr_reg[0]_2 ),
        .O(\count_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h2AFFFFFFD5000000)) 
    \tptr[0]_i_1__15 
       (.I0(\count_reg_n_7_[0] ),
        .I1(\count_reg_n_7_[1] ),
        .I2(encoding_TREADY),
        .I3(Q[5]),
        .I4(stream_buffer_5_t_empty_n),
        .I5(\tptr_reg[0]_3 ),
        .O(\count_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h2AFFFFFFD5000000)) 
    \tptr[0]_i_1__16 
       (.I0(\count_reg_n_7_[0] ),
        .I1(\count_reg_n_7_[1] ),
        .I2(encoding_TREADY),
        .I3(Q[5]),
        .I4(truncated_length_his_1_t_empty_n),
        .I5(\tptr_reg[0]_4 ),
        .O(\count_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h2AFFFFFFD5000000)) 
    \tptr[0]_i_1__9 
       (.I0(\count_reg_n_7_[0] ),
        .I1(\count_reg_n_7_[1] ),
        .I2(encoding_TREADY),
        .I3(Q[5]),
        .I4(symbol_bits_V_t_empty_n),
        .I5(ADDRBWRADDR),
        .O(\count_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized3
   (Q,
    encoding_TKEEP,
    encoding_TREADY,
    ap_rst_n,
    D,
    \ireg_reg[4] ,
    ap_clk,
    SS);
  output [0:0]Q;
  output [3:0]encoding_TKEEP;
  input encoding_TREADY;
  input ap_rst_n;
  input [0:0]D;
  input [4:0]\ireg_reg[4] ;
  input ap_clk;
  input [0:0]SS;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]cdata;
  wire [3:0]encoding_TKEEP;
  wire encoding_TREADY;
  wire ireg01_out;
  wire [4:0]\ireg_reg[4] ;
  wire obuf_inst_n_7;

  design_1_huffman_encoding_0_1_ibuf__parameterized3_56 ibuf_inst
       (.D(cdata),
        .E(ireg01_out),
        .Q(Q),
        .SR(obuf_inst_n_7),
        .ap_clk(ap_clk),
        .\ireg_reg[4]_0 (\ireg_reg[4] ));
  design_1_huffman_encoding_0_1_obuf__parameterized3_57 obuf_inst
       (.D({D,cdata}),
        .E(ireg01_out),
        .Q(Q),
        .SR(obuf_inst_n_7),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TKEEP(encoding_TKEEP),
        .encoding_TREADY(encoding_TREADY));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_1_huffman_encoding_0_1_regslice_both__parameterized3_52
   (Q,
    encoding_TSTRB,
    encoding_TREADY,
    ap_rst_n,
    D,
    \ireg_reg[4] ,
    ap_clk,
    SS);
  output [0:0]Q;
  output [3:0]encoding_TSTRB;
  input encoding_TREADY;
  input ap_rst_n;
  input [0:0]D;
  input [4:0]\ireg_reg[4] ;
  input ap_clk;
  input [0:0]SS;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]cdata;
  wire encoding_TREADY;
  wire [3:0]encoding_TSTRB;
  wire ireg01_out;
  wire [4:0]\ireg_reg[4] ;
  wire obuf_inst_n_7;

  design_1_huffman_encoding_0_1_ibuf__parameterized3 ibuf_inst
       (.D(cdata),
        .E(ireg01_out),
        .Q(Q),
        .SR(obuf_inst_n_7),
        .ap_clk(ap_clk),
        .\ireg_reg[4]_0 (\ireg_reg[4] ));
  design_1_huffman_encoding_0_1_obuf__parameterized3 obuf_inst
       (.D({D,cdata}),
        .E(ireg01_out),
        .Q(Q),
        .SR(obuf_inst_n_7),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .encoding_TREADY(encoding_TREADY),
        .encoding_TSTRB(encoding_TSTRB));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module design_1_huffman_encoding_0_1_sort
   (DOADO,
    sort_U0_out_frequency_V_d0,
    sort_U0_out_value_V_ce0,
    sort_U0_in_value_V_address0,
    j_0_i_i_reg_301_reg,
    sort_U0_ap_ready,
    Q,
    sort_U0_ap_done,
    \op2_assign_i_reg_684_reg[5]_0 ,
    \j7_0_i_i_reg_4725_reg[8]_0 ,
    sort_U0_in_value_V_ce0,
    \j5_0_i_i_reg_1763_reg[8]_0 ,
    S,
    sort_U0_out_value_V_we0,
    \location_curr_V_reg_7056_reg[7]_0 ,
    mOutPtr110_out,
    push_buf,
    push_buf_0,
    ap_rst_n_0,
    ap_rst_n_1,
    \op2_assign_i_reg_684_reg[5]_1 ,
    \op2_assign_i_reg_684_reg[5]_2 ,
    \op2_assign_i_reg_684_reg[5]_3 ,
    \op2_assign_i_reg_684_reg[5]_4 ,
    ap_clk,
    SS,
    \icmp_ln40_reg_6981_reg[0]_0 ,
    ap_done_reg_reg_0,
    extLd8_loc_channel_empty_n,
    filtered_frequency_V_t_empty_n,
    filtered_value_V_t_empty_n,
    CO,
    ap_rst_n,
    \zext_ln69_reg_7040_reg[0]_0 ,
    \zext_ln69_reg_7040_reg[7]_i_2 ,
    filtered_frequency_V_t_q0,
    DOBDO,
    internal_full_n_reg,
    ap_done_reg,
    Block_huffman_encodi_U0_ap_continue,
    sorted_1_i_full_n,
    ap_sync_reg_channel_write_sorted_1_reg,
    sorted_0_i_full_n,
    ap_sync_reg_channel_write_sorted_0,
    ADDRBWRADDR,
    ADDRARDADDR,
    \tptr_reg[0] ,
    \tptr_reg[0]_0 );
  output [8:0]DOADO;
  output [31:0]sort_U0_out_frequency_V_d0;
  output sort_U0_out_value_V_ce0;
  output [7:0]sort_U0_in_value_V_address0;
  output [0:0]j_0_i_i_reg_301_reg;
  output sort_U0_ap_ready;
  output [1:0]Q;
  output sort_U0_ap_done;
  output [0:0]\op2_assign_i_reg_684_reg[5]_0 ;
  output [5:0]\j7_0_i_i_reg_4725_reg[8]_0 ;
  output sort_U0_in_value_V_ce0;
  output [8:0]\j5_0_i_i_reg_1763_reg[8]_0 ;
  output [0:0]S;
  output sort_U0_out_value_V_we0;
  output [7:0]\location_curr_V_reg_7056_reg[7]_0 ;
  output mOutPtr110_out;
  output push_buf;
  output push_buf_0;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output \op2_assign_i_reg_684_reg[5]_1 ;
  output \op2_assign_i_reg_684_reg[5]_2 ;
  output \op2_assign_i_reg_684_reg[5]_3 ;
  output \op2_assign_i_reg_684_reg[5]_4 ;
  input ap_clk;
  input [0:0]SS;
  input [0:0]\icmp_ln40_reg_6981_reg[0]_0 ;
  input ap_done_reg_reg_0;
  input extLd8_loc_channel_empty_n;
  input filtered_frequency_V_t_empty_n;
  input filtered_value_V_t_empty_n;
  input [0:0]CO;
  input ap_rst_n;
  input [0:0]\zext_ln69_reg_7040_reg[0]_0 ;
  input [2:0]\zext_ln69_reg_7040_reg[7]_i_2 ;
  input [31:0]filtered_frequency_V_t_q0;
  input [8:0]DOBDO;
  input internal_full_n_reg;
  input ap_done_reg;
  input Block_huffman_encodi_U0_ap_continue;
  input sorted_1_i_full_n;
  input ap_sync_reg_channel_write_sorted_1_reg;
  input sorted_0_i_full_n;
  input ap_sync_reg_channel_write_sorted_0;
  input [0:0]ADDRBWRADDR;
  input [0:0]ADDRARDADDR;
  input [0:0]\tptr_reg[0] ;
  input [0:0]\tptr_reg[0]_0 ;

  wire [0:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire Block_huffman_encodi_U0_ap_continue;
  wire [0:0]CO;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire \ap_CS_fsm[9]_i_1_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp4_stage0;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [11:0]ap_NS_fsm;
  wire ap_NS_fsm147_out;
  wire ap_NS_fsm149_out;
  wire ap_NS_fsm152_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_7;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_7;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_7;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp4_iter0;
  wire ap_enable_reg_pp4_iter0_i_1_n_7;
  wire ap_enable_reg_pp4_iter1;
  wire ap_enable_reg_pp4_iter2_i_1_n_7;
  wire [7:0]ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32;
  wire [7:0]ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32;
  wire [7:0]ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32;
  wire [7:0]ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32;
  wire [7:0]ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32;
  wire [7:0]ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32;
  wire [7:0]ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32;
  wire [7:0]ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32;
  wire [7:0]ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32;
  wire [7:0]ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32;
  wire [7:0]ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32;
  wire [7:0]ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32;
  wire [7:0]ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32;
  wire [7:0]ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32;
  wire [7:0]ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32;
  wire [3:0]ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_channel_write_sorted_0;
  wire ap_sync_reg_channel_write_sorted_1_reg;
  wire clear;
  wire [7:0]compute_histogram_hi_fu_6761_p2;
  wire current_digit_V_U_n_20;
  wire current_digit_V_U_n_21;
  wire current_digit_V_U_n_22;
  wire current_digit_V_U_n_23;
  wire current_digit_V_U_n_24;
  wire current_digit_V_U_n_25;
  wire current_digit_V_U_n_26;
  wire current_digit_V_U_n_27;
  wire [3:0]current_digit_V_q0;
  wire current_digit_V_we0;
  wire [3:0]digit_V_1_reg_7051;
  wire digit_V_1_reg_70510;
  wire [3:0]digit_V_reg_7007;
  wire \digit_V_reg_7007[0]_i_2_n_7 ;
  wire \digit_V_reg_7007[0]_i_3_n_7 ;
  wire \digit_V_reg_7007[1]_i_2_n_7 ;
  wire \digit_V_reg_7007[1]_i_3_n_7 ;
  wire \digit_V_reg_7007[2]_i_2_n_7 ;
  wire \digit_V_reg_7007[2]_i_3_n_7 ;
  wire \digit_V_reg_7007[3]_i_1_n_7 ;
  wire \digit_V_reg_7007[3]_i_3_n_7 ;
  wire \digit_V_reg_7007[3]_i_4_n_7 ;
  wire \digit_V_reg_7007_reg[0]_i_1_n_7 ;
  wire \digit_V_reg_7007_reg[1]_i_1_n_7 ;
  wire \digit_V_reg_7007_reg[2]_i_1_n_7 ;
  wire \digit_V_reg_7007_reg[3]_i_2_n_7 ;
  wire [7:0]digit_histogram_0_V_1_reg_672;
  wire digit_histogram_0_V_2_reg_861;
  wire \digit_histogram_0_V_2_reg_861_reg_n_7_[0] ;
  wire \digit_histogram_0_V_2_reg_861_reg_n_7_[1] ;
  wire \digit_histogram_0_V_2_reg_861_reg_n_7_[2] ;
  wire \digit_histogram_0_V_2_reg_861_reg_n_7_[3] ;
  wire \digit_histogram_0_V_2_reg_861_reg_n_7_[4] ;
  wire \digit_histogram_0_V_2_reg_861_reg_n_7_[5] ;
  wire \digit_histogram_0_V_2_reg_861_reg_n_7_[6] ;
  wire \digit_histogram_0_V_2_reg_861_reg_n_7_[7] ;
  wire \digit_histogram_0_V_4_reg_1939[0]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1939[1]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1939[2]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1939[3]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1939[4]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1939[5]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1939[6]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1939[7]_i_1_n_7 ;
  wire \digit_histogram_0_V_4_reg_1939[7]_i_2_n_7 ;
  wire \digit_histogram_0_V_4_reg_1939_reg_n_7_[0] ;
  wire \digit_histogram_0_V_4_reg_1939_reg_n_7_[1] ;
  wire \digit_histogram_0_V_4_reg_1939_reg_n_7_[2] ;
  wire \digit_histogram_0_V_4_reg_1939_reg_n_7_[3] ;
  wire \digit_histogram_0_V_4_reg_1939_reg_n_7_[4] ;
  wire \digit_histogram_0_V_4_reg_1939_reg_n_7_[5] ;
  wire \digit_histogram_0_V_4_reg_1939_reg_n_7_[6] ;
  wire \digit_histogram_0_V_4_reg_1939_reg_n_7_[7] ;
  wire [7:0]digit_histogram_0_V_6_reg_3679;
  wire \digit_histogram_0_V_6_reg_3679[0]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3679[1]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3679[2]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3679[3]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3679[4]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3679[5]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3679[6]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3679[7]_i_1_n_7 ;
  wire \digit_histogram_0_V_6_reg_3679[7]_i_2_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_20_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_21_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_22_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_23_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_24_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_25_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_26_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_27_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_28_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_29_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_2_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_30_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_31_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_32_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_33_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_34_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_35_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_36_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_37_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_38_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_39_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_3_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_40_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_41_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_42_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_43_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_4_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_5_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_6_n_7 ;
  wire \digit_histogram_0_V_reg_1950[5]_i_7_n_7 ;
  wire \digit_histogram_0_V_reg_1950[7]_i_11_n_7 ;
  wire \digit_histogram_0_V_reg_1950[7]_i_12_n_7 ;
  wire \digit_histogram_0_V_reg_1950[7]_i_13_n_7 ;
  wire \digit_histogram_0_V_reg_1950[7]_i_14_n_7 ;
  wire \digit_histogram_0_V_reg_1950[7]_i_15_n_7 ;
  wire \digit_histogram_0_V_reg_1950[7]_i_16_n_7 ;
  wire \digit_histogram_0_V_reg_1950[7]_i_17_n_7 ;
  wire \digit_histogram_0_V_reg_1950[7]_i_18_n_7 ;
  wire \digit_histogram_0_V_reg_1950[7]_i_2_n_7 ;
  wire \digit_histogram_0_V_reg_1950[7]_i_3_n_7 ;
  wire \digit_histogram_0_V_reg_1950[7]_i_4_n_7 ;
  wire \digit_histogram_0_V_reg_1950[7]_i_8_n_7 ;
  wire [7:0]digit_histogram_0_V_reg_1950_reg;
  wire \digit_histogram_0_V_reg_1950_reg[5]_i_10_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[5]_i_11_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[5]_i_12_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[5]_i_13_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[5]_i_14_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[5]_i_15_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[5]_i_16_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[5]_i_17_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[5]_i_18_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[5]_i_19_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[5]_i_8_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[5]_i_9_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[7]_i_10_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[7]_i_5_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[7]_i_6_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[7]_i_7_n_7 ;
  wire \digit_histogram_0_V_reg_1950_reg[7]_i_9_n_7 ;
  wire digit_histogram_10_1_reg_751;
  wire \digit_histogram_10_1_reg_751_reg_n_7_[0] ;
  wire \digit_histogram_10_1_reg_751_reg_n_7_[1] ;
  wire \digit_histogram_10_1_reg_751_reg_n_7_[2] ;
  wire \digit_histogram_10_1_reg_751_reg_n_7_[3] ;
  wire \digit_histogram_10_1_reg_751_reg_n_7_[4] ;
  wire \digit_histogram_10_1_reg_751_reg_n_7_[5] ;
  wire \digit_histogram_10_1_reg_751_reg_n_7_[6] ;
  wire \digit_histogram_10_1_reg_751_reg_n_7_[7] ;
  wire \digit_histogram_10_3_reg_1829[0]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1829[1]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1829[2]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1829[3]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1829[4]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1829[5]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1829[6]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1829[7]_i_1_n_7 ;
  wire \digit_histogram_10_3_reg_1829[7]_i_2_n_7 ;
  wire \digit_histogram_10_3_reg_1829_reg_n_7_[0] ;
  wire \digit_histogram_10_3_reg_1829_reg_n_7_[1] ;
  wire \digit_histogram_10_3_reg_1829_reg_n_7_[2] ;
  wire \digit_histogram_10_3_reg_1829_reg_n_7_[3] ;
  wire \digit_histogram_10_3_reg_1829_reg_n_7_[4] ;
  wire \digit_histogram_10_3_reg_1829_reg_n_7_[5] ;
  wire \digit_histogram_10_3_reg_1829_reg_n_7_[6] ;
  wire \digit_histogram_10_3_reg_1829_reg_n_7_[7] ;
  wire [7:0]digit_histogram_10_5_reg_3129;
  wire \digit_histogram_10_5_reg_3129[0]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3129[1]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3129[2]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3129[3]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3129[4]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3129[5]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3129[6]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3129[7]_i_1_n_7 ;
  wire \digit_histogram_10_5_reg_3129[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_10_s_reg_552;
  wire digit_histogram_11_1_reg_740;
  wire \digit_histogram_11_1_reg_740_reg_n_7_[0] ;
  wire \digit_histogram_11_1_reg_740_reg_n_7_[1] ;
  wire \digit_histogram_11_1_reg_740_reg_n_7_[2] ;
  wire \digit_histogram_11_1_reg_740_reg_n_7_[3] ;
  wire \digit_histogram_11_1_reg_740_reg_n_7_[4] ;
  wire \digit_histogram_11_1_reg_740_reg_n_7_[5] ;
  wire \digit_histogram_11_1_reg_740_reg_n_7_[6] ;
  wire \digit_histogram_11_1_reg_740_reg_n_7_[7] ;
  wire \digit_histogram_11_3_reg_1818[0]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1818[1]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1818[2]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1818[3]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1818[4]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1818[5]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1818[6]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1818[7]_i_1_n_7 ;
  wire \digit_histogram_11_3_reg_1818[7]_i_2_n_7 ;
  wire \digit_histogram_11_3_reg_1818_reg_n_7_[0] ;
  wire \digit_histogram_11_3_reg_1818_reg_n_7_[1] ;
  wire \digit_histogram_11_3_reg_1818_reg_n_7_[2] ;
  wire \digit_histogram_11_3_reg_1818_reg_n_7_[3] ;
  wire \digit_histogram_11_3_reg_1818_reg_n_7_[4] ;
  wire \digit_histogram_11_3_reg_1818_reg_n_7_[5] ;
  wire \digit_histogram_11_3_reg_1818_reg_n_7_[6] ;
  wire \digit_histogram_11_3_reg_1818_reg_n_7_[7] ;
  wire [7:0]digit_histogram_11_5_reg_3074;
  wire \digit_histogram_11_5_reg_3074[0]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3074[1]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3074[2]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3074[3]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3074[4]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3074[5]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3074[6]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3074[7]_i_1_n_7 ;
  wire \digit_histogram_11_5_reg_3074[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_11_s_reg_540;
  wire digit_histogram_12_1_reg_729;
  wire \digit_histogram_12_1_reg_729_reg_n_7_[0] ;
  wire \digit_histogram_12_1_reg_729_reg_n_7_[1] ;
  wire \digit_histogram_12_1_reg_729_reg_n_7_[2] ;
  wire \digit_histogram_12_1_reg_729_reg_n_7_[3] ;
  wire \digit_histogram_12_1_reg_729_reg_n_7_[4] ;
  wire \digit_histogram_12_1_reg_729_reg_n_7_[5] ;
  wire \digit_histogram_12_1_reg_729_reg_n_7_[6] ;
  wire \digit_histogram_12_1_reg_729_reg_n_7_[7] ;
  wire \digit_histogram_12_3_reg_1807[0]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1807[1]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1807[2]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1807[3]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1807[4]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1807[5]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1807[6]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1807[7]_i_1_n_7 ;
  wire \digit_histogram_12_3_reg_1807[7]_i_2_n_7 ;
  wire \digit_histogram_12_3_reg_1807_reg_n_7_[0] ;
  wire \digit_histogram_12_3_reg_1807_reg_n_7_[1] ;
  wire \digit_histogram_12_3_reg_1807_reg_n_7_[2] ;
  wire \digit_histogram_12_3_reg_1807_reg_n_7_[3] ;
  wire \digit_histogram_12_3_reg_1807_reg_n_7_[4] ;
  wire \digit_histogram_12_3_reg_1807_reg_n_7_[5] ;
  wire \digit_histogram_12_3_reg_1807_reg_n_7_[6] ;
  wire \digit_histogram_12_3_reg_1807_reg_n_7_[7] ;
  wire [7:0]digit_histogram_12_5_reg_3019;
  wire \digit_histogram_12_5_reg_3019[0]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3019[1]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3019[2]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3019[3]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3019[4]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3019[5]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3019[6]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3019[7]_i_1_n_7 ;
  wire \digit_histogram_12_5_reg_3019[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_12_s_reg_528;
  wire digit_histogram_13_1_reg_718;
  wire \digit_histogram_13_1_reg_718_reg_n_7_[0] ;
  wire \digit_histogram_13_1_reg_718_reg_n_7_[1] ;
  wire \digit_histogram_13_1_reg_718_reg_n_7_[2] ;
  wire \digit_histogram_13_1_reg_718_reg_n_7_[3] ;
  wire \digit_histogram_13_1_reg_718_reg_n_7_[4] ;
  wire \digit_histogram_13_1_reg_718_reg_n_7_[5] ;
  wire \digit_histogram_13_1_reg_718_reg_n_7_[6] ;
  wire \digit_histogram_13_1_reg_718_reg_n_7_[7] ;
  wire \digit_histogram_13_3_reg_1796[0]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1796[1]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1796[2]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1796[3]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1796[4]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1796[5]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1796[6]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1796[7]_i_1_n_7 ;
  wire \digit_histogram_13_3_reg_1796[7]_i_2_n_7 ;
  wire \digit_histogram_13_3_reg_1796_reg_n_7_[0] ;
  wire \digit_histogram_13_3_reg_1796_reg_n_7_[1] ;
  wire \digit_histogram_13_3_reg_1796_reg_n_7_[2] ;
  wire \digit_histogram_13_3_reg_1796_reg_n_7_[3] ;
  wire \digit_histogram_13_3_reg_1796_reg_n_7_[4] ;
  wire \digit_histogram_13_3_reg_1796_reg_n_7_[5] ;
  wire \digit_histogram_13_3_reg_1796_reg_n_7_[6] ;
  wire \digit_histogram_13_3_reg_1796_reg_n_7_[7] ;
  wire [7:0]digit_histogram_13_5_reg_2964;
  wire \digit_histogram_13_5_reg_2964[0]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2964[1]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2964[2]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2964[3]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2964[4]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2964[5]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2964[6]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2964[7]_i_1_n_7 ;
  wire \digit_histogram_13_5_reg_2964[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_13_s_reg_516;
  wire digit_histogram_14_1_reg_707;
  wire \digit_histogram_14_1_reg_707_reg_n_7_[0] ;
  wire \digit_histogram_14_1_reg_707_reg_n_7_[1] ;
  wire \digit_histogram_14_1_reg_707_reg_n_7_[2] ;
  wire \digit_histogram_14_1_reg_707_reg_n_7_[3] ;
  wire \digit_histogram_14_1_reg_707_reg_n_7_[4] ;
  wire \digit_histogram_14_1_reg_707_reg_n_7_[5] ;
  wire \digit_histogram_14_1_reg_707_reg_n_7_[6] ;
  wire \digit_histogram_14_1_reg_707_reg_n_7_[7] ;
  wire \digit_histogram_14_3_reg_1785[0]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1785[1]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1785[2]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1785[3]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1785[4]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1785[5]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1785[6]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1785[7]_i_1_n_7 ;
  wire \digit_histogram_14_3_reg_1785[7]_i_2_n_7 ;
  wire \digit_histogram_14_3_reg_1785[7]_i_3_n_7 ;
  wire \digit_histogram_14_3_reg_1785_reg_n_7_[0] ;
  wire \digit_histogram_14_3_reg_1785_reg_n_7_[1] ;
  wire \digit_histogram_14_3_reg_1785_reg_n_7_[2] ;
  wire \digit_histogram_14_3_reg_1785_reg_n_7_[3] ;
  wire \digit_histogram_14_3_reg_1785_reg_n_7_[4] ;
  wire \digit_histogram_14_3_reg_1785_reg_n_7_[5] ;
  wire \digit_histogram_14_3_reg_1785_reg_n_7_[6] ;
  wire \digit_histogram_14_3_reg_1785_reg_n_7_[7] ;
  wire [7:0]digit_histogram_14_5_reg_2909;
  wire \digit_histogram_14_5_reg_2909[0]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2909[1]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2909[2]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2909[3]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2909[4]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2909[5]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2909[6]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2909[7]_i_1_n_7 ;
  wire \digit_histogram_14_5_reg_2909[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_14_s_reg_504;
  wire digit_histogram_15_1_reg_696;
  wire \digit_histogram_15_1_reg_696[7]_i_2_n_7 ;
  wire \digit_histogram_15_1_reg_696_reg_n_7_[0] ;
  wire \digit_histogram_15_1_reg_696_reg_n_7_[1] ;
  wire \digit_histogram_15_1_reg_696_reg_n_7_[2] ;
  wire \digit_histogram_15_1_reg_696_reg_n_7_[3] ;
  wire \digit_histogram_15_1_reg_696_reg_n_7_[4] ;
  wire \digit_histogram_15_1_reg_696_reg_n_7_[5] ;
  wire \digit_histogram_15_1_reg_696_reg_n_7_[6] ;
  wire \digit_histogram_15_1_reg_696_reg_n_7_[7] ;
  wire \digit_histogram_15_3_reg_1774[0]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1774[1]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1774[2]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1774[3]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1774[4]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1774[5]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1774[6]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1774[7]_i_1_n_7 ;
  wire \digit_histogram_15_3_reg_1774[7]_i_2_n_7 ;
  wire \digit_histogram_15_3_reg_1774[7]_i_3_n_7 ;
  wire \digit_histogram_15_3_reg_1774_reg_n_7_[0] ;
  wire \digit_histogram_15_3_reg_1774_reg_n_7_[1] ;
  wire \digit_histogram_15_3_reg_1774_reg_n_7_[2] ;
  wire \digit_histogram_15_3_reg_1774_reg_n_7_[3] ;
  wire \digit_histogram_15_3_reg_1774_reg_n_7_[4] ;
  wire \digit_histogram_15_3_reg_1774_reg_n_7_[5] ;
  wire \digit_histogram_15_3_reg_1774_reg_n_7_[6] ;
  wire \digit_histogram_15_3_reg_1774_reg_n_7_[7] ;
  wire [7:0]digit_histogram_15_5_reg_2854;
  wire \digit_histogram_15_5_reg_2854[0]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2854[1]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2854[2]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2854[3]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2854[4]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2854[5]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2854[6]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2854[7]_i_1_n_7 ;
  wire \digit_histogram_15_5_reg_2854[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_15_s_reg_492;
  wire digit_histogram_1_V_1_reg_850;
  wire \digit_histogram_1_V_1_reg_850_reg_n_7_[0] ;
  wire \digit_histogram_1_V_1_reg_850_reg_n_7_[1] ;
  wire \digit_histogram_1_V_1_reg_850_reg_n_7_[2] ;
  wire \digit_histogram_1_V_1_reg_850_reg_n_7_[3] ;
  wire \digit_histogram_1_V_1_reg_850_reg_n_7_[4] ;
  wire \digit_histogram_1_V_1_reg_850_reg_n_7_[5] ;
  wire \digit_histogram_1_V_1_reg_850_reg_n_7_[6] ;
  wire \digit_histogram_1_V_1_reg_850_reg_n_7_[7] ;
  wire \digit_histogram_1_V_3_reg_1928[0]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1928[1]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1928[2]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1928[3]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1928[4]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1928[5]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1928[6]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1928[7]_i_1_n_7 ;
  wire \digit_histogram_1_V_3_reg_1928[7]_i_2_n_7 ;
  wire \digit_histogram_1_V_3_reg_1928[7]_i_3_n_7 ;
  wire \digit_histogram_1_V_3_reg_1928_reg_n_7_[0] ;
  wire \digit_histogram_1_V_3_reg_1928_reg_n_7_[1] ;
  wire \digit_histogram_1_V_3_reg_1928_reg_n_7_[2] ;
  wire \digit_histogram_1_V_3_reg_1928_reg_n_7_[3] ;
  wire \digit_histogram_1_V_3_reg_1928_reg_n_7_[4] ;
  wire \digit_histogram_1_V_3_reg_1928_reg_n_7_[5] ;
  wire \digit_histogram_1_V_3_reg_1928_reg_n_7_[6] ;
  wire \digit_histogram_1_V_3_reg_1928_reg_n_7_[7] ;
  wire [7:0]digit_histogram_1_V_5_reg_3624;
  wire \digit_histogram_1_V_5_reg_3624[0]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3624[1]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3624[2]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3624[3]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3624[4]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3624[5]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3624[6]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3624[7]_i_1_n_7 ;
  wire \digit_histogram_1_V_5_reg_3624[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_1_V_reg_660;
  wire digit_histogram_2_V_1_reg_839;
  wire \digit_histogram_2_V_1_reg_839_reg_n_7_[0] ;
  wire \digit_histogram_2_V_1_reg_839_reg_n_7_[1] ;
  wire \digit_histogram_2_V_1_reg_839_reg_n_7_[2] ;
  wire \digit_histogram_2_V_1_reg_839_reg_n_7_[3] ;
  wire \digit_histogram_2_V_1_reg_839_reg_n_7_[4] ;
  wire \digit_histogram_2_V_1_reg_839_reg_n_7_[5] ;
  wire \digit_histogram_2_V_1_reg_839_reg_n_7_[6] ;
  wire \digit_histogram_2_V_1_reg_839_reg_n_7_[7] ;
  wire \digit_histogram_2_V_3_reg_1917[0]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1917[1]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1917[2]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1917[3]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1917[4]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1917[5]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1917[6]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1917[7]_i_1_n_7 ;
  wire \digit_histogram_2_V_3_reg_1917[7]_i_2_n_7 ;
  wire \digit_histogram_2_V_3_reg_1917_reg_n_7_[0] ;
  wire \digit_histogram_2_V_3_reg_1917_reg_n_7_[1] ;
  wire \digit_histogram_2_V_3_reg_1917_reg_n_7_[2] ;
  wire \digit_histogram_2_V_3_reg_1917_reg_n_7_[3] ;
  wire \digit_histogram_2_V_3_reg_1917_reg_n_7_[4] ;
  wire \digit_histogram_2_V_3_reg_1917_reg_n_7_[5] ;
  wire \digit_histogram_2_V_3_reg_1917_reg_n_7_[6] ;
  wire \digit_histogram_2_V_3_reg_1917_reg_n_7_[7] ;
  wire [7:0]digit_histogram_2_V_5_reg_3569;
  wire \digit_histogram_2_V_5_reg_3569[0]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3569[1]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3569[2]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3569[3]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3569[4]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3569[5]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3569[6]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3569[7]_i_1_n_7 ;
  wire \digit_histogram_2_V_5_reg_3569[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_2_V_reg_648;
  wire digit_histogram_3_V_1_reg_828;
  wire \digit_histogram_3_V_1_reg_828_reg_n_7_[0] ;
  wire \digit_histogram_3_V_1_reg_828_reg_n_7_[1] ;
  wire \digit_histogram_3_V_1_reg_828_reg_n_7_[2] ;
  wire \digit_histogram_3_V_1_reg_828_reg_n_7_[3] ;
  wire \digit_histogram_3_V_1_reg_828_reg_n_7_[4] ;
  wire \digit_histogram_3_V_1_reg_828_reg_n_7_[5] ;
  wire \digit_histogram_3_V_1_reg_828_reg_n_7_[6] ;
  wire \digit_histogram_3_V_1_reg_828_reg_n_7_[7] ;
  wire \digit_histogram_3_V_3_reg_1906[0]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1906[1]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1906[2]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1906[3]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1906[4]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1906[5]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1906[6]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1906[7]_i_1_n_7 ;
  wire \digit_histogram_3_V_3_reg_1906[7]_i_2_n_7 ;
  wire \digit_histogram_3_V_3_reg_1906_reg_n_7_[0] ;
  wire \digit_histogram_3_V_3_reg_1906_reg_n_7_[1] ;
  wire \digit_histogram_3_V_3_reg_1906_reg_n_7_[2] ;
  wire \digit_histogram_3_V_3_reg_1906_reg_n_7_[3] ;
  wire \digit_histogram_3_V_3_reg_1906_reg_n_7_[4] ;
  wire \digit_histogram_3_V_3_reg_1906_reg_n_7_[5] ;
  wire \digit_histogram_3_V_3_reg_1906_reg_n_7_[6] ;
  wire \digit_histogram_3_V_3_reg_1906_reg_n_7_[7] ;
  wire [7:0]digit_histogram_3_V_5_reg_3514;
  wire \digit_histogram_3_V_5_reg_3514[0]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3514[1]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3514[2]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3514[3]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3514[4]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3514[5]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3514[6]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3514[7]_i_1_n_7 ;
  wire \digit_histogram_3_V_5_reg_3514[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_3_V_reg_636;
  wire digit_histogram_4_V_1_reg_817;
  wire \digit_histogram_4_V_1_reg_817_reg_n_7_[0] ;
  wire \digit_histogram_4_V_1_reg_817_reg_n_7_[1] ;
  wire \digit_histogram_4_V_1_reg_817_reg_n_7_[2] ;
  wire \digit_histogram_4_V_1_reg_817_reg_n_7_[3] ;
  wire \digit_histogram_4_V_1_reg_817_reg_n_7_[4] ;
  wire \digit_histogram_4_V_1_reg_817_reg_n_7_[5] ;
  wire \digit_histogram_4_V_1_reg_817_reg_n_7_[6] ;
  wire \digit_histogram_4_V_1_reg_817_reg_n_7_[7] ;
  wire \digit_histogram_4_V_3_reg_1895[0]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1895[1]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1895[2]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1895[3]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1895[4]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1895[5]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1895[6]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1895[7]_i_1_n_7 ;
  wire \digit_histogram_4_V_3_reg_1895[7]_i_2_n_7 ;
  wire \digit_histogram_4_V_3_reg_1895_reg_n_7_[0] ;
  wire \digit_histogram_4_V_3_reg_1895_reg_n_7_[1] ;
  wire \digit_histogram_4_V_3_reg_1895_reg_n_7_[2] ;
  wire \digit_histogram_4_V_3_reg_1895_reg_n_7_[3] ;
  wire \digit_histogram_4_V_3_reg_1895_reg_n_7_[4] ;
  wire \digit_histogram_4_V_3_reg_1895_reg_n_7_[5] ;
  wire \digit_histogram_4_V_3_reg_1895_reg_n_7_[6] ;
  wire \digit_histogram_4_V_3_reg_1895_reg_n_7_[7] ;
  wire [7:0]digit_histogram_4_V_5_reg_3459;
  wire \digit_histogram_4_V_5_reg_3459[0]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3459[1]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3459[2]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3459[3]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3459[4]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3459[5]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3459[6]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3459[7]_i_1_n_7 ;
  wire \digit_histogram_4_V_5_reg_3459[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_4_V_reg_624;
  wire digit_histogram_5_V_1_reg_806;
  wire \digit_histogram_5_V_1_reg_806_reg_n_7_[0] ;
  wire \digit_histogram_5_V_1_reg_806_reg_n_7_[1] ;
  wire \digit_histogram_5_V_1_reg_806_reg_n_7_[2] ;
  wire \digit_histogram_5_V_1_reg_806_reg_n_7_[3] ;
  wire \digit_histogram_5_V_1_reg_806_reg_n_7_[4] ;
  wire \digit_histogram_5_V_1_reg_806_reg_n_7_[5] ;
  wire \digit_histogram_5_V_1_reg_806_reg_n_7_[6] ;
  wire \digit_histogram_5_V_1_reg_806_reg_n_7_[7] ;
  wire \digit_histogram_5_V_3_reg_1884[0]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1884[1]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1884[2]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1884[3]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1884[4]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1884[5]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1884[6]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1884[7]_i_1_n_7 ;
  wire \digit_histogram_5_V_3_reg_1884[7]_i_2_n_7 ;
  wire \digit_histogram_5_V_3_reg_1884_reg_n_7_[0] ;
  wire \digit_histogram_5_V_3_reg_1884_reg_n_7_[1] ;
  wire \digit_histogram_5_V_3_reg_1884_reg_n_7_[2] ;
  wire \digit_histogram_5_V_3_reg_1884_reg_n_7_[3] ;
  wire \digit_histogram_5_V_3_reg_1884_reg_n_7_[4] ;
  wire \digit_histogram_5_V_3_reg_1884_reg_n_7_[5] ;
  wire \digit_histogram_5_V_3_reg_1884_reg_n_7_[6] ;
  wire \digit_histogram_5_V_3_reg_1884_reg_n_7_[7] ;
  wire [7:0]digit_histogram_5_V_5_reg_3404;
  wire \digit_histogram_5_V_5_reg_3404[0]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3404[1]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3404[2]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3404[3]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3404[4]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3404[5]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3404[6]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3404[7]_i_1_n_7 ;
  wire \digit_histogram_5_V_5_reg_3404[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_5_V_reg_612;
  wire digit_histogram_6_V_1_reg_795;
  wire \digit_histogram_6_V_1_reg_795_reg_n_7_[0] ;
  wire \digit_histogram_6_V_1_reg_795_reg_n_7_[1] ;
  wire \digit_histogram_6_V_1_reg_795_reg_n_7_[2] ;
  wire \digit_histogram_6_V_1_reg_795_reg_n_7_[3] ;
  wire \digit_histogram_6_V_1_reg_795_reg_n_7_[4] ;
  wire \digit_histogram_6_V_1_reg_795_reg_n_7_[5] ;
  wire \digit_histogram_6_V_1_reg_795_reg_n_7_[6] ;
  wire \digit_histogram_6_V_1_reg_795_reg_n_7_[7] ;
  wire \digit_histogram_6_V_3_reg_1873[0]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1873[1]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1873[2]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1873[3]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1873[4]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1873[5]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1873[6]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1873[7]_i_1_n_7 ;
  wire \digit_histogram_6_V_3_reg_1873[7]_i_2_n_7 ;
  wire \digit_histogram_6_V_3_reg_1873_reg_n_7_[0] ;
  wire \digit_histogram_6_V_3_reg_1873_reg_n_7_[1] ;
  wire \digit_histogram_6_V_3_reg_1873_reg_n_7_[2] ;
  wire \digit_histogram_6_V_3_reg_1873_reg_n_7_[3] ;
  wire \digit_histogram_6_V_3_reg_1873_reg_n_7_[4] ;
  wire \digit_histogram_6_V_3_reg_1873_reg_n_7_[5] ;
  wire \digit_histogram_6_V_3_reg_1873_reg_n_7_[6] ;
  wire \digit_histogram_6_V_3_reg_1873_reg_n_7_[7] ;
  wire [7:0]digit_histogram_6_V_5_reg_3349;
  wire \digit_histogram_6_V_5_reg_3349[0]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3349[1]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3349[2]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3349[3]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3349[4]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3349[5]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3349[6]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3349[7]_i_1_n_7 ;
  wire \digit_histogram_6_V_5_reg_3349[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_6_V_reg_600;
  wire digit_histogram_7_V_1_reg_784;
  wire \digit_histogram_7_V_1_reg_784_reg_n_7_[0] ;
  wire \digit_histogram_7_V_1_reg_784_reg_n_7_[1] ;
  wire \digit_histogram_7_V_1_reg_784_reg_n_7_[2] ;
  wire \digit_histogram_7_V_1_reg_784_reg_n_7_[3] ;
  wire \digit_histogram_7_V_1_reg_784_reg_n_7_[4] ;
  wire \digit_histogram_7_V_1_reg_784_reg_n_7_[5] ;
  wire \digit_histogram_7_V_1_reg_784_reg_n_7_[6] ;
  wire \digit_histogram_7_V_1_reg_784_reg_n_7_[7] ;
  wire \digit_histogram_7_V_3_reg_1862[0]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1862[1]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1862[2]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1862[3]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1862[4]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1862[5]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1862[6]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1862[7]_i_1_n_7 ;
  wire \digit_histogram_7_V_3_reg_1862[7]_i_2_n_7 ;
  wire \digit_histogram_7_V_3_reg_1862_reg_n_7_[0] ;
  wire \digit_histogram_7_V_3_reg_1862_reg_n_7_[1] ;
  wire \digit_histogram_7_V_3_reg_1862_reg_n_7_[2] ;
  wire \digit_histogram_7_V_3_reg_1862_reg_n_7_[3] ;
  wire \digit_histogram_7_V_3_reg_1862_reg_n_7_[4] ;
  wire \digit_histogram_7_V_3_reg_1862_reg_n_7_[5] ;
  wire \digit_histogram_7_V_3_reg_1862_reg_n_7_[6] ;
  wire \digit_histogram_7_V_3_reg_1862_reg_n_7_[7] ;
  wire [7:0]digit_histogram_7_V_5_reg_3294;
  wire \digit_histogram_7_V_5_reg_3294[0]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3294[1]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3294[2]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3294[3]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3294[4]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3294[5]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3294[6]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3294[7]_i_1_n_7 ;
  wire \digit_histogram_7_V_5_reg_3294[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_7_V_reg_588;
  wire digit_histogram_8_V_1_reg_773;
  wire \digit_histogram_8_V_1_reg_773_reg_n_7_[0] ;
  wire \digit_histogram_8_V_1_reg_773_reg_n_7_[1] ;
  wire \digit_histogram_8_V_1_reg_773_reg_n_7_[2] ;
  wire \digit_histogram_8_V_1_reg_773_reg_n_7_[3] ;
  wire \digit_histogram_8_V_1_reg_773_reg_n_7_[4] ;
  wire \digit_histogram_8_V_1_reg_773_reg_n_7_[5] ;
  wire \digit_histogram_8_V_1_reg_773_reg_n_7_[6] ;
  wire \digit_histogram_8_V_1_reg_773_reg_n_7_[7] ;
  wire \digit_histogram_8_V_3_reg_1851[0]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1851[1]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1851[2]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1851[3]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1851[4]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1851[5]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1851[6]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1851[7]_i_1_n_7 ;
  wire \digit_histogram_8_V_3_reg_1851[7]_i_2_n_7 ;
  wire \digit_histogram_8_V_3_reg_1851_reg_n_7_[0] ;
  wire \digit_histogram_8_V_3_reg_1851_reg_n_7_[1] ;
  wire \digit_histogram_8_V_3_reg_1851_reg_n_7_[2] ;
  wire \digit_histogram_8_V_3_reg_1851_reg_n_7_[3] ;
  wire \digit_histogram_8_V_3_reg_1851_reg_n_7_[4] ;
  wire \digit_histogram_8_V_3_reg_1851_reg_n_7_[5] ;
  wire \digit_histogram_8_V_3_reg_1851_reg_n_7_[6] ;
  wire \digit_histogram_8_V_3_reg_1851_reg_n_7_[7] ;
  wire [7:0]digit_histogram_8_V_5_reg_3239;
  wire \digit_histogram_8_V_5_reg_3239[0]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3239[1]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3239[2]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3239[3]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3239[4]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3239[5]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3239[6]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3239[7]_i_1_n_7 ;
  wire \digit_histogram_8_V_5_reg_3239[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_8_V_reg_576;
  wire digit_histogram_9_V_1_reg_762;
  wire \digit_histogram_9_V_1_reg_762_reg_n_7_[0] ;
  wire \digit_histogram_9_V_1_reg_762_reg_n_7_[1] ;
  wire \digit_histogram_9_V_1_reg_762_reg_n_7_[2] ;
  wire \digit_histogram_9_V_1_reg_762_reg_n_7_[3] ;
  wire \digit_histogram_9_V_1_reg_762_reg_n_7_[4] ;
  wire \digit_histogram_9_V_1_reg_762_reg_n_7_[5] ;
  wire \digit_histogram_9_V_1_reg_762_reg_n_7_[6] ;
  wire \digit_histogram_9_V_1_reg_762_reg_n_7_[7] ;
  wire \digit_histogram_9_V_3_reg_1840[0]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1840[1]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1840[2]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1840[3]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1840[4]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1840[5]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1840[6]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1840[7]_i_1_n_7 ;
  wire \digit_histogram_9_V_3_reg_1840[7]_i_2_n_7 ;
  wire \digit_histogram_9_V_3_reg_1840_reg_n_7_[0] ;
  wire \digit_histogram_9_V_3_reg_1840_reg_n_7_[1] ;
  wire \digit_histogram_9_V_3_reg_1840_reg_n_7_[2] ;
  wire \digit_histogram_9_V_3_reg_1840_reg_n_7_[3] ;
  wire \digit_histogram_9_V_3_reg_1840_reg_n_7_[4] ;
  wire \digit_histogram_9_V_3_reg_1840_reg_n_7_[5] ;
  wire \digit_histogram_9_V_3_reg_1840_reg_n_7_[6] ;
  wire \digit_histogram_9_V_3_reg_1840_reg_n_7_[7] ;
  wire [7:0]digit_histogram_9_V_5_reg_3184;
  wire \digit_histogram_9_V_5_reg_3184[0]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3184[1]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3184[2]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3184[3]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3184[4]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3184[5]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3184[6]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3184[7]_i_1_n_7 ;
  wire \digit_histogram_9_V_5_reg_3184[7]_i_2_n_7 ;
  wire [7:0]digit_histogram_9_V_reg_564;
  wire [7:0]digit_location_0_V_1_reg_5760;
  wire \digit_location_0_V_1_reg_5760[0]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5760[1]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5760[2]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5760[3]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5760[4]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5760[5]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5760[6]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5760[7]_i_1_n_7 ;
  wire \digit_location_0_V_1_reg_5760[7]_i_2_n_7 ;
  wire [7:0]digit_location_0_V_reg_4912;
  wire \digit_location_0_V_reg_4912[0]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4912[0]_i_2_n_7 ;
  wire \digit_location_0_V_reg_4912[1]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4912[2]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4912[3]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4912[3]_i_2_n_7 ;
  wire \digit_location_0_V_reg_4912[4]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4912[5]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4912[5]_i_2_n_7 ;
  wire \digit_location_0_V_reg_4912[6]_i_1_n_7 ;
  wire \digit_location_0_V_reg_4912[7]_i_1_n_7 ;
  wire [7:0]digit_location_0_V_s_reg_4901;
  wire \digit_location_0_V_s_reg_4901[0]_i_1_n_7 ;
  wire \digit_location_0_V_s_reg_4901[1]_i_1_n_7 ;
  wire \digit_location_0_V_s_reg_4901[2]_i_1_n_7 ;
  wire \digit_location_0_V_s_reg_4901[3]_i_1_n_7 ;
  wire \digit_location_0_V_s_reg_4901[4]_i_1_n_7 ;
  wire \digit_location_0_V_s_reg_4901[5]_i_1_n_7 ;
  wire \digit_location_0_V_s_reg_4901[6]_i_1_n_7 ;
  wire \digit_location_0_V_s_reg_4901[7]_i_1_n_7 ;
  wire [7:0]digit_location_10_V_1_reg_3789;
  wire \digit_location_10_V_1_reg_3789[3]_i_2_n_7 ;
  wire \digit_location_10_V_1_reg_3789[3]_i_3_n_7 ;
  wire \digit_location_10_V_1_reg_3789[3]_i_4_n_7 ;
  wire \digit_location_10_V_1_reg_3789[3]_i_5_n_7 ;
  wire \digit_location_10_V_1_reg_3789[7]_i_1_n_7 ;
  wire \digit_location_10_V_1_reg_3789[7]_i_3_n_7 ;
  wire \digit_location_10_V_1_reg_3789[7]_i_4_n_7 ;
  wire \digit_location_10_V_1_reg_3789[7]_i_5_n_7 ;
  wire \digit_location_10_V_1_reg_3789[7]_i_6_n_7 ;
  wire \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_10 ;
  wire \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_11 ;
  wire \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_12 ;
  wire \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_13 ;
  wire \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_14 ;
  wire \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_7 ;
  wire \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_8 ;
  wire \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_9 ;
  wire \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_10 ;
  wire \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_11 ;
  wire \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_12 ;
  wire \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_13 ;
  wire \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_14 ;
  wire \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_8 ;
  wire \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_9 ;
  wire [7:0]digit_location_10_V_3_reg_4791;
  wire \digit_location_10_V_3_reg_4791[0]_i_1_n_7 ;
  wire \digit_location_10_V_3_reg_4791[1]_i_1_n_7 ;
  wire \digit_location_10_V_3_reg_4791[2]_i_1_n_7 ;
  wire \digit_location_10_V_3_reg_4791[3]_i_1_n_7 ;
  wire \digit_location_10_V_3_reg_4791[4]_i_1_n_7 ;
  wire \digit_location_10_V_3_reg_4791[5]_i_1_n_7 ;
  wire \digit_location_10_V_3_reg_4791[6]_i_1_n_7 ;
  wire \digit_location_10_V_3_reg_4791[7]_i_1_n_7 ;
  wire [7:0]digit_location_10_V_4_reg_5210;
  wire \digit_location_10_V_4_reg_5210[0]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5210[1]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5210[2]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5210[3]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5210[4]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5210[5]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5210[6]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5210[7]_i_1_n_7 ;
  wire \digit_location_10_V_4_reg_5210[7]_i_2_n_7 ;
  wire \digit_location_10_V_4_reg_5210[7]_i_3_n_7 ;
  wire [7:0]digit_location_10_V_reg_372;
  wire \digit_location_10_V_reg_372[7]_i_2_n_7 ;
  wire [7:0]digit_location_11_V_1_reg_3778;
  wire \digit_location_11_V_1_reg_3778[3]_i_2_n_7 ;
  wire \digit_location_11_V_1_reg_3778[3]_i_3_n_7 ;
  wire \digit_location_11_V_1_reg_3778[3]_i_4_n_7 ;
  wire \digit_location_11_V_1_reg_3778[3]_i_5_n_7 ;
  wire \digit_location_11_V_1_reg_3778[7]_i_1_n_7 ;
  wire \digit_location_11_V_1_reg_3778[7]_i_3_n_7 ;
  wire \digit_location_11_V_1_reg_3778[7]_i_4_n_7 ;
  wire \digit_location_11_V_1_reg_3778[7]_i_5_n_7 ;
  wire \digit_location_11_V_1_reg_3778[7]_i_6_n_7 ;
  wire \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_10 ;
  wire \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_11 ;
  wire \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_12 ;
  wire \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_13 ;
  wire \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_14 ;
  wire \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_7 ;
  wire \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_8 ;
  wire \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_9 ;
  wire \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_10 ;
  wire \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_11 ;
  wire \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_12 ;
  wire \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_13 ;
  wire \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_14 ;
  wire \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_8 ;
  wire \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_9 ;
  wire [7:0]digit_location_11_V_3_reg_4780;
  wire \digit_location_11_V_3_reg_4780[0]_i_1_n_7 ;
  wire \digit_location_11_V_3_reg_4780[1]_i_1_n_7 ;
  wire \digit_location_11_V_3_reg_4780[2]_i_1_n_7 ;
  wire \digit_location_11_V_3_reg_4780[3]_i_1_n_7 ;
  wire \digit_location_11_V_3_reg_4780[4]_i_1_n_7 ;
  wire \digit_location_11_V_3_reg_4780[5]_i_1_n_7 ;
  wire \digit_location_11_V_3_reg_4780[6]_i_1_n_7 ;
  wire \digit_location_11_V_3_reg_4780[7]_i_1_n_7 ;
  wire [7:0]digit_location_11_V_4_reg_5155;
  wire \digit_location_11_V_4_reg_5155[0]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5155[1]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5155[2]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5155[3]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5155[4]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5155[5]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5155[6]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5155[7]_i_1_n_7 ;
  wire \digit_location_11_V_4_reg_5155[7]_i_2_n_7 ;
  wire \digit_location_11_V_4_reg_5155[7]_i_3_n_7 ;
  wire [7:0]digit_location_11_V_reg_360;
  wire \digit_location_11_V_reg_360[7]_i_2_n_7 ;
  wire [7:0]digit_location_12_V_1_reg_3767;
  wire \digit_location_12_V_1_reg_3767[3]_i_2_n_7 ;
  wire \digit_location_12_V_1_reg_3767[3]_i_3_n_7 ;
  wire \digit_location_12_V_1_reg_3767[3]_i_4_n_7 ;
  wire \digit_location_12_V_1_reg_3767[3]_i_5_n_7 ;
  wire \digit_location_12_V_1_reg_3767[7]_i_1_n_7 ;
  wire \digit_location_12_V_1_reg_3767[7]_i_3_n_7 ;
  wire \digit_location_12_V_1_reg_3767[7]_i_4_n_7 ;
  wire \digit_location_12_V_1_reg_3767[7]_i_5_n_7 ;
  wire \digit_location_12_V_1_reg_3767[7]_i_6_n_7 ;
  wire \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_10 ;
  wire \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_11 ;
  wire \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_12 ;
  wire \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_13 ;
  wire \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_14 ;
  wire \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_7 ;
  wire \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_8 ;
  wire \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_9 ;
  wire \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_10 ;
  wire \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_11 ;
  wire \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_12 ;
  wire \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_13 ;
  wire \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_14 ;
  wire \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_8 ;
  wire \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_9 ;
  wire [7:0]digit_location_12_V_3_reg_4769;
  wire \digit_location_12_V_3_reg_4769[0]_i_1_n_7 ;
  wire \digit_location_12_V_3_reg_4769[1]_i_1_n_7 ;
  wire \digit_location_12_V_3_reg_4769[2]_i_1_n_7 ;
  wire \digit_location_12_V_3_reg_4769[3]_i_1_n_7 ;
  wire \digit_location_12_V_3_reg_4769[4]_i_1_n_7 ;
  wire \digit_location_12_V_3_reg_4769[5]_i_1_n_7 ;
  wire \digit_location_12_V_3_reg_4769[6]_i_1_n_7 ;
  wire \digit_location_12_V_3_reg_4769[7]_i_1_n_7 ;
  wire [7:0]digit_location_12_V_4_reg_5100;
  wire \digit_location_12_V_4_reg_5100[0]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5100[1]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5100[2]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5100[3]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5100[4]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5100[5]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5100[6]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5100[7]_i_1_n_7 ;
  wire \digit_location_12_V_4_reg_5100[7]_i_2_n_7 ;
  wire [7:0]digit_location_12_V_reg_348;
  wire \digit_location_12_V_reg_348[7]_i_2_n_7 ;
  wire [7:0]digit_location_13_V_1_reg_3756;
  wire \digit_location_13_V_1_reg_3756[3]_i_2_n_7 ;
  wire \digit_location_13_V_1_reg_3756[3]_i_3_n_7 ;
  wire \digit_location_13_V_1_reg_3756[3]_i_4_n_7 ;
  wire \digit_location_13_V_1_reg_3756[3]_i_5_n_7 ;
  wire \digit_location_13_V_1_reg_3756[7]_i_1_n_7 ;
  wire \digit_location_13_V_1_reg_3756[7]_i_3_n_7 ;
  wire \digit_location_13_V_1_reg_3756[7]_i_4_n_7 ;
  wire \digit_location_13_V_1_reg_3756[7]_i_5_n_7 ;
  wire \digit_location_13_V_1_reg_3756[7]_i_6_n_7 ;
  wire \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_10 ;
  wire \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_11 ;
  wire \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_12 ;
  wire \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_13 ;
  wire \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_14 ;
  wire \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_7 ;
  wire \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_8 ;
  wire \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_9 ;
  wire \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_10 ;
  wire \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_11 ;
  wire \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_12 ;
  wire \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_13 ;
  wire \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_14 ;
  wire \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_8 ;
  wire \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_9 ;
  wire [7:0]digit_location_13_V_3_reg_4758;
  wire \digit_location_13_V_3_reg_4758[0]_i_1_n_7 ;
  wire \digit_location_13_V_3_reg_4758[1]_i_1_n_7 ;
  wire \digit_location_13_V_3_reg_4758[2]_i_1_n_7 ;
  wire \digit_location_13_V_3_reg_4758[3]_i_1_n_7 ;
  wire \digit_location_13_V_3_reg_4758[4]_i_1_n_7 ;
  wire \digit_location_13_V_3_reg_4758[5]_i_1_n_7 ;
  wire \digit_location_13_V_3_reg_4758[6]_i_1_n_7 ;
  wire \digit_location_13_V_3_reg_4758[7]_i_1_n_7 ;
  wire [7:0]digit_location_13_V_4_reg_5045;
  wire \digit_location_13_V_4_reg_5045[0]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5045[1]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5045[2]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5045[3]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5045[4]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5045[5]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5045[6]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5045[7]_i_1_n_7 ;
  wire \digit_location_13_V_4_reg_5045[7]_i_2_n_7 ;
  wire [7:0]digit_location_13_V_reg_336;
  wire \digit_location_13_V_reg_336[7]_i_2_n_7 ;
  wire [7:0]digit_location_14_V_2_reg_3745;
  wire \digit_location_14_V_2_reg_3745[3]_i_2_n_7 ;
  wire \digit_location_14_V_2_reg_3745[3]_i_3_n_7 ;
  wire \digit_location_14_V_2_reg_3745[3]_i_4_n_7 ;
  wire \digit_location_14_V_2_reg_3745[3]_i_5_n_7 ;
  wire \digit_location_14_V_2_reg_3745[7]_i_1_n_7 ;
  wire \digit_location_14_V_2_reg_3745[7]_i_3_n_7 ;
  wire \digit_location_14_V_2_reg_3745[7]_i_4_n_7 ;
  wire \digit_location_14_V_2_reg_3745[7]_i_5_n_7 ;
  wire \digit_location_14_V_2_reg_3745[7]_i_6_n_7 ;
  wire \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_10 ;
  wire \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_11 ;
  wire \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_12 ;
  wire \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_13 ;
  wire \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_14 ;
  wire \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_7 ;
  wire \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_8 ;
  wire \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_9 ;
  wire \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_10 ;
  wire \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_11 ;
  wire \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_12 ;
  wire \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_13 ;
  wire \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_14 ;
  wire \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_8 ;
  wire \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_9 ;
  wire [7:0]digit_location_14_V_4_reg_4747;
  wire \digit_location_14_V_4_reg_4747[0]_i_1_n_7 ;
  wire \digit_location_14_V_4_reg_4747[1]_i_1_n_7 ;
  wire \digit_location_14_V_4_reg_4747[2]_i_1_n_7 ;
  wire \digit_location_14_V_4_reg_4747[3]_i_1_n_7 ;
  wire \digit_location_14_V_4_reg_4747[4]_i_1_n_7 ;
  wire \digit_location_14_V_4_reg_4747[5]_i_1_n_7 ;
  wire \digit_location_14_V_4_reg_4747[6]_i_1_n_7 ;
  wire \digit_location_14_V_4_reg_4747[7]_i_1_n_7 ;
  wire [7:0]digit_location_14_V_5_reg_4990;
  wire \digit_location_14_V_5_reg_4990[0]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4990[1]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4990[2]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4990[3]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4990[4]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4990[5]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4990[6]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4990[7]_i_1_n_7 ;
  wire \digit_location_14_V_5_reg_4990[7]_i_2_n_7 ;
  wire [7:0]digit_location_14_V_reg_324;
  wire \digit_location_14_V_reg_324[7]_i_2_n_7 ;
  wire [7:0]digit_location_15_V_2_reg_4736;
  wire \digit_location_15_V_2_reg_4736[0]_i_1_n_7 ;
  wire \digit_location_15_V_2_reg_4736[1]_i_1_n_7 ;
  wire \digit_location_15_V_2_reg_4736[2]_i_1_n_7 ;
  wire \digit_location_15_V_2_reg_4736[3]_i_1_n_7 ;
  wire \digit_location_15_V_2_reg_4736[4]_i_1_n_7 ;
  wire \digit_location_15_V_2_reg_4736[5]_i_1_n_7 ;
  wire \digit_location_15_V_2_reg_4736[6]_i_1_n_7 ;
  wire \digit_location_15_V_2_reg_4736[7]_i_1_n_7 ;
  wire [7:0]digit_location_15_V_3_reg_4935;
  wire \digit_location_15_V_3_reg_4935[7]_i_2_n_7 ;
  wire \digit_location_15_V_3_reg_4935[7]_i_3_n_7 ;
  wire \digit_location_15_V_3_reg_4935[7]_i_4_n_7 ;
  wire [7:0]digit_location_15_V_reg_312;
  wire \digit_location_15_V_reg_312[7]_i_2_n_7 ;
  wire [7:0]digit_location_1_V_1_reg_3888;
  wire \digit_location_1_V_1_reg_3888[3]_i_2_n_7 ;
  wire \digit_location_1_V_1_reg_3888[3]_i_3_n_7 ;
  wire \digit_location_1_V_1_reg_3888[3]_i_4_n_7 ;
  wire \digit_location_1_V_1_reg_3888[3]_i_5_n_7 ;
  wire \digit_location_1_V_1_reg_3888[7]_i_1_n_7 ;
  wire \digit_location_1_V_1_reg_3888[7]_i_3_n_7 ;
  wire \digit_location_1_V_1_reg_3888[7]_i_4_n_7 ;
  wire \digit_location_1_V_1_reg_3888[7]_i_5_n_7 ;
  wire \digit_location_1_V_1_reg_3888[7]_i_6_n_7 ;
  wire \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_10 ;
  wire \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_11 ;
  wire \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_12 ;
  wire \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_13 ;
  wire \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_14 ;
  wire \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_7 ;
  wire \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_8 ;
  wire \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_9 ;
  wire \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_10 ;
  wire \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_11 ;
  wire \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_12 ;
  wire \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_13 ;
  wire \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_14 ;
  wire \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_8 ;
  wire \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_9 ;
  wire [7:0]digit_location_1_V_3_reg_4890;
  wire \digit_location_1_V_3_reg_4890[0]_i_1_n_7 ;
  wire \digit_location_1_V_3_reg_4890[1]_i_1_n_7 ;
  wire \digit_location_1_V_3_reg_4890[2]_i_1_n_7 ;
  wire \digit_location_1_V_3_reg_4890[3]_i_1_n_7 ;
  wire \digit_location_1_V_3_reg_4890[4]_i_1_n_7 ;
  wire \digit_location_1_V_3_reg_4890[5]_i_1_n_7 ;
  wire \digit_location_1_V_3_reg_4890[6]_i_1_n_7 ;
  wire \digit_location_1_V_3_reg_4890[7]_i_1_n_7 ;
  wire [7:0]digit_location_1_V_4_reg_5705;
  wire \digit_location_1_V_4_reg_5705[0]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5705[1]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5705[2]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5705[3]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5705[4]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5705[5]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5705[6]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5705[7]_i_1_n_7 ;
  wire \digit_location_1_V_4_reg_5705[7]_i_2_n_7 ;
  wire [7:0]digit_location_1_V_s_reg_480;
  wire \digit_location_1_V_s_reg_480[7]_i_2_n_7 ;
  wire [7:0]digit_location_2_V_1_reg_3877;
  wire \digit_location_2_V_1_reg_3877[3]_i_2_n_7 ;
  wire \digit_location_2_V_1_reg_3877[3]_i_3_n_7 ;
  wire \digit_location_2_V_1_reg_3877[3]_i_4_n_7 ;
  wire \digit_location_2_V_1_reg_3877[3]_i_5_n_7 ;
  wire \digit_location_2_V_1_reg_3877[7]_i_1_n_7 ;
  wire \digit_location_2_V_1_reg_3877[7]_i_3_n_7 ;
  wire \digit_location_2_V_1_reg_3877[7]_i_4_n_7 ;
  wire \digit_location_2_V_1_reg_3877[7]_i_5_n_7 ;
  wire \digit_location_2_V_1_reg_3877[7]_i_6_n_7 ;
  wire \digit_location_2_V_1_reg_3877[7]_i_7_n_7 ;
  wire \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_10 ;
  wire \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_11 ;
  wire \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_12 ;
  wire \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_13 ;
  wire \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_14 ;
  wire \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_7 ;
  wire \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_8 ;
  wire \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_9 ;
  wire \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_10 ;
  wire \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_11 ;
  wire \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_12 ;
  wire \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_13 ;
  wire \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_14 ;
  wire \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_8 ;
  wire \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_9 ;
  wire [7:0]digit_location_2_V_3_reg_4879;
  wire \digit_location_2_V_3_reg_4879[0]_i_1_n_7 ;
  wire \digit_location_2_V_3_reg_4879[1]_i_1_n_7 ;
  wire \digit_location_2_V_3_reg_4879[2]_i_1_n_7 ;
  wire \digit_location_2_V_3_reg_4879[3]_i_1_n_7 ;
  wire \digit_location_2_V_3_reg_4879[4]_i_1_n_7 ;
  wire \digit_location_2_V_3_reg_4879[5]_i_1_n_7 ;
  wire \digit_location_2_V_3_reg_4879[6]_i_1_n_7 ;
  wire \digit_location_2_V_3_reg_4879[7]_i_1_n_7 ;
  wire [7:0]digit_location_2_V_4_reg_5650;
  wire \digit_location_2_V_4_reg_5650[0]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5650[1]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5650[2]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5650[3]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5650[4]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5650[5]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5650[6]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5650[7]_i_1_n_7 ;
  wire \digit_location_2_V_4_reg_5650[7]_i_2_n_7 ;
  wire [7:0]digit_location_2_V_s_reg_468;
  wire \digit_location_2_V_s_reg_468[7]_i_2_n_7 ;
  wire [7:0]digit_location_3_V_1_reg_3866;
  wire \digit_location_3_V_1_reg_3866[3]_i_2_n_7 ;
  wire \digit_location_3_V_1_reg_3866[3]_i_3_n_7 ;
  wire \digit_location_3_V_1_reg_3866[3]_i_4_n_7 ;
  wire \digit_location_3_V_1_reg_3866[3]_i_5_n_7 ;
  wire \digit_location_3_V_1_reg_3866[7]_i_1_n_7 ;
  wire \digit_location_3_V_1_reg_3866[7]_i_3_n_7 ;
  wire \digit_location_3_V_1_reg_3866[7]_i_4_n_7 ;
  wire \digit_location_3_V_1_reg_3866[7]_i_5_n_7 ;
  wire \digit_location_3_V_1_reg_3866[7]_i_6_n_7 ;
  wire \digit_location_3_V_1_reg_3866[7]_i_7_n_7 ;
  wire \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_10 ;
  wire \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_11 ;
  wire \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_12 ;
  wire \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_13 ;
  wire \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_14 ;
  wire \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_7 ;
  wire \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_8 ;
  wire \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_9 ;
  wire \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_10 ;
  wire \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_11 ;
  wire \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_12 ;
  wire \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_13 ;
  wire \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_14 ;
  wire \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_8 ;
  wire \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_9 ;
  wire [7:0]digit_location_3_V_3_reg_4868;
  wire \digit_location_3_V_3_reg_4868[0]_i_1_n_7 ;
  wire \digit_location_3_V_3_reg_4868[1]_i_1_n_7 ;
  wire \digit_location_3_V_3_reg_4868[2]_i_1_n_7 ;
  wire \digit_location_3_V_3_reg_4868[3]_i_1_n_7 ;
  wire \digit_location_3_V_3_reg_4868[4]_i_1_n_7 ;
  wire \digit_location_3_V_3_reg_4868[5]_i_1_n_7 ;
  wire \digit_location_3_V_3_reg_4868[6]_i_1_n_7 ;
  wire \digit_location_3_V_3_reg_4868[7]_i_1_n_7 ;
  wire [7:0]digit_location_3_V_4_reg_5595;
  wire \digit_location_3_V_4_reg_5595[0]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5595[1]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5595[2]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5595[3]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5595[4]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5595[5]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5595[6]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5595[7]_i_1_n_7 ;
  wire \digit_location_3_V_4_reg_5595[7]_i_2_n_7 ;
  wire \digit_location_3_V_4_reg_5595[7]_i_3_n_7 ;
  wire [7:0]digit_location_3_V_s_reg_456;
  wire \digit_location_3_V_s_reg_456[7]_i_2_n_7 ;
  wire [7:0]digit_location_4_V_1_reg_3855;
  wire \digit_location_4_V_1_reg_3855[3]_i_2_n_7 ;
  wire \digit_location_4_V_1_reg_3855[3]_i_3_n_7 ;
  wire \digit_location_4_V_1_reg_3855[3]_i_4_n_7 ;
  wire \digit_location_4_V_1_reg_3855[3]_i_5_n_7 ;
  wire \digit_location_4_V_1_reg_3855[7]_i_1_n_7 ;
  wire \digit_location_4_V_1_reg_3855[7]_i_3_n_7 ;
  wire \digit_location_4_V_1_reg_3855[7]_i_4_n_7 ;
  wire \digit_location_4_V_1_reg_3855[7]_i_5_n_7 ;
  wire \digit_location_4_V_1_reg_3855[7]_i_6_n_7 ;
  wire \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_10 ;
  wire \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_11 ;
  wire \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_12 ;
  wire \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_13 ;
  wire \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_14 ;
  wire \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_7 ;
  wire \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_8 ;
  wire \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_9 ;
  wire \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_10 ;
  wire \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_11 ;
  wire \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_12 ;
  wire \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_13 ;
  wire \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_14 ;
  wire \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_8 ;
  wire \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_9 ;
  wire [7:0]digit_location_4_V_3_reg_4857;
  wire \digit_location_4_V_3_reg_4857[0]_i_1_n_7 ;
  wire \digit_location_4_V_3_reg_4857[1]_i_1_n_7 ;
  wire \digit_location_4_V_3_reg_4857[2]_i_1_n_7 ;
  wire \digit_location_4_V_3_reg_4857[3]_i_1_n_7 ;
  wire \digit_location_4_V_3_reg_4857[4]_i_1_n_7 ;
  wire \digit_location_4_V_3_reg_4857[5]_i_1_n_7 ;
  wire \digit_location_4_V_3_reg_4857[6]_i_1_n_7 ;
  wire \digit_location_4_V_3_reg_4857[7]_i_1_n_7 ;
  wire [7:0]digit_location_4_V_4_reg_5540;
  wire \digit_location_4_V_4_reg_5540[0]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5540[1]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5540[2]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5540[3]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5540[4]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5540[5]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5540[6]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5540[7]_i_1_n_7 ;
  wire \digit_location_4_V_4_reg_5540[7]_i_2_n_7 ;
  wire [7:0]digit_location_4_V_s_reg_444;
  wire \digit_location_4_V_s_reg_444[7]_i_2_n_7 ;
  wire [7:0]digit_location_5_V_1_reg_3844;
  wire \digit_location_5_V_1_reg_3844[3]_i_2_n_7 ;
  wire \digit_location_5_V_1_reg_3844[3]_i_3_n_7 ;
  wire \digit_location_5_V_1_reg_3844[3]_i_4_n_7 ;
  wire \digit_location_5_V_1_reg_3844[3]_i_5_n_7 ;
  wire \digit_location_5_V_1_reg_3844[7]_i_1_n_7 ;
  wire \digit_location_5_V_1_reg_3844[7]_i_3_n_7 ;
  wire \digit_location_5_V_1_reg_3844[7]_i_4_n_7 ;
  wire \digit_location_5_V_1_reg_3844[7]_i_5_n_7 ;
  wire \digit_location_5_V_1_reg_3844[7]_i_6_n_7 ;
  wire \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_10 ;
  wire \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_11 ;
  wire \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_12 ;
  wire \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_13 ;
  wire \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_14 ;
  wire \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_7 ;
  wire \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_8 ;
  wire \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_9 ;
  wire \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_10 ;
  wire \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_11 ;
  wire \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_12 ;
  wire \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_13 ;
  wire \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_14 ;
  wire \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_8 ;
  wire \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_9 ;
  wire [7:0]digit_location_5_V_3_reg_4846;
  wire \digit_location_5_V_3_reg_4846[0]_i_1_n_7 ;
  wire \digit_location_5_V_3_reg_4846[1]_i_1_n_7 ;
  wire \digit_location_5_V_3_reg_4846[2]_i_1_n_7 ;
  wire \digit_location_5_V_3_reg_4846[3]_i_1_n_7 ;
  wire \digit_location_5_V_3_reg_4846[4]_i_1_n_7 ;
  wire \digit_location_5_V_3_reg_4846[5]_i_1_n_7 ;
  wire \digit_location_5_V_3_reg_4846[6]_i_1_n_7 ;
  wire \digit_location_5_V_3_reg_4846[7]_i_1_n_7 ;
  wire [7:0]digit_location_5_V_4_reg_5485;
  wire \digit_location_5_V_4_reg_5485[0]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5485[1]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5485[2]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5485[3]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5485[4]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5485[5]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5485[6]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5485[7]_i_1_n_7 ;
  wire \digit_location_5_V_4_reg_5485[7]_i_2_n_7 ;
  wire [7:0]digit_location_5_V_s_reg_432;
  wire \digit_location_5_V_s_reg_432[7]_i_2_n_7 ;
  wire [7:0]digit_location_6_V_1_reg_3833;
  wire \digit_location_6_V_1_reg_3833[3]_i_2_n_7 ;
  wire \digit_location_6_V_1_reg_3833[3]_i_3_n_7 ;
  wire \digit_location_6_V_1_reg_3833[3]_i_4_n_7 ;
  wire \digit_location_6_V_1_reg_3833[3]_i_5_n_7 ;
  wire \digit_location_6_V_1_reg_3833[7]_i_1_n_7 ;
  wire \digit_location_6_V_1_reg_3833[7]_i_3_n_7 ;
  wire \digit_location_6_V_1_reg_3833[7]_i_4_n_7 ;
  wire \digit_location_6_V_1_reg_3833[7]_i_5_n_7 ;
  wire \digit_location_6_V_1_reg_3833[7]_i_6_n_7 ;
  wire \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_10 ;
  wire \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_11 ;
  wire \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_12 ;
  wire \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_13 ;
  wire \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_14 ;
  wire \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_7 ;
  wire \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_8 ;
  wire \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_9 ;
  wire \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_10 ;
  wire \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_11 ;
  wire \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_12 ;
  wire \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_13 ;
  wire \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_14 ;
  wire \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_8 ;
  wire \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_9 ;
  wire [7:0]digit_location_6_V_3_reg_4835;
  wire \digit_location_6_V_3_reg_4835[0]_i_1_n_7 ;
  wire \digit_location_6_V_3_reg_4835[1]_i_1_n_7 ;
  wire \digit_location_6_V_3_reg_4835[2]_i_1_n_7 ;
  wire \digit_location_6_V_3_reg_4835[3]_i_1_n_7 ;
  wire \digit_location_6_V_3_reg_4835[4]_i_1_n_7 ;
  wire \digit_location_6_V_3_reg_4835[5]_i_1_n_7 ;
  wire \digit_location_6_V_3_reg_4835[6]_i_1_n_7 ;
  wire \digit_location_6_V_3_reg_4835[7]_i_1_n_7 ;
  wire [7:0]digit_location_6_V_4_reg_5430;
  wire \digit_location_6_V_4_reg_5430[0]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5430[1]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5430[2]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5430[3]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5430[4]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5430[5]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5430[6]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5430[7]_i_1_n_7 ;
  wire \digit_location_6_V_4_reg_5430[7]_i_2_n_7 ;
  wire [7:0]digit_location_6_V_s_reg_420;
  wire \digit_location_6_V_s_reg_420[7]_i_2_n_7 ;
  wire [7:0]digit_location_7_V_1_reg_3822;
  wire \digit_location_7_V_1_reg_3822[3]_i_2_n_7 ;
  wire \digit_location_7_V_1_reg_3822[3]_i_3_n_7 ;
  wire \digit_location_7_V_1_reg_3822[3]_i_4_n_7 ;
  wire \digit_location_7_V_1_reg_3822[3]_i_5_n_7 ;
  wire \digit_location_7_V_1_reg_3822[7]_i_1_n_7 ;
  wire \digit_location_7_V_1_reg_3822[7]_i_3_n_7 ;
  wire \digit_location_7_V_1_reg_3822[7]_i_4_n_7 ;
  wire \digit_location_7_V_1_reg_3822[7]_i_5_n_7 ;
  wire \digit_location_7_V_1_reg_3822[7]_i_6_n_7 ;
  wire \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_10 ;
  wire \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_11 ;
  wire \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_12 ;
  wire \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_13 ;
  wire \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_14 ;
  wire \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_7 ;
  wire \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_8 ;
  wire \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_9 ;
  wire \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_10 ;
  wire \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_11 ;
  wire \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_12 ;
  wire \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_13 ;
  wire \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_14 ;
  wire \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_8 ;
  wire \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_9 ;
  wire [7:0]digit_location_7_V_3_reg_4824;
  wire \digit_location_7_V_3_reg_4824[0]_i_1_n_7 ;
  wire \digit_location_7_V_3_reg_4824[1]_i_1_n_7 ;
  wire \digit_location_7_V_3_reg_4824[2]_i_1_n_7 ;
  wire \digit_location_7_V_3_reg_4824[3]_i_1_n_7 ;
  wire \digit_location_7_V_3_reg_4824[4]_i_1_n_7 ;
  wire \digit_location_7_V_3_reg_4824[5]_i_1_n_7 ;
  wire \digit_location_7_V_3_reg_4824[6]_i_1_n_7 ;
  wire \digit_location_7_V_3_reg_4824[7]_i_1_n_7 ;
  wire [7:0]digit_location_7_V_4_reg_5375;
  wire \digit_location_7_V_4_reg_5375[0]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5375[1]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5375[2]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5375[3]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5375[4]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5375[5]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5375[6]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5375[7]_i_1_n_7 ;
  wire \digit_location_7_V_4_reg_5375[7]_i_2_n_7 ;
  wire \digit_location_7_V_4_reg_5375[7]_i_3_n_7 ;
  wire [7:0]digit_location_7_V_s_reg_408;
  wire \digit_location_7_V_s_reg_408[7]_i_2_n_7 ;
  wire [7:0]digit_location_8_V_1_reg_3811;
  wire \digit_location_8_V_1_reg_3811[3]_i_2_n_7 ;
  wire \digit_location_8_V_1_reg_3811[3]_i_3_n_7 ;
  wire \digit_location_8_V_1_reg_3811[3]_i_4_n_7 ;
  wire \digit_location_8_V_1_reg_3811[3]_i_5_n_7 ;
  wire \digit_location_8_V_1_reg_3811[7]_i_1_n_7 ;
  wire \digit_location_8_V_1_reg_3811[7]_i_3_n_7 ;
  wire \digit_location_8_V_1_reg_3811[7]_i_4_n_7 ;
  wire \digit_location_8_V_1_reg_3811[7]_i_5_n_7 ;
  wire \digit_location_8_V_1_reg_3811[7]_i_6_n_7 ;
  wire \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_10 ;
  wire \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_11 ;
  wire \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_12 ;
  wire \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_13 ;
  wire \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_14 ;
  wire \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_7 ;
  wire \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_8 ;
  wire \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_9 ;
  wire \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_10 ;
  wire \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_11 ;
  wire \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_12 ;
  wire \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_13 ;
  wire \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_14 ;
  wire \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_8 ;
  wire \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_9 ;
  wire [7:0]digit_location_8_V_3_reg_4813;
  wire \digit_location_8_V_3_reg_4813[0]_i_1_n_7 ;
  wire \digit_location_8_V_3_reg_4813[1]_i_1_n_7 ;
  wire \digit_location_8_V_3_reg_4813[2]_i_1_n_7 ;
  wire \digit_location_8_V_3_reg_4813[3]_i_1_n_7 ;
  wire \digit_location_8_V_3_reg_4813[4]_i_1_n_7 ;
  wire \digit_location_8_V_3_reg_4813[5]_i_1_n_7 ;
  wire \digit_location_8_V_3_reg_4813[6]_i_1_n_7 ;
  wire \digit_location_8_V_3_reg_4813[7]_i_1_n_7 ;
  wire [7:0]digit_location_8_V_4_reg_5320;
  wire \digit_location_8_V_4_reg_5320[0]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5320[1]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5320[2]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5320[3]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5320[4]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5320[5]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5320[6]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5320[7]_i_1_n_7 ;
  wire \digit_location_8_V_4_reg_5320[7]_i_2_n_7 ;
  wire \digit_location_8_V_4_reg_5320[7]_i_3_n_7 ;
  wire [7:0]digit_location_8_V_s_reg_396;
  wire \digit_location_8_V_s_reg_396[7]_i_2_n_7 ;
  wire [7:0]digit_location_9_V_1_reg_3800;
  wire \digit_location_9_V_1_reg_3800[3]_i_2_n_7 ;
  wire \digit_location_9_V_1_reg_3800[3]_i_3_n_7 ;
  wire \digit_location_9_V_1_reg_3800[3]_i_4_n_7 ;
  wire \digit_location_9_V_1_reg_3800[3]_i_5_n_7 ;
  wire \digit_location_9_V_1_reg_3800[7]_i_1_n_7 ;
  wire \digit_location_9_V_1_reg_3800[7]_i_3_n_7 ;
  wire \digit_location_9_V_1_reg_3800[7]_i_4_n_7 ;
  wire \digit_location_9_V_1_reg_3800[7]_i_5_n_7 ;
  wire \digit_location_9_V_1_reg_3800[7]_i_6_n_7 ;
  wire \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_10 ;
  wire \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_11 ;
  wire \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_12 ;
  wire \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_13 ;
  wire \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_14 ;
  wire \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_7 ;
  wire \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_8 ;
  wire \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_9 ;
  wire \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_10 ;
  wire \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_11 ;
  wire \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_12 ;
  wire \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_13 ;
  wire \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_14 ;
  wire \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_8 ;
  wire \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_9 ;
  wire [7:0]digit_location_9_V_3_reg_4802;
  wire \digit_location_9_V_3_reg_4802[0]_i_1_n_7 ;
  wire \digit_location_9_V_3_reg_4802[1]_i_1_n_7 ;
  wire \digit_location_9_V_3_reg_4802[2]_i_1_n_7 ;
  wire \digit_location_9_V_3_reg_4802[3]_i_1_n_7 ;
  wire \digit_location_9_V_3_reg_4802[4]_i_1_n_7 ;
  wire \digit_location_9_V_3_reg_4802[5]_i_1_n_7 ;
  wire \digit_location_9_V_3_reg_4802[6]_i_1_n_7 ;
  wire \digit_location_9_V_3_reg_4802[7]_i_1_n_7 ;
  wire [7:0]digit_location_9_V_4_reg_5265;
  wire \digit_location_9_V_4_reg_5265[0]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5265[1]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5265[2]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5265[3]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5265[4]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5265[5]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5265[6]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5265[7]_i_1_n_7 ;
  wire \digit_location_9_V_4_reg_5265[7]_i_2_n_7 ;
  wire \digit_location_9_V_4_reg_5265[7]_i_3_n_7 ;
  wire [7:0]digit_location_9_V_s_reg_384;
  wire \digit_location_9_V_s_reg_384[7]_i_2_n_7 ;
  wire extLd8_loc_channel_empty_n;
  wire filtered_frequency_V_t_empty_n;
  wire [31:0]filtered_frequency_V_t_q0;
  wire filtered_value_V_t_empty_n;
  wire i6_0_i_i_reg_3899;
  wire [4:0]i6_0_i_i_reg_3899_reg;
  wire i_0_i_i_reg_872;
  wire [4:0]i_0_i_i_reg_872_reg;
  wire [4:0]i_3_fu_6836_p2;
  wire [4:0]i_fu_6675_p2;
  wire icmp_ln23_reg_6936;
  wire \icmp_ln23_reg_6936[0]_i_1_n_7 ;
  wire icmp_ln40_reg_6981;
  wire \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ;
  wire [0:0]\icmp_ln40_reg_6981_reg[0]_0 ;
  wire \icmp_ln67_reg_7031[0]_i_1_n_7 ;
  wire icmp_ln67_reg_7031_pp4_iter1_reg;
  wire \icmp_ln67_reg_7031_pp4_iter1_reg[0]_i_1_n_7 ;
  wire \icmp_ln67_reg_7031_reg_n_7_[0] ;
  wire internal_full_n_reg;
  wire j5_0_i_i_reg_17630;
  wire \j5_0_i_i_reg_1763[8]_i_3_n_7 ;
  wire [8:0]\j5_0_i_i_reg_1763_reg[8]_0 ;
  wire j7_0_i_i_reg_47250;
  wire \j7_0_i_i_reg_4725[8]_i_3_n_7 ;
  wire [2:0]j7_0_i_i_reg_4725_reg;
  wire [5:0]\j7_0_i_i_reg_4725_reg[8]_0 ;
  wire \j_0_i_i_reg_301[0]_i_1_n_7 ;
  wire \j_0_i_i_reg_301[1]_i_1_n_7 ;
  wire \j_0_i_i_reg_301[2]_i_1_n_7 ;
  wire \j_0_i_i_reg_301[3]_i_1_n_7 ;
  wire \j_0_i_i_reg_301[4]_i_1_n_7 ;
  wire \j_0_i_i_reg_301[5]_i_1_n_7 ;
  wire \j_0_i_i_reg_301[6]_i_1_n_7 ;
  wire \j_0_i_i_reg_301[6]_i_2_n_7 ;
  wire \j_0_i_i_reg_301[7]_i_1_n_7 ;
  wire \j_0_i_i_reg_301[7]_i_2_n_7 ;
  wire \j_0_i_i_reg_301[8]_i_2_n_7 ;
  wire [0:0]j_0_i_i_reg_301_reg;
  wire [8:0]j_1_fu_6690_p2;
  wire [8:0]j_2_fu_6847_p2;
  wire location_curr_V_reg_70560;
  wire \location_curr_V_reg_7056[3]_i_10_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_11_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_12_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_13_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_14_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_15_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_16_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_17_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_18_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_19_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_20_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_21_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_22_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_23_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_24_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_2_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_9_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_10_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_11_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_12_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_13_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_14_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_15_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_16_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_17_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_18_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_19_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_20_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_21_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_22_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_23_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_24_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_2_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_9_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_10_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_11_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_12_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_13_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_14_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_15_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_16_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_17_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_18_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_19_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_20_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_21_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_22_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_23_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_24_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_2_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_9_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_10_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_11_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_12_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_13_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_14_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_15_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_16_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_17_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_18_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_19_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_20_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_21_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_22_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_23_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_2_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_9_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_11_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_12_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_13_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_14_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_15_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_16_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_17_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_18_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_19_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_20_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_21_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_22_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_23_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_24_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_25_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_3_n_7 ;
  wire [7:0]\location_curr_V_reg_7056_reg[7]_0 ;
  wire mOutPtr110_out;
  wire [4:2]op2_assign_i_reg_684_reg;
  wire [0:0]\op2_assign_i_reg_684_reg[5]_0 ;
  wire \op2_assign_i_reg_684_reg[5]_1 ;
  wire \op2_assign_i_reg_684_reg[5]_2 ;
  wire \op2_assign_i_reg_684_reg[5]_3 ;
  wire \op2_assign_i_reg_684_reg[5]_4 ;
  wire [3:0]p_0149_0_i_i_reg_4923;
  wire [3:0]p_091_0_i_i_reg_1962;
  wire [7:0]p_1_in__0;
  wire [7:0]phi_ln215_1_i_fu_6777_p18;
  wire [7:0]previous_sorting_fre_address0;
  wire previous_sorting_fre_ce0;
  wire previous_sorting_fre_we0;
  wire push_buf;
  wire push_buf_0;
  wire [7:0]re_sort_location_las_1_fu_6910_p2;
  wire [7:0]re_sort_location_las_1_reg_7071;
  wire \re_sort_location_las_1_reg_7071[0]_i_11_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_12_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_13_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_14_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_15_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_16_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_17_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_18_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_19_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_20_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_21_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_22_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_23_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_24_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_25_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_26_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_2_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_18_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_19_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_20_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_21_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_22_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_23_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_24_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_25_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_26_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_27_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_28_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_29_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_30_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_31_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_32_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_33_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_34_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_35_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_36_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_37_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_38_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_39_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_40_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_41_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_42_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_43_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_44_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_45_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_46_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_47_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_48_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_49_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_6_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_7_n_7 ;
  wire [7:0]re_sort_location_las_reg_3734;
  wire \re_sort_location_las_reg_3734[3]_i_10_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_11_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_12_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_13_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_14_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_15_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_16_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_17_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_18_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_19_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_20_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_21_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_26_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_27_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_28_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_29_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_2_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_30_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_31_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_32_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_33_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_34_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_35_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_36_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_37_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_3_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_46_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_47_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_48_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_49_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_4_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_50_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_51_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_52_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_53_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_54_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_55_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_56_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_57_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_58_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_59_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_5_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_60_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_61_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_6_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_7_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_8_n_7 ;
  wire \re_sort_location_las_reg_3734[3]_i_9_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_10_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_11_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_12_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_13_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_14_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_15_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_16_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_17_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_18_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_19_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_1_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_20_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_21_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_26_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_27_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_28_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_29_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_30_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_31_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_32_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_33_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_34_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_35_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_36_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_37_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_38_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_39_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_3_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_40_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_41_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_4_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_50_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_51_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_52_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_53_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_54_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_55_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_56_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_57_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_58_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_59_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_5_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_60_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_61_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_62_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_63_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_64_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_65_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_66_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_67_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_68_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_69_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_6_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_70_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_71_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_72_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_7_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_8_n_7 ;
  wire \re_sort_location_las_reg_3734[7]_i_9_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_1_n_10 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_1_n_11 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_1_n_12 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_1_n_13 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_1_n_14 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_1_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_1_n_8 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_1_n_9 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_38_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_39_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_40_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_41_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_42_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_43_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_44_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[3]_i_45_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_2_n_10 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_2_n_11 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_2_n_12 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_2_n_13 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_2_n_14 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_2_n_8 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_2_n_9 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_42_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_43_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_44_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_45_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_46_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_47_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_48_n_7 ;
  wire \re_sort_location_las_reg_3734_reg[7]_i_49_n_7 ;
  wire [5:2]shift_fu_6923_p2;
  wire sort_U0_ap_done;
  wire sort_U0_ap_ready;
  wire [7:0]sort_U0_in_value_V_address0;
  wire sort_U0_in_value_V_ce0;
  wire [31:0]sort_U0_out_frequency_V_d0;
  wire sort_U0_out_value_V_ce0;
  wire sort_U0_out_value_V_we0;
  wire sorted_0_i_full_n;
  wire sorted_1_i_full_n;
  wire sorting_frequency_V_U_n_48;
  wire sorting_frequency_V_U_n_49;
  wire [7:0]sorting_frequency_V_address0;
  wire sorting_frequency_V_ce0;
  wire [31:0]sorting_frequency_V_d0;
  wire [31:0]sorting_frequency_V_q0;
  wire [8:0]sorting_value_V_d0;
  wire [8:0]sorting_value_V_q0;
  wire [0:0]\tptr_reg[0] ;
  wire [0:0]\tptr_reg[0]_0 ;
  wire [7:0]zext_ln25_reg_6945_reg;
  wire zext_ln25_reg_6945_reg0;
  wire [5:2]zext_ln29_reg_6965;
  wire \zext_ln29_reg_6965[5]_i_1_n_7 ;
  wire [7:0]zext_ln43_reg_6990_pp2_iter1_reg_reg;
  wire [7:0]zext_ln43_reg_6990_reg;
  wire zext_ln43_reg_6990_reg0;
  wire [7:0]zext_ln69_reg_7040_reg;
  wire zext_ln69_reg_7040_reg0;
  wire [0:0]\zext_ln69_reg_7040_reg[0]_0 ;
  wire [2:0]\zext_ln69_reg_7040_reg[7]_i_2 ;
  wire [3:3]\NLW_digit_location_10_V_1_reg_3789_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_digit_location_11_V_1_reg_3778_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_digit_location_12_V_1_reg_3767_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_digit_location_13_V_1_reg_3756_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_digit_location_14_V_2_reg_3745_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_digit_location_1_V_1_reg_3888_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_digit_location_2_V_1_reg_3877_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_digit_location_3_V_1_reg_3866_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_digit_location_4_V_1_reg_3855_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_digit_location_5_V_1_reg_3844_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_digit_location_6_V_1_reg_3833_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_digit_location_7_V_1_reg_3822_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_digit_location_8_V_1_reg_3811_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_digit_location_9_V_1_reg_3800_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_re_sort_location_las_reg_3734_reg[7]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEFFFFFFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(sort_U0_ap_ready),
        .I1(ap_done_reg_0),
        .I2(extLd8_loc_channel_empty_n),
        .I3(filtered_frequency_V_t_empty_n),
        .I4(filtered_value_V_t_empty_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\op2_assign_i_reg_684_reg[5]_0 ),
        .I1(Q[1]),
        .O(sort_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'hFABA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ap_CS_fsm_pp4_stage0),
        .I3(ap_enable_reg_pp4_iter0),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_enable_reg_pp4_iter1),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_enable_reg_pp4_iter0),
        .O(ap_NS_fsm[11]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_NS_fsm152_out),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(CO),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(clear),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_NS_fsm149_out),
        .I1(\op2_assign_i_reg_684_reg[5]_0 ),
        .I2(Q[1]),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_0_i_i_reg_872_reg[4]),
        .I2(i_0_i_i_reg_872_reg[2]),
        .I3(i_0_i_i_reg_872_reg[1]),
        .I4(i_0_i_i_reg_872_reg[0]),
        .I5(i_0_i_i_reg_872_reg[3]),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_CS_fsm_pp2_stage0),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ap_enable_reg_pp2_iter2),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_NS_fsm147_out),
        .I1(ap_CS_fsm_state11),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(i6_0_i_i_reg_3899_reg[3]),
        .I1(i6_0_i_i_reg_3899_reg[2]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[4]),
        .I5(ap_CS_fsm_state12),
        .O(\ap_CS_fsm[9]_i_1_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp4_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state17),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(clear),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state11),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state12),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[9]_i_1_n_7 ),
        .Q(ap_CS_fsm_state13),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ap_done_reg_i_2__0
       (.I0(ap_done_reg_0),
        .I1(Q[1]),
        .I2(\op2_assign_i_reg_684_reg[5]_0 ),
        .O(sort_U0_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(CO),
        .I2(ap_NS_fsm152_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_7),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(\icmp_ln40_reg_6981_reg[0]_0 ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_CS_fsm_state7),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp2_iter0_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0),
        .Q(ap_enable_reg_pp2_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1),
        .Q(ap_enable_reg_pp2_iter2),
        .R(SS));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp4_iter0_i_1
       (.I0(ap_CS_fsm_pp4_stage0),
        .I1(\zext_ln69_reg_7040_reg[0]_0 ),
        .I2(ap_CS_fsm_state13),
        .I3(ap_enable_reg_pp4_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp4_iter0_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp4_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter0),
        .Q(ap_enable_reg_pp4_iter1),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp4_iter2_i_1
       (.I0(ap_enable_reg_pp4_iter0),
        .I1(ap_enable_reg_pp4_iter1),
        .O(ap_enable_reg_pp4_iter2_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter2_i_1_n_7),
        .Q(sort_U0_out_value_V_ce0),
        .R(SS));
  LUT6 #(
    .INIT(64'h220022002200AA80)) 
    ap_sync_reg_channel_write_sorted_0_i_1
       (.I0(ap_rst_n),
        .I1(sort_U0_ap_done),
        .I2(sorted_0_i_full_n),
        .I3(ap_sync_reg_channel_write_sorted_0),
        .I4(sorted_1_i_full_n),
        .I5(ap_sync_reg_channel_write_sorted_1_reg),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h222A222A00080000)) 
    ap_sync_reg_channel_write_sorted_1_i_1
       (.I0(ap_rst_n),
        .I1(sort_U0_ap_done),
        .I2(sorted_0_i_full_n),
        .I3(ap_sync_reg_channel_write_sorted_0),
        .I4(sorted_1_i_full_n),
        .I5(ap_sync_reg_channel_write_sorted_1_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h22202020)) 
    \count[1]_i_2__7 
       (.I0(sorted_1_i_full_n),
        .I1(ap_sync_reg_channel_write_sorted_1_reg),
        .I2(ap_done_reg_0),
        .I3(Q[1]),
        .I4(\op2_assign_i_reg_684_reg[5]_0 ),
        .O(push_buf));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h22202020)) 
    \count[1]_i_2__8 
       (.I0(sorted_0_i_full_n),
        .I1(ap_sync_reg_channel_write_sorted_0),
        .I2(ap_done_reg_0),
        .I3(Q[1]),
        .I4(\op2_assign_i_reg_684_reg[5]_0 ),
        .O(push_buf_0));
  design_1_huffman_encoding_0_1_sort_current_digifYi current_digit_V_U
       (.D(re_sort_location_las_1_fu_6910_p2),
        .DOADO(current_digit_V_q0),
        .E(current_digit_V_we0),
        .Q({\j7_0_i_i_reg_4725_reg[8]_0 [4:0],j7_0_i_i_reg_4725_reg}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_enable_reg_pp4_iter0(ap_enable_reg_pp4_iter0),
        .ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[2:0]),
        .digit_V_reg_7007(digit_V_reg_7007),
        .\location_curr_V_reg_7056_reg[3] (\location_curr_V_reg_7056[3]_i_2_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_3 (\location_curr_V_reg_7056[3]_i_9_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_3_0 (\location_curr_V_reg_7056[3]_i_10_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_3_1 (\location_curr_V_reg_7056[3]_i_11_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_3_2 (\location_curr_V_reg_7056[3]_i_12_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_3_3 (\location_curr_V_reg_7056[3]_i_13_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_3_4 (\location_curr_V_reg_7056[3]_i_14_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_3_5 (\location_curr_V_reg_7056[3]_i_15_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_3_6 (\location_curr_V_reg_7056[3]_i_16_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_4 (\location_curr_V_reg_7056[3]_i_21_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_0 (\location_curr_V_reg_7056[3]_i_22_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_1 (\location_curr_V_reg_7056[3]_i_23_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_2 (\location_curr_V_reg_7056[3]_i_24_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_3 (\location_curr_V_reg_7056[3]_i_17_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_4 (\location_curr_V_reg_7056[3]_i_18_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_5 (\location_curr_V_reg_7056[3]_i_19_n_7 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_6 (\location_curr_V_reg_7056[3]_i_20_n_7 ),
        .\location_curr_V_reg_7056_reg[4] (\location_curr_V_reg_7056[4]_i_2_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_3 (\location_curr_V_reg_7056[4]_i_9_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_3_0 (\location_curr_V_reg_7056[4]_i_10_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_3_1 (\location_curr_V_reg_7056[4]_i_11_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_3_2 (\location_curr_V_reg_7056[4]_i_12_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_3_3 (\location_curr_V_reg_7056[4]_i_13_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_3_4 (\location_curr_V_reg_7056[4]_i_14_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_3_5 (\location_curr_V_reg_7056[4]_i_15_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_3_6 (\location_curr_V_reg_7056[4]_i_16_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_4 (\location_curr_V_reg_7056[4]_i_17_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_0 (\location_curr_V_reg_7056[4]_i_18_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_1 (\location_curr_V_reg_7056[4]_i_19_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_2 (\location_curr_V_reg_7056[4]_i_20_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_3 (\location_curr_V_reg_7056[4]_i_21_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_4 (\location_curr_V_reg_7056[4]_i_22_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_5 (\location_curr_V_reg_7056[4]_i_23_n_7 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_6 (\location_curr_V_reg_7056[4]_i_24_n_7 ),
        .\location_curr_V_reg_7056_reg[5] (\location_curr_V_reg_7056[5]_i_2_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_3 (\location_curr_V_reg_7056[5]_i_9_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_3_0 (\location_curr_V_reg_7056[5]_i_10_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_3_1 (\location_curr_V_reg_7056[5]_i_11_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_3_2 (\location_curr_V_reg_7056[5]_i_12_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_3_3 (\location_curr_V_reg_7056[5]_i_13_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_3_4 (\location_curr_V_reg_7056[5]_i_14_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_3_5 (\location_curr_V_reg_7056[5]_i_15_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_3_6 (\location_curr_V_reg_7056[5]_i_16_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_4 (\location_curr_V_reg_7056[5]_i_21_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_0 (\location_curr_V_reg_7056[5]_i_22_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_1 (\location_curr_V_reg_7056[5]_i_23_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_2 (\location_curr_V_reg_7056[5]_i_24_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_3 (\location_curr_V_reg_7056[5]_i_17_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_4 (\location_curr_V_reg_7056[5]_i_18_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_5 (\location_curr_V_reg_7056[5]_i_19_n_7 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_6 (\location_curr_V_reg_7056[5]_i_20_n_7 ),
        .\location_curr_V_reg_7056_reg[6] (\location_curr_V_reg_7056[6]_i_2_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_3 (\location_curr_V_reg_7056[6]_i_13_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_3_0 (\location_curr_V_reg_7056[6]_i_14_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_3_1 (\location_curr_V_reg_7056[6]_i_15_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_3_2 (\location_curr_V_reg_7056[6]_i_16_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_3_3 (\location_curr_V_reg_7056[6]_i_9_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_3_4 (\location_curr_V_reg_7056[6]_i_10_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_3_5 (\location_curr_V_reg_7056[6]_i_11_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_3_6 (\location_curr_V_reg_7056[6]_i_12_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_4 (\location_curr_V_reg_7056[6]_i_17_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_4_0 (\location_curr_V_reg_7056[6]_i_18_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_4_1 (\location_curr_V_reg_7056[6]_i_19_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_4_2 (\location_curr_V_reg_7056[6]_i_20_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_4_3 (\location_curr_V_reg_7056[6]_i_21_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_4_4 (\location_curr_V_reg_7056[6]_i_22_n_7 ),
        .\location_curr_V_reg_7056_reg[6]_i_4_5 (\location_curr_V_reg_7056[6]_i_23_n_7 ),
        .\location_curr_V_reg_7056_reg[7] (\location_curr_V_reg_7056[7]_i_3_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_5 (\location_curr_V_reg_7056[7]_i_11_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_5_0 (\location_curr_V_reg_7056[7]_i_12_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_5_1 (\location_curr_V_reg_7056[7]_i_13_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_5_2 (\location_curr_V_reg_7056[7]_i_14_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_5_3 (\location_curr_V_reg_7056[7]_i_15_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_5_4 (\location_curr_V_reg_7056[7]_i_16_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_5_5 (\location_curr_V_reg_7056[7]_i_17_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_5_6 (\location_curr_V_reg_7056[7]_i_18_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_6 ({\digit_location_0_V_s_reg_4901[7]_i_1_n_7 ,\digit_location_0_V_s_reg_4901[6]_i_1_n_7 }),
        .\location_curr_V_reg_7056_reg[7]_i_6_0 (\location_curr_V_reg_7056[7]_i_19_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_6_1 (\location_curr_V_reg_7056[7]_i_20_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_6_2 (\location_curr_V_reg_7056[7]_i_21_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_6_3 (\location_curr_V_reg_7056[7]_i_22_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_6_4 (\location_curr_V_reg_7056[7]_i_23_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_6_5 (\location_curr_V_reg_7056[7]_i_24_n_7 ),
        .\location_curr_V_reg_7056_reg[7]_i_6_6 (\location_curr_V_reg_7056[7]_i_25_n_7 ),
        .ram_reg({current_digit_V_U_n_20,current_digit_V_U_n_21,current_digit_V_U_n_22,current_digit_V_U_n_23,current_digit_V_U_n_24,current_digit_V_U_n_25,current_digit_V_U_n_26,current_digit_V_U_n_27}),
        .ram_reg_0(ap_CS_fsm_pp4_stage0),
        .ram_reg_1(zext_ln43_reg_6990_pp2_iter1_reg_reg),
        .ram_reg_2(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .\re_sort_location_las_1_reg_7071_reg[0] (\re_sort_location_las_1_reg_7071[0]_i_2_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_0 ({p_0149_0_i_i_reg_4923[3],p_0149_0_i_i_reg_4923[0]}),
        .\re_sort_location_las_1_reg_7071_reg[0]_1 (sorting_frequency_V_U_n_49),
        .\re_sort_location_las_1_reg_7071_reg[0]_2 ({digit_V_1_reg_7051[3],digit_V_1_reg_7051[0]}),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5 (\re_sort_location_las_1_reg_7071[0]_i_15_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_0 (\re_sort_location_las_1_reg_7071[0]_i_16_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_1 (\re_sort_location_las_1_reg_7071[0]_i_17_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_2 (\re_sort_location_las_1_reg_7071[0]_i_18_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_3 (\re_sort_location_las_1_reg_7071[0]_i_11_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_4 (\re_sort_location_las_1_reg_7071[0]_i_12_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_5 (\re_sort_location_las_1_reg_7071[0]_i_13_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_6 (\re_sort_location_las_1_reg_7071[0]_i_14_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6 (\re_sort_location_las_1_reg_7071[0]_i_19_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_0 (\re_sort_location_las_1_reg_7071[0]_i_20_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_1 (\re_sort_location_las_1_reg_7071[0]_i_21_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_2 (\re_sort_location_las_1_reg_7071[0]_i_22_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_3 (\re_sort_location_las_1_reg_7071[0]_i_23_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_4 (\re_sort_location_las_1_reg_7071[0]_i_24_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_5 (\re_sort_location_las_1_reg_7071[0]_i_25_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_6 (\re_sort_location_las_1_reg_7071[0]_i_26_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[2] (\re_sort_location_las_1_reg_7071[5]_i_7_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[2]_0 (\re_sort_location_las_1_reg_7071[5]_i_6_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4 (\re_sort_location_las_1_reg_7071[5]_i_18_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_0 (\re_sort_location_las_1_reg_7071[5]_i_19_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_1 (\re_sort_location_las_1_reg_7071[5]_i_20_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_2 (\re_sort_location_las_1_reg_7071[5]_i_21_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_3 (\re_sort_location_las_1_reg_7071[5]_i_22_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_4 (\re_sort_location_las_1_reg_7071[5]_i_23_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_5 (\re_sort_location_las_1_reg_7071[5]_i_24_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_6 (\re_sort_location_las_1_reg_7071[5]_i_25_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5 (\re_sort_location_las_1_reg_7071[5]_i_26_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_0 (\re_sort_location_las_1_reg_7071[5]_i_27_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_1 (\re_sort_location_las_1_reg_7071[5]_i_28_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_2 (\re_sort_location_las_1_reg_7071[5]_i_29_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_3 (\re_sort_location_las_1_reg_7071[5]_i_30_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_4 (\re_sort_location_las_1_reg_7071[5]_i_31_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_5 (\re_sort_location_las_1_reg_7071[5]_i_32_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_6 (\re_sort_location_las_1_reg_7071[5]_i_33_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8 (\re_sort_location_las_1_reg_7071[5]_i_38_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_0 (\re_sort_location_las_1_reg_7071[5]_i_39_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_1 (\re_sort_location_las_1_reg_7071[5]_i_40_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_2 (\re_sort_location_las_1_reg_7071[5]_i_41_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_3 (\re_sort_location_las_1_reg_7071[5]_i_34_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_4 (\re_sort_location_las_1_reg_7071[5]_i_35_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_5 (\re_sort_location_las_1_reg_7071[5]_i_36_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_6 (\re_sort_location_las_1_reg_7071[5]_i_37_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9 (\re_sort_location_las_1_reg_7071[5]_i_42_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_0 (\re_sort_location_las_1_reg_7071[5]_i_43_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_1 (\re_sort_location_las_1_reg_7071[5]_i_44_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_2 (\re_sort_location_las_1_reg_7071[5]_i_45_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_3 (\re_sort_location_las_1_reg_7071[5]_i_46_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_4 (\re_sort_location_las_1_reg_7071[5]_i_47_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_5 (\re_sort_location_las_1_reg_7071[5]_i_48_n_7 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_6 (\re_sort_location_las_1_reg_7071[5]_i_49_n_7 ));
  LUT3 #(
    .INIT(8'h20)) 
    \digit_V_1_reg_7051[3]_i_1 
       (.I0(ap_enable_reg_pp4_iter1),
        .I1(\icmp_ln67_reg_7031_reg_n_7_[0] ),
        .I2(ap_CS_fsm_pp4_stage0),
        .O(digit_V_1_reg_70510));
  FDRE \digit_V_1_reg_7051_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(current_digit_V_q0[0]),
        .Q(digit_V_1_reg_7051[0]),
        .R(1'b0));
  FDRE \digit_V_1_reg_7051_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(current_digit_V_q0[1]),
        .Q(digit_V_1_reg_7051[1]),
        .R(1'b0));
  FDRE \digit_V_1_reg_7051_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(current_digit_V_q0[2]),
        .Q(digit_V_1_reg_7051[2]),
        .R(1'b0));
  FDRE \digit_V_1_reg_7051_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(current_digit_V_q0[3]),
        .Q(digit_V_1_reg_7051[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_V_reg_7007[0]_i_2 
       (.I0(sorting_frequency_V_q0[24]),
        .I1(sorting_frequency_V_q0[8]),
        .I2(zext_ln29_reg_6965[3]),
        .I3(sorting_frequency_V_q0[16]),
        .I4(zext_ln29_reg_6965[4]),
        .I5(sorting_frequency_V_q0[0]),
        .O(\digit_V_reg_7007[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_V_reg_7007[0]_i_3 
       (.I0(sorting_frequency_V_q0[28]),
        .I1(sorting_frequency_V_q0[12]),
        .I2(zext_ln29_reg_6965[3]),
        .I3(sorting_frequency_V_q0[20]),
        .I4(zext_ln29_reg_6965[4]),
        .I5(sorting_frequency_V_q0[4]),
        .O(\digit_V_reg_7007[0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_V_reg_7007[1]_i_2 
       (.I0(sorting_frequency_V_q0[25]),
        .I1(sorting_frequency_V_q0[9]),
        .I2(zext_ln29_reg_6965[3]),
        .I3(sorting_frequency_V_q0[17]),
        .I4(zext_ln29_reg_6965[4]),
        .I5(sorting_frequency_V_q0[1]),
        .O(\digit_V_reg_7007[1]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_V_reg_7007[1]_i_3 
       (.I0(sorting_frequency_V_q0[29]),
        .I1(sorting_frequency_V_q0[13]),
        .I2(zext_ln29_reg_6965[3]),
        .I3(sorting_frequency_V_q0[21]),
        .I4(zext_ln29_reg_6965[4]),
        .I5(sorting_frequency_V_q0[5]),
        .O(\digit_V_reg_7007[1]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_V_reg_7007[2]_i_2 
       (.I0(sorting_frequency_V_q0[26]),
        .I1(sorting_frequency_V_q0[10]),
        .I2(zext_ln29_reg_6965[3]),
        .I3(sorting_frequency_V_q0[18]),
        .I4(zext_ln29_reg_6965[4]),
        .I5(sorting_frequency_V_q0[2]),
        .O(\digit_V_reg_7007[2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_V_reg_7007[2]_i_3 
       (.I0(sorting_frequency_V_q0[30]),
        .I1(sorting_frequency_V_q0[14]),
        .I2(zext_ln29_reg_6965[3]),
        .I3(sorting_frequency_V_q0[22]),
        .I4(zext_ln29_reg_6965[4]),
        .I5(sorting_frequency_V_q0[6]),
        .O(\digit_V_reg_7007[2]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \digit_V_reg_7007[3]_i_1 
       (.I0(zext_ln29_reg_6965[5]),
        .I1(icmp_ln40_reg_6981),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .O(\digit_V_reg_7007[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_V_reg_7007[3]_i_3 
       (.I0(sorting_frequency_V_q0[27]),
        .I1(sorting_frequency_V_q0[11]),
        .I2(zext_ln29_reg_6965[3]),
        .I3(sorting_frequency_V_q0[19]),
        .I4(zext_ln29_reg_6965[4]),
        .I5(sorting_frequency_V_q0[3]),
        .O(\digit_V_reg_7007[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_V_reg_7007[3]_i_4 
       (.I0(sorting_frequency_V_q0[31]),
        .I1(sorting_frequency_V_q0[15]),
        .I2(zext_ln29_reg_6965[3]),
        .I3(sorting_frequency_V_q0[23]),
        .I4(zext_ln29_reg_6965[4]),
        .I5(sorting_frequency_V_q0[7]),
        .O(\digit_V_reg_7007[3]_i_4_n_7 ));
  FDRE \digit_V_reg_7007_reg[0] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_we0),
        .D(\digit_V_reg_7007_reg[0]_i_1_n_7 ),
        .Q(digit_V_reg_7007[0]),
        .R(\digit_V_reg_7007[3]_i_1_n_7 ));
  MUXF7 \digit_V_reg_7007_reg[0]_i_1 
       (.I0(\digit_V_reg_7007[0]_i_2_n_7 ),
        .I1(\digit_V_reg_7007[0]_i_3_n_7 ),
        .O(\digit_V_reg_7007_reg[0]_i_1_n_7 ),
        .S(zext_ln29_reg_6965[2]));
  FDRE \digit_V_reg_7007_reg[1] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_we0),
        .D(\digit_V_reg_7007_reg[1]_i_1_n_7 ),
        .Q(digit_V_reg_7007[1]),
        .R(\digit_V_reg_7007[3]_i_1_n_7 ));
  MUXF7 \digit_V_reg_7007_reg[1]_i_1 
       (.I0(\digit_V_reg_7007[1]_i_2_n_7 ),
        .I1(\digit_V_reg_7007[1]_i_3_n_7 ),
        .O(\digit_V_reg_7007_reg[1]_i_1_n_7 ),
        .S(zext_ln29_reg_6965[2]));
  FDRE \digit_V_reg_7007_reg[2] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_we0),
        .D(\digit_V_reg_7007_reg[2]_i_1_n_7 ),
        .Q(digit_V_reg_7007[2]),
        .R(\digit_V_reg_7007[3]_i_1_n_7 ));
  MUXF7 \digit_V_reg_7007_reg[2]_i_1 
       (.I0(\digit_V_reg_7007[2]_i_2_n_7 ),
        .I1(\digit_V_reg_7007[2]_i_3_n_7 ),
        .O(\digit_V_reg_7007_reg[2]_i_1_n_7 ),
        .S(zext_ln29_reg_6965[2]));
  FDRE \digit_V_reg_7007_reg[3] 
       (.C(ap_clk),
        .CE(previous_sorting_fre_we0),
        .D(\digit_V_reg_7007_reg[3]_i_2_n_7 ),
        .Q(digit_V_reg_7007[3]),
        .R(\digit_V_reg_7007[3]_i_1_n_7 ));
  MUXF7 \digit_V_reg_7007_reg[3]_i_2 
       (.I0(\digit_V_reg_7007[3]_i_3_n_7 ),
        .I1(\digit_V_reg_7007[3]_i_4_n_7 ),
        .O(\digit_V_reg_7007_reg[3]_i_2_n_7 ),
        .S(zext_ln29_reg_6965[2]));
  FDRE \digit_histogram_0_V_1_reg_672_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_0_V_6_reg_3679[0]),
        .Q(digit_histogram_0_V_1_reg_672[0]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_672_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_0_V_6_reg_3679[1]),
        .Q(digit_histogram_0_V_1_reg_672[1]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_672_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_0_V_6_reg_3679[2]),
        .Q(digit_histogram_0_V_1_reg_672[2]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_672_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_0_V_6_reg_3679[3]),
        .Q(digit_histogram_0_V_1_reg_672[3]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_672_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_0_V_6_reg_3679[4]),
        .Q(digit_histogram_0_V_1_reg_672[4]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_672_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_0_V_6_reg_3679[5]),
        .Q(digit_histogram_0_V_1_reg_672[5]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_672_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_0_V_6_reg_3679[6]),
        .Q(digit_histogram_0_V_1_reg_672[6]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_1_reg_672_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_0_V_6_reg_3679[7]),
        .Q(digit_histogram_0_V_1_reg_672[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \digit_histogram_0_V_2_reg_861[7]_i_1 
       (.I0(i_0_i_i_reg_872_reg[4]),
        .I1(i_0_i_i_reg_872_reg[2]),
        .I2(i_0_i_i_reg_872_reg[1]),
        .I3(i_0_i_i_reg_872_reg[0]),
        .I4(i_0_i_i_reg_872_reg[3]),
        .I5(ap_CS_fsm_state6),
        .O(digit_histogram_0_V_2_reg_861));
  FDRE \digit_histogram_0_V_2_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_0_V_1_reg_672[0]),
        .Q(\digit_histogram_0_V_2_reg_861_reg_n_7_[0] ),
        .R(digit_histogram_0_V_2_reg_861));
  FDRE \digit_histogram_0_V_2_reg_861_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_0_V_1_reg_672[1]),
        .Q(\digit_histogram_0_V_2_reg_861_reg_n_7_[1] ),
        .R(digit_histogram_0_V_2_reg_861));
  FDRE \digit_histogram_0_V_2_reg_861_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_0_V_1_reg_672[2]),
        .Q(\digit_histogram_0_V_2_reg_861_reg_n_7_[2] ),
        .R(digit_histogram_0_V_2_reg_861));
  FDRE \digit_histogram_0_V_2_reg_861_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_0_V_1_reg_672[3]),
        .Q(\digit_histogram_0_V_2_reg_861_reg_n_7_[3] ),
        .R(digit_histogram_0_V_2_reg_861));
  FDRE \digit_histogram_0_V_2_reg_861_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_0_V_1_reg_672[4]),
        .Q(\digit_histogram_0_V_2_reg_861_reg_n_7_[4] ),
        .R(digit_histogram_0_V_2_reg_861));
  FDRE \digit_histogram_0_V_2_reg_861_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_0_V_1_reg_672[5]),
        .Q(\digit_histogram_0_V_2_reg_861_reg_n_7_[5] ),
        .R(digit_histogram_0_V_2_reg_861));
  FDRE \digit_histogram_0_V_2_reg_861_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_0_V_1_reg_672[6]),
        .Q(\digit_histogram_0_V_2_reg_861_reg_n_7_[6] ),
        .R(digit_histogram_0_V_2_reg_861));
  FDRE \digit_histogram_0_V_2_reg_861_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_0_V_1_reg_672[7]),
        .Q(\digit_histogram_0_V_2_reg_861_reg_n_7_[7] ),
        .R(digit_histogram_0_V_2_reg_861));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_4_reg_1939[0]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_861_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_0_V_4_reg_1939[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_4_reg_1939[1]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_861_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_0_V_4_reg_1939[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_4_reg_1939[2]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_861_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_0_V_4_reg_1939[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_4_reg_1939[3]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_861_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_0_V_4_reg_1939[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_4_reg_1939[4]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_861_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_0_V_4_reg_1939[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_4_reg_1939[5]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_861_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_0_V_4_reg_1939[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_4_reg_1939[6]_i_1 
       (.I0(\digit_histogram_0_V_2_reg_861_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_0_V_4_reg_1939[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \digit_histogram_0_V_4_reg_1939[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I2(p_091_0_i_i_reg_1962[3]),
        .I3(p_091_0_i_i_reg_1962[2]),
        .I4(p_091_0_i_i_reg_1962[1]),
        .I5(\digit_histogram_14_3_reg_1785[7]_i_3_n_7 ),
        .O(\digit_histogram_0_V_4_reg_1939[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_4_reg_1939[7]_i_2 
       (.I0(\digit_histogram_0_V_2_reg_861_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_0_V_4_reg_1939[7]_i_2_n_7 ));
  FDRE \digit_histogram_0_V_4_reg_1939_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_0_V_4_reg_1939[7]_i_1_n_7 ),
        .D(\digit_histogram_0_V_4_reg_1939[0]_i_1_n_7 ),
        .Q(\digit_histogram_0_V_4_reg_1939_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_0_V_4_reg_1939_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_0_V_4_reg_1939[7]_i_1_n_7 ),
        .D(\digit_histogram_0_V_4_reg_1939[1]_i_1_n_7 ),
        .Q(\digit_histogram_0_V_4_reg_1939_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_0_V_4_reg_1939_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_0_V_4_reg_1939[7]_i_1_n_7 ),
        .D(\digit_histogram_0_V_4_reg_1939[2]_i_1_n_7 ),
        .Q(\digit_histogram_0_V_4_reg_1939_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_0_V_4_reg_1939_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_0_V_4_reg_1939[7]_i_1_n_7 ),
        .D(\digit_histogram_0_V_4_reg_1939[3]_i_1_n_7 ),
        .Q(\digit_histogram_0_V_4_reg_1939_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_0_V_4_reg_1939_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_0_V_4_reg_1939[7]_i_1_n_7 ),
        .D(\digit_histogram_0_V_4_reg_1939[4]_i_1_n_7 ),
        .Q(\digit_histogram_0_V_4_reg_1939_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_0_V_4_reg_1939_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_0_V_4_reg_1939[7]_i_1_n_7 ),
        .D(\digit_histogram_0_V_4_reg_1939[5]_i_1_n_7 ),
        .Q(\digit_histogram_0_V_4_reg_1939_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_0_V_4_reg_1939_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_0_V_4_reg_1939[7]_i_1_n_7 ),
        .D(\digit_histogram_0_V_4_reg_1939[6]_i_1_n_7 ),
        .Q(\digit_histogram_0_V_4_reg_1939_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_0_V_4_reg_1939_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_0_V_4_reg_1939[7]_i_1_n_7 ),
        .D(\digit_histogram_0_V_4_reg_1939[7]_i_2_n_7 ),
        .Q(\digit_histogram_0_V_4_reg_1939_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3679[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_0_V_6_reg_3679[7]_i_2_n_7 ),
        .I2(\digit_histogram_0_V_4_reg_1939_reg_n_7_[0] ),
        .O(\digit_histogram_0_V_6_reg_3679[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3679[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_0_V_6_reg_3679[7]_i_2_n_7 ),
        .I2(\digit_histogram_0_V_4_reg_1939_reg_n_7_[1] ),
        .O(\digit_histogram_0_V_6_reg_3679[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3679[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_0_V_6_reg_3679[7]_i_2_n_7 ),
        .I2(\digit_histogram_0_V_4_reg_1939_reg_n_7_[2] ),
        .O(\digit_histogram_0_V_6_reg_3679[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3679[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_0_V_6_reg_3679[7]_i_2_n_7 ),
        .I2(\digit_histogram_0_V_4_reg_1939_reg_n_7_[3] ),
        .O(\digit_histogram_0_V_6_reg_3679[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3679[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_0_V_6_reg_3679[7]_i_2_n_7 ),
        .I2(\digit_histogram_0_V_4_reg_1939_reg_n_7_[4] ),
        .O(\digit_histogram_0_V_6_reg_3679[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3679[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_0_V_6_reg_3679[7]_i_2_n_7 ),
        .I2(\digit_histogram_0_V_4_reg_1939_reg_n_7_[5] ),
        .O(\digit_histogram_0_V_6_reg_3679[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3679[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_0_V_6_reg_3679[7]_i_2_n_7 ),
        .I2(\digit_histogram_0_V_4_reg_1939_reg_n_7_[6] ),
        .O(\digit_histogram_0_V_6_reg_3679[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_0_V_6_reg_3679[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_0_V_6_reg_3679[7]_i_2_n_7 ),
        .I2(\digit_histogram_0_V_4_reg_1939_reg_n_7_[7] ),
        .O(\digit_histogram_0_V_6_reg_3679[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \digit_histogram_0_V_6_reg_3679[7]_i_2 
       (.I0(p_091_0_i_i_reg_1962[2]),
        .I1(ap_CS_fsm_state11),
        .I2(p_091_0_i_i_reg_1962[3]),
        .I3(p_091_0_i_i_reg_1962[1]),
        .I4(p_091_0_i_i_reg_1962[0]),
        .O(\digit_histogram_0_V_6_reg_3679[7]_i_2_n_7 ));
  FDRE \digit_histogram_0_V_6_reg_3679_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_0_V_6_reg_3679[0]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3679[0]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_6_reg_3679_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_0_V_6_reg_3679[1]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3679[1]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_6_reg_3679_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_0_V_6_reg_3679[2]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3679[2]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_6_reg_3679_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_0_V_6_reg_3679[3]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3679[3]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_6_reg_3679_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_0_V_6_reg_3679[4]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3679[4]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_6_reg_3679_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_0_V_6_reg_3679[5]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3679[5]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_6_reg_3679_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_0_V_6_reg_3679[6]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3679[6]),
        .R(1'b0));
  FDRE \digit_histogram_0_V_6_reg_3679_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_0_V_6_reg_3679[7]_i_1_n_7 ),
        .Q(digit_histogram_0_V_6_reg_3679[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \digit_histogram_0_V_reg_1950[0]_i_1 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_3_n_7 ),
        .O(compute_histogram_hi_fu_6761_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \digit_histogram_0_V_reg_1950[1]_i_1 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_2_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_3_n_7 ),
        .O(compute_histogram_hi_fu_6761_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \digit_histogram_0_V_reg_1950[2]_i_1 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_2_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_3_n_7 ),
        .I2(\digit_histogram_0_V_reg_1950[5]_i_5_n_7 ),
        .O(compute_histogram_hi_fu_6761_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'h08F7)) 
    \digit_histogram_0_V_reg_1950[3]_i_1 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_2_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_3_n_7 ),
        .I2(\digit_histogram_0_V_reg_1950[5]_i_5_n_7 ),
        .I3(\digit_histogram_0_V_reg_1950[5]_i_4_n_7 ),
        .O(compute_histogram_hi_fu_6761_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'h0008FFF7)) 
    \digit_histogram_0_V_reg_1950[4]_i_1 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_2_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_3_n_7 ),
        .I2(\digit_histogram_0_V_reg_1950[5]_i_5_n_7 ),
        .I3(\digit_histogram_0_V_reg_1950[5]_i_4_n_7 ),
        .I4(\digit_histogram_0_V_reg_1950[5]_i_6_n_7 ),
        .O(compute_histogram_hi_fu_6761_p2[4]));
  LUT6 #(
    .INIT(64'h00000008FFFFFFF7)) 
    \digit_histogram_0_V_reg_1950[5]_i_1 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_2_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_3_n_7 ),
        .I2(\digit_histogram_0_V_reg_1950[5]_i_4_n_7 ),
        .I3(\digit_histogram_0_V_reg_1950[5]_i_5_n_7 ),
        .I4(\digit_histogram_0_V_reg_1950[5]_i_6_n_7 ),
        .I5(\digit_histogram_0_V_reg_1950[5]_i_7_n_7 ),
        .O(compute_histogram_hi_fu_6761_p2[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_histogram_0_V_reg_1950[5]_i_2 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_0_V_reg_1950[7]_i_4_n_7 ),
        .I2(\digit_histogram_0_V_reg_1950_reg[5]_i_8_n_7 ),
        .I3(digit_V_reg_7007[3]),
        .I4(\digit_histogram_0_V_reg_1950_reg[5]_i_9_n_7 ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_histogram_0_V_reg_1950[5]_i_20 
       (.I0(\digit_histogram_11_3_reg_1818_reg_n_7_[1] ),
        .I1(\digit_histogram_10_3_reg_1829_reg_n_7_[1] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_9_V_3_reg_1840_reg_n_7_[1] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_8_V_3_reg_1851_reg_n_7_[1] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_histogram_0_V_reg_1950[5]_i_21 
       (.I0(\digit_histogram_15_3_reg_1774_reg_n_7_[1] ),
        .I1(\digit_histogram_14_3_reg_1785_reg_n_7_[1] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_13_3_reg_1796_reg_n_7_[1] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_12_3_reg_1807_reg_n_7_[1] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_histogram_0_V_reg_1950[5]_i_22 
       (.I0(\digit_histogram_3_V_3_reg_1906_reg_n_7_[1] ),
        .I1(\digit_histogram_2_V_3_reg_1917_reg_n_7_[1] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_1_V_3_reg_1928_reg_n_7_[1] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_0_V_4_reg_1939_reg_n_7_[1] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_histogram_0_V_reg_1950[5]_i_23 
       (.I0(\digit_histogram_7_V_3_reg_1862_reg_n_7_[1] ),
        .I1(\digit_histogram_6_V_3_reg_1873_reg_n_7_[1] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_5_V_3_reg_1884_reg_n_7_[1] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_4_V_3_reg_1895_reg_n_7_[1] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_histogram_0_V_reg_1950[5]_i_24 
       (.I0(\digit_histogram_11_3_reg_1818_reg_n_7_[0] ),
        .I1(\digit_histogram_10_3_reg_1829_reg_n_7_[0] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_9_V_3_reg_1840_reg_n_7_[0] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_8_V_3_reg_1851_reg_n_7_[0] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_histogram_0_V_reg_1950[5]_i_25 
       (.I0(\digit_histogram_15_3_reg_1774_reg_n_7_[0] ),
        .I1(\digit_histogram_14_3_reg_1785_reg_n_7_[0] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_13_3_reg_1796_reg_n_7_[0] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_12_3_reg_1807_reg_n_7_[0] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_histogram_0_V_reg_1950[5]_i_26 
       (.I0(\digit_histogram_3_V_3_reg_1906_reg_n_7_[0] ),
        .I1(\digit_histogram_2_V_3_reg_1917_reg_n_7_[0] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_1_V_3_reg_1928_reg_n_7_[0] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_0_V_4_reg_1939_reg_n_7_[0] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_histogram_0_V_reg_1950[5]_i_27 
       (.I0(\digit_histogram_7_V_3_reg_1862_reg_n_7_[0] ),
        .I1(\digit_histogram_6_V_3_reg_1873_reg_n_7_[0] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_5_V_3_reg_1884_reg_n_7_[0] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_4_V_3_reg_1895_reg_n_7_[0] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_28 
       (.I0(\digit_histogram_11_3_reg_1818_reg_n_7_[3] ),
        .I1(\digit_histogram_10_3_reg_1829_reg_n_7_[3] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_9_V_3_reg_1840_reg_n_7_[3] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_8_V_3_reg_1851_reg_n_7_[3] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_29 
       (.I0(\digit_histogram_15_3_reg_1774_reg_n_7_[3] ),
        .I1(\digit_histogram_14_3_reg_1785_reg_n_7_[3] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_13_3_reg_1796_reg_n_7_[3] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_12_3_reg_1807_reg_n_7_[3] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_29_n_7 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \digit_histogram_0_V_reg_1950[5]_i_3 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_0_V_reg_1950_reg[5]_i_10_n_7 ),
        .I2(digit_V_reg_7007[3]),
        .I3(\digit_histogram_0_V_reg_1950_reg[5]_i_11_n_7 ),
        .I4(\digit_histogram_0_V_reg_1950[7]_i_4_n_7 ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_30 
       (.I0(\digit_histogram_3_V_3_reg_1906_reg_n_7_[3] ),
        .I1(\digit_histogram_2_V_3_reg_1917_reg_n_7_[3] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_1_V_3_reg_1928_reg_n_7_[3] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_0_V_4_reg_1939_reg_n_7_[3] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_31 
       (.I0(\digit_histogram_7_V_3_reg_1862_reg_n_7_[3] ),
        .I1(\digit_histogram_6_V_3_reg_1873_reg_n_7_[3] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_5_V_3_reg_1884_reg_n_7_[3] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_4_V_3_reg_1895_reg_n_7_[3] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_31_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_32 
       (.I0(\digit_histogram_11_3_reg_1818_reg_n_7_[2] ),
        .I1(\digit_histogram_10_3_reg_1829_reg_n_7_[2] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_9_V_3_reg_1840_reg_n_7_[2] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_8_V_3_reg_1851_reg_n_7_[2] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_32_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_33 
       (.I0(\digit_histogram_15_3_reg_1774_reg_n_7_[2] ),
        .I1(\digit_histogram_14_3_reg_1785_reg_n_7_[2] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_13_3_reg_1796_reg_n_7_[2] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_12_3_reg_1807_reg_n_7_[2] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_33_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_34 
       (.I0(\digit_histogram_3_V_3_reg_1906_reg_n_7_[2] ),
        .I1(\digit_histogram_2_V_3_reg_1917_reg_n_7_[2] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_1_V_3_reg_1928_reg_n_7_[2] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_0_V_4_reg_1939_reg_n_7_[2] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_34_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_35 
       (.I0(\digit_histogram_7_V_3_reg_1862_reg_n_7_[2] ),
        .I1(\digit_histogram_6_V_3_reg_1873_reg_n_7_[2] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_5_V_3_reg_1884_reg_n_7_[2] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_4_V_3_reg_1895_reg_n_7_[2] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_35_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_36 
       (.I0(\digit_histogram_11_3_reg_1818_reg_n_7_[4] ),
        .I1(\digit_histogram_10_3_reg_1829_reg_n_7_[4] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_9_V_3_reg_1840_reg_n_7_[4] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_8_V_3_reg_1851_reg_n_7_[4] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_36_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_37 
       (.I0(\digit_histogram_15_3_reg_1774_reg_n_7_[4] ),
        .I1(\digit_histogram_14_3_reg_1785_reg_n_7_[4] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_13_3_reg_1796_reg_n_7_[4] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_12_3_reg_1807_reg_n_7_[4] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_37_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_38 
       (.I0(\digit_histogram_3_V_3_reg_1906_reg_n_7_[4] ),
        .I1(\digit_histogram_2_V_3_reg_1917_reg_n_7_[4] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_1_V_3_reg_1928_reg_n_7_[4] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_0_V_4_reg_1939_reg_n_7_[4] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_38_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_39 
       (.I0(\digit_histogram_7_V_3_reg_1862_reg_n_7_[4] ),
        .I1(\digit_histogram_6_V_3_reg_1873_reg_n_7_[4] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_5_V_3_reg_1884_reg_n_7_[4] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_4_V_3_reg_1895_reg_n_7_[4] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_39_n_7 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \digit_histogram_0_V_reg_1950[5]_i_4 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_0_V_reg_1950[7]_i_4_n_7 ),
        .I2(\digit_histogram_0_V_reg_1950_reg[5]_i_12_n_7 ),
        .I3(digit_V_reg_7007[3]),
        .I4(\digit_histogram_0_V_reg_1950_reg[5]_i_13_n_7 ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_40 
       (.I0(\digit_histogram_11_3_reg_1818_reg_n_7_[5] ),
        .I1(\digit_histogram_10_3_reg_1829_reg_n_7_[5] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_9_V_3_reg_1840_reg_n_7_[5] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_8_V_3_reg_1851_reg_n_7_[5] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_40_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_41 
       (.I0(\digit_histogram_15_3_reg_1774_reg_n_7_[5] ),
        .I1(\digit_histogram_14_3_reg_1785_reg_n_7_[5] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_13_3_reg_1796_reg_n_7_[5] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_12_3_reg_1807_reg_n_7_[5] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_41_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_42 
       (.I0(\digit_histogram_3_V_3_reg_1906_reg_n_7_[5] ),
        .I1(\digit_histogram_2_V_3_reg_1917_reg_n_7_[5] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_1_V_3_reg_1928_reg_n_7_[5] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_0_V_4_reg_1939_reg_n_7_[5] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_42_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[5]_i_43 
       (.I0(\digit_histogram_7_V_3_reg_1862_reg_n_7_[5] ),
        .I1(\digit_histogram_6_V_3_reg_1873_reg_n_7_[5] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_5_V_3_reg_1884_reg_n_7_[5] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_4_V_3_reg_1895_reg_n_7_[5] ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_43_n_7 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \digit_histogram_0_V_reg_1950[5]_i_5 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_0_V_reg_1950[7]_i_4_n_7 ),
        .I2(\digit_histogram_0_V_reg_1950_reg[5]_i_14_n_7 ),
        .I3(digit_V_reg_7007[3]),
        .I4(\digit_histogram_0_V_reg_1950_reg[5]_i_15_n_7 ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_5_n_7 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \digit_histogram_0_V_reg_1950[5]_i_6 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_0_V_reg_1950[7]_i_4_n_7 ),
        .I2(\digit_histogram_0_V_reg_1950_reg[5]_i_16_n_7 ),
        .I3(digit_V_reg_7007[3]),
        .I4(\digit_histogram_0_V_reg_1950_reg[5]_i_17_n_7 ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \digit_histogram_0_V_reg_1950[5]_i_7 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_0_V_reg_1950[7]_i_4_n_7 ),
        .I2(\digit_histogram_0_V_reg_1950_reg[5]_i_18_n_7 ),
        .I3(digit_V_reg_7007[3]),
        .I4(\digit_histogram_0_V_reg_1950_reg[5]_i_19_n_7 ),
        .O(\digit_histogram_0_V_reg_1950[5]_i_7_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \digit_histogram_0_V_reg_1950[6]_i_1 
       (.I0(\digit_histogram_0_V_reg_1950[7]_i_3_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[7]_i_2_n_7 ),
        .O(compute_histogram_hi_fu_6761_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'hE111EE1E)) 
    \digit_histogram_0_V_reg_1950[7]_i_1 
       (.I0(\digit_histogram_0_V_reg_1950[7]_i_2_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[7]_i_3_n_7 ),
        .I2(\digit_histogram_0_V_reg_1950[7]_i_4_n_7 ),
        .I3(digit_histogram_0_V_reg_1950_reg[7]),
        .I4(\digit_histogram_0_V_reg_1950_reg[7]_i_5_n_7 ),
        .O(compute_histogram_hi_fu_6761_p2[7]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[7]_i_11 
       (.I0(\digit_histogram_11_3_reg_1818_reg_n_7_[6] ),
        .I1(\digit_histogram_10_3_reg_1829_reg_n_7_[6] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_9_V_3_reg_1840_reg_n_7_[6] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_8_V_3_reg_1851_reg_n_7_[6] ),
        .O(\digit_histogram_0_V_reg_1950[7]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[7]_i_12 
       (.I0(\digit_histogram_15_3_reg_1774_reg_n_7_[6] ),
        .I1(\digit_histogram_14_3_reg_1785_reg_n_7_[6] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_13_3_reg_1796_reg_n_7_[6] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_12_3_reg_1807_reg_n_7_[6] ),
        .O(\digit_histogram_0_V_reg_1950[7]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[7]_i_13 
       (.I0(\digit_histogram_3_V_3_reg_1906_reg_n_7_[6] ),
        .I1(\digit_histogram_2_V_3_reg_1917_reg_n_7_[6] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_1_V_3_reg_1928_reg_n_7_[6] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_0_V_4_reg_1939_reg_n_7_[6] ),
        .O(\digit_histogram_0_V_reg_1950[7]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \digit_histogram_0_V_reg_1950[7]_i_14 
       (.I0(\digit_histogram_7_V_3_reg_1862_reg_n_7_[6] ),
        .I1(\digit_histogram_6_V_3_reg_1873_reg_n_7_[6] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_5_V_3_reg_1884_reg_n_7_[6] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_4_V_3_reg_1895_reg_n_7_[6] ),
        .O(\digit_histogram_0_V_reg_1950[7]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    \digit_histogram_0_V_reg_1950[7]_i_15 
       (.I0(\digit_histogram_1_V_3_reg_1928_reg_n_7_[7] ),
        .I1(\digit_histogram_0_V_4_reg_1939_reg_n_7_[7] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_3_V_3_reg_1906_reg_n_7_[7] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_2_V_3_reg_1917_reg_n_7_[7] ),
        .O(\digit_histogram_0_V_reg_1950[7]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    \digit_histogram_0_V_reg_1950[7]_i_16 
       (.I0(\digit_histogram_5_V_3_reg_1884_reg_n_7_[7] ),
        .I1(\digit_histogram_4_V_3_reg_1895_reg_n_7_[7] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_7_V_3_reg_1862_reg_n_7_[7] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_6_V_3_reg_1873_reg_n_7_[7] ),
        .O(\digit_histogram_0_V_reg_1950[7]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    \digit_histogram_0_V_reg_1950[7]_i_17 
       (.I0(\digit_histogram_9_V_3_reg_1840_reg_n_7_[7] ),
        .I1(\digit_histogram_8_V_3_reg_1851_reg_n_7_[7] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_11_3_reg_1818_reg_n_7_[7] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_10_3_reg_1829_reg_n_7_[7] ),
        .O(\digit_histogram_0_V_reg_1950[7]_i_17_n_7 ));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    \digit_histogram_0_V_reg_1950[7]_i_18 
       (.I0(\digit_histogram_13_3_reg_1796_reg_n_7_[7] ),
        .I1(\digit_histogram_12_3_reg_1807_reg_n_7_[7] ),
        .I2(digit_V_reg_7007[1]),
        .I3(\digit_histogram_15_3_reg_1774_reg_n_7_[7] ),
        .I4(digit_V_reg_7007[0]),
        .I5(\digit_histogram_14_3_reg_1785_reg_n_7_[7] ),
        .O(\digit_histogram_0_V_reg_1950[7]_i_18_n_7 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \digit_histogram_0_V_reg_1950[7]_i_2 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_0_V_reg_1950[7]_i_4_n_7 ),
        .I2(\digit_histogram_0_V_reg_1950_reg[7]_i_6_n_7 ),
        .I3(digit_V_reg_7007[3]),
        .I4(\digit_histogram_0_V_reg_1950_reg[7]_i_7_n_7 ),
        .O(\digit_histogram_0_V_reg_1950[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \digit_histogram_0_V_reg_1950[7]_i_3 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_2_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_3_n_7 ),
        .I2(\digit_histogram_0_V_reg_1950[5]_i_6_n_7 ),
        .I3(\digit_histogram_0_V_reg_1950[5]_i_5_n_7 ),
        .I4(\digit_histogram_0_V_reg_1950[5]_i_4_n_7 ),
        .I5(\digit_histogram_0_V_reg_1950[5]_i_7_n_7 ),
        .O(\digit_histogram_0_V_reg_1950[7]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \digit_histogram_0_V_reg_1950[7]_i_4 
       (.I0(digit_V_reg_7007[0]),
        .I1(p_091_0_i_i_reg_1962[0]),
        .I2(digit_V_reg_7007[1]),
        .I3(p_091_0_i_i_reg_1962[1]),
        .I4(\digit_histogram_0_V_reg_1950[7]_i_8_n_7 ),
        .O(\digit_histogram_0_V_reg_1950[7]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \digit_histogram_0_V_reg_1950[7]_i_8 
       (.I0(p_091_0_i_i_reg_1962[2]),
        .I1(digit_V_reg_7007[2]),
        .I2(p_091_0_i_i_reg_1962[3]),
        .I3(digit_V_reg_7007[3]),
        .O(\digit_histogram_0_V_reg_1950[7]_i_8_n_7 ));
  FDRE \digit_histogram_0_V_reg_1950_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(compute_histogram_hi_fu_6761_p2[0]),
        .Q(digit_histogram_0_V_reg_1950_reg[0]),
        .R(ap_CS_fsm_state7));
  FDRE \digit_histogram_0_V_reg_1950_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(compute_histogram_hi_fu_6761_p2[1]),
        .Q(digit_histogram_0_V_reg_1950_reg[1]),
        .R(ap_CS_fsm_state7));
  FDRE \digit_histogram_0_V_reg_1950_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(compute_histogram_hi_fu_6761_p2[2]),
        .Q(digit_histogram_0_V_reg_1950_reg[2]),
        .R(ap_CS_fsm_state7));
  FDRE \digit_histogram_0_V_reg_1950_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(compute_histogram_hi_fu_6761_p2[3]),
        .Q(digit_histogram_0_V_reg_1950_reg[3]),
        .R(ap_CS_fsm_state7));
  FDRE \digit_histogram_0_V_reg_1950_reg[4] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(compute_histogram_hi_fu_6761_p2[4]),
        .Q(digit_histogram_0_V_reg_1950_reg[4]),
        .R(ap_CS_fsm_state7));
  FDRE \digit_histogram_0_V_reg_1950_reg[5] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(compute_histogram_hi_fu_6761_p2[5]),
        .Q(digit_histogram_0_V_reg_1950_reg[5]),
        .R(ap_CS_fsm_state7));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[5]_i_10 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_24_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_25_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[5]_i_10_n_7 ),
        .S(digit_V_reg_7007[2]));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[5]_i_11 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_26_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_27_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[5]_i_11_n_7 ),
        .S(digit_V_reg_7007[2]));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[5]_i_12 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_28_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_29_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[5]_i_12_n_7 ),
        .S(digit_V_reg_7007[2]));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[5]_i_13 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_30_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_31_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[5]_i_13_n_7 ),
        .S(digit_V_reg_7007[2]));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[5]_i_14 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_32_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_33_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[5]_i_14_n_7 ),
        .S(digit_V_reg_7007[2]));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[5]_i_15 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_34_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_35_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[5]_i_15_n_7 ),
        .S(digit_V_reg_7007[2]));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[5]_i_16 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_36_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_37_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[5]_i_16_n_7 ),
        .S(digit_V_reg_7007[2]));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[5]_i_17 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_38_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_39_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[5]_i_17_n_7 ),
        .S(digit_V_reg_7007[2]));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[5]_i_18 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_40_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_41_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[5]_i_18_n_7 ),
        .S(digit_V_reg_7007[2]));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[5]_i_19 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_42_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_43_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[5]_i_19_n_7 ),
        .S(digit_V_reg_7007[2]));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[5]_i_8 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_20_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_21_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[5]_i_8_n_7 ),
        .S(digit_V_reg_7007[2]));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[5]_i_9 
       (.I0(\digit_histogram_0_V_reg_1950[5]_i_22_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[5]_i_23_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[5]_i_9_n_7 ),
        .S(digit_V_reg_7007[2]));
  FDRE \digit_histogram_0_V_reg_1950_reg[6] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(compute_histogram_hi_fu_6761_p2[6]),
        .Q(digit_histogram_0_V_reg_1950_reg[6]),
        .R(ap_CS_fsm_state7));
  FDRE \digit_histogram_0_V_reg_1950_reg[7] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(compute_histogram_hi_fu_6761_p2[7]),
        .Q(digit_histogram_0_V_reg_1950_reg[7]),
        .R(ap_CS_fsm_state7));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[7]_i_10 
       (.I0(\digit_histogram_0_V_reg_1950[7]_i_17_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[7]_i_18_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[7]_i_10_n_7 ),
        .S(digit_V_reg_7007[2]));
  MUXF8 \digit_histogram_0_V_reg_1950_reg[7]_i_5 
       (.I0(\digit_histogram_0_V_reg_1950_reg[7]_i_9_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950_reg[7]_i_10_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[7]_i_5_n_7 ),
        .S(digit_V_reg_7007[3]));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[7]_i_6 
       (.I0(\digit_histogram_0_V_reg_1950[7]_i_11_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[7]_i_12_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[7]_i_6_n_7 ),
        .S(digit_V_reg_7007[2]));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[7]_i_7 
       (.I0(\digit_histogram_0_V_reg_1950[7]_i_13_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[7]_i_14_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[7]_i_7_n_7 ),
        .S(digit_V_reg_7007[2]));
  MUXF7 \digit_histogram_0_V_reg_1950_reg[7]_i_9 
       (.I0(\digit_histogram_0_V_reg_1950[7]_i_15_n_7 ),
        .I1(\digit_histogram_0_V_reg_1950[7]_i_16_n_7 ),
        .O(\digit_histogram_0_V_reg_1950_reg[7]_i_9_n_7 ),
        .S(digit_V_reg_7007[2]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \digit_histogram_10_1_reg_751[7]_i_1 
       (.I0(i_0_i_i_reg_872_reg[0]),
        .I1(i_0_i_i_reg_872_reg[1]),
        .I2(ap_CS_fsm_state6),
        .I3(i_0_i_i_reg_872_reg[3]),
        .I4(i_0_i_i_reg_872_reg[2]),
        .O(digit_histogram_10_1_reg_751));
  FDRE \digit_histogram_10_1_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_10_s_reg_552[0]),
        .Q(\digit_histogram_10_1_reg_751_reg_n_7_[0] ),
        .R(digit_histogram_10_1_reg_751));
  FDRE \digit_histogram_10_1_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_10_s_reg_552[1]),
        .Q(\digit_histogram_10_1_reg_751_reg_n_7_[1] ),
        .R(digit_histogram_10_1_reg_751));
  FDRE \digit_histogram_10_1_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_10_s_reg_552[2]),
        .Q(\digit_histogram_10_1_reg_751_reg_n_7_[2] ),
        .R(digit_histogram_10_1_reg_751));
  FDRE \digit_histogram_10_1_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_10_s_reg_552[3]),
        .Q(\digit_histogram_10_1_reg_751_reg_n_7_[3] ),
        .R(digit_histogram_10_1_reg_751));
  FDRE \digit_histogram_10_1_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_10_s_reg_552[4]),
        .Q(\digit_histogram_10_1_reg_751_reg_n_7_[4] ),
        .R(digit_histogram_10_1_reg_751));
  FDRE \digit_histogram_10_1_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_10_s_reg_552[5]),
        .Q(\digit_histogram_10_1_reg_751_reg_n_7_[5] ),
        .R(digit_histogram_10_1_reg_751));
  FDRE \digit_histogram_10_1_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_10_s_reg_552[6]),
        .Q(\digit_histogram_10_1_reg_751_reg_n_7_[6] ),
        .R(digit_histogram_10_1_reg_751));
  FDRE \digit_histogram_10_1_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_10_s_reg_552[7]),
        .Q(\digit_histogram_10_1_reg_751_reg_n_7_[7] ),
        .R(digit_histogram_10_1_reg_751));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_3_reg_1829[0]_i_1 
       (.I0(\digit_histogram_10_1_reg_751_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_10_3_reg_1829[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_3_reg_1829[1]_i_1 
       (.I0(\digit_histogram_10_1_reg_751_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_10_3_reg_1829[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_3_reg_1829[2]_i_1 
       (.I0(\digit_histogram_10_1_reg_751_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_10_3_reg_1829[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_3_reg_1829[3]_i_1 
       (.I0(\digit_histogram_10_1_reg_751_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_10_3_reg_1829[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_3_reg_1829[4]_i_1 
       (.I0(\digit_histogram_10_1_reg_751_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_10_3_reg_1829[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_3_reg_1829[5]_i_1 
       (.I0(\digit_histogram_10_1_reg_751_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_10_3_reg_1829[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_3_reg_1829[6]_i_1 
       (.I0(\digit_histogram_10_1_reg_751_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_10_3_reg_1829[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \digit_histogram_10_3_reg_1829[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(p_091_0_i_i_reg_1962[2]),
        .I2(p_091_0_i_i_reg_1962[3]),
        .I3(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I4(\digit_histogram_14_3_reg_1785[7]_i_3_n_7 ),
        .I5(p_091_0_i_i_reg_1962[1]),
        .O(\digit_histogram_10_3_reg_1829[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_3_reg_1829[7]_i_2 
       (.I0(\digit_histogram_10_1_reg_751_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_10_3_reg_1829[7]_i_2_n_7 ));
  FDRE \digit_histogram_10_3_reg_1829_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_10_3_reg_1829[7]_i_1_n_7 ),
        .D(\digit_histogram_10_3_reg_1829[0]_i_1_n_7 ),
        .Q(\digit_histogram_10_3_reg_1829_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_10_3_reg_1829_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_10_3_reg_1829[7]_i_1_n_7 ),
        .D(\digit_histogram_10_3_reg_1829[1]_i_1_n_7 ),
        .Q(\digit_histogram_10_3_reg_1829_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_10_3_reg_1829_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_10_3_reg_1829[7]_i_1_n_7 ),
        .D(\digit_histogram_10_3_reg_1829[2]_i_1_n_7 ),
        .Q(\digit_histogram_10_3_reg_1829_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_10_3_reg_1829_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_10_3_reg_1829[7]_i_1_n_7 ),
        .D(\digit_histogram_10_3_reg_1829[3]_i_1_n_7 ),
        .Q(\digit_histogram_10_3_reg_1829_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_10_3_reg_1829_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_10_3_reg_1829[7]_i_1_n_7 ),
        .D(\digit_histogram_10_3_reg_1829[4]_i_1_n_7 ),
        .Q(\digit_histogram_10_3_reg_1829_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_10_3_reg_1829_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_10_3_reg_1829[7]_i_1_n_7 ),
        .D(\digit_histogram_10_3_reg_1829[5]_i_1_n_7 ),
        .Q(\digit_histogram_10_3_reg_1829_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_10_3_reg_1829_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_10_3_reg_1829[7]_i_1_n_7 ),
        .D(\digit_histogram_10_3_reg_1829[6]_i_1_n_7 ),
        .Q(\digit_histogram_10_3_reg_1829_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_10_3_reg_1829_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_10_3_reg_1829[7]_i_1_n_7 ),
        .D(\digit_histogram_10_3_reg_1829[7]_i_2_n_7 ),
        .Q(\digit_histogram_10_3_reg_1829_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3129[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_10_5_reg_3129[7]_i_2_n_7 ),
        .I2(\digit_histogram_10_3_reg_1829_reg_n_7_[0] ),
        .O(\digit_histogram_10_5_reg_3129[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3129[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_10_5_reg_3129[7]_i_2_n_7 ),
        .I2(\digit_histogram_10_3_reg_1829_reg_n_7_[1] ),
        .O(\digit_histogram_10_5_reg_3129[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3129[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_10_5_reg_3129[7]_i_2_n_7 ),
        .I2(\digit_histogram_10_3_reg_1829_reg_n_7_[2] ),
        .O(\digit_histogram_10_5_reg_3129[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3129[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_10_5_reg_3129[7]_i_2_n_7 ),
        .I2(\digit_histogram_10_3_reg_1829_reg_n_7_[3] ),
        .O(\digit_histogram_10_5_reg_3129[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3129[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_10_5_reg_3129[7]_i_2_n_7 ),
        .I2(\digit_histogram_10_3_reg_1829_reg_n_7_[4] ),
        .O(\digit_histogram_10_5_reg_3129[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3129[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_10_5_reg_3129[7]_i_2_n_7 ),
        .I2(\digit_histogram_10_3_reg_1829_reg_n_7_[5] ),
        .O(\digit_histogram_10_5_reg_3129[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3129[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_10_5_reg_3129[7]_i_2_n_7 ),
        .I2(\digit_histogram_10_3_reg_1829_reg_n_7_[6] ),
        .O(\digit_histogram_10_5_reg_3129[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_10_5_reg_3129[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_10_5_reg_3129[7]_i_2_n_7 ),
        .I2(\digit_histogram_10_3_reg_1829_reg_n_7_[7] ),
        .O(\digit_histogram_10_5_reg_3129[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \digit_histogram_10_5_reg_3129[7]_i_2 
       (.I0(p_091_0_i_i_reg_1962[0]),
        .I1(p_091_0_i_i_reg_1962[1]),
        .I2(ap_CS_fsm_state11),
        .I3(p_091_0_i_i_reg_1962[3]),
        .I4(p_091_0_i_i_reg_1962[2]),
        .O(\digit_histogram_10_5_reg_3129[7]_i_2_n_7 ));
  FDRE \digit_histogram_10_5_reg_3129_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_10_5_reg_3129[0]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3129[0]),
        .R(1'b0));
  FDRE \digit_histogram_10_5_reg_3129_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_10_5_reg_3129[1]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3129[1]),
        .R(1'b0));
  FDRE \digit_histogram_10_5_reg_3129_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_10_5_reg_3129[2]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3129[2]),
        .R(1'b0));
  FDRE \digit_histogram_10_5_reg_3129_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_10_5_reg_3129[3]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3129[3]),
        .R(1'b0));
  FDRE \digit_histogram_10_5_reg_3129_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_10_5_reg_3129[4]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3129[4]),
        .R(1'b0));
  FDRE \digit_histogram_10_5_reg_3129_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_10_5_reg_3129[5]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3129[5]),
        .R(1'b0));
  FDRE \digit_histogram_10_5_reg_3129_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_10_5_reg_3129[6]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3129[6]),
        .R(1'b0));
  FDRE \digit_histogram_10_5_reg_3129_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_10_5_reg_3129[7]_i_1_n_7 ),
        .Q(digit_histogram_10_5_reg_3129[7]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_552_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_10_5_reg_3129[0]),
        .Q(digit_histogram_10_s_reg_552[0]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_552_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_10_5_reg_3129[1]),
        .Q(digit_histogram_10_s_reg_552[1]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_552_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_10_5_reg_3129[2]),
        .Q(digit_histogram_10_s_reg_552[2]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_552_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_10_5_reg_3129[3]),
        .Q(digit_histogram_10_s_reg_552[3]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_552_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_10_5_reg_3129[4]),
        .Q(digit_histogram_10_s_reg_552[4]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_552_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_10_5_reg_3129[5]),
        .Q(digit_histogram_10_s_reg_552[5]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_552_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_10_5_reg_3129[6]),
        .Q(digit_histogram_10_s_reg_552[6]),
        .R(1'b0));
  FDRE \digit_histogram_10_s_reg_552_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_10_5_reg_3129[7]),
        .Q(digit_histogram_10_s_reg_552[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \digit_histogram_11_1_reg_740[7]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_0_i_i_reg_872_reg[0]),
        .I2(i_0_i_i_reg_872_reg[1]),
        .I3(i_0_i_i_reg_872_reg[3]),
        .I4(i_0_i_i_reg_872_reg[2]),
        .O(digit_histogram_11_1_reg_740));
  FDRE \digit_histogram_11_1_reg_740_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_11_s_reg_540[0]),
        .Q(\digit_histogram_11_1_reg_740_reg_n_7_[0] ),
        .R(digit_histogram_11_1_reg_740));
  FDRE \digit_histogram_11_1_reg_740_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_11_s_reg_540[1]),
        .Q(\digit_histogram_11_1_reg_740_reg_n_7_[1] ),
        .R(digit_histogram_11_1_reg_740));
  FDRE \digit_histogram_11_1_reg_740_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_11_s_reg_540[2]),
        .Q(\digit_histogram_11_1_reg_740_reg_n_7_[2] ),
        .R(digit_histogram_11_1_reg_740));
  FDRE \digit_histogram_11_1_reg_740_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_11_s_reg_540[3]),
        .Q(\digit_histogram_11_1_reg_740_reg_n_7_[3] ),
        .R(digit_histogram_11_1_reg_740));
  FDRE \digit_histogram_11_1_reg_740_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_11_s_reg_540[4]),
        .Q(\digit_histogram_11_1_reg_740_reg_n_7_[4] ),
        .R(digit_histogram_11_1_reg_740));
  FDRE \digit_histogram_11_1_reg_740_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_11_s_reg_540[5]),
        .Q(\digit_histogram_11_1_reg_740_reg_n_7_[5] ),
        .R(digit_histogram_11_1_reg_740));
  FDRE \digit_histogram_11_1_reg_740_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_11_s_reg_540[6]),
        .Q(\digit_histogram_11_1_reg_740_reg_n_7_[6] ),
        .R(digit_histogram_11_1_reg_740));
  FDRE \digit_histogram_11_1_reg_740_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_11_s_reg_540[7]),
        .Q(\digit_histogram_11_1_reg_740_reg_n_7_[7] ),
        .R(digit_histogram_11_1_reg_740));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_3_reg_1818[0]_i_1 
       (.I0(\digit_histogram_11_1_reg_740_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_11_3_reg_1818[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_3_reg_1818[1]_i_1 
       (.I0(\digit_histogram_11_1_reg_740_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_11_3_reg_1818[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_3_reg_1818[2]_i_1 
       (.I0(\digit_histogram_11_1_reg_740_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_11_3_reg_1818[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_3_reg_1818[3]_i_1 
       (.I0(\digit_histogram_11_1_reg_740_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_11_3_reg_1818[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_3_reg_1818[4]_i_1 
       (.I0(\digit_histogram_11_1_reg_740_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_11_3_reg_1818[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_3_reg_1818[5]_i_1 
       (.I0(\digit_histogram_11_1_reg_740_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_11_3_reg_1818[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_3_reg_1818[6]_i_1 
       (.I0(\digit_histogram_11_1_reg_740_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_11_3_reg_1818[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \digit_histogram_11_3_reg_1818[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(p_091_0_i_i_reg_1962[2]),
        .I2(p_091_0_i_i_reg_1962[3]),
        .I3(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I4(\digit_histogram_1_V_3_reg_1928[7]_i_3_n_7 ),
        .I5(p_091_0_i_i_reg_1962[1]),
        .O(\digit_histogram_11_3_reg_1818[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_3_reg_1818[7]_i_2 
       (.I0(\digit_histogram_11_1_reg_740_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_11_3_reg_1818[7]_i_2_n_7 ));
  FDRE \digit_histogram_11_3_reg_1818_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_11_3_reg_1818[7]_i_1_n_7 ),
        .D(\digit_histogram_11_3_reg_1818[0]_i_1_n_7 ),
        .Q(\digit_histogram_11_3_reg_1818_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_11_3_reg_1818_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_11_3_reg_1818[7]_i_1_n_7 ),
        .D(\digit_histogram_11_3_reg_1818[1]_i_1_n_7 ),
        .Q(\digit_histogram_11_3_reg_1818_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_11_3_reg_1818_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_11_3_reg_1818[7]_i_1_n_7 ),
        .D(\digit_histogram_11_3_reg_1818[2]_i_1_n_7 ),
        .Q(\digit_histogram_11_3_reg_1818_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_11_3_reg_1818_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_11_3_reg_1818[7]_i_1_n_7 ),
        .D(\digit_histogram_11_3_reg_1818[3]_i_1_n_7 ),
        .Q(\digit_histogram_11_3_reg_1818_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_11_3_reg_1818_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_11_3_reg_1818[7]_i_1_n_7 ),
        .D(\digit_histogram_11_3_reg_1818[4]_i_1_n_7 ),
        .Q(\digit_histogram_11_3_reg_1818_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_11_3_reg_1818_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_11_3_reg_1818[7]_i_1_n_7 ),
        .D(\digit_histogram_11_3_reg_1818[5]_i_1_n_7 ),
        .Q(\digit_histogram_11_3_reg_1818_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_11_3_reg_1818_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_11_3_reg_1818[7]_i_1_n_7 ),
        .D(\digit_histogram_11_3_reg_1818[6]_i_1_n_7 ),
        .Q(\digit_histogram_11_3_reg_1818_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_11_3_reg_1818_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_11_3_reg_1818[7]_i_1_n_7 ),
        .D(\digit_histogram_11_3_reg_1818[7]_i_2_n_7 ),
        .Q(\digit_histogram_11_3_reg_1818_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3074[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_11_5_reg_3074[7]_i_2_n_7 ),
        .I2(\digit_histogram_11_3_reg_1818_reg_n_7_[0] ),
        .O(\digit_histogram_11_5_reg_3074[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3074[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_11_5_reg_3074[7]_i_2_n_7 ),
        .I2(\digit_histogram_11_3_reg_1818_reg_n_7_[1] ),
        .O(\digit_histogram_11_5_reg_3074[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3074[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_11_5_reg_3074[7]_i_2_n_7 ),
        .I2(\digit_histogram_11_3_reg_1818_reg_n_7_[2] ),
        .O(\digit_histogram_11_5_reg_3074[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3074[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_11_5_reg_3074[7]_i_2_n_7 ),
        .I2(\digit_histogram_11_3_reg_1818_reg_n_7_[3] ),
        .O(\digit_histogram_11_5_reg_3074[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3074[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_11_5_reg_3074[7]_i_2_n_7 ),
        .I2(\digit_histogram_11_3_reg_1818_reg_n_7_[4] ),
        .O(\digit_histogram_11_5_reg_3074[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3074[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_11_5_reg_3074[7]_i_2_n_7 ),
        .I2(\digit_histogram_11_3_reg_1818_reg_n_7_[5] ),
        .O(\digit_histogram_11_5_reg_3074[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3074[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_11_5_reg_3074[7]_i_2_n_7 ),
        .I2(\digit_histogram_11_3_reg_1818_reg_n_7_[6] ),
        .O(\digit_histogram_11_5_reg_3074[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_11_5_reg_3074[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_11_5_reg_3074[7]_i_2_n_7 ),
        .I2(\digit_histogram_11_3_reg_1818_reg_n_7_[7] ),
        .O(\digit_histogram_11_5_reg_3074[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \digit_histogram_11_5_reg_3074[7]_i_2 
       (.I0(p_091_0_i_i_reg_1962[0]),
        .I1(p_091_0_i_i_reg_1962[2]),
        .I2(p_091_0_i_i_reg_1962[3]),
        .I3(ap_CS_fsm_state11),
        .I4(p_091_0_i_i_reg_1962[1]),
        .O(\digit_histogram_11_5_reg_3074[7]_i_2_n_7 ));
  FDRE \digit_histogram_11_5_reg_3074_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_11_5_reg_3074[0]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3074[0]),
        .R(1'b0));
  FDRE \digit_histogram_11_5_reg_3074_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_11_5_reg_3074[1]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3074[1]),
        .R(1'b0));
  FDRE \digit_histogram_11_5_reg_3074_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_11_5_reg_3074[2]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3074[2]),
        .R(1'b0));
  FDRE \digit_histogram_11_5_reg_3074_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_11_5_reg_3074[3]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3074[3]),
        .R(1'b0));
  FDRE \digit_histogram_11_5_reg_3074_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_11_5_reg_3074[4]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3074[4]),
        .R(1'b0));
  FDRE \digit_histogram_11_5_reg_3074_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_11_5_reg_3074[5]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3074[5]),
        .R(1'b0));
  FDRE \digit_histogram_11_5_reg_3074_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_11_5_reg_3074[6]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3074[6]),
        .R(1'b0));
  FDRE \digit_histogram_11_5_reg_3074_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_11_5_reg_3074[7]_i_1_n_7 ),
        .Q(digit_histogram_11_5_reg_3074[7]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_540_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_11_5_reg_3074[0]),
        .Q(digit_histogram_11_s_reg_540[0]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_540_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_11_5_reg_3074[1]),
        .Q(digit_histogram_11_s_reg_540[1]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_540_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_11_5_reg_3074[2]),
        .Q(digit_histogram_11_s_reg_540[2]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_540_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_11_5_reg_3074[3]),
        .Q(digit_histogram_11_s_reg_540[3]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_540_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_11_5_reg_3074[4]),
        .Q(digit_histogram_11_s_reg_540[4]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_540_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_11_5_reg_3074[5]),
        .Q(digit_histogram_11_s_reg_540[5]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_540_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_11_5_reg_3074[6]),
        .Q(digit_histogram_11_s_reg_540[6]),
        .R(1'b0));
  FDRE \digit_histogram_11_s_reg_540_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_11_5_reg_3074[7]),
        .Q(digit_histogram_11_s_reg_540[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00002000)) 
    \digit_histogram_12_1_reg_729[7]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_0_i_i_reg_872_reg[0]),
        .I2(i_0_i_i_reg_872_reg[2]),
        .I3(i_0_i_i_reg_872_reg[3]),
        .I4(i_0_i_i_reg_872_reg[1]),
        .O(digit_histogram_12_1_reg_729));
  FDRE \digit_histogram_12_1_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_12_s_reg_528[0]),
        .Q(\digit_histogram_12_1_reg_729_reg_n_7_[0] ),
        .R(digit_histogram_12_1_reg_729));
  FDRE \digit_histogram_12_1_reg_729_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_12_s_reg_528[1]),
        .Q(\digit_histogram_12_1_reg_729_reg_n_7_[1] ),
        .R(digit_histogram_12_1_reg_729));
  FDRE \digit_histogram_12_1_reg_729_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_12_s_reg_528[2]),
        .Q(\digit_histogram_12_1_reg_729_reg_n_7_[2] ),
        .R(digit_histogram_12_1_reg_729));
  FDRE \digit_histogram_12_1_reg_729_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_12_s_reg_528[3]),
        .Q(\digit_histogram_12_1_reg_729_reg_n_7_[3] ),
        .R(digit_histogram_12_1_reg_729));
  FDRE \digit_histogram_12_1_reg_729_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_12_s_reg_528[4]),
        .Q(\digit_histogram_12_1_reg_729_reg_n_7_[4] ),
        .R(digit_histogram_12_1_reg_729));
  FDRE \digit_histogram_12_1_reg_729_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_12_s_reg_528[5]),
        .Q(\digit_histogram_12_1_reg_729_reg_n_7_[5] ),
        .R(digit_histogram_12_1_reg_729));
  FDRE \digit_histogram_12_1_reg_729_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_12_s_reg_528[6]),
        .Q(\digit_histogram_12_1_reg_729_reg_n_7_[6] ),
        .R(digit_histogram_12_1_reg_729));
  FDRE \digit_histogram_12_1_reg_729_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_12_s_reg_528[7]),
        .Q(\digit_histogram_12_1_reg_729_reg_n_7_[7] ),
        .R(digit_histogram_12_1_reg_729));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_3_reg_1807[0]_i_1 
       (.I0(\digit_histogram_12_1_reg_729_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_12_3_reg_1807[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_3_reg_1807[1]_i_1 
       (.I0(\digit_histogram_12_1_reg_729_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_12_3_reg_1807[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_3_reg_1807[2]_i_1 
       (.I0(\digit_histogram_12_1_reg_729_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_12_3_reg_1807[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_3_reg_1807[3]_i_1 
       (.I0(\digit_histogram_12_1_reg_729_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_12_3_reg_1807[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_3_reg_1807[4]_i_1 
       (.I0(\digit_histogram_12_1_reg_729_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_12_3_reg_1807[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_3_reg_1807[5]_i_1 
       (.I0(\digit_histogram_12_1_reg_729_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_12_3_reg_1807[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_3_reg_1807[6]_i_1 
       (.I0(\digit_histogram_12_1_reg_729_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_12_3_reg_1807[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \digit_histogram_12_3_reg_1807[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(p_091_0_i_i_reg_1962[1]),
        .I2(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I3(p_091_0_i_i_reg_1962[3]),
        .I4(p_091_0_i_i_reg_1962[2]),
        .I5(\digit_histogram_14_3_reg_1785[7]_i_3_n_7 ),
        .O(\digit_histogram_12_3_reg_1807[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_3_reg_1807[7]_i_2 
       (.I0(\digit_histogram_12_1_reg_729_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_12_3_reg_1807[7]_i_2_n_7 ));
  FDRE \digit_histogram_12_3_reg_1807_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_12_3_reg_1807[7]_i_1_n_7 ),
        .D(\digit_histogram_12_3_reg_1807[0]_i_1_n_7 ),
        .Q(\digit_histogram_12_3_reg_1807_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_12_3_reg_1807_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_12_3_reg_1807[7]_i_1_n_7 ),
        .D(\digit_histogram_12_3_reg_1807[1]_i_1_n_7 ),
        .Q(\digit_histogram_12_3_reg_1807_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_12_3_reg_1807_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_12_3_reg_1807[7]_i_1_n_7 ),
        .D(\digit_histogram_12_3_reg_1807[2]_i_1_n_7 ),
        .Q(\digit_histogram_12_3_reg_1807_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_12_3_reg_1807_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_12_3_reg_1807[7]_i_1_n_7 ),
        .D(\digit_histogram_12_3_reg_1807[3]_i_1_n_7 ),
        .Q(\digit_histogram_12_3_reg_1807_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_12_3_reg_1807_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_12_3_reg_1807[7]_i_1_n_7 ),
        .D(\digit_histogram_12_3_reg_1807[4]_i_1_n_7 ),
        .Q(\digit_histogram_12_3_reg_1807_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_12_3_reg_1807_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_12_3_reg_1807[7]_i_1_n_7 ),
        .D(\digit_histogram_12_3_reg_1807[5]_i_1_n_7 ),
        .Q(\digit_histogram_12_3_reg_1807_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_12_3_reg_1807_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_12_3_reg_1807[7]_i_1_n_7 ),
        .D(\digit_histogram_12_3_reg_1807[6]_i_1_n_7 ),
        .Q(\digit_histogram_12_3_reg_1807_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_12_3_reg_1807_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_12_3_reg_1807[7]_i_1_n_7 ),
        .D(\digit_histogram_12_3_reg_1807[7]_i_2_n_7 ),
        .Q(\digit_histogram_12_3_reg_1807_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3019[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_12_5_reg_3019[7]_i_2_n_7 ),
        .I2(\digit_histogram_12_3_reg_1807_reg_n_7_[0] ),
        .O(\digit_histogram_12_5_reg_3019[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3019[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_12_5_reg_3019[7]_i_2_n_7 ),
        .I2(\digit_histogram_12_3_reg_1807_reg_n_7_[1] ),
        .O(\digit_histogram_12_5_reg_3019[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3019[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_12_5_reg_3019[7]_i_2_n_7 ),
        .I2(\digit_histogram_12_3_reg_1807_reg_n_7_[2] ),
        .O(\digit_histogram_12_5_reg_3019[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3019[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_12_5_reg_3019[7]_i_2_n_7 ),
        .I2(\digit_histogram_12_3_reg_1807_reg_n_7_[3] ),
        .O(\digit_histogram_12_5_reg_3019[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3019[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_12_5_reg_3019[7]_i_2_n_7 ),
        .I2(\digit_histogram_12_3_reg_1807_reg_n_7_[4] ),
        .O(\digit_histogram_12_5_reg_3019[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3019[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_12_5_reg_3019[7]_i_2_n_7 ),
        .I2(\digit_histogram_12_3_reg_1807_reg_n_7_[5] ),
        .O(\digit_histogram_12_5_reg_3019[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3019[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_12_5_reg_3019[7]_i_2_n_7 ),
        .I2(\digit_histogram_12_3_reg_1807_reg_n_7_[6] ),
        .O(\digit_histogram_12_5_reg_3019[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_12_5_reg_3019[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_12_5_reg_3019[7]_i_2_n_7 ),
        .I2(\digit_histogram_12_3_reg_1807_reg_n_7_[7] ),
        .O(\digit_histogram_12_5_reg_3019[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \digit_histogram_12_5_reg_3019[7]_i_2 
       (.I0(ap_CS_fsm_state11),
        .I1(p_091_0_i_i_reg_1962[3]),
        .I2(p_091_0_i_i_reg_1962[2]),
        .I3(p_091_0_i_i_reg_1962[1]),
        .I4(p_091_0_i_i_reg_1962[0]),
        .O(\digit_histogram_12_5_reg_3019[7]_i_2_n_7 ));
  FDRE \digit_histogram_12_5_reg_3019_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_12_5_reg_3019[0]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3019[0]),
        .R(1'b0));
  FDRE \digit_histogram_12_5_reg_3019_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_12_5_reg_3019[1]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3019[1]),
        .R(1'b0));
  FDRE \digit_histogram_12_5_reg_3019_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_12_5_reg_3019[2]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3019[2]),
        .R(1'b0));
  FDRE \digit_histogram_12_5_reg_3019_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_12_5_reg_3019[3]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3019[3]),
        .R(1'b0));
  FDRE \digit_histogram_12_5_reg_3019_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_12_5_reg_3019[4]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3019[4]),
        .R(1'b0));
  FDRE \digit_histogram_12_5_reg_3019_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_12_5_reg_3019[5]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3019[5]),
        .R(1'b0));
  FDRE \digit_histogram_12_5_reg_3019_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_12_5_reg_3019[6]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3019[6]),
        .R(1'b0));
  FDRE \digit_histogram_12_5_reg_3019_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_12_5_reg_3019[7]_i_1_n_7 ),
        .Q(digit_histogram_12_5_reg_3019[7]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_528_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_12_5_reg_3019[0]),
        .Q(digit_histogram_12_s_reg_528[0]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_528_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_12_5_reg_3019[1]),
        .Q(digit_histogram_12_s_reg_528[1]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_528_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_12_5_reg_3019[2]),
        .Q(digit_histogram_12_s_reg_528[2]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_528_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_12_5_reg_3019[3]),
        .Q(digit_histogram_12_s_reg_528[3]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_528_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_12_5_reg_3019[4]),
        .Q(digit_histogram_12_s_reg_528[4]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_528_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_12_5_reg_3019[5]),
        .Q(digit_histogram_12_s_reg_528[5]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_528_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_12_5_reg_3019[6]),
        .Q(digit_histogram_12_s_reg_528[6]),
        .R(1'b0));
  FDRE \digit_histogram_12_s_reg_528_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_12_5_reg_3019[7]),
        .Q(digit_histogram_12_s_reg_528[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \digit_histogram_13_1_reg_718[7]_i_1 
       (.I0(i_0_i_i_reg_872_reg[0]),
        .I1(ap_CS_fsm_state6),
        .I2(i_0_i_i_reg_872_reg[2]),
        .I3(i_0_i_i_reg_872_reg[3]),
        .I4(i_0_i_i_reg_872_reg[1]),
        .O(digit_histogram_13_1_reg_718));
  FDRE \digit_histogram_13_1_reg_718_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_13_s_reg_516[0]),
        .Q(\digit_histogram_13_1_reg_718_reg_n_7_[0] ),
        .R(digit_histogram_13_1_reg_718));
  FDRE \digit_histogram_13_1_reg_718_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_13_s_reg_516[1]),
        .Q(\digit_histogram_13_1_reg_718_reg_n_7_[1] ),
        .R(digit_histogram_13_1_reg_718));
  FDRE \digit_histogram_13_1_reg_718_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_13_s_reg_516[2]),
        .Q(\digit_histogram_13_1_reg_718_reg_n_7_[2] ),
        .R(digit_histogram_13_1_reg_718));
  FDRE \digit_histogram_13_1_reg_718_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_13_s_reg_516[3]),
        .Q(\digit_histogram_13_1_reg_718_reg_n_7_[3] ),
        .R(digit_histogram_13_1_reg_718));
  FDRE \digit_histogram_13_1_reg_718_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_13_s_reg_516[4]),
        .Q(\digit_histogram_13_1_reg_718_reg_n_7_[4] ),
        .R(digit_histogram_13_1_reg_718));
  FDRE \digit_histogram_13_1_reg_718_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_13_s_reg_516[5]),
        .Q(\digit_histogram_13_1_reg_718_reg_n_7_[5] ),
        .R(digit_histogram_13_1_reg_718));
  FDRE \digit_histogram_13_1_reg_718_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_13_s_reg_516[6]),
        .Q(\digit_histogram_13_1_reg_718_reg_n_7_[6] ),
        .R(digit_histogram_13_1_reg_718));
  FDRE \digit_histogram_13_1_reg_718_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_13_s_reg_516[7]),
        .Q(\digit_histogram_13_1_reg_718_reg_n_7_[7] ),
        .R(digit_histogram_13_1_reg_718));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_3_reg_1796[0]_i_1 
       (.I0(\digit_histogram_13_1_reg_718_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_13_3_reg_1796[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_3_reg_1796[1]_i_1 
       (.I0(\digit_histogram_13_1_reg_718_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_13_3_reg_1796[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_3_reg_1796[2]_i_1 
       (.I0(\digit_histogram_13_1_reg_718_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_13_3_reg_1796[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_3_reg_1796[3]_i_1 
       (.I0(\digit_histogram_13_1_reg_718_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_13_3_reg_1796[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_3_reg_1796[4]_i_1 
       (.I0(\digit_histogram_13_1_reg_718_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_13_3_reg_1796[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_3_reg_1796[5]_i_1 
       (.I0(\digit_histogram_13_1_reg_718_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_13_3_reg_1796[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_3_reg_1796[6]_i_1 
       (.I0(\digit_histogram_13_1_reg_718_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_13_3_reg_1796[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \digit_histogram_13_3_reg_1796[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(p_091_0_i_i_reg_1962[1]),
        .I2(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I3(p_091_0_i_i_reg_1962[3]),
        .I4(p_091_0_i_i_reg_1962[2]),
        .I5(\digit_histogram_1_V_3_reg_1928[7]_i_3_n_7 ),
        .O(\digit_histogram_13_3_reg_1796[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_3_reg_1796[7]_i_2 
       (.I0(\digit_histogram_13_1_reg_718_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_13_3_reg_1796[7]_i_2_n_7 ));
  FDRE \digit_histogram_13_3_reg_1796_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_13_3_reg_1796[7]_i_1_n_7 ),
        .D(\digit_histogram_13_3_reg_1796[0]_i_1_n_7 ),
        .Q(\digit_histogram_13_3_reg_1796_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_13_3_reg_1796_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_13_3_reg_1796[7]_i_1_n_7 ),
        .D(\digit_histogram_13_3_reg_1796[1]_i_1_n_7 ),
        .Q(\digit_histogram_13_3_reg_1796_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_13_3_reg_1796_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_13_3_reg_1796[7]_i_1_n_7 ),
        .D(\digit_histogram_13_3_reg_1796[2]_i_1_n_7 ),
        .Q(\digit_histogram_13_3_reg_1796_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_13_3_reg_1796_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_13_3_reg_1796[7]_i_1_n_7 ),
        .D(\digit_histogram_13_3_reg_1796[3]_i_1_n_7 ),
        .Q(\digit_histogram_13_3_reg_1796_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_13_3_reg_1796_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_13_3_reg_1796[7]_i_1_n_7 ),
        .D(\digit_histogram_13_3_reg_1796[4]_i_1_n_7 ),
        .Q(\digit_histogram_13_3_reg_1796_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_13_3_reg_1796_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_13_3_reg_1796[7]_i_1_n_7 ),
        .D(\digit_histogram_13_3_reg_1796[5]_i_1_n_7 ),
        .Q(\digit_histogram_13_3_reg_1796_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_13_3_reg_1796_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_13_3_reg_1796[7]_i_1_n_7 ),
        .D(\digit_histogram_13_3_reg_1796[6]_i_1_n_7 ),
        .Q(\digit_histogram_13_3_reg_1796_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_13_3_reg_1796_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_13_3_reg_1796[7]_i_1_n_7 ),
        .D(\digit_histogram_13_3_reg_1796[7]_i_2_n_7 ),
        .Q(\digit_histogram_13_3_reg_1796_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2964[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_13_5_reg_2964[7]_i_2_n_7 ),
        .I2(\digit_histogram_13_3_reg_1796_reg_n_7_[0] ),
        .O(\digit_histogram_13_5_reg_2964[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2964[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_13_5_reg_2964[7]_i_2_n_7 ),
        .I2(\digit_histogram_13_3_reg_1796_reg_n_7_[1] ),
        .O(\digit_histogram_13_5_reg_2964[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2964[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_13_5_reg_2964[7]_i_2_n_7 ),
        .I2(\digit_histogram_13_3_reg_1796_reg_n_7_[2] ),
        .O(\digit_histogram_13_5_reg_2964[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2964[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_13_5_reg_2964[7]_i_2_n_7 ),
        .I2(\digit_histogram_13_3_reg_1796_reg_n_7_[3] ),
        .O(\digit_histogram_13_5_reg_2964[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2964[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_13_5_reg_2964[7]_i_2_n_7 ),
        .I2(\digit_histogram_13_3_reg_1796_reg_n_7_[4] ),
        .O(\digit_histogram_13_5_reg_2964[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2964[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_13_5_reg_2964[7]_i_2_n_7 ),
        .I2(\digit_histogram_13_3_reg_1796_reg_n_7_[5] ),
        .O(\digit_histogram_13_5_reg_2964[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2964[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_13_5_reg_2964[7]_i_2_n_7 ),
        .I2(\digit_histogram_13_3_reg_1796_reg_n_7_[6] ),
        .O(\digit_histogram_13_5_reg_2964[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_13_5_reg_2964[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_13_5_reg_2964[7]_i_2_n_7 ),
        .I2(\digit_histogram_13_3_reg_1796_reg_n_7_[7] ),
        .O(\digit_histogram_13_5_reg_2964[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \digit_histogram_13_5_reg_2964[7]_i_2 
       (.I0(ap_CS_fsm_state11),
        .I1(p_091_0_i_i_reg_1962[3]),
        .I2(p_091_0_i_i_reg_1962[2]),
        .I3(p_091_0_i_i_reg_1962[1]),
        .I4(p_091_0_i_i_reg_1962[0]),
        .O(\digit_histogram_13_5_reg_2964[7]_i_2_n_7 ));
  FDRE \digit_histogram_13_5_reg_2964_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_13_5_reg_2964[0]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2964[0]),
        .R(1'b0));
  FDRE \digit_histogram_13_5_reg_2964_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_13_5_reg_2964[1]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2964[1]),
        .R(1'b0));
  FDRE \digit_histogram_13_5_reg_2964_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_13_5_reg_2964[2]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2964[2]),
        .R(1'b0));
  FDRE \digit_histogram_13_5_reg_2964_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_13_5_reg_2964[3]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2964[3]),
        .R(1'b0));
  FDRE \digit_histogram_13_5_reg_2964_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_13_5_reg_2964[4]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2964[4]),
        .R(1'b0));
  FDRE \digit_histogram_13_5_reg_2964_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_13_5_reg_2964[5]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2964[5]),
        .R(1'b0));
  FDRE \digit_histogram_13_5_reg_2964_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_13_5_reg_2964[6]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2964[6]),
        .R(1'b0));
  FDRE \digit_histogram_13_5_reg_2964_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_13_5_reg_2964[7]_i_1_n_7 ),
        .Q(digit_histogram_13_5_reg_2964[7]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_516_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_13_5_reg_2964[0]),
        .Q(digit_histogram_13_s_reg_516[0]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_516_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_13_5_reg_2964[1]),
        .Q(digit_histogram_13_s_reg_516[1]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_516_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_13_5_reg_2964[2]),
        .Q(digit_histogram_13_s_reg_516[2]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_516_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_13_5_reg_2964[3]),
        .Q(digit_histogram_13_s_reg_516[3]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_516_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_13_5_reg_2964[4]),
        .Q(digit_histogram_13_s_reg_516[4]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_516_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_13_5_reg_2964[5]),
        .Q(digit_histogram_13_s_reg_516[5]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_516_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_13_5_reg_2964[6]),
        .Q(digit_histogram_13_s_reg_516[6]),
        .R(1'b0));
  FDRE \digit_histogram_13_s_reg_516_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_13_5_reg_2964[7]),
        .Q(digit_histogram_13_s_reg_516[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \digit_histogram_14_1_reg_707[7]_i_1 
       (.I0(i_0_i_i_reg_872_reg[3]),
        .I1(i_0_i_i_reg_872_reg[0]),
        .I2(i_0_i_i_reg_872_reg[1]),
        .I3(i_0_i_i_reg_872_reg[2]),
        .I4(ap_CS_fsm_state6),
        .O(digit_histogram_14_1_reg_707));
  LUT3 #(
    .INIT(8'h04)) 
    \digit_histogram_14_1_reg_707[7]_i_2 
       (.I0(\op2_assign_i_reg_684_reg[5]_0 ),
        .I1(Q[1]),
        .I2(ap_NS_fsm149_out),
        .O(i_0_i_i_reg_872));
  FDRE \digit_histogram_14_1_reg_707_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_14_s_reg_504[0]),
        .Q(\digit_histogram_14_1_reg_707_reg_n_7_[0] ),
        .R(digit_histogram_14_1_reg_707));
  FDRE \digit_histogram_14_1_reg_707_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_14_s_reg_504[1]),
        .Q(\digit_histogram_14_1_reg_707_reg_n_7_[1] ),
        .R(digit_histogram_14_1_reg_707));
  FDRE \digit_histogram_14_1_reg_707_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_14_s_reg_504[2]),
        .Q(\digit_histogram_14_1_reg_707_reg_n_7_[2] ),
        .R(digit_histogram_14_1_reg_707));
  FDRE \digit_histogram_14_1_reg_707_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_14_s_reg_504[3]),
        .Q(\digit_histogram_14_1_reg_707_reg_n_7_[3] ),
        .R(digit_histogram_14_1_reg_707));
  FDRE \digit_histogram_14_1_reg_707_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_14_s_reg_504[4]),
        .Q(\digit_histogram_14_1_reg_707_reg_n_7_[4] ),
        .R(digit_histogram_14_1_reg_707));
  FDRE \digit_histogram_14_1_reg_707_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_14_s_reg_504[5]),
        .Q(\digit_histogram_14_1_reg_707_reg_n_7_[5] ),
        .R(digit_histogram_14_1_reg_707));
  FDRE \digit_histogram_14_1_reg_707_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_14_s_reg_504[6]),
        .Q(\digit_histogram_14_1_reg_707_reg_n_7_[6] ),
        .R(digit_histogram_14_1_reg_707));
  FDRE \digit_histogram_14_1_reg_707_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_14_s_reg_504[7]),
        .Q(\digit_histogram_14_1_reg_707_reg_n_7_[7] ),
        .R(digit_histogram_14_1_reg_707));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_3_reg_1785[0]_i_1 
       (.I0(\digit_histogram_14_1_reg_707_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_14_3_reg_1785[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_3_reg_1785[1]_i_1 
       (.I0(\digit_histogram_14_1_reg_707_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_14_3_reg_1785[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_3_reg_1785[2]_i_1 
       (.I0(\digit_histogram_14_1_reg_707_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_14_3_reg_1785[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_3_reg_1785[3]_i_1 
       (.I0(\digit_histogram_14_1_reg_707_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_14_3_reg_1785[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_3_reg_1785[4]_i_1 
       (.I0(\digit_histogram_14_1_reg_707_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_14_3_reg_1785[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_3_reg_1785[5]_i_1 
       (.I0(\digit_histogram_14_1_reg_707_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_14_3_reg_1785[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_3_reg_1785[6]_i_1 
       (.I0(\digit_histogram_14_1_reg_707_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_14_3_reg_1785[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    \digit_histogram_14_3_reg_1785[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\digit_histogram_14_3_reg_1785[7]_i_3_n_7 ),
        .I2(p_091_0_i_i_reg_1962[1]),
        .I3(p_091_0_i_i_reg_1962[2]),
        .I4(p_091_0_i_i_reg_1962[3]),
        .I5(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .O(\digit_histogram_14_3_reg_1785[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_3_reg_1785[7]_i_2 
       (.I0(\digit_histogram_14_1_reg_707_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_14_3_reg_1785[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \digit_histogram_14_3_reg_1785[7]_i_3 
       (.I0(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(p_091_0_i_i_reg_1962[0]),
        .O(\digit_histogram_14_3_reg_1785[7]_i_3_n_7 ));
  FDRE \digit_histogram_14_3_reg_1785_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_14_3_reg_1785[7]_i_1_n_7 ),
        .D(\digit_histogram_14_3_reg_1785[0]_i_1_n_7 ),
        .Q(\digit_histogram_14_3_reg_1785_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_14_3_reg_1785_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_14_3_reg_1785[7]_i_1_n_7 ),
        .D(\digit_histogram_14_3_reg_1785[1]_i_1_n_7 ),
        .Q(\digit_histogram_14_3_reg_1785_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_14_3_reg_1785_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_14_3_reg_1785[7]_i_1_n_7 ),
        .D(\digit_histogram_14_3_reg_1785[2]_i_1_n_7 ),
        .Q(\digit_histogram_14_3_reg_1785_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_14_3_reg_1785_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_14_3_reg_1785[7]_i_1_n_7 ),
        .D(\digit_histogram_14_3_reg_1785[3]_i_1_n_7 ),
        .Q(\digit_histogram_14_3_reg_1785_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_14_3_reg_1785_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_14_3_reg_1785[7]_i_1_n_7 ),
        .D(\digit_histogram_14_3_reg_1785[4]_i_1_n_7 ),
        .Q(\digit_histogram_14_3_reg_1785_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_14_3_reg_1785_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_14_3_reg_1785[7]_i_1_n_7 ),
        .D(\digit_histogram_14_3_reg_1785[5]_i_1_n_7 ),
        .Q(\digit_histogram_14_3_reg_1785_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_14_3_reg_1785_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_14_3_reg_1785[7]_i_1_n_7 ),
        .D(\digit_histogram_14_3_reg_1785[6]_i_1_n_7 ),
        .Q(\digit_histogram_14_3_reg_1785_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_14_3_reg_1785_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_14_3_reg_1785[7]_i_1_n_7 ),
        .D(\digit_histogram_14_3_reg_1785[7]_i_2_n_7 ),
        .Q(\digit_histogram_14_3_reg_1785_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2909[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_14_5_reg_2909[7]_i_2_n_7 ),
        .I2(\digit_histogram_14_3_reg_1785_reg_n_7_[0] ),
        .O(\digit_histogram_14_5_reg_2909[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2909[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_14_5_reg_2909[7]_i_2_n_7 ),
        .I2(\digit_histogram_14_3_reg_1785_reg_n_7_[1] ),
        .O(\digit_histogram_14_5_reg_2909[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2909[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_14_5_reg_2909[7]_i_2_n_7 ),
        .I2(\digit_histogram_14_3_reg_1785_reg_n_7_[2] ),
        .O(\digit_histogram_14_5_reg_2909[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2909[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_14_5_reg_2909[7]_i_2_n_7 ),
        .I2(\digit_histogram_14_3_reg_1785_reg_n_7_[3] ),
        .O(\digit_histogram_14_5_reg_2909[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2909[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_14_5_reg_2909[7]_i_2_n_7 ),
        .I2(\digit_histogram_14_3_reg_1785_reg_n_7_[4] ),
        .O(\digit_histogram_14_5_reg_2909[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2909[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_14_5_reg_2909[7]_i_2_n_7 ),
        .I2(\digit_histogram_14_3_reg_1785_reg_n_7_[5] ),
        .O(\digit_histogram_14_5_reg_2909[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2909[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_14_5_reg_2909[7]_i_2_n_7 ),
        .I2(\digit_histogram_14_3_reg_1785_reg_n_7_[6] ),
        .O(\digit_histogram_14_5_reg_2909[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_14_5_reg_2909[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_14_5_reg_2909[7]_i_2_n_7 ),
        .I2(\digit_histogram_14_3_reg_1785_reg_n_7_[7] ),
        .O(\digit_histogram_14_5_reg_2909[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \digit_histogram_14_5_reg_2909[7]_i_2 
       (.I0(p_091_0_i_i_reg_1962[0]),
        .I1(p_091_0_i_i_reg_1962[1]),
        .I2(ap_CS_fsm_state11),
        .I3(p_091_0_i_i_reg_1962[3]),
        .I4(p_091_0_i_i_reg_1962[2]),
        .O(\digit_histogram_14_5_reg_2909[7]_i_2_n_7 ));
  FDRE \digit_histogram_14_5_reg_2909_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_14_5_reg_2909[0]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2909[0]),
        .R(1'b0));
  FDRE \digit_histogram_14_5_reg_2909_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_14_5_reg_2909[1]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2909[1]),
        .R(1'b0));
  FDRE \digit_histogram_14_5_reg_2909_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_14_5_reg_2909[2]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2909[2]),
        .R(1'b0));
  FDRE \digit_histogram_14_5_reg_2909_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_14_5_reg_2909[3]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2909[3]),
        .R(1'b0));
  FDRE \digit_histogram_14_5_reg_2909_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_14_5_reg_2909[4]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2909[4]),
        .R(1'b0));
  FDRE \digit_histogram_14_5_reg_2909_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_14_5_reg_2909[5]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2909[5]),
        .R(1'b0));
  FDRE \digit_histogram_14_5_reg_2909_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_14_5_reg_2909[6]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2909[6]),
        .R(1'b0));
  FDRE \digit_histogram_14_5_reg_2909_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_14_5_reg_2909[7]_i_1_n_7 ),
        .Q(digit_histogram_14_5_reg_2909[7]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_504_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_14_5_reg_2909[0]),
        .Q(digit_histogram_14_s_reg_504[0]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_504_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_14_5_reg_2909[1]),
        .Q(digit_histogram_14_s_reg_504[1]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_504_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_14_5_reg_2909[2]),
        .Q(digit_histogram_14_s_reg_504[2]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_504_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_14_5_reg_2909[3]),
        .Q(digit_histogram_14_s_reg_504[3]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_504_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_14_5_reg_2909[4]),
        .Q(digit_histogram_14_s_reg_504[4]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_504_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_14_5_reg_2909[5]),
        .Q(digit_histogram_14_s_reg_504[5]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_504_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_14_5_reg_2909[6]),
        .Q(digit_histogram_14_s_reg_504[6]),
        .R(1'b0));
  FDRE \digit_histogram_14_s_reg_504_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_14_5_reg_2909[7]),
        .Q(digit_histogram_14_s_reg_504[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \digit_histogram_15_1_reg_696[7]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_0_i_i_reg_872_reg[3]),
        .I2(i_0_i_i_reg_872_reg[2]),
        .I3(i_0_i_i_reg_872_reg[1]),
        .I4(i_0_i_i_reg_872_reg[0]),
        .O(digit_histogram_15_1_reg_696));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \digit_histogram_15_1_reg_696[7]_i_2 
       (.I0(i_0_i_i_reg_872),
        .I1(i_0_i_i_reg_872_reg[0]),
        .I2(i_0_i_i_reg_872_reg[1]),
        .I3(i_0_i_i_reg_872_reg[2]),
        .I4(i_0_i_i_reg_872_reg[3]),
        .I5(ap_CS_fsm_state6),
        .O(\digit_histogram_15_1_reg_696[7]_i_2_n_7 ));
  FDRE \digit_histogram_15_1_reg_696_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_696[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_492[0]),
        .Q(\digit_histogram_15_1_reg_696_reg_n_7_[0] ),
        .R(digit_histogram_15_1_reg_696));
  FDRE \digit_histogram_15_1_reg_696_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_696[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_492[1]),
        .Q(\digit_histogram_15_1_reg_696_reg_n_7_[1] ),
        .R(digit_histogram_15_1_reg_696));
  FDRE \digit_histogram_15_1_reg_696_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_696[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_492[2]),
        .Q(\digit_histogram_15_1_reg_696_reg_n_7_[2] ),
        .R(digit_histogram_15_1_reg_696));
  FDRE \digit_histogram_15_1_reg_696_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_696[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_492[3]),
        .Q(\digit_histogram_15_1_reg_696_reg_n_7_[3] ),
        .R(digit_histogram_15_1_reg_696));
  FDRE \digit_histogram_15_1_reg_696_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_696[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_492[4]),
        .Q(\digit_histogram_15_1_reg_696_reg_n_7_[4] ),
        .R(digit_histogram_15_1_reg_696));
  FDRE \digit_histogram_15_1_reg_696_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_696[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_492[5]),
        .Q(\digit_histogram_15_1_reg_696_reg_n_7_[5] ),
        .R(digit_histogram_15_1_reg_696));
  FDRE \digit_histogram_15_1_reg_696_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_696[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_492[6]),
        .Q(\digit_histogram_15_1_reg_696_reg_n_7_[6] ),
        .R(digit_histogram_15_1_reg_696));
  FDRE \digit_histogram_15_1_reg_696_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_1_reg_696[7]_i_2_n_7 ),
        .D(digit_histogram_15_s_reg_492[7]),
        .Q(\digit_histogram_15_1_reg_696_reg_n_7_[7] ),
        .R(digit_histogram_15_1_reg_696));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_3_reg_1774[0]_i_1 
       (.I0(\digit_histogram_15_1_reg_696_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_15_3_reg_1774[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_3_reg_1774[1]_i_1 
       (.I0(\digit_histogram_15_1_reg_696_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_15_3_reg_1774[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_3_reg_1774[2]_i_1 
       (.I0(\digit_histogram_15_1_reg_696_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_15_3_reg_1774[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_3_reg_1774[3]_i_1 
       (.I0(\digit_histogram_15_1_reg_696_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_15_3_reg_1774[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_3_reg_1774[4]_i_1 
       (.I0(\digit_histogram_15_1_reg_696_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_15_3_reg_1774[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_3_reg_1774[5]_i_1 
       (.I0(\digit_histogram_15_1_reg_696_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_15_3_reg_1774[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_3_reg_1774[6]_i_1 
       (.I0(\digit_histogram_15_1_reg_696_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_15_3_reg_1774[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \digit_histogram_15_3_reg_1774[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(p_091_0_i_i_reg_1962[1]),
        .I3(p_091_0_i_i_reg_1962[0]),
        .I4(\digit_histogram_15_3_reg_1774[7]_i_3_n_7 ),
        .O(\digit_histogram_15_3_reg_1774[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_3_reg_1774[7]_i_2 
       (.I0(\digit_histogram_15_1_reg_696_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_15_3_reg_1774[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \digit_histogram_15_3_reg_1774[7]_i_3 
       (.I0(p_091_0_i_i_reg_1962[2]),
        .I1(p_091_0_i_i_reg_1962[3]),
        .I2(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .O(\digit_histogram_15_3_reg_1774[7]_i_3_n_7 ));
  FDRE \digit_histogram_15_3_reg_1774_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_3_reg_1774[7]_i_1_n_7 ),
        .D(\digit_histogram_15_3_reg_1774[0]_i_1_n_7 ),
        .Q(\digit_histogram_15_3_reg_1774_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_15_3_reg_1774_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_3_reg_1774[7]_i_1_n_7 ),
        .D(\digit_histogram_15_3_reg_1774[1]_i_1_n_7 ),
        .Q(\digit_histogram_15_3_reg_1774_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_15_3_reg_1774_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_3_reg_1774[7]_i_1_n_7 ),
        .D(\digit_histogram_15_3_reg_1774[2]_i_1_n_7 ),
        .Q(\digit_histogram_15_3_reg_1774_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_15_3_reg_1774_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_3_reg_1774[7]_i_1_n_7 ),
        .D(\digit_histogram_15_3_reg_1774[3]_i_1_n_7 ),
        .Q(\digit_histogram_15_3_reg_1774_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_15_3_reg_1774_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_3_reg_1774[7]_i_1_n_7 ),
        .D(\digit_histogram_15_3_reg_1774[4]_i_1_n_7 ),
        .Q(\digit_histogram_15_3_reg_1774_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_15_3_reg_1774_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_3_reg_1774[7]_i_1_n_7 ),
        .D(\digit_histogram_15_3_reg_1774[5]_i_1_n_7 ),
        .Q(\digit_histogram_15_3_reg_1774_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_15_3_reg_1774_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_3_reg_1774[7]_i_1_n_7 ),
        .D(\digit_histogram_15_3_reg_1774[6]_i_1_n_7 ),
        .Q(\digit_histogram_15_3_reg_1774_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_15_3_reg_1774_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_15_3_reg_1774[7]_i_1_n_7 ),
        .D(\digit_histogram_15_3_reg_1774[7]_i_2_n_7 ),
        .Q(\digit_histogram_15_3_reg_1774_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2854[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_15_5_reg_2854[7]_i_2_n_7 ),
        .I2(\digit_histogram_15_3_reg_1774_reg_n_7_[0] ),
        .O(\digit_histogram_15_5_reg_2854[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2854[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_15_5_reg_2854[7]_i_2_n_7 ),
        .I2(\digit_histogram_15_3_reg_1774_reg_n_7_[1] ),
        .O(\digit_histogram_15_5_reg_2854[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2854[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_15_5_reg_2854[7]_i_2_n_7 ),
        .I2(\digit_histogram_15_3_reg_1774_reg_n_7_[2] ),
        .O(\digit_histogram_15_5_reg_2854[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2854[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_15_5_reg_2854[7]_i_2_n_7 ),
        .I2(\digit_histogram_15_3_reg_1774_reg_n_7_[3] ),
        .O(\digit_histogram_15_5_reg_2854[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2854[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_15_5_reg_2854[7]_i_2_n_7 ),
        .I2(\digit_histogram_15_3_reg_1774_reg_n_7_[4] ),
        .O(\digit_histogram_15_5_reg_2854[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2854[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_15_5_reg_2854[7]_i_2_n_7 ),
        .I2(\digit_histogram_15_3_reg_1774_reg_n_7_[5] ),
        .O(\digit_histogram_15_5_reg_2854[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2854[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_15_5_reg_2854[7]_i_2_n_7 ),
        .I2(\digit_histogram_15_3_reg_1774_reg_n_7_[6] ),
        .O(\digit_histogram_15_5_reg_2854[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_15_5_reg_2854[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_15_5_reg_2854[7]_i_2_n_7 ),
        .I2(\digit_histogram_15_3_reg_1774_reg_n_7_[7] ),
        .O(\digit_histogram_15_5_reg_2854[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \digit_histogram_15_5_reg_2854[7]_i_2 
       (.I0(p_091_0_i_i_reg_1962[2]),
        .I1(p_091_0_i_i_reg_1962[3]),
        .I2(ap_CS_fsm_state11),
        .I3(p_091_0_i_i_reg_1962[1]),
        .I4(p_091_0_i_i_reg_1962[0]),
        .O(\digit_histogram_15_5_reg_2854[7]_i_2_n_7 ));
  FDRE \digit_histogram_15_5_reg_2854_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_15_5_reg_2854[0]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2854[0]),
        .R(1'b0));
  FDRE \digit_histogram_15_5_reg_2854_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_15_5_reg_2854[1]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2854[1]),
        .R(1'b0));
  FDRE \digit_histogram_15_5_reg_2854_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_15_5_reg_2854[2]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2854[2]),
        .R(1'b0));
  FDRE \digit_histogram_15_5_reg_2854_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_15_5_reg_2854[3]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2854[3]),
        .R(1'b0));
  FDRE \digit_histogram_15_5_reg_2854_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_15_5_reg_2854[4]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2854[4]),
        .R(1'b0));
  FDRE \digit_histogram_15_5_reg_2854_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_15_5_reg_2854[5]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2854[5]),
        .R(1'b0));
  FDRE \digit_histogram_15_5_reg_2854_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_15_5_reg_2854[6]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2854[6]),
        .R(1'b0));
  FDRE \digit_histogram_15_5_reg_2854_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_15_5_reg_2854[7]_i_1_n_7 ),
        .Q(digit_histogram_15_5_reg_2854[7]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_492_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_15_5_reg_2854[0]),
        .Q(digit_histogram_15_s_reg_492[0]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_492_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_15_5_reg_2854[1]),
        .Q(digit_histogram_15_s_reg_492[1]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_492_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_15_5_reg_2854[2]),
        .Q(digit_histogram_15_s_reg_492[2]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_492_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_15_5_reg_2854[3]),
        .Q(digit_histogram_15_s_reg_492[3]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_492_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_15_5_reg_2854[4]),
        .Q(digit_histogram_15_s_reg_492[4]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_492_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_15_5_reg_2854[5]),
        .Q(digit_histogram_15_s_reg_492[5]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_492_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_15_5_reg_2854[6]),
        .Q(digit_histogram_15_s_reg_492[6]),
        .R(1'b0));
  FDRE \digit_histogram_15_s_reg_492_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_15_5_reg_2854[7]),
        .Q(digit_histogram_15_s_reg_492[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00001000)) 
    \digit_histogram_1_V_1_reg_850[7]_i_1 
       (.I0(i_0_i_i_reg_872_reg[2]),
        .I1(i_0_i_i_reg_872_reg[3]),
        .I2(ap_CS_fsm_state6),
        .I3(i_0_i_i_reg_872_reg[0]),
        .I4(i_0_i_i_reg_872_reg[1]),
        .O(digit_histogram_1_V_1_reg_850));
  FDRE \digit_histogram_1_V_1_reg_850_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_1_V_reg_660[0]),
        .Q(\digit_histogram_1_V_1_reg_850_reg_n_7_[0] ),
        .R(digit_histogram_1_V_1_reg_850));
  FDRE \digit_histogram_1_V_1_reg_850_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_1_V_reg_660[1]),
        .Q(\digit_histogram_1_V_1_reg_850_reg_n_7_[1] ),
        .R(digit_histogram_1_V_1_reg_850));
  FDRE \digit_histogram_1_V_1_reg_850_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_1_V_reg_660[2]),
        .Q(\digit_histogram_1_V_1_reg_850_reg_n_7_[2] ),
        .R(digit_histogram_1_V_1_reg_850));
  FDRE \digit_histogram_1_V_1_reg_850_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_1_V_reg_660[3]),
        .Q(\digit_histogram_1_V_1_reg_850_reg_n_7_[3] ),
        .R(digit_histogram_1_V_1_reg_850));
  FDRE \digit_histogram_1_V_1_reg_850_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_1_V_reg_660[4]),
        .Q(\digit_histogram_1_V_1_reg_850_reg_n_7_[4] ),
        .R(digit_histogram_1_V_1_reg_850));
  FDRE \digit_histogram_1_V_1_reg_850_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_1_V_reg_660[5]),
        .Q(\digit_histogram_1_V_1_reg_850_reg_n_7_[5] ),
        .R(digit_histogram_1_V_1_reg_850));
  FDRE \digit_histogram_1_V_1_reg_850_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_1_V_reg_660[6]),
        .Q(\digit_histogram_1_V_1_reg_850_reg_n_7_[6] ),
        .R(digit_histogram_1_V_1_reg_850));
  FDRE \digit_histogram_1_V_1_reg_850_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_1_V_reg_660[7]),
        .Q(\digit_histogram_1_V_1_reg_850_reg_n_7_[7] ),
        .R(digit_histogram_1_V_1_reg_850));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_3_reg_1928[0]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_850_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_1_V_3_reg_1928[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_3_reg_1928[1]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_850_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_1_V_3_reg_1928[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_3_reg_1928[2]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_850_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_1_V_3_reg_1928[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_3_reg_1928[3]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_850_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_1_V_3_reg_1928[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_3_reg_1928[4]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_850_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_1_V_3_reg_1928[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_3_reg_1928[5]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_850_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_1_V_3_reg_1928[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_3_reg_1928[6]_i_1 
       (.I0(\digit_histogram_1_V_1_reg_850_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_1_V_3_reg_1928[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \digit_histogram_1_V_3_reg_1928[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\digit_histogram_1_V_3_reg_1928[7]_i_3_n_7 ),
        .I2(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I3(p_091_0_i_i_reg_1962[3]),
        .I4(p_091_0_i_i_reg_1962[2]),
        .I5(p_091_0_i_i_reg_1962[1]),
        .O(\digit_histogram_1_V_3_reg_1928[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_3_reg_1928[7]_i_2 
       (.I0(\digit_histogram_1_V_1_reg_850_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_1_V_3_reg_1928[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \digit_histogram_1_V_3_reg_1928[7]_i_3 
       (.I0(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(p_091_0_i_i_reg_1962[0]),
        .O(\digit_histogram_1_V_3_reg_1928[7]_i_3_n_7 ));
  FDRE \digit_histogram_1_V_3_reg_1928_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_1_V_3_reg_1928[7]_i_1_n_7 ),
        .D(\digit_histogram_1_V_3_reg_1928[0]_i_1_n_7 ),
        .Q(\digit_histogram_1_V_3_reg_1928_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_1_V_3_reg_1928_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_1_V_3_reg_1928[7]_i_1_n_7 ),
        .D(\digit_histogram_1_V_3_reg_1928[1]_i_1_n_7 ),
        .Q(\digit_histogram_1_V_3_reg_1928_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_1_V_3_reg_1928_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_1_V_3_reg_1928[7]_i_1_n_7 ),
        .D(\digit_histogram_1_V_3_reg_1928[2]_i_1_n_7 ),
        .Q(\digit_histogram_1_V_3_reg_1928_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_1_V_3_reg_1928_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_1_V_3_reg_1928[7]_i_1_n_7 ),
        .D(\digit_histogram_1_V_3_reg_1928[3]_i_1_n_7 ),
        .Q(\digit_histogram_1_V_3_reg_1928_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_1_V_3_reg_1928_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_1_V_3_reg_1928[7]_i_1_n_7 ),
        .D(\digit_histogram_1_V_3_reg_1928[4]_i_1_n_7 ),
        .Q(\digit_histogram_1_V_3_reg_1928_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_1_V_3_reg_1928_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_1_V_3_reg_1928[7]_i_1_n_7 ),
        .D(\digit_histogram_1_V_3_reg_1928[5]_i_1_n_7 ),
        .Q(\digit_histogram_1_V_3_reg_1928_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_1_V_3_reg_1928_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_1_V_3_reg_1928[7]_i_1_n_7 ),
        .D(\digit_histogram_1_V_3_reg_1928[6]_i_1_n_7 ),
        .Q(\digit_histogram_1_V_3_reg_1928_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_1_V_3_reg_1928_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_1_V_3_reg_1928[7]_i_1_n_7 ),
        .D(\digit_histogram_1_V_3_reg_1928[7]_i_2_n_7 ),
        .Q(\digit_histogram_1_V_3_reg_1928_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3624[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_1_V_5_reg_3624[7]_i_2_n_7 ),
        .I2(\digit_histogram_1_V_3_reg_1928_reg_n_7_[0] ),
        .O(\digit_histogram_1_V_5_reg_3624[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3624[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_1_V_5_reg_3624[7]_i_2_n_7 ),
        .I2(\digit_histogram_1_V_3_reg_1928_reg_n_7_[1] ),
        .O(\digit_histogram_1_V_5_reg_3624[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3624[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_1_V_5_reg_3624[7]_i_2_n_7 ),
        .I2(\digit_histogram_1_V_3_reg_1928_reg_n_7_[2] ),
        .O(\digit_histogram_1_V_5_reg_3624[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3624[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_1_V_5_reg_3624[7]_i_2_n_7 ),
        .I2(\digit_histogram_1_V_3_reg_1928_reg_n_7_[3] ),
        .O(\digit_histogram_1_V_5_reg_3624[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3624[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_1_V_5_reg_3624[7]_i_2_n_7 ),
        .I2(\digit_histogram_1_V_3_reg_1928_reg_n_7_[4] ),
        .O(\digit_histogram_1_V_5_reg_3624[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3624[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_1_V_5_reg_3624[7]_i_2_n_7 ),
        .I2(\digit_histogram_1_V_3_reg_1928_reg_n_7_[5] ),
        .O(\digit_histogram_1_V_5_reg_3624[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3624[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_1_V_5_reg_3624[7]_i_2_n_7 ),
        .I2(\digit_histogram_1_V_3_reg_1928_reg_n_7_[6] ),
        .O(\digit_histogram_1_V_5_reg_3624[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_1_V_5_reg_3624[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_1_V_5_reg_3624[7]_i_2_n_7 ),
        .I2(\digit_histogram_1_V_3_reg_1928_reg_n_7_[7] ),
        .O(\digit_histogram_1_V_5_reg_3624[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \digit_histogram_1_V_5_reg_3624[7]_i_2 
       (.I0(p_091_0_i_i_reg_1962[2]),
        .I1(ap_CS_fsm_state11),
        .I2(p_091_0_i_i_reg_1962[3]),
        .I3(p_091_0_i_i_reg_1962[1]),
        .I4(p_091_0_i_i_reg_1962[0]),
        .O(\digit_histogram_1_V_5_reg_3624[7]_i_2_n_7 ));
  FDRE \digit_histogram_1_V_5_reg_3624_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_1_V_5_reg_3624[0]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3624[0]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_5_reg_3624_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_1_V_5_reg_3624[1]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3624[1]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_5_reg_3624_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_1_V_5_reg_3624[2]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3624[2]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_5_reg_3624_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_1_V_5_reg_3624[3]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3624[3]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_5_reg_3624_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_1_V_5_reg_3624[4]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3624[4]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_5_reg_3624_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_1_V_5_reg_3624[5]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3624[5]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_5_reg_3624_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_1_V_5_reg_3624[6]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3624[6]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_5_reg_3624_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_1_V_5_reg_3624[7]_i_1_n_7 ),
        .Q(digit_histogram_1_V_5_reg_3624[7]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_660_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_1_V_5_reg_3624[0]),
        .Q(digit_histogram_1_V_reg_660[0]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_660_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_1_V_5_reg_3624[1]),
        .Q(digit_histogram_1_V_reg_660[1]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_660_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_1_V_5_reg_3624[2]),
        .Q(digit_histogram_1_V_reg_660[2]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_660_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_1_V_5_reg_3624[3]),
        .Q(digit_histogram_1_V_reg_660[3]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_660_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_1_V_5_reg_3624[4]),
        .Q(digit_histogram_1_V_reg_660[4]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_660_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_1_V_5_reg_3624[5]),
        .Q(digit_histogram_1_V_reg_660[5]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_660_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_1_V_5_reg_3624[6]),
        .Q(digit_histogram_1_V_reg_660[6]),
        .R(1'b0));
  FDRE \digit_histogram_1_V_reg_660_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_1_V_5_reg_3624[7]),
        .Q(digit_histogram_1_V_reg_660[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \digit_histogram_2_V_1_reg_839[7]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_0_i_i_reg_872_reg[3]),
        .I2(i_0_i_i_reg_872_reg[0]),
        .I3(i_0_i_i_reg_872_reg[1]),
        .I4(i_0_i_i_reg_872_reg[2]),
        .O(digit_histogram_2_V_1_reg_839));
  FDRE \digit_histogram_2_V_1_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_2_V_reg_648[0]),
        .Q(\digit_histogram_2_V_1_reg_839_reg_n_7_[0] ),
        .R(digit_histogram_2_V_1_reg_839));
  FDRE \digit_histogram_2_V_1_reg_839_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_2_V_reg_648[1]),
        .Q(\digit_histogram_2_V_1_reg_839_reg_n_7_[1] ),
        .R(digit_histogram_2_V_1_reg_839));
  FDRE \digit_histogram_2_V_1_reg_839_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_2_V_reg_648[2]),
        .Q(\digit_histogram_2_V_1_reg_839_reg_n_7_[2] ),
        .R(digit_histogram_2_V_1_reg_839));
  FDRE \digit_histogram_2_V_1_reg_839_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_2_V_reg_648[3]),
        .Q(\digit_histogram_2_V_1_reg_839_reg_n_7_[3] ),
        .R(digit_histogram_2_V_1_reg_839));
  FDRE \digit_histogram_2_V_1_reg_839_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_2_V_reg_648[4]),
        .Q(\digit_histogram_2_V_1_reg_839_reg_n_7_[4] ),
        .R(digit_histogram_2_V_1_reg_839));
  FDRE \digit_histogram_2_V_1_reg_839_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_2_V_reg_648[5]),
        .Q(\digit_histogram_2_V_1_reg_839_reg_n_7_[5] ),
        .R(digit_histogram_2_V_1_reg_839));
  FDRE \digit_histogram_2_V_1_reg_839_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_2_V_reg_648[6]),
        .Q(\digit_histogram_2_V_1_reg_839_reg_n_7_[6] ),
        .R(digit_histogram_2_V_1_reg_839));
  FDRE \digit_histogram_2_V_1_reg_839_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_2_V_reg_648[7]),
        .Q(\digit_histogram_2_V_1_reg_839_reg_n_7_[7] ),
        .R(digit_histogram_2_V_1_reg_839));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_3_reg_1917[0]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_839_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_2_V_3_reg_1917[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_3_reg_1917[1]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_839_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_2_V_3_reg_1917[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_3_reg_1917[2]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_839_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_2_V_3_reg_1917[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_3_reg_1917[3]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_839_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_2_V_3_reg_1917[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_3_reg_1917[4]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_839_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_2_V_3_reg_1917[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_3_reg_1917[5]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_839_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_2_V_3_reg_1917[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_3_reg_1917[6]_i_1 
       (.I0(\digit_histogram_2_V_1_reg_839_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_2_V_3_reg_1917[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \digit_histogram_2_V_3_reg_1917[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(p_091_0_i_i_reg_1962[2]),
        .I2(p_091_0_i_i_reg_1962[3]),
        .I3(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I4(\digit_histogram_14_3_reg_1785[7]_i_3_n_7 ),
        .I5(p_091_0_i_i_reg_1962[1]),
        .O(\digit_histogram_2_V_3_reg_1917[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_3_reg_1917[7]_i_2 
       (.I0(\digit_histogram_2_V_1_reg_839_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_2_V_3_reg_1917[7]_i_2_n_7 ));
  FDRE \digit_histogram_2_V_3_reg_1917_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_2_V_3_reg_1917[7]_i_1_n_7 ),
        .D(\digit_histogram_2_V_3_reg_1917[0]_i_1_n_7 ),
        .Q(\digit_histogram_2_V_3_reg_1917_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_2_V_3_reg_1917_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_2_V_3_reg_1917[7]_i_1_n_7 ),
        .D(\digit_histogram_2_V_3_reg_1917[1]_i_1_n_7 ),
        .Q(\digit_histogram_2_V_3_reg_1917_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_2_V_3_reg_1917_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_2_V_3_reg_1917[7]_i_1_n_7 ),
        .D(\digit_histogram_2_V_3_reg_1917[2]_i_1_n_7 ),
        .Q(\digit_histogram_2_V_3_reg_1917_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_2_V_3_reg_1917_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_2_V_3_reg_1917[7]_i_1_n_7 ),
        .D(\digit_histogram_2_V_3_reg_1917[3]_i_1_n_7 ),
        .Q(\digit_histogram_2_V_3_reg_1917_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_2_V_3_reg_1917_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_2_V_3_reg_1917[7]_i_1_n_7 ),
        .D(\digit_histogram_2_V_3_reg_1917[4]_i_1_n_7 ),
        .Q(\digit_histogram_2_V_3_reg_1917_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_2_V_3_reg_1917_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_2_V_3_reg_1917[7]_i_1_n_7 ),
        .D(\digit_histogram_2_V_3_reg_1917[5]_i_1_n_7 ),
        .Q(\digit_histogram_2_V_3_reg_1917_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_2_V_3_reg_1917_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_2_V_3_reg_1917[7]_i_1_n_7 ),
        .D(\digit_histogram_2_V_3_reg_1917[6]_i_1_n_7 ),
        .Q(\digit_histogram_2_V_3_reg_1917_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_2_V_3_reg_1917_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_2_V_3_reg_1917[7]_i_1_n_7 ),
        .D(\digit_histogram_2_V_3_reg_1917[7]_i_2_n_7 ),
        .Q(\digit_histogram_2_V_3_reg_1917_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3569[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_2_V_5_reg_3569[7]_i_2_n_7 ),
        .I2(\digit_histogram_2_V_3_reg_1917_reg_n_7_[0] ),
        .O(\digit_histogram_2_V_5_reg_3569[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3569[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_2_V_5_reg_3569[7]_i_2_n_7 ),
        .I2(\digit_histogram_2_V_3_reg_1917_reg_n_7_[1] ),
        .O(\digit_histogram_2_V_5_reg_3569[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3569[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_2_V_5_reg_3569[7]_i_2_n_7 ),
        .I2(\digit_histogram_2_V_3_reg_1917_reg_n_7_[2] ),
        .O(\digit_histogram_2_V_5_reg_3569[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3569[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_2_V_5_reg_3569[7]_i_2_n_7 ),
        .I2(\digit_histogram_2_V_3_reg_1917_reg_n_7_[3] ),
        .O(\digit_histogram_2_V_5_reg_3569[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3569[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_2_V_5_reg_3569[7]_i_2_n_7 ),
        .I2(\digit_histogram_2_V_3_reg_1917_reg_n_7_[4] ),
        .O(\digit_histogram_2_V_5_reg_3569[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3569[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_2_V_5_reg_3569[7]_i_2_n_7 ),
        .I2(\digit_histogram_2_V_3_reg_1917_reg_n_7_[5] ),
        .O(\digit_histogram_2_V_5_reg_3569[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3569[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_2_V_5_reg_3569[7]_i_2_n_7 ),
        .I2(\digit_histogram_2_V_3_reg_1917_reg_n_7_[6] ),
        .O(\digit_histogram_2_V_5_reg_3569[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_2_V_5_reg_3569[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_2_V_5_reg_3569[7]_i_2_n_7 ),
        .I2(\digit_histogram_2_V_3_reg_1917_reg_n_7_[7] ),
        .O(\digit_histogram_2_V_5_reg_3569[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \digit_histogram_2_V_5_reg_3569[7]_i_2 
       (.I0(p_091_0_i_i_reg_1962[0]),
        .I1(p_091_0_i_i_reg_1962[1]),
        .I2(p_091_0_i_i_reg_1962[2]),
        .I3(ap_CS_fsm_state11),
        .I4(p_091_0_i_i_reg_1962[3]),
        .O(\digit_histogram_2_V_5_reg_3569[7]_i_2_n_7 ));
  FDRE \digit_histogram_2_V_5_reg_3569_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_2_V_5_reg_3569[0]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3569[0]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_5_reg_3569_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_2_V_5_reg_3569[1]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3569[1]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_5_reg_3569_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_2_V_5_reg_3569[2]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3569[2]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_5_reg_3569_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_2_V_5_reg_3569[3]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3569[3]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_5_reg_3569_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_2_V_5_reg_3569[4]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3569[4]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_5_reg_3569_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_2_V_5_reg_3569[5]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3569[5]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_5_reg_3569_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_2_V_5_reg_3569[6]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3569[6]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_5_reg_3569_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_2_V_5_reg_3569[7]_i_1_n_7 ),
        .Q(digit_histogram_2_V_5_reg_3569[7]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_648_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_2_V_5_reg_3569[0]),
        .Q(digit_histogram_2_V_reg_648[0]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_648_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_2_V_5_reg_3569[1]),
        .Q(digit_histogram_2_V_reg_648[1]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_648_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_2_V_5_reg_3569[2]),
        .Q(digit_histogram_2_V_reg_648[2]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_648_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_2_V_5_reg_3569[3]),
        .Q(digit_histogram_2_V_reg_648[3]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_648_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_2_V_5_reg_3569[4]),
        .Q(digit_histogram_2_V_reg_648[4]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_648_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_2_V_5_reg_3569[5]),
        .Q(digit_histogram_2_V_reg_648[5]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_648_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_2_V_5_reg_3569[6]),
        .Q(digit_histogram_2_V_reg_648[6]),
        .R(1'b0));
  FDRE \digit_histogram_2_V_reg_648_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_2_V_5_reg_3569[7]),
        .Q(digit_histogram_2_V_reg_648[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h10000000)) 
    \digit_histogram_3_V_1_reg_828[7]_i_1 
       (.I0(i_0_i_i_reg_872_reg[2]),
        .I1(i_0_i_i_reg_872_reg[3]),
        .I2(ap_CS_fsm_state6),
        .I3(i_0_i_i_reg_872_reg[1]),
        .I4(i_0_i_i_reg_872_reg[0]),
        .O(digit_histogram_3_V_1_reg_828));
  FDRE \digit_histogram_3_V_1_reg_828_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_3_V_reg_636[0]),
        .Q(\digit_histogram_3_V_1_reg_828_reg_n_7_[0] ),
        .R(digit_histogram_3_V_1_reg_828));
  FDRE \digit_histogram_3_V_1_reg_828_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_3_V_reg_636[1]),
        .Q(\digit_histogram_3_V_1_reg_828_reg_n_7_[1] ),
        .R(digit_histogram_3_V_1_reg_828));
  FDRE \digit_histogram_3_V_1_reg_828_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_3_V_reg_636[2]),
        .Q(\digit_histogram_3_V_1_reg_828_reg_n_7_[2] ),
        .R(digit_histogram_3_V_1_reg_828));
  FDRE \digit_histogram_3_V_1_reg_828_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_3_V_reg_636[3]),
        .Q(\digit_histogram_3_V_1_reg_828_reg_n_7_[3] ),
        .R(digit_histogram_3_V_1_reg_828));
  FDRE \digit_histogram_3_V_1_reg_828_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_3_V_reg_636[4]),
        .Q(\digit_histogram_3_V_1_reg_828_reg_n_7_[4] ),
        .R(digit_histogram_3_V_1_reg_828));
  FDRE \digit_histogram_3_V_1_reg_828_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_3_V_reg_636[5]),
        .Q(\digit_histogram_3_V_1_reg_828_reg_n_7_[5] ),
        .R(digit_histogram_3_V_1_reg_828));
  FDRE \digit_histogram_3_V_1_reg_828_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_3_V_reg_636[6]),
        .Q(\digit_histogram_3_V_1_reg_828_reg_n_7_[6] ),
        .R(digit_histogram_3_V_1_reg_828));
  FDRE \digit_histogram_3_V_1_reg_828_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_3_V_reg_636[7]),
        .Q(\digit_histogram_3_V_1_reg_828_reg_n_7_[7] ),
        .R(digit_histogram_3_V_1_reg_828));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_3_reg_1906[0]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_828_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_3_V_3_reg_1906[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_3_reg_1906[1]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_828_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_3_V_3_reg_1906[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_3_reg_1906[2]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_828_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_3_V_3_reg_1906[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_3_reg_1906[3]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_828_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_3_V_3_reg_1906[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_3_reg_1906[4]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_828_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_3_V_3_reg_1906[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_3_reg_1906[5]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_828_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_3_V_3_reg_1906[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_3_reg_1906[6]_i_1 
       (.I0(\digit_histogram_3_V_1_reg_828_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_3_V_3_reg_1906[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEA)) 
    \digit_histogram_3_V_3_reg_1906[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\digit_histogram_1_V_3_reg_1928[7]_i_3_n_7 ),
        .I2(p_091_0_i_i_reg_1962[1]),
        .I3(p_091_0_i_i_reg_1962[2]),
        .I4(p_091_0_i_i_reg_1962[3]),
        .I5(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .O(\digit_histogram_3_V_3_reg_1906[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_3_reg_1906[7]_i_2 
       (.I0(\digit_histogram_3_V_1_reg_828_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_3_V_3_reg_1906[7]_i_2_n_7 ));
  FDRE \digit_histogram_3_V_3_reg_1906_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_3_V_3_reg_1906[7]_i_1_n_7 ),
        .D(\digit_histogram_3_V_3_reg_1906[0]_i_1_n_7 ),
        .Q(\digit_histogram_3_V_3_reg_1906_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_3_V_3_reg_1906_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_3_V_3_reg_1906[7]_i_1_n_7 ),
        .D(\digit_histogram_3_V_3_reg_1906[1]_i_1_n_7 ),
        .Q(\digit_histogram_3_V_3_reg_1906_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_3_V_3_reg_1906_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_3_V_3_reg_1906[7]_i_1_n_7 ),
        .D(\digit_histogram_3_V_3_reg_1906[2]_i_1_n_7 ),
        .Q(\digit_histogram_3_V_3_reg_1906_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_3_V_3_reg_1906_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_3_V_3_reg_1906[7]_i_1_n_7 ),
        .D(\digit_histogram_3_V_3_reg_1906[3]_i_1_n_7 ),
        .Q(\digit_histogram_3_V_3_reg_1906_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_3_V_3_reg_1906_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_3_V_3_reg_1906[7]_i_1_n_7 ),
        .D(\digit_histogram_3_V_3_reg_1906[4]_i_1_n_7 ),
        .Q(\digit_histogram_3_V_3_reg_1906_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_3_V_3_reg_1906_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_3_V_3_reg_1906[7]_i_1_n_7 ),
        .D(\digit_histogram_3_V_3_reg_1906[5]_i_1_n_7 ),
        .Q(\digit_histogram_3_V_3_reg_1906_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_3_V_3_reg_1906_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_3_V_3_reg_1906[7]_i_1_n_7 ),
        .D(\digit_histogram_3_V_3_reg_1906[6]_i_1_n_7 ),
        .Q(\digit_histogram_3_V_3_reg_1906_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_3_V_3_reg_1906_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_3_V_3_reg_1906[7]_i_1_n_7 ),
        .D(\digit_histogram_3_V_3_reg_1906[7]_i_2_n_7 ),
        .Q(\digit_histogram_3_V_3_reg_1906_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3514[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_3_V_5_reg_3514[7]_i_2_n_7 ),
        .I2(\digit_histogram_3_V_3_reg_1906_reg_n_7_[0] ),
        .O(\digit_histogram_3_V_5_reg_3514[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3514[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_3_V_5_reg_3514[7]_i_2_n_7 ),
        .I2(\digit_histogram_3_V_3_reg_1906_reg_n_7_[1] ),
        .O(\digit_histogram_3_V_5_reg_3514[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3514[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_3_V_5_reg_3514[7]_i_2_n_7 ),
        .I2(\digit_histogram_3_V_3_reg_1906_reg_n_7_[2] ),
        .O(\digit_histogram_3_V_5_reg_3514[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3514[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_3_V_5_reg_3514[7]_i_2_n_7 ),
        .I2(\digit_histogram_3_V_3_reg_1906_reg_n_7_[3] ),
        .O(\digit_histogram_3_V_5_reg_3514[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3514[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_3_V_5_reg_3514[7]_i_2_n_7 ),
        .I2(\digit_histogram_3_V_3_reg_1906_reg_n_7_[4] ),
        .O(\digit_histogram_3_V_5_reg_3514[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3514[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_3_V_5_reg_3514[7]_i_2_n_7 ),
        .I2(\digit_histogram_3_V_3_reg_1906_reg_n_7_[5] ),
        .O(\digit_histogram_3_V_5_reg_3514[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3514[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_3_V_5_reg_3514[7]_i_2_n_7 ),
        .I2(\digit_histogram_3_V_3_reg_1906_reg_n_7_[6] ),
        .O(\digit_histogram_3_V_5_reg_3514[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_3_V_5_reg_3514[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_3_V_5_reg_3514[7]_i_2_n_7 ),
        .I2(\digit_histogram_3_V_3_reg_1906_reg_n_7_[7] ),
        .O(\digit_histogram_3_V_5_reg_3514[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \digit_histogram_3_V_5_reg_3514[7]_i_2 
       (.I0(p_091_0_i_i_reg_1962[1]),
        .I1(p_091_0_i_i_reg_1962[0]),
        .I2(p_091_0_i_i_reg_1962[2]),
        .I3(ap_CS_fsm_state11),
        .I4(p_091_0_i_i_reg_1962[3]),
        .O(\digit_histogram_3_V_5_reg_3514[7]_i_2_n_7 ));
  FDRE \digit_histogram_3_V_5_reg_3514_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_3_V_5_reg_3514[0]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3514[0]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_5_reg_3514_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_3_V_5_reg_3514[1]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3514[1]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_5_reg_3514_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_3_V_5_reg_3514[2]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3514[2]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_5_reg_3514_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_3_V_5_reg_3514[3]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3514[3]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_5_reg_3514_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_3_V_5_reg_3514[4]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3514[4]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_5_reg_3514_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_3_V_5_reg_3514[5]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3514[5]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_5_reg_3514_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_3_V_5_reg_3514[6]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3514[6]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_5_reg_3514_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_3_V_5_reg_3514[7]_i_1_n_7 ),
        .Q(digit_histogram_3_V_5_reg_3514[7]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_636_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_3_V_5_reg_3514[0]),
        .Q(digit_histogram_3_V_reg_636[0]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_636_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_3_V_5_reg_3514[1]),
        .Q(digit_histogram_3_V_reg_636[1]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_636_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_3_V_5_reg_3514[2]),
        .Q(digit_histogram_3_V_reg_636[2]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_636_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_3_V_5_reg_3514[3]),
        .Q(digit_histogram_3_V_reg_636[3]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_636_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_3_V_5_reg_3514[4]),
        .Q(digit_histogram_3_V_reg_636[4]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_636_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_3_V_5_reg_3514[5]),
        .Q(digit_histogram_3_V_reg_636[5]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_636_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_3_V_5_reg_3514[6]),
        .Q(digit_histogram_3_V_reg_636[6]),
        .R(1'b0));
  FDRE \digit_histogram_3_V_reg_636_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_3_V_5_reg_3514[7]),
        .Q(digit_histogram_3_V_reg_636[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \digit_histogram_4_V_1_reg_817[7]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_0_i_i_reg_872_reg[2]),
        .I2(i_0_i_i_reg_872_reg[1]),
        .I3(i_0_i_i_reg_872_reg[0]),
        .I4(i_0_i_i_reg_872_reg[3]),
        .O(digit_histogram_4_V_1_reg_817));
  FDRE \digit_histogram_4_V_1_reg_817_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_4_V_reg_624[0]),
        .Q(\digit_histogram_4_V_1_reg_817_reg_n_7_[0] ),
        .R(digit_histogram_4_V_1_reg_817));
  FDRE \digit_histogram_4_V_1_reg_817_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_4_V_reg_624[1]),
        .Q(\digit_histogram_4_V_1_reg_817_reg_n_7_[1] ),
        .R(digit_histogram_4_V_1_reg_817));
  FDRE \digit_histogram_4_V_1_reg_817_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_4_V_reg_624[2]),
        .Q(\digit_histogram_4_V_1_reg_817_reg_n_7_[2] ),
        .R(digit_histogram_4_V_1_reg_817));
  FDRE \digit_histogram_4_V_1_reg_817_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_4_V_reg_624[3]),
        .Q(\digit_histogram_4_V_1_reg_817_reg_n_7_[3] ),
        .R(digit_histogram_4_V_1_reg_817));
  FDRE \digit_histogram_4_V_1_reg_817_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_4_V_reg_624[4]),
        .Q(\digit_histogram_4_V_1_reg_817_reg_n_7_[4] ),
        .R(digit_histogram_4_V_1_reg_817));
  FDRE \digit_histogram_4_V_1_reg_817_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_4_V_reg_624[5]),
        .Q(\digit_histogram_4_V_1_reg_817_reg_n_7_[5] ),
        .R(digit_histogram_4_V_1_reg_817));
  FDRE \digit_histogram_4_V_1_reg_817_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_4_V_reg_624[6]),
        .Q(\digit_histogram_4_V_1_reg_817_reg_n_7_[6] ),
        .R(digit_histogram_4_V_1_reg_817));
  FDRE \digit_histogram_4_V_1_reg_817_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_4_V_reg_624[7]),
        .Q(\digit_histogram_4_V_1_reg_817_reg_n_7_[7] ),
        .R(digit_histogram_4_V_1_reg_817));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_3_reg_1895[0]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_817_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_4_V_3_reg_1895[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_3_reg_1895[1]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_817_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_4_V_3_reg_1895[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_3_reg_1895[2]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_817_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_4_V_3_reg_1895[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_3_reg_1895[3]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_817_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_4_V_3_reg_1895[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_3_reg_1895[4]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_817_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_4_V_3_reg_1895[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_3_reg_1895[5]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_817_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_4_V_3_reg_1895[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_3_reg_1895[6]_i_1 
       (.I0(\digit_histogram_4_V_1_reg_817_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_4_V_3_reg_1895[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \digit_histogram_4_V_3_reg_1895[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(p_091_0_i_i_reg_1962[1]),
        .I2(p_091_0_i_i_reg_1962[2]),
        .I3(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I4(p_091_0_i_i_reg_1962[3]),
        .I5(\digit_histogram_14_3_reg_1785[7]_i_3_n_7 ),
        .O(\digit_histogram_4_V_3_reg_1895[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_3_reg_1895[7]_i_2 
       (.I0(\digit_histogram_4_V_1_reg_817_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_4_V_3_reg_1895[7]_i_2_n_7 ));
  FDRE \digit_histogram_4_V_3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_4_V_3_reg_1895[7]_i_1_n_7 ),
        .D(\digit_histogram_4_V_3_reg_1895[0]_i_1_n_7 ),
        .Q(\digit_histogram_4_V_3_reg_1895_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_4_V_3_reg_1895_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_4_V_3_reg_1895[7]_i_1_n_7 ),
        .D(\digit_histogram_4_V_3_reg_1895[1]_i_1_n_7 ),
        .Q(\digit_histogram_4_V_3_reg_1895_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_4_V_3_reg_1895_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_4_V_3_reg_1895[7]_i_1_n_7 ),
        .D(\digit_histogram_4_V_3_reg_1895[2]_i_1_n_7 ),
        .Q(\digit_histogram_4_V_3_reg_1895_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_4_V_3_reg_1895_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_4_V_3_reg_1895[7]_i_1_n_7 ),
        .D(\digit_histogram_4_V_3_reg_1895[3]_i_1_n_7 ),
        .Q(\digit_histogram_4_V_3_reg_1895_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_4_V_3_reg_1895_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_4_V_3_reg_1895[7]_i_1_n_7 ),
        .D(\digit_histogram_4_V_3_reg_1895[4]_i_1_n_7 ),
        .Q(\digit_histogram_4_V_3_reg_1895_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_4_V_3_reg_1895_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_4_V_3_reg_1895[7]_i_1_n_7 ),
        .D(\digit_histogram_4_V_3_reg_1895[5]_i_1_n_7 ),
        .Q(\digit_histogram_4_V_3_reg_1895_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_4_V_3_reg_1895_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_4_V_3_reg_1895[7]_i_1_n_7 ),
        .D(\digit_histogram_4_V_3_reg_1895[6]_i_1_n_7 ),
        .Q(\digit_histogram_4_V_3_reg_1895_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_4_V_3_reg_1895_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_4_V_3_reg_1895[7]_i_1_n_7 ),
        .D(\digit_histogram_4_V_3_reg_1895[7]_i_2_n_7 ),
        .Q(\digit_histogram_4_V_3_reg_1895_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3459[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_4_V_5_reg_3459[7]_i_2_n_7 ),
        .I2(\digit_histogram_4_V_3_reg_1895_reg_n_7_[0] ),
        .O(\digit_histogram_4_V_5_reg_3459[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3459[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_4_V_5_reg_3459[7]_i_2_n_7 ),
        .I2(\digit_histogram_4_V_3_reg_1895_reg_n_7_[1] ),
        .O(\digit_histogram_4_V_5_reg_3459[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3459[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_4_V_5_reg_3459[7]_i_2_n_7 ),
        .I2(\digit_histogram_4_V_3_reg_1895_reg_n_7_[2] ),
        .O(\digit_histogram_4_V_5_reg_3459[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3459[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_4_V_5_reg_3459[7]_i_2_n_7 ),
        .I2(\digit_histogram_4_V_3_reg_1895_reg_n_7_[3] ),
        .O(\digit_histogram_4_V_5_reg_3459[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3459[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_4_V_5_reg_3459[7]_i_2_n_7 ),
        .I2(\digit_histogram_4_V_3_reg_1895_reg_n_7_[4] ),
        .O(\digit_histogram_4_V_5_reg_3459[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3459[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_4_V_5_reg_3459[7]_i_2_n_7 ),
        .I2(\digit_histogram_4_V_3_reg_1895_reg_n_7_[5] ),
        .O(\digit_histogram_4_V_5_reg_3459[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3459[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_4_V_5_reg_3459[7]_i_2_n_7 ),
        .I2(\digit_histogram_4_V_3_reg_1895_reg_n_7_[6] ),
        .O(\digit_histogram_4_V_5_reg_3459[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_4_V_5_reg_3459[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_4_V_5_reg_3459[7]_i_2_n_7 ),
        .I2(\digit_histogram_4_V_3_reg_1895_reg_n_7_[7] ),
        .O(\digit_histogram_4_V_5_reg_3459[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \digit_histogram_4_V_5_reg_3459[7]_i_2 
       (.I0(p_091_0_i_i_reg_1962[1]),
        .I1(p_091_0_i_i_reg_1962[0]),
        .I2(ap_CS_fsm_state11),
        .I3(p_091_0_i_i_reg_1962[3]),
        .I4(p_091_0_i_i_reg_1962[2]),
        .O(\digit_histogram_4_V_5_reg_3459[7]_i_2_n_7 ));
  FDRE \digit_histogram_4_V_5_reg_3459_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_4_V_5_reg_3459[0]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3459[0]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_5_reg_3459_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_4_V_5_reg_3459[1]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3459[1]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_5_reg_3459_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_4_V_5_reg_3459[2]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3459[2]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_5_reg_3459_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_4_V_5_reg_3459[3]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3459[3]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_5_reg_3459_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_4_V_5_reg_3459[4]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3459[4]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_5_reg_3459_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_4_V_5_reg_3459[5]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3459[5]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_5_reg_3459_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_4_V_5_reg_3459[6]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3459[6]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_5_reg_3459_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_4_V_5_reg_3459[7]_i_1_n_7 ),
        .Q(digit_histogram_4_V_5_reg_3459[7]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_624_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_4_V_5_reg_3459[0]),
        .Q(digit_histogram_4_V_reg_624[0]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_624_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_4_V_5_reg_3459[1]),
        .Q(digit_histogram_4_V_reg_624[1]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_624_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_4_V_5_reg_3459[2]),
        .Q(digit_histogram_4_V_reg_624[2]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_624_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_4_V_5_reg_3459[3]),
        .Q(digit_histogram_4_V_reg_624[3]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_624_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_4_V_5_reg_3459[4]),
        .Q(digit_histogram_4_V_reg_624[4]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_624_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_4_V_5_reg_3459[5]),
        .Q(digit_histogram_4_V_reg_624[5]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_624_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_4_V_5_reg_3459[6]),
        .Q(digit_histogram_4_V_reg_624[6]),
        .R(1'b0));
  FDRE \digit_histogram_4_V_reg_624_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_4_V_5_reg_3459[7]),
        .Q(digit_histogram_4_V_reg_624[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \digit_histogram_5_V_1_reg_806[7]_i_1 
       (.I0(i_0_i_i_reg_872_reg[3]),
        .I1(i_0_i_i_reg_872_reg[2]),
        .I2(i_0_i_i_reg_872_reg[1]),
        .I3(i_0_i_i_reg_872_reg[0]),
        .I4(ap_CS_fsm_state6),
        .O(digit_histogram_5_V_1_reg_806));
  FDRE \digit_histogram_5_V_1_reg_806_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_5_V_reg_612[0]),
        .Q(\digit_histogram_5_V_1_reg_806_reg_n_7_[0] ),
        .R(digit_histogram_5_V_1_reg_806));
  FDRE \digit_histogram_5_V_1_reg_806_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_5_V_reg_612[1]),
        .Q(\digit_histogram_5_V_1_reg_806_reg_n_7_[1] ),
        .R(digit_histogram_5_V_1_reg_806));
  FDRE \digit_histogram_5_V_1_reg_806_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_5_V_reg_612[2]),
        .Q(\digit_histogram_5_V_1_reg_806_reg_n_7_[2] ),
        .R(digit_histogram_5_V_1_reg_806));
  FDRE \digit_histogram_5_V_1_reg_806_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_5_V_reg_612[3]),
        .Q(\digit_histogram_5_V_1_reg_806_reg_n_7_[3] ),
        .R(digit_histogram_5_V_1_reg_806));
  FDRE \digit_histogram_5_V_1_reg_806_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_5_V_reg_612[4]),
        .Q(\digit_histogram_5_V_1_reg_806_reg_n_7_[4] ),
        .R(digit_histogram_5_V_1_reg_806));
  FDRE \digit_histogram_5_V_1_reg_806_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_5_V_reg_612[5]),
        .Q(\digit_histogram_5_V_1_reg_806_reg_n_7_[5] ),
        .R(digit_histogram_5_V_1_reg_806));
  FDRE \digit_histogram_5_V_1_reg_806_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_5_V_reg_612[6]),
        .Q(\digit_histogram_5_V_1_reg_806_reg_n_7_[6] ),
        .R(digit_histogram_5_V_1_reg_806));
  FDRE \digit_histogram_5_V_1_reg_806_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_5_V_reg_612[7]),
        .Q(\digit_histogram_5_V_1_reg_806_reg_n_7_[7] ),
        .R(digit_histogram_5_V_1_reg_806));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_3_reg_1884[0]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_806_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_5_V_3_reg_1884[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_3_reg_1884[1]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_806_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_5_V_3_reg_1884[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_3_reg_1884[2]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_806_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_5_V_3_reg_1884[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_3_reg_1884[3]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_806_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_5_V_3_reg_1884[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_3_reg_1884[4]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_806_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_5_V_3_reg_1884[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_3_reg_1884[5]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_806_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_5_V_3_reg_1884[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_3_reg_1884[6]_i_1 
       (.I0(\digit_histogram_5_V_1_reg_806_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_5_V_3_reg_1884[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \digit_histogram_5_V_3_reg_1884[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(p_091_0_i_i_reg_1962[1]),
        .I2(p_091_0_i_i_reg_1962[2]),
        .I3(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I4(p_091_0_i_i_reg_1962[3]),
        .I5(\digit_histogram_1_V_3_reg_1928[7]_i_3_n_7 ),
        .O(\digit_histogram_5_V_3_reg_1884[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_3_reg_1884[7]_i_2 
       (.I0(\digit_histogram_5_V_1_reg_806_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_5_V_3_reg_1884[7]_i_2_n_7 ));
  FDRE \digit_histogram_5_V_3_reg_1884_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_5_V_3_reg_1884[7]_i_1_n_7 ),
        .D(\digit_histogram_5_V_3_reg_1884[0]_i_1_n_7 ),
        .Q(\digit_histogram_5_V_3_reg_1884_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_5_V_3_reg_1884_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_5_V_3_reg_1884[7]_i_1_n_7 ),
        .D(\digit_histogram_5_V_3_reg_1884[1]_i_1_n_7 ),
        .Q(\digit_histogram_5_V_3_reg_1884_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_5_V_3_reg_1884_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_5_V_3_reg_1884[7]_i_1_n_7 ),
        .D(\digit_histogram_5_V_3_reg_1884[2]_i_1_n_7 ),
        .Q(\digit_histogram_5_V_3_reg_1884_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_5_V_3_reg_1884_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_5_V_3_reg_1884[7]_i_1_n_7 ),
        .D(\digit_histogram_5_V_3_reg_1884[3]_i_1_n_7 ),
        .Q(\digit_histogram_5_V_3_reg_1884_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_5_V_3_reg_1884_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_5_V_3_reg_1884[7]_i_1_n_7 ),
        .D(\digit_histogram_5_V_3_reg_1884[4]_i_1_n_7 ),
        .Q(\digit_histogram_5_V_3_reg_1884_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_5_V_3_reg_1884_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_5_V_3_reg_1884[7]_i_1_n_7 ),
        .D(\digit_histogram_5_V_3_reg_1884[5]_i_1_n_7 ),
        .Q(\digit_histogram_5_V_3_reg_1884_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_5_V_3_reg_1884_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_5_V_3_reg_1884[7]_i_1_n_7 ),
        .D(\digit_histogram_5_V_3_reg_1884[6]_i_1_n_7 ),
        .Q(\digit_histogram_5_V_3_reg_1884_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_5_V_3_reg_1884_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_5_V_3_reg_1884[7]_i_1_n_7 ),
        .D(\digit_histogram_5_V_3_reg_1884[7]_i_2_n_7 ),
        .Q(\digit_histogram_5_V_3_reg_1884_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3404[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_5_V_5_reg_3404[7]_i_2_n_7 ),
        .I2(\digit_histogram_5_V_3_reg_1884_reg_n_7_[0] ),
        .O(\digit_histogram_5_V_5_reg_3404[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3404[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_5_V_5_reg_3404[7]_i_2_n_7 ),
        .I2(\digit_histogram_5_V_3_reg_1884_reg_n_7_[1] ),
        .O(\digit_histogram_5_V_5_reg_3404[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3404[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_5_V_5_reg_3404[7]_i_2_n_7 ),
        .I2(\digit_histogram_5_V_3_reg_1884_reg_n_7_[2] ),
        .O(\digit_histogram_5_V_5_reg_3404[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3404[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_5_V_5_reg_3404[7]_i_2_n_7 ),
        .I2(\digit_histogram_5_V_3_reg_1884_reg_n_7_[3] ),
        .O(\digit_histogram_5_V_5_reg_3404[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3404[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_5_V_5_reg_3404[7]_i_2_n_7 ),
        .I2(\digit_histogram_5_V_3_reg_1884_reg_n_7_[4] ),
        .O(\digit_histogram_5_V_5_reg_3404[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3404[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_5_V_5_reg_3404[7]_i_2_n_7 ),
        .I2(\digit_histogram_5_V_3_reg_1884_reg_n_7_[5] ),
        .O(\digit_histogram_5_V_5_reg_3404[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3404[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_5_V_5_reg_3404[7]_i_2_n_7 ),
        .I2(\digit_histogram_5_V_3_reg_1884_reg_n_7_[6] ),
        .O(\digit_histogram_5_V_5_reg_3404[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_5_V_5_reg_3404[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_5_V_5_reg_3404[7]_i_2_n_7 ),
        .I2(\digit_histogram_5_V_3_reg_1884_reg_n_7_[7] ),
        .O(\digit_histogram_5_V_5_reg_3404[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \digit_histogram_5_V_5_reg_3404[7]_i_2 
       (.I0(p_091_0_i_i_reg_1962[1]),
        .I1(p_091_0_i_i_reg_1962[0]),
        .I2(ap_CS_fsm_state11),
        .I3(p_091_0_i_i_reg_1962[3]),
        .I4(p_091_0_i_i_reg_1962[2]),
        .O(\digit_histogram_5_V_5_reg_3404[7]_i_2_n_7 ));
  FDRE \digit_histogram_5_V_5_reg_3404_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_5_V_5_reg_3404[0]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3404[0]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_5_reg_3404_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_5_V_5_reg_3404[1]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3404[1]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_5_reg_3404_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_5_V_5_reg_3404[2]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3404[2]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_5_reg_3404_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_5_V_5_reg_3404[3]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3404[3]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_5_reg_3404_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_5_V_5_reg_3404[4]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3404[4]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_5_reg_3404_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_5_V_5_reg_3404[5]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3404[5]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_5_reg_3404_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_5_V_5_reg_3404[6]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3404[6]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_5_reg_3404_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_5_V_5_reg_3404[7]_i_1_n_7 ),
        .Q(digit_histogram_5_V_5_reg_3404[7]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_612_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_5_V_5_reg_3404[0]),
        .Q(digit_histogram_5_V_reg_612[0]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_612_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_5_V_5_reg_3404[1]),
        .Q(digit_histogram_5_V_reg_612[1]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_612_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_5_V_5_reg_3404[2]),
        .Q(digit_histogram_5_V_reg_612[2]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_612_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_5_V_5_reg_3404[3]),
        .Q(digit_histogram_5_V_reg_612[3]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_612_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_5_V_5_reg_3404[4]),
        .Q(digit_histogram_5_V_reg_612[4]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_612_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_5_V_5_reg_3404[5]),
        .Q(digit_histogram_5_V_reg_612[5]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_612_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_5_V_5_reg_3404[6]),
        .Q(digit_histogram_5_V_reg_612[6]),
        .R(1'b0));
  FDRE \digit_histogram_5_V_reg_612_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_5_V_5_reg_3404[7]),
        .Q(digit_histogram_5_V_reg_612[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00004000)) 
    \digit_histogram_6_V_1_reg_795[7]_i_1 
       (.I0(i_0_i_i_reg_872_reg[0]),
        .I1(i_0_i_i_reg_872_reg[1]),
        .I2(ap_CS_fsm_state6),
        .I3(i_0_i_i_reg_872_reg[2]),
        .I4(i_0_i_i_reg_872_reg[3]),
        .O(digit_histogram_6_V_1_reg_795));
  FDRE \digit_histogram_6_V_1_reg_795_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_6_V_reg_600[0]),
        .Q(\digit_histogram_6_V_1_reg_795_reg_n_7_[0] ),
        .R(digit_histogram_6_V_1_reg_795));
  FDRE \digit_histogram_6_V_1_reg_795_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_6_V_reg_600[1]),
        .Q(\digit_histogram_6_V_1_reg_795_reg_n_7_[1] ),
        .R(digit_histogram_6_V_1_reg_795));
  FDRE \digit_histogram_6_V_1_reg_795_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_6_V_reg_600[2]),
        .Q(\digit_histogram_6_V_1_reg_795_reg_n_7_[2] ),
        .R(digit_histogram_6_V_1_reg_795));
  FDRE \digit_histogram_6_V_1_reg_795_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_6_V_reg_600[3]),
        .Q(\digit_histogram_6_V_1_reg_795_reg_n_7_[3] ),
        .R(digit_histogram_6_V_1_reg_795));
  FDRE \digit_histogram_6_V_1_reg_795_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_6_V_reg_600[4]),
        .Q(\digit_histogram_6_V_1_reg_795_reg_n_7_[4] ),
        .R(digit_histogram_6_V_1_reg_795));
  FDRE \digit_histogram_6_V_1_reg_795_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_6_V_reg_600[5]),
        .Q(\digit_histogram_6_V_1_reg_795_reg_n_7_[5] ),
        .R(digit_histogram_6_V_1_reg_795));
  FDRE \digit_histogram_6_V_1_reg_795_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_6_V_reg_600[6]),
        .Q(\digit_histogram_6_V_1_reg_795_reg_n_7_[6] ),
        .R(digit_histogram_6_V_1_reg_795));
  FDRE \digit_histogram_6_V_1_reg_795_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_6_V_reg_600[7]),
        .Q(\digit_histogram_6_V_1_reg_795_reg_n_7_[7] ),
        .R(digit_histogram_6_V_1_reg_795));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_3_reg_1873[0]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_795_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_6_V_3_reg_1873[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_3_reg_1873[1]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_795_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_6_V_3_reg_1873[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_3_reg_1873[2]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_795_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_6_V_3_reg_1873[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_3_reg_1873[3]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_795_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_6_V_3_reg_1873[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_3_reg_1873[4]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_795_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_6_V_3_reg_1873[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_3_reg_1873[5]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_795_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_6_V_3_reg_1873[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_3_reg_1873[6]_i_1 
       (.I0(\digit_histogram_6_V_1_reg_795_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_6_V_3_reg_1873[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \digit_histogram_6_V_3_reg_1873[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(p_091_0_i_i_reg_1962[3]),
        .I2(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I3(p_091_0_i_i_reg_1962[2]),
        .I4(\digit_histogram_14_3_reg_1785[7]_i_3_n_7 ),
        .I5(p_091_0_i_i_reg_1962[1]),
        .O(\digit_histogram_6_V_3_reg_1873[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_3_reg_1873[7]_i_2 
       (.I0(\digit_histogram_6_V_1_reg_795_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_6_V_3_reg_1873[7]_i_2_n_7 ));
  FDRE \digit_histogram_6_V_3_reg_1873_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_6_V_3_reg_1873[7]_i_1_n_7 ),
        .D(\digit_histogram_6_V_3_reg_1873[0]_i_1_n_7 ),
        .Q(\digit_histogram_6_V_3_reg_1873_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_6_V_3_reg_1873_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_6_V_3_reg_1873[7]_i_1_n_7 ),
        .D(\digit_histogram_6_V_3_reg_1873[1]_i_1_n_7 ),
        .Q(\digit_histogram_6_V_3_reg_1873_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_6_V_3_reg_1873_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_6_V_3_reg_1873[7]_i_1_n_7 ),
        .D(\digit_histogram_6_V_3_reg_1873[2]_i_1_n_7 ),
        .Q(\digit_histogram_6_V_3_reg_1873_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_6_V_3_reg_1873_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_6_V_3_reg_1873[7]_i_1_n_7 ),
        .D(\digit_histogram_6_V_3_reg_1873[3]_i_1_n_7 ),
        .Q(\digit_histogram_6_V_3_reg_1873_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_6_V_3_reg_1873_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_6_V_3_reg_1873[7]_i_1_n_7 ),
        .D(\digit_histogram_6_V_3_reg_1873[4]_i_1_n_7 ),
        .Q(\digit_histogram_6_V_3_reg_1873_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_6_V_3_reg_1873_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_6_V_3_reg_1873[7]_i_1_n_7 ),
        .D(\digit_histogram_6_V_3_reg_1873[5]_i_1_n_7 ),
        .Q(\digit_histogram_6_V_3_reg_1873_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_6_V_3_reg_1873_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_6_V_3_reg_1873[7]_i_1_n_7 ),
        .D(\digit_histogram_6_V_3_reg_1873[6]_i_1_n_7 ),
        .Q(\digit_histogram_6_V_3_reg_1873_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_6_V_3_reg_1873_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_6_V_3_reg_1873[7]_i_1_n_7 ),
        .D(\digit_histogram_6_V_3_reg_1873[7]_i_2_n_7 ),
        .Q(\digit_histogram_6_V_3_reg_1873_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3349[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_6_V_5_reg_3349[7]_i_2_n_7 ),
        .I2(\digit_histogram_6_V_3_reg_1873_reg_n_7_[0] ),
        .O(\digit_histogram_6_V_5_reg_3349[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3349[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_6_V_5_reg_3349[7]_i_2_n_7 ),
        .I2(\digit_histogram_6_V_3_reg_1873_reg_n_7_[1] ),
        .O(\digit_histogram_6_V_5_reg_3349[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3349[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_6_V_5_reg_3349[7]_i_2_n_7 ),
        .I2(\digit_histogram_6_V_3_reg_1873_reg_n_7_[2] ),
        .O(\digit_histogram_6_V_5_reg_3349[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3349[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_6_V_5_reg_3349[7]_i_2_n_7 ),
        .I2(\digit_histogram_6_V_3_reg_1873_reg_n_7_[3] ),
        .O(\digit_histogram_6_V_5_reg_3349[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3349[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_6_V_5_reg_3349[7]_i_2_n_7 ),
        .I2(\digit_histogram_6_V_3_reg_1873_reg_n_7_[4] ),
        .O(\digit_histogram_6_V_5_reg_3349[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3349[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_6_V_5_reg_3349[7]_i_2_n_7 ),
        .I2(\digit_histogram_6_V_3_reg_1873_reg_n_7_[5] ),
        .O(\digit_histogram_6_V_5_reg_3349[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3349[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_6_V_5_reg_3349[7]_i_2_n_7 ),
        .I2(\digit_histogram_6_V_3_reg_1873_reg_n_7_[6] ),
        .O(\digit_histogram_6_V_5_reg_3349[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_6_V_5_reg_3349[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_6_V_5_reg_3349[7]_i_2_n_7 ),
        .I2(\digit_histogram_6_V_3_reg_1873_reg_n_7_[7] ),
        .O(\digit_histogram_6_V_5_reg_3349[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \digit_histogram_6_V_5_reg_3349[7]_i_2 
       (.I0(p_091_0_i_i_reg_1962[0]),
        .I1(p_091_0_i_i_reg_1962[1]),
        .I2(ap_CS_fsm_state11),
        .I3(p_091_0_i_i_reg_1962[3]),
        .I4(p_091_0_i_i_reg_1962[2]),
        .O(\digit_histogram_6_V_5_reg_3349[7]_i_2_n_7 ));
  FDRE \digit_histogram_6_V_5_reg_3349_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_6_V_5_reg_3349[0]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3349[0]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_5_reg_3349_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_6_V_5_reg_3349[1]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3349[1]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_5_reg_3349_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_6_V_5_reg_3349[2]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3349[2]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_5_reg_3349_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_6_V_5_reg_3349[3]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3349[3]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_5_reg_3349_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_6_V_5_reg_3349[4]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3349[4]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_5_reg_3349_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_6_V_5_reg_3349[5]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3349[5]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_5_reg_3349_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_6_V_5_reg_3349[6]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3349[6]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_5_reg_3349_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_6_V_5_reg_3349[7]_i_1_n_7 ),
        .Q(digit_histogram_6_V_5_reg_3349[7]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_600_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_6_V_5_reg_3349[0]),
        .Q(digit_histogram_6_V_reg_600[0]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_600_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_6_V_5_reg_3349[1]),
        .Q(digit_histogram_6_V_reg_600[1]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_600_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_6_V_5_reg_3349[2]),
        .Q(digit_histogram_6_V_reg_600[2]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_600_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_6_V_5_reg_3349[3]),
        .Q(digit_histogram_6_V_reg_600[3]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_600_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_6_V_5_reg_3349[4]),
        .Q(digit_histogram_6_V_reg_600[4]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_600_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_6_V_5_reg_3349[5]),
        .Q(digit_histogram_6_V_reg_600[5]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_600_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_6_V_5_reg_3349[6]),
        .Q(digit_histogram_6_V_reg_600[6]),
        .R(1'b0));
  FDRE \digit_histogram_6_V_reg_600_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_6_V_5_reg_3349[7]),
        .Q(digit_histogram_6_V_reg_600[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \digit_histogram_7_V_1_reg_784[7]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_0_i_i_reg_872_reg[0]),
        .I2(i_0_i_i_reg_872_reg[1]),
        .I3(i_0_i_i_reg_872_reg[2]),
        .I4(i_0_i_i_reg_872_reg[3]),
        .O(digit_histogram_7_V_1_reg_784));
  FDRE \digit_histogram_7_V_1_reg_784_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_7_V_reg_588[0]),
        .Q(\digit_histogram_7_V_1_reg_784_reg_n_7_[0] ),
        .R(digit_histogram_7_V_1_reg_784));
  FDRE \digit_histogram_7_V_1_reg_784_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_7_V_reg_588[1]),
        .Q(\digit_histogram_7_V_1_reg_784_reg_n_7_[1] ),
        .R(digit_histogram_7_V_1_reg_784));
  FDRE \digit_histogram_7_V_1_reg_784_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_7_V_reg_588[2]),
        .Q(\digit_histogram_7_V_1_reg_784_reg_n_7_[2] ),
        .R(digit_histogram_7_V_1_reg_784));
  FDRE \digit_histogram_7_V_1_reg_784_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_7_V_reg_588[3]),
        .Q(\digit_histogram_7_V_1_reg_784_reg_n_7_[3] ),
        .R(digit_histogram_7_V_1_reg_784));
  FDRE \digit_histogram_7_V_1_reg_784_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_7_V_reg_588[4]),
        .Q(\digit_histogram_7_V_1_reg_784_reg_n_7_[4] ),
        .R(digit_histogram_7_V_1_reg_784));
  FDRE \digit_histogram_7_V_1_reg_784_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_7_V_reg_588[5]),
        .Q(\digit_histogram_7_V_1_reg_784_reg_n_7_[5] ),
        .R(digit_histogram_7_V_1_reg_784));
  FDRE \digit_histogram_7_V_1_reg_784_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_7_V_reg_588[6]),
        .Q(\digit_histogram_7_V_1_reg_784_reg_n_7_[6] ),
        .R(digit_histogram_7_V_1_reg_784));
  FDRE \digit_histogram_7_V_1_reg_784_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_7_V_reg_588[7]),
        .Q(\digit_histogram_7_V_1_reg_784_reg_n_7_[7] ),
        .R(digit_histogram_7_V_1_reg_784));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_3_reg_1862[0]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_784_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_7_V_3_reg_1862[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_3_reg_1862[1]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_784_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_7_V_3_reg_1862[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_3_reg_1862[2]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_784_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_7_V_3_reg_1862[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_3_reg_1862[3]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_784_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_7_V_3_reg_1862[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_3_reg_1862[4]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_784_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_7_V_3_reg_1862[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_3_reg_1862[5]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_784_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_7_V_3_reg_1862[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_3_reg_1862[6]_i_1 
       (.I0(\digit_histogram_7_V_1_reg_784_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_7_V_3_reg_1862[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \digit_histogram_7_V_3_reg_1862[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(p_091_0_i_i_reg_1962[3]),
        .I2(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I3(p_091_0_i_i_reg_1962[2]),
        .I4(\digit_histogram_1_V_3_reg_1928[7]_i_3_n_7 ),
        .I5(p_091_0_i_i_reg_1962[1]),
        .O(\digit_histogram_7_V_3_reg_1862[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_3_reg_1862[7]_i_2 
       (.I0(\digit_histogram_7_V_1_reg_784_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_7_V_3_reg_1862[7]_i_2_n_7 ));
  FDRE \digit_histogram_7_V_3_reg_1862_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_7_V_3_reg_1862[7]_i_1_n_7 ),
        .D(\digit_histogram_7_V_3_reg_1862[0]_i_1_n_7 ),
        .Q(\digit_histogram_7_V_3_reg_1862_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_7_V_3_reg_1862_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_7_V_3_reg_1862[7]_i_1_n_7 ),
        .D(\digit_histogram_7_V_3_reg_1862[1]_i_1_n_7 ),
        .Q(\digit_histogram_7_V_3_reg_1862_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_7_V_3_reg_1862_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_7_V_3_reg_1862[7]_i_1_n_7 ),
        .D(\digit_histogram_7_V_3_reg_1862[2]_i_1_n_7 ),
        .Q(\digit_histogram_7_V_3_reg_1862_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_7_V_3_reg_1862_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_7_V_3_reg_1862[7]_i_1_n_7 ),
        .D(\digit_histogram_7_V_3_reg_1862[3]_i_1_n_7 ),
        .Q(\digit_histogram_7_V_3_reg_1862_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_7_V_3_reg_1862_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_7_V_3_reg_1862[7]_i_1_n_7 ),
        .D(\digit_histogram_7_V_3_reg_1862[4]_i_1_n_7 ),
        .Q(\digit_histogram_7_V_3_reg_1862_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_7_V_3_reg_1862_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_7_V_3_reg_1862[7]_i_1_n_7 ),
        .D(\digit_histogram_7_V_3_reg_1862[5]_i_1_n_7 ),
        .Q(\digit_histogram_7_V_3_reg_1862_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_7_V_3_reg_1862_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_7_V_3_reg_1862[7]_i_1_n_7 ),
        .D(\digit_histogram_7_V_3_reg_1862[6]_i_1_n_7 ),
        .Q(\digit_histogram_7_V_3_reg_1862_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_7_V_3_reg_1862_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_7_V_3_reg_1862[7]_i_1_n_7 ),
        .D(\digit_histogram_7_V_3_reg_1862[7]_i_2_n_7 ),
        .Q(\digit_histogram_7_V_3_reg_1862_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3294[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_7_V_5_reg_3294[7]_i_2_n_7 ),
        .I2(\digit_histogram_7_V_3_reg_1862_reg_n_7_[0] ),
        .O(\digit_histogram_7_V_5_reg_3294[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3294[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_7_V_5_reg_3294[7]_i_2_n_7 ),
        .I2(\digit_histogram_7_V_3_reg_1862_reg_n_7_[1] ),
        .O(\digit_histogram_7_V_5_reg_3294[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3294[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_7_V_5_reg_3294[7]_i_2_n_7 ),
        .I2(\digit_histogram_7_V_3_reg_1862_reg_n_7_[2] ),
        .O(\digit_histogram_7_V_5_reg_3294[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3294[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_7_V_5_reg_3294[7]_i_2_n_7 ),
        .I2(\digit_histogram_7_V_3_reg_1862_reg_n_7_[3] ),
        .O(\digit_histogram_7_V_5_reg_3294[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3294[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_7_V_5_reg_3294[7]_i_2_n_7 ),
        .I2(\digit_histogram_7_V_3_reg_1862_reg_n_7_[4] ),
        .O(\digit_histogram_7_V_5_reg_3294[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3294[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_7_V_5_reg_3294[7]_i_2_n_7 ),
        .I2(\digit_histogram_7_V_3_reg_1862_reg_n_7_[5] ),
        .O(\digit_histogram_7_V_5_reg_3294[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3294[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_7_V_5_reg_3294[7]_i_2_n_7 ),
        .I2(\digit_histogram_7_V_3_reg_1862_reg_n_7_[6] ),
        .O(\digit_histogram_7_V_5_reg_3294[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_7_V_5_reg_3294[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_7_V_5_reg_3294[7]_i_2_n_7 ),
        .I2(\digit_histogram_7_V_3_reg_1862_reg_n_7_[7] ),
        .O(\digit_histogram_7_V_5_reg_3294[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \digit_histogram_7_V_5_reg_3294[7]_i_2 
       (.I0(p_091_0_i_i_reg_1962[0]),
        .I1(p_091_0_i_i_reg_1962[1]),
        .I2(p_091_0_i_i_reg_1962[2]),
        .I3(p_091_0_i_i_reg_1962[3]),
        .I4(ap_CS_fsm_state11),
        .O(\digit_histogram_7_V_5_reg_3294[7]_i_2_n_7 ));
  FDRE \digit_histogram_7_V_5_reg_3294_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_7_V_5_reg_3294[0]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3294[0]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_5_reg_3294_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_7_V_5_reg_3294[1]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3294[1]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_5_reg_3294_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_7_V_5_reg_3294[2]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3294[2]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_5_reg_3294_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_7_V_5_reg_3294[3]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3294[3]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_5_reg_3294_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_7_V_5_reg_3294[4]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3294[4]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_5_reg_3294_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_7_V_5_reg_3294[5]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3294[5]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_5_reg_3294_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_7_V_5_reg_3294[6]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3294[6]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_5_reg_3294_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_7_V_5_reg_3294[7]_i_1_n_7 ),
        .Q(digit_histogram_7_V_5_reg_3294[7]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_588_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_7_V_5_reg_3294[0]),
        .Q(digit_histogram_7_V_reg_588[0]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_588_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_7_V_5_reg_3294[1]),
        .Q(digit_histogram_7_V_reg_588[1]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_588_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_7_V_5_reg_3294[2]),
        .Q(digit_histogram_7_V_reg_588[2]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_588_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_7_V_5_reg_3294[3]),
        .Q(digit_histogram_7_V_reg_588[3]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_588_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_7_V_5_reg_3294[4]),
        .Q(digit_histogram_7_V_reg_588[4]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_588_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_7_V_5_reg_3294[5]),
        .Q(digit_histogram_7_V_reg_588[5]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_588_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_7_V_5_reg_3294[6]),
        .Q(digit_histogram_7_V_reg_588[6]),
        .R(1'b0));
  FDRE \digit_histogram_7_V_reg_588_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_7_V_5_reg_3294[7]),
        .Q(digit_histogram_7_V_reg_588[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \digit_histogram_8_V_1_reg_773[7]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_0_i_i_reg_872_reg[0]),
        .I2(i_0_i_i_reg_872_reg[2]),
        .I3(i_0_i_i_reg_872_reg[3]),
        .I4(i_0_i_i_reg_872_reg[1]),
        .O(digit_histogram_8_V_1_reg_773));
  FDRE \digit_histogram_8_V_1_reg_773_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_8_V_reg_576[0]),
        .Q(\digit_histogram_8_V_1_reg_773_reg_n_7_[0] ),
        .R(digit_histogram_8_V_1_reg_773));
  FDRE \digit_histogram_8_V_1_reg_773_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_8_V_reg_576[1]),
        .Q(\digit_histogram_8_V_1_reg_773_reg_n_7_[1] ),
        .R(digit_histogram_8_V_1_reg_773));
  FDRE \digit_histogram_8_V_1_reg_773_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_8_V_reg_576[2]),
        .Q(\digit_histogram_8_V_1_reg_773_reg_n_7_[2] ),
        .R(digit_histogram_8_V_1_reg_773));
  FDRE \digit_histogram_8_V_1_reg_773_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_8_V_reg_576[3]),
        .Q(\digit_histogram_8_V_1_reg_773_reg_n_7_[3] ),
        .R(digit_histogram_8_V_1_reg_773));
  FDRE \digit_histogram_8_V_1_reg_773_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_8_V_reg_576[4]),
        .Q(\digit_histogram_8_V_1_reg_773_reg_n_7_[4] ),
        .R(digit_histogram_8_V_1_reg_773));
  FDRE \digit_histogram_8_V_1_reg_773_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_8_V_reg_576[5]),
        .Q(\digit_histogram_8_V_1_reg_773_reg_n_7_[5] ),
        .R(digit_histogram_8_V_1_reg_773));
  FDRE \digit_histogram_8_V_1_reg_773_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_8_V_reg_576[6]),
        .Q(\digit_histogram_8_V_1_reg_773_reg_n_7_[6] ),
        .R(digit_histogram_8_V_1_reg_773));
  FDRE \digit_histogram_8_V_1_reg_773_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_8_V_reg_576[7]),
        .Q(\digit_histogram_8_V_1_reg_773_reg_n_7_[7] ),
        .R(digit_histogram_8_V_1_reg_773));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_3_reg_1851[0]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_773_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_8_V_3_reg_1851[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_3_reg_1851[1]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_773_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_8_V_3_reg_1851[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_3_reg_1851[2]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_773_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_8_V_3_reg_1851[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_3_reg_1851[3]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_773_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_8_V_3_reg_1851[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_3_reg_1851[4]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_773_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_8_V_3_reg_1851[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_3_reg_1851[5]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_773_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_8_V_3_reg_1851[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_3_reg_1851[6]_i_1 
       (.I0(\digit_histogram_8_V_1_reg_773_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_8_V_3_reg_1851[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \digit_histogram_8_V_3_reg_1851[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(p_091_0_i_i_reg_1962[1]),
        .I2(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I3(p_091_0_i_i_reg_1962[3]),
        .I4(p_091_0_i_i_reg_1962[2]),
        .I5(\digit_histogram_14_3_reg_1785[7]_i_3_n_7 ),
        .O(\digit_histogram_8_V_3_reg_1851[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_3_reg_1851[7]_i_2 
       (.I0(\digit_histogram_8_V_1_reg_773_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_8_V_3_reg_1851[7]_i_2_n_7 ));
  FDRE \digit_histogram_8_V_3_reg_1851_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_8_V_3_reg_1851[7]_i_1_n_7 ),
        .D(\digit_histogram_8_V_3_reg_1851[0]_i_1_n_7 ),
        .Q(\digit_histogram_8_V_3_reg_1851_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_8_V_3_reg_1851_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_8_V_3_reg_1851[7]_i_1_n_7 ),
        .D(\digit_histogram_8_V_3_reg_1851[1]_i_1_n_7 ),
        .Q(\digit_histogram_8_V_3_reg_1851_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_8_V_3_reg_1851_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_8_V_3_reg_1851[7]_i_1_n_7 ),
        .D(\digit_histogram_8_V_3_reg_1851[2]_i_1_n_7 ),
        .Q(\digit_histogram_8_V_3_reg_1851_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_8_V_3_reg_1851_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_8_V_3_reg_1851[7]_i_1_n_7 ),
        .D(\digit_histogram_8_V_3_reg_1851[3]_i_1_n_7 ),
        .Q(\digit_histogram_8_V_3_reg_1851_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_8_V_3_reg_1851_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_8_V_3_reg_1851[7]_i_1_n_7 ),
        .D(\digit_histogram_8_V_3_reg_1851[4]_i_1_n_7 ),
        .Q(\digit_histogram_8_V_3_reg_1851_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_8_V_3_reg_1851_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_8_V_3_reg_1851[7]_i_1_n_7 ),
        .D(\digit_histogram_8_V_3_reg_1851[5]_i_1_n_7 ),
        .Q(\digit_histogram_8_V_3_reg_1851_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_8_V_3_reg_1851_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_8_V_3_reg_1851[7]_i_1_n_7 ),
        .D(\digit_histogram_8_V_3_reg_1851[6]_i_1_n_7 ),
        .Q(\digit_histogram_8_V_3_reg_1851_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_8_V_3_reg_1851_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_8_V_3_reg_1851[7]_i_1_n_7 ),
        .D(\digit_histogram_8_V_3_reg_1851[7]_i_2_n_7 ),
        .Q(\digit_histogram_8_V_3_reg_1851_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3239[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_8_V_5_reg_3239[7]_i_2_n_7 ),
        .I2(\digit_histogram_8_V_3_reg_1851_reg_n_7_[0] ),
        .O(\digit_histogram_8_V_5_reg_3239[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3239[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_8_V_5_reg_3239[7]_i_2_n_7 ),
        .I2(\digit_histogram_8_V_3_reg_1851_reg_n_7_[1] ),
        .O(\digit_histogram_8_V_5_reg_3239[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3239[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_8_V_5_reg_3239[7]_i_2_n_7 ),
        .I2(\digit_histogram_8_V_3_reg_1851_reg_n_7_[2] ),
        .O(\digit_histogram_8_V_5_reg_3239[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3239[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_8_V_5_reg_3239[7]_i_2_n_7 ),
        .I2(\digit_histogram_8_V_3_reg_1851_reg_n_7_[3] ),
        .O(\digit_histogram_8_V_5_reg_3239[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3239[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_8_V_5_reg_3239[7]_i_2_n_7 ),
        .I2(\digit_histogram_8_V_3_reg_1851_reg_n_7_[4] ),
        .O(\digit_histogram_8_V_5_reg_3239[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3239[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_8_V_5_reg_3239[7]_i_2_n_7 ),
        .I2(\digit_histogram_8_V_3_reg_1851_reg_n_7_[5] ),
        .O(\digit_histogram_8_V_5_reg_3239[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3239[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_8_V_5_reg_3239[7]_i_2_n_7 ),
        .I2(\digit_histogram_8_V_3_reg_1851_reg_n_7_[6] ),
        .O(\digit_histogram_8_V_5_reg_3239[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_8_V_5_reg_3239[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_8_V_5_reg_3239[7]_i_2_n_7 ),
        .I2(\digit_histogram_8_V_3_reg_1851_reg_n_7_[7] ),
        .O(\digit_histogram_8_V_5_reg_3239[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \digit_histogram_8_V_5_reg_3239[7]_i_2 
       (.I0(p_091_0_i_i_reg_1962[0]),
        .I1(p_091_0_i_i_reg_1962[2]),
        .I2(p_091_0_i_i_reg_1962[3]),
        .I3(ap_CS_fsm_state11),
        .I4(p_091_0_i_i_reg_1962[1]),
        .O(\digit_histogram_8_V_5_reg_3239[7]_i_2_n_7 ));
  FDRE \digit_histogram_8_V_5_reg_3239_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_8_V_5_reg_3239[0]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3239[0]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_5_reg_3239_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_8_V_5_reg_3239[1]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3239[1]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_5_reg_3239_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_8_V_5_reg_3239[2]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3239[2]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_5_reg_3239_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_8_V_5_reg_3239[3]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3239[3]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_5_reg_3239_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_8_V_5_reg_3239[4]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3239[4]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_5_reg_3239_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_8_V_5_reg_3239[5]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3239[5]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_5_reg_3239_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_8_V_5_reg_3239[6]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3239[6]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_5_reg_3239_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_8_V_5_reg_3239[7]_i_1_n_7 ),
        .Q(digit_histogram_8_V_5_reg_3239[7]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_576_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_8_V_5_reg_3239[0]),
        .Q(digit_histogram_8_V_reg_576[0]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_576_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_8_V_5_reg_3239[1]),
        .Q(digit_histogram_8_V_reg_576[1]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_576_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_8_V_5_reg_3239[2]),
        .Q(digit_histogram_8_V_reg_576[2]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_576_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_8_V_5_reg_3239[3]),
        .Q(digit_histogram_8_V_reg_576[3]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_576_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_8_V_5_reg_3239[4]),
        .Q(digit_histogram_8_V_reg_576[4]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_576_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_8_V_5_reg_3239[5]),
        .Q(digit_histogram_8_V_reg_576[5]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_576_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_8_V_5_reg_3239[6]),
        .Q(digit_histogram_8_V_reg_576[6]),
        .R(1'b0));
  FDRE \digit_histogram_8_V_reg_576_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_8_V_5_reg_3239[7]),
        .Q(digit_histogram_8_V_reg_576[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \digit_histogram_9_V_1_reg_762[7]_i_1 
       (.I0(i_0_i_i_reg_872_reg[0]),
        .I1(ap_CS_fsm_state6),
        .I2(i_0_i_i_reg_872_reg[2]),
        .I3(i_0_i_i_reg_872_reg[3]),
        .I4(i_0_i_i_reg_872_reg[1]),
        .O(digit_histogram_9_V_1_reg_762));
  FDRE \digit_histogram_9_V_1_reg_762_reg[0] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_9_V_reg_564[0]),
        .Q(\digit_histogram_9_V_1_reg_762_reg_n_7_[0] ),
        .R(digit_histogram_9_V_1_reg_762));
  FDRE \digit_histogram_9_V_1_reg_762_reg[1] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_9_V_reg_564[1]),
        .Q(\digit_histogram_9_V_1_reg_762_reg_n_7_[1] ),
        .R(digit_histogram_9_V_1_reg_762));
  FDRE \digit_histogram_9_V_1_reg_762_reg[2] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_9_V_reg_564[2]),
        .Q(\digit_histogram_9_V_1_reg_762_reg_n_7_[2] ),
        .R(digit_histogram_9_V_1_reg_762));
  FDRE \digit_histogram_9_V_1_reg_762_reg[3] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_9_V_reg_564[3]),
        .Q(\digit_histogram_9_V_1_reg_762_reg_n_7_[3] ),
        .R(digit_histogram_9_V_1_reg_762));
  FDRE \digit_histogram_9_V_1_reg_762_reg[4] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_9_V_reg_564[4]),
        .Q(\digit_histogram_9_V_1_reg_762_reg_n_7_[4] ),
        .R(digit_histogram_9_V_1_reg_762));
  FDRE \digit_histogram_9_V_1_reg_762_reg[5] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_9_V_reg_564[5]),
        .Q(\digit_histogram_9_V_1_reg_762_reg_n_7_[5] ),
        .R(digit_histogram_9_V_1_reg_762));
  FDRE \digit_histogram_9_V_1_reg_762_reg[6] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_9_V_reg_564[6]),
        .Q(\digit_histogram_9_V_1_reg_762_reg_n_7_[6] ),
        .R(digit_histogram_9_V_1_reg_762));
  FDRE \digit_histogram_9_V_1_reg_762_reg[7] 
       (.C(ap_clk),
        .CE(i_0_i_i_reg_872),
        .D(digit_histogram_9_V_reg_564[7]),
        .Q(\digit_histogram_9_V_1_reg_762_reg_n_7_[7] ),
        .R(digit_histogram_9_V_1_reg_762));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_3_reg_1840[0]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_762_reg_n_7_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[0]),
        .O(\digit_histogram_9_V_3_reg_1840[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_3_reg_1840[1]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_762_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[1]),
        .O(\digit_histogram_9_V_3_reg_1840[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_3_reg_1840[2]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_762_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[2]),
        .O(\digit_histogram_9_V_3_reg_1840[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_3_reg_1840[3]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_762_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[3]),
        .O(\digit_histogram_9_V_3_reg_1840[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_3_reg_1840[4]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_762_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[4]),
        .O(\digit_histogram_9_V_3_reg_1840[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_3_reg_1840[5]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_762_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[5]),
        .O(\digit_histogram_9_V_3_reg_1840[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_3_reg_1840[6]_i_1 
       (.I0(\digit_histogram_9_V_1_reg_762_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[6]),
        .O(\digit_histogram_9_V_3_reg_1840[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \digit_histogram_9_V_3_reg_1840[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(p_091_0_i_i_reg_1962[1]),
        .I2(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .I3(p_091_0_i_i_reg_1962[3]),
        .I4(p_091_0_i_i_reg_1962[2]),
        .I5(\digit_histogram_1_V_3_reg_1928[7]_i_3_n_7 ),
        .O(\digit_histogram_9_V_3_reg_1840[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_3_reg_1840[7]_i_2 
       (.I0(\digit_histogram_9_V_1_reg_762_reg_n_7_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(digit_histogram_0_V_reg_1950_reg[7]),
        .O(\digit_histogram_9_V_3_reg_1840[7]_i_2_n_7 ));
  FDRE \digit_histogram_9_V_3_reg_1840_reg[0] 
       (.C(ap_clk),
        .CE(\digit_histogram_9_V_3_reg_1840[7]_i_1_n_7 ),
        .D(\digit_histogram_9_V_3_reg_1840[0]_i_1_n_7 ),
        .Q(\digit_histogram_9_V_3_reg_1840_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \digit_histogram_9_V_3_reg_1840_reg[1] 
       (.C(ap_clk),
        .CE(\digit_histogram_9_V_3_reg_1840[7]_i_1_n_7 ),
        .D(\digit_histogram_9_V_3_reg_1840[1]_i_1_n_7 ),
        .Q(\digit_histogram_9_V_3_reg_1840_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \digit_histogram_9_V_3_reg_1840_reg[2] 
       (.C(ap_clk),
        .CE(\digit_histogram_9_V_3_reg_1840[7]_i_1_n_7 ),
        .D(\digit_histogram_9_V_3_reg_1840[2]_i_1_n_7 ),
        .Q(\digit_histogram_9_V_3_reg_1840_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \digit_histogram_9_V_3_reg_1840_reg[3] 
       (.C(ap_clk),
        .CE(\digit_histogram_9_V_3_reg_1840[7]_i_1_n_7 ),
        .D(\digit_histogram_9_V_3_reg_1840[3]_i_1_n_7 ),
        .Q(\digit_histogram_9_V_3_reg_1840_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \digit_histogram_9_V_3_reg_1840_reg[4] 
       (.C(ap_clk),
        .CE(\digit_histogram_9_V_3_reg_1840[7]_i_1_n_7 ),
        .D(\digit_histogram_9_V_3_reg_1840[4]_i_1_n_7 ),
        .Q(\digit_histogram_9_V_3_reg_1840_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \digit_histogram_9_V_3_reg_1840_reg[5] 
       (.C(ap_clk),
        .CE(\digit_histogram_9_V_3_reg_1840[7]_i_1_n_7 ),
        .D(\digit_histogram_9_V_3_reg_1840[5]_i_1_n_7 ),
        .Q(\digit_histogram_9_V_3_reg_1840_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \digit_histogram_9_V_3_reg_1840_reg[6] 
       (.C(ap_clk),
        .CE(\digit_histogram_9_V_3_reg_1840[7]_i_1_n_7 ),
        .D(\digit_histogram_9_V_3_reg_1840[6]_i_1_n_7 ),
        .Q(\digit_histogram_9_V_3_reg_1840_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \digit_histogram_9_V_3_reg_1840_reg[7] 
       (.C(ap_clk),
        .CE(\digit_histogram_9_V_3_reg_1840[7]_i_1_n_7 ),
        .D(\digit_histogram_9_V_3_reg_1840[7]_i_2_n_7 ),
        .Q(\digit_histogram_9_V_3_reg_1840_reg_n_7_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3184[0]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[0]),
        .I1(\digit_histogram_9_V_5_reg_3184[7]_i_2_n_7 ),
        .I2(\digit_histogram_9_V_3_reg_1840_reg_n_7_[0] ),
        .O(\digit_histogram_9_V_5_reg_3184[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3184[1]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[1]),
        .I1(\digit_histogram_9_V_5_reg_3184[7]_i_2_n_7 ),
        .I2(\digit_histogram_9_V_3_reg_1840_reg_n_7_[1] ),
        .O(\digit_histogram_9_V_5_reg_3184[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3184[2]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[2]),
        .I1(\digit_histogram_9_V_5_reg_3184[7]_i_2_n_7 ),
        .I2(\digit_histogram_9_V_3_reg_1840_reg_n_7_[2] ),
        .O(\digit_histogram_9_V_5_reg_3184[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3184[3]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[3]),
        .I1(\digit_histogram_9_V_5_reg_3184[7]_i_2_n_7 ),
        .I2(\digit_histogram_9_V_3_reg_1840_reg_n_7_[3] ),
        .O(\digit_histogram_9_V_5_reg_3184[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3184[4]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[4]),
        .I1(\digit_histogram_9_V_5_reg_3184[7]_i_2_n_7 ),
        .I2(\digit_histogram_9_V_3_reg_1840_reg_n_7_[4] ),
        .O(\digit_histogram_9_V_5_reg_3184[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3184[5]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[5]),
        .I1(\digit_histogram_9_V_5_reg_3184[7]_i_2_n_7 ),
        .I2(\digit_histogram_9_V_3_reg_1840_reg_n_7_[5] ),
        .O(\digit_histogram_9_V_5_reg_3184[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3184[6]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[6]),
        .I1(\digit_histogram_9_V_5_reg_3184[7]_i_2_n_7 ),
        .I2(\digit_histogram_9_V_3_reg_1840_reg_n_7_[6] ),
        .O(\digit_histogram_9_V_5_reg_3184[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_histogram_9_V_5_reg_3184[7]_i_1 
       (.I0(digit_histogram_0_V_reg_1950_reg[7]),
        .I1(\digit_histogram_9_V_5_reg_3184[7]_i_2_n_7 ),
        .I2(\digit_histogram_9_V_3_reg_1840_reg_n_7_[7] ),
        .O(\digit_histogram_9_V_5_reg_3184[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \digit_histogram_9_V_5_reg_3184[7]_i_2 
       (.I0(p_091_0_i_i_reg_1962[0]),
        .I1(p_091_0_i_i_reg_1962[2]),
        .I2(p_091_0_i_i_reg_1962[3]),
        .I3(ap_CS_fsm_state11),
        .I4(p_091_0_i_i_reg_1962[1]),
        .O(\digit_histogram_9_V_5_reg_3184[7]_i_2_n_7 ));
  FDRE \digit_histogram_9_V_5_reg_3184_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_9_V_5_reg_3184[0]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3184[0]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_5_reg_3184_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_9_V_5_reg_3184[1]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3184[1]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_5_reg_3184_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_9_V_5_reg_3184[2]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3184[2]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_5_reg_3184_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_9_V_5_reg_3184[3]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3184[3]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_5_reg_3184_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_9_V_5_reg_3184[4]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3184[4]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_5_reg_3184_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_9_V_5_reg_3184[5]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3184[5]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_5_reg_3184_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_9_V_5_reg_3184[6]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3184[6]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_5_reg_3184_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\digit_histogram_9_V_5_reg_3184[7]_i_1_n_7 ),
        .Q(digit_histogram_9_V_5_reg_3184[7]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_564_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_9_V_5_reg_3184[0]),
        .Q(digit_histogram_9_V_reg_564[0]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_564_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_9_V_5_reg_3184[1]),
        .Q(digit_histogram_9_V_reg_564[1]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_564_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_9_V_5_reg_3184[2]),
        .Q(digit_histogram_9_V_reg_564[2]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_564_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_9_V_5_reg_3184[3]),
        .Q(digit_histogram_9_V_reg_564[3]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_564_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_9_V_5_reg_3184[4]),
        .Q(digit_histogram_9_V_reg_564[4]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_564_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_9_V_5_reg_3184[5]),
        .Q(digit_histogram_9_V_reg_564[5]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_564_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_9_V_5_reg_3184[6]),
        .Q(digit_histogram_9_V_reg_564[6]),
        .R(1'b0));
  FDRE \digit_histogram_9_V_reg_564_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(digit_histogram_9_V_5_reg_3184[7]),
        .Q(digit_histogram_9_V_reg_564[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \digit_location_0_V_1_reg_5760[0]_i_1 
       (.I0(digit_location_0_V_1_reg_5760[0]),
        .I1(digit_location_0_V_s_reg_4901[0]),
        .I2(\digit_location_0_V_1_reg_5760[7]_i_2_n_7 ),
        .I3(digit_location_0_V_reg_4912[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(re_sort_location_las_1_reg_7071[0]),
        .O(\digit_location_0_V_1_reg_5760[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \digit_location_0_V_1_reg_5760[1]_i_1 
       (.I0(digit_location_0_V_1_reg_5760[1]),
        .I1(digit_location_0_V_s_reg_4901[1]),
        .I2(\digit_location_0_V_1_reg_5760[7]_i_2_n_7 ),
        .I3(digit_location_0_V_reg_4912[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(re_sort_location_las_1_reg_7071[1]),
        .O(\digit_location_0_V_1_reg_5760[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \digit_location_0_V_1_reg_5760[2]_i_1 
       (.I0(digit_location_0_V_1_reg_5760[2]),
        .I1(digit_location_0_V_s_reg_4901[2]),
        .I2(\digit_location_0_V_1_reg_5760[7]_i_2_n_7 ),
        .I3(digit_location_0_V_reg_4912[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(re_sort_location_las_1_reg_7071[2]),
        .O(\digit_location_0_V_1_reg_5760[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \digit_location_0_V_1_reg_5760[3]_i_1 
       (.I0(digit_location_0_V_1_reg_5760[3]),
        .I1(digit_location_0_V_s_reg_4901[3]),
        .I2(\digit_location_0_V_1_reg_5760[7]_i_2_n_7 ),
        .I3(digit_location_0_V_reg_4912[3]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(re_sort_location_las_1_reg_7071[3]),
        .O(\digit_location_0_V_1_reg_5760[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \digit_location_0_V_1_reg_5760[4]_i_1 
       (.I0(digit_location_0_V_1_reg_5760[4]),
        .I1(digit_location_0_V_s_reg_4901[4]),
        .I2(\digit_location_0_V_1_reg_5760[7]_i_2_n_7 ),
        .I3(digit_location_0_V_reg_4912[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(re_sort_location_las_1_reg_7071[4]),
        .O(\digit_location_0_V_1_reg_5760[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \digit_location_0_V_1_reg_5760[5]_i_1 
       (.I0(digit_location_0_V_1_reg_5760[5]),
        .I1(digit_location_0_V_s_reg_4901[5]),
        .I2(\digit_location_0_V_1_reg_5760[7]_i_2_n_7 ),
        .I3(digit_location_0_V_reg_4912[5]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(re_sort_location_las_1_reg_7071[5]),
        .O(\digit_location_0_V_1_reg_5760[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_0_V_1_reg_5760[6]_i_1 
       (.I0(digit_location_0_V_s_reg_4901[6]),
        .I1(digit_location_0_V_1_reg_5760[6]),
        .I2(\digit_location_0_V_1_reg_5760[7]_i_2_n_7 ),
        .I3(digit_location_0_V_reg_4912[6]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(re_sort_location_las_1_reg_7071[6]),
        .O(\digit_location_0_V_1_reg_5760[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_0_V_1_reg_5760[7]_i_1 
       (.I0(digit_location_0_V_s_reg_4901[7]),
        .I1(digit_location_0_V_1_reg_5760[7]),
        .I2(\digit_location_0_V_1_reg_5760[7]_i_2_n_7 ),
        .I3(digit_location_0_V_reg_4912[7]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(re_sort_location_las_1_reg_7071[7]),
        .O(\digit_location_0_V_1_reg_5760[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \digit_location_0_V_1_reg_5760[7]_i_2 
       (.I0(\digit_location_3_V_4_reg_5595[7]_i_3_n_7 ),
        .I1(p_0149_0_i_i_reg_4923[0]),
        .I2(sorting_frequency_V_U_n_49),
        .I3(digit_V_1_reg_7051[0]),
        .I4(p_0149_0_i_i_reg_4923[1]),
        .I5(digit_V_1_reg_7051[1]),
        .O(\digit_location_0_V_1_reg_5760[7]_i_2_n_7 ));
  FDRE \digit_location_0_V_1_reg_5760_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_0_V_1_reg_5760[0]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5760[0]),
        .R(1'b0));
  FDRE \digit_location_0_V_1_reg_5760_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_0_V_1_reg_5760[1]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5760[1]),
        .R(1'b0));
  FDRE \digit_location_0_V_1_reg_5760_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_0_V_1_reg_5760[2]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5760[2]),
        .R(1'b0));
  FDRE \digit_location_0_V_1_reg_5760_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_0_V_1_reg_5760[3]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5760[3]),
        .R(1'b0));
  FDRE \digit_location_0_V_1_reg_5760_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_0_V_1_reg_5760[4]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5760[4]),
        .R(1'b0));
  FDRE \digit_location_0_V_1_reg_5760_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_0_V_1_reg_5760[5]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5760[5]),
        .R(1'b0));
  FDRE \digit_location_0_V_1_reg_5760_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_0_V_1_reg_5760[6]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5760[6]),
        .R(1'b0));
  FDRE \digit_location_0_V_1_reg_5760_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_0_V_1_reg_5760[7]_i_1_n_7 ),
        .Q(digit_location_0_V_1_reg_5760[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_reg_4912[0]_i_1 
       (.I0(re_sort_location_las_reg_3734[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_0_V_reg_4912[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(re_sort_location_las_1_reg_7071[0]),
        .O(\digit_location_0_V_reg_4912[0]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'hB)) 
    \digit_location_0_V_reg_4912[0]_i_2 
       (.I0(icmp_ln67_reg_7031_pp4_iter1_reg),
        .I1(sort_U0_out_value_V_ce0),
        .O(\digit_location_0_V_reg_4912[0]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_reg_4912[1]_i_1 
       (.I0(re_sort_location_las_reg_3734[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_0_V_reg_4912[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(re_sort_location_las_1_reg_7071[1]),
        .O(\digit_location_0_V_reg_4912[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_reg_4912[2]_i_1 
       (.I0(re_sort_location_las_reg_3734[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_0_V_reg_4912[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(re_sort_location_las_1_reg_7071[2]),
        .O(\digit_location_0_V_reg_4912[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_reg_4912[3]_i_1 
       (.I0(re_sort_location_las_reg_3734[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_0_V_reg_4912[3]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(re_sort_location_las_1_reg_7071[3]),
        .O(\digit_location_0_V_reg_4912[3]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'hB)) 
    \digit_location_0_V_reg_4912[3]_i_2 
       (.I0(icmp_ln67_reg_7031_pp4_iter1_reg),
        .I1(sort_U0_out_value_V_ce0),
        .O(\digit_location_0_V_reg_4912[3]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_reg_4912[4]_i_1 
       (.I0(re_sort_location_las_reg_3734[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_0_V_reg_4912[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(re_sort_location_las_1_reg_7071[4]),
        .O(\digit_location_0_V_reg_4912[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_reg_4912[5]_i_1 
       (.I0(re_sort_location_las_reg_3734[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_0_V_reg_4912[5]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(re_sort_location_las_1_reg_7071[5]),
        .O(\digit_location_0_V_reg_4912[5]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'hB)) 
    \digit_location_0_V_reg_4912[5]_i_2 
       (.I0(icmp_ln67_reg_7031_pp4_iter1_reg),
        .I1(sort_U0_out_value_V_ce0),
        .O(\digit_location_0_V_reg_4912[5]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_reg_4912[6]_i_1 
       (.I0(re_sort_location_las_reg_3734[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_0_V_reg_4912[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(re_sort_location_las_1_reg_7071[6]),
        .O(\digit_location_0_V_reg_4912[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_0_V_reg_4912[7]_i_1 
       (.I0(re_sort_location_las_reg_3734[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_0_V_reg_4912[7]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(re_sort_location_las_1_reg_7071[7]),
        .O(\digit_location_0_V_reg_4912[7]_i_1_n_7 ));
  FDRE \digit_location_0_V_reg_4912_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4912[0]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4912[0]),
        .R(1'b0));
  FDRE \digit_location_0_V_reg_4912_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4912[1]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4912[1]),
        .R(1'b0));
  FDRE \digit_location_0_V_reg_4912_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4912[2]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4912[2]),
        .R(1'b0));
  FDRE \digit_location_0_V_reg_4912_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4912[3]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4912[3]),
        .R(1'b0));
  FDRE \digit_location_0_V_reg_4912_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4912[4]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4912[4]),
        .R(1'b0));
  FDRE \digit_location_0_V_reg_4912_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4912[5]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4912[5]),
        .R(1'b0));
  FDRE \digit_location_0_V_reg_4912_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4912[6]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4912[6]),
        .R(1'b0));
  FDRE \digit_location_0_V_reg_4912_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_reg_4912[7]_i_1_n_7 ),
        .Q(digit_location_0_V_reg_4912[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \digit_location_0_V_s_reg_4901[0]_i_1 
       (.I0(digit_location_0_V_1_reg_5760[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_0_V_s_reg_4901[0]),
        .O(\digit_location_0_V_s_reg_4901[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \digit_location_0_V_s_reg_4901[1]_i_1 
       (.I0(digit_location_0_V_1_reg_5760[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_0_V_s_reg_4901[1]),
        .O(\digit_location_0_V_s_reg_4901[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \digit_location_0_V_s_reg_4901[2]_i_1 
       (.I0(digit_location_0_V_1_reg_5760[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_0_V_s_reg_4901[2]),
        .O(\digit_location_0_V_s_reg_4901[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \digit_location_0_V_s_reg_4901[3]_i_1 
       (.I0(digit_location_0_V_1_reg_5760[3]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_0_V_s_reg_4901[3]),
        .O(\digit_location_0_V_s_reg_4901[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \digit_location_0_V_s_reg_4901[4]_i_1 
       (.I0(digit_location_0_V_1_reg_5760[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_0_V_s_reg_4901[4]),
        .O(\digit_location_0_V_s_reg_4901[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \digit_location_0_V_s_reg_4901[5]_i_1 
       (.I0(digit_location_0_V_1_reg_5760[5]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_0_V_s_reg_4901[5]),
        .O(\digit_location_0_V_s_reg_4901[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_s_reg_4901[6]_i_1 
       (.I0(digit_location_0_V_s_reg_4901[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_0_V_1_reg_5760[6]),
        .O(\digit_location_0_V_s_reg_4901[6]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_0_V_s_reg_4901[7]_i_1 
       (.I0(digit_location_0_V_s_reg_4901[7]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_0_V_1_reg_5760[7]),
        .O(\digit_location_0_V_s_reg_4901[7]_i_1_n_7 ));
  FDRE \digit_location_0_V_s_reg_4901_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4901[0]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4901[0]),
        .R(ap_CS_fsm_state13));
  FDRE \digit_location_0_V_s_reg_4901_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4901[1]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4901[1]),
        .R(ap_CS_fsm_state13));
  FDRE \digit_location_0_V_s_reg_4901_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4901[2]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4901[2]),
        .R(ap_CS_fsm_state13));
  FDRE \digit_location_0_V_s_reg_4901_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4901[3]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4901[3]),
        .R(ap_CS_fsm_state13));
  FDRE \digit_location_0_V_s_reg_4901_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4901[4]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4901[4]),
        .R(ap_CS_fsm_state13));
  FDRE \digit_location_0_V_s_reg_4901_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4901[5]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4901[5]),
        .R(ap_CS_fsm_state13));
  FDRE \digit_location_0_V_s_reg_4901_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4901[6]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4901[6]),
        .R(ap_CS_fsm_state13));
  FDRE \digit_location_0_V_s_reg_4901_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_0_V_s_reg_4901[7]_i_1_n_7 ),
        .Q(digit_location_0_V_s_reg_4901[7]),
        .R(ap_CS_fsm_state13));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_10_V_1_reg_3789[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_10_V_reg_372[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\digit_location_10_V_1_reg_3789[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_10_V_1_reg_3789[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_10_V_reg_372[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\digit_location_10_V_1_reg_3789[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_10_V_1_reg_3789[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_10_V_reg_372[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\digit_location_10_V_1_reg_3789[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_10_V_1_reg_3789[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_10_V_reg_372[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\digit_location_10_V_1_reg_3789[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \digit_location_10_V_1_reg_3789[7]_i_1 
       (.I0(i6_0_i_i_reg_3899),
        .I1(i6_0_i_i_reg_3899_reg[1]),
        .I2(i6_0_i_i_reg_3899_reg[0]),
        .I3(i6_0_i_i_reg_3899_reg[3]),
        .I4(i6_0_i_i_reg_3899_reg[2]),
        .I5(ap_CS_fsm_state12),
        .O(\digit_location_10_V_1_reg_3789[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_10_V_1_reg_3789[7]_i_3 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_10_V_reg_372[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\digit_location_10_V_1_reg_3789[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_10_V_1_reg_3789[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_10_V_reg_372[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\digit_location_10_V_1_reg_3789[7]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_10_V_1_reg_3789[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_10_V_reg_372[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\digit_location_10_V_1_reg_3789[7]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_10_V_1_reg_3789[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_10_V_reg_372[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\digit_location_10_V_1_reg_3789[7]_i_6_n_7 ));
  FDRE \digit_location_10_V_1_reg_3789_reg[0] 
       (.C(ap_clk),
        .CE(\digit_location_10_V_1_reg_3789[7]_i_1_n_7 ),
        .D(\digit_location_10_V_1_reg_3789_reg[3]_i_1_n_14 ),
        .Q(digit_location_10_V_1_reg_3789[0]),
        .R(1'b0));
  FDRE \digit_location_10_V_1_reg_3789_reg[1] 
       (.C(ap_clk),
        .CE(\digit_location_10_V_1_reg_3789[7]_i_1_n_7 ),
        .D(\digit_location_10_V_1_reg_3789_reg[3]_i_1_n_13 ),
        .Q(digit_location_10_V_1_reg_3789[1]),
        .R(1'b0));
  FDRE \digit_location_10_V_1_reg_3789_reg[2] 
       (.C(ap_clk),
        .CE(\digit_location_10_V_1_reg_3789[7]_i_1_n_7 ),
        .D(\digit_location_10_V_1_reg_3789_reg[3]_i_1_n_12 ),
        .Q(digit_location_10_V_1_reg_3789[2]),
        .R(1'b0));
  FDRE \digit_location_10_V_1_reg_3789_reg[3] 
       (.C(ap_clk),
        .CE(\digit_location_10_V_1_reg_3789[7]_i_1_n_7 ),
        .D(\digit_location_10_V_1_reg_3789_reg[3]_i_1_n_11 ),
        .Q(digit_location_10_V_1_reg_3789[3]),
        .R(1'b0));
  CARRY4 \digit_location_10_V_1_reg_3789_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\digit_location_10_V_1_reg_3789_reg[3]_i_1_n_7 ,\digit_location_10_V_1_reg_3789_reg[3]_i_1_n_8 ,\digit_location_10_V_1_reg_3789_reg[3]_i_1_n_9 ,\digit_location_10_V_1_reg_3789_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\digit_location_10_V_1_reg_3789_reg[3]_i_1_n_11 ,\digit_location_10_V_1_reg_3789_reg[3]_i_1_n_12 ,\digit_location_10_V_1_reg_3789_reg[3]_i_1_n_13 ,\digit_location_10_V_1_reg_3789_reg[3]_i_1_n_14 }),
        .S({\digit_location_10_V_1_reg_3789[3]_i_2_n_7 ,\digit_location_10_V_1_reg_3789[3]_i_3_n_7 ,\digit_location_10_V_1_reg_3789[3]_i_4_n_7 ,\digit_location_10_V_1_reg_3789[3]_i_5_n_7 }));
  FDRE \digit_location_10_V_1_reg_3789_reg[4] 
       (.C(ap_clk),
        .CE(\digit_location_10_V_1_reg_3789[7]_i_1_n_7 ),
        .D(\digit_location_10_V_1_reg_3789_reg[7]_i_2_n_14 ),
        .Q(digit_location_10_V_1_reg_3789[4]),
        .R(1'b0));
  FDRE \digit_location_10_V_1_reg_3789_reg[5] 
       (.C(ap_clk),
        .CE(\digit_location_10_V_1_reg_3789[7]_i_1_n_7 ),
        .D(\digit_location_10_V_1_reg_3789_reg[7]_i_2_n_13 ),
        .Q(digit_location_10_V_1_reg_3789[5]),
        .R(1'b0));
  FDRE \digit_location_10_V_1_reg_3789_reg[6] 
       (.C(ap_clk),
        .CE(\digit_location_10_V_1_reg_3789[7]_i_1_n_7 ),
        .D(\digit_location_10_V_1_reg_3789_reg[7]_i_2_n_12 ),
        .Q(digit_location_10_V_1_reg_3789[6]),
        .R(1'b0));
  FDRE \digit_location_10_V_1_reg_3789_reg[7] 
       (.C(ap_clk),
        .CE(\digit_location_10_V_1_reg_3789[7]_i_1_n_7 ),
        .D(\digit_location_10_V_1_reg_3789_reg[7]_i_2_n_11 ),
        .Q(digit_location_10_V_1_reg_3789[7]),
        .R(1'b0));
  CARRY4 \digit_location_10_V_1_reg_3789_reg[7]_i_2 
       (.CI(\digit_location_10_V_1_reg_3789_reg[3]_i_1_n_7 ),
        .CO({\NLW_digit_location_10_V_1_reg_3789_reg[7]_i_2_CO_UNCONNECTED [3],\digit_location_10_V_1_reg_3789_reg[7]_i_2_n_8 ,\digit_location_10_V_1_reg_3789_reg[7]_i_2_n_9 ,\digit_location_10_V_1_reg_3789_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\digit_location_10_V_1_reg_3789_reg[7]_i_2_n_11 ,\digit_location_10_V_1_reg_3789_reg[7]_i_2_n_12 ,\digit_location_10_V_1_reg_3789_reg[7]_i_2_n_13 ,\digit_location_10_V_1_reg_3789_reg[7]_i_2_n_14 }),
        .S({\digit_location_10_V_1_reg_3789[7]_i_3_n_7 ,\digit_location_10_V_1_reg_3789[7]_i_4_n_7 ,\digit_location_10_V_1_reg_3789[7]_i_5_n_7 ,\digit_location_10_V_1_reg_3789[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_10_V_3_reg_4791[0]_i_1 
       (.I0(digit_location_10_V_1_reg_3789[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_10_V_4_reg_5210[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_10_V_3_reg_4791[0]),
        .O(\digit_location_10_V_3_reg_4791[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_10_V_3_reg_4791[1]_i_1 
       (.I0(digit_location_10_V_1_reg_3789[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_10_V_4_reg_5210[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_10_V_3_reg_4791[1]),
        .O(\digit_location_10_V_3_reg_4791[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_10_V_3_reg_4791[2]_i_1 
       (.I0(digit_location_10_V_1_reg_3789[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_10_V_4_reg_5210[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_10_V_3_reg_4791[2]),
        .O(\digit_location_10_V_3_reg_4791[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_10_V_3_reg_4791[3]_i_1 
       (.I0(digit_location_10_V_1_reg_3789[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_10_V_4_reg_5210[3]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_10_V_3_reg_4791[3]),
        .O(\digit_location_10_V_3_reg_4791[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_10_V_3_reg_4791[4]_i_1 
       (.I0(digit_location_10_V_1_reg_3789[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_10_V_4_reg_5210[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_10_V_3_reg_4791[4]),
        .O(\digit_location_10_V_3_reg_4791[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_10_V_3_reg_4791[5]_i_1 
       (.I0(digit_location_10_V_1_reg_3789[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_10_V_4_reg_5210[5]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_10_V_3_reg_4791[5]),
        .O(\digit_location_10_V_3_reg_4791[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_3_reg_4791[6]_i_1 
       (.I0(digit_location_10_V_1_reg_3789[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_10_V_3_reg_4791[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_10_V_4_reg_5210[6]),
        .O(\digit_location_10_V_3_reg_4791[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_10_V_3_reg_4791[7]_i_1 
       (.I0(digit_location_10_V_1_reg_3789[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_10_V_3_reg_4791[7]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_10_V_4_reg_5210[7]),
        .O(\digit_location_10_V_3_reg_4791[7]_i_1_n_7 ));
  FDRE \digit_location_10_V_3_reg_4791_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4791[0]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4791[0]),
        .R(1'b0));
  FDRE \digit_location_10_V_3_reg_4791_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4791[1]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4791[1]),
        .R(1'b0));
  FDRE \digit_location_10_V_3_reg_4791_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4791[2]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4791[2]),
        .R(1'b0));
  FDRE \digit_location_10_V_3_reg_4791_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4791[3]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4791[3]),
        .R(1'b0));
  FDRE \digit_location_10_V_3_reg_4791_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4791[4]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4791[4]),
        .R(1'b0));
  FDRE \digit_location_10_V_3_reg_4791_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4791[5]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4791[5]),
        .R(1'b0));
  FDRE \digit_location_10_V_3_reg_4791_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4791[6]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4791[6]),
        .R(1'b0));
  FDRE \digit_location_10_V_3_reg_4791_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_10_V_3_reg_4791[7]_i_1_n_7 ),
        .Q(digit_location_10_V_3_reg_4791[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_10_V_4_reg_5210[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_10_V_4_reg_5210[7]_i_2_n_7 ),
        .I3(digit_location_10_V_4_reg_5210[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_10_V_3_reg_4791[0]),
        .O(\digit_location_10_V_4_reg_5210[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_10_V_4_reg_5210[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_10_V_4_reg_5210[7]_i_2_n_7 ),
        .I3(digit_location_10_V_4_reg_5210[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_10_V_3_reg_4791[1]),
        .O(\digit_location_10_V_4_reg_5210[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_10_V_4_reg_5210[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_10_V_4_reg_5210[7]_i_2_n_7 ),
        .I3(digit_location_10_V_4_reg_5210[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_10_V_3_reg_4791[2]),
        .O(\digit_location_10_V_4_reg_5210[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_10_V_4_reg_5210[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_10_V_4_reg_5210[7]_i_2_n_7 ),
        .I3(digit_location_10_V_4_reg_5210[3]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_10_V_3_reg_4791[3]),
        .O(\digit_location_10_V_4_reg_5210[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_10_V_4_reg_5210[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_10_V_4_reg_5210[7]_i_2_n_7 ),
        .I3(digit_location_10_V_4_reg_5210[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_10_V_3_reg_4791[4]),
        .O(\digit_location_10_V_4_reg_5210[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_10_V_4_reg_5210[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_10_V_4_reg_5210[7]_i_2_n_7 ),
        .I3(digit_location_10_V_4_reg_5210[5]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_10_V_3_reg_4791[5]),
        .O(\digit_location_10_V_4_reg_5210[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_10_V_4_reg_5210[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_10_V_4_reg_5210[7]_i_2_n_7 ),
        .I3(digit_location_10_V_3_reg_4791[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_10_V_4_reg_5210[6]),
        .O(\digit_location_10_V_4_reg_5210[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_10_V_4_reg_5210[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_10_V_4_reg_5210[7]_i_2_n_7 ),
        .I3(digit_location_10_V_3_reg_4791[7]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_10_V_4_reg_5210[7]),
        .O(\digit_location_10_V_4_reg_5210[7]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \digit_location_10_V_4_reg_5210[7]_i_2 
       (.I0(ap_enable_reg_pp4_iter1),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(\digit_location_10_V_4_reg_5210[7]_i_3_n_7 ),
        .I3(\digit_location_11_V_4_reg_5155[7]_i_3_n_7 ),
        .I4(\icmp_ln67_reg_7031_reg_n_7_[0] ),
        .O(\digit_location_10_V_4_reg_5210[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \digit_location_10_V_4_reg_5210[7]_i_3 
       (.I0(digit_V_1_reg_7051[0]),
        .I1(p_0149_0_i_i_reg_4923[0]),
        .I2(digit_V_1_reg_7051[1]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(p_0149_0_i_i_reg_4923[1]),
        .O(\digit_location_10_V_4_reg_5210[7]_i_3_n_7 ));
  FDRE \digit_location_10_V_4_reg_5210_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_10_V_4_reg_5210[0]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5210[0]),
        .R(1'b0));
  FDRE \digit_location_10_V_4_reg_5210_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_10_V_4_reg_5210[1]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5210[1]),
        .R(1'b0));
  FDRE \digit_location_10_V_4_reg_5210_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_10_V_4_reg_5210[2]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5210[2]),
        .R(1'b0));
  FDRE \digit_location_10_V_4_reg_5210_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_10_V_4_reg_5210[3]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5210[3]),
        .R(1'b0));
  FDRE \digit_location_10_V_4_reg_5210_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_10_V_4_reg_5210[4]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5210[4]),
        .R(1'b0));
  FDRE \digit_location_10_V_4_reg_5210_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_10_V_4_reg_5210[5]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5210[5]),
        .R(1'b0));
  FDRE \digit_location_10_V_4_reg_5210_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_10_V_4_reg_5210[6]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5210[6]),
        .R(1'b0));
  FDRE \digit_location_10_V_4_reg_5210_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_10_V_4_reg_5210[7]_i_1_n_7 ),
        .Q(digit_location_10_V_4_reg_5210[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_372[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_10_V_reg_372[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4791[0]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_372[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_10_V_reg_372[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4791[1]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_372[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_10_V_reg_372[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4791[2]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_372[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_10_V_reg_372[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4791[3]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_372[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_10_V_reg_372[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4791[4]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_372[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_10_V_reg_372[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4791[5]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_372[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_10_V_reg_372[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4791[6]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_10_V_reg_372[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_10_V_reg_372[7]_i_2_n_7 ),
        .I2(digit_location_10_V_3_reg_4791[7]),
        .O(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \digit_location_10_V_reg_372[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[0]),
        .I1(p_0149_0_i_i_reg_4923[1]),
        .I2(p_0149_0_i_i_reg_4923[3]),
        .I3(ap_CS_fsm_state17),
        .I4(p_0149_0_i_i_reg_4923[2]),
        .O(\digit_location_10_V_reg_372[7]_i_2_n_7 ));
  FDRE \digit_location_10_V_reg_372_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[0]),
        .Q(digit_location_10_V_reg_372[0]),
        .R(1'b0));
  FDRE \digit_location_10_V_reg_372_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[1]),
        .Q(digit_location_10_V_reg_372[1]),
        .R(1'b0));
  FDRE \digit_location_10_V_reg_372_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[2]),
        .Q(digit_location_10_V_reg_372[2]),
        .R(1'b0));
  FDRE \digit_location_10_V_reg_372_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[3]),
        .Q(digit_location_10_V_reg_372[3]),
        .R(1'b0));
  FDRE \digit_location_10_V_reg_372_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[4]),
        .Q(digit_location_10_V_reg_372[4]),
        .R(1'b0));
  FDRE \digit_location_10_V_reg_372_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[5]),
        .Q(digit_location_10_V_reg_372[5]),
        .R(1'b0));
  FDRE \digit_location_10_V_reg_372_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[6]),
        .Q(digit_location_10_V_reg_372[6]),
        .R(1'b0));
  FDRE \digit_location_10_V_reg_372_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32[7]),
        .Q(digit_location_10_V_reg_372[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_11_V_1_reg_3778[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_11_V_reg_360[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\digit_location_11_V_1_reg_3778[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_11_V_1_reg_3778[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_11_V_reg_360[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\digit_location_11_V_1_reg_3778[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_11_V_1_reg_3778[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_11_V_reg_360[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\digit_location_11_V_1_reg_3778[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_11_V_1_reg_3778[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_11_V_reg_360[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\digit_location_11_V_1_reg_3778[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \digit_location_11_V_1_reg_3778[7]_i_1 
       (.I0(i6_0_i_i_reg_3899),
        .I1(i6_0_i_i_reg_3899_reg[3]),
        .I2(i6_0_i_i_reg_3899_reg[2]),
        .I3(i6_0_i_i_reg_3899_reg[1]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(ap_CS_fsm_state12),
        .O(\digit_location_11_V_1_reg_3778[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_11_V_1_reg_3778[7]_i_3 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_11_V_reg_360[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\digit_location_11_V_1_reg_3778[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_11_V_1_reg_3778[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_11_V_reg_360[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\digit_location_11_V_1_reg_3778[7]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_11_V_1_reg_3778[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_11_V_reg_360[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\digit_location_11_V_1_reg_3778[7]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_11_V_1_reg_3778[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_11_V_reg_360[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\digit_location_11_V_1_reg_3778[7]_i_6_n_7 ));
  FDRE \digit_location_11_V_1_reg_3778_reg[0] 
       (.C(ap_clk),
        .CE(\digit_location_11_V_1_reg_3778[7]_i_1_n_7 ),
        .D(\digit_location_11_V_1_reg_3778_reg[3]_i_1_n_14 ),
        .Q(digit_location_11_V_1_reg_3778[0]),
        .R(1'b0));
  FDRE \digit_location_11_V_1_reg_3778_reg[1] 
       (.C(ap_clk),
        .CE(\digit_location_11_V_1_reg_3778[7]_i_1_n_7 ),
        .D(\digit_location_11_V_1_reg_3778_reg[3]_i_1_n_13 ),
        .Q(digit_location_11_V_1_reg_3778[1]),
        .R(1'b0));
  FDRE \digit_location_11_V_1_reg_3778_reg[2] 
       (.C(ap_clk),
        .CE(\digit_location_11_V_1_reg_3778[7]_i_1_n_7 ),
        .D(\digit_location_11_V_1_reg_3778_reg[3]_i_1_n_12 ),
        .Q(digit_location_11_V_1_reg_3778[2]),
        .R(1'b0));
  FDRE \digit_location_11_V_1_reg_3778_reg[3] 
       (.C(ap_clk),
        .CE(\digit_location_11_V_1_reg_3778[7]_i_1_n_7 ),
        .D(\digit_location_11_V_1_reg_3778_reg[3]_i_1_n_11 ),
        .Q(digit_location_11_V_1_reg_3778[3]),
        .R(1'b0));
  CARRY4 \digit_location_11_V_1_reg_3778_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\digit_location_11_V_1_reg_3778_reg[3]_i_1_n_7 ,\digit_location_11_V_1_reg_3778_reg[3]_i_1_n_8 ,\digit_location_11_V_1_reg_3778_reg[3]_i_1_n_9 ,\digit_location_11_V_1_reg_3778_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\digit_location_11_V_1_reg_3778_reg[3]_i_1_n_11 ,\digit_location_11_V_1_reg_3778_reg[3]_i_1_n_12 ,\digit_location_11_V_1_reg_3778_reg[3]_i_1_n_13 ,\digit_location_11_V_1_reg_3778_reg[3]_i_1_n_14 }),
        .S({\digit_location_11_V_1_reg_3778[3]_i_2_n_7 ,\digit_location_11_V_1_reg_3778[3]_i_3_n_7 ,\digit_location_11_V_1_reg_3778[3]_i_4_n_7 ,\digit_location_11_V_1_reg_3778[3]_i_5_n_7 }));
  FDRE \digit_location_11_V_1_reg_3778_reg[4] 
       (.C(ap_clk),
        .CE(\digit_location_11_V_1_reg_3778[7]_i_1_n_7 ),
        .D(\digit_location_11_V_1_reg_3778_reg[7]_i_2_n_14 ),
        .Q(digit_location_11_V_1_reg_3778[4]),
        .R(1'b0));
  FDRE \digit_location_11_V_1_reg_3778_reg[5] 
       (.C(ap_clk),
        .CE(\digit_location_11_V_1_reg_3778[7]_i_1_n_7 ),
        .D(\digit_location_11_V_1_reg_3778_reg[7]_i_2_n_13 ),
        .Q(digit_location_11_V_1_reg_3778[5]),
        .R(1'b0));
  FDRE \digit_location_11_V_1_reg_3778_reg[6] 
       (.C(ap_clk),
        .CE(\digit_location_11_V_1_reg_3778[7]_i_1_n_7 ),
        .D(\digit_location_11_V_1_reg_3778_reg[7]_i_2_n_12 ),
        .Q(digit_location_11_V_1_reg_3778[6]),
        .R(1'b0));
  FDRE \digit_location_11_V_1_reg_3778_reg[7] 
       (.C(ap_clk),
        .CE(\digit_location_11_V_1_reg_3778[7]_i_1_n_7 ),
        .D(\digit_location_11_V_1_reg_3778_reg[7]_i_2_n_11 ),
        .Q(digit_location_11_V_1_reg_3778[7]),
        .R(1'b0));
  CARRY4 \digit_location_11_V_1_reg_3778_reg[7]_i_2 
       (.CI(\digit_location_11_V_1_reg_3778_reg[3]_i_1_n_7 ),
        .CO({\NLW_digit_location_11_V_1_reg_3778_reg[7]_i_2_CO_UNCONNECTED [3],\digit_location_11_V_1_reg_3778_reg[7]_i_2_n_8 ,\digit_location_11_V_1_reg_3778_reg[7]_i_2_n_9 ,\digit_location_11_V_1_reg_3778_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\digit_location_11_V_1_reg_3778_reg[7]_i_2_n_11 ,\digit_location_11_V_1_reg_3778_reg[7]_i_2_n_12 ,\digit_location_11_V_1_reg_3778_reg[7]_i_2_n_13 ,\digit_location_11_V_1_reg_3778_reg[7]_i_2_n_14 }),
        .S({\digit_location_11_V_1_reg_3778[7]_i_3_n_7 ,\digit_location_11_V_1_reg_3778[7]_i_4_n_7 ,\digit_location_11_V_1_reg_3778[7]_i_5_n_7 ,\digit_location_11_V_1_reg_3778[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_11_V_3_reg_4780[0]_i_1 
       (.I0(digit_location_11_V_1_reg_3778[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_11_V_4_reg_5155[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_11_V_3_reg_4780[0]),
        .O(\digit_location_11_V_3_reg_4780[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_11_V_3_reg_4780[1]_i_1 
       (.I0(digit_location_11_V_1_reg_3778[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_11_V_4_reg_5155[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_11_V_3_reg_4780[1]),
        .O(\digit_location_11_V_3_reg_4780[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_11_V_3_reg_4780[2]_i_1 
       (.I0(digit_location_11_V_1_reg_3778[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_11_V_4_reg_5155[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_11_V_3_reg_4780[2]),
        .O(\digit_location_11_V_3_reg_4780[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_11_V_3_reg_4780[3]_i_1 
       (.I0(digit_location_11_V_1_reg_3778[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_11_V_4_reg_5155[3]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_11_V_3_reg_4780[3]),
        .O(\digit_location_11_V_3_reg_4780[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_11_V_3_reg_4780[4]_i_1 
       (.I0(digit_location_11_V_1_reg_3778[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_11_V_4_reg_5155[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_11_V_3_reg_4780[4]),
        .O(\digit_location_11_V_3_reg_4780[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_11_V_3_reg_4780[5]_i_1 
       (.I0(digit_location_11_V_1_reg_3778[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_11_V_4_reg_5155[5]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_11_V_3_reg_4780[5]),
        .O(\digit_location_11_V_3_reg_4780[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_3_reg_4780[6]_i_1 
       (.I0(digit_location_11_V_1_reg_3778[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_11_V_3_reg_4780[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_11_V_4_reg_5155[6]),
        .O(\digit_location_11_V_3_reg_4780[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_11_V_3_reg_4780[7]_i_1 
       (.I0(digit_location_11_V_1_reg_3778[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_11_V_3_reg_4780[7]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_11_V_4_reg_5155[7]),
        .O(\digit_location_11_V_3_reg_4780[7]_i_1_n_7 ));
  FDRE \digit_location_11_V_3_reg_4780_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4780[0]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4780[0]),
        .R(1'b0));
  FDRE \digit_location_11_V_3_reg_4780_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4780[1]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4780[1]),
        .R(1'b0));
  FDRE \digit_location_11_V_3_reg_4780_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4780[2]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4780[2]),
        .R(1'b0));
  FDRE \digit_location_11_V_3_reg_4780_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4780[3]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4780[3]),
        .R(1'b0));
  FDRE \digit_location_11_V_3_reg_4780_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4780[4]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4780[4]),
        .R(1'b0));
  FDRE \digit_location_11_V_3_reg_4780_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4780[5]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4780[5]),
        .R(1'b0));
  FDRE \digit_location_11_V_3_reg_4780_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4780[6]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4780[6]),
        .R(1'b0));
  FDRE \digit_location_11_V_3_reg_4780_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_11_V_3_reg_4780[7]_i_1_n_7 ),
        .Q(digit_location_11_V_3_reg_4780[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_11_V_4_reg_5155[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_11_V_4_reg_5155[7]_i_2_n_7 ),
        .I3(digit_location_11_V_4_reg_5155[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_11_V_3_reg_4780[0]),
        .O(\digit_location_11_V_4_reg_5155[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_11_V_4_reg_5155[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_11_V_4_reg_5155[7]_i_2_n_7 ),
        .I3(digit_location_11_V_4_reg_5155[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_11_V_3_reg_4780[1]),
        .O(\digit_location_11_V_4_reg_5155[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_11_V_4_reg_5155[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_11_V_4_reg_5155[7]_i_2_n_7 ),
        .I3(digit_location_11_V_4_reg_5155[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_11_V_3_reg_4780[2]),
        .O(\digit_location_11_V_4_reg_5155[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_11_V_4_reg_5155[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_11_V_4_reg_5155[7]_i_2_n_7 ),
        .I3(digit_location_11_V_4_reg_5155[3]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_11_V_3_reg_4780[3]),
        .O(\digit_location_11_V_4_reg_5155[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_11_V_4_reg_5155[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_11_V_4_reg_5155[7]_i_2_n_7 ),
        .I3(digit_location_11_V_4_reg_5155[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_11_V_3_reg_4780[4]),
        .O(\digit_location_11_V_4_reg_5155[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_11_V_4_reg_5155[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_11_V_4_reg_5155[7]_i_2_n_7 ),
        .I3(digit_location_11_V_4_reg_5155[5]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_11_V_3_reg_4780[5]),
        .O(\digit_location_11_V_4_reg_5155[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_11_V_4_reg_5155[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_11_V_4_reg_5155[7]_i_2_n_7 ),
        .I3(digit_location_11_V_3_reg_4780[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_11_V_4_reg_5155[6]),
        .O(\digit_location_11_V_4_reg_5155[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_11_V_4_reg_5155[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_11_V_4_reg_5155[7]_i_2_n_7 ),
        .I3(digit_location_11_V_3_reg_4780[7]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_11_V_4_reg_5155[7]),
        .O(\digit_location_11_V_4_reg_5155[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \digit_location_11_V_4_reg_5155[7]_i_2 
       (.I0(ap_enable_reg_pp4_iter1),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[0]),
        .I3(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[1]),
        .I4(\digit_location_11_V_4_reg_5155[7]_i_3_n_7 ),
        .I5(\icmp_ln67_reg_7031_reg_n_7_[0] ),
        .O(\digit_location_11_V_4_reg_5155[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \digit_location_11_V_4_reg_5155[7]_i_3 
       (.I0(digit_V_1_reg_7051[2]),
        .I1(p_0149_0_i_i_reg_4923[2]),
        .I2(digit_V_1_reg_7051[3]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(p_0149_0_i_i_reg_4923[3]),
        .O(\digit_location_11_V_4_reg_5155[7]_i_3_n_7 ));
  FDRE \digit_location_11_V_4_reg_5155_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_11_V_4_reg_5155[0]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5155[0]),
        .R(1'b0));
  FDRE \digit_location_11_V_4_reg_5155_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_11_V_4_reg_5155[1]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5155[1]),
        .R(1'b0));
  FDRE \digit_location_11_V_4_reg_5155_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_11_V_4_reg_5155[2]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5155[2]),
        .R(1'b0));
  FDRE \digit_location_11_V_4_reg_5155_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_11_V_4_reg_5155[3]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5155[3]),
        .R(1'b0));
  FDRE \digit_location_11_V_4_reg_5155_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_11_V_4_reg_5155[4]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5155[4]),
        .R(1'b0));
  FDRE \digit_location_11_V_4_reg_5155_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_11_V_4_reg_5155[5]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5155[5]),
        .R(1'b0));
  FDRE \digit_location_11_V_4_reg_5155_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_11_V_4_reg_5155[6]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5155[6]),
        .R(1'b0));
  FDRE \digit_location_11_V_4_reg_5155_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_11_V_4_reg_5155[7]_i_1_n_7 ),
        .Q(digit_location_11_V_4_reg_5155[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_360[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_11_V_reg_360[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4780[0]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_360[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_11_V_reg_360[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4780[1]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_360[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_11_V_reg_360[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4780[2]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_360[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_11_V_reg_360[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4780[3]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_360[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_11_V_reg_360[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4780[4]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_360[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_11_V_reg_360[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4780[5]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_360[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_11_V_reg_360[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4780[6]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_11_V_reg_360[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_11_V_reg_360[7]_i_2_n_7 ),
        .I2(digit_location_11_V_3_reg_4780[7]),
        .O(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \digit_location_11_V_reg_360[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[3]),
        .I1(ap_CS_fsm_state17),
        .I2(p_0149_0_i_i_reg_4923[2]),
        .I3(p_0149_0_i_i_reg_4923[1]),
        .I4(p_0149_0_i_i_reg_4923[0]),
        .O(\digit_location_11_V_reg_360[7]_i_2_n_7 ));
  FDRE \digit_location_11_V_reg_360_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[0]),
        .Q(digit_location_11_V_reg_360[0]),
        .R(1'b0));
  FDRE \digit_location_11_V_reg_360_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[1]),
        .Q(digit_location_11_V_reg_360[1]),
        .R(1'b0));
  FDRE \digit_location_11_V_reg_360_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[2]),
        .Q(digit_location_11_V_reg_360[2]),
        .R(1'b0));
  FDRE \digit_location_11_V_reg_360_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[3]),
        .Q(digit_location_11_V_reg_360[3]),
        .R(1'b0));
  FDRE \digit_location_11_V_reg_360_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[4]),
        .Q(digit_location_11_V_reg_360[4]),
        .R(1'b0));
  FDRE \digit_location_11_V_reg_360_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[5]),
        .Q(digit_location_11_V_reg_360[5]),
        .R(1'b0));
  FDRE \digit_location_11_V_reg_360_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[6]),
        .Q(digit_location_11_V_reg_360[6]),
        .R(1'b0));
  FDRE \digit_location_11_V_reg_360_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32[7]),
        .Q(digit_location_11_V_reg_360[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_12_V_1_reg_3767[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_12_V_reg_348[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\digit_location_12_V_1_reg_3767[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_12_V_1_reg_3767[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_12_V_reg_348[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\digit_location_12_V_1_reg_3767[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_12_V_1_reg_3767[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_12_V_reg_348[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\digit_location_12_V_1_reg_3767[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_12_V_1_reg_3767[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_12_V_reg_348[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\digit_location_12_V_1_reg_3767[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \digit_location_12_V_1_reg_3767[7]_i_1 
       (.I0(i6_0_i_i_reg_3899),
        .I1(i6_0_i_i_reg_3899_reg[3]),
        .I2(i6_0_i_i_reg_3899_reg[2]),
        .I3(i6_0_i_i_reg_3899_reg[1]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(ap_CS_fsm_state12),
        .O(\digit_location_12_V_1_reg_3767[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_12_V_1_reg_3767[7]_i_3 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_12_V_reg_348[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\digit_location_12_V_1_reg_3767[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_12_V_1_reg_3767[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_12_V_reg_348[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\digit_location_12_V_1_reg_3767[7]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_12_V_1_reg_3767[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_12_V_reg_348[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\digit_location_12_V_1_reg_3767[7]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_12_V_1_reg_3767[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_12_V_reg_348[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\digit_location_12_V_1_reg_3767[7]_i_6_n_7 ));
  FDRE \digit_location_12_V_1_reg_3767_reg[0] 
       (.C(ap_clk),
        .CE(\digit_location_12_V_1_reg_3767[7]_i_1_n_7 ),
        .D(\digit_location_12_V_1_reg_3767_reg[3]_i_1_n_14 ),
        .Q(digit_location_12_V_1_reg_3767[0]),
        .R(1'b0));
  FDRE \digit_location_12_V_1_reg_3767_reg[1] 
       (.C(ap_clk),
        .CE(\digit_location_12_V_1_reg_3767[7]_i_1_n_7 ),
        .D(\digit_location_12_V_1_reg_3767_reg[3]_i_1_n_13 ),
        .Q(digit_location_12_V_1_reg_3767[1]),
        .R(1'b0));
  FDRE \digit_location_12_V_1_reg_3767_reg[2] 
       (.C(ap_clk),
        .CE(\digit_location_12_V_1_reg_3767[7]_i_1_n_7 ),
        .D(\digit_location_12_V_1_reg_3767_reg[3]_i_1_n_12 ),
        .Q(digit_location_12_V_1_reg_3767[2]),
        .R(1'b0));
  FDRE \digit_location_12_V_1_reg_3767_reg[3] 
       (.C(ap_clk),
        .CE(\digit_location_12_V_1_reg_3767[7]_i_1_n_7 ),
        .D(\digit_location_12_V_1_reg_3767_reg[3]_i_1_n_11 ),
        .Q(digit_location_12_V_1_reg_3767[3]),
        .R(1'b0));
  CARRY4 \digit_location_12_V_1_reg_3767_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\digit_location_12_V_1_reg_3767_reg[3]_i_1_n_7 ,\digit_location_12_V_1_reg_3767_reg[3]_i_1_n_8 ,\digit_location_12_V_1_reg_3767_reg[3]_i_1_n_9 ,\digit_location_12_V_1_reg_3767_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\digit_location_12_V_1_reg_3767_reg[3]_i_1_n_11 ,\digit_location_12_V_1_reg_3767_reg[3]_i_1_n_12 ,\digit_location_12_V_1_reg_3767_reg[3]_i_1_n_13 ,\digit_location_12_V_1_reg_3767_reg[3]_i_1_n_14 }),
        .S({\digit_location_12_V_1_reg_3767[3]_i_2_n_7 ,\digit_location_12_V_1_reg_3767[3]_i_3_n_7 ,\digit_location_12_V_1_reg_3767[3]_i_4_n_7 ,\digit_location_12_V_1_reg_3767[3]_i_5_n_7 }));
  FDRE \digit_location_12_V_1_reg_3767_reg[4] 
       (.C(ap_clk),
        .CE(\digit_location_12_V_1_reg_3767[7]_i_1_n_7 ),
        .D(\digit_location_12_V_1_reg_3767_reg[7]_i_2_n_14 ),
        .Q(digit_location_12_V_1_reg_3767[4]),
        .R(1'b0));
  FDRE \digit_location_12_V_1_reg_3767_reg[5] 
       (.C(ap_clk),
        .CE(\digit_location_12_V_1_reg_3767[7]_i_1_n_7 ),
        .D(\digit_location_12_V_1_reg_3767_reg[7]_i_2_n_13 ),
        .Q(digit_location_12_V_1_reg_3767[5]),
        .R(1'b0));
  FDRE \digit_location_12_V_1_reg_3767_reg[6] 
       (.C(ap_clk),
        .CE(\digit_location_12_V_1_reg_3767[7]_i_1_n_7 ),
        .D(\digit_location_12_V_1_reg_3767_reg[7]_i_2_n_12 ),
        .Q(digit_location_12_V_1_reg_3767[6]),
        .R(1'b0));
  FDRE \digit_location_12_V_1_reg_3767_reg[7] 
       (.C(ap_clk),
        .CE(\digit_location_12_V_1_reg_3767[7]_i_1_n_7 ),
        .D(\digit_location_12_V_1_reg_3767_reg[7]_i_2_n_11 ),
        .Q(digit_location_12_V_1_reg_3767[7]),
        .R(1'b0));
  CARRY4 \digit_location_12_V_1_reg_3767_reg[7]_i_2 
       (.CI(\digit_location_12_V_1_reg_3767_reg[3]_i_1_n_7 ),
        .CO({\NLW_digit_location_12_V_1_reg_3767_reg[7]_i_2_CO_UNCONNECTED [3],\digit_location_12_V_1_reg_3767_reg[7]_i_2_n_8 ,\digit_location_12_V_1_reg_3767_reg[7]_i_2_n_9 ,\digit_location_12_V_1_reg_3767_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\digit_location_12_V_1_reg_3767_reg[7]_i_2_n_11 ,\digit_location_12_V_1_reg_3767_reg[7]_i_2_n_12 ,\digit_location_12_V_1_reg_3767_reg[7]_i_2_n_13 ,\digit_location_12_V_1_reg_3767_reg[7]_i_2_n_14 }),
        .S({\digit_location_12_V_1_reg_3767[7]_i_3_n_7 ,\digit_location_12_V_1_reg_3767[7]_i_4_n_7 ,\digit_location_12_V_1_reg_3767[7]_i_5_n_7 ,\digit_location_12_V_1_reg_3767[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_12_V_3_reg_4769[0]_i_1 
       (.I0(digit_location_12_V_1_reg_3767[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_12_V_4_reg_5100[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_12_V_3_reg_4769[0]),
        .O(\digit_location_12_V_3_reg_4769[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_12_V_3_reg_4769[1]_i_1 
       (.I0(digit_location_12_V_1_reg_3767[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_12_V_4_reg_5100[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_12_V_3_reg_4769[1]),
        .O(\digit_location_12_V_3_reg_4769[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_12_V_3_reg_4769[2]_i_1 
       (.I0(digit_location_12_V_1_reg_3767[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_12_V_4_reg_5100[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_12_V_3_reg_4769[2]),
        .O(\digit_location_12_V_3_reg_4769[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_12_V_3_reg_4769[3]_i_1 
       (.I0(digit_location_12_V_1_reg_3767[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_12_V_4_reg_5100[3]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_12_V_3_reg_4769[3]),
        .O(\digit_location_12_V_3_reg_4769[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_12_V_3_reg_4769[4]_i_1 
       (.I0(digit_location_12_V_1_reg_3767[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_12_V_4_reg_5100[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_12_V_3_reg_4769[4]),
        .O(\digit_location_12_V_3_reg_4769[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_12_V_3_reg_4769[5]_i_1 
       (.I0(digit_location_12_V_1_reg_3767[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_12_V_4_reg_5100[5]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_12_V_3_reg_4769[5]),
        .O(\digit_location_12_V_3_reg_4769[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_3_reg_4769[6]_i_1 
       (.I0(digit_location_12_V_1_reg_3767[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_12_V_3_reg_4769[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_12_V_4_reg_5100[6]),
        .O(\digit_location_12_V_3_reg_4769[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_12_V_3_reg_4769[7]_i_1 
       (.I0(digit_location_12_V_1_reg_3767[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_12_V_3_reg_4769[7]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_12_V_4_reg_5100[7]),
        .O(\digit_location_12_V_3_reg_4769[7]_i_1_n_7 ));
  FDRE \digit_location_12_V_3_reg_4769_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4769[0]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4769[0]),
        .R(1'b0));
  FDRE \digit_location_12_V_3_reg_4769_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4769[1]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4769[1]),
        .R(1'b0));
  FDRE \digit_location_12_V_3_reg_4769_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4769[2]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4769[2]),
        .R(1'b0));
  FDRE \digit_location_12_V_3_reg_4769_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4769[3]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4769[3]),
        .R(1'b0));
  FDRE \digit_location_12_V_3_reg_4769_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4769[4]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4769[4]),
        .R(1'b0));
  FDRE \digit_location_12_V_3_reg_4769_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4769[5]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4769[5]),
        .R(1'b0));
  FDRE \digit_location_12_V_3_reg_4769_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4769[6]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4769[6]),
        .R(1'b0));
  FDRE \digit_location_12_V_3_reg_4769_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_12_V_3_reg_4769[7]_i_1_n_7 ),
        .Q(digit_location_12_V_3_reg_4769[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_12_V_4_reg_5100[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_12_V_4_reg_5100[7]_i_2_n_7 ),
        .I3(digit_location_12_V_4_reg_5100[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_12_V_3_reg_4769[0]),
        .O(\digit_location_12_V_4_reg_5100[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_12_V_4_reg_5100[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_12_V_4_reg_5100[7]_i_2_n_7 ),
        .I3(digit_location_12_V_4_reg_5100[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_12_V_3_reg_4769[1]),
        .O(\digit_location_12_V_4_reg_5100[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_12_V_4_reg_5100[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_12_V_4_reg_5100[7]_i_2_n_7 ),
        .I3(digit_location_12_V_4_reg_5100[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_12_V_3_reg_4769[2]),
        .O(\digit_location_12_V_4_reg_5100[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_12_V_4_reg_5100[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_12_V_4_reg_5100[7]_i_2_n_7 ),
        .I3(digit_location_12_V_4_reg_5100[3]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_12_V_3_reg_4769[3]),
        .O(\digit_location_12_V_4_reg_5100[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_12_V_4_reg_5100[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_12_V_4_reg_5100[7]_i_2_n_7 ),
        .I3(digit_location_12_V_4_reg_5100[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_12_V_3_reg_4769[4]),
        .O(\digit_location_12_V_4_reg_5100[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_12_V_4_reg_5100[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_12_V_4_reg_5100[7]_i_2_n_7 ),
        .I3(digit_location_12_V_4_reg_5100[5]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_12_V_3_reg_4769[5]),
        .O(\digit_location_12_V_4_reg_5100[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_12_V_4_reg_5100[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_12_V_4_reg_5100[7]_i_2_n_7 ),
        .I3(digit_location_12_V_3_reg_4769[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_12_V_4_reg_5100[6]),
        .O(\digit_location_12_V_4_reg_5100[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_12_V_4_reg_5100[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_12_V_4_reg_5100[7]_i_2_n_7 ),
        .I3(digit_location_12_V_3_reg_4769[7]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_12_V_4_reg_5100[7]),
        .O(\digit_location_12_V_4_reg_5100[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \digit_location_12_V_4_reg_5100[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[0]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_V_1_reg_7051[0]),
        .I3(p_0149_0_i_i_reg_4923[1]),
        .I4(digit_V_1_reg_7051[1]),
        .I5(\digit_location_15_V_3_reg_4935[7]_i_4_n_7 ),
        .O(\digit_location_12_V_4_reg_5100[7]_i_2_n_7 ));
  FDRE \digit_location_12_V_4_reg_5100_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_12_V_4_reg_5100[0]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5100[0]),
        .R(1'b0));
  FDRE \digit_location_12_V_4_reg_5100_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_12_V_4_reg_5100[1]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5100[1]),
        .R(1'b0));
  FDRE \digit_location_12_V_4_reg_5100_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_12_V_4_reg_5100[2]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5100[2]),
        .R(1'b0));
  FDRE \digit_location_12_V_4_reg_5100_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_12_V_4_reg_5100[3]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5100[3]),
        .R(1'b0));
  FDRE \digit_location_12_V_4_reg_5100_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_12_V_4_reg_5100[4]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5100[4]),
        .R(1'b0));
  FDRE \digit_location_12_V_4_reg_5100_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_12_V_4_reg_5100[5]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5100[5]),
        .R(1'b0));
  FDRE \digit_location_12_V_4_reg_5100_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_12_V_4_reg_5100[6]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5100[6]),
        .R(1'b0));
  FDRE \digit_location_12_V_4_reg_5100_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_12_V_4_reg_5100[7]_i_1_n_7 ),
        .Q(digit_location_12_V_4_reg_5100[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_348[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_12_V_reg_348[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4769[0]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_348[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_12_V_reg_348[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4769[1]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_348[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_12_V_reg_348[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4769[2]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_348[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_12_V_reg_348[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4769[3]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_348[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_12_V_reg_348[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4769[4]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_348[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_12_V_reg_348[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4769[5]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_348[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_12_V_reg_348[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4769[6]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_12_V_reg_348[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_12_V_reg_348[7]_i_2_n_7 ),
        .I2(digit_location_12_V_3_reg_4769[7]),
        .O(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \digit_location_12_V_reg_348[7]_i_2 
       (.I0(ap_CS_fsm_state17),
        .I1(p_0149_0_i_i_reg_4923[3]),
        .I2(p_0149_0_i_i_reg_4923[2]),
        .I3(p_0149_0_i_i_reg_4923[1]),
        .I4(p_0149_0_i_i_reg_4923[0]),
        .O(\digit_location_12_V_reg_348[7]_i_2_n_7 ));
  FDRE \digit_location_12_V_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[0]),
        .Q(digit_location_12_V_reg_348[0]),
        .R(1'b0));
  FDRE \digit_location_12_V_reg_348_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[1]),
        .Q(digit_location_12_V_reg_348[1]),
        .R(1'b0));
  FDRE \digit_location_12_V_reg_348_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[2]),
        .Q(digit_location_12_V_reg_348[2]),
        .R(1'b0));
  FDRE \digit_location_12_V_reg_348_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[3]),
        .Q(digit_location_12_V_reg_348[3]),
        .R(1'b0));
  FDRE \digit_location_12_V_reg_348_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[4]),
        .Q(digit_location_12_V_reg_348[4]),
        .R(1'b0));
  FDRE \digit_location_12_V_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[5]),
        .Q(digit_location_12_V_reg_348[5]),
        .R(1'b0));
  FDRE \digit_location_12_V_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[6]),
        .Q(digit_location_12_V_reg_348[6]),
        .R(1'b0));
  FDRE \digit_location_12_V_reg_348_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32[7]),
        .Q(digit_location_12_V_reg_348[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_13_V_1_reg_3756[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_13_V_reg_336[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\digit_location_13_V_1_reg_3756[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_13_V_1_reg_3756[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_13_V_reg_336[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\digit_location_13_V_1_reg_3756[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_13_V_1_reg_3756[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_13_V_reg_336[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\digit_location_13_V_1_reg_3756[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_13_V_1_reg_3756[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_13_V_reg_336[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\digit_location_13_V_1_reg_3756[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \digit_location_13_V_1_reg_3756[7]_i_1 
       (.I0(i6_0_i_i_reg_3899),
        .I1(i6_0_i_i_reg_3899_reg[3]),
        .I2(i6_0_i_i_reg_3899_reg[2]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .I5(ap_CS_fsm_state12),
        .O(\digit_location_13_V_1_reg_3756[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_13_V_1_reg_3756[7]_i_3 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_13_V_reg_336[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\digit_location_13_V_1_reg_3756[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_13_V_1_reg_3756[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_13_V_reg_336[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\digit_location_13_V_1_reg_3756[7]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_13_V_1_reg_3756[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_13_V_reg_336[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\digit_location_13_V_1_reg_3756[7]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_13_V_1_reg_3756[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_13_V_reg_336[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\digit_location_13_V_1_reg_3756[7]_i_6_n_7 ));
  FDRE \digit_location_13_V_1_reg_3756_reg[0] 
       (.C(ap_clk),
        .CE(\digit_location_13_V_1_reg_3756[7]_i_1_n_7 ),
        .D(\digit_location_13_V_1_reg_3756_reg[3]_i_1_n_14 ),
        .Q(digit_location_13_V_1_reg_3756[0]),
        .R(1'b0));
  FDRE \digit_location_13_V_1_reg_3756_reg[1] 
       (.C(ap_clk),
        .CE(\digit_location_13_V_1_reg_3756[7]_i_1_n_7 ),
        .D(\digit_location_13_V_1_reg_3756_reg[3]_i_1_n_13 ),
        .Q(digit_location_13_V_1_reg_3756[1]),
        .R(1'b0));
  FDRE \digit_location_13_V_1_reg_3756_reg[2] 
       (.C(ap_clk),
        .CE(\digit_location_13_V_1_reg_3756[7]_i_1_n_7 ),
        .D(\digit_location_13_V_1_reg_3756_reg[3]_i_1_n_12 ),
        .Q(digit_location_13_V_1_reg_3756[2]),
        .R(1'b0));
  FDRE \digit_location_13_V_1_reg_3756_reg[3] 
       (.C(ap_clk),
        .CE(\digit_location_13_V_1_reg_3756[7]_i_1_n_7 ),
        .D(\digit_location_13_V_1_reg_3756_reg[3]_i_1_n_11 ),
        .Q(digit_location_13_V_1_reg_3756[3]),
        .R(1'b0));
  CARRY4 \digit_location_13_V_1_reg_3756_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\digit_location_13_V_1_reg_3756_reg[3]_i_1_n_7 ,\digit_location_13_V_1_reg_3756_reg[3]_i_1_n_8 ,\digit_location_13_V_1_reg_3756_reg[3]_i_1_n_9 ,\digit_location_13_V_1_reg_3756_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\digit_location_13_V_1_reg_3756_reg[3]_i_1_n_11 ,\digit_location_13_V_1_reg_3756_reg[3]_i_1_n_12 ,\digit_location_13_V_1_reg_3756_reg[3]_i_1_n_13 ,\digit_location_13_V_1_reg_3756_reg[3]_i_1_n_14 }),
        .S({\digit_location_13_V_1_reg_3756[3]_i_2_n_7 ,\digit_location_13_V_1_reg_3756[3]_i_3_n_7 ,\digit_location_13_V_1_reg_3756[3]_i_4_n_7 ,\digit_location_13_V_1_reg_3756[3]_i_5_n_7 }));
  FDRE \digit_location_13_V_1_reg_3756_reg[4] 
       (.C(ap_clk),
        .CE(\digit_location_13_V_1_reg_3756[7]_i_1_n_7 ),
        .D(\digit_location_13_V_1_reg_3756_reg[7]_i_2_n_14 ),
        .Q(digit_location_13_V_1_reg_3756[4]),
        .R(1'b0));
  FDRE \digit_location_13_V_1_reg_3756_reg[5] 
       (.C(ap_clk),
        .CE(\digit_location_13_V_1_reg_3756[7]_i_1_n_7 ),
        .D(\digit_location_13_V_1_reg_3756_reg[7]_i_2_n_13 ),
        .Q(digit_location_13_V_1_reg_3756[5]),
        .R(1'b0));
  FDRE \digit_location_13_V_1_reg_3756_reg[6] 
       (.C(ap_clk),
        .CE(\digit_location_13_V_1_reg_3756[7]_i_1_n_7 ),
        .D(\digit_location_13_V_1_reg_3756_reg[7]_i_2_n_12 ),
        .Q(digit_location_13_V_1_reg_3756[6]),
        .R(1'b0));
  FDRE \digit_location_13_V_1_reg_3756_reg[7] 
       (.C(ap_clk),
        .CE(\digit_location_13_V_1_reg_3756[7]_i_1_n_7 ),
        .D(\digit_location_13_V_1_reg_3756_reg[7]_i_2_n_11 ),
        .Q(digit_location_13_V_1_reg_3756[7]),
        .R(1'b0));
  CARRY4 \digit_location_13_V_1_reg_3756_reg[7]_i_2 
       (.CI(\digit_location_13_V_1_reg_3756_reg[3]_i_1_n_7 ),
        .CO({\NLW_digit_location_13_V_1_reg_3756_reg[7]_i_2_CO_UNCONNECTED [3],\digit_location_13_V_1_reg_3756_reg[7]_i_2_n_8 ,\digit_location_13_V_1_reg_3756_reg[7]_i_2_n_9 ,\digit_location_13_V_1_reg_3756_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\digit_location_13_V_1_reg_3756_reg[7]_i_2_n_11 ,\digit_location_13_V_1_reg_3756_reg[7]_i_2_n_12 ,\digit_location_13_V_1_reg_3756_reg[7]_i_2_n_13 ,\digit_location_13_V_1_reg_3756_reg[7]_i_2_n_14 }),
        .S({\digit_location_13_V_1_reg_3756[7]_i_3_n_7 ,\digit_location_13_V_1_reg_3756[7]_i_4_n_7 ,\digit_location_13_V_1_reg_3756[7]_i_5_n_7 ,\digit_location_13_V_1_reg_3756[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_13_V_3_reg_4758[0]_i_1 
       (.I0(digit_location_13_V_1_reg_3756[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_13_V_4_reg_5045[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_13_V_3_reg_4758[0]),
        .O(\digit_location_13_V_3_reg_4758[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_13_V_3_reg_4758[1]_i_1 
       (.I0(digit_location_13_V_1_reg_3756[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_13_V_4_reg_5045[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_13_V_3_reg_4758[1]),
        .O(\digit_location_13_V_3_reg_4758[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_13_V_3_reg_4758[2]_i_1 
       (.I0(digit_location_13_V_1_reg_3756[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_13_V_4_reg_5045[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_13_V_3_reg_4758[2]),
        .O(\digit_location_13_V_3_reg_4758[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_13_V_3_reg_4758[3]_i_1 
       (.I0(digit_location_13_V_1_reg_3756[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_13_V_4_reg_5045[3]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_13_V_3_reg_4758[3]),
        .O(\digit_location_13_V_3_reg_4758[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_13_V_3_reg_4758[4]_i_1 
       (.I0(digit_location_13_V_1_reg_3756[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_13_V_4_reg_5045[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_13_V_3_reg_4758[4]),
        .O(\digit_location_13_V_3_reg_4758[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_13_V_3_reg_4758[5]_i_1 
       (.I0(digit_location_13_V_1_reg_3756[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_13_V_4_reg_5045[5]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_13_V_3_reg_4758[5]),
        .O(\digit_location_13_V_3_reg_4758[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_3_reg_4758[6]_i_1 
       (.I0(digit_location_13_V_1_reg_3756[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_13_V_3_reg_4758[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_13_V_4_reg_5045[6]),
        .O(\digit_location_13_V_3_reg_4758[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_13_V_3_reg_4758[7]_i_1 
       (.I0(digit_location_13_V_1_reg_3756[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_13_V_3_reg_4758[7]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_13_V_4_reg_5045[7]),
        .O(\digit_location_13_V_3_reg_4758[7]_i_1_n_7 ));
  FDRE \digit_location_13_V_3_reg_4758_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4758[0]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4758[0]),
        .R(1'b0));
  FDRE \digit_location_13_V_3_reg_4758_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4758[1]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4758[1]),
        .R(1'b0));
  FDRE \digit_location_13_V_3_reg_4758_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4758[2]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4758[2]),
        .R(1'b0));
  FDRE \digit_location_13_V_3_reg_4758_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4758[3]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4758[3]),
        .R(1'b0));
  FDRE \digit_location_13_V_3_reg_4758_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4758[4]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4758[4]),
        .R(1'b0));
  FDRE \digit_location_13_V_3_reg_4758_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4758[5]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4758[5]),
        .R(1'b0));
  FDRE \digit_location_13_V_3_reg_4758_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4758[6]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4758[6]),
        .R(1'b0));
  FDRE \digit_location_13_V_3_reg_4758_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_13_V_3_reg_4758[7]_i_1_n_7 ),
        .Q(digit_location_13_V_3_reg_4758[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_13_V_4_reg_5045[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_13_V_4_reg_5045[7]_i_2_n_7 ),
        .I3(digit_location_13_V_4_reg_5045[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_13_V_3_reg_4758[0]),
        .O(\digit_location_13_V_4_reg_5045[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_13_V_4_reg_5045[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_13_V_4_reg_5045[7]_i_2_n_7 ),
        .I3(digit_location_13_V_4_reg_5045[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_13_V_3_reg_4758[1]),
        .O(\digit_location_13_V_4_reg_5045[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_13_V_4_reg_5045[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_13_V_4_reg_5045[7]_i_2_n_7 ),
        .I3(digit_location_13_V_4_reg_5045[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_13_V_3_reg_4758[2]),
        .O(\digit_location_13_V_4_reg_5045[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_13_V_4_reg_5045[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_13_V_4_reg_5045[7]_i_2_n_7 ),
        .I3(digit_location_13_V_4_reg_5045[3]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_13_V_3_reg_4758[3]),
        .O(\digit_location_13_V_4_reg_5045[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_13_V_4_reg_5045[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_13_V_4_reg_5045[7]_i_2_n_7 ),
        .I3(digit_location_13_V_4_reg_5045[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_13_V_3_reg_4758[4]),
        .O(\digit_location_13_V_4_reg_5045[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_13_V_4_reg_5045[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_13_V_4_reg_5045[7]_i_2_n_7 ),
        .I3(digit_location_13_V_4_reg_5045[5]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_13_V_3_reg_4758[5]),
        .O(\digit_location_13_V_4_reg_5045[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_13_V_4_reg_5045[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_13_V_4_reg_5045[7]_i_2_n_7 ),
        .I3(digit_location_13_V_3_reg_4758[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_13_V_4_reg_5045[6]),
        .O(\digit_location_13_V_4_reg_5045[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_13_V_4_reg_5045[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_13_V_4_reg_5045[7]_i_2_n_7 ),
        .I3(digit_location_13_V_3_reg_4758[7]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_13_V_4_reg_5045[7]),
        .O(\digit_location_13_V_4_reg_5045[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000008830B8)) 
    \digit_location_13_V_4_reg_5045[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[0]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_V_1_reg_7051[0]),
        .I3(p_0149_0_i_i_reg_4923[1]),
        .I4(digit_V_1_reg_7051[1]),
        .I5(\digit_location_15_V_3_reg_4935[7]_i_4_n_7 ),
        .O(\digit_location_13_V_4_reg_5045[7]_i_2_n_7 ));
  FDRE \digit_location_13_V_4_reg_5045_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_13_V_4_reg_5045[0]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5045[0]),
        .R(1'b0));
  FDRE \digit_location_13_V_4_reg_5045_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_13_V_4_reg_5045[1]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5045[1]),
        .R(1'b0));
  FDRE \digit_location_13_V_4_reg_5045_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_13_V_4_reg_5045[2]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5045[2]),
        .R(1'b0));
  FDRE \digit_location_13_V_4_reg_5045_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_13_V_4_reg_5045[3]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5045[3]),
        .R(1'b0));
  FDRE \digit_location_13_V_4_reg_5045_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_13_V_4_reg_5045[4]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5045[4]),
        .R(1'b0));
  FDRE \digit_location_13_V_4_reg_5045_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_13_V_4_reg_5045[5]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5045[5]),
        .R(1'b0));
  FDRE \digit_location_13_V_4_reg_5045_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_13_V_4_reg_5045[6]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5045[6]),
        .R(1'b0));
  FDRE \digit_location_13_V_4_reg_5045_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_13_V_4_reg_5045[7]_i_1_n_7 ),
        .Q(digit_location_13_V_4_reg_5045[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_336[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_13_V_reg_336[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4758[0]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_336[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_13_V_reg_336[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4758[1]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_336[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_13_V_reg_336[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4758[2]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_336[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_13_V_reg_336[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4758[3]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_336[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_13_V_reg_336[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4758[4]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_336[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_13_V_reg_336[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4758[5]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_336[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_13_V_reg_336[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4758[6]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_13_V_reg_336[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_13_V_reg_336[7]_i_2_n_7 ),
        .I2(digit_location_13_V_3_reg_4758[7]),
        .O(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \digit_location_13_V_reg_336[7]_i_2 
       (.I0(ap_CS_fsm_state17),
        .I1(p_0149_0_i_i_reg_4923[3]),
        .I2(p_0149_0_i_i_reg_4923[2]),
        .I3(p_0149_0_i_i_reg_4923[1]),
        .I4(p_0149_0_i_i_reg_4923[0]),
        .O(\digit_location_13_V_reg_336[7]_i_2_n_7 ));
  FDRE \digit_location_13_V_reg_336_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[0]),
        .Q(digit_location_13_V_reg_336[0]),
        .R(1'b0));
  FDRE \digit_location_13_V_reg_336_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[1]),
        .Q(digit_location_13_V_reg_336[1]),
        .R(1'b0));
  FDRE \digit_location_13_V_reg_336_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[2]),
        .Q(digit_location_13_V_reg_336[2]),
        .R(1'b0));
  FDRE \digit_location_13_V_reg_336_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[3]),
        .Q(digit_location_13_V_reg_336[3]),
        .R(1'b0));
  FDRE \digit_location_13_V_reg_336_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[4]),
        .Q(digit_location_13_V_reg_336[4]),
        .R(1'b0));
  FDRE \digit_location_13_V_reg_336_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[5]),
        .Q(digit_location_13_V_reg_336[5]),
        .R(1'b0));
  FDRE \digit_location_13_V_reg_336_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[6]),
        .Q(digit_location_13_V_reg_336[6]),
        .R(1'b0));
  FDRE \digit_location_13_V_reg_336_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32[7]),
        .Q(digit_location_13_V_reg_336[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_14_V_2_reg_3745[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_14_V_reg_324[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\digit_location_14_V_2_reg_3745[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_14_V_2_reg_3745[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_14_V_reg_324[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\digit_location_14_V_2_reg_3745[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_14_V_2_reg_3745[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_14_V_reg_324[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\digit_location_14_V_2_reg_3745[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_14_V_2_reg_3745[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_14_V_reg_324[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\digit_location_14_V_2_reg_3745[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \digit_location_14_V_2_reg_3745[7]_i_1 
       (.I0(i6_0_i_i_reg_3899),
        .I1(i6_0_i_i_reg_3899_reg[3]),
        .I2(i6_0_i_i_reg_3899_reg[2]),
        .I3(i6_0_i_i_reg_3899_reg[1]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(ap_CS_fsm_state12),
        .O(\digit_location_14_V_2_reg_3745[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_14_V_2_reg_3745[7]_i_3 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_14_V_reg_324[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\digit_location_14_V_2_reg_3745[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_14_V_2_reg_3745[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_14_V_reg_324[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\digit_location_14_V_2_reg_3745[7]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_14_V_2_reg_3745[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_14_V_reg_324[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\digit_location_14_V_2_reg_3745[7]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_14_V_2_reg_3745[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_14_V_reg_324[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\digit_location_14_V_2_reg_3745[7]_i_6_n_7 ));
  FDRE \digit_location_14_V_2_reg_3745_reg[0] 
       (.C(ap_clk),
        .CE(\digit_location_14_V_2_reg_3745[7]_i_1_n_7 ),
        .D(\digit_location_14_V_2_reg_3745_reg[3]_i_1_n_14 ),
        .Q(digit_location_14_V_2_reg_3745[0]),
        .R(1'b0));
  FDRE \digit_location_14_V_2_reg_3745_reg[1] 
       (.C(ap_clk),
        .CE(\digit_location_14_V_2_reg_3745[7]_i_1_n_7 ),
        .D(\digit_location_14_V_2_reg_3745_reg[3]_i_1_n_13 ),
        .Q(digit_location_14_V_2_reg_3745[1]),
        .R(1'b0));
  FDRE \digit_location_14_V_2_reg_3745_reg[2] 
       (.C(ap_clk),
        .CE(\digit_location_14_V_2_reg_3745[7]_i_1_n_7 ),
        .D(\digit_location_14_V_2_reg_3745_reg[3]_i_1_n_12 ),
        .Q(digit_location_14_V_2_reg_3745[2]),
        .R(1'b0));
  FDRE \digit_location_14_V_2_reg_3745_reg[3] 
       (.C(ap_clk),
        .CE(\digit_location_14_V_2_reg_3745[7]_i_1_n_7 ),
        .D(\digit_location_14_V_2_reg_3745_reg[3]_i_1_n_11 ),
        .Q(digit_location_14_V_2_reg_3745[3]),
        .R(1'b0));
  CARRY4 \digit_location_14_V_2_reg_3745_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\digit_location_14_V_2_reg_3745_reg[3]_i_1_n_7 ,\digit_location_14_V_2_reg_3745_reg[3]_i_1_n_8 ,\digit_location_14_V_2_reg_3745_reg[3]_i_1_n_9 ,\digit_location_14_V_2_reg_3745_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\digit_location_14_V_2_reg_3745_reg[3]_i_1_n_11 ,\digit_location_14_V_2_reg_3745_reg[3]_i_1_n_12 ,\digit_location_14_V_2_reg_3745_reg[3]_i_1_n_13 ,\digit_location_14_V_2_reg_3745_reg[3]_i_1_n_14 }),
        .S({\digit_location_14_V_2_reg_3745[3]_i_2_n_7 ,\digit_location_14_V_2_reg_3745[3]_i_3_n_7 ,\digit_location_14_V_2_reg_3745[3]_i_4_n_7 ,\digit_location_14_V_2_reg_3745[3]_i_5_n_7 }));
  FDRE \digit_location_14_V_2_reg_3745_reg[4] 
       (.C(ap_clk),
        .CE(\digit_location_14_V_2_reg_3745[7]_i_1_n_7 ),
        .D(\digit_location_14_V_2_reg_3745_reg[7]_i_2_n_14 ),
        .Q(digit_location_14_V_2_reg_3745[4]),
        .R(1'b0));
  FDRE \digit_location_14_V_2_reg_3745_reg[5] 
       (.C(ap_clk),
        .CE(\digit_location_14_V_2_reg_3745[7]_i_1_n_7 ),
        .D(\digit_location_14_V_2_reg_3745_reg[7]_i_2_n_13 ),
        .Q(digit_location_14_V_2_reg_3745[5]),
        .R(1'b0));
  FDRE \digit_location_14_V_2_reg_3745_reg[6] 
       (.C(ap_clk),
        .CE(\digit_location_14_V_2_reg_3745[7]_i_1_n_7 ),
        .D(\digit_location_14_V_2_reg_3745_reg[7]_i_2_n_12 ),
        .Q(digit_location_14_V_2_reg_3745[6]),
        .R(1'b0));
  FDRE \digit_location_14_V_2_reg_3745_reg[7] 
       (.C(ap_clk),
        .CE(\digit_location_14_V_2_reg_3745[7]_i_1_n_7 ),
        .D(\digit_location_14_V_2_reg_3745_reg[7]_i_2_n_11 ),
        .Q(digit_location_14_V_2_reg_3745[7]),
        .R(1'b0));
  CARRY4 \digit_location_14_V_2_reg_3745_reg[7]_i_2 
       (.CI(\digit_location_14_V_2_reg_3745_reg[3]_i_1_n_7 ),
        .CO({\NLW_digit_location_14_V_2_reg_3745_reg[7]_i_2_CO_UNCONNECTED [3],\digit_location_14_V_2_reg_3745_reg[7]_i_2_n_8 ,\digit_location_14_V_2_reg_3745_reg[7]_i_2_n_9 ,\digit_location_14_V_2_reg_3745_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\digit_location_14_V_2_reg_3745_reg[7]_i_2_n_11 ,\digit_location_14_V_2_reg_3745_reg[7]_i_2_n_12 ,\digit_location_14_V_2_reg_3745_reg[7]_i_2_n_13 ,\digit_location_14_V_2_reg_3745_reg[7]_i_2_n_14 }),
        .S({\digit_location_14_V_2_reg_3745[7]_i_3_n_7 ,\digit_location_14_V_2_reg_3745[7]_i_4_n_7 ,\digit_location_14_V_2_reg_3745[7]_i_5_n_7 ,\digit_location_14_V_2_reg_3745[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_14_V_4_reg_4747[0]_i_1 
       (.I0(digit_location_14_V_2_reg_3745[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_14_V_5_reg_4990[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_14_V_4_reg_4747[0]),
        .O(\digit_location_14_V_4_reg_4747[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_14_V_4_reg_4747[1]_i_1 
       (.I0(digit_location_14_V_2_reg_3745[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_14_V_5_reg_4990[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_14_V_4_reg_4747[1]),
        .O(\digit_location_14_V_4_reg_4747[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_14_V_4_reg_4747[2]_i_1 
       (.I0(digit_location_14_V_2_reg_3745[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_14_V_5_reg_4990[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_14_V_4_reg_4747[2]),
        .O(\digit_location_14_V_4_reg_4747[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_14_V_4_reg_4747[3]_i_1 
       (.I0(digit_location_14_V_2_reg_3745[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_14_V_5_reg_4990[3]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_14_V_4_reg_4747[3]),
        .O(\digit_location_14_V_4_reg_4747[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_14_V_4_reg_4747[4]_i_1 
       (.I0(digit_location_14_V_2_reg_3745[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_14_V_5_reg_4990[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_14_V_4_reg_4747[4]),
        .O(\digit_location_14_V_4_reg_4747[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_14_V_4_reg_4747[5]_i_1 
       (.I0(digit_location_14_V_2_reg_3745[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_14_V_5_reg_4990[5]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_14_V_4_reg_4747[5]),
        .O(\digit_location_14_V_4_reg_4747[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_4_reg_4747[6]_i_1 
       (.I0(digit_location_14_V_2_reg_3745[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_14_V_4_reg_4747[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_14_V_5_reg_4990[6]),
        .O(\digit_location_14_V_4_reg_4747[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_14_V_4_reg_4747[7]_i_1 
       (.I0(digit_location_14_V_2_reg_3745[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_14_V_4_reg_4747[7]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_14_V_5_reg_4990[7]),
        .O(\digit_location_14_V_4_reg_4747[7]_i_1_n_7 ));
  FDRE \digit_location_14_V_4_reg_4747_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4747[0]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4747[0]),
        .R(1'b0));
  FDRE \digit_location_14_V_4_reg_4747_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4747[1]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4747[1]),
        .R(1'b0));
  FDRE \digit_location_14_V_4_reg_4747_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4747[2]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4747[2]),
        .R(1'b0));
  FDRE \digit_location_14_V_4_reg_4747_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4747[3]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4747[3]),
        .R(1'b0));
  FDRE \digit_location_14_V_4_reg_4747_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4747[4]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4747[4]),
        .R(1'b0));
  FDRE \digit_location_14_V_4_reg_4747_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4747[5]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4747[5]),
        .R(1'b0));
  FDRE \digit_location_14_V_4_reg_4747_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4747[6]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4747[6]),
        .R(1'b0));
  FDRE \digit_location_14_V_4_reg_4747_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_14_V_4_reg_4747[7]_i_1_n_7 ),
        .Q(digit_location_14_V_4_reg_4747[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_14_V_5_reg_4990[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_14_V_5_reg_4990[7]_i_2_n_7 ),
        .I3(digit_location_14_V_5_reg_4990[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_14_V_4_reg_4747[0]),
        .O(\digit_location_14_V_5_reg_4990[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_14_V_5_reg_4990[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_14_V_5_reg_4990[7]_i_2_n_7 ),
        .I3(digit_location_14_V_5_reg_4990[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_14_V_4_reg_4747[1]),
        .O(\digit_location_14_V_5_reg_4990[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_14_V_5_reg_4990[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_14_V_5_reg_4990[7]_i_2_n_7 ),
        .I3(digit_location_14_V_5_reg_4990[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_14_V_4_reg_4747[2]),
        .O(\digit_location_14_V_5_reg_4990[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_14_V_5_reg_4990[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_14_V_5_reg_4990[7]_i_2_n_7 ),
        .I3(digit_location_14_V_5_reg_4990[3]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_14_V_4_reg_4747[3]),
        .O(\digit_location_14_V_5_reg_4990[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_14_V_5_reg_4990[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_14_V_5_reg_4990[7]_i_2_n_7 ),
        .I3(digit_location_14_V_5_reg_4990[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_14_V_4_reg_4747[4]),
        .O(\digit_location_14_V_5_reg_4990[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_14_V_5_reg_4990[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_14_V_5_reg_4990[7]_i_2_n_7 ),
        .I3(digit_location_14_V_5_reg_4990[5]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_14_V_4_reg_4747[5]),
        .O(\digit_location_14_V_5_reg_4990[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_14_V_5_reg_4990[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_14_V_5_reg_4990[7]_i_2_n_7 ),
        .I3(digit_location_14_V_4_reg_4747[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_14_V_5_reg_4990[6]),
        .O(\digit_location_14_V_5_reg_4990[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_14_V_5_reg_4990[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_14_V_5_reg_4990[7]_i_2_n_7 ),
        .I3(digit_location_14_V_4_reg_4747[7]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_14_V_5_reg_4990[7]),
        .O(\digit_location_14_V_5_reg_4990[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000008830B8)) 
    \digit_location_14_V_5_reg_4990[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[1]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_V_1_reg_7051[1]),
        .I3(p_0149_0_i_i_reg_4923[0]),
        .I4(digit_V_1_reg_7051[0]),
        .I5(\digit_location_15_V_3_reg_4935[7]_i_4_n_7 ),
        .O(\digit_location_14_V_5_reg_4990[7]_i_2_n_7 ));
  FDRE \digit_location_14_V_5_reg_4990_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_14_V_5_reg_4990[0]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4990[0]),
        .R(1'b0));
  FDRE \digit_location_14_V_5_reg_4990_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_14_V_5_reg_4990[1]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4990[1]),
        .R(1'b0));
  FDRE \digit_location_14_V_5_reg_4990_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_14_V_5_reg_4990[2]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4990[2]),
        .R(1'b0));
  FDRE \digit_location_14_V_5_reg_4990_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_14_V_5_reg_4990[3]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4990[3]),
        .R(1'b0));
  FDRE \digit_location_14_V_5_reg_4990_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_14_V_5_reg_4990[4]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4990[4]),
        .R(1'b0));
  FDRE \digit_location_14_V_5_reg_4990_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_14_V_5_reg_4990[5]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4990[5]),
        .R(1'b0));
  FDRE \digit_location_14_V_5_reg_4990_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_14_V_5_reg_4990[6]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4990[6]),
        .R(1'b0));
  FDRE \digit_location_14_V_5_reg_4990_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_14_V_5_reg_4990[7]_i_1_n_7 ),
        .Q(digit_location_14_V_5_reg_4990[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_324[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_14_V_reg_324[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4747[0]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_324[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_14_V_reg_324[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4747[1]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_324[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_14_V_reg_324[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4747[2]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_324[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_14_V_reg_324[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4747[3]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_324[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_14_V_reg_324[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4747[4]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_324[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_14_V_reg_324[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4747[5]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_324[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_14_V_reg_324[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4747[6]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_14_V_reg_324[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_14_V_reg_324[7]_i_2_n_7 ),
        .I2(digit_location_14_V_4_reg_4747[7]),
        .O(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \digit_location_14_V_reg_324[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[0]),
        .I1(p_0149_0_i_i_reg_4923[1]),
        .I2(p_0149_0_i_i_reg_4923[2]),
        .I3(p_0149_0_i_i_reg_4923[3]),
        .I4(ap_CS_fsm_state17),
        .O(\digit_location_14_V_reg_324[7]_i_2_n_7 ));
  FDRE \digit_location_14_V_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[0]),
        .Q(digit_location_14_V_reg_324[0]),
        .R(1'b0));
  FDRE \digit_location_14_V_reg_324_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[1]),
        .Q(digit_location_14_V_reg_324[1]),
        .R(1'b0));
  FDRE \digit_location_14_V_reg_324_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[2]),
        .Q(digit_location_14_V_reg_324[2]),
        .R(1'b0));
  FDRE \digit_location_14_V_reg_324_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[3]),
        .Q(digit_location_14_V_reg_324[3]),
        .R(1'b0));
  FDRE \digit_location_14_V_reg_324_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[4]),
        .Q(digit_location_14_V_reg_324[4]),
        .R(1'b0));
  FDRE \digit_location_14_V_reg_324_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[5]),
        .Q(digit_location_14_V_reg_324[5]),
        .R(1'b0));
  FDRE \digit_location_14_V_reg_324_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[6]),
        .Q(digit_location_14_V_reg_324[6]),
        .R(1'b0));
  FDRE \digit_location_14_V_reg_324_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32[7]),
        .Q(digit_location_14_V_reg_324[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_15_V_2_reg_4736[0]_i_1 
       (.I0(re_sort_location_las_reg_3734[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_15_V_3_reg_4935[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_15_V_2_reg_4736[0]),
        .O(\digit_location_15_V_2_reg_4736[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_15_V_2_reg_4736[1]_i_1 
       (.I0(re_sort_location_las_reg_3734[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_15_V_3_reg_4935[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_15_V_2_reg_4736[1]),
        .O(\digit_location_15_V_2_reg_4736[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_15_V_2_reg_4736[2]_i_1 
       (.I0(re_sort_location_las_reg_3734[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_15_V_3_reg_4935[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_15_V_2_reg_4736[2]),
        .O(\digit_location_15_V_2_reg_4736[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_15_V_2_reg_4736[3]_i_1 
       (.I0(re_sort_location_las_reg_3734[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_15_V_3_reg_4935[3]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_15_V_2_reg_4736[3]),
        .O(\digit_location_15_V_2_reg_4736[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_15_V_2_reg_4736[4]_i_1 
       (.I0(re_sort_location_las_reg_3734[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_15_V_3_reg_4935[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_15_V_2_reg_4736[4]),
        .O(\digit_location_15_V_2_reg_4736[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_15_V_2_reg_4736[5]_i_1 
       (.I0(re_sort_location_las_reg_3734[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_15_V_3_reg_4935[5]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_15_V_2_reg_4736[5]),
        .O(\digit_location_15_V_2_reg_4736[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_2_reg_4736[6]_i_1 
       (.I0(re_sort_location_las_reg_3734[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_15_V_2_reg_4736[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_15_V_3_reg_4935[6]),
        .O(\digit_location_15_V_2_reg_4736[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_15_V_2_reg_4736[7]_i_1 
       (.I0(re_sort_location_las_reg_3734[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_15_V_2_reg_4736[7]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_15_V_3_reg_4935[7]),
        .O(\digit_location_15_V_2_reg_4736[7]_i_1_n_7 ));
  FDRE \digit_location_15_V_2_reg_4736_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4736[0]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4736[0]),
        .R(1'b0));
  FDRE \digit_location_15_V_2_reg_4736_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4736[1]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4736[1]),
        .R(1'b0));
  FDRE \digit_location_15_V_2_reg_4736_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4736[2]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4736[2]),
        .R(1'b0));
  FDRE \digit_location_15_V_2_reg_4736_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4736[3]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4736[3]),
        .R(1'b0));
  FDRE \digit_location_15_V_2_reg_4736_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4736[4]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4736[4]),
        .R(1'b0));
  FDRE \digit_location_15_V_2_reg_4736_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4736[5]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4736[5]),
        .R(1'b0));
  FDRE \digit_location_15_V_2_reg_4736_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4736[6]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4736[6]),
        .R(1'b0));
  FDRE \digit_location_15_V_2_reg_4736_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_15_V_2_reg_4736[7]_i_1_n_7 ),
        .Q(digit_location_15_V_2_reg_4736[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_15_V_3_reg_4935[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_15_V_3_reg_4935[7]_i_2_n_7 ),
        .I3(digit_location_15_V_3_reg_4935[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_15_V_2_reg_4736[0]),
        .O(p_1_in__0[0]));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_15_V_3_reg_4935[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_15_V_3_reg_4935[7]_i_2_n_7 ),
        .I3(digit_location_15_V_3_reg_4935[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_15_V_2_reg_4736[1]),
        .O(p_1_in__0[1]));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_15_V_3_reg_4935[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_15_V_3_reg_4935[7]_i_2_n_7 ),
        .I3(digit_location_15_V_3_reg_4935[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_15_V_2_reg_4736[2]),
        .O(p_1_in__0[2]));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_15_V_3_reg_4935[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_15_V_3_reg_4935[7]_i_2_n_7 ),
        .I3(digit_location_15_V_3_reg_4935[3]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_15_V_2_reg_4736[3]),
        .O(p_1_in__0[3]));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_15_V_3_reg_4935[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_15_V_3_reg_4935[7]_i_2_n_7 ),
        .I3(digit_location_15_V_3_reg_4935[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_15_V_2_reg_4736[4]),
        .O(p_1_in__0[4]));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_15_V_3_reg_4935[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_15_V_3_reg_4935[7]_i_2_n_7 ),
        .I3(digit_location_15_V_3_reg_4935[5]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_15_V_2_reg_4736[5]),
        .O(p_1_in__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_15_V_3_reg_4935[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_15_V_3_reg_4935[7]_i_2_n_7 ),
        .I3(digit_location_15_V_2_reg_4736[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_15_V_3_reg_4935[6]),
        .O(p_1_in__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_15_V_3_reg_4935[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_15_V_3_reg_4935[7]_i_2_n_7 ),
        .I3(digit_location_15_V_2_reg_4736[7]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_15_V_3_reg_4935[7]),
        .O(p_1_in__0[7]));
  LUT6 #(
    .INIT(64'h0404040404000000)) 
    \digit_location_15_V_3_reg_4935[7]_i_2 
       (.I0(\digit_location_11_V_4_reg_5155[7]_i_2_n_7 ),
        .I1(\digit_location_15_V_3_reg_4935[7]_i_3_n_7 ),
        .I2(\digit_location_10_V_4_reg_5210[7]_i_2_n_7 ),
        .I3(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[0]),
        .I4(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[1]),
        .I5(\digit_location_15_V_3_reg_4935[7]_i_4_n_7 ),
        .O(\digit_location_15_V_3_reg_4935[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h0000000054045555)) 
    \digit_location_15_V_3_reg_4935[7]_i_3 
       (.I0(\digit_location_8_V_4_reg_5320[7]_i_2_n_7 ),
        .I1(digit_V_1_reg_7051[3]),
        .I2(sorting_frequency_V_U_n_49),
        .I3(p_0149_0_i_i_reg_4923[3]),
        .I4(digit_V_1_reg_70510),
        .I5(\digit_location_9_V_4_reg_5265[7]_i_2_n_7 ),
        .O(\digit_location_15_V_3_reg_4935[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h47CF77FFFFFFFFFF)) 
    \digit_location_15_V_3_reg_4935[7]_i_4 
       (.I0(p_0149_0_i_i_reg_4923[2]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_V_1_reg_7051[2]),
        .I3(p_0149_0_i_i_reg_4923[3]),
        .I4(digit_V_1_reg_7051[3]),
        .I5(digit_V_1_reg_70510),
        .O(\digit_location_15_V_3_reg_4935[7]_i_4_n_7 ));
  FDRE \digit_location_15_V_3_reg_4935_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(p_1_in__0[0]),
        .Q(digit_location_15_V_3_reg_4935[0]),
        .R(1'b0));
  FDRE \digit_location_15_V_3_reg_4935_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(p_1_in__0[1]),
        .Q(digit_location_15_V_3_reg_4935[1]),
        .R(1'b0));
  FDRE \digit_location_15_V_3_reg_4935_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(p_1_in__0[2]),
        .Q(digit_location_15_V_3_reg_4935[2]),
        .R(1'b0));
  FDRE \digit_location_15_V_3_reg_4935_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(p_1_in__0[3]),
        .Q(digit_location_15_V_3_reg_4935[3]),
        .R(1'b0));
  FDRE \digit_location_15_V_3_reg_4935_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(p_1_in__0[4]),
        .Q(digit_location_15_V_3_reg_4935[4]),
        .R(1'b0));
  FDRE \digit_location_15_V_3_reg_4935_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(p_1_in__0[5]),
        .Q(digit_location_15_V_3_reg_4935[5]),
        .R(1'b0));
  FDRE \digit_location_15_V_3_reg_4935_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(p_1_in__0[6]),
        .Q(digit_location_15_V_3_reg_4935[6]),
        .R(1'b0));
  FDRE \digit_location_15_V_3_reg_4935_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(p_1_in__0[7]),
        .Q(digit_location_15_V_3_reg_4935[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_312[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_15_V_reg_312[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4736[0]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_312[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_15_V_reg_312[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4736[1]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_312[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_15_V_reg_312[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4736[2]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_312[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_15_V_reg_312[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4736[3]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_312[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_15_V_reg_312[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4736[4]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_312[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_15_V_reg_312[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4736[5]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_312[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_15_V_reg_312[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4736[6]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_15_V_reg_312[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_15_V_reg_312[7]_i_2_n_7 ),
        .I2(digit_location_15_V_2_reg_4736[7]),
        .O(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hD5555555)) 
    \digit_location_15_V_reg_312[7]_i_2 
       (.I0(ap_CS_fsm_state17),
        .I1(p_0149_0_i_i_reg_4923[3]),
        .I2(p_0149_0_i_i_reg_4923[2]),
        .I3(p_0149_0_i_i_reg_4923[1]),
        .I4(p_0149_0_i_i_reg_4923[0]),
        .O(\digit_location_15_V_reg_312[7]_i_2_n_7 ));
  FDRE \digit_location_15_V_reg_312_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[0]),
        .Q(digit_location_15_V_reg_312[0]),
        .R(1'b0));
  FDRE \digit_location_15_V_reg_312_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[1]),
        .Q(digit_location_15_V_reg_312[1]),
        .R(1'b0));
  FDRE \digit_location_15_V_reg_312_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[2]),
        .Q(digit_location_15_V_reg_312[2]),
        .R(1'b0));
  FDRE \digit_location_15_V_reg_312_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[3]),
        .Q(digit_location_15_V_reg_312[3]),
        .R(1'b0));
  FDRE \digit_location_15_V_reg_312_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[4]),
        .Q(digit_location_15_V_reg_312[4]),
        .R(1'b0));
  FDRE \digit_location_15_V_reg_312_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[5]),
        .Q(digit_location_15_V_reg_312[5]),
        .R(1'b0));
  FDRE \digit_location_15_V_reg_312_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[6]),
        .Q(digit_location_15_V_reg_312[6]),
        .R(1'b0));
  FDRE \digit_location_15_V_reg_312_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32[7]),
        .Q(digit_location_15_V_reg_312[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_1_V_1_reg_3888[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_1_V_s_reg_480[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\digit_location_1_V_1_reg_3888[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_1_V_1_reg_3888[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_1_V_s_reg_480[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\digit_location_1_V_1_reg_3888[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_1_V_1_reg_3888[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_1_V_s_reg_480[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\digit_location_1_V_1_reg_3888[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_1_V_1_reg_3888[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_1_V_s_reg_480[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\digit_location_1_V_1_reg_3888[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h444444F444444444)) 
    \digit_location_1_V_1_reg_3888[7]_i_1 
       (.I0(ap_NS_fsm147_out),
        .I1(ap_CS_fsm_state11),
        .I2(i6_0_i_i_reg_3899_reg[0]),
        .I3(i6_0_i_i_reg_3899_reg[1]),
        .I4(\digit_location_2_V_1_reg_3877[7]_i_3_n_7 ),
        .I5(ap_CS_fsm_state12),
        .O(\digit_location_1_V_1_reg_3888[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_1_V_1_reg_3888[7]_i_3 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_1_V_s_reg_480[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\digit_location_1_V_1_reg_3888[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_1_V_1_reg_3888[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_1_V_s_reg_480[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\digit_location_1_V_1_reg_3888[7]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_1_V_1_reg_3888[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_1_V_s_reg_480[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\digit_location_1_V_1_reg_3888[7]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_1_V_1_reg_3888[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_1_V_s_reg_480[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\digit_location_1_V_1_reg_3888[7]_i_6_n_7 ));
  FDRE \digit_location_1_V_1_reg_3888_reg[0] 
       (.C(ap_clk),
        .CE(\digit_location_1_V_1_reg_3888[7]_i_1_n_7 ),
        .D(\digit_location_1_V_1_reg_3888_reg[3]_i_1_n_14 ),
        .Q(digit_location_1_V_1_reg_3888[0]),
        .R(1'b0));
  FDRE \digit_location_1_V_1_reg_3888_reg[1] 
       (.C(ap_clk),
        .CE(\digit_location_1_V_1_reg_3888[7]_i_1_n_7 ),
        .D(\digit_location_1_V_1_reg_3888_reg[3]_i_1_n_13 ),
        .Q(digit_location_1_V_1_reg_3888[1]),
        .R(1'b0));
  FDRE \digit_location_1_V_1_reg_3888_reg[2] 
       (.C(ap_clk),
        .CE(\digit_location_1_V_1_reg_3888[7]_i_1_n_7 ),
        .D(\digit_location_1_V_1_reg_3888_reg[3]_i_1_n_12 ),
        .Q(digit_location_1_V_1_reg_3888[2]),
        .R(1'b0));
  FDRE \digit_location_1_V_1_reg_3888_reg[3] 
       (.C(ap_clk),
        .CE(\digit_location_1_V_1_reg_3888[7]_i_1_n_7 ),
        .D(\digit_location_1_V_1_reg_3888_reg[3]_i_1_n_11 ),
        .Q(digit_location_1_V_1_reg_3888[3]),
        .R(1'b0));
  CARRY4 \digit_location_1_V_1_reg_3888_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\digit_location_1_V_1_reg_3888_reg[3]_i_1_n_7 ,\digit_location_1_V_1_reg_3888_reg[3]_i_1_n_8 ,\digit_location_1_V_1_reg_3888_reg[3]_i_1_n_9 ,\digit_location_1_V_1_reg_3888_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\digit_location_1_V_1_reg_3888_reg[3]_i_1_n_11 ,\digit_location_1_V_1_reg_3888_reg[3]_i_1_n_12 ,\digit_location_1_V_1_reg_3888_reg[3]_i_1_n_13 ,\digit_location_1_V_1_reg_3888_reg[3]_i_1_n_14 }),
        .S({\digit_location_1_V_1_reg_3888[3]_i_2_n_7 ,\digit_location_1_V_1_reg_3888[3]_i_3_n_7 ,\digit_location_1_V_1_reg_3888[3]_i_4_n_7 ,\digit_location_1_V_1_reg_3888[3]_i_5_n_7 }));
  FDRE \digit_location_1_V_1_reg_3888_reg[4] 
       (.C(ap_clk),
        .CE(\digit_location_1_V_1_reg_3888[7]_i_1_n_7 ),
        .D(\digit_location_1_V_1_reg_3888_reg[7]_i_2_n_14 ),
        .Q(digit_location_1_V_1_reg_3888[4]),
        .R(1'b0));
  FDRE \digit_location_1_V_1_reg_3888_reg[5] 
       (.C(ap_clk),
        .CE(\digit_location_1_V_1_reg_3888[7]_i_1_n_7 ),
        .D(\digit_location_1_V_1_reg_3888_reg[7]_i_2_n_13 ),
        .Q(digit_location_1_V_1_reg_3888[5]),
        .R(1'b0));
  FDRE \digit_location_1_V_1_reg_3888_reg[6] 
       (.C(ap_clk),
        .CE(\digit_location_1_V_1_reg_3888[7]_i_1_n_7 ),
        .D(\digit_location_1_V_1_reg_3888_reg[7]_i_2_n_12 ),
        .Q(digit_location_1_V_1_reg_3888[6]),
        .R(1'b0));
  FDRE \digit_location_1_V_1_reg_3888_reg[7] 
       (.C(ap_clk),
        .CE(\digit_location_1_V_1_reg_3888[7]_i_1_n_7 ),
        .D(\digit_location_1_V_1_reg_3888_reg[7]_i_2_n_11 ),
        .Q(digit_location_1_V_1_reg_3888[7]),
        .R(1'b0));
  CARRY4 \digit_location_1_V_1_reg_3888_reg[7]_i_2 
       (.CI(\digit_location_1_V_1_reg_3888_reg[3]_i_1_n_7 ),
        .CO({\NLW_digit_location_1_V_1_reg_3888_reg[7]_i_2_CO_UNCONNECTED [3],\digit_location_1_V_1_reg_3888_reg[7]_i_2_n_8 ,\digit_location_1_V_1_reg_3888_reg[7]_i_2_n_9 ,\digit_location_1_V_1_reg_3888_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\digit_location_1_V_1_reg_3888_reg[7]_i_2_n_11 ,\digit_location_1_V_1_reg_3888_reg[7]_i_2_n_12 ,\digit_location_1_V_1_reg_3888_reg[7]_i_2_n_13 ,\digit_location_1_V_1_reg_3888_reg[7]_i_2_n_14 }),
        .S({\digit_location_1_V_1_reg_3888[7]_i_3_n_7 ,\digit_location_1_V_1_reg_3888[7]_i_4_n_7 ,\digit_location_1_V_1_reg_3888[7]_i_5_n_7 ,\digit_location_1_V_1_reg_3888[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_1_V_3_reg_4890[0]_i_1 
       (.I0(digit_location_1_V_1_reg_3888[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_1_V_4_reg_5705[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_1_V_3_reg_4890[0]),
        .O(\digit_location_1_V_3_reg_4890[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_1_V_3_reg_4890[1]_i_1 
       (.I0(digit_location_1_V_1_reg_3888[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_1_V_4_reg_5705[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_1_V_3_reg_4890[1]),
        .O(\digit_location_1_V_3_reg_4890[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_1_V_3_reg_4890[2]_i_1 
       (.I0(digit_location_1_V_1_reg_3888[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_1_V_4_reg_5705[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_1_V_3_reg_4890[2]),
        .O(\digit_location_1_V_3_reg_4890[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_1_V_3_reg_4890[3]_i_1 
       (.I0(digit_location_1_V_1_reg_3888[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_1_V_4_reg_5705[3]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_1_V_3_reg_4890[3]),
        .O(\digit_location_1_V_3_reg_4890[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_1_V_3_reg_4890[4]_i_1 
       (.I0(digit_location_1_V_1_reg_3888[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_1_V_4_reg_5705[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_1_V_3_reg_4890[4]),
        .O(\digit_location_1_V_3_reg_4890[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_1_V_3_reg_4890[5]_i_1 
       (.I0(digit_location_1_V_1_reg_3888[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_1_V_4_reg_5705[5]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_1_V_3_reg_4890[5]),
        .O(\digit_location_1_V_3_reg_4890[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_3_reg_4890[6]_i_1 
       (.I0(digit_location_1_V_1_reg_3888[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_1_V_3_reg_4890[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_1_V_4_reg_5705[6]),
        .O(\digit_location_1_V_3_reg_4890[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_1_V_3_reg_4890[7]_i_1 
       (.I0(digit_location_1_V_1_reg_3888[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_1_V_3_reg_4890[7]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_1_V_4_reg_5705[7]),
        .O(\digit_location_1_V_3_reg_4890[7]_i_1_n_7 ));
  FDRE \digit_location_1_V_3_reg_4890_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4890[0]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4890[0]),
        .R(1'b0));
  FDRE \digit_location_1_V_3_reg_4890_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4890[1]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4890[1]),
        .R(1'b0));
  FDRE \digit_location_1_V_3_reg_4890_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4890[2]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4890[2]),
        .R(1'b0));
  FDRE \digit_location_1_V_3_reg_4890_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4890[3]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4890[3]),
        .R(1'b0));
  FDRE \digit_location_1_V_3_reg_4890_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4890[4]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4890[4]),
        .R(1'b0));
  FDRE \digit_location_1_V_3_reg_4890_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4890[5]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4890[5]),
        .R(1'b0));
  FDRE \digit_location_1_V_3_reg_4890_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4890[6]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4890[6]),
        .R(1'b0));
  FDRE \digit_location_1_V_3_reg_4890_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_1_V_3_reg_4890[7]_i_1_n_7 ),
        .Q(digit_location_1_V_3_reg_4890[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_1_V_4_reg_5705[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_1_V_4_reg_5705[7]_i_2_n_7 ),
        .I3(digit_location_1_V_4_reg_5705[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_1_V_3_reg_4890[0]),
        .O(\digit_location_1_V_4_reg_5705[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_1_V_4_reg_5705[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_1_V_4_reg_5705[7]_i_2_n_7 ),
        .I3(digit_location_1_V_4_reg_5705[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_1_V_3_reg_4890[1]),
        .O(\digit_location_1_V_4_reg_5705[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_1_V_4_reg_5705[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_1_V_4_reg_5705[7]_i_2_n_7 ),
        .I3(digit_location_1_V_4_reg_5705[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_1_V_3_reg_4890[2]),
        .O(\digit_location_1_V_4_reg_5705[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_1_V_4_reg_5705[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_1_V_4_reg_5705[7]_i_2_n_7 ),
        .I3(digit_location_1_V_4_reg_5705[3]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_1_V_3_reg_4890[3]),
        .O(\digit_location_1_V_4_reg_5705[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_1_V_4_reg_5705[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_1_V_4_reg_5705[7]_i_2_n_7 ),
        .I3(digit_location_1_V_4_reg_5705[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_1_V_3_reg_4890[4]),
        .O(\digit_location_1_V_4_reg_5705[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_1_V_4_reg_5705[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_1_V_4_reg_5705[7]_i_2_n_7 ),
        .I3(digit_location_1_V_4_reg_5705[5]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_1_V_3_reg_4890[5]),
        .O(\digit_location_1_V_4_reg_5705[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_1_V_4_reg_5705[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_1_V_4_reg_5705[7]_i_2_n_7 ),
        .I3(digit_location_1_V_3_reg_4890[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_1_V_4_reg_5705[6]),
        .O(\digit_location_1_V_4_reg_5705[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_1_V_4_reg_5705[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_1_V_4_reg_5705[7]_i_2_n_7 ),
        .I3(digit_location_1_V_3_reg_4890[7]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_1_V_4_reg_5705[7]),
        .O(\digit_location_1_V_4_reg_5705[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000404005004540)) 
    \digit_location_1_V_4_reg_5705[7]_i_2 
       (.I0(\digit_location_3_V_4_reg_5595[7]_i_3_n_7 ),
        .I1(p_0149_0_i_i_reg_4923[0]),
        .I2(sorting_frequency_V_U_n_49),
        .I3(digit_V_1_reg_7051[0]),
        .I4(p_0149_0_i_i_reg_4923[1]),
        .I5(digit_V_1_reg_7051[1]),
        .O(\digit_location_1_V_4_reg_5705[7]_i_2_n_7 ));
  FDRE \digit_location_1_V_4_reg_5705_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_1_V_4_reg_5705[0]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5705[0]),
        .R(1'b0));
  FDRE \digit_location_1_V_4_reg_5705_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_1_V_4_reg_5705[1]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5705[1]),
        .R(1'b0));
  FDRE \digit_location_1_V_4_reg_5705_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_1_V_4_reg_5705[2]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5705[2]),
        .R(1'b0));
  FDRE \digit_location_1_V_4_reg_5705_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_1_V_4_reg_5705[3]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5705[3]),
        .R(1'b0));
  FDRE \digit_location_1_V_4_reg_5705_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_1_V_4_reg_5705[4]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5705[4]),
        .R(1'b0));
  FDRE \digit_location_1_V_4_reg_5705_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_1_V_4_reg_5705[5]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5705[5]),
        .R(1'b0));
  FDRE \digit_location_1_V_4_reg_5705_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_1_V_4_reg_5705[6]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5705[6]),
        .R(1'b0));
  FDRE \digit_location_1_V_4_reg_5705_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_1_V_4_reg_5705[7]_i_1_n_7 ),
        .Q(digit_location_1_V_4_reg_5705[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_480[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_1_V_s_reg_480[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4890[0]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_480[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_1_V_s_reg_480[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4890[1]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_480[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_1_V_s_reg_480[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4890[2]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_480[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_1_V_s_reg_480[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4890[3]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_480[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_1_V_s_reg_480[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4890[4]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_480[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_1_V_s_reg_480[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4890[5]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_480[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_1_V_s_reg_480[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4890[6]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_1_V_s_reg_480[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_1_V_s_reg_480[7]_i_2_n_7 ),
        .I2(digit_location_1_V_3_reg_4890[7]),
        .O(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \digit_location_1_V_s_reg_480[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[1]),
        .I1(p_0149_0_i_i_reg_4923[0]),
        .I2(ap_CS_fsm_state17),
        .I3(p_0149_0_i_i_reg_4923[3]),
        .I4(p_0149_0_i_i_reg_4923[2]),
        .O(\digit_location_1_V_s_reg_480[7]_i_2_n_7 ));
  FDRE \digit_location_1_V_s_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[0]),
        .Q(digit_location_1_V_s_reg_480[0]),
        .R(1'b0));
  FDRE \digit_location_1_V_s_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[1]),
        .Q(digit_location_1_V_s_reg_480[1]),
        .R(1'b0));
  FDRE \digit_location_1_V_s_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[2]),
        .Q(digit_location_1_V_s_reg_480[2]),
        .R(1'b0));
  FDRE \digit_location_1_V_s_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[3]),
        .Q(digit_location_1_V_s_reg_480[3]),
        .R(1'b0));
  FDRE \digit_location_1_V_s_reg_480_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[4]),
        .Q(digit_location_1_V_s_reg_480[4]),
        .R(1'b0));
  FDRE \digit_location_1_V_s_reg_480_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[5]),
        .Q(digit_location_1_V_s_reg_480[5]),
        .R(1'b0));
  FDRE \digit_location_1_V_s_reg_480_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[6]),
        .Q(digit_location_1_V_s_reg_480[6]),
        .R(1'b0));
  FDRE \digit_location_1_V_s_reg_480_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32[7]),
        .Q(digit_location_1_V_s_reg_480[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_2_V_1_reg_3877[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_2_V_s_reg_468[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\digit_location_2_V_1_reg_3877[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_2_V_1_reg_3877[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_2_V_s_reg_468[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\digit_location_2_V_1_reg_3877[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_2_V_1_reg_3877[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_2_V_s_reg_468[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\digit_location_2_V_1_reg_3877[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_2_V_1_reg_3877[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_2_V_s_reg_468[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\digit_location_2_V_1_reg_3877[3]_i_5_n_7 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \digit_location_2_V_1_reg_3877[7]_i_1 
       (.I0(i6_0_i_i_reg_3899_reg[1]),
        .I1(i6_0_i_i_reg_3899_reg[0]),
        .I2(\digit_location_2_V_1_reg_3877[7]_i_3_n_7 ),
        .I3(ap_NS_fsm147_out),
        .I4(ap_CS_fsm_state11),
        .O(\digit_location_2_V_1_reg_3877[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \digit_location_2_V_1_reg_3877[7]_i_3 
       (.I0(i6_0_i_i_reg_3899_reg[1]),
        .I1(i6_0_i_i_reg_3899_reg[0]),
        .I2(i6_0_i_i_reg_3899_reg[4]),
        .I3(i6_0_i_i_reg_3899_reg[3]),
        .I4(i6_0_i_i_reg_3899_reg[2]),
        .O(\digit_location_2_V_1_reg_3877[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_2_V_1_reg_3877[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_2_V_s_reg_468[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\digit_location_2_V_1_reg_3877[7]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_2_V_1_reg_3877[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_2_V_s_reg_468[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\digit_location_2_V_1_reg_3877[7]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_2_V_1_reg_3877[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_2_V_s_reg_468[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\digit_location_2_V_1_reg_3877[7]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_2_V_1_reg_3877[7]_i_7 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_2_V_s_reg_468[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\digit_location_2_V_1_reg_3877[7]_i_7_n_7 ));
  FDRE \digit_location_2_V_1_reg_3877_reg[0] 
       (.C(ap_clk),
        .CE(\digit_location_2_V_1_reg_3877[7]_i_1_n_7 ),
        .D(\digit_location_2_V_1_reg_3877_reg[3]_i_1_n_14 ),
        .Q(digit_location_2_V_1_reg_3877[0]),
        .R(1'b0));
  FDRE \digit_location_2_V_1_reg_3877_reg[1] 
       (.C(ap_clk),
        .CE(\digit_location_2_V_1_reg_3877[7]_i_1_n_7 ),
        .D(\digit_location_2_V_1_reg_3877_reg[3]_i_1_n_13 ),
        .Q(digit_location_2_V_1_reg_3877[1]),
        .R(1'b0));
  FDRE \digit_location_2_V_1_reg_3877_reg[2] 
       (.C(ap_clk),
        .CE(\digit_location_2_V_1_reg_3877[7]_i_1_n_7 ),
        .D(\digit_location_2_V_1_reg_3877_reg[3]_i_1_n_12 ),
        .Q(digit_location_2_V_1_reg_3877[2]),
        .R(1'b0));
  FDRE \digit_location_2_V_1_reg_3877_reg[3] 
       (.C(ap_clk),
        .CE(\digit_location_2_V_1_reg_3877[7]_i_1_n_7 ),
        .D(\digit_location_2_V_1_reg_3877_reg[3]_i_1_n_11 ),
        .Q(digit_location_2_V_1_reg_3877[3]),
        .R(1'b0));
  CARRY4 \digit_location_2_V_1_reg_3877_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\digit_location_2_V_1_reg_3877_reg[3]_i_1_n_7 ,\digit_location_2_V_1_reg_3877_reg[3]_i_1_n_8 ,\digit_location_2_V_1_reg_3877_reg[3]_i_1_n_9 ,\digit_location_2_V_1_reg_3877_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\digit_location_2_V_1_reg_3877_reg[3]_i_1_n_11 ,\digit_location_2_V_1_reg_3877_reg[3]_i_1_n_12 ,\digit_location_2_V_1_reg_3877_reg[3]_i_1_n_13 ,\digit_location_2_V_1_reg_3877_reg[3]_i_1_n_14 }),
        .S({\digit_location_2_V_1_reg_3877[3]_i_2_n_7 ,\digit_location_2_V_1_reg_3877[3]_i_3_n_7 ,\digit_location_2_V_1_reg_3877[3]_i_4_n_7 ,\digit_location_2_V_1_reg_3877[3]_i_5_n_7 }));
  FDRE \digit_location_2_V_1_reg_3877_reg[4] 
       (.C(ap_clk),
        .CE(\digit_location_2_V_1_reg_3877[7]_i_1_n_7 ),
        .D(\digit_location_2_V_1_reg_3877_reg[7]_i_2_n_14 ),
        .Q(digit_location_2_V_1_reg_3877[4]),
        .R(1'b0));
  FDRE \digit_location_2_V_1_reg_3877_reg[5] 
       (.C(ap_clk),
        .CE(\digit_location_2_V_1_reg_3877[7]_i_1_n_7 ),
        .D(\digit_location_2_V_1_reg_3877_reg[7]_i_2_n_13 ),
        .Q(digit_location_2_V_1_reg_3877[5]),
        .R(1'b0));
  FDRE \digit_location_2_V_1_reg_3877_reg[6] 
       (.C(ap_clk),
        .CE(\digit_location_2_V_1_reg_3877[7]_i_1_n_7 ),
        .D(\digit_location_2_V_1_reg_3877_reg[7]_i_2_n_12 ),
        .Q(digit_location_2_V_1_reg_3877[6]),
        .R(1'b0));
  FDRE \digit_location_2_V_1_reg_3877_reg[7] 
       (.C(ap_clk),
        .CE(\digit_location_2_V_1_reg_3877[7]_i_1_n_7 ),
        .D(\digit_location_2_V_1_reg_3877_reg[7]_i_2_n_11 ),
        .Q(digit_location_2_V_1_reg_3877[7]),
        .R(1'b0));
  CARRY4 \digit_location_2_V_1_reg_3877_reg[7]_i_2 
       (.CI(\digit_location_2_V_1_reg_3877_reg[3]_i_1_n_7 ),
        .CO({\NLW_digit_location_2_V_1_reg_3877_reg[7]_i_2_CO_UNCONNECTED [3],\digit_location_2_V_1_reg_3877_reg[7]_i_2_n_8 ,\digit_location_2_V_1_reg_3877_reg[7]_i_2_n_9 ,\digit_location_2_V_1_reg_3877_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\digit_location_2_V_1_reg_3877_reg[7]_i_2_n_11 ,\digit_location_2_V_1_reg_3877_reg[7]_i_2_n_12 ,\digit_location_2_V_1_reg_3877_reg[7]_i_2_n_13 ,\digit_location_2_V_1_reg_3877_reg[7]_i_2_n_14 }),
        .S({\digit_location_2_V_1_reg_3877[7]_i_4_n_7 ,\digit_location_2_V_1_reg_3877[7]_i_5_n_7 ,\digit_location_2_V_1_reg_3877[7]_i_6_n_7 ,\digit_location_2_V_1_reg_3877[7]_i_7_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_2_V_3_reg_4879[0]_i_1 
       (.I0(digit_location_2_V_1_reg_3877[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_2_V_4_reg_5650[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_2_V_3_reg_4879[0]),
        .O(\digit_location_2_V_3_reg_4879[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_2_V_3_reg_4879[1]_i_1 
       (.I0(digit_location_2_V_1_reg_3877[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_2_V_4_reg_5650[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_2_V_3_reg_4879[1]),
        .O(\digit_location_2_V_3_reg_4879[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_2_V_3_reg_4879[2]_i_1 
       (.I0(digit_location_2_V_1_reg_3877[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_2_V_4_reg_5650[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_2_V_3_reg_4879[2]),
        .O(\digit_location_2_V_3_reg_4879[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_2_V_3_reg_4879[3]_i_1 
       (.I0(digit_location_2_V_1_reg_3877[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_2_V_4_reg_5650[3]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_2_V_3_reg_4879[3]),
        .O(\digit_location_2_V_3_reg_4879[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_2_V_3_reg_4879[4]_i_1 
       (.I0(digit_location_2_V_1_reg_3877[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_2_V_4_reg_5650[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_2_V_3_reg_4879[4]),
        .O(\digit_location_2_V_3_reg_4879[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_2_V_3_reg_4879[5]_i_1 
       (.I0(digit_location_2_V_1_reg_3877[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_2_V_4_reg_5650[5]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_2_V_3_reg_4879[5]),
        .O(\digit_location_2_V_3_reg_4879[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_3_reg_4879[6]_i_1 
       (.I0(digit_location_2_V_1_reg_3877[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_2_V_3_reg_4879[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_2_V_4_reg_5650[6]),
        .O(\digit_location_2_V_3_reg_4879[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_2_V_3_reg_4879[7]_i_1 
       (.I0(digit_location_2_V_1_reg_3877[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_2_V_3_reg_4879[7]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_2_V_4_reg_5650[7]),
        .O(\digit_location_2_V_3_reg_4879[7]_i_1_n_7 ));
  FDRE \digit_location_2_V_3_reg_4879_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4879[0]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4879[0]),
        .R(1'b0));
  FDRE \digit_location_2_V_3_reg_4879_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4879[1]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4879[1]),
        .R(1'b0));
  FDRE \digit_location_2_V_3_reg_4879_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4879[2]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4879[2]),
        .R(1'b0));
  FDRE \digit_location_2_V_3_reg_4879_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4879[3]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4879[3]),
        .R(1'b0));
  FDRE \digit_location_2_V_3_reg_4879_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4879[4]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4879[4]),
        .R(1'b0));
  FDRE \digit_location_2_V_3_reg_4879_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4879[5]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4879[5]),
        .R(1'b0));
  FDRE \digit_location_2_V_3_reg_4879_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4879[6]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4879[6]),
        .R(1'b0));
  FDRE \digit_location_2_V_3_reg_4879_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_2_V_3_reg_4879[7]_i_1_n_7 ),
        .Q(digit_location_2_V_3_reg_4879[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_2_V_4_reg_5650[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_2_V_4_reg_5650[7]_i_2_n_7 ),
        .I3(digit_location_2_V_4_reg_5650[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_2_V_3_reg_4879[0]),
        .O(\digit_location_2_V_4_reg_5650[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_2_V_4_reg_5650[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_2_V_4_reg_5650[7]_i_2_n_7 ),
        .I3(digit_location_2_V_4_reg_5650[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_2_V_3_reg_4879[1]),
        .O(\digit_location_2_V_4_reg_5650[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_2_V_4_reg_5650[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_2_V_4_reg_5650[7]_i_2_n_7 ),
        .I3(digit_location_2_V_4_reg_5650[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_2_V_3_reg_4879[2]),
        .O(\digit_location_2_V_4_reg_5650[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_2_V_4_reg_5650[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_2_V_4_reg_5650[7]_i_2_n_7 ),
        .I3(digit_location_2_V_4_reg_5650[3]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_2_V_3_reg_4879[3]),
        .O(\digit_location_2_V_4_reg_5650[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_2_V_4_reg_5650[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_2_V_4_reg_5650[7]_i_2_n_7 ),
        .I3(digit_location_2_V_4_reg_5650[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_2_V_3_reg_4879[4]),
        .O(\digit_location_2_V_4_reg_5650[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_2_V_4_reg_5650[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_2_V_4_reg_5650[7]_i_2_n_7 ),
        .I3(digit_location_2_V_4_reg_5650[5]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_2_V_3_reg_4879[5]),
        .O(\digit_location_2_V_4_reg_5650[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_2_V_4_reg_5650[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_2_V_4_reg_5650[7]_i_2_n_7 ),
        .I3(digit_location_2_V_3_reg_4879[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_2_V_4_reg_5650[6]),
        .O(\digit_location_2_V_4_reg_5650[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_2_V_4_reg_5650[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_2_V_4_reg_5650[7]_i_2_n_7 ),
        .I3(digit_location_2_V_3_reg_4879[7]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_2_V_4_reg_5650[7]),
        .O(\digit_location_2_V_4_reg_5650[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000404005004540)) 
    \digit_location_2_V_4_reg_5650[7]_i_2 
       (.I0(\digit_location_3_V_4_reg_5595[7]_i_3_n_7 ),
        .I1(p_0149_0_i_i_reg_4923[1]),
        .I2(sorting_frequency_V_U_n_49),
        .I3(digit_V_1_reg_7051[1]),
        .I4(p_0149_0_i_i_reg_4923[0]),
        .I5(digit_V_1_reg_7051[0]),
        .O(\digit_location_2_V_4_reg_5650[7]_i_2_n_7 ));
  FDRE \digit_location_2_V_4_reg_5650_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_2_V_4_reg_5650[0]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5650[0]),
        .R(1'b0));
  FDRE \digit_location_2_V_4_reg_5650_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_2_V_4_reg_5650[1]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5650[1]),
        .R(1'b0));
  FDRE \digit_location_2_V_4_reg_5650_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_2_V_4_reg_5650[2]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5650[2]),
        .R(1'b0));
  FDRE \digit_location_2_V_4_reg_5650_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_2_V_4_reg_5650[3]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5650[3]),
        .R(1'b0));
  FDRE \digit_location_2_V_4_reg_5650_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_2_V_4_reg_5650[4]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5650[4]),
        .R(1'b0));
  FDRE \digit_location_2_V_4_reg_5650_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_2_V_4_reg_5650[5]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5650[5]),
        .R(1'b0));
  FDRE \digit_location_2_V_4_reg_5650_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_2_V_4_reg_5650[6]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5650[6]),
        .R(1'b0));
  FDRE \digit_location_2_V_4_reg_5650_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_2_V_4_reg_5650[7]_i_1_n_7 ),
        .Q(digit_location_2_V_4_reg_5650[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_468[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_2_V_s_reg_468[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4879[0]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_468[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_2_V_s_reg_468[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4879[1]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_468[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_2_V_s_reg_468[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4879[2]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_468[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_2_V_s_reg_468[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4879[3]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_468[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_2_V_s_reg_468[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4879[4]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_468[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_2_V_s_reg_468[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4879[5]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_468[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_2_V_s_reg_468[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4879[6]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_2_V_s_reg_468[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_2_V_s_reg_468[7]_i_2_n_7 ),
        .I2(digit_location_2_V_3_reg_4879[7]),
        .O(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \digit_location_2_V_s_reg_468[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[0]),
        .I1(p_0149_0_i_i_reg_4923[1]),
        .I2(ap_CS_fsm_state17),
        .I3(p_0149_0_i_i_reg_4923[3]),
        .I4(p_0149_0_i_i_reg_4923[2]),
        .O(\digit_location_2_V_s_reg_468[7]_i_2_n_7 ));
  FDRE \digit_location_2_V_s_reg_468_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[0]),
        .Q(digit_location_2_V_s_reg_468[0]),
        .R(1'b0));
  FDRE \digit_location_2_V_s_reg_468_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[1]),
        .Q(digit_location_2_V_s_reg_468[1]),
        .R(1'b0));
  FDRE \digit_location_2_V_s_reg_468_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[2]),
        .Q(digit_location_2_V_s_reg_468[2]),
        .R(1'b0));
  FDRE \digit_location_2_V_s_reg_468_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[3]),
        .Q(digit_location_2_V_s_reg_468[3]),
        .R(1'b0));
  FDRE \digit_location_2_V_s_reg_468_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[4]),
        .Q(digit_location_2_V_s_reg_468[4]),
        .R(1'b0));
  FDRE \digit_location_2_V_s_reg_468_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[5]),
        .Q(digit_location_2_V_s_reg_468[5]),
        .R(1'b0));
  FDRE \digit_location_2_V_s_reg_468_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[6]),
        .Q(digit_location_2_V_s_reg_468[6]),
        .R(1'b0));
  FDRE \digit_location_2_V_s_reg_468_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32[7]),
        .Q(digit_location_2_V_s_reg_468[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_3_V_1_reg_3866[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_3_V_s_reg_456[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\digit_location_3_V_1_reg_3866[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_3_V_1_reg_3866[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_3_V_s_reg_456[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\digit_location_3_V_1_reg_3866[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_3_V_1_reg_3866[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_3_V_s_reg_456[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\digit_location_3_V_1_reg_3866[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_3_V_1_reg_3866[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_3_V_s_reg_456[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\digit_location_3_V_1_reg_3866[3]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \digit_location_3_V_1_reg_3866[7]_i_1 
       (.I0(ap_NS_fsm147_out),
        .I1(ap_CS_fsm_state11),
        .I2(\digit_location_3_V_1_reg_3866[7]_i_3_n_7 ),
        .I3(ap_CS_fsm_state12),
        .O(\digit_location_3_V_1_reg_3866[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \digit_location_3_V_1_reg_3866[7]_i_3 
       (.I0(i6_0_i_i_reg_3899_reg[2]),
        .I1(i6_0_i_i_reg_3899_reg[3]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .O(\digit_location_3_V_1_reg_3866[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_3_V_1_reg_3866[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_3_V_s_reg_456[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\digit_location_3_V_1_reg_3866[7]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_3_V_1_reg_3866[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_3_V_s_reg_456[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\digit_location_3_V_1_reg_3866[7]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_3_V_1_reg_3866[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_3_V_s_reg_456[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\digit_location_3_V_1_reg_3866[7]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_3_V_1_reg_3866[7]_i_7 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_3_V_s_reg_456[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\digit_location_3_V_1_reg_3866[7]_i_7_n_7 ));
  FDRE \digit_location_3_V_1_reg_3866_reg[0] 
       (.C(ap_clk),
        .CE(\digit_location_3_V_1_reg_3866[7]_i_1_n_7 ),
        .D(\digit_location_3_V_1_reg_3866_reg[3]_i_1_n_14 ),
        .Q(digit_location_3_V_1_reg_3866[0]),
        .R(1'b0));
  FDRE \digit_location_3_V_1_reg_3866_reg[1] 
       (.C(ap_clk),
        .CE(\digit_location_3_V_1_reg_3866[7]_i_1_n_7 ),
        .D(\digit_location_3_V_1_reg_3866_reg[3]_i_1_n_13 ),
        .Q(digit_location_3_V_1_reg_3866[1]),
        .R(1'b0));
  FDRE \digit_location_3_V_1_reg_3866_reg[2] 
       (.C(ap_clk),
        .CE(\digit_location_3_V_1_reg_3866[7]_i_1_n_7 ),
        .D(\digit_location_3_V_1_reg_3866_reg[3]_i_1_n_12 ),
        .Q(digit_location_3_V_1_reg_3866[2]),
        .R(1'b0));
  FDRE \digit_location_3_V_1_reg_3866_reg[3] 
       (.C(ap_clk),
        .CE(\digit_location_3_V_1_reg_3866[7]_i_1_n_7 ),
        .D(\digit_location_3_V_1_reg_3866_reg[3]_i_1_n_11 ),
        .Q(digit_location_3_V_1_reg_3866[3]),
        .R(1'b0));
  CARRY4 \digit_location_3_V_1_reg_3866_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\digit_location_3_V_1_reg_3866_reg[3]_i_1_n_7 ,\digit_location_3_V_1_reg_3866_reg[3]_i_1_n_8 ,\digit_location_3_V_1_reg_3866_reg[3]_i_1_n_9 ,\digit_location_3_V_1_reg_3866_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\digit_location_3_V_1_reg_3866_reg[3]_i_1_n_11 ,\digit_location_3_V_1_reg_3866_reg[3]_i_1_n_12 ,\digit_location_3_V_1_reg_3866_reg[3]_i_1_n_13 ,\digit_location_3_V_1_reg_3866_reg[3]_i_1_n_14 }),
        .S({\digit_location_3_V_1_reg_3866[3]_i_2_n_7 ,\digit_location_3_V_1_reg_3866[3]_i_3_n_7 ,\digit_location_3_V_1_reg_3866[3]_i_4_n_7 ,\digit_location_3_V_1_reg_3866[3]_i_5_n_7 }));
  FDRE \digit_location_3_V_1_reg_3866_reg[4] 
       (.C(ap_clk),
        .CE(\digit_location_3_V_1_reg_3866[7]_i_1_n_7 ),
        .D(\digit_location_3_V_1_reg_3866_reg[7]_i_2_n_14 ),
        .Q(digit_location_3_V_1_reg_3866[4]),
        .R(1'b0));
  FDRE \digit_location_3_V_1_reg_3866_reg[5] 
       (.C(ap_clk),
        .CE(\digit_location_3_V_1_reg_3866[7]_i_1_n_7 ),
        .D(\digit_location_3_V_1_reg_3866_reg[7]_i_2_n_13 ),
        .Q(digit_location_3_V_1_reg_3866[5]),
        .R(1'b0));
  FDRE \digit_location_3_V_1_reg_3866_reg[6] 
       (.C(ap_clk),
        .CE(\digit_location_3_V_1_reg_3866[7]_i_1_n_7 ),
        .D(\digit_location_3_V_1_reg_3866_reg[7]_i_2_n_12 ),
        .Q(digit_location_3_V_1_reg_3866[6]),
        .R(1'b0));
  FDRE \digit_location_3_V_1_reg_3866_reg[7] 
       (.C(ap_clk),
        .CE(\digit_location_3_V_1_reg_3866[7]_i_1_n_7 ),
        .D(\digit_location_3_V_1_reg_3866_reg[7]_i_2_n_11 ),
        .Q(digit_location_3_V_1_reg_3866[7]),
        .R(1'b0));
  CARRY4 \digit_location_3_V_1_reg_3866_reg[7]_i_2 
       (.CI(\digit_location_3_V_1_reg_3866_reg[3]_i_1_n_7 ),
        .CO({\NLW_digit_location_3_V_1_reg_3866_reg[7]_i_2_CO_UNCONNECTED [3],\digit_location_3_V_1_reg_3866_reg[7]_i_2_n_8 ,\digit_location_3_V_1_reg_3866_reg[7]_i_2_n_9 ,\digit_location_3_V_1_reg_3866_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\digit_location_3_V_1_reg_3866_reg[7]_i_2_n_11 ,\digit_location_3_V_1_reg_3866_reg[7]_i_2_n_12 ,\digit_location_3_V_1_reg_3866_reg[7]_i_2_n_13 ,\digit_location_3_V_1_reg_3866_reg[7]_i_2_n_14 }),
        .S({\digit_location_3_V_1_reg_3866[7]_i_4_n_7 ,\digit_location_3_V_1_reg_3866[7]_i_5_n_7 ,\digit_location_3_V_1_reg_3866[7]_i_6_n_7 ,\digit_location_3_V_1_reg_3866[7]_i_7_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_3_V_3_reg_4868[0]_i_1 
       (.I0(digit_location_3_V_1_reg_3866[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_3_V_4_reg_5595[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_3_V_3_reg_4868[0]),
        .O(\digit_location_3_V_3_reg_4868[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_3_V_3_reg_4868[1]_i_1 
       (.I0(digit_location_3_V_1_reg_3866[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_3_V_4_reg_5595[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_3_V_3_reg_4868[1]),
        .O(\digit_location_3_V_3_reg_4868[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_3_V_3_reg_4868[2]_i_1 
       (.I0(digit_location_3_V_1_reg_3866[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_3_V_4_reg_5595[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_3_V_3_reg_4868[2]),
        .O(\digit_location_3_V_3_reg_4868[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_3_V_3_reg_4868[3]_i_1 
       (.I0(digit_location_3_V_1_reg_3866[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_3_V_4_reg_5595[3]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_3_V_3_reg_4868[3]),
        .O(\digit_location_3_V_3_reg_4868[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_3_V_3_reg_4868[4]_i_1 
       (.I0(digit_location_3_V_1_reg_3866[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_3_V_4_reg_5595[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_3_V_3_reg_4868[4]),
        .O(\digit_location_3_V_3_reg_4868[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_3_V_3_reg_4868[5]_i_1 
       (.I0(digit_location_3_V_1_reg_3866[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_3_V_4_reg_5595[5]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_3_V_3_reg_4868[5]),
        .O(\digit_location_3_V_3_reg_4868[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_3_reg_4868[6]_i_1 
       (.I0(digit_location_3_V_1_reg_3866[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_3_V_3_reg_4868[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_3_V_4_reg_5595[6]),
        .O(\digit_location_3_V_3_reg_4868[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_3_V_3_reg_4868[7]_i_1 
       (.I0(digit_location_3_V_1_reg_3866[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_3_V_3_reg_4868[7]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_3_V_4_reg_5595[7]),
        .O(\digit_location_3_V_3_reg_4868[7]_i_1_n_7 ));
  FDRE \digit_location_3_V_3_reg_4868_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4868[0]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4868[0]),
        .R(1'b0));
  FDRE \digit_location_3_V_3_reg_4868_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4868[1]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4868[1]),
        .R(1'b0));
  FDRE \digit_location_3_V_3_reg_4868_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4868[2]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4868[2]),
        .R(1'b0));
  FDRE \digit_location_3_V_3_reg_4868_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4868[3]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4868[3]),
        .R(1'b0));
  FDRE \digit_location_3_V_3_reg_4868_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4868[4]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4868[4]),
        .R(1'b0));
  FDRE \digit_location_3_V_3_reg_4868_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4868[5]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4868[5]),
        .R(1'b0));
  FDRE \digit_location_3_V_3_reg_4868_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4868[6]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4868[6]),
        .R(1'b0));
  FDRE \digit_location_3_V_3_reg_4868_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_3_V_3_reg_4868[7]_i_1_n_7 ),
        .Q(digit_location_3_V_3_reg_4868[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_3_V_4_reg_5595[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_3_V_4_reg_5595[7]_i_2_n_7 ),
        .I3(digit_location_3_V_4_reg_5595[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_3_V_3_reg_4868[0]),
        .O(\digit_location_3_V_4_reg_5595[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_3_V_4_reg_5595[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_3_V_4_reg_5595[7]_i_2_n_7 ),
        .I3(digit_location_3_V_4_reg_5595[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_3_V_3_reg_4868[1]),
        .O(\digit_location_3_V_4_reg_5595[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_3_V_4_reg_5595[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_3_V_4_reg_5595[7]_i_2_n_7 ),
        .I3(digit_location_3_V_4_reg_5595[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_3_V_3_reg_4868[2]),
        .O(\digit_location_3_V_4_reg_5595[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_3_V_4_reg_5595[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_3_V_4_reg_5595[7]_i_2_n_7 ),
        .I3(digit_location_3_V_4_reg_5595[3]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_3_V_3_reg_4868[3]),
        .O(\digit_location_3_V_4_reg_5595[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_3_V_4_reg_5595[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_3_V_4_reg_5595[7]_i_2_n_7 ),
        .I3(digit_location_3_V_4_reg_5595[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_3_V_3_reg_4868[4]),
        .O(\digit_location_3_V_4_reg_5595[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_3_V_4_reg_5595[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_3_V_4_reg_5595[7]_i_2_n_7 ),
        .I3(digit_location_3_V_4_reg_5595[5]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_3_V_3_reg_4868[5]),
        .O(\digit_location_3_V_4_reg_5595[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_3_V_4_reg_5595[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_3_V_4_reg_5595[7]_i_2_n_7 ),
        .I3(digit_location_3_V_3_reg_4868[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_3_V_4_reg_5595[6]),
        .O(\digit_location_3_V_4_reg_5595[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_3_V_4_reg_5595[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_3_V_4_reg_5595[7]_i_2_n_7 ),
        .I3(digit_location_3_V_3_reg_4868[7]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_3_V_4_reg_5595[7]),
        .O(\digit_location_3_V_4_reg_5595[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \digit_location_3_V_4_reg_5595[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[0]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_V_1_reg_7051[0]),
        .I3(p_0149_0_i_i_reg_4923[1]),
        .I4(digit_V_1_reg_7051[1]),
        .I5(\digit_location_3_V_4_reg_5595[7]_i_3_n_7 ),
        .O(\digit_location_3_V_4_reg_5595[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFCFFFFFFFCFAFAF)) 
    \digit_location_3_V_4_reg_5595[7]_i_3 
       (.I0(digit_V_1_reg_7051[2]),
        .I1(p_0149_0_i_i_reg_4923[2]),
        .I2(digit_V_1_reg_70510),
        .I3(p_0149_0_i_i_reg_4923[3]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_V_1_reg_7051[3]),
        .O(\digit_location_3_V_4_reg_5595[7]_i_3_n_7 ));
  FDRE \digit_location_3_V_4_reg_5595_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_3_V_4_reg_5595[0]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5595[0]),
        .R(1'b0));
  FDRE \digit_location_3_V_4_reg_5595_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_3_V_4_reg_5595[1]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5595[1]),
        .R(1'b0));
  FDRE \digit_location_3_V_4_reg_5595_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_3_V_4_reg_5595[2]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5595[2]),
        .R(1'b0));
  FDRE \digit_location_3_V_4_reg_5595_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_3_V_4_reg_5595[3]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5595[3]),
        .R(1'b0));
  FDRE \digit_location_3_V_4_reg_5595_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_3_V_4_reg_5595[4]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5595[4]),
        .R(1'b0));
  FDRE \digit_location_3_V_4_reg_5595_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_3_V_4_reg_5595[5]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5595[5]),
        .R(1'b0));
  FDRE \digit_location_3_V_4_reg_5595_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_3_V_4_reg_5595[6]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5595[6]),
        .R(1'b0));
  FDRE \digit_location_3_V_4_reg_5595_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_3_V_4_reg_5595[7]_i_1_n_7 ),
        .Q(digit_location_3_V_4_reg_5595[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_456[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_3_V_s_reg_456[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4868[0]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_456[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_3_V_s_reg_456[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4868[1]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_456[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_3_V_s_reg_456[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4868[2]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_456[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_3_V_s_reg_456[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4868[3]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_456[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_3_V_s_reg_456[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4868[4]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_456[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_3_V_s_reg_456[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4868[5]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_456[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_3_V_s_reg_456[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4868[6]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_3_V_s_reg_456[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_3_V_s_reg_456[7]_i_2_n_7 ),
        .I2(digit_location_3_V_3_reg_4868[7]),
        .O(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \digit_location_3_V_s_reg_456[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[1]),
        .I1(p_0149_0_i_i_reg_4923[0]),
        .I2(ap_CS_fsm_state17),
        .I3(p_0149_0_i_i_reg_4923[3]),
        .I4(p_0149_0_i_i_reg_4923[2]),
        .O(\digit_location_3_V_s_reg_456[7]_i_2_n_7 ));
  FDRE \digit_location_3_V_s_reg_456_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[0]),
        .Q(digit_location_3_V_s_reg_456[0]),
        .R(1'b0));
  FDRE \digit_location_3_V_s_reg_456_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[1]),
        .Q(digit_location_3_V_s_reg_456[1]),
        .R(1'b0));
  FDRE \digit_location_3_V_s_reg_456_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[2]),
        .Q(digit_location_3_V_s_reg_456[2]),
        .R(1'b0));
  FDRE \digit_location_3_V_s_reg_456_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[3]),
        .Q(digit_location_3_V_s_reg_456[3]),
        .R(1'b0));
  FDRE \digit_location_3_V_s_reg_456_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[4]),
        .Q(digit_location_3_V_s_reg_456[4]),
        .R(1'b0));
  FDRE \digit_location_3_V_s_reg_456_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[5]),
        .Q(digit_location_3_V_s_reg_456[5]),
        .R(1'b0));
  FDRE \digit_location_3_V_s_reg_456_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[6]),
        .Q(digit_location_3_V_s_reg_456[6]),
        .R(1'b0));
  FDRE \digit_location_3_V_s_reg_456_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32[7]),
        .Q(digit_location_3_V_s_reg_456[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_4_V_1_reg_3855[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_4_V_s_reg_444[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\digit_location_4_V_1_reg_3855[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_4_V_1_reg_3855[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_4_V_s_reg_444[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\digit_location_4_V_1_reg_3855[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_4_V_1_reg_3855[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_4_V_s_reg_444[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\digit_location_4_V_1_reg_3855[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_4_V_1_reg_3855[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_4_V_s_reg_444[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\digit_location_4_V_1_reg_3855[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \digit_location_4_V_1_reg_3855[7]_i_1 
       (.I0(i6_0_i_i_reg_3899),
        .I1(i6_0_i_i_reg_3899_reg[1]),
        .I2(i6_0_i_i_reg_3899_reg[0]),
        .I3(i6_0_i_i_reg_3899_reg[3]),
        .I4(i6_0_i_i_reg_3899_reg[2]),
        .I5(ap_CS_fsm_state12),
        .O(\digit_location_4_V_1_reg_3855[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_4_V_1_reg_3855[7]_i_3 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_4_V_s_reg_444[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\digit_location_4_V_1_reg_3855[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_4_V_1_reg_3855[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_4_V_s_reg_444[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\digit_location_4_V_1_reg_3855[7]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_4_V_1_reg_3855[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_4_V_s_reg_444[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\digit_location_4_V_1_reg_3855[7]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_4_V_1_reg_3855[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_4_V_s_reg_444[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\digit_location_4_V_1_reg_3855[7]_i_6_n_7 ));
  FDRE \digit_location_4_V_1_reg_3855_reg[0] 
       (.C(ap_clk),
        .CE(\digit_location_4_V_1_reg_3855[7]_i_1_n_7 ),
        .D(\digit_location_4_V_1_reg_3855_reg[3]_i_1_n_14 ),
        .Q(digit_location_4_V_1_reg_3855[0]),
        .R(1'b0));
  FDRE \digit_location_4_V_1_reg_3855_reg[1] 
       (.C(ap_clk),
        .CE(\digit_location_4_V_1_reg_3855[7]_i_1_n_7 ),
        .D(\digit_location_4_V_1_reg_3855_reg[3]_i_1_n_13 ),
        .Q(digit_location_4_V_1_reg_3855[1]),
        .R(1'b0));
  FDRE \digit_location_4_V_1_reg_3855_reg[2] 
       (.C(ap_clk),
        .CE(\digit_location_4_V_1_reg_3855[7]_i_1_n_7 ),
        .D(\digit_location_4_V_1_reg_3855_reg[3]_i_1_n_12 ),
        .Q(digit_location_4_V_1_reg_3855[2]),
        .R(1'b0));
  FDRE \digit_location_4_V_1_reg_3855_reg[3] 
       (.C(ap_clk),
        .CE(\digit_location_4_V_1_reg_3855[7]_i_1_n_7 ),
        .D(\digit_location_4_V_1_reg_3855_reg[3]_i_1_n_11 ),
        .Q(digit_location_4_V_1_reg_3855[3]),
        .R(1'b0));
  CARRY4 \digit_location_4_V_1_reg_3855_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\digit_location_4_V_1_reg_3855_reg[3]_i_1_n_7 ,\digit_location_4_V_1_reg_3855_reg[3]_i_1_n_8 ,\digit_location_4_V_1_reg_3855_reg[3]_i_1_n_9 ,\digit_location_4_V_1_reg_3855_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\digit_location_4_V_1_reg_3855_reg[3]_i_1_n_11 ,\digit_location_4_V_1_reg_3855_reg[3]_i_1_n_12 ,\digit_location_4_V_1_reg_3855_reg[3]_i_1_n_13 ,\digit_location_4_V_1_reg_3855_reg[3]_i_1_n_14 }),
        .S({\digit_location_4_V_1_reg_3855[3]_i_2_n_7 ,\digit_location_4_V_1_reg_3855[3]_i_3_n_7 ,\digit_location_4_V_1_reg_3855[3]_i_4_n_7 ,\digit_location_4_V_1_reg_3855[3]_i_5_n_7 }));
  FDRE \digit_location_4_V_1_reg_3855_reg[4] 
       (.C(ap_clk),
        .CE(\digit_location_4_V_1_reg_3855[7]_i_1_n_7 ),
        .D(\digit_location_4_V_1_reg_3855_reg[7]_i_2_n_14 ),
        .Q(digit_location_4_V_1_reg_3855[4]),
        .R(1'b0));
  FDRE \digit_location_4_V_1_reg_3855_reg[5] 
       (.C(ap_clk),
        .CE(\digit_location_4_V_1_reg_3855[7]_i_1_n_7 ),
        .D(\digit_location_4_V_1_reg_3855_reg[7]_i_2_n_13 ),
        .Q(digit_location_4_V_1_reg_3855[5]),
        .R(1'b0));
  FDRE \digit_location_4_V_1_reg_3855_reg[6] 
       (.C(ap_clk),
        .CE(\digit_location_4_V_1_reg_3855[7]_i_1_n_7 ),
        .D(\digit_location_4_V_1_reg_3855_reg[7]_i_2_n_12 ),
        .Q(digit_location_4_V_1_reg_3855[6]),
        .R(1'b0));
  FDRE \digit_location_4_V_1_reg_3855_reg[7] 
       (.C(ap_clk),
        .CE(\digit_location_4_V_1_reg_3855[7]_i_1_n_7 ),
        .D(\digit_location_4_V_1_reg_3855_reg[7]_i_2_n_11 ),
        .Q(digit_location_4_V_1_reg_3855[7]),
        .R(1'b0));
  CARRY4 \digit_location_4_V_1_reg_3855_reg[7]_i_2 
       (.CI(\digit_location_4_V_1_reg_3855_reg[3]_i_1_n_7 ),
        .CO({\NLW_digit_location_4_V_1_reg_3855_reg[7]_i_2_CO_UNCONNECTED [3],\digit_location_4_V_1_reg_3855_reg[7]_i_2_n_8 ,\digit_location_4_V_1_reg_3855_reg[7]_i_2_n_9 ,\digit_location_4_V_1_reg_3855_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\digit_location_4_V_1_reg_3855_reg[7]_i_2_n_11 ,\digit_location_4_V_1_reg_3855_reg[7]_i_2_n_12 ,\digit_location_4_V_1_reg_3855_reg[7]_i_2_n_13 ,\digit_location_4_V_1_reg_3855_reg[7]_i_2_n_14 }),
        .S({\digit_location_4_V_1_reg_3855[7]_i_3_n_7 ,\digit_location_4_V_1_reg_3855[7]_i_4_n_7 ,\digit_location_4_V_1_reg_3855[7]_i_5_n_7 ,\digit_location_4_V_1_reg_3855[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_4_V_3_reg_4857[0]_i_1 
       (.I0(digit_location_4_V_1_reg_3855[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_4_V_4_reg_5540[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_4_V_3_reg_4857[0]),
        .O(\digit_location_4_V_3_reg_4857[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_4_V_3_reg_4857[1]_i_1 
       (.I0(digit_location_4_V_1_reg_3855[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_4_V_4_reg_5540[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_4_V_3_reg_4857[1]),
        .O(\digit_location_4_V_3_reg_4857[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_4_V_3_reg_4857[2]_i_1 
       (.I0(digit_location_4_V_1_reg_3855[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_4_V_4_reg_5540[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_4_V_3_reg_4857[2]),
        .O(\digit_location_4_V_3_reg_4857[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_4_V_3_reg_4857[3]_i_1 
       (.I0(digit_location_4_V_1_reg_3855[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_4_V_4_reg_5540[3]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_4_V_3_reg_4857[3]),
        .O(\digit_location_4_V_3_reg_4857[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_4_V_3_reg_4857[4]_i_1 
       (.I0(digit_location_4_V_1_reg_3855[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_4_V_4_reg_5540[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_4_V_3_reg_4857[4]),
        .O(\digit_location_4_V_3_reg_4857[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_4_V_3_reg_4857[5]_i_1 
       (.I0(digit_location_4_V_1_reg_3855[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_4_V_4_reg_5540[5]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_4_V_3_reg_4857[5]),
        .O(\digit_location_4_V_3_reg_4857[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_3_reg_4857[6]_i_1 
       (.I0(digit_location_4_V_1_reg_3855[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_4_V_3_reg_4857[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_4_V_4_reg_5540[6]),
        .O(\digit_location_4_V_3_reg_4857[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_4_V_3_reg_4857[7]_i_1 
       (.I0(digit_location_4_V_1_reg_3855[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_4_V_3_reg_4857[7]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_4_V_4_reg_5540[7]),
        .O(\digit_location_4_V_3_reg_4857[7]_i_1_n_7 ));
  FDRE \digit_location_4_V_3_reg_4857_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4857[0]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4857[0]),
        .R(1'b0));
  FDRE \digit_location_4_V_3_reg_4857_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4857[1]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4857[1]),
        .R(1'b0));
  FDRE \digit_location_4_V_3_reg_4857_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4857[2]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4857[2]),
        .R(1'b0));
  FDRE \digit_location_4_V_3_reg_4857_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4857[3]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4857[3]),
        .R(1'b0));
  FDRE \digit_location_4_V_3_reg_4857_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4857[4]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4857[4]),
        .R(1'b0));
  FDRE \digit_location_4_V_3_reg_4857_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4857[5]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4857[5]),
        .R(1'b0));
  FDRE \digit_location_4_V_3_reg_4857_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4857[6]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4857[6]),
        .R(1'b0));
  FDRE \digit_location_4_V_3_reg_4857_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_4_V_3_reg_4857[7]_i_1_n_7 ),
        .Q(digit_location_4_V_3_reg_4857[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_4_V_4_reg_5540[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_4_V_4_reg_5540[7]_i_2_n_7 ),
        .I3(digit_location_4_V_4_reg_5540[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_4_V_3_reg_4857[0]),
        .O(\digit_location_4_V_4_reg_5540[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_4_V_4_reg_5540[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_4_V_4_reg_5540[7]_i_2_n_7 ),
        .I3(digit_location_4_V_4_reg_5540[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_4_V_3_reg_4857[1]),
        .O(\digit_location_4_V_4_reg_5540[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_4_V_4_reg_5540[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_4_V_4_reg_5540[7]_i_2_n_7 ),
        .I3(digit_location_4_V_4_reg_5540[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_4_V_3_reg_4857[2]),
        .O(\digit_location_4_V_4_reg_5540[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_4_V_4_reg_5540[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_4_V_4_reg_5540[7]_i_2_n_7 ),
        .I3(digit_location_4_V_4_reg_5540[3]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_4_V_3_reg_4857[3]),
        .O(\digit_location_4_V_4_reg_5540[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_4_V_4_reg_5540[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_4_V_4_reg_5540[7]_i_2_n_7 ),
        .I3(digit_location_4_V_4_reg_5540[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_4_V_3_reg_4857[4]),
        .O(\digit_location_4_V_4_reg_5540[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_4_V_4_reg_5540[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_4_V_4_reg_5540[7]_i_2_n_7 ),
        .I3(digit_location_4_V_4_reg_5540[5]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_4_V_3_reg_4857[5]),
        .O(\digit_location_4_V_4_reg_5540[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_4_V_4_reg_5540[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_4_V_4_reg_5540[7]_i_2_n_7 ),
        .I3(digit_location_4_V_3_reg_4857[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_4_V_4_reg_5540[6]),
        .O(\digit_location_4_V_4_reg_5540[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_4_V_4_reg_5540[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_4_V_4_reg_5540[7]_i_2_n_7 ),
        .I3(digit_location_4_V_3_reg_4857[7]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_4_V_4_reg_5540[7]),
        .O(\digit_location_4_V_4_reg_5540[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \digit_location_4_V_4_reg_5540[7]_i_2 
       (.I0(ap_enable_reg_pp4_iter1),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(\digit_location_8_V_4_reg_5320[7]_i_3_n_7 ),
        .I3(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[2]),
        .I4(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[3]),
        .I5(\icmp_ln67_reg_7031_reg_n_7_[0] ),
        .O(\digit_location_4_V_4_reg_5540[7]_i_2_n_7 ));
  FDRE \digit_location_4_V_4_reg_5540_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_4_V_4_reg_5540[0]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5540[0]),
        .R(1'b0));
  FDRE \digit_location_4_V_4_reg_5540_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_4_V_4_reg_5540[1]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5540[1]),
        .R(1'b0));
  FDRE \digit_location_4_V_4_reg_5540_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_4_V_4_reg_5540[2]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5540[2]),
        .R(1'b0));
  FDRE \digit_location_4_V_4_reg_5540_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_4_V_4_reg_5540[3]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5540[3]),
        .R(1'b0));
  FDRE \digit_location_4_V_4_reg_5540_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_4_V_4_reg_5540[4]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5540[4]),
        .R(1'b0));
  FDRE \digit_location_4_V_4_reg_5540_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_4_V_4_reg_5540[5]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5540[5]),
        .R(1'b0));
  FDRE \digit_location_4_V_4_reg_5540_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_4_V_4_reg_5540[6]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5540[6]),
        .R(1'b0));
  FDRE \digit_location_4_V_4_reg_5540_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_4_V_4_reg_5540[7]_i_1_n_7 ),
        .Q(digit_location_4_V_4_reg_5540[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_444[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_4_V_s_reg_444[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4857[0]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_444[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_4_V_s_reg_444[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4857[1]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_444[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_4_V_s_reg_444[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4857[2]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_444[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_4_V_s_reg_444[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4857[3]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_444[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_4_V_s_reg_444[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4857[4]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_444[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_4_V_s_reg_444[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4857[5]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_444[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_4_V_s_reg_444[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4857[6]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_4_V_s_reg_444[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_4_V_s_reg_444[7]_i_2_n_7 ),
        .I2(digit_location_4_V_3_reg_4857[7]),
        .O(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \digit_location_4_V_s_reg_444[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[0]),
        .I1(p_0149_0_i_i_reg_4923[3]),
        .I2(ap_CS_fsm_state17),
        .I3(p_0149_0_i_i_reg_4923[2]),
        .I4(p_0149_0_i_i_reg_4923[1]),
        .O(\digit_location_4_V_s_reg_444[7]_i_2_n_7 ));
  FDRE \digit_location_4_V_s_reg_444_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[0]),
        .Q(digit_location_4_V_s_reg_444[0]),
        .R(1'b0));
  FDRE \digit_location_4_V_s_reg_444_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[1]),
        .Q(digit_location_4_V_s_reg_444[1]),
        .R(1'b0));
  FDRE \digit_location_4_V_s_reg_444_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[2]),
        .Q(digit_location_4_V_s_reg_444[2]),
        .R(1'b0));
  FDRE \digit_location_4_V_s_reg_444_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[3]),
        .Q(digit_location_4_V_s_reg_444[3]),
        .R(1'b0));
  FDRE \digit_location_4_V_s_reg_444_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[4]),
        .Q(digit_location_4_V_s_reg_444[4]),
        .R(1'b0));
  FDRE \digit_location_4_V_s_reg_444_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[5]),
        .Q(digit_location_4_V_s_reg_444[5]),
        .R(1'b0));
  FDRE \digit_location_4_V_s_reg_444_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[6]),
        .Q(digit_location_4_V_s_reg_444[6]),
        .R(1'b0));
  FDRE \digit_location_4_V_s_reg_444_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32[7]),
        .Q(digit_location_4_V_s_reg_444[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_5_V_1_reg_3844[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_5_V_s_reg_432[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\digit_location_5_V_1_reg_3844[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_5_V_1_reg_3844[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_5_V_s_reg_432[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\digit_location_5_V_1_reg_3844[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_5_V_1_reg_3844[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_5_V_s_reg_432[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\digit_location_5_V_1_reg_3844[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_5_V_1_reg_3844[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_5_V_s_reg_432[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\digit_location_5_V_1_reg_3844[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
    \digit_location_5_V_1_reg_3844[7]_i_1 
       (.I0(i6_0_i_i_reg_3899),
        .I1(i6_0_i_i_reg_3899_reg[0]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(i6_0_i_i_reg_3899_reg[3]),
        .I4(i6_0_i_i_reg_3899_reg[2]),
        .I5(ap_CS_fsm_state12),
        .O(\digit_location_5_V_1_reg_3844[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_5_V_1_reg_3844[7]_i_3 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_5_V_s_reg_432[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\digit_location_5_V_1_reg_3844[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_5_V_1_reg_3844[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_5_V_s_reg_432[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\digit_location_5_V_1_reg_3844[7]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_5_V_1_reg_3844[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_5_V_s_reg_432[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\digit_location_5_V_1_reg_3844[7]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_5_V_1_reg_3844[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_5_V_s_reg_432[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\digit_location_5_V_1_reg_3844[7]_i_6_n_7 ));
  FDRE \digit_location_5_V_1_reg_3844_reg[0] 
       (.C(ap_clk),
        .CE(\digit_location_5_V_1_reg_3844[7]_i_1_n_7 ),
        .D(\digit_location_5_V_1_reg_3844_reg[3]_i_1_n_14 ),
        .Q(digit_location_5_V_1_reg_3844[0]),
        .R(1'b0));
  FDRE \digit_location_5_V_1_reg_3844_reg[1] 
       (.C(ap_clk),
        .CE(\digit_location_5_V_1_reg_3844[7]_i_1_n_7 ),
        .D(\digit_location_5_V_1_reg_3844_reg[3]_i_1_n_13 ),
        .Q(digit_location_5_V_1_reg_3844[1]),
        .R(1'b0));
  FDRE \digit_location_5_V_1_reg_3844_reg[2] 
       (.C(ap_clk),
        .CE(\digit_location_5_V_1_reg_3844[7]_i_1_n_7 ),
        .D(\digit_location_5_V_1_reg_3844_reg[3]_i_1_n_12 ),
        .Q(digit_location_5_V_1_reg_3844[2]),
        .R(1'b0));
  FDRE \digit_location_5_V_1_reg_3844_reg[3] 
       (.C(ap_clk),
        .CE(\digit_location_5_V_1_reg_3844[7]_i_1_n_7 ),
        .D(\digit_location_5_V_1_reg_3844_reg[3]_i_1_n_11 ),
        .Q(digit_location_5_V_1_reg_3844[3]),
        .R(1'b0));
  CARRY4 \digit_location_5_V_1_reg_3844_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\digit_location_5_V_1_reg_3844_reg[3]_i_1_n_7 ,\digit_location_5_V_1_reg_3844_reg[3]_i_1_n_8 ,\digit_location_5_V_1_reg_3844_reg[3]_i_1_n_9 ,\digit_location_5_V_1_reg_3844_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\digit_location_5_V_1_reg_3844_reg[3]_i_1_n_11 ,\digit_location_5_V_1_reg_3844_reg[3]_i_1_n_12 ,\digit_location_5_V_1_reg_3844_reg[3]_i_1_n_13 ,\digit_location_5_V_1_reg_3844_reg[3]_i_1_n_14 }),
        .S({\digit_location_5_V_1_reg_3844[3]_i_2_n_7 ,\digit_location_5_V_1_reg_3844[3]_i_3_n_7 ,\digit_location_5_V_1_reg_3844[3]_i_4_n_7 ,\digit_location_5_V_1_reg_3844[3]_i_5_n_7 }));
  FDRE \digit_location_5_V_1_reg_3844_reg[4] 
       (.C(ap_clk),
        .CE(\digit_location_5_V_1_reg_3844[7]_i_1_n_7 ),
        .D(\digit_location_5_V_1_reg_3844_reg[7]_i_2_n_14 ),
        .Q(digit_location_5_V_1_reg_3844[4]),
        .R(1'b0));
  FDRE \digit_location_5_V_1_reg_3844_reg[5] 
       (.C(ap_clk),
        .CE(\digit_location_5_V_1_reg_3844[7]_i_1_n_7 ),
        .D(\digit_location_5_V_1_reg_3844_reg[7]_i_2_n_13 ),
        .Q(digit_location_5_V_1_reg_3844[5]),
        .R(1'b0));
  FDRE \digit_location_5_V_1_reg_3844_reg[6] 
       (.C(ap_clk),
        .CE(\digit_location_5_V_1_reg_3844[7]_i_1_n_7 ),
        .D(\digit_location_5_V_1_reg_3844_reg[7]_i_2_n_12 ),
        .Q(digit_location_5_V_1_reg_3844[6]),
        .R(1'b0));
  FDRE \digit_location_5_V_1_reg_3844_reg[7] 
       (.C(ap_clk),
        .CE(\digit_location_5_V_1_reg_3844[7]_i_1_n_7 ),
        .D(\digit_location_5_V_1_reg_3844_reg[7]_i_2_n_11 ),
        .Q(digit_location_5_V_1_reg_3844[7]),
        .R(1'b0));
  CARRY4 \digit_location_5_V_1_reg_3844_reg[7]_i_2 
       (.CI(\digit_location_5_V_1_reg_3844_reg[3]_i_1_n_7 ),
        .CO({\NLW_digit_location_5_V_1_reg_3844_reg[7]_i_2_CO_UNCONNECTED [3],\digit_location_5_V_1_reg_3844_reg[7]_i_2_n_8 ,\digit_location_5_V_1_reg_3844_reg[7]_i_2_n_9 ,\digit_location_5_V_1_reg_3844_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\digit_location_5_V_1_reg_3844_reg[7]_i_2_n_11 ,\digit_location_5_V_1_reg_3844_reg[7]_i_2_n_12 ,\digit_location_5_V_1_reg_3844_reg[7]_i_2_n_13 ,\digit_location_5_V_1_reg_3844_reg[7]_i_2_n_14 }),
        .S({\digit_location_5_V_1_reg_3844[7]_i_3_n_7 ,\digit_location_5_V_1_reg_3844[7]_i_4_n_7 ,\digit_location_5_V_1_reg_3844[7]_i_5_n_7 ,\digit_location_5_V_1_reg_3844[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_5_V_3_reg_4846[0]_i_1 
       (.I0(digit_location_5_V_1_reg_3844[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_5_V_4_reg_5485[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_5_V_3_reg_4846[0]),
        .O(\digit_location_5_V_3_reg_4846[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_5_V_3_reg_4846[1]_i_1 
       (.I0(digit_location_5_V_1_reg_3844[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_5_V_4_reg_5485[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_5_V_3_reg_4846[1]),
        .O(\digit_location_5_V_3_reg_4846[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_5_V_3_reg_4846[2]_i_1 
       (.I0(digit_location_5_V_1_reg_3844[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_5_V_4_reg_5485[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_5_V_3_reg_4846[2]),
        .O(\digit_location_5_V_3_reg_4846[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_5_V_3_reg_4846[3]_i_1 
       (.I0(digit_location_5_V_1_reg_3844[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_5_V_4_reg_5485[3]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_5_V_3_reg_4846[3]),
        .O(\digit_location_5_V_3_reg_4846[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_5_V_3_reg_4846[4]_i_1 
       (.I0(digit_location_5_V_1_reg_3844[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_5_V_4_reg_5485[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_5_V_3_reg_4846[4]),
        .O(\digit_location_5_V_3_reg_4846[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_5_V_3_reg_4846[5]_i_1 
       (.I0(digit_location_5_V_1_reg_3844[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_5_V_4_reg_5485[5]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_5_V_3_reg_4846[5]),
        .O(\digit_location_5_V_3_reg_4846[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_3_reg_4846[6]_i_1 
       (.I0(digit_location_5_V_1_reg_3844[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_5_V_3_reg_4846[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_5_V_4_reg_5485[6]),
        .O(\digit_location_5_V_3_reg_4846[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_5_V_3_reg_4846[7]_i_1 
       (.I0(digit_location_5_V_1_reg_3844[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_5_V_3_reg_4846[7]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_5_V_4_reg_5485[7]),
        .O(\digit_location_5_V_3_reg_4846[7]_i_1_n_7 ));
  FDRE \digit_location_5_V_3_reg_4846_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4846[0]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4846[0]),
        .R(1'b0));
  FDRE \digit_location_5_V_3_reg_4846_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4846[1]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4846[1]),
        .R(1'b0));
  FDRE \digit_location_5_V_3_reg_4846_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4846[2]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4846[2]),
        .R(1'b0));
  FDRE \digit_location_5_V_3_reg_4846_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4846[3]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4846[3]),
        .R(1'b0));
  FDRE \digit_location_5_V_3_reg_4846_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4846[4]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4846[4]),
        .R(1'b0));
  FDRE \digit_location_5_V_3_reg_4846_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4846[5]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4846[5]),
        .R(1'b0));
  FDRE \digit_location_5_V_3_reg_4846_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4846[6]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4846[6]),
        .R(1'b0));
  FDRE \digit_location_5_V_3_reg_4846_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_5_V_3_reg_4846[7]_i_1_n_7 ),
        .Q(digit_location_5_V_3_reg_4846[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_5_V_4_reg_5485[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_5_V_4_reg_5485[7]_i_2_n_7 ),
        .I3(digit_location_5_V_4_reg_5485[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_5_V_3_reg_4846[0]),
        .O(\digit_location_5_V_4_reg_5485[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_5_V_4_reg_5485[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_5_V_4_reg_5485[7]_i_2_n_7 ),
        .I3(digit_location_5_V_4_reg_5485[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_5_V_3_reg_4846[1]),
        .O(\digit_location_5_V_4_reg_5485[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_5_V_4_reg_5485[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_5_V_4_reg_5485[7]_i_2_n_7 ),
        .I3(digit_location_5_V_4_reg_5485[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_5_V_3_reg_4846[2]),
        .O(\digit_location_5_V_4_reg_5485[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_5_V_4_reg_5485[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_5_V_4_reg_5485[7]_i_2_n_7 ),
        .I3(digit_location_5_V_4_reg_5485[3]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_5_V_3_reg_4846[3]),
        .O(\digit_location_5_V_4_reg_5485[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_5_V_4_reg_5485[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_5_V_4_reg_5485[7]_i_2_n_7 ),
        .I3(digit_location_5_V_4_reg_5485[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_5_V_3_reg_4846[4]),
        .O(\digit_location_5_V_4_reg_5485[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_5_V_4_reg_5485[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_5_V_4_reg_5485[7]_i_2_n_7 ),
        .I3(digit_location_5_V_4_reg_5485[5]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_5_V_3_reg_4846[5]),
        .O(\digit_location_5_V_4_reg_5485[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_5_V_4_reg_5485[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_5_V_4_reg_5485[7]_i_2_n_7 ),
        .I3(digit_location_5_V_3_reg_4846[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_5_V_4_reg_5485[6]),
        .O(\digit_location_5_V_4_reg_5485[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_5_V_4_reg_5485[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_5_V_4_reg_5485[7]_i_2_n_7 ),
        .I3(digit_location_5_V_3_reg_4846[7]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_5_V_4_reg_5485[7]),
        .O(\digit_location_5_V_4_reg_5485[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \digit_location_5_V_4_reg_5485[7]_i_2 
       (.I0(ap_enable_reg_pp4_iter1),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(\digit_location_9_V_4_reg_5265[7]_i_3_n_7 ),
        .I3(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[2]),
        .I4(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[3]),
        .I5(\icmp_ln67_reg_7031_reg_n_7_[0] ),
        .O(\digit_location_5_V_4_reg_5485[7]_i_2_n_7 ));
  FDRE \digit_location_5_V_4_reg_5485_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_5_V_4_reg_5485[0]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5485[0]),
        .R(1'b0));
  FDRE \digit_location_5_V_4_reg_5485_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_5_V_4_reg_5485[1]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5485[1]),
        .R(1'b0));
  FDRE \digit_location_5_V_4_reg_5485_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_5_V_4_reg_5485[2]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5485[2]),
        .R(1'b0));
  FDRE \digit_location_5_V_4_reg_5485_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_5_V_4_reg_5485[3]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5485[3]),
        .R(1'b0));
  FDRE \digit_location_5_V_4_reg_5485_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_5_V_4_reg_5485[4]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5485[4]),
        .R(1'b0));
  FDRE \digit_location_5_V_4_reg_5485_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_5_V_4_reg_5485[5]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5485[5]),
        .R(1'b0));
  FDRE \digit_location_5_V_4_reg_5485_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_5_V_4_reg_5485[6]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5485[6]),
        .R(1'b0));
  FDRE \digit_location_5_V_4_reg_5485_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_5_V_4_reg_5485[7]_i_1_n_7 ),
        .Q(digit_location_5_V_4_reg_5485[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_432[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_5_V_s_reg_432[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4846[0]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_432[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_5_V_s_reg_432[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4846[1]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_432[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_5_V_s_reg_432[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4846[2]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_432[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_5_V_s_reg_432[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4846[3]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_432[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_5_V_s_reg_432[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4846[4]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_432[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_5_V_s_reg_432[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4846[5]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_432[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_5_V_s_reg_432[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4846[6]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_5_V_s_reg_432[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_5_V_s_reg_432[7]_i_2_n_7 ),
        .I2(digit_location_5_V_3_reg_4846[7]),
        .O(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[7]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \digit_location_5_V_s_reg_432[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[0]),
        .I1(p_0149_0_i_i_reg_4923[3]),
        .I2(ap_CS_fsm_state17),
        .I3(p_0149_0_i_i_reg_4923[2]),
        .I4(p_0149_0_i_i_reg_4923[1]),
        .O(\digit_location_5_V_s_reg_432[7]_i_2_n_7 ));
  FDRE \digit_location_5_V_s_reg_432_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[0]),
        .Q(digit_location_5_V_s_reg_432[0]),
        .R(1'b0));
  FDRE \digit_location_5_V_s_reg_432_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[1]),
        .Q(digit_location_5_V_s_reg_432[1]),
        .R(1'b0));
  FDRE \digit_location_5_V_s_reg_432_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[2]),
        .Q(digit_location_5_V_s_reg_432[2]),
        .R(1'b0));
  FDRE \digit_location_5_V_s_reg_432_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[3]),
        .Q(digit_location_5_V_s_reg_432[3]),
        .R(1'b0));
  FDRE \digit_location_5_V_s_reg_432_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[4]),
        .Q(digit_location_5_V_s_reg_432[4]),
        .R(1'b0));
  FDRE \digit_location_5_V_s_reg_432_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[5]),
        .Q(digit_location_5_V_s_reg_432[5]),
        .R(1'b0));
  FDRE \digit_location_5_V_s_reg_432_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[6]),
        .Q(digit_location_5_V_s_reg_432[6]),
        .R(1'b0));
  FDRE \digit_location_5_V_s_reg_432_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32[7]),
        .Q(digit_location_5_V_s_reg_432[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_6_V_1_reg_3833[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_6_V_s_reg_420[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\digit_location_6_V_1_reg_3833[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_6_V_1_reg_3833[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_6_V_s_reg_420[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\digit_location_6_V_1_reg_3833[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_6_V_1_reg_3833[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_6_V_s_reg_420[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\digit_location_6_V_1_reg_3833[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_6_V_1_reg_3833[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_6_V_s_reg_420[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\digit_location_6_V_1_reg_3833[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
    \digit_location_6_V_1_reg_3833[7]_i_1 
       (.I0(i6_0_i_i_reg_3899),
        .I1(i6_0_i_i_reg_3899_reg[1]),
        .I2(i6_0_i_i_reg_3899_reg[0]),
        .I3(i6_0_i_i_reg_3899_reg[3]),
        .I4(i6_0_i_i_reg_3899_reg[2]),
        .I5(ap_CS_fsm_state12),
        .O(\digit_location_6_V_1_reg_3833[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_6_V_1_reg_3833[7]_i_3 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_6_V_s_reg_420[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\digit_location_6_V_1_reg_3833[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_6_V_1_reg_3833[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_6_V_s_reg_420[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\digit_location_6_V_1_reg_3833[7]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_6_V_1_reg_3833[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_6_V_s_reg_420[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\digit_location_6_V_1_reg_3833[7]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_6_V_1_reg_3833[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_6_V_s_reg_420[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\digit_location_6_V_1_reg_3833[7]_i_6_n_7 ));
  FDRE \digit_location_6_V_1_reg_3833_reg[0] 
       (.C(ap_clk),
        .CE(\digit_location_6_V_1_reg_3833[7]_i_1_n_7 ),
        .D(\digit_location_6_V_1_reg_3833_reg[3]_i_1_n_14 ),
        .Q(digit_location_6_V_1_reg_3833[0]),
        .R(1'b0));
  FDRE \digit_location_6_V_1_reg_3833_reg[1] 
       (.C(ap_clk),
        .CE(\digit_location_6_V_1_reg_3833[7]_i_1_n_7 ),
        .D(\digit_location_6_V_1_reg_3833_reg[3]_i_1_n_13 ),
        .Q(digit_location_6_V_1_reg_3833[1]),
        .R(1'b0));
  FDRE \digit_location_6_V_1_reg_3833_reg[2] 
       (.C(ap_clk),
        .CE(\digit_location_6_V_1_reg_3833[7]_i_1_n_7 ),
        .D(\digit_location_6_V_1_reg_3833_reg[3]_i_1_n_12 ),
        .Q(digit_location_6_V_1_reg_3833[2]),
        .R(1'b0));
  FDRE \digit_location_6_V_1_reg_3833_reg[3] 
       (.C(ap_clk),
        .CE(\digit_location_6_V_1_reg_3833[7]_i_1_n_7 ),
        .D(\digit_location_6_V_1_reg_3833_reg[3]_i_1_n_11 ),
        .Q(digit_location_6_V_1_reg_3833[3]),
        .R(1'b0));
  CARRY4 \digit_location_6_V_1_reg_3833_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\digit_location_6_V_1_reg_3833_reg[3]_i_1_n_7 ,\digit_location_6_V_1_reg_3833_reg[3]_i_1_n_8 ,\digit_location_6_V_1_reg_3833_reg[3]_i_1_n_9 ,\digit_location_6_V_1_reg_3833_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\digit_location_6_V_1_reg_3833_reg[3]_i_1_n_11 ,\digit_location_6_V_1_reg_3833_reg[3]_i_1_n_12 ,\digit_location_6_V_1_reg_3833_reg[3]_i_1_n_13 ,\digit_location_6_V_1_reg_3833_reg[3]_i_1_n_14 }),
        .S({\digit_location_6_V_1_reg_3833[3]_i_2_n_7 ,\digit_location_6_V_1_reg_3833[3]_i_3_n_7 ,\digit_location_6_V_1_reg_3833[3]_i_4_n_7 ,\digit_location_6_V_1_reg_3833[3]_i_5_n_7 }));
  FDRE \digit_location_6_V_1_reg_3833_reg[4] 
       (.C(ap_clk),
        .CE(\digit_location_6_V_1_reg_3833[7]_i_1_n_7 ),
        .D(\digit_location_6_V_1_reg_3833_reg[7]_i_2_n_14 ),
        .Q(digit_location_6_V_1_reg_3833[4]),
        .R(1'b0));
  FDRE \digit_location_6_V_1_reg_3833_reg[5] 
       (.C(ap_clk),
        .CE(\digit_location_6_V_1_reg_3833[7]_i_1_n_7 ),
        .D(\digit_location_6_V_1_reg_3833_reg[7]_i_2_n_13 ),
        .Q(digit_location_6_V_1_reg_3833[5]),
        .R(1'b0));
  FDRE \digit_location_6_V_1_reg_3833_reg[6] 
       (.C(ap_clk),
        .CE(\digit_location_6_V_1_reg_3833[7]_i_1_n_7 ),
        .D(\digit_location_6_V_1_reg_3833_reg[7]_i_2_n_12 ),
        .Q(digit_location_6_V_1_reg_3833[6]),
        .R(1'b0));
  FDRE \digit_location_6_V_1_reg_3833_reg[7] 
       (.C(ap_clk),
        .CE(\digit_location_6_V_1_reg_3833[7]_i_1_n_7 ),
        .D(\digit_location_6_V_1_reg_3833_reg[7]_i_2_n_11 ),
        .Q(digit_location_6_V_1_reg_3833[7]),
        .R(1'b0));
  CARRY4 \digit_location_6_V_1_reg_3833_reg[7]_i_2 
       (.CI(\digit_location_6_V_1_reg_3833_reg[3]_i_1_n_7 ),
        .CO({\NLW_digit_location_6_V_1_reg_3833_reg[7]_i_2_CO_UNCONNECTED [3],\digit_location_6_V_1_reg_3833_reg[7]_i_2_n_8 ,\digit_location_6_V_1_reg_3833_reg[7]_i_2_n_9 ,\digit_location_6_V_1_reg_3833_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\digit_location_6_V_1_reg_3833_reg[7]_i_2_n_11 ,\digit_location_6_V_1_reg_3833_reg[7]_i_2_n_12 ,\digit_location_6_V_1_reg_3833_reg[7]_i_2_n_13 ,\digit_location_6_V_1_reg_3833_reg[7]_i_2_n_14 }),
        .S({\digit_location_6_V_1_reg_3833[7]_i_3_n_7 ,\digit_location_6_V_1_reg_3833[7]_i_4_n_7 ,\digit_location_6_V_1_reg_3833[7]_i_5_n_7 ,\digit_location_6_V_1_reg_3833[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_6_V_3_reg_4835[0]_i_1 
       (.I0(digit_location_6_V_1_reg_3833[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_6_V_4_reg_5430[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_6_V_3_reg_4835[0]),
        .O(\digit_location_6_V_3_reg_4835[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_6_V_3_reg_4835[1]_i_1 
       (.I0(digit_location_6_V_1_reg_3833[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_6_V_4_reg_5430[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_6_V_3_reg_4835[1]),
        .O(\digit_location_6_V_3_reg_4835[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_6_V_3_reg_4835[2]_i_1 
       (.I0(digit_location_6_V_1_reg_3833[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_6_V_4_reg_5430[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_6_V_3_reg_4835[2]),
        .O(\digit_location_6_V_3_reg_4835[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_6_V_3_reg_4835[3]_i_1 
       (.I0(digit_location_6_V_1_reg_3833[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_6_V_4_reg_5430[3]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_6_V_3_reg_4835[3]),
        .O(\digit_location_6_V_3_reg_4835[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_6_V_3_reg_4835[4]_i_1 
       (.I0(digit_location_6_V_1_reg_3833[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_6_V_4_reg_5430[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_6_V_3_reg_4835[4]),
        .O(\digit_location_6_V_3_reg_4835[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_6_V_3_reg_4835[5]_i_1 
       (.I0(digit_location_6_V_1_reg_3833[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_6_V_4_reg_5430[5]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_6_V_3_reg_4835[5]),
        .O(\digit_location_6_V_3_reg_4835[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_3_reg_4835[6]_i_1 
       (.I0(digit_location_6_V_1_reg_3833[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_6_V_3_reg_4835[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_6_V_4_reg_5430[6]),
        .O(\digit_location_6_V_3_reg_4835[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_6_V_3_reg_4835[7]_i_1 
       (.I0(digit_location_6_V_1_reg_3833[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_6_V_3_reg_4835[7]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_6_V_4_reg_5430[7]),
        .O(\digit_location_6_V_3_reg_4835[7]_i_1_n_7 ));
  FDRE \digit_location_6_V_3_reg_4835_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4835[0]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4835[0]),
        .R(1'b0));
  FDRE \digit_location_6_V_3_reg_4835_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4835[1]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4835[1]),
        .R(1'b0));
  FDRE \digit_location_6_V_3_reg_4835_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4835[2]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4835[2]),
        .R(1'b0));
  FDRE \digit_location_6_V_3_reg_4835_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4835[3]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4835[3]),
        .R(1'b0));
  FDRE \digit_location_6_V_3_reg_4835_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4835[4]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4835[4]),
        .R(1'b0));
  FDRE \digit_location_6_V_3_reg_4835_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4835[5]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4835[5]),
        .R(1'b0));
  FDRE \digit_location_6_V_3_reg_4835_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4835[6]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4835[6]),
        .R(1'b0));
  FDRE \digit_location_6_V_3_reg_4835_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_6_V_3_reg_4835[7]_i_1_n_7 ),
        .Q(digit_location_6_V_3_reg_4835[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_6_V_4_reg_5430[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_6_V_4_reg_5430[7]_i_2_n_7 ),
        .I3(digit_location_6_V_4_reg_5430[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_6_V_3_reg_4835[0]),
        .O(\digit_location_6_V_4_reg_5430[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_6_V_4_reg_5430[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_6_V_4_reg_5430[7]_i_2_n_7 ),
        .I3(digit_location_6_V_4_reg_5430[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_6_V_3_reg_4835[1]),
        .O(\digit_location_6_V_4_reg_5430[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_6_V_4_reg_5430[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_6_V_4_reg_5430[7]_i_2_n_7 ),
        .I3(digit_location_6_V_4_reg_5430[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_6_V_3_reg_4835[2]),
        .O(\digit_location_6_V_4_reg_5430[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_6_V_4_reg_5430[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_6_V_4_reg_5430[7]_i_2_n_7 ),
        .I3(digit_location_6_V_4_reg_5430[3]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_6_V_3_reg_4835[3]),
        .O(\digit_location_6_V_4_reg_5430[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_6_V_4_reg_5430[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_6_V_4_reg_5430[7]_i_2_n_7 ),
        .I3(digit_location_6_V_4_reg_5430[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_6_V_3_reg_4835[4]),
        .O(\digit_location_6_V_4_reg_5430[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_6_V_4_reg_5430[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_6_V_4_reg_5430[7]_i_2_n_7 ),
        .I3(digit_location_6_V_4_reg_5430[5]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_6_V_3_reg_4835[5]),
        .O(\digit_location_6_V_4_reg_5430[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_6_V_4_reg_5430[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_6_V_4_reg_5430[7]_i_2_n_7 ),
        .I3(digit_location_6_V_3_reg_4835[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_6_V_4_reg_5430[6]),
        .O(\digit_location_6_V_4_reg_5430[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_6_V_4_reg_5430[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_6_V_4_reg_5430[7]_i_2_n_7 ),
        .I3(digit_location_6_V_3_reg_4835[7]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_6_V_4_reg_5430[7]),
        .O(\digit_location_6_V_4_reg_5430[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h000000001D000000)) 
    \digit_location_6_V_4_reg_5430[7]_i_2 
       (.I0(digit_V_1_reg_7051[3]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(p_0149_0_i_i_reg_4923[3]),
        .I3(digit_V_1_reg_70510),
        .I4(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[2]),
        .I5(\digit_location_10_V_4_reg_5210[7]_i_3_n_7 ),
        .O(\digit_location_6_V_4_reg_5430[7]_i_2_n_7 ));
  FDRE \digit_location_6_V_4_reg_5430_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_6_V_4_reg_5430[0]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5430[0]),
        .R(1'b0));
  FDRE \digit_location_6_V_4_reg_5430_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_6_V_4_reg_5430[1]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5430[1]),
        .R(1'b0));
  FDRE \digit_location_6_V_4_reg_5430_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_6_V_4_reg_5430[2]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5430[2]),
        .R(1'b0));
  FDRE \digit_location_6_V_4_reg_5430_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_6_V_4_reg_5430[3]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5430[3]),
        .R(1'b0));
  FDRE \digit_location_6_V_4_reg_5430_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_6_V_4_reg_5430[4]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5430[4]),
        .R(1'b0));
  FDRE \digit_location_6_V_4_reg_5430_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_6_V_4_reg_5430[5]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5430[5]),
        .R(1'b0));
  FDRE \digit_location_6_V_4_reg_5430_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_6_V_4_reg_5430[6]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5430[6]),
        .R(1'b0));
  FDRE \digit_location_6_V_4_reg_5430_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_6_V_4_reg_5430[7]_i_1_n_7 ),
        .Q(digit_location_6_V_4_reg_5430[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_420[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_6_V_s_reg_420[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4835[0]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_420[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_6_V_s_reg_420[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4835[1]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_420[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_6_V_s_reg_420[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4835[2]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_420[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_6_V_s_reg_420[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4835[3]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_420[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_6_V_s_reg_420[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4835[4]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_420[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_6_V_s_reg_420[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4835[5]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_420[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_6_V_s_reg_420[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4835[6]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_6_V_s_reg_420[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_6_V_s_reg_420[7]_i_2_n_7 ),
        .I2(digit_location_6_V_3_reg_4835[7]),
        .O(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \digit_location_6_V_s_reg_420[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[0]),
        .I1(p_0149_0_i_i_reg_4923[1]),
        .I2(p_0149_0_i_i_reg_4923[2]),
        .I3(ap_CS_fsm_state17),
        .I4(p_0149_0_i_i_reg_4923[3]),
        .O(\digit_location_6_V_s_reg_420[7]_i_2_n_7 ));
  FDRE \digit_location_6_V_s_reg_420_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[0]),
        .Q(digit_location_6_V_s_reg_420[0]),
        .R(1'b0));
  FDRE \digit_location_6_V_s_reg_420_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[1]),
        .Q(digit_location_6_V_s_reg_420[1]),
        .R(1'b0));
  FDRE \digit_location_6_V_s_reg_420_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[2]),
        .Q(digit_location_6_V_s_reg_420[2]),
        .R(1'b0));
  FDRE \digit_location_6_V_s_reg_420_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[3]),
        .Q(digit_location_6_V_s_reg_420[3]),
        .R(1'b0));
  FDRE \digit_location_6_V_s_reg_420_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[4]),
        .Q(digit_location_6_V_s_reg_420[4]),
        .R(1'b0));
  FDRE \digit_location_6_V_s_reg_420_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[5]),
        .Q(digit_location_6_V_s_reg_420[5]),
        .R(1'b0));
  FDRE \digit_location_6_V_s_reg_420_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[6]),
        .Q(digit_location_6_V_s_reg_420[6]),
        .R(1'b0));
  FDRE \digit_location_6_V_s_reg_420_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32[7]),
        .Q(digit_location_6_V_s_reg_420[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_7_V_1_reg_3822[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_7_V_s_reg_408[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\digit_location_7_V_1_reg_3822[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_7_V_1_reg_3822[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_7_V_s_reg_408[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\digit_location_7_V_1_reg_3822[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_7_V_1_reg_3822[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_7_V_s_reg_408[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\digit_location_7_V_1_reg_3822[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_7_V_1_reg_3822[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_7_V_s_reg_408[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\digit_location_7_V_1_reg_3822[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \digit_location_7_V_1_reg_3822[7]_i_1 
       (.I0(i6_0_i_i_reg_3899_reg[0]),
        .I1(i6_0_i_i_reg_3899_reg[2]),
        .I2(i6_0_i_i_reg_3899_reg[3]),
        .I3(i6_0_i_i_reg_3899_reg[1]),
        .I4(ap_NS_fsm147_out),
        .I5(ap_CS_fsm_state11),
        .O(\digit_location_7_V_1_reg_3822[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_7_V_1_reg_3822[7]_i_3 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_7_V_s_reg_408[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\digit_location_7_V_1_reg_3822[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_7_V_1_reg_3822[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_7_V_s_reg_408[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\digit_location_7_V_1_reg_3822[7]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_7_V_1_reg_3822[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_7_V_s_reg_408[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\digit_location_7_V_1_reg_3822[7]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_7_V_1_reg_3822[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_7_V_s_reg_408[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\digit_location_7_V_1_reg_3822[7]_i_6_n_7 ));
  FDRE \digit_location_7_V_1_reg_3822_reg[0] 
       (.C(ap_clk),
        .CE(\digit_location_7_V_1_reg_3822[7]_i_1_n_7 ),
        .D(\digit_location_7_V_1_reg_3822_reg[3]_i_1_n_14 ),
        .Q(digit_location_7_V_1_reg_3822[0]),
        .R(1'b0));
  FDRE \digit_location_7_V_1_reg_3822_reg[1] 
       (.C(ap_clk),
        .CE(\digit_location_7_V_1_reg_3822[7]_i_1_n_7 ),
        .D(\digit_location_7_V_1_reg_3822_reg[3]_i_1_n_13 ),
        .Q(digit_location_7_V_1_reg_3822[1]),
        .R(1'b0));
  FDRE \digit_location_7_V_1_reg_3822_reg[2] 
       (.C(ap_clk),
        .CE(\digit_location_7_V_1_reg_3822[7]_i_1_n_7 ),
        .D(\digit_location_7_V_1_reg_3822_reg[3]_i_1_n_12 ),
        .Q(digit_location_7_V_1_reg_3822[2]),
        .R(1'b0));
  FDRE \digit_location_7_V_1_reg_3822_reg[3] 
       (.C(ap_clk),
        .CE(\digit_location_7_V_1_reg_3822[7]_i_1_n_7 ),
        .D(\digit_location_7_V_1_reg_3822_reg[3]_i_1_n_11 ),
        .Q(digit_location_7_V_1_reg_3822[3]),
        .R(1'b0));
  CARRY4 \digit_location_7_V_1_reg_3822_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\digit_location_7_V_1_reg_3822_reg[3]_i_1_n_7 ,\digit_location_7_V_1_reg_3822_reg[3]_i_1_n_8 ,\digit_location_7_V_1_reg_3822_reg[3]_i_1_n_9 ,\digit_location_7_V_1_reg_3822_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\digit_location_7_V_1_reg_3822_reg[3]_i_1_n_11 ,\digit_location_7_V_1_reg_3822_reg[3]_i_1_n_12 ,\digit_location_7_V_1_reg_3822_reg[3]_i_1_n_13 ,\digit_location_7_V_1_reg_3822_reg[3]_i_1_n_14 }),
        .S({\digit_location_7_V_1_reg_3822[3]_i_2_n_7 ,\digit_location_7_V_1_reg_3822[3]_i_3_n_7 ,\digit_location_7_V_1_reg_3822[3]_i_4_n_7 ,\digit_location_7_V_1_reg_3822[3]_i_5_n_7 }));
  FDRE \digit_location_7_V_1_reg_3822_reg[4] 
       (.C(ap_clk),
        .CE(\digit_location_7_V_1_reg_3822[7]_i_1_n_7 ),
        .D(\digit_location_7_V_1_reg_3822_reg[7]_i_2_n_14 ),
        .Q(digit_location_7_V_1_reg_3822[4]),
        .R(1'b0));
  FDRE \digit_location_7_V_1_reg_3822_reg[5] 
       (.C(ap_clk),
        .CE(\digit_location_7_V_1_reg_3822[7]_i_1_n_7 ),
        .D(\digit_location_7_V_1_reg_3822_reg[7]_i_2_n_13 ),
        .Q(digit_location_7_V_1_reg_3822[5]),
        .R(1'b0));
  FDRE \digit_location_7_V_1_reg_3822_reg[6] 
       (.C(ap_clk),
        .CE(\digit_location_7_V_1_reg_3822[7]_i_1_n_7 ),
        .D(\digit_location_7_V_1_reg_3822_reg[7]_i_2_n_12 ),
        .Q(digit_location_7_V_1_reg_3822[6]),
        .R(1'b0));
  FDRE \digit_location_7_V_1_reg_3822_reg[7] 
       (.C(ap_clk),
        .CE(\digit_location_7_V_1_reg_3822[7]_i_1_n_7 ),
        .D(\digit_location_7_V_1_reg_3822_reg[7]_i_2_n_11 ),
        .Q(digit_location_7_V_1_reg_3822[7]),
        .R(1'b0));
  CARRY4 \digit_location_7_V_1_reg_3822_reg[7]_i_2 
       (.CI(\digit_location_7_V_1_reg_3822_reg[3]_i_1_n_7 ),
        .CO({\NLW_digit_location_7_V_1_reg_3822_reg[7]_i_2_CO_UNCONNECTED [3],\digit_location_7_V_1_reg_3822_reg[7]_i_2_n_8 ,\digit_location_7_V_1_reg_3822_reg[7]_i_2_n_9 ,\digit_location_7_V_1_reg_3822_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\digit_location_7_V_1_reg_3822_reg[7]_i_2_n_11 ,\digit_location_7_V_1_reg_3822_reg[7]_i_2_n_12 ,\digit_location_7_V_1_reg_3822_reg[7]_i_2_n_13 ,\digit_location_7_V_1_reg_3822_reg[7]_i_2_n_14 }),
        .S({\digit_location_7_V_1_reg_3822[7]_i_3_n_7 ,\digit_location_7_V_1_reg_3822[7]_i_4_n_7 ,\digit_location_7_V_1_reg_3822[7]_i_5_n_7 ,\digit_location_7_V_1_reg_3822[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_7_V_3_reg_4824[0]_i_1 
       (.I0(digit_location_7_V_1_reg_3822[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_7_V_4_reg_5375[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_7_V_3_reg_4824[0]),
        .O(\digit_location_7_V_3_reg_4824[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_7_V_3_reg_4824[1]_i_1 
       (.I0(digit_location_7_V_1_reg_3822[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_7_V_4_reg_5375[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_7_V_3_reg_4824[1]),
        .O(\digit_location_7_V_3_reg_4824[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_7_V_3_reg_4824[2]_i_1 
       (.I0(digit_location_7_V_1_reg_3822[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_7_V_4_reg_5375[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_7_V_3_reg_4824[2]),
        .O(\digit_location_7_V_3_reg_4824[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_7_V_3_reg_4824[3]_i_1 
       (.I0(digit_location_7_V_1_reg_3822[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_7_V_4_reg_5375[3]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_7_V_3_reg_4824[3]),
        .O(\digit_location_7_V_3_reg_4824[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_7_V_3_reg_4824[4]_i_1 
       (.I0(digit_location_7_V_1_reg_3822[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_7_V_4_reg_5375[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_7_V_3_reg_4824[4]),
        .O(\digit_location_7_V_3_reg_4824[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_7_V_3_reg_4824[5]_i_1 
       (.I0(digit_location_7_V_1_reg_3822[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_7_V_4_reg_5375[5]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_7_V_3_reg_4824[5]),
        .O(\digit_location_7_V_3_reg_4824[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_3_reg_4824[6]_i_1 
       (.I0(digit_location_7_V_1_reg_3822[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_7_V_3_reg_4824[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_7_V_4_reg_5375[6]),
        .O(\digit_location_7_V_3_reg_4824[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_7_V_3_reg_4824[7]_i_1 
       (.I0(digit_location_7_V_1_reg_3822[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_7_V_3_reg_4824[7]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_7_V_4_reg_5375[7]),
        .O(\digit_location_7_V_3_reg_4824[7]_i_1_n_7 ));
  FDRE \digit_location_7_V_3_reg_4824_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4824[0]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4824[0]),
        .R(1'b0));
  FDRE \digit_location_7_V_3_reg_4824_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4824[1]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4824[1]),
        .R(1'b0));
  FDRE \digit_location_7_V_3_reg_4824_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4824[2]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4824[2]),
        .R(1'b0));
  FDRE \digit_location_7_V_3_reg_4824_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4824[3]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4824[3]),
        .R(1'b0));
  FDRE \digit_location_7_V_3_reg_4824_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4824[4]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4824[4]),
        .R(1'b0));
  FDRE \digit_location_7_V_3_reg_4824_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4824[5]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4824[5]),
        .R(1'b0));
  FDRE \digit_location_7_V_3_reg_4824_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4824[6]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4824[6]),
        .R(1'b0));
  FDRE \digit_location_7_V_3_reg_4824_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_7_V_3_reg_4824[7]_i_1_n_7 ),
        .Q(digit_location_7_V_3_reg_4824[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_7_V_4_reg_5375[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_7_V_4_reg_5375[7]_i_2_n_7 ),
        .I3(digit_location_7_V_4_reg_5375[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_7_V_3_reg_4824[0]),
        .O(\digit_location_7_V_4_reg_5375[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_7_V_4_reg_5375[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_7_V_4_reg_5375[7]_i_2_n_7 ),
        .I3(digit_location_7_V_4_reg_5375[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_7_V_3_reg_4824[1]),
        .O(\digit_location_7_V_4_reg_5375[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_7_V_4_reg_5375[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_7_V_4_reg_5375[7]_i_2_n_7 ),
        .I3(digit_location_7_V_4_reg_5375[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_7_V_3_reg_4824[2]),
        .O(\digit_location_7_V_4_reg_5375[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_7_V_4_reg_5375[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_7_V_4_reg_5375[7]_i_2_n_7 ),
        .I3(digit_location_7_V_4_reg_5375[3]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_7_V_3_reg_4824[3]),
        .O(\digit_location_7_V_4_reg_5375[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_7_V_4_reg_5375[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_7_V_4_reg_5375[7]_i_2_n_7 ),
        .I3(digit_location_7_V_4_reg_5375[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_7_V_3_reg_4824[4]),
        .O(\digit_location_7_V_4_reg_5375[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_7_V_4_reg_5375[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_7_V_4_reg_5375[7]_i_2_n_7 ),
        .I3(digit_location_7_V_4_reg_5375[5]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_7_V_3_reg_4824[5]),
        .O(\digit_location_7_V_4_reg_5375[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_7_V_4_reg_5375[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_7_V_4_reg_5375[7]_i_2_n_7 ),
        .I3(digit_location_7_V_3_reg_4824[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_7_V_4_reg_5375[6]),
        .O(\digit_location_7_V_4_reg_5375[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_7_V_4_reg_5375[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_7_V_4_reg_5375[7]_i_2_n_7 ),
        .I3(digit_location_7_V_3_reg_4824[7]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_7_V_4_reg_5375[7]),
        .O(\digit_location_7_V_4_reg_5375[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \digit_location_7_V_4_reg_5375[7]_i_2 
       (.I0(ap_enable_reg_pp4_iter1),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[0]),
        .I3(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[1]),
        .I4(\digit_location_7_V_4_reg_5375[7]_i_3_n_7 ),
        .I5(\icmp_ln67_reg_7031_reg_n_7_[0] ),
        .O(\digit_location_7_V_4_reg_5375[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \digit_location_7_V_4_reg_5375[7]_i_3 
       (.I0(digit_V_1_reg_7051[3]),
        .I1(p_0149_0_i_i_reg_4923[3]),
        .I2(digit_V_1_reg_7051[2]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(p_0149_0_i_i_reg_4923[2]),
        .O(\digit_location_7_V_4_reg_5375[7]_i_3_n_7 ));
  FDRE \digit_location_7_V_4_reg_5375_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_7_V_4_reg_5375[0]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5375[0]),
        .R(1'b0));
  FDRE \digit_location_7_V_4_reg_5375_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_7_V_4_reg_5375[1]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5375[1]),
        .R(1'b0));
  FDRE \digit_location_7_V_4_reg_5375_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_7_V_4_reg_5375[2]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5375[2]),
        .R(1'b0));
  FDRE \digit_location_7_V_4_reg_5375_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_7_V_4_reg_5375[3]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5375[3]),
        .R(1'b0));
  FDRE \digit_location_7_V_4_reg_5375_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_7_V_4_reg_5375[4]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5375[4]),
        .R(1'b0));
  FDRE \digit_location_7_V_4_reg_5375_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_7_V_4_reg_5375[5]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5375[5]),
        .R(1'b0));
  FDRE \digit_location_7_V_4_reg_5375_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_7_V_4_reg_5375[6]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5375[6]),
        .R(1'b0));
  FDRE \digit_location_7_V_4_reg_5375_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_7_V_4_reg_5375[7]_i_1_n_7 ),
        .Q(digit_location_7_V_4_reg_5375[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_408[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_7_V_s_reg_408[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4824[0]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_408[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_7_V_s_reg_408[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4824[1]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_408[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_7_V_s_reg_408[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4824[2]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_408[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_7_V_s_reg_408[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4824[3]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_408[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_7_V_s_reg_408[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4824[4]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_408[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_7_V_s_reg_408[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4824[5]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_408[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_7_V_s_reg_408[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4824[6]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_7_V_s_reg_408[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_7_V_s_reg_408[7]_i_2_n_7 ),
        .I2(digit_location_7_V_3_reg_4824[7]),
        .O(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \digit_location_7_V_s_reg_408[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[2]),
        .I1(ap_CS_fsm_state17),
        .I2(p_0149_0_i_i_reg_4923[3]),
        .I3(p_0149_0_i_i_reg_4923[1]),
        .I4(p_0149_0_i_i_reg_4923[0]),
        .O(\digit_location_7_V_s_reg_408[7]_i_2_n_7 ));
  FDRE \digit_location_7_V_s_reg_408_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[0]),
        .Q(digit_location_7_V_s_reg_408[0]),
        .R(1'b0));
  FDRE \digit_location_7_V_s_reg_408_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[1]),
        .Q(digit_location_7_V_s_reg_408[1]),
        .R(1'b0));
  FDRE \digit_location_7_V_s_reg_408_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[2]),
        .Q(digit_location_7_V_s_reg_408[2]),
        .R(1'b0));
  FDRE \digit_location_7_V_s_reg_408_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[3]),
        .Q(digit_location_7_V_s_reg_408[3]),
        .R(1'b0));
  FDRE \digit_location_7_V_s_reg_408_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[4]),
        .Q(digit_location_7_V_s_reg_408[4]),
        .R(1'b0));
  FDRE \digit_location_7_V_s_reg_408_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[5]),
        .Q(digit_location_7_V_s_reg_408[5]),
        .R(1'b0));
  FDRE \digit_location_7_V_s_reg_408_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[6]),
        .Q(digit_location_7_V_s_reg_408[6]),
        .R(1'b0));
  FDRE \digit_location_7_V_s_reg_408_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32[7]),
        .Q(digit_location_7_V_s_reg_408[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_8_V_1_reg_3811[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_8_V_s_reg_396[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\digit_location_8_V_1_reg_3811[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_8_V_1_reg_3811[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_8_V_s_reg_396[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\digit_location_8_V_1_reg_3811[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_8_V_1_reg_3811[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_8_V_s_reg_396[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\digit_location_8_V_1_reg_3811[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_8_V_1_reg_3811[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_8_V_s_reg_396[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\digit_location_8_V_1_reg_3811[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \digit_location_8_V_1_reg_3811[7]_i_1 
       (.I0(i6_0_i_i_reg_3899),
        .I1(i6_0_i_i_reg_3899_reg[3]),
        .I2(i6_0_i_i_reg_3899_reg[2]),
        .I3(i6_0_i_i_reg_3899_reg[1]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(ap_CS_fsm_state12),
        .O(\digit_location_8_V_1_reg_3811[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_8_V_1_reg_3811[7]_i_3 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_8_V_s_reg_396[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\digit_location_8_V_1_reg_3811[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_8_V_1_reg_3811[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_8_V_s_reg_396[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\digit_location_8_V_1_reg_3811[7]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_8_V_1_reg_3811[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_8_V_s_reg_396[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\digit_location_8_V_1_reg_3811[7]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_8_V_1_reg_3811[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_8_V_s_reg_396[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\digit_location_8_V_1_reg_3811[7]_i_6_n_7 ));
  FDRE \digit_location_8_V_1_reg_3811_reg[0] 
       (.C(ap_clk),
        .CE(\digit_location_8_V_1_reg_3811[7]_i_1_n_7 ),
        .D(\digit_location_8_V_1_reg_3811_reg[3]_i_1_n_14 ),
        .Q(digit_location_8_V_1_reg_3811[0]),
        .R(1'b0));
  FDRE \digit_location_8_V_1_reg_3811_reg[1] 
       (.C(ap_clk),
        .CE(\digit_location_8_V_1_reg_3811[7]_i_1_n_7 ),
        .D(\digit_location_8_V_1_reg_3811_reg[3]_i_1_n_13 ),
        .Q(digit_location_8_V_1_reg_3811[1]),
        .R(1'b0));
  FDRE \digit_location_8_V_1_reg_3811_reg[2] 
       (.C(ap_clk),
        .CE(\digit_location_8_V_1_reg_3811[7]_i_1_n_7 ),
        .D(\digit_location_8_V_1_reg_3811_reg[3]_i_1_n_12 ),
        .Q(digit_location_8_V_1_reg_3811[2]),
        .R(1'b0));
  FDRE \digit_location_8_V_1_reg_3811_reg[3] 
       (.C(ap_clk),
        .CE(\digit_location_8_V_1_reg_3811[7]_i_1_n_7 ),
        .D(\digit_location_8_V_1_reg_3811_reg[3]_i_1_n_11 ),
        .Q(digit_location_8_V_1_reg_3811[3]),
        .R(1'b0));
  CARRY4 \digit_location_8_V_1_reg_3811_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\digit_location_8_V_1_reg_3811_reg[3]_i_1_n_7 ,\digit_location_8_V_1_reg_3811_reg[3]_i_1_n_8 ,\digit_location_8_V_1_reg_3811_reg[3]_i_1_n_9 ,\digit_location_8_V_1_reg_3811_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\digit_location_8_V_1_reg_3811_reg[3]_i_1_n_11 ,\digit_location_8_V_1_reg_3811_reg[3]_i_1_n_12 ,\digit_location_8_V_1_reg_3811_reg[3]_i_1_n_13 ,\digit_location_8_V_1_reg_3811_reg[3]_i_1_n_14 }),
        .S({\digit_location_8_V_1_reg_3811[3]_i_2_n_7 ,\digit_location_8_V_1_reg_3811[3]_i_3_n_7 ,\digit_location_8_V_1_reg_3811[3]_i_4_n_7 ,\digit_location_8_V_1_reg_3811[3]_i_5_n_7 }));
  FDRE \digit_location_8_V_1_reg_3811_reg[4] 
       (.C(ap_clk),
        .CE(\digit_location_8_V_1_reg_3811[7]_i_1_n_7 ),
        .D(\digit_location_8_V_1_reg_3811_reg[7]_i_2_n_14 ),
        .Q(digit_location_8_V_1_reg_3811[4]),
        .R(1'b0));
  FDRE \digit_location_8_V_1_reg_3811_reg[5] 
       (.C(ap_clk),
        .CE(\digit_location_8_V_1_reg_3811[7]_i_1_n_7 ),
        .D(\digit_location_8_V_1_reg_3811_reg[7]_i_2_n_13 ),
        .Q(digit_location_8_V_1_reg_3811[5]),
        .R(1'b0));
  FDRE \digit_location_8_V_1_reg_3811_reg[6] 
       (.C(ap_clk),
        .CE(\digit_location_8_V_1_reg_3811[7]_i_1_n_7 ),
        .D(\digit_location_8_V_1_reg_3811_reg[7]_i_2_n_12 ),
        .Q(digit_location_8_V_1_reg_3811[6]),
        .R(1'b0));
  FDRE \digit_location_8_V_1_reg_3811_reg[7] 
       (.C(ap_clk),
        .CE(\digit_location_8_V_1_reg_3811[7]_i_1_n_7 ),
        .D(\digit_location_8_V_1_reg_3811_reg[7]_i_2_n_11 ),
        .Q(digit_location_8_V_1_reg_3811[7]),
        .R(1'b0));
  CARRY4 \digit_location_8_V_1_reg_3811_reg[7]_i_2 
       (.CI(\digit_location_8_V_1_reg_3811_reg[3]_i_1_n_7 ),
        .CO({\NLW_digit_location_8_V_1_reg_3811_reg[7]_i_2_CO_UNCONNECTED [3],\digit_location_8_V_1_reg_3811_reg[7]_i_2_n_8 ,\digit_location_8_V_1_reg_3811_reg[7]_i_2_n_9 ,\digit_location_8_V_1_reg_3811_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\digit_location_8_V_1_reg_3811_reg[7]_i_2_n_11 ,\digit_location_8_V_1_reg_3811_reg[7]_i_2_n_12 ,\digit_location_8_V_1_reg_3811_reg[7]_i_2_n_13 ,\digit_location_8_V_1_reg_3811_reg[7]_i_2_n_14 }),
        .S({\digit_location_8_V_1_reg_3811[7]_i_3_n_7 ,\digit_location_8_V_1_reg_3811[7]_i_4_n_7 ,\digit_location_8_V_1_reg_3811[7]_i_5_n_7 ,\digit_location_8_V_1_reg_3811[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_8_V_3_reg_4813[0]_i_1 
       (.I0(digit_location_8_V_1_reg_3811[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_8_V_4_reg_5320[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_8_V_3_reg_4813[0]),
        .O(\digit_location_8_V_3_reg_4813[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_8_V_3_reg_4813[1]_i_1 
       (.I0(digit_location_8_V_1_reg_3811[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_8_V_4_reg_5320[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_8_V_3_reg_4813[1]),
        .O(\digit_location_8_V_3_reg_4813[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_8_V_3_reg_4813[2]_i_1 
       (.I0(digit_location_8_V_1_reg_3811[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_8_V_4_reg_5320[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_8_V_3_reg_4813[2]),
        .O(\digit_location_8_V_3_reg_4813[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_8_V_3_reg_4813[3]_i_1 
       (.I0(digit_location_8_V_1_reg_3811[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_8_V_4_reg_5320[3]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_8_V_3_reg_4813[3]),
        .O(\digit_location_8_V_3_reg_4813[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_8_V_3_reg_4813[4]_i_1 
       (.I0(digit_location_8_V_1_reg_3811[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_8_V_4_reg_5320[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_8_V_3_reg_4813[4]),
        .O(\digit_location_8_V_3_reg_4813[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_8_V_3_reg_4813[5]_i_1 
       (.I0(digit_location_8_V_1_reg_3811[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_8_V_4_reg_5320[5]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_8_V_3_reg_4813[5]),
        .O(\digit_location_8_V_3_reg_4813[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_3_reg_4813[6]_i_1 
       (.I0(digit_location_8_V_1_reg_3811[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_8_V_3_reg_4813[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_8_V_4_reg_5320[6]),
        .O(\digit_location_8_V_3_reg_4813[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_8_V_3_reg_4813[7]_i_1 
       (.I0(digit_location_8_V_1_reg_3811[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_8_V_3_reg_4813[7]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_8_V_4_reg_5320[7]),
        .O(\digit_location_8_V_3_reg_4813[7]_i_1_n_7 ));
  FDRE \digit_location_8_V_3_reg_4813_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4813[0]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4813[0]),
        .R(1'b0));
  FDRE \digit_location_8_V_3_reg_4813_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4813[1]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4813[1]),
        .R(1'b0));
  FDRE \digit_location_8_V_3_reg_4813_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4813[2]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4813[2]),
        .R(1'b0));
  FDRE \digit_location_8_V_3_reg_4813_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4813[3]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4813[3]),
        .R(1'b0));
  FDRE \digit_location_8_V_3_reg_4813_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4813[4]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4813[4]),
        .R(1'b0));
  FDRE \digit_location_8_V_3_reg_4813_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4813[5]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4813[5]),
        .R(1'b0));
  FDRE \digit_location_8_V_3_reg_4813_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4813[6]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4813[6]),
        .R(1'b0));
  FDRE \digit_location_8_V_3_reg_4813_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_8_V_3_reg_4813[7]_i_1_n_7 ),
        .Q(digit_location_8_V_3_reg_4813[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_8_V_4_reg_5320[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_8_V_4_reg_5320[7]_i_2_n_7 ),
        .I3(digit_location_8_V_4_reg_5320[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_8_V_3_reg_4813[0]),
        .O(\digit_location_8_V_4_reg_5320[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_8_V_4_reg_5320[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_8_V_4_reg_5320[7]_i_2_n_7 ),
        .I3(digit_location_8_V_4_reg_5320[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_8_V_3_reg_4813[1]),
        .O(\digit_location_8_V_4_reg_5320[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_8_V_4_reg_5320[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_8_V_4_reg_5320[7]_i_2_n_7 ),
        .I3(digit_location_8_V_4_reg_5320[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_8_V_3_reg_4813[2]),
        .O(\digit_location_8_V_4_reg_5320[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_8_V_4_reg_5320[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_8_V_4_reg_5320[7]_i_2_n_7 ),
        .I3(digit_location_8_V_4_reg_5320[3]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_8_V_3_reg_4813[3]),
        .O(\digit_location_8_V_4_reg_5320[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_8_V_4_reg_5320[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_8_V_4_reg_5320[7]_i_2_n_7 ),
        .I3(digit_location_8_V_4_reg_5320[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_8_V_3_reg_4813[4]),
        .O(\digit_location_8_V_4_reg_5320[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_8_V_4_reg_5320[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_8_V_4_reg_5320[7]_i_2_n_7 ),
        .I3(digit_location_8_V_4_reg_5320[5]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_8_V_3_reg_4813[5]),
        .O(\digit_location_8_V_4_reg_5320[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_8_V_4_reg_5320[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_8_V_4_reg_5320[7]_i_2_n_7 ),
        .I3(digit_location_8_V_3_reg_4813[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_8_V_4_reg_5320[6]),
        .O(\digit_location_8_V_4_reg_5320[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_8_V_4_reg_5320[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_8_V_4_reg_5320[7]_i_2_n_7 ),
        .I3(digit_location_8_V_3_reg_4813[7]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_8_V_4_reg_5320[7]),
        .O(\digit_location_8_V_4_reg_5320[7]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \digit_location_8_V_4_reg_5320[7]_i_2 
       (.I0(ap_enable_reg_pp4_iter1),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(\digit_location_8_V_4_reg_5320[7]_i_3_n_7 ),
        .I3(\digit_location_11_V_4_reg_5155[7]_i_3_n_7 ),
        .I4(\icmp_ln67_reg_7031_reg_n_7_[0] ),
        .O(\digit_location_8_V_4_reg_5320[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \digit_location_8_V_4_reg_5320[7]_i_3 
       (.I0(digit_V_1_reg_7051[1]),
        .I1(p_0149_0_i_i_reg_4923[1]),
        .I2(digit_V_1_reg_7051[0]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(p_0149_0_i_i_reg_4923[0]),
        .O(\digit_location_8_V_4_reg_5320[7]_i_3_n_7 ));
  FDRE \digit_location_8_V_4_reg_5320_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_8_V_4_reg_5320[0]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5320[0]),
        .R(1'b0));
  FDRE \digit_location_8_V_4_reg_5320_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_8_V_4_reg_5320[1]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5320[1]),
        .R(1'b0));
  FDRE \digit_location_8_V_4_reg_5320_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_8_V_4_reg_5320[2]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5320[2]),
        .R(1'b0));
  FDRE \digit_location_8_V_4_reg_5320_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_8_V_4_reg_5320[3]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5320[3]),
        .R(1'b0));
  FDRE \digit_location_8_V_4_reg_5320_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_8_V_4_reg_5320[4]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5320[4]),
        .R(1'b0));
  FDRE \digit_location_8_V_4_reg_5320_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_8_V_4_reg_5320[5]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5320[5]),
        .R(1'b0));
  FDRE \digit_location_8_V_4_reg_5320_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_8_V_4_reg_5320[6]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5320[6]),
        .R(1'b0));
  FDRE \digit_location_8_V_4_reg_5320_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_8_V_4_reg_5320[7]_i_1_n_7 ),
        .Q(digit_location_8_V_4_reg_5320[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_396[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_8_V_s_reg_396[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4813[0]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_396[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_8_V_s_reg_396[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4813[1]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_396[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_8_V_s_reg_396[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4813[2]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_396[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_8_V_s_reg_396[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4813[3]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_396[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_8_V_s_reg_396[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4813[4]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_396[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_8_V_s_reg_396[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4813[5]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_396[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_8_V_s_reg_396[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4813[6]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_8_V_s_reg_396[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_8_V_s_reg_396[7]_i_2_n_7 ),
        .I2(digit_location_8_V_3_reg_4813[7]),
        .O(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \digit_location_8_V_s_reg_396[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[0]),
        .I1(p_0149_0_i_i_reg_4923[2]),
        .I2(ap_CS_fsm_state17),
        .I3(p_0149_0_i_i_reg_4923[3]),
        .I4(p_0149_0_i_i_reg_4923[1]),
        .O(\digit_location_8_V_s_reg_396[7]_i_2_n_7 ));
  FDRE \digit_location_8_V_s_reg_396_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[0]),
        .Q(digit_location_8_V_s_reg_396[0]),
        .R(1'b0));
  FDRE \digit_location_8_V_s_reg_396_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[1]),
        .Q(digit_location_8_V_s_reg_396[1]),
        .R(1'b0));
  FDRE \digit_location_8_V_s_reg_396_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[2]),
        .Q(digit_location_8_V_s_reg_396[2]),
        .R(1'b0));
  FDRE \digit_location_8_V_s_reg_396_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[3]),
        .Q(digit_location_8_V_s_reg_396[3]),
        .R(1'b0));
  FDRE \digit_location_8_V_s_reg_396_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[4]),
        .Q(digit_location_8_V_s_reg_396[4]),
        .R(1'b0));
  FDRE \digit_location_8_V_s_reg_396_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[5]),
        .Q(digit_location_8_V_s_reg_396[5]),
        .R(1'b0));
  FDRE \digit_location_8_V_s_reg_396_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[6]),
        .Q(digit_location_8_V_s_reg_396[6]),
        .R(1'b0));
  FDRE \digit_location_8_V_s_reg_396_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32[7]),
        .Q(digit_location_8_V_s_reg_396[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_9_V_1_reg_3800[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_9_V_s_reg_384[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\digit_location_9_V_1_reg_3800[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_9_V_1_reg_3800[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_9_V_s_reg_384[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\digit_location_9_V_1_reg_3800[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_9_V_1_reg_3800[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_9_V_s_reg_384[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\digit_location_9_V_1_reg_3800[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_9_V_1_reg_3800[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_9_V_s_reg_384[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\digit_location_9_V_1_reg_3800[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \digit_location_9_V_1_reg_3800[7]_i_1 
       (.I0(i6_0_i_i_reg_3899),
        .I1(i6_0_i_i_reg_3899_reg[3]),
        .I2(i6_0_i_i_reg_3899_reg[2]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .I5(ap_CS_fsm_state12),
        .O(\digit_location_9_V_1_reg_3800[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_9_V_1_reg_3800[7]_i_3 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_9_V_s_reg_384[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\digit_location_9_V_1_reg_3800[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_9_V_1_reg_3800[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_9_V_s_reg_384[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\digit_location_9_V_1_reg_3800[7]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_9_V_1_reg_3800[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_9_V_s_reg_384[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\digit_location_9_V_1_reg_3800[7]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \digit_location_9_V_1_reg_3800[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_9_V_s_reg_384[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\digit_location_9_V_1_reg_3800[7]_i_6_n_7 ));
  FDRE \digit_location_9_V_1_reg_3800_reg[0] 
       (.C(ap_clk),
        .CE(\digit_location_9_V_1_reg_3800[7]_i_1_n_7 ),
        .D(\digit_location_9_V_1_reg_3800_reg[3]_i_1_n_14 ),
        .Q(digit_location_9_V_1_reg_3800[0]),
        .R(1'b0));
  FDRE \digit_location_9_V_1_reg_3800_reg[1] 
       (.C(ap_clk),
        .CE(\digit_location_9_V_1_reg_3800[7]_i_1_n_7 ),
        .D(\digit_location_9_V_1_reg_3800_reg[3]_i_1_n_13 ),
        .Q(digit_location_9_V_1_reg_3800[1]),
        .R(1'b0));
  FDRE \digit_location_9_V_1_reg_3800_reg[2] 
       (.C(ap_clk),
        .CE(\digit_location_9_V_1_reg_3800[7]_i_1_n_7 ),
        .D(\digit_location_9_V_1_reg_3800_reg[3]_i_1_n_12 ),
        .Q(digit_location_9_V_1_reg_3800[2]),
        .R(1'b0));
  FDRE \digit_location_9_V_1_reg_3800_reg[3] 
       (.C(ap_clk),
        .CE(\digit_location_9_V_1_reg_3800[7]_i_1_n_7 ),
        .D(\digit_location_9_V_1_reg_3800_reg[3]_i_1_n_11 ),
        .Q(digit_location_9_V_1_reg_3800[3]),
        .R(1'b0));
  CARRY4 \digit_location_9_V_1_reg_3800_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\digit_location_9_V_1_reg_3800_reg[3]_i_1_n_7 ,\digit_location_9_V_1_reg_3800_reg[3]_i_1_n_8 ,\digit_location_9_V_1_reg_3800_reg[3]_i_1_n_9 ,\digit_location_9_V_1_reg_3800_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\digit_location_9_V_1_reg_3800_reg[3]_i_1_n_11 ,\digit_location_9_V_1_reg_3800_reg[3]_i_1_n_12 ,\digit_location_9_V_1_reg_3800_reg[3]_i_1_n_13 ,\digit_location_9_V_1_reg_3800_reg[3]_i_1_n_14 }),
        .S({\digit_location_9_V_1_reg_3800[3]_i_2_n_7 ,\digit_location_9_V_1_reg_3800[3]_i_3_n_7 ,\digit_location_9_V_1_reg_3800[3]_i_4_n_7 ,\digit_location_9_V_1_reg_3800[3]_i_5_n_7 }));
  FDRE \digit_location_9_V_1_reg_3800_reg[4] 
       (.C(ap_clk),
        .CE(\digit_location_9_V_1_reg_3800[7]_i_1_n_7 ),
        .D(\digit_location_9_V_1_reg_3800_reg[7]_i_2_n_14 ),
        .Q(digit_location_9_V_1_reg_3800[4]),
        .R(1'b0));
  FDRE \digit_location_9_V_1_reg_3800_reg[5] 
       (.C(ap_clk),
        .CE(\digit_location_9_V_1_reg_3800[7]_i_1_n_7 ),
        .D(\digit_location_9_V_1_reg_3800_reg[7]_i_2_n_13 ),
        .Q(digit_location_9_V_1_reg_3800[5]),
        .R(1'b0));
  FDRE \digit_location_9_V_1_reg_3800_reg[6] 
       (.C(ap_clk),
        .CE(\digit_location_9_V_1_reg_3800[7]_i_1_n_7 ),
        .D(\digit_location_9_V_1_reg_3800_reg[7]_i_2_n_12 ),
        .Q(digit_location_9_V_1_reg_3800[6]),
        .R(1'b0));
  FDRE \digit_location_9_V_1_reg_3800_reg[7] 
       (.C(ap_clk),
        .CE(\digit_location_9_V_1_reg_3800[7]_i_1_n_7 ),
        .D(\digit_location_9_V_1_reg_3800_reg[7]_i_2_n_11 ),
        .Q(digit_location_9_V_1_reg_3800[7]),
        .R(1'b0));
  CARRY4 \digit_location_9_V_1_reg_3800_reg[7]_i_2 
       (.CI(\digit_location_9_V_1_reg_3800_reg[3]_i_1_n_7 ),
        .CO({\NLW_digit_location_9_V_1_reg_3800_reg[7]_i_2_CO_UNCONNECTED [3],\digit_location_9_V_1_reg_3800_reg[7]_i_2_n_8 ,\digit_location_9_V_1_reg_3800_reg[7]_i_2_n_9 ,\digit_location_9_V_1_reg_3800_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\digit_location_9_V_1_reg_3800_reg[7]_i_2_n_11 ,\digit_location_9_V_1_reg_3800_reg[7]_i_2_n_12 ,\digit_location_9_V_1_reg_3800_reg[7]_i_2_n_13 ,\digit_location_9_V_1_reg_3800_reg[7]_i_2_n_14 }),
        .S({\digit_location_9_V_1_reg_3800[7]_i_3_n_7 ,\digit_location_9_V_1_reg_3800[7]_i_4_n_7 ,\digit_location_9_V_1_reg_3800[7]_i_5_n_7 ,\digit_location_9_V_1_reg_3800[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_9_V_3_reg_4802[0]_i_1 
       (.I0(digit_location_9_V_1_reg_3800[0]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_9_V_4_reg_5265[0]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_9_V_3_reg_4802[0]),
        .O(\digit_location_9_V_3_reg_4802[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_9_V_3_reg_4802[1]_i_1 
       (.I0(digit_location_9_V_1_reg_3800[1]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_9_V_4_reg_5265[1]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_9_V_3_reg_4802[1]),
        .O(\digit_location_9_V_3_reg_4802[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_9_V_3_reg_4802[2]_i_1 
       (.I0(digit_location_9_V_1_reg_3800[2]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_9_V_4_reg_5265[2]),
        .I3(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I4(digit_location_9_V_3_reg_4802[2]),
        .O(\digit_location_9_V_3_reg_4802[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_9_V_3_reg_4802[3]_i_1 
       (.I0(digit_location_9_V_1_reg_3800[3]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_9_V_4_reg_5265[3]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_9_V_3_reg_4802[3]),
        .O(\digit_location_9_V_3_reg_4802[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_9_V_3_reg_4802[4]_i_1 
       (.I0(digit_location_9_V_1_reg_3800[4]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_9_V_4_reg_5265[4]),
        .I3(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I4(digit_location_9_V_3_reg_4802[4]),
        .O(\digit_location_9_V_3_reg_4802[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \digit_location_9_V_3_reg_4802[5]_i_1 
       (.I0(digit_location_9_V_1_reg_3800[5]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_9_V_4_reg_5265[5]),
        .I3(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I4(digit_location_9_V_3_reg_4802[5]),
        .O(\digit_location_9_V_3_reg_4802[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_3_reg_4802[6]_i_1 
       (.I0(digit_location_9_V_1_reg_3800[6]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_9_V_3_reg_4802[6]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_9_V_4_reg_5265[6]),
        .O(\digit_location_9_V_3_reg_4802[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \digit_location_9_V_3_reg_4802[7]_i_1 
       (.I0(digit_location_9_V_1_reg_3800[7]),
        .I1(ap_CS_fsm_state13),
        .I2(digit_location_9_V_3_reg_4802[7]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(digit_location_9_V_4_reg_5265[7]),
        .O(\digit_location_9_V_3_reg_4802[7]_i_1_n_7 ));
  FDRE \digit_location_9_V_3_reg_4802_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4802[0]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4802[0]),
        .R(1'b0));
  FDRE \digit_location_9_V_3_reg_4802_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4802[1]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4802[1]),
        .R(1'b0));
  FDRE \digit_location_9_V_3_reg_4802_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4802[2]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4802[2]),
        .R(1'b0));
  FDRE \digit_location_9_V_3_reg_4802_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4802[3]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4802[3]),
        .R(1'b0));
  FDRE \digit_location_9_V_3_reg_4802_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4802[4]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4802[4]),
        .R(1'b0));
  FDRE \digit_location_9_V_3_reg_4802_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4802[5]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4802[5]),
        .R(1'b0));
  FDRE \digit_location_9_V_3_reg_4802_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4802[6]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4802[6]),
        .R(1'b0));
  FDRE \digit_location_9_V_3_reg_4802_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\digit_location_9_V_3_reg_4802[7]_i_1_n_7 ),
        .Q(digit_location_9_V_3_reg_4802[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_9_V_4_reg_5265[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(re_sort_location_las_1_reg_7071[0]),
        .I2(\digit_location_9_V_4_reg_5265[7]_i_2_n_7 ),
        .I3(digit_location_9_V_4_reg_5265[0]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_9_V_3_reg_4802[0]),
        .O(\digit_location_9_V_4_reg_5265[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_9_V_4_reg_5265[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(re_sort_location_las_1_reg_7071[1]),
        .I2(\digit_location_9_V_4_reg_5265[7]_i_2_n_7 ),
        .I3(digit_location_9_V_4_reg_5265[1]),
        .I4(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I5(digit_location_9_V_3_reg_4802[1]),
        .O(\digit_location_9_V_4_reg_5265[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_9_V_4_reg_5265[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(re_sort_location_las_1_reg_7071[2]),
        .I2(\digit_location_9_V_4_reg_5265[7]_i_2_n_7 ),
        .I3(digit_location_9_V_4_reg_5265[2]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_9_V_3_reg_4802[2]),
        .O(\digit_location_9_V_4_reg_5265[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_9_V_4_reg_5265[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(re_sort_location_las_1_reg_7071[3]),
        .I2(\digit_location_9_V_4_reg_5265[7]_i_2_n_7 ),
        .I3(digit_location_9_V_4_reg_5265[3]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_9_V_3_reg_4802[3]),
        .O(\digit_location_9_V_4_reg_5265[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_9_V_4_reg_5265[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(re_sort_location_las_1_reg_7071[4]),
        .I2(\digit_location_9_V_4_reg_5265[7]_i_2_n_7 ),
        .I3(digit_location_9_V_4_reg_5265[4]),
        .I4(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I5(digit_location_9_V_3_reg_4802[4]),
        .O(\digit_location_9_V_4_reg_5265[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \digit_location_9_V_4_reg_5265[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(re_sort_location_las_1_reg_7071[5]),
        .I2(\digit_location_9_V_4_reg_5265[7]_i_2_n_7 ),
        .I3(digit_location_9_V_4_reg_5265[5]),
        .I4(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I5(digit_location_9_V_3_reg_4802[5]),
        .O(\digit_location_9_V_4_reg_5265[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_9_V_4_reg_5265[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(re_sort_location_las_1_reg_7071[6]),
        .I2(\digit_location_9_V_4_reg_5265[7]_i_2_n_7 ),
        .I3(digit_location_9_V_3_reg_4802[6]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_9_V_4_reg_5265[6]),
        .O(\digit_location_9_V_4_reg_5265[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \digit_location_9_V_4_reg_5265[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(re_sort_location_las_1_reg_7071[7]),
        .I2(\digit_location_9_V_4_reg_5265[7]_i_2_n_7 ),
        .I3(digit_location_9_V_3_reg_4802[7]),
        .I4(sorting_frequency_V_U_n_49),
        .I5(digit_location_9_V_4_reg_5265[7]),
        .O(\digit_location_9_V_4_reg_5265[7]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \digit_location_9_V_4_reg_5265[7]_i_2 
       (.I0(ap_enable_reg_pp4_iter1),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(\digit_location_9_V_4_reg_5265[7]_i_3_n_7 ),
        .I3(\digit_location_11_V_4_reg_5155[7]_i_3_n_7 ),
        .I4(\icmp_ln67_reg_7031_reg_n_7_[0] ),
        .O(\digit_location_9_V_4_reg_5265[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \digit_location_9_V_4_reg_5265[7]_i_3 
       (.I0(digit_V_1_reg_7051[1]),
        .I1(p_0149_0_i_i_reg_4923[1]),
        .I2(digit_V_1_reg_7051[0]),
        .I3(sorting_frequency_V_U_n_49),
        .I4(p_0149_0_i_i_reg_4923[0]),
        .O(\digit_location_9_V_4_reg_5265[7]_i_3_n_7 ));
  FDRE \digit_location_9_V_4_reg_5265_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_9_V_4_reg_5265[0]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5265[0]),
        .R(1'b0));
  FDRE \digit_location_9_V_4_reg_5265_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_9_V_4_reg_5265[1]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5265[1]),
        .R(1'b0));
  FDRE \digit_location_9_V_4_reg_5265_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_9_V_4_reg_5265[2]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5265[2]),
        .R(1'b0));
  FDRE \digit_location_9_V_4_reg_5265_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_9_V_4_reg_5265[3]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5265[3]),
        .R(1'b0));
  FDRE \digit_location_9_V_4_reg_5265_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_9_V_4_reg_5265[4]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5265[4]),
        .R(1'b0));
  FDRE \digit_location_9_V_4_reg_5265_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_9_V_4_reg_5265[5]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5265[5]),
        .R(1'b0));
  FDRE \digit_location_9_V_4_reg_5265_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_9_V_4_reg_5265[6]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5265[6]),
        .R(1'b0));
  FDRE \digit_location_9_V_4_reg_5265_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(\digit_location_9_V_4_reg_5265[7]_i_1_n_7 ),
        .Q(digit_location_9_V_4_reg_5265[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_384[0]_i_1 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_9_V_s_reg_384[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4802[0]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[0]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_384[1]_i_1 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_9_V_s_reg_384[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4802[1]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[1]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_384[2]_i_1 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_9_V_s_reg_384[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4802[2]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[2]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_384[3]_i_1 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_9_V_s_reg_384[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4802[3]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[3]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_384[4]_i_1 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_9_V_s_reg_384[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4802[4]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[4]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_384[5]_i_1 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_9_V_s_reg_384[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4802[5]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[5]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_384[6]_i_1 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(\digit_location_9_V_s_reg_384[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4802[6]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[6]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \digit_location_9_V_s_reg_384[7]_i_1 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_9_V_s_reg_384[7]_i_2_n_7 ),
        .I2(digit_location_9_V_3_reg_4802[7]),
        .O(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[7]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \digit_location_9_V_s_reg_384[7]_i_2 
       (.I0(p_0149_0_i_i_reg_4923[0]),
        .I1(p_0149_0_i_i_reg_4923[2]),
        .I2(ap_CS_fsm_state17),
        .I3(p_0149_0_i_i_reg_4923[3]),
        .I4(p_0149_0_i_i_reg_4923[1]),
        .O(\digit_location_9_V_s_reg_384[7]_i_2_n_7 ));
  FDRE \digit_location_9_V_s_reg_384_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[0]),
        .Q(digit_location_9_V_s_reg_384[0]),
        .R(1'b0));
  FDRE \digit_location_9_V_s_reg_384_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[1]),
        .Q(digit_location_9_V_s_reg_384[1]),
        .R(1'b0));
  FDRE \digit_location_9_V_s_reg_384_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[2]),
        .Q(digit_location_9_V_s_reg_384[2]),
        .R(1'b0));
  FDRE \digit_location_9_V_s_reg_384_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[3]),
        .Q(digit_location_9_V_s_reg_384[3]),
        .R(1'b0));
  FDRE \digit_location_9_V_s_reg_384_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[4]),
        .Q(digit_location_9_V_s_reg_384[4]),
        .R(1'b0));
  FDRE \digit_location_9_V_s_reg_384_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[5]),
        .Q(digit_location_9_V_s_reg_384[5]),
        .R(1'b0));
  FDRE \digit_location_9_V_s_reg_384_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[6]),
        .Q(digit_location_9_V_s_reg_384[6]),
        .R(1'b0));
  FDRE \digit_location_9_V_s_reg_384_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32[7]),
        .Q(digit_location_9_V_s_reg_384[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i6_0_i_i_reg_3899[0]_i_1 
       (.I0(i6_0_i_i_reg_3899_reg[0]),
        .O(i_3_fu_6836_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i6_0_i_i_reg_3899[1]_i_1 
       (.I0(i6_0_i_i_reg_3899_reg[0]),
        .I1(i6_0_i_i_reg_3899_reg[1]),
        .O(i_3_fu_6836_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i6_0_i_i_reg_3899[2]_i_1 
       (.I0(i6_0_i_i_reg_3899_reg[2]),
        .I1(i6_0_i_i_reg_3899_reg[1]),
        .I2(i6_0_i_i_reg_3899_reg[0]),
        .O(i_3_fu_6836_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i6_0_i_i_reg_3899[3]_i_1 
       (.I0(i6_0_i_i_reg_3899_reg[1]),
        .I1(i6_0_i_i_reg_3899_reg[0]),
        .I2(i6_0_i_i_reg_3899_reg[2]),
        .I3(i6_0_i_i_reg_3899_reg[3]),
        .O(i_3_fu_6836_p2[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \i6_0_i_i_reg_3899[4]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_NS_fsm147_out),
        .O(i6_0_i_i_reg_3899));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \i6_0_i_i_reg_3899[4]_i_2 
       (.I0(ap_CS_fsm_state12),
        .I1(i6_0_i_i_reg_3899_reg[3]),
        .I2(i6_0_i_i_reg_3899_reg[2]),
        .I3(i6_0_i_i_reg_3899_reg[1]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(i6_0_i_i_reg_3899_reg[4]),
        .O(ap_NS_fsm147_out));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i6_0_i_i_reg_3899[4]_i_3 
       (.I0(i6_0_i_i_reg_3899_reg[4]),
        .I1(i6_0_i_i_reg_3899_reg[2]),
        .I2(i6_0_i_i_reg_3899_reg[3]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .O(i_3_fu_6836_p2[4]));
  FDSE \i6_0_i_i_reg_3899_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm147_out),
        .D(i_3_fu_6836_p2[0]),
        .Q(i6_0_i_i_reg_3899_reg[0]),
        .S(i6_0_i_i_reg_3899));
  FDRE \i6_0_i_i_reg_3899_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm147_out),
        .D(i_3_fu_6836_p2[1]),
        .Q(i6_0_i_i_reg_3899_reg[1]),
        .R(i6_0_i_i_reg_3899));
  FDRE \i6_0_i_i_reg_3899_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm147_out),
        .D(i_3_fu_6836_p2[2]),
        .Q(i6_0_i_i_reg_3899_reg[2]),
        .R(i6_0_i_i_reg_3899));
  FDRE \i6_0_i_i_reg_3899_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm147_out),
        .D(i_3_fu_6836_p2[3]),
        .Q(i6_0_i_i_reg_3899_reg[3]),
        .R(i6_0_i_i_reg_3899));
  FDRE \i6_0_i_i_reg_3899_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm147_out),
        .D(i_3_fu_6836_p2[4]),
        .Q(i6_0_i_i_reg_3899_reg[4]),
        .R(i6_0_i_i_reg_3899));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_i_i_reg_872[0]_i_1 
       (.I0(i_0_i_i_reg_872_reg[0]),
        .O(i_fu_6675_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_i_i_reg_872[1]_i_1 
       (.I0(i_0_i_i_reg_872_reg[0]),
        .I1(i_0_i_i_reg_872_reg[1]),
        .O(i_fu_6675_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_0_i_i_reg_872[2]_i_1 
       (.I0(i_0_i_i_reg_872_reg[2]),
        .I1(i_0_i_i_reg_872_reg[1]),
        .I2(i_0_i_i_reg_872_reg[0]),
        .O(i_fu_6675_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_0_i_i_reg_872[3]_i_1 
       (.I0(i_0_i_i_reg_872_reg[3]),
        .I1(i_0_i_i_reg_872_reg[0]),
        .I2(i_0_i_i_reg_872_reg[1]),
        .I3(i_0_i_i_reg_872_reg[2]),
        .O(i_fu_6675_p2[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \i_0_i_i_reg_872[4]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_0_i_i_reg_872_reg[4]),
        .I2(i_0_i_i_reg_872_reg[2]),
        .I3(i_0_i_i_reg_872_reg[1]),
        .I4(i_0_i_i_reg_872_reg[0]),
        .I5(i_0_i_i_reg_872_reg[3]),
        .O(ap_NS_fsm149_out));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_0_i_i_reg_872[4]_i_2 
       (.I0(i_0_i_i_reg_872_reg[4]),
        .I1(i_0_i_i_reg_872_reg[3]),
        .I2(i_0_i_i_reg_872_reg[2]),
        .I3(i_0_i_i_reg_872_reg[1]),
        .I4(i_0_i_i_reg_872_reg[0]),
        .O(i_fu_6675_p2[4]));
  FDRE \i_0_i_i_reg_872_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm149_out),
        .D(i_fu_6675_p2[0]),
        .Q(i_0_i_i_reg_872_reg[0]),
        .R(i_0_i_i_reg_872));
  FDRE \i_0_i_i_reg_872_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm149_out),
        .D(i_fu_6675_p2[1]),
        .Q(i_0_i_i_reg_872_reg[1]),
        .R(i_0_i_i_reg_872));
  FDRE \i_0_i_i_reg_872_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm149_out),
        .D(i_fu_6675_p2[2]),
        .Q(i_0_i_i_reg_872_reg[2]),
        .R(i_0_i_i_reg_872));
  FDRE \i_0_i_i_reg_872_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm149_out),
        .D(i_fu_6675_p2[3]),
        .Q(i_0_i_i_reg_872_reg[3]),
        .R(i_0_i_i_reg_872));
  FDRE \i_0_i_i_reg_872_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm149_out),
        .D(i_fu_6675_p2[4]),
        .Q(i_0_i_i_reg_872_reg[4]),
        .R(i_0_i_i_reg_872));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln23_reg_6936[0]_i_1 
       (.I0(CO),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln23_reg_6936),
        .O(\icmp_ln23_reg_6936[0]_i_1_n_7 ));
  FDRE \icmp_ln23_reg_6936_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln23_reg_6936[0]_i_1_n_7 ),
        .Q(icmp_ln23_reg_6936),
        .R(1'b0));
  FDRE \icmp_ln40_reg_6981_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(icmp_ln40_reg_6981),
        .Q(\icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \icmp_ln40_reg_6981_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(\icmp_ln40_reg_6981_reg[0]_0 ),
        .Q(icmp_ln40_reg_6981),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln67_reg_7031[0]_i_1 
       (.I0(\zext_ln69_reg_7040_reg[0]_0 ),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(\icmp_ln67_reg_7031_reg_n_7_[0] ),
        .O(\icmp_ln67_reg_7031[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln67_reg_7031_pp4_iter1_reg[0]_i_1 
       (.I0(\icmp_ln67_reg_7031_reg_n_7_[0] ),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(icmp_ln67_reg_7031_pp4_iter1_reg),
        .O(\icmp_ln67_reg_7031_pp4_iter1_reg[0]_i_1_n_7 ));
  FDRE \icmp_ln67_reg_7031_pp4_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln67_reg_7031_pp4_iter1_reg[0]_i_1_n_7 ),
        .Q(icmp_ln67_reg_7031_pp4_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln67_reg_7031_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln67_reg_7031[0]_i_1_n_7 ),
        .Q(\icmp_ln67_reg_7031_reg_n_7_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800080808080)) 
    internal_full_n_i_3
       (.I0(Q[1]),
        .I1(\op2_assign_i_reg_684_reg[5]_0 ),
        .I2(extLd8_loc_channel_empty_n),
        .I3(internal_full_n_reg),
        .I4(ap_done_reg),
        .I5(Block_huffman_encodi_U0_ap_continue),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFF07FFFF00F80000)) 
    \iptr[0]_i_1__11 
       (.I0(\op2_assign_i_reg_684_reg[5]_0 ),
        .I1(Q[1]),
        .I2(ap_done_reg_0),
        .I3(ap_sync_reg_channel_write_sorted_1_reg),
        .I4(sorted_1_i_full_n),
        .I5(ADDRBWRADDR),
        .O(\op2_assign_i_reg_684_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hFF07FFFF00F80000)) 
    \iptr[0]_i_1__12 
       (.I0(\op2_assign_i_reg_684_reg[5]_0 ),
        .I1(Q[1]),
        .I2(ap_done_reg_0),
        .I3(ap_sync_reg_channel_write_sorted_0),
        .I4(sorted_0_i_full_n),
        .I5(ADDRARDADDR),
        .O(\op2_assign_i_reg_684_reg[5]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j5_0_i_i_reg_1763[0]_i_1 
       (.I0(\j5_0_i_i_reg_1763_reg[8]_0 [0]),
        .O(j_1_fu_6690_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j5_0_i_i_reg_1763[1]_i_1 
       (.I0(\j5_0_i_i_reg_1763_reg[8]_0 [0]),
        .I1(\j5_0_i_i_reg_1763_reg[8]_0 [1]),
        .O(j_1_fu_6690_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j5_0_i_i_reg_1763[2]_i_1 
       (.I0(\j5_0_i_i_reg_1763_reg[8]_0 [2]),
        .I1(\j5_0_i_i_reg_1763_reg[8]_0 [1]),
        .I2(\j5_0_i_i_reg_1763_reg[8]_0 [0]),
        .O(j_1_fu_6690_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j5_0_i_i_reg_1763[3]_i_1 
       (.I0(\j5_0_i_i_reg_1763_reg[8]_0 [3]),
        .I1(\j5_0_i_i_reg_1763_reg[8]_0 [0]),
        .I2(\j5_0_i_i_reg_1763_reg[8]_0 [1]),
        .I3(\j5_0_i_i_reg_1763_reg[8]_0 [2]),
        .O(j_1_fu_6690_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j5_0_i_i_reg_1763[4]_i_1 
       (.I0(\j5_0_i_i_reg_1763_reg[8]_0 [4]),
        .I1(\j5_0_i_i_reg_1763_reg[8]_0 [2]),
        .I2(\j5_0_i_i_reg_1763_reg[8]_0 [1]),
        .I3(\j5_0_i_i_reg_1763_reg[8]_0 [0]),
        .I4(\j5_0_i_i_reg_1763_reg[8]_0 [3]),
        .O(j_1_fu_6690_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j5_0_i_i_reg_1763[5]_i_1 
       (.I0(\j5_0_i_i_reg_1763_reg[8]_0 [5]),
        .I1(\j5_0_i_i_reg_1763_reg[8]_0 [4]),
        .I2(\j5_0_i_i_reg_1763_reg[8]_0 [3]),
        .I3(\j5_0_i_i_reg_1763_reg[8]_0 [0]),
        .I4(\j5_0_i_i_reg_1763_reg[8]_0 [1]),
        .I5(\j5_0_i_i_reg_1763_reg[8]_0 [2]),
        .O(j_1_fu_6690_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \j5_0_i_i_reg_1763[6]_i_1 
       (.I0(\j5_0_i_i_reg_1763_reg[8]_0 [6]),
        .I1(\j5_0_i_i_reg_1763[8]_i_3_n_7 ),
        .O(j_1_fu_6690_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j5_0_i_i_reg_1763[7]_i_1 
       (.I0(\j5_0_i_i_reg_1763_reg[8]_0 [7]),
        .I1(\j5_0_i_i_reg_1763_reg[8]_0 [6]),
        .I2(\j5_0_i_i_reg_1763[8]_i_3_n_7 ),
        .O(j_1_fu_6690_p2[7]));
  LUT3 #(
    .INIT(8'h20)) 
    \j5_0_i_i_reg_1763[8]_i_1 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(\icmp_ln40_reg_6981_reg[0]_0 ),
        .I2(ap_CS_fsm_pp2_stage0),
        .O(j5_0_i_i_reg_17630));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j5_0_i_i_reg_1763[8]_i_2 
       (.I0(\j5_0_i_i_reg_1763_reg[8]_0 [8]),
        .I1(\j5_0_i_i_reg_1763[8]_i_3_n_7 ),
        .I2(\j5_0_i_i_reg_1763_reg[8]_0 [6]),
        .I3(\j5_0_i_i_reg_1763_reg[8]_0 [7]),
        .O(j_1_fu_6690_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j5_0_i_i_reg_1763[8]_i_3 
       (.I0(\j5_0_i_i_reg_1763_reg[8]_0 [5]),
        .I1(\j5_0_i_i_reg_1763_reg[8]_0 [4]),
        .I2(\j5_0_i_i_reg_1763_reg[8]_0 [3]),
        .I3(\j5_0_i_i_reg_1763_reg[8]_0 [0]),
        .I4(\j5_0_i_i_reg_1763_reg[8]_0 [1]),
        .I5(\j5_0_i_i_reg_1763_reg[8]_0 [2]),
        .O(\j5_0_i_i_reg_1763[8]_i_3_n_7 ));
  FDRE \j5_0_i_i_reg_1763_reg[0] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17630),
        .D(j_1_fu_6690_p2[0]),
        .Q(\j5_0_i_i_reg_1763_reg[8]_0 [0]),
        .R(ap_CS_fsm_state7));
  FDRE \j5_0_i_i_reg_1763_reg[1] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17630),
        .D(j_1_fu_6690_p2[1]),
        .Q(\j5_0_i_i_reg_1763_reg[8]_0 [1]),
        .R(ap_CS_fsm_state7));
  FDRE \j5_0_i_i_reg_1763_reg[2] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17630),
        .D(j_1_fu_6690_p2[2]),
        .Q(\j5_0_i_i_reg_1763_reg[8]_0 [2]),
        .R(ap_CS_fsm_state7));
  FDRE \j5_0_i_i_reg_1763_reg[3] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17630),
        .D(j_1_fu_6690_p2[3]),
        .Q(\j5_0_i_i_reg_1763_reg[8]_0 [3]),
        .R(ap_CS_fsm_state7));
  FDRE \j5_0_i_i_reg_1763_reg[4] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17630),
        .D(j_1_fu_6690_p2[4]),
        .Q(\j5_0_i_i_reg_1763_reg[8]_0 [4]),
        .R(ap_CS_fsm_state7));
  FDRE \j5_0_i_i_reg_1763_reg[5] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17630),
        .D(j_1_fu_6690_p2[5]),
        .Q(\j5_0_i_i_reg_1763_reg[8]_0 [5]),
        .R(ap_CS_fsm_state7));
  FDRE \j5_0_i_i_reg_1763_reg[6] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17630),
        .D(j_1_fu_6690_p2[6]),
        .Q(\j5_0_i_i_reg_1763_reg[8]_0 [6]),
        .R(ap_CS_fsm_state7));
  FDRE \j5_0_i_i_reg_1763_reg[7] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17630),
        .D(j_1_fu_6690_p2[7]),
        .Q(\j5_0_i_i_reg_1763_reg[8]_0 [7]),
        .R(ap_CS_fsm_state7));
  FDRE \j5_0_i_i_reg_1763_reg[8] 
       (.C(ap_clk),
        .CE(j5_0_i_i_reg_17630),
        .D(j_1_fu_6690_p2[8]),
        .Q(\j5_0_i_i_reg_1763_reg[8]_0 [8]),
        .R(ap_CS_fsm_state7));
  LUT1 #(
    .INIT(2'h1)) 
    \j7_0_i_i_reg_4725[0]_i_1 
       (.I0(j7_0_i_i_reg_4725_reg[0]),
        .O(j_2_fu_6847_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j7_0_i_i_reg_4725[1]_i_1 
       (.I0(j7_0_i_i_reg_4725_reg[0]),
        .I1(j7_0_i_i_reg_4725_reg[1]),
        .O(j_2_fu_6847_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j7_0_i_i_reg_4725[2]_i_1 
       (.I0(j7_0_i_i_reg_4725_reg[2]),
        .I1(j7_0_i_i_reg_4725_reg[1]),
        .I2(j7_0_i_i_reg_4725_reg[0]),
        .O(j_2_fu_6847_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j7_0_i_i_reg_4725[3]_i_1 
       (.I0(\j7_0_i_i_reg_4725_reg[8]_0 [0]),
        .I1(j7_0_i_i_reg_4725_reg[0]),
        .I2(j7_0_i_i_reg_4725_reg[1]),
        .I3(j7_0_i_i_reg_4725_reg[2]),
        .O(j_2_fu_6847_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j7_0_i_i_reg_4725[4]_i_1 
       (.I0(\j7_0_i_i_reg_4725_reg[8]_0 [1]),
        .I1(j7_0_i_i_reg_4725_reg[2]),
        .I2(j7_0_i_i_reg_4725_reg[1]),
        .I3(j7_0_i_i_reg_4725_reg[0]),
        .I4(\j7_0_i_i_reg_4725_reg[8]_0 [0]),
        .O(j_2_fu_6847_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j7_0_i_i_reg_4725[5]_i_1 
       (.I0(\j7_0_i_i_reg_4725_reg[8]_0 [2]),
        .I1(\j7_0_i_i_reg_4725_reg[8]_0 [1]),
        .I2(\j7_0_i_i_reg_4725_reg[8]_0 [0]),
        .I3(j7_0_i_i_reg_4725_reg[0]),
        .I4(j7_0_i_i_reg_4725_reg[1]),
        .I5(j7_0_i_i_reg_4725_reg[2]),
        .O(j_2_fu_6847_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \j7_0_i_i_reg_4725[6]_i_1 
       (.I0(\j7_0_i_i_reg_4725_reg[8]_0 [3]),
        .I1(\j7_0_i_i_reg_4725[8]_i_3_n_7 ),
        .O(j_2_fu_6847_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j7_0_i_i_reg_4725[7]_i_1 
       (.I0(\j7_0_i_i_reg_4725_reg[8]_0 [4]),
        .I1(\j7_0_i_i_reg_4725_reg[8]_0 [3]),
        .I2(\j7_0_i_i_reg_4725[8]_i_3_n_7 ),
        .O(j_2_fu_6847_p2[7]));
  LUT3 #(
    .INIT(8'h08)) 
    \j7_0_i_i_reg_4725[8]_i_1 
       (.I0(ap_enable_reg_pp4_iter0),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(\zext_ln69_reg_7040_reg[0]_0 ),
        .O(j7_0_i_i_reg_47250));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j7_0_i_i_reg_4725[8]_i_2 
       (.I0(\j7_0_i_i_reg_4725_reg[8]_0 [5]),
        .I1(\j7_0_i_i_reg_4725[8]_i_3_n_7 ),
        .I2(\j7_0_i_i_reg_4725_reg[8]_0 [3]),
        .I3(\j7_0_i_i_reg_4725_reg[8]_0 [4]),
        .O(j_2_fu_6847_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j7_0_i_i_reg_4725[8]_i_3 
       (.I0(\j7_0_i_i_reg_4725_reg[8]_0 [2]),
        .I1(\j7_0_i_i_reg_4725_reg[8]_0 [1]),
        .I2(\j7_0_i_i_reg_4725_reg[8]_0 [0]),
        .I3(j7_0_i_i_reg_4725_reg[0]),
        .I4(j7_0_i_i_reg_4725_reg[1]),
        .I5(j7_0_i_i_reg_4725_reg[2]),
        .O(\j7_0_i_i_reg_4725[8]_i_3_n_7 ));
  FDRE \j7_0_i_i_reg_4725_reg[0] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47250),
        .D(j_2_fu_6847_p2[0]),
        .Q(j7_0_i_i_reg_4725_reg[0]),
        .R(ap_CS_fsm_state13));
  FDRE \j7_0_i_i_reg_4725_reg[1] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47250),
        .D(j_2_fu_6847_p2[1]),
        .Q(j7_0_i_i_reg_4725_reg[1]),
        .R(ap_CS_fsm_state13));
  FDRE \j7_0_i_i_reg_4725_reg[2] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47250),
        .D(j_2_fu_6847_p2[2]),
        .Q(j7_0_i_i_reg_4725_reg[2]),
        .R(ap_CS_fsm_state13));
  FDRE \j7_0_i_i_reg_4725_reg[3] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47250),
        .D(j_2_fu_6847_p2[3]),
        .Q(\j7_0_i_i_reg_4725_reg[8]_0 [0]),
        .R(ap_CS_fsm_state13));
  FDRE \j7_0_i_i_reg_4725_reg[4] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47250),
        .D(j_2_fu_6847_p2[4]),
        .Q(\j7_0_i_i_reg_4725_reg[8]_0 [1]),
        .R(ap_CS_fsm_state13));
  FDRE \j7_0_i_i_reg_4725_reg[5] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47250),
        .D(j_2_fu_6847_p2[5]),
        .Q(\j7_0_i_i_reg_4725_reg[8]_0 [2]),
        .R(ap_CS_fsm_state13));
  FDRE \j7_0_i_i_reg_4725_reg[6] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47250),
        .D(j_2_fu_6847_p2[6]),
        .Q(\j7_0_i_i_reg_4725_reg[8]_0 [3]),
        .R(ap_CS_fsm_state13));
  FDRE \j7_0_i_i_reg_4725_reg[7] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47250),
        .D(j_2_fu_6847_p2[7]),
        .Q(\j7_0_i_i_reg_4725_reg[8]_0 [4]),
        .R(ap_CS_fsm_state13));
  FDRE \j7_0_i_i_reg_4725_reg[8] 
       (.C(ap_clk),
        .CE(j7_0_i_i_reg_47250),
        .D(j_2_fu_6847_p2[8]),
        .Q(\j7_0_i_i_reg_4725_reg[8]_0 [5]),
        .R(ap_CS_fsm_state13));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \j_0_i_i_reg_301[0]_i_1 
       (.I0(sort_U0_in_value_V_address0[0]),
        .I1(CO),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\j_0_i_i_reg_301[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \j_0_i_i_reg_301[1]_i_1 
       (.I0(sort_U0_in_value_V_address0[1]),
        .I1(sort_U0_in_value_V_address0[0]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(CO),
        .O(\j_0_i_i_reg_301[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \j_0_i_i_reg_301[2]_i_1 
       (.I0(sort_U0_in_value_V_address0[2]),
        .I1(sort_U0_in_value_V_address0[1]),
        .I2(CO),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(sort_U0_in_value_V_address0[0]),
        .O(\j_0_i_i_reg_301[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \j_0_i_i_reg_301[3]_i_1 
       (.I0(sort_U0_in_value_V_address0[3]),
        .I1(sort_U0_in_value_V_address0[2]),
        .I2(sort_U0_in_value_V_address0[0]),
        .I3(sort_U0_in_value_V_ce0),
        .I4(CO),
        .I5(sort_U0_in_value_V_address0[1]),
        .O(\j_0_i_i_reg_301[3]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \j_0_i_i_reg_301[4]_i_1 
       (.I0(sort_U0_in_value_V_address0[4]),
        .I1(sort_U0_in_value_V_address0[3]),
        .I2(\j_0_i_i_reg_301[6]_i_2_n_7 ),
        .O(\j_0_i_i_reg_301[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_0_i_i_reg_301[5]_i_1 
       (.I0(sort_U0_in_value_V_address0[5]),
        .I1(sort_U0_in_value_V_address0[4]),
        .I2(\j_0_i_i_reg_301[6]_i_2_n_7 ),
        .I3(sort_U0_in_value_V_address0[3]),
        .O(\j_0_i_i_reg_301[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_0_i_i_reg_301[6]_i_1 
       (.I0(sort_U0_in_value_V_address0[6]),
        .I1(sort_U0_in_value_V_address0[5]),
        .I2(sort_U0_in_value_V_address0[3]),
        .I3(\j_0_i_i_reg_301[6]_i_2_n_7 ),
        .I4(sort_U0_in_value_V_address0[4]),
        .O(\j_0_i_i_reg_301[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \j_0_i_i_reg_301[6]_i_2 
       (.I0(sort_U0_in_value_V_address0[1]),
        .I1(CO),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(sort_U0_in_value_V_address0[0]),
        .I5(sort_U0_in_value_V_address0[2]),
        .O(\j_0_i_i_reg_301[6]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \j_0_i_i_reg_301[7]_i_1 
       (.I0(sort_U0_in_value_V_address0[5]),
        .I1(\j_0_i_i_reg_301[7]_i_2_n_7 ),
        .I2(sort_U0_in_value_V_address0[4]),
        .I3(sort_U0_in_value_V_address0[6]),
        .I4(sort_U0_in_value_V_address0[7]),
        .I5(ap_NS_fsm152_out),
        .O(\j_0_i_i_reg_301[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_0_i_i_reg_301[7]_i_2 
       (.I0(sort_U0_in_value_V_address0[2]),
        .I1(sort_U0_in_value_V_address0[0]),
        .I2(sort_U0_in_value_V_ce0),
        .I3(CO),
        .I4(sort_U0_in_value_V_address0[1]),
        .I5(sort_U0_in_value_V_address0[3]),
        .O(\j_0_i_i_reg_301[7]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \j_0_i_i_reg_301[8]_i_1 
       (.I0(Q[0]),
        .I1(filtered_value_V_t_empty_n),
        .I2(filtered_frequency_V_t_empty_n),
        .I3(extLd8_loc_channel_empty_n),
        .I4(ap_done_reg_0),
        .O(ap_NS_fsm152_out));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_0_i_i_reg_301[8]_i_2 
       (.I0(j_0_i_i_reg_301_reg),
        .I1(sort_U0_in_value_V_address0[5]),
        .I2(\j_0_i_i_reg_301[7]_i_2_n_7 ),
        .I3(sort_U0_in_value_V_address0[4]),
        .I4(sort_U0_in_value_V_address0[6]),
        .I5(sort_U0_in_value_V_address0[7]),
        .O(\j_0_i_i_reg_301[8]_i_2_n_7 ));
  FDRE \j_0_i_i_reg_301_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i_i_reg_301[0]_i_1_n_7 ),
        .Q(sort_U0_in_value_V_address0[0]),
        .R(ap_NS_fsm152_out));
  FDRE \j_0_i_i_reg_301_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i_i_reg_301[1]_i_1_n_7 ),
        .Q(sort_U0_in_value_V_address0[1]),
        .R(ap_NS_fsm152_out));
  FDRE \j_0_i_i_reg_301_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i_i_reg_301[2]_i_1_n_7 ),
        .Q(sort_U0_in_value_V_address0[2]),
        .R(ap_NS_fsm152_out));
  FDRE \j_0_i_i_reg_301_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i_i_reg_301[3]_i_1_n_7 ),
        .Q(sort_U0_in_value_V_address0[3]),
        .R(ap_NS_fsm152_out));
  FDRE \j_0_i_i_reg_301_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i_i_reg_301[4]_i_1_n_7 ),
        .Q(sort_U0_in_value_V_address0[4]),
        .R(ap_NS_fsm152_out));
  FDRE \j_0_i_i_reg_301_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i_i_reg_301[5]_i_1_n_7 ),
        .Q(sort_U0_in_value_V_address0[5]),
        .R(ap_NS_fsm152_out));
  FDRE \j_0_i_i_reg_301_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i_i_reg_301[6]_i_1_n_7 ),
        .Q(sort_U0_in_value_V_address0[6]),
        .R(ap_NS_fsm152_out));
  FDRE \j_0_i_i_reg_301_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i_i_reg_301[7]_i_1_n_7 ),
        .Q(sort_U0_in_value_V_address0[7]),
        .R(1'b0));
  FDRE \j_0_i_i_reg_301_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i_i_reg_301[8]_i_2_n_7 ),
        .Q(j_0_i_i_reg_301_reg),
        .R(ap_NS_fsm152_out));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_10 
       (.I0(digit_location_2_V_3_reg_4879[3]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_2_V_4_reg_5650[3]),
        .O(\location_curr_V_reg_7056[3]_i_10_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_11 
       (.I0(digit_location_1_V_3_reg_4890[3]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_1_V_4_reg_5705[3]),
        .O(\location_curr_V_reg_7056[3]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_12 
       (.I0(digit_location_0_V_s_reg_4901[3]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_0_V_1_reg_5760[3]),
        .O(\location_curr_V_reg_7056[3]_i_12_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_13 
       (.I0(digit_location_7_V_3_reg_4824[3]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_7_V_4_reg_5375[3]),
        .O(\location_curr_V_reg_7056[3]_i_13_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_14 
       (.I0(digit_location_6_V_3_reg_4835[3]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_6_V_4_reg_5430[3]),
        .O(\location_curr_V_reg_7056[3]_i_14_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_15 
       (.I0(digit_location_5_V_3_reg_4846[3]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_5_V_4_reg_5485[3]),
        .O(\location_curr_V_reg_7056[3]_i_15_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_16 
       (.I0(digit_location_4_V_3_reg_4857[3]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_4_V_4_reg_5540[3]),
        .O(\location_curr_V_reg_7056[3]_i_16_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_17 
       (.I0(digit_location_11_V_3_reg_4780[3]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_11_V_4_reg_5155[3]),
        .O(\location_curr_V_reg_7056[3]_i_17_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_18 
       (.I0(digit_location_10_V_3_reg_4791[3]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_10_V_4_reg_5210[3]),
        .O(\location_curr_V_reg_7056[3]_i_18_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_19 
       (.I0(digit_location_9_V_3_reg_4802[3]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_9_V_4_reg_5265[3]),
        .O(\location_curr_V_reg_7056[3]_i_19_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[3]_i_2 
       (.I0(digit_location_0_V_reg_4912[3]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(re_sort_location_las_1_reg_7071[3]),
        .O(\location_curr_V_reg_7056[3]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_20 
       (.I0(digit_location_8_V_3_reg_4813[3]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_8_V_4_reg_5320[3]),
        .O(\location_curr_V_reg_7056[3]_i_20_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_21 
       (.I0(digit_location_15_V_2_reg_4736[3]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4935[3]),
        .O(\location_curr_V_reg_7056[3]_i_21_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_22 
       (.I0(digit_location_14_V_4_reg_4747[3]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4990[3]),
        .O(\location_curr_V_reg_7056[3]_i_22_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_23 
       (.I0(digit_location_13_V_3_reg_4758[3]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5045[3]),
        .O(\location_curr_V_reg_7056[3]_i_23_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_24 
       (.I0(digit_location_12_V_3_reg_4769[3]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5100[3]),
        .O(\location_curr_V_reg_7056[3]_i_24_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[3]_i_9 
       (.I0(digit_location_3_V_3_reg_4868[3]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_3_V_4_reg_5595[3]),
        .O(\location_curr_V_reg_7056[3]_i_9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_10 
       (.I0(digit_location_2_V_3_reg_4879[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_2_V_4_reg_5650[4]),
        .O(\location_curr_V_reg_7056[4]_i_10_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_11 
       (.I0(digit_location_1_V_3_reg_4890[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_1_V_4_reg_5705[4]),
        .O(\location_curr_V_reg_7056[4]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_12 
       (.I0(digit_location_0_V_s_reg_4901[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_0_V_1_reg_5760[4]),
        .O(\location_curr_V_reg_7056[4]_i_12_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_13 
       (.I0(digit_location_7_V_3_reg_4824[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_7_V_4_reg_5375[4]),
        .O(\location_curr_V_reg_7056[4]_i_13_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_14 
       (.I0(digit_location_6_V_3_reg_4835[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_6_V_4_reg_5430[4]),
        .O(\location_curr_V_reg_7056[4]_i_14_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_15 
       (.I0(digit_location_5_V_3_reg_4846[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_5_V_4_reg_5485[4]),
        .O(\location_curr_V_reg_7056[4]_i_15_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_16 
       (.I0(digit_location_4_V_3_reg_4857[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_4_V_4_reg_5540[4]),
        .O(\location_curr_V_reg_7056[4]_i_16_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_17 
       (.I0(digit_location_11_V_3_reg_4780[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_11_V_4_reg_5155[4]),
        .O(\location_curr_V_reg_7056[4]_i_17_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_18 
       (.I0(digit_location_10_V_3_reg_4791[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_10_V_4_reg_5210[4]),
        .O(\location_curr_V_reg_7056[4]_i_18_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_19 
       (.I0(digit_location_9_V_3_reg_4802[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_9_V_4_reg_5265[4]),
        .O(\location_curr_V_reg_7056[4]_i_19_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[4]_i_2 
       (.I0(digit_location_0_V_reg_4912[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(re_sort_location_las_1_reg_7071[4]),
        .O(\location_curr_V_reg_7056[4]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_20 
       (.I0(digit_location_8_V_3_reg_4813[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_8_V_4_reg_5320[4]),
        .O(\location_curr_V_reg_7056[4]_i_20_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_21 
       (.I0(digit_location_15_V_2_reg_4736[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4935[4]),
        .O(\location_curr_V_reg_7056[4]_i_21_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_22 
       (.I0(digit_location_14_V_4_reg_4747[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4990[4]),
        .O(\location_curr_V_reg_7056[4]_i_22_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_23 
       (.I0(digit_location_13_V_3_reg_4758[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5045[4]),
        .O(\location_curr_V_reg_7056[4]_i_23_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_24 
       (.I0(digit_location_12_V_3_reg_4769[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5100[4]),
        .O(\location_curr_V_reg_7056[4]_i_24_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[4]_i_9 
       (.I0(digit_location_3_V_3_reg_4868[4]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_3_V_4_reg_5595[4]),
        .O(\location_curr_V_reg_7056[4]_i_9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_10 
       (.I0(digit_location_2_V_3_reg_4879[5]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_2_V_4_reg_5650[5]),
        .O(\location_curr_V_reg_7056[5]_i_10_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_11 
       (.I0(digit_location_1_V_3_reg_4890[5]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_1_V_4_reg_5705[5]),
        .O(\location_curr_V_reg_7056[5]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_12 
       (.I0(digit_location_0_V_s_reg_4901[5]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_0_V_1_reg_5760[5]),
        .O(\location_curr_V_reg_7056[5]_i_12_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_13 
       (.I0(digit_location_7_V_3_reg_4824[5]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_7_V_4_reg_5375[5]),
        .O(\location_curr_V_reg_7056[5]_i_13_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_14 
       (.I0(digit_location_6_V_3_reg_4835[5]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_6_V_4_reg_5430[5]),
        .O(\location_curr_V_reg_7056[5]_i_14_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_15 
       (.I0(digit_location_5_V_3_reg_4846[5]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_5_V_4_reg_5485[5]),
        .O(\location_curr_V_reg_7056[5]_i_15_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_16 
       (.I0(digit_location_4_V_3_reg_4857[5]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_4_V_4_reg_5540[5]),
        .O(\location_curr_V_reg_7056[5]_i_16_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_17 
       (.I0(digit_location_11_V_3_reg_4780[5]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_11_V_4_reg_5155[5]),
        .O(\location_curr_V_reg_7056[5]_i_17_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_18 
       (.I0(digit_location_10_V_3_reg_4791[5]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_10_V_4_reg_5210[5]),
        .O(\location_curr_V_reg_7056[5]_i_18_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_19 
       (.I0(digit_location_9_V_3_reg_4802[5]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_9_V_4_reg_5265[5]),
        .O(\location_curr_V_reg_7056[5]_i_19_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[5]_i_2 
       (.I0(digit_location_0_V_reg_4912[5]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(re_sort_location_las_1_reg_7071[5]),
        .O(\location_curr_V_reg_7056[5]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_20 
       (.I0(digit_location_8_V_3_reg_4813[5]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_8_V_4_reg_5320[5]),
        .O(\location_curr_V_reg_7056[5]_i_20_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_21 
       (.I0(digit_location_15_V_2_reg_4736[5]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4935[5]),
        .O(\location_curr_V_reg_7056[5]_i_21_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_22 
       (.I0(digit_location_14_V_4_reg_4747[5]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4990[5]),
        .O(\location_curr_V_reg_7056[5]_i_22_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_23 
       (.I0(digit_location_13_V_3_reg_4758[5]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5045[5]),
        .O(\location_curr_V_reg_7056[5]_i_23_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_24 
       (.I0(digit_location_12_V_3_reg_4769[5]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5100[5]),
        .O(\location_curr_V_reg_7056[5]_i_24_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \location_curr_V_reg_7056[5]_i_9 
       (.I0(digit_location_3_V_3_reg_4868[5]),
        .I1(\digit_location_0_V_reg_4912[5]_i_2_n_7 ),
        .I2(digit_location_3_V_4_reg_5595[5]),
        .O(\location_curr_V_reg_7056[5]_i_9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_10 
       (.I0(digit_location_10_V_3_reg_4791[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_10_V_4_reg_5210[6]),
        .O(\location_curr_V_reg_7056[6]_i_10_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_11 
       (.I0(digit_location_9_V_3_reg_4802[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_9_V_4_reg_5265[6]),
        .O(\location_curr_V_reg_7056[6]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_12 
       (.I0(digit_location_8_V_3_reg_4813[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_8_V_4_reg_5320[6]),
        .O(\location_curr_V_reg_7056[6]_i_12_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_13 
       (.I0(digit_location_15_V_2_reg_4736[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_15_V_3_reg_4935[6]),
        .O(\location_curr_V_reg_7056[6]_i_13_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_14 
       (.I0(digit_location_14_V_4_reg_4747[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_14_V_5_reg_4990[6]),
        .O(\location_curr_V_reg_7056[6]_i_14_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_15 
       (.I0(digit_location_13_V_3_reg_4758[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_13_V_4_reg_5045[6]),
        .O(\location_curr_V_reg_7056[6]_i_15_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_16 
       (.I0(digit_location_12_V_3_reg_4769[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_12_V_4_reg_5100[6]),
        .O(\location_curr_V_reg_7056[6]_i_16_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_17 
       (.I0(digit_location_3_V_3_reg_4868[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_3_V_4_reg_5595[6]),
        .O(\location_curr_V_reg_7056[6]_i_17_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_18 
       (.I0(digit_location_2_V_3_reg_4879[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_2_V_4_reg_5650[6]),
        .O(\location_curr_V_reg_7056[6]_i_18_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_19 
       (.I0(digit_location_1_V_3_reg_4890[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_1_V_4_reg_5705[6]),
        .O(\location_curr_V_reg_7056[6]_i_19_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_2 
       (.I0(digit_location_0_V_reg_4912[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(re_sort_location_las_1_reg_7071[6]),
        .O(\location_curr_V_reg_7056[6]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_20 
       (.I0(digit_location_7_V_3_reg_4824[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_7_V_4_reg_5375[6]),
        .O(\location_curr_V_reg_7056[6]_i_20_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_21 
       (.I0(digit_location_6_V_3_reg_4835[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_6_V_4_reg_5430[6]),
        .O(\location_curr_V_reg_7056[6]_i_21_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_22 
       (.I0(digit_location_5_V_3_reg_4846[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_5_V_4_reg_5485[6]),
        .O(\location_curr_V_reg_7056[6]_i_22_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_23 
       (.I0(digit_location_4_V_3_reg_4857[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_4_V_4_reg_5540[6]),
        .O(\location_curr_V_reg_7056[6]_i_23_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[6]_i_9 
       (.I0(digit_location_11_V_3_reg_4780[6]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_11_V_4_reg_5155[6]),
        .O(\location_curr_V_reg_7056[6]_i_9_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \location_curr_V_reg_7056[7]_i_1 
       (.I0(ap_CS_fsm_pp4_stage0),
        .I1(\icmp_ln67_reg_7031_reg_n_7_[0] ),
        .O(location_curr_V_reg_70560));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_11 
       (.I0(digit_location_11_V_3_reg_4780[7]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_11_V_4_reg_5155[7]),
        .O(\location_curr_V_reg_7056[7]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_12 
       (.I0(digit_location_10_V_3_reg_4791[7]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_10_V_4_reg_5210[7]),
        .O(\location_curr_V_reg_7056[7]_i_12_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_13 
       (.I0(digit_location_9_V_3_reg_4802[7]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_9_V_4_reg_5265[7]),
        .O(\location_curr_V_reg_7056[7]_i_13_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_14 
       (.I0(digit_location_8_V_3_reg_4813[7]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_8_V_4_reg_5320[7]),
        .O(\location_curr_V_reg_7056[7]_i_14_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_15 
       (.I0(digit_location_15_V_2_reg_4736[7]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4935[7]),
        .O(\location_curr_V_reg_7056[7]_i_15_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_16 
       (.I0(digit_location_14_V_4_reg_4747[7]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4990[7]),
        .O(\location_curr_V_reg_7056[7]_i_16_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_17 
       (.I0(digit_location_13_V_3_reg_4758[7]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5045[7]),
        .O(\location_curr_V_reg_7056[7]_i_17_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_18 
       (.I0(digit_location_12_V_3_reg_4769[7]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5100[7]),
        .O(\location_curr_V_reg_7056[7]_i_18_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_19 
       (.I0(digit_location_3_V_3_reg_4868[7]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_3_V_4_reg_5595[7]),
        .O(\location_curr_V_reg_7056[7]_i_19_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_20 
       (.I0(digit_location_2_V_3_reg_4879[7]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_2_V_4_reg_5650[7]),
        .O(\location_curr_V_reg_7056[7]_i_20_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_21 
       (.I0(digit_location_1_V_3_reg_4890[7]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_1_V_4_reg_5705[7]),
        .O(\location_curr_V_reg_7056[7]_i_21_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_22 
       (.I0(digit_location_7_V_3_reg_4824[7]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_7_V_4_reg_5375[7]),
        .O(\location_curr_V_reg_7056[7]_i_22_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_23 
       (.I0(digit_location_6_V_3_reg_4835[7]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_6_V_4_reg_5430[7]),
        .O(\location_curr_V_reg_7056[7]_i_23_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_24 
       (.I0(digit_location_5_V_3_reg_4846[7]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_5_V_4_reg_5485[7]),
        .O(\location_curr_V_reg_7056[7]_i_24_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_25 
       (.I0(digit_location_4_V_3_reg_4857[7]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_location_4_V_4_reg_5540[7]),
        .O(\location_curr_V_reg_7056[7]_i_25_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \location_curr_V_reg_7056[7]_i_3 
       (.I0(digit_location_0_V_reg_4912[7]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(re_sort_location_las_1_reg_7071[7]),
        .O(\location_curr_V_reg_7056[7]_i_3_n_7 ));
  FDRE \location_curr_V_reg_7056_reg[0] 
       (.C(ap_clk),
        .CE(location_curr_V_reg_70560),
        .D(current_digit_V_U_n_27),
        .Q(\location_curr_V_reg_7056_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \location_curr_V_reg_7056_reg[1] 
       (.C(ap_clk),
        .CE(location_curr_V_reg_70560),
        .D(current_digit_V_U_n_26),
        .Q(\location_curr_V_reg_7056_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \location_curr_V_reg_7056_reg[2] 
       (.C(ap_clk),
        .CE(location_curr_V_reg_70560),
        .D(current_digit_V_U_n_25),
        .Q(\location_curr_V_reg_7056_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \location_curr_V_reg_7056_reg[3] 
       (.C(ap_clk),
        .CE(location_curr_V_reg_70560),
        .D(current_digit_V_U_n_24),
        .Q(\location_curr_V_reg_7056_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \location_curr_V_reg_7056_reg[4] 
       (.C(ap_clk),
        .CE(location_curr_V_reg_70560),
        .D(current_digit_V_U_n_23),
        .Q(\location_curr_V_reg_7056_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \location_curr_V_reg_7056_reg[5] 
       (.C(ap_clk),
        .CE(location_curr_V_reg_70560),
        .D(current_digit_V_U_n_22),
        .Q(\location_curr_V_reg_7056_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \location_curr_V_reg_7056_reg[6] 
       (.C(ap_clk),
        .CE(location_curr_V_reg_70560),
        .D(current_digit_V_U_n_21),
        .Q(\location_curr_V_reg_7056_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \location_curr_V_reg_7056_reg[7] 
       (.C(ap_clk),
        .CE(location_curr_V_reg_70560),
        .D(current_digit_V_U_n_20),
        .Q(\location_curr_V_reg_7056_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_i_reg_684[2]_i_1 
       (.I0(op2_assign_i_reg_684_reg[2]),
        .O(shift_fu_6923_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \op2_assign_i_reg_684[3]_i_1 
       (.I0(op2_assign_i_reg_684_reg[2]),
        .I1(op2_assign_i_reg_684_reg[3]),
        .O(shift_fu_6923_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \op2_assign_i_reg_684[4]_i_1 
       (.I0(op2_assign_i_reg_684_reg[4]),
        .I1(op2_assign_i_reg_684_reg[3]),
        .I2(op2_assign_i_reg_684_reg[2]),
        .O(shift_fu_6923_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \op2_assign_i_reg_684[5]_i_1 
       (.I0(\op2_assign_i_reg_684_reg[5]_0 ),
        .I1(op2_assign_i_reg_684_reg[2]),
        .I2(op2_assign_i_reg_684_reg[3]),
        .I3(op2_assign_i_reg_684_reg[4]),
        .O(shift_fu_6923_p2[5]));
  FDRE \op2_assign_i_reg_684_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(shift_fu_6923_p2[2]),
        .Q(op2_assign_i_reg_684_reg[2]),
        .R(clear));
  FDRE \op2_assign_i_reg_684_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(shift_fu_6923_p2[3]),
        .Q(op2_assign_i_reg_684_reg[3]),
        .R(clear));
  FDRE \op2_assign_i_reg_684_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(shift_fu_6923_p2[4]),
        .Q(op2_assign_i_reg_684_reg[4]),
        .R(clear));
  FDRE \op2_assign_i_reg_684_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(shift_fu_6923_p2[5]),
        .Q(\op2_assign_i_reg_684_reg[5]_0 ),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0149_0_i_i_reg_4923[0]_i_1 
       (.I0(p_0149_0_i_i_reg_4923[0]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_V_1_reg_7051[0]),
        .O(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0149_0_i_i_reg_4923[1]_i_1 
       (.I0(p_0149_0_i_i_reg_4923[1]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_V_1_reg_7051[1]),
        .O(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0149_0_i_i_reg_4923[2]_i_1 
       (.I0(p_0149_0_i_i_reg_4923[2]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_V_1_reg_7051[2]),
        .O(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0149_0_i_i_reg_4923[3]_i_1 
       (.I0(p_0149_0_i_i_reg_4923[3]),
        .I1(sorting_frequency_V_U_n_49),
        .I2(digit_V_1_reg_7051[3]),
        .O(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[3]));
  FDSE \p_0149_0_i_i_reg_4923_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[0]),
        .Q(p_0149_0_i_i_reg_4923[0]),
        .S(ap_CS_fsm_state13));
  FDSE \p_0149_0_i_i_reg_4923_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[1]),
        .Q(p_0149_0_i_i_reg_4923[1]),
        .S(ap_CS_fsm_state13));
  FDSE \p_0149_0_i_i_reg_4923_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[2]),
        .Q(p_0149_0_i_i_reg_4923[2]),
        .S(ap_CS_fsm_state13));
  FDSE \p_0149_0_i_i_reg_4923_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[3]),
        .Q(p_0149_0_i_i_reg_4923[3]),
        .S(ap_CS_fsm_state13));
  FDRE \p_091_0_i_i_reg_1962_reg[0] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(digit_V_reg_7007[0]),
        .Q(p_091_0_i_i_reg_1962[0]),
        .R(ap_CS_fsm_state7));
  FDRE \p_091_0_i_i_reg_1962_reg[1] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(digit_V_reg_7007[1]),
        .Q(p_091_0_i_i_reg_1962[1]),
        .R(ap_CS_fsm_state7));
  FDRE \p_091_0_i_i_reg_1962_reg[2] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(digit_V_reg_7007[2]),
        .Q(p_091_0_i_i_reg_1962[2]),
        .R(ap_CS_fsm_state7));
  FDRE \p_091_0_i_i_reg_1962_reg[3] 
       (.C(ap_clk),
        .CE(current_digit_V_we0),
        .D(digit_V_reg_7007[3]),
        .Q(p_091_0_i_i_reg_1962[3]),
        .R(ap_CS_fsm_state7));
  design_1_huffman_encoding_0_1_sort_previous_sorcud previous_sorting_fre_U
       (.ADDRARDADDR(previous_sorting_fre_address0),
        .Q({ap_CS_fsm_pp4_stage0,ap_CS_fsm_pp2_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .filtered_frequency_V_t_q0(filtered_frequency_V_t_q0),
        .icmp_ln40_reg_6981(icmp_ln40_reg_6981),
        .previous_sorting_fre_ce0(previous_sorting_fre_ce0),
        .previous_sorting_fre_we0(previous_sorting_fre_we0),
        .ram_reg(zext_ln69_reg_7040_reg),
        .ram_reg_0(zext_ln43_reg_6990_reg),
        .ram_reg_1(sort_U0_out_value_V_ce0),
        .sort_U0_out_frequency_V_d0(sort_U0_out_frequency_V_d0),
        .sorting_frequency_V_d0(sorting_frequency_V_d0),
        .sorting_frequency_V_q0(sorting_frequency_V_q0));
  design_1_huffman_encoding_0_1_sort_previous_sorbkb previous_sorting_val_U
       (.ADDRARDADDR(previous_sorting_fre_address0),
        .DIADI(sorting_value_V_d0),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .ap_clk(ap_clk),
        .previous_sorting_fre_ce0(previous_sorting_fre_ce0),
        .previous_sorting_fre_we0(previous_sorting_fre_we0),
        .ram_reg(sorting_value_V_q0),
        .ram_reg_0(sort_U0_out_value_V_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1__7
       (.I0(sort_U0_out_value_V_ce0),
        .I1(icmp_ln67_reg_7031_pp4_iter1_reg),
        .O(sort_U0_out_value_V_we0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__4
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(sort_U0_in_value_V_ce0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_11 
       (.I0(digit_location_11_V_3_reg_4780[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_11_V_4_reg_5155[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_12 
       (.I0(digit_location_10_V_3_reg_4791[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_10_V_4_reg_5210[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_12_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_13 
       (.I0(digit_location_9_V_3_reg_4802[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_9_V_4_reg_5265[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_13_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_14 
       (.I0(digit_location_8_V_3_reg_4813[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_8_V_4_reg_5320[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_14_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_15 
       (.I0(digit_location_15_V_2_reg_4736[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4935[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_15_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_16 
       (.I0(digit_location_14_V_4_reg_4747[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4990[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_16_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_17 
       (.I0(digit_location_13_V_3_reg_4758[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5045[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_17_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_18 
       (.I0(digit_location_12_V_3_reg_4769[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5100[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_18_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_19 
       (.I0(digit_location_3_V_3_reg_4868[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_3_V_4_reg_5595[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_19_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \re_sort_location_las_1_reg_7071[0]_i_2 
       (.I0(digit_location_0_V_reg_4912[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(re_sort_location_las_1_reg_7071[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_20 
       (.I0(digit_location_2_V_3_reg_4879[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_2_V_4_reg_5650[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_20_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_21 
       (.I0(digit_location_1_V_3_reg_4890[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_1_V_4_reg_5705[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_21_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_22 
       (.I0(digit_location_0_V_s_reg_4901[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_0_V_1_reg_5760[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_22_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_23 
       (.I0(digit_location_7_V_3_reg_4824[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_7_V_4_reg_5375[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_23_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_24 
       (.I0(digit_location_6_V_3_reg_4835[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_6_V_4_reg_5430[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_24_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_25 
       (.I0(digit_location_5_V_3_reg_4846[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_5_V_4_reg_5485[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_25_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[0]_i_26 
       (.I0(digit_location_4_V_3_reg_4857[0]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_4_V_4_reg_5540[0]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_26_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_18 
       (.I0(digit_location_11_V_3_reg_4780[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_11_V_4_reg_5155[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_18_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_19 
       (.I0(digit_location_10_V_3_reg_4791[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_10_V_4_reg_5210[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_19_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_20 
       (.I0(digit_location_9_V_3_reg_4802[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_9_V_4_reg_5265[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_20_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_21 
       (.I0(digit_location_8_V_3_reg_4813[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_8_V_4_reg_5320[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_21_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_22 
       (.I0(digit_location_15_V_2_reg_4736[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4935[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_22_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_23 
       (.I0(digit_location_14_V_4_reg_4747[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4990[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_23_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_24 
       (.I0(digit_location_13_V_3_reg_4758[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5045[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_24_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_25 
       (.I0(digit_location_12_V_3_reg_4769[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5100[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_25_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_26 
       (.I0(digit_location_3_V_3_reg_4868[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_3_V_4_reg_5595[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_26_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_27 
       (.I0(digit_location_2_V_3_reg_4879[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_2_V_4_reg_5650[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_27_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_28 
       (.I0(digit_location_1_V_3_reg_4890[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_1_V_4_reg_5705[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_28_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_29 
       (.I0(digit_location_0_V_s_reg_4901[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_0_V_1_reg_5760[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_29_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_30 
       (.I0(digit_location_7_V_3_reg_4824[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_7_V_4_reg_5375[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_30_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_31 
       (.I0(digit_location_6_V_3_reg_4835[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_6_V_4_reg_5430[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_31_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_32 
       (.I0(digit_location_5_V_3_reg_4846[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_5_V_4_reg_5485[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_32_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_33 
       (.I0(digit_location_4_V_3_reg_4857[2]),
        .I1(\digit_location_0_V_reg_4912[0]_i_2_n_7 ),
        .I2(digit_location_4_V_4_reg_5540[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_33_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_34 
       (.I0(digit_location_11_V_3_reg_4780[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_11_V_4_reg_5155[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_34_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_35 
       (.I0(digit_location_10_V_3_reg_4791[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_10_V_4_reg_5210[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_35_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_36 
       (.I0(digit_location_9_V_3_reg_4802[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_9_V_4_reg_5265[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_36_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_37 
       (.I0(digit_location_8_V_3_reg_4813[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_8_V_4_reg_5320[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_37_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_38 
       (.I0(digit_location_15_V_2_reg_4736[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_15_V_3_reg_4935[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_38_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_39 
       (.I0(digit_location_14_V_4_reg_4747[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_14_V_5_reg_4990[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_39_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_40 
       (.I0(digit_location_13_V_3_reg_4758[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_13_V_4_reg_5045[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_40_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_41 
       (.I0(digit_location_12_V_3_reg_4769[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_12_V_4_reg_5100[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_41_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_42 
       (.I0(digit_location_3_V_3_reg_4868[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_3_V_4_reg_5595[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_42_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_43 
       (.I0(digit_location_2_V_3_reg_4879[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_2_V_4_reg_5650[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_43_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_44 
       (.I0(digit_location_1_V_3_reg_4890[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_1_V_4_reg_5705[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_44_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_45 
       (.I0(digit_location_0_V_s_reg_4901[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_0_V_1_reg_5760[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_45_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_46 
       (.I0(digit_location_7_V_3_reg_4824[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_7_V_4_reg_5375[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_46_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_47 
       (.I0(digit_location_6_V_3_reg_4835[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_6_V_4_reg_5430[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_47_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_48 
       (.I0(digit_location_5_V_3_reg_4846[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_5_V_4_reg_5485[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_48_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \re_sort_location_las_1_reg_7071[5]_i_49 
       (.I0(digit_location_4_V_3_reg_4857[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(digit_location_4_V_4_reg_5540[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_49_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \re_sort_location_las_1_reg_7071[5]_i_6 
       (.I0(digit_location_0_V_reg_4912[2]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(re_sort_location_las_1_reg_7071[2]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_6_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \re_sort_location_las_1_reg_7071[5]_i_7 
       (.I0(digit_location_0_V_reg_4912[1]),
        .I1(\digit_location_0_V_reg_4912[3]_i_2_n_7 ),
        .I2(re_sort_location_las_1_reg_7071[1]),
        .O(\re_sort_location_las_1_reg_7071[5]_i_7_n_7 ));
  FDRE \re_sort_location_las_1_reg_7071_reg[0] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(re_sort_location_las_1_fu_6910_p2[0]),
        .Q(re_sort_location_las_1_reg_7071[0]),
        .R(1'b0));
  FDRE \re_sort_location_las_1_reg_7071_reg[1] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(re_sort_location_las_1_fu_6910_p2[1]),
        .Q(re_sort_location_las_1_reg_7071[1]),
        .R(1'b0));
  FDRE \re_sort_location_las_1_reg_7071_reg[2] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(re_sort_location_las_1_fu_6910_p2[2]),
        .Q(re_sort_location_las_1_reg_7071[2]),
        .R(1'b0));
  FDRE \re_sort_location_las_1_reg_7071_reg[3] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(re_sort_location_las_1_fu_6910_p2[3]),
        .Q(re_sort_location_las_1_reg_7071[3]),
        .R(1'b0));
  FDRE \re_sort_location_las_1_reg_7071_reg[4] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(re_sort_location_las_1_fu_6910_p2[4]),
        .Q(re_sort_location_las_1_reg_7071[4]),
        .R(1'b0));
  FDRE \re_sort_location_las_1_reg_7071_reg[5] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(re_sort_location_las_1_fu_6910_p2[5]),
        .Q(re_sort_location_las_1_reg_7071[5]),
        .R(1'b0));
  FDRE \re_sort_location_las_1_reg_7071_reg[6] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(re_sort_location_las_1_fu_6910_p2[6]),
        .Q(re_sort_location_las_1_reg_7071[6]),
        .R(1'b0));
  FDRE \re_sort_location_las_1_reg_7071_reg[7] 
       (.C(ap_clk),
        .CE(digit_V_1_reg_70510),
        .D(re_sort_location_las_1_fu_6910_p2[7]),
        .Q(re_sort_location_las_1_reg_7071[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000C0F0A000C000A)) 
    \re_sort_location_las_reg_3734[3]_i_10 
       (.I0(digit_location_7_V_1_reg_3822[3]),
        .I1(digit_location_9_V_1_reg_3800[3]),
        .I2(\re_sort_location_las_reg_3734[7]_i_29_n_7 ),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .I5(digit_location_8_V_1_reg_3811[3]),
        .O(\re_sort_location_las_reg_3734[3]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFABEAFF)) 
    \re_sort_location_las_reg_3734[3]_i_11 
       (.I0(\re_sort_location_las_reg_3734[3]_i_26_n_7 ),
        .I1(i6_0_i_i_reg_3899_reg[1]),
        .I2(i6_0_i_i_reg_3899_reg[0]),
        .I3(i6_0_i_i_reg_3899_reg[3]),
        .I4(i6_0_i_i_reg_3899_reg[2]),
        .I5(\re_sort_location_las_reg_3734[3]_i_27_n_7 ),
        .O(\re_sort_location_las_reg_3734[3]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFF404)) 
    \re_sort_location_las_reg_3734[3]_i_12 
       (.I0(\re_sort_location_las_reg_3734[7]_i_30_n_7 ),
        .I1(digit_location_13_V_1_reg_3756[3]),
        .I2(\re_sort_location_las_reg_3734[7]_i_31_n_7 ),
        .I3(digit_location_14_V_2_reg_3745[3]),
        .I4(\re_sort_location_las_reg_3734[3]_i_28_n_7 ),
        .O(\re_sort_location_las_reg_3734[3]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00A82A00)) 
    \re_sort_location_las_reg_3734[3]_i_13 
       (.I0(\re_sort_location_las_reg_3734[3]_i_29_n_7 ),
        .I1(i6_0_i_i_reg_3899_reg[1]),
        .I2(i6_0_i_i_reg_3899_reg[0]),
        .I3(i6_0_i_i_reg_3899_reg[3]),
        .I4(i6_0_i_i_reg_3899_reg[2]),
        .I5(\re_sort_location_las_reg_3734[3]_i_30_n_7 ),
        .O(\re_sort_location_las_reg_3734[3]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h000C0A0F000C0A00)) 
    \re_sort_location_las_reg_3734[3]_i_14 
       (.I0(digit_location_8_V_1_reg_3811[2]),
        .I1(digit_location_9_V_1_reg_3800[2]),
        .I2(\re_sort_location_las_reg_3734[7]_i_29_n_7 ),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .I5(digit_location_7_V_1_reg_3822[2]),
        .O(\re_sort_location_las_reg_3734[3]_i_14_n_7 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \re_sort_location_las_reg_3734[3]_i_15 
       (.I0(\re_sort_location_las_reg_3734[3]_i_31_n_7 ),
        .I1(digit_location_13_V_1_reg_3756[2]),
        .I2(\re_sort_location_las_reg_3734[7]_i_30_n_7 ),
        .I3(digit_location_14_V_2_reg_3745[2]),
        .I4(\re_sort_location_las_reg_3734[7]_i_31_n_7 ),
        .O(\re_sort_location_las_reg_3734[3]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00A82A00)) 
    \re_sort_location_las_reg_3734[3]_i_16 
       (.I0(\re_sort_location_las_reg_3734[3]_i_32_n_7 ),
        .I1(i6_0_i_i_reg_3899_reg[1]),
        .I2(i6_0_i_i_reg_3899_reg[0]),
        .I3(i6_0_i_i_reg_3899_reg[3]),
        .I4(i6_0_i_i_reg_3899_reg[2]),
        .I5(\re_sort_location_las_reg_3734[3]_i_33_n_7 ),
        .O(\re_sort_location_las_reg_3734[3]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h00000CFA00000C0A)) 
    \re_sort_location_las_reg_3734[3]_i_17 
       (.I0(digit_location_7_V_1_reg_3822[1]),
        .I1(digit_location_8_V_1_reg_3811[1]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(\re_sort_location_las_reg_3734[7]_i_29_n_7 ),
        .I5(digit_location_9_V_1_reg_3800[1]),
        .O(\re_sort_location_las_reg_3734[3]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \re_sort_location_las_reg_3734[3]_i_18 
       (.I0(\re_sort_location_las_reg_3734[3]_i_34_n_7 ),
        .I1(digit_location_13_V_1_reg_3756[1]),
        .I2(\re_sort_location_las_reg_3734[7]_i_30_n_7 ),
        .I3(digit_location_14_V_2_reg_3745[1]),
        .I4(\re_sort_location_las_reg_3734[7]_i_31_n_7 ),
        .O(\re_sort_location_las_reg_3734[3]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h00000CAF00000CA0)) 
    \re_sort_location_las_reg_3734[3]_i_19 
       (.I0(digit_location_9_V_1_reg_3800[0]),
        .I1(digit_location_8_V_1_reg_3811[0]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(\re_sort_location_las_reg_3734[7]_i_29_n_7 ),
        .I5(digit_location_7_V_1_reg_3822[0]),
        .O(\re_sort_location_las_reg_3734[3]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'hFF0E0000)) 
    \re_sort_location_las_reg_3734[3]_i_2 
       (.I0(\re_sort_location_las_reg_3734[3]_i_10_n_7 ),
        .I1(\re_sort_location_las_reg_3734[3]_i_11_n_7 ),
        .I2(\re_sort_location_las_reg_3734[7]_i_13_n_7 ),
        .I3(\re_sort_location_las_reg_3734[3]_i_12_n_7 ),
        .I4(ap_NS_fsm147_out),
        .O(\re_sort_location_las_reg_3734[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFABEAFF)) 
    \re_sort_location_las_reg_3734[3]_i_20 
       (.I0(\re_sort_location_las_reg_3734[3]_i_35_n_7 ),
        .I1(i6_0_i_i_reg_3899_reg[1]),
        .I2(i6_0_i_i_reg_3899_reg[0]),
        .I3(i6_0_i_i_reg_3899_reg[3]),
        .I4(i6_0_i_i_reg_3899_reg[2]),
        .I5(\re_sort_location_las_reg_3734[3]_i_36_n_7 ),
        .O(\re_sort_location_las_reg_3734[3]_i_20_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFF404)) 
    \re_sort_location_las_reg_3734[3]_i_21 
       (.I0(\re_sort_location_las_reg_3734[7]_i_30_n_7 ),
        .I1(digit_location_13_V_1_reg_3756[0]),
        .I2(\re_sort_location_las_reg_3734[7]_i_31_n_7 ),
        .I3(digit_location_14_V_2_reg_3745[0]),
        .I4(\re_sort_location_las_reg_3734[3]_i_37_n_7 ),
        .O(\re_sort_location_las_reg_3734[3]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hA0C0F000A0C00000)) 
    \re_sort_location_las_reg_3734[3]_i_26 
       (.I0(digit_location_6_V_1_reg_3833[3]),
        .I1(digit_location_5_V_1_reg_3844[3]),
        .I2(\re_sort_location_las_reg_3734[7]_i_50_n_7 ),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .I5(digit_location_4_V_1_reg_3855[3]),
        .O(\re_sort_location_las_reg_3734[3]_i_26_n_7 ));
  LUT5 #(
    .INIT(32'h1D001DDD)) 
    \re_sort_location_las_reg_3734[3]_i_27 
       (.I0(digit_location_2_V_1_reg_3877[3]),
        .I1(\digit_location_3_V_1_reg_3866[7]_i_3_n_7 ),
        .I2(digit_location_1_V_1_reg_3888[3]),
        .I3(\re_sort_location_las_reg_3734[7]_i_28_n_7 ),
        .I4(digit_location_3_V_1_reg_3866[3]),
        .O(\re_sort_location_las_reg_3734[3]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \re_sort_location_las_reg_3734[3]_i_28 
       (.I0(\re_sort_location_las_reg_3734[7]_i_53_n_7 ),
        .I1(digit_location_12_V_1_reg_3767[3]),
        .I2(digit_location_11_V_1_reg_3778[3]),
        .I3(\re_sort_location_las_reg_3734[7]_i_52_n_7 ),
        .I4(digit_location_10_V_1_reg_3789[3]),
        .I5(\re_sort_location_las_reg_3734[7]_i_51_n_7 ),
        .O(\re_sort_location_las_reg_3734[3]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'h5F3F0FFF5F3FFFFF)) 
    \re_sort_location_las_reg_3734[3]_i_29 
       (.I0(digit_location_6_V_1_reg_3833[2]),
        .I1(digit_location_4_V_1_reg_3855[2]),
        .I2(\re_sort_location_las_reg_3734[7]_i_50_n_7 ),
        .I3(i6_0_i_i_reg_3899_reg[1]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_location_5_V_1_reg_3844[2]),
        .O(\re_sort_location_las_reg_3734[3]_i_29_n_7 ));
  LUT5 #(
    .INIT(32'hFF0D0000)) 
    \re_sort_location_las_reg_3734[3]_i_3 
       (.I0(\re_sort_location_las_reg_3734[3]_i_13_n_7 ),
        .I1(\re_sort_location_las_reg_3734[3]_i_14_n_7 ),
        .I2(\re_sort_location_las_reg_3734[7]_i_13_n_7 ),
        .I3(\re_sort_location_las_reg_3734[3]_i_15_n_7 ),
        .I4(ap_NS_fsm147_out),
        .O(\re_sort_location_las_reg_3734[3]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'h1D001DDD)) 
    \re_sort_location_las_reg_3734[3]_i_30 
       (.I0(digit_location_2_V_1_reg_3877[2]),
        .I1(\digit_location_3_V_1_reg_3866[7]_i_3_n_7 ),
        .I2(digit_location_1_V_1_reg_3888[2]),
        .I3(\re_sort_location_las_reg_3734[7]_i_28_n_7 ),
        .I4(digit_location_3_V_1_reg_3866[2]),
        .O(\re_sort_location_las_reg_3734[3]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \re_sort_location_las_reg_3734[3]_i_31 
       (.I0(\re_sort_location_las_reg_3734[7]_i_53_n_7 ),
        .I1(digit_location_12_V_1_reg_3767[2]),
        .I2(digit_location_11_V_1_reg_3778[2]),
        .I3(\re_sort_location_las_reg_3734[7]_i_52_n_7 ),
        .I4(digit_location_10_V_1_reg_3789[2]),
        .I5(\re_sort_location_las_reg_3734[7]_i_51_n_7 ),
        .O(\re_sort_location_las_reg_3734[3]_i_31_n_7 ));
  LUT6 #(
    .INIT(64'h5F3F0FFF5F3FFFFF)) 
    \re_sort_location_las_reg_3734[3]_i_32 
       (.I0(digit_location_6_V_1_reg_3833[1]),
        .I1(digit_location_4_V_1_reg_3855[1]),
        .I2(\re_sort_location_las_reg_3734[7]_i_50_n_7 ),
        .I3(i6_0_i_i_reg_3899_reg[1]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_location_5_V_1_reg_3844[1]),
        .O(\re_sort_location_las_reg_3734[3]_i_32_n_7 ));
  LUT5 #(
    .INIT(32'h1D001DDD)) 
    \re_sort_location_las_reg_3734[3]_i_33 
       (.I0(digit_location_2_V_1_reg_3877[1]),
        .I1(\digit_location_3_V_1_reg_3866[7]_i_3_n_7 ),
        .I2(digit_location_1_V_1_reg_3888[1]),
        .I3(\re_sort_location_las_reg_3734[7]_i_28_n_7 ),
        .I4(digit_location_3_V_1_reg_3866[1]),
        .O(\re_sort_location_las_reg_3734[3]_i_33_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \re_sort_location_las_reg_3734[3]_i_34 
       (.I0(\re_sort_location_las_reg_3734[7]_i_51_n_7 ),
        .I1(digit_location_10_V_1_reg_3789[1]),
        .I2(digit_location_12_V_1_reg_3767[1]),
        .I3(\re_sort_location_las_reg_3734[7]_i_53_n_7 ),
        .I4(digit_location_11_V_1_reg_3778[1]),
        .I5(\re_sort_location_las_reg_3734[7]_i_52_n_7 ),
        .O(\re_sort_location_las_reg_3734[3]_i_34_n_7 ));
  LUT6 #(
    .INIT(64'hA0C0F000A0C00000)) 
    \re_sort_location_las_reg_3734[3]_i_35 
       (.I0(digit_location_6_V_1_reg_3833[0]),
        .I1(digit_location_4_V_1_reg_3855[0]),
        .I2(\re_sort_location_las_reg_3734[7]_i_50_n_7 ),
        .I3(i6_0_i_i_reg_3899_reg[1]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_location_5_V_1_reg_3844[0]),
        .O(\re_sort_location_las_reg_3734[3]_i_35_n_7 ));
  LUT5 #(
    .INIT(32'h1D001DDD)) 
    \re_sort_location_las_reg_3734[3]_i_36 
       (.I0(digit_location_2_V_1_reg_3877[0]),
        .I1(\digit_location_3_V_1_reg_3866[7]_i_3_n_7 ),
        .I2(digit_location_1_V_1_reg_3888[0]),
        .I3(\re_sort_location_las_reg_3734[7]_i_28_n_7 ),
        .I4(digit_location_3_V_1_reg_3866[0]),
        .O(\re_sort_location_las_reg_3734[3]_i_36_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \re_sort_location_las_reg_3734[3]_i_37 
       (.I0(\re_sort_location_las_reg_3734[7]_i_53_n_7 ),
        .I1(digit_location_12_V_1_reg_3767[0]),
        .I2(digit_location_11_V_1_reg_3778[0]),
        .I3(\re_sort_location_las_reg_3734[7]_i_52_n_7 ),
        .I4(digit_location_10_V_1_reg_3789[0]),
        .I5(\re_sort_location_las_reg_3734[7]_i_51_n_7 ),
        .O(\re_sort_location_las_reg_3734[3]_i_37_n_7 ));
  LUT5 #(
    .INIT(32'hFF0D0000)) 
    \re_sort_location_las_reg_3734[3]_i_4 
       (.I0(\re_sort_location_las_reg_3734[3]_i_16_n_7 ),
        .I1(\re_sort_location_las_reg_3734[3]_i_17_n_7 ),
        .I2(\re_sort_location_las_reg_3734[7]_i_13_n_7 ),
        .I3(\re_sort_location_las_reg_3734[3]_i_18_n_7 ),
        .I4(ap_NS_fsm147_out),
        .O(\re_sort_location_las_reg_3734[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_46 
       (.I0(digit_histogram_2_V_5_reg_3569[3]),
        .I1(digit_histogram_1_V_5_reg_3624[3]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_0_V_6_reg_3679[3]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_14_5_reg_2909[3]),
        .O(\re_sort_location_las_reg_3734[3]_i_46_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_47 
       (.I0(digit_histogram_6_V_5_reg_3349[3]),
        .I1(digit_histogram_5_V_5_reg_3404[3]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_4_V_5_reg_3459[3]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_3_V_5_reg_3514[3]),
        .O(\re_sort_location_las_reg_3734[3]_i_47_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_48 
       (.I0(digit_histogram_10_5_reg_3129[3]),
        .I1(digit_histogram_9_V_5_reg_3184[3]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_8_V_5_reg_3239[3]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_7_V_5_reg_3294[3]),
        .O(\re_sort_location_las_reg_3734[3]_i_48_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_49 
       (.I0(digit_histogram_14_5_reg_2909[3]),
        .I1(digit_histogram_13_5_reg_2964[3]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_12_5_reg_3019[3]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_11_5_reg_3074[3]),
        .O(\re_sort_location_las_reg_3734[3]_i_49_n_7 ));
  LUT5 #(
    .INIT(32'hFF0E0000)) 
    \re_sort_location_las_reg_3734[3]_i_5 
       (.I0(\re_sort_location_las_reg_3734[3]_i_19_n_7 ),
        .I1(\re_sort_location_las_reg_3734[3]_i_20_n_7 ),
        .I2(\re_sort_location_las_reg_3734[7]_i_13_n_7 ),
        .I3(\re_sort_location_las_reg_3734[3]_i_21_n_7 ),
        .I4(ap_NS_fsm147_out),
        .O(\re_sort_location_las_reg_3734[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_50 
       (.I0(digit_histogram_2_V_5_reg_3569[2]),
        .I1(digit_histogram_1_V_5_reg_3624[2]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_0_V_6_reg_3679[2]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_14_5_reg_2909[2]),
        .O(\re_sort_location_las_reg_3734[3]_i_50_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_51 
       (.I0(digit_histogram_6_V_5_reg_3349[2]),
        .I1(digit_histogram_5_V_5_reg_3404[2]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_4_V_5_reg_3459[2]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_3_V_5_reg_3514[2]),
        .O(\re_sort_location_las_reg_3734[3]_i_51_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_52 
       (.I0(digit_histogram_10_5_reg_3129[2]),
        .I1(digit_histogram_9_V_5_reg_3184[2]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_8_V_5_reg_3239[2]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_7_V_5_reg_3294[2]),
        .O(\re_sort_location_las_reg_3734[3]_i_52_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_53 
       (.I0(digit_histogram_14_5_reg_2909[2]),
        .I1(digit_histogram_13_5_reg_2964[2]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_12_5_reg_3019[2]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_11_5_reg_3074[2]),
        .O(\re_sort_location_las_reg_3734[3]_i_53_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_54 
       (.I0(digit_histogram_2_V_5_reg_3569[1]),
        .I1(digit_histogram_1_V_5_reg_3624[1]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_0_V_6_reg_3679[1]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_14_5_reg_2909[1]),
        .O(\re_sort_location_las_reg_3734[3]_i_54_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_55 
       (.I0(digit_histogram_6_V_5_reg_3349[1]),
        .I1(digit_histogram_5_V_5_reg_3404[1]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_4_V_5_reg_3459[1]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_3_V_5_reg_3514[1]),
        .O(\re_sort_location_las_reg_3734[3]_i_55_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_56 
       (.I0(digit_histogram_10_5_reg_3129[1]),
        .I1(digit_histogram_9_V_5_reg_3184[1]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_8_V_5_reg_3239[1]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_7_V_5_reg_3294[1]),
        .O(\re_sort_location_las_reg_3734[3]_i_56_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_57 
       (.I0(digit_histogram_14_5_reg_2909[1]),
        .I1(digit_histogram_13_5_reg_2964[1]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_12_5_reg_3019[1]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_11_5_reg_3074[1]),
        .O(\re_sort_location_las_reg_3734[3]_i_57_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_58 
       (.I0(digit_histogram_2_V_5_reg_3569[0]),
        .I1(digit_histogram_1_V_5_reg_3624[0]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_0_V_6_reg_3679[0]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_14_5_reg_2909[0]),
        .O(\re_sort_location_las_reg_3734[3]_i_58_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_59 
       (.I0(digit_histogram_6_V_5_reg_3349[0]),
        .I1(digit_histogram_5_V_5_reg_3404[0]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_4_V_5_reg_3459[0]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_3_V_5_reg_3514[0]),
        .O(\re_sort_location_las_reg_3734[3]_i_59_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \re_sort_location_las_reg_3734[3]_i_6 
       (.I0(\re_sort_location_las_reg_3734[3]_i_2_n_7 ),
        .I1(digit_location_15_V_reg_312[3]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[3]),
        .O(\re_sort_location_las_reg_3734[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_60 
       (.I0(digit_histogram_10_5_reg_3129[0]),
        .I1(digit_histogram_9_V_5_reg_3184[0]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_8_V_5_reg_3239[0]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_7_V_5_reg_3294[0]),
        .O(\re_sort_location_las_reg_3734[3]_i_60_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[3]_i_61 
       (.I0(digit_histogram_14_5_reg_2909[0]),
        .I1(digit_histogram_13_5_reg_2964[0]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_12_5_reg_3019[0]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_11_5_reg_3074[0]),
        .O(\re_sort_location_las_reg_3734[3]_i_61_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \re_sort_location_las_reg_3734[3]_i_7 
       (.I0(\re_sort_location_las_reg_3734[3]_i_3_n_7 ),
        .I1(digit_location_15_V_reg_312[2]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[2]),
        .O(\re_sort_location_las_reg_3734[3]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \re_sort_location_las_reg_3734[3]_i_8 
       (.I0(\re_sort_location_las_reg_3734[3]_i_4_n_7 ),
        .I1(digit_location_15_V_reg_312[1]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[1]),
        .O(\re_sort_location_las_reg_3734[3]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \re_sort_location_las_reg_3734[3]_i_9 
       (.I0(\re_sort_location_las_reg_3734[3]_i_5_n_7 ),
        .I1(digit_location_15_V_reg_312[0]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[0]),
        .O(\re_sort_location_las_reg_3734[3]_i_9_n_7 ));
  LUT6 #(
    .INIT(64'h00000000D5555557)) 
    \re_sort_location_las_reg_3734[7]_i_1 
       (.I0(ap_CS_fsm_state12),
        .I1(i6_0_i_i_reg_3899_reg[2]),
        .I2(i6_0_i_i_reg_3899_reg[3]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .I5(\re_sort_location_las_reg_3734[7]_i_3_n_7 ),
        .O(\re_sort_location_las_reg_3734[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \re_sort_location_las_reg_3734[7]_i_10 
       (.I0(\re_sort_location_las_reg_3734[7]_i_6_n_7 ),
        .I1(digit_location_15_V_reg_312[4]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[4]),
        .O(\re_sort_location_las_reg_3734[7]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \re_sort_location_las_reg_3734[7]_i_11 
       (.I0(\re_sort_location_las_reg_3734[7]_i_26_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_27_n_7 ),
        .I2(\digit_location_3_V_1_reg_3866[7]_i_3_n_7 ),
        .I3(digit_location_2_V_1_reg_3877[6]),
        .I4(\re_sort_location_las_reg_3734[7]_i_28_n_7 ),
        .I5(digit_location_3_V_1_reg_3866[6]),
        .O(\re_sort_location_las_reg_3734[7]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h0003001100033311)) 
    \re_sort_location_las_reg_3734[7]_i_12 
       (.I0(digit_location_7_V_1_reg_3822[6]),
        .I1(\re_sort_location_las_reg_3734[7]_i_29_n_7 ),
        .I2(digit_location_9_V_1_reg_3800[6]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .I5(digit_location_8_V_1_reg_3811[6]),
        .O(\re_sort_location_las_reg_3734[7]_i_12_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'hFCCC0301)) 
    \re_sort_location_las_reg_3734[7]_i_13 
       (.I0(i6_0_i_i_reg_3899_reg[4]),
        .I1(i6_0_i_i_reg_3899_reg[2]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[3]),
        .O(\re_sort_location_las_reg_3734[7]_i_13_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFF404)) 
    \re_sort_location_las_reg_3734[7]_i_14 
       (.I0(\re_sort_location_las_reg_3734[7]_i_30_n_7 ),
        .I1(digit_location_13_V_1_reg_3756[6]),
        .I2(\re_sort_location_las_reg_3734[7]_i_31_n_7 ),
        .I3(digit_location_14_V_2_reg_3745[6]),
        .I4(\re_sort_location_las_reg_3734[7]_i_32_n_7 ),
        .O(\re_sort_location_las_reg_3734[7]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \re_sort_location_las_reg_3734[7]_i_15 
       (.I0(\re_sort_location_las_reg_3734[7]_i_33_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_34_n_7 ),
        .I2(\digit_location_3_V_1_reg_3866[7]_i_3_n_7 ),
        .I3(digit_location_2_V_1_reg_3877[5]),
        .I4(\re_sort_location_las_reg_3734[7]_i_28_n_7 ),
        .I5(digit_location_3_V_1_reg_3866[5]),
        .O(\re_sort_location_las_reg_3734[7]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h0003110000031133)) 
    \re_sort_location_las_reg_3734[7]_i_16 
       (.I0(digit_location_8_V_1_reg_3811[5]),
        .I1(\re_sort_location_las_reg_3734[7]_i_29_n_7 ),
        .I2(digit_location_9_V_1_reg_3800[5]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .I5(digit_location_7_V_1_reg_3822[5]),
        .O(\re_sort_location_las_reg_3734[7]_i_16_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFF404)) 
    \re_sort_location_las_reg_3734[7]_i_17 
       (.I0(\re_sort_location_las_reg_3734[7]_i_30_n_7 ),
        .I1(digit_location_13_V_1_reg_3756[5]),
        .I2(\re_sort_location_las_reg_3734[7]_i_31_n_7 ),
        .I3(digit_location_14_V_2_reg_3745[5]),
        .I4(\re_sort_location_las_reg_3734[7]_i_35_n_7 ),
        .O(\re_sort_location_las_reg_3734[7]_i_17_n_7 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \re_sort_location_las_reg_3734[7]_i_18 
       (.I0(\re_sort_location_las_reg_3734[7]_i_36_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_37_n_7 ),
        .I2(\digit_location_3_V_1_reg_3866[7]_i_3_n_7 ),
        .I3(digit_location_2_V_1_reg_3877[4]),
        .I4(\re_sort_location_las_reg_3734[7]_i_28_n_7 ),
        .I5(digit_location_3_V_1_reg_3866[4]),
        .O(\re_sort_location_las_reg_3734[7]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h0003001100033311)) 
    \re_sort_location_las_reg_3734[7]_i_19 
       (.I0(digit_location_7_V_1_reg_3822[4]),
        .I1(\re_sort_location_las_reg_3734[7]_i_29_n_7 ),
        .I2(digit_location_9_V_1_reg_3800[4]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .I5(digit_location_8_V_1_reg_3811[4]),
        .O(\re_sort_location_las_reg_3734[7]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFF404)) 
    \re_sort_location_las_reg_3734[7]_i_20 
       (.I0(\re_sort_location_las_reg_3734[7]_i_30_n_7 ),
        .I1(digit_location_13_V_1_reg_3756[4]),
        .I2(\re_sort_location_las_reg_3734[7]_i_31_n_7 ),
        .I3(digit_location_14_V_2_reg_3745[4]),
        .I4(\re_sort_location_las_reg_3734[7]_i_38_n_7 ),
        .O(\re_sort_location_las_reg_3734[7]_i_20_n_7 ));
  LUT5 #(
    .INIT(32'hFF020000)) 
    \re_sort_location_las_reg_3734[7]_i_21 
       (.I0(\re_sort_location_las_reg_3734[7]_i_39_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_40_n_7 ),
        .I2(\re_sort_location_las_reg_3734[7]_i_13_n_7 ),
        .I3(\re_sort_location_las_reg_3734[7]_i_41_n_7 ),
        .I4(ap_NS_fsm147_out),
        .O(\re_sort_location_las_reg_3734[7]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hA0C0F000A0C00000)) 
    \re_sort_location_las_reg_3734[7]_i_26 
       (.I0(digit_location_6_V_1_reg_3833[6]),
        .I1(digit_location_5_V_1_reg_3844[6]),
        .I2(\re_sort_location_las_reg_3734[7]_i_50_n_7 ),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .I5(digit_location_4_V_1_reg_3855[6]),
        .O(\re_sort_location_las_reg_3734[7]_i_26_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'hF0F70070)) 
    \re_sort_location_las_reg_3734[7]_i_27 
       (.I0(i6_0_i_i_reg_3899_reg[1]),
        .I1(i6_0_i_i_reg_3899_reg[0]),
        .I2(i6_0_i_i_reg_3899_reg[3]),
        .I3(i6_0_i_i_reg_3899_reg[2]),
        .I4(digit_location_1_V_1_reg_3888[6]),
        .O(\re_sort_location_las_reg_3734[7]_i_27_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \re_sort_location_las_reg_3734[7]_i_28 
       (.I0(i6_0_i_i_reg_3899_reg[1]),
        .I1(i6_0_i_i_reg_3899_reg[0]),
        .I2(i6_0_i_i_reg_3899_reg[3]),
        .I3(i6_0_i_i_reg_3899_reg[2]),
        .O(\re_sort_location_las_reg_3734[7]_i_28_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \re_sort_location_las_reg_3734[7]_i_29 
       (.I0(i6_0_i_i_reg_3899_reg[2]),
        .I1(i6_0_i_i_reg_3899_reg[3]),
        .O(\re_sort_location_las_reg_3734[7]_i_29_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \re_sort_location_las_reg_3734[7]_i_3 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_NS_fsm147_out),
        .O(\re_sort_location_las_reg_3734[7]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \re_sort_location_las_reg_3734[7]_i_30 
       (.I0(i6_0_i_i_reg_3899_reg[3]),
        .I1(i6_0_i_i_reg_3899_reg[2]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .O(\re_sort_location_las_reg_3734[7]_i_30_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h80008001)) 
    \re_sort_location_las_reg_3734[7]_i_31 
       (.I0(i6_0_i_i_reg_3899_reg[1]),
        .I1(i6_0_i_i_reg_3899_reg[0]),
        .I2(i6_0_i_i_reg_3899_reg[3]),
        .I3(i6_0_i_i_reg_3899_reg[2]),
        .I4(i6_0_i_i_reg_3899_reg[4]),
        .O(\re_sort_location_las_reg_3734[7]_i_31_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \re_sort_location_las_reg_3734[7]_i_32 
       (.I0(\re_sort_location_las_reg_3734[7]_i_51_n_7 ),
        .I1(digit_location_10_V_1_reg_3789[6]),
        .I2(digit_location_11_V_1_reg_3778[6]),
        .I3(\re_sort_location_las_reg_3734[7]_i_52_n_7 ),
        .I4(digit_location_12_V_1_reg_3767[6]),
        .I5(\re_sort_location_las_reg_3734[7]_i_53_n_7 ),
        .O(\re_sort_location_las_reg_3734[7]_i_32_n_7 ));
  LUT6 #(
    .INIT(64'hA0C0F000A0C00000)) 
    \re_sort_location_las_reg_3734[7]_i_33 
       (.I0(digit_location_6_V_1_reg_3833[5]),
        .I1(digit_location_5_V_1_reg_3844[5]),
        .I2(\re_sort_location_las_reg_3734[7]_i_50_n_7 ),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .I5(digit_location_4_V_1_reg_3855[5]),
        .O(\re_sort_location_las_reg_3734[7]_i_33_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hF0F70070)) 
    \re_sort_location_las_reg_3734[7]_i_34 
       (.I0(i6_0_i_i_reg_3899_reg[1]),
        .I1(i6_0_i_i_reg_3899_reg[0]),
        .I2(i6_0_i_i_reg_3899_reg[3]),
        .I3(i6_0_i_i_reg_3899_reg[2]),
        .I4(digit_location_1_V_1_reg_3888[5]),
        .O(\re_sort_location_las_reg_3734[7]_i_34_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \re_sort_location_las_reg_3734[7]_i_35 
       (.I0(\re_sort_location_las_reg_3734[7]_i_53_n_7 ),
        .I1(digit_location_12_V_1_reg_3767[5]),
        .I2(digit_location_11_V_1_reg_3778[5]),
        .I3(\re_sort_location_las_reg_3734[7]_i_52_n_7 ),
        .I4(digit_location_10_V_1_reg_3789[5]),
        .I5(\re_sort_location_las_reg_3734[7]_i_51_n_7 ),
        .O(\re_sort_location_las_reg_3734[7]_i_35_n_7 ));
  LUT6 #(
    .INIT(64'hA0C0F000A0C00000)) 
    \re_sort_location_las_reg_3734[7]_i_36 
       (.I0(digit_location_6_V_1_reg_3833[4]),
        .I1(digit_location_5_V_1_reg_3844[4]),
        .I2(\re_sort_location_las_reg_3734[7]_i_50_n_7 ),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .I5(digit_location_4_V_1_reg_3855[4]),
        .O(\re_sort_location_las_reg_3734[7]_i_36_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hF0F70070)) 
    \re_sort_location_las_reg_3734[7]_i_37 
       (.I0(i6_0_i_i_reg_3899_reg[1]),
        .I1(i6_0_i_i_reg_3899_reg[0]),
        .I2(i6_0_i_i_reg_3899_reg[3]),
        .I3(i6_0_i_i_reg_3899_reg[2]),
        .I4(digit_location_1_V_1_reg_3888[4]),
        .O(\re_sort_location_las_reg_3734[7]_i_37_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \re_sort_location_las_reg_3734[7]_i_38 
       (.I0(\re_sort_location_las_reg_3734[7]_i_53_n_7 ),
        .I1(digit_location_12_V_1_reg_3767[4]),
        .I2(digit_location_11_V_1_reg_3778[4]),
        .I3(\re_sort_location_las_reg_3734[7]_i_52_n_7 ),
        .I4(digit_location_10_V_1_reg_3789[4]),
        .I5(\re_sort_location_las_reg_3734[7]_i_51_n_7 ),
        .O(\re_sort_location_las_reg_3734[7]_i_38_n_7 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \re_sort_location_las_reg_3734[7]_i_39 
       (.I0(\re_sort_location_las_reg_3734[7]_i_54_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_55_n_7 ),
        .I2(\digit_location_3_V_1_reg_3866[7]_i_3_n_7 ),
        .I3(digit_location_2_V_1_reg_3877[7]),
        .I4(\re_sort_location_las_reg_3734[7]_i_28_n_7 ),
        .I5(digit_location_3_V_1_reg_3866[7]),
        .O(\re_sort_location_las_reg_3734[7]_i_39_n_7 ));
  LUT5 #(
    .INIT(32'hFF020000)) 
    \re_sort_location_las_reg_3734[7]_i_4 
       (.I0(\re_sort_location_las_reg_3734[7]_i_11_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_12_n_7 ),
        .I2(\re_sort_location_las_reg_3734[7]_i_13_n_7 ),
        .I3(\re_sort_location_las_reg_3734[7]_i_14_n_7 ),
        .I4(ap_NS_fsm147_out),
        .O(\re_sort_location_las_reg_3734[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h0003110000031133)) 
    \re_sort_location_las_reg_3734[7]_i_40 
       (.I0(digit_location_8_V_1_reg_3811[7]),
        .I1(\re_sort_location_las_reg_3734[7]_i_29_n_7 ),
        .I2(digit_location_9_V_1_reg_3800[7]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .I5(digit_location_7_V_1_reg_3822[7]),
        .O(\re_sort_location_las_reg_3734[7]_i_40_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFF404)) 
    \re_sort_location_las_reg_3734[7]_i_41 
       (.I0(\re_sort_location_las_reg_3734[7]_i_30_n_7 ),
        .I1(digit_location_13_V_1_reg_3756[7]),
        .I2(\re_sort_location_las_reg_3734[7]_i_31_n_7 ),
        .I3(digit_location_14_V_2_reg_3745[7]),
        .I4(\re_sort_location_las_reg_3734[7]_i_56_n_7 ),
        .O(\re_sort_location_las_reg_3734[7]_i_41_n_7 ));
  LUT5 #(
    .INIT(32'hFF020000)) 
    \re_sort_location_las_reg_3734[7]_i_5 
       (.I0(\re_sort_location_las_reg_3734[7]_i_15_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_16_n_7 ),
        .I2(\re_sort_location_las_reg_3734[7]_i_13_n_7 ),
        .I3(\re_sort_location_las_reg_3734[7]_i_17_n_7 ),
        .I4(ap_NS_fsm147_out),
        .O(\re_sort_location_las_reg_3734[7]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \re_sort_location_las_reg_3734[7]_i_50 
       (.I0(i6_0_i_i_reg_3899_reg[2]),
        .I1(i6_0_i_i_reg_3899_reg[3]),
        .O(\re_sort_location_las_reg_3734[7]_i_50_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \re_sort_location_las_reg_3734[7]_i_51 
       (.I0(i6_0_i_i_reg_3899_reg[3]),
        .I1(i6_0_i_i_reg_3899_reg[2]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .O(\re_sort_location_las_reg_3734[7]_i_51_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \re_sort_location_las_reg_3734[7]_i_52 
       (.I0(i6_0_i_i_reg_3899_reg[3]),
        .I1(i6_0_i_i_reg_3899_reg[2]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .O(\re_sort_location_las_reg_3734[7]_i_52_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \re_sort_location_las_reg_3734[7]_i_53 
       (.I0(i6_0_i_i_reg_3899_reg[3]),
        .I1(i6_0_i_i_reg_3899_reg[2]),
        .I2(i6_0_i_i_reg_3899_reg[0]),
        .I3(i6_0_i_i_reg_3899_reg[1]),
        .O(\re_sort_location_las_reg_3734[7]_i_53_n_7 ));
  LUT6 #(
    .INIT(64'hA0C0F000A0C00000)) 
    \re_sort_location_las_reg_3734[7]_i_54 
       (.I0(digit_location_6_V_1_reg_3833[7]),
        .I1(digit_location_5_V_1_reg_3844[7]),
        .I2(\re_sort_location_las_reg_3734[7]_i_50_n_7 ),
        .I3(i6_0_i_i_reg_3899_reg[0]),
        .I4(i6_0_i_i_reg_3899_reg[1]),
        .I5(digit_location_4_V_1_reg_3855[7]),
        .O(\re_sort_location_las_reg_3734[7]_i_54_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'hF0F70070)) 
    \re_sort_location_las_reg_3734[7]_i_55 
       (.I0(i6_0_i_i_reg_3899_reg[1]),
        .I1(i6_0_i_i_reg_3899_reg[0]),
        .I2(i6_0_i_i_reg_3899_reg[3]),
        .I3(i6_0_i_i_reg_3899_reg[2]),
        .I4(digit_location_1_V_1_reg_3888[7]),
        .O(\re_sort_location_las_reg_3734[7]_i_55_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \re_sort_location_las_reg_3734[7]_i_56 
       (.I0(\re_sort_location_las_reg_3734[7]_i_51_n_7 ),
        .I1(digit_location_10_V_1_reg_3789[7]),
        .I2(digit_location_11_V_1_reg_3778[7]),
        .I3(\re_sort_location_las_reg_3734[7]_i_52_n_7 ),
        .I4(digit_location_12_V_1_reg_3767[7]),
        .I5(\re_sort_location_las_reg_3734[7]_i_53_n_7 ),
        .O(\re_sort_location_las_reg_3734[7]_i_56_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_57 
       (.I0(digit_histogram_2_V_5_reg_3569[7]),
        .I1(digit_histogram_1_V_5_reg_3624[7]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_0_V_6_reg_3679[7]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_14_5_reg_2909[7]),
        .O(\re_sort_location_las_reg_3734[7]_i_57_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_58 
       (.I0(digit_histogram_6_V_5_reg_3349[7]),
        .I1(digit_histogram_5_V_5_reg_3404[7]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_4_V_5_reg_3459[7]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_3_V_5_reg_3514[7]),
        .O(\re_sort_location_las_reg_3734[7]_i_58_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_59 
       (.I0(digit_histogram_10_5_reg_3129[7]),
        .I1(digit_histogram_9_V_5_reg_3184[7]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_8_V_5_reg_3239[7]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_7_V_5_reg_3294[7]),
        .O(\re_sort_location_las_reg_3734[7]_i_59_n_7 ));
  LUT5 #(
    .INIT(32'hFF020000)) 
    \re_sort_location_las_reg_3734[7]_i_6 
       (.I0(\re_sort_location_las_reg_3734[7]_i_18_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_19_n_7 ),
        .I2(\re_sort_location_las_reg_3734[7]_i_13_n_7 ),
        .I3(\re_sort_location_las_reg_3734[7]_i_20_n_7 ),
        .I4(ap_NS_fsm147_out),
        .O(\re_sort_location_las_reg_3734[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_60 
       (.I0(digit_histogram_14_5_reg_2909[7]),
        .I1(digit_histogram_13_5_reg_2964[7]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_12_5_reg_3019[7]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_11_5_reg_3074[7]),
        .O(\re_sort_location_las_reg_3734[7]_i_60_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_61 
       (.I0(digit_histogram_2_V_5_reg_3569[6]),
        .I1(digit_histogram_1_V_5_reg_3624[6]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_0_V_6_reg_3679[6]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_14_5_reg_2909[6]),
        .O(\re_sort_location_las_reg_3734[7]_i_61_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_62 
       (.I0(digit_histogram_6_V_5_reg_3349[6]),
        .I1(digit_histogram_5_V_5_reg_3404[6]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_4_V_5_reg_3459[6]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_3_V_5_reg_3514[6]),
        .O(\re_sort_location_las_reg_3734[7]_i_62_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_63 
       (.I0(digit_histogram_10_5_reg_3129[6]),
        .I1(digit_histogram_9_V_5_reg_3184[6]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_8_V_5_reg_3239[6]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_7_V_5_reg_3294[6]),
        .O(\re_sort_location_las_reg_3734[7]_i_63_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_64 
       (.I0(digit_histogram_14_5_reg_2909[6]),
        .I1(digit_histogram_13_5_reg_2964[6]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_12_5_reg_3019[6]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_11_5_reg_3074[6]),
        .O(\re_sort_location_las_reg_3734[7]_i_64_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_65 
       (.I0(digit_histogram_2_V_5_reg_3569[5]),
        .I1(digit_histogram_1_V_5_reg_3624[5]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_0_V_6_reg_3679[5]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_14_5_reg_2909[5]),
        .O(\re_sort_location_las_reg_3734[7]_i_65_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_66 
       (.I0(digit_histogram_6_V_5_reg_3349[5]),
        .I1(digit_histogram_5_V_5_reg_3404[5]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_4_V_5_reg_3459[5]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_3_V_5_reg_3514[5]),
        .O(\re_sort_location_las_reg_3734[7]_i_66_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_67 
       (.I0(digit_histogram_10_5_reg_3129[5]),
        .I1(digit_histogram_9_V_5_reg_3184[5]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_8_V_5_reg_3239[5]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_7_V_5_reg_3294[5]),
        .O(\re_sort_location_las_reg_3734[7]_i_67_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_68 
       (.I0(digit_histogram_14_5_reg_2909[5]),
        .I1(digit_histogram_13_5_reg_2964[5]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_12_5_reg_3019[5]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_11_5_reg_3074[5]),
        .O(\re_sort_location_las_reg_3734[7]_i_68_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_69 
       (.I0(digit_histogram_2_V_5_reg_3569[4]),
        .I1(digit_histogram_1_V_5_reg_3624[4]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_0_V_6_reg_3679[4]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_14_5_reg_2909[4]),
        .O(\re_sort_location_las_reg_3734[7]_i_69_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \re_sort_location_las_reg_3734[7]_i_7 
       (.I0(\re_sort_location_las_reg_3734[7]_i_21_n_7 ),
        .I1(digit_location_15_V_reg_312[7]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[7]),
        .O(\re_sort_location_las_reg_3734[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_70 
       (.I0(digit_histogram_6_V_5_reg_3349[4]),
        .I1(digit_histogram_5_V_5_reg_3404[4]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_4_V_5_reg_3459[4]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_3_V_5_reg_3514[4]),
        .O(\re_sort_location_las_reg_3734[7]_i_70_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_71 
       (.I0(digit_histogram_10_5_reg_3129[4]),
        .I1(digit_histogram_9_V_5_reg_3184[4]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_8_V_5_reg_3239[4]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_7_V_5_reg_3294[4]),
        .O(\re_sort_location_las_reg_3734[7]_i_71_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_reg_3734[7]_i_72 
       (.I0(digit_histogram_14_5_reg_2909[4]),
        .I1(digit_histogram_13_5_reg_2964[4]),
        .I2(i6_0_i_i_reg_3899_reg[1]),
        .I3(digit_histogram_12_5_reg_3019[4]),
        .I4(i6_0_i_i_reg_3899_reg[0]),
        .I5(digit_histogram_11_5_reg_3074[4]),
        .O(\re_sort_location_las_reg_3734[7]_i_72_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \re_sort_location_las_reg_3734[7]_i_8 
       (.I0(\re_sort_location_las_reg_3734[7]_i_4_n_7 ),
        .I1(digit_location_15_V_reg_312[6]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[6]),
        .O(\re_sort_location_las_reg_3734[7]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \re_sort_location_las_reg_3734[7]_i_9 
       (.I0(\re_sort_location_las_reg_3734[7]_i_5_n_7 ),
        .I1(digit_location_15_V_reg_312[5]),
        .I2(ap_NS_fsm147_out),
        .I3(phi_ln215_1_i_fu_6777_p18[5]),
        .O(\re_sort_location_las_reg_3734[7]_i_9_n_7 ));
  FDRE \re_sort_location_las_reg_3734_reg[0] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3734[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3734_reg[3]_i_1_n_14 ),
        .Q(re_sort_location_las_reg_3734[0]),
        .R(1'b0));
  FDRE \re_sort_location_las_reg_3734_reg[1] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3734[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3734_reg[3]_i_1_n_13 ),
        .Q(re_sort_location_las_reg_3734[1]),
        .R(1'b0));
  FDRE \re_sort_location_las_reg_3734_reg[2] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3734[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3734_reg[3]_i_1_n_12 ),
        .Q(re_sort_location_las_reg_3734[2]),
        .R(1'b0));
  FDRE \re_sort_location_las_reg_3734_reg[3] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3734[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3734_reg[3]_i_1_n_11 ),
        .Q(re_sort_location_las_reg_3734[3]),
        .R(1'b0));
  CARRY4 \re_sort_location_las_reg_3734_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\re_sort_location_las_reg_3734_reg[3]_i_1_n_7 ,\re_sort_location_las_reg_3734_reg[3]_i_1_n_8 ,\re_sort_location_las_reg_3734_reg[3]_i_1_n_9 ,\re_sort_location_las_reg_3734_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\re_sort_location_las_reg_3734[3]_i_2_n_7 ,\re_sort_location_las_reg_3734[3]_i_3_n_7 ,\re_sort_location_las_reg_3734[3]_i_4_n_7 ,\re_sort_location_las_reg_3734[3]_i_5_n_7 }),
        .O({\re_sort_location_las_reg_3734_reg[3]_i_1_n_11 ,\re_sort_location_las_reg_3734_reg[3]_i_1_n_12 ,\re_sort_location_las_reg_3734_reg[3]_i_1_n_13 ,\re_sort_location_las_reg_3734_reg[3]_i_1_n_14 }),
        .S({\re_sort_location_las_reg_3734[3]_i_6_n_7 ,\re_sort_location_las_reg_3734[3]_i_7_n_7 ,\re_sort_location_las_reg_3734[3]_i_8_n_7 ,\re_sort_location_las_reg_3734[3]_i_9_n_7 }));
  MUXF8 \re_sort_location_las_reg_3734_reg[3]_i_22 
       (.I0(\re_sort_location_las_reg_3734_reg[3]_i_38_n_7 ),
        .I1(\re_sort_location_las_reg_3734_reg[3]_i_39_n_7 ),
        .O(phi_ln215_1_i_fu_6777_p18[3]),
        .S(i6_0_i_i_reg_3899_reg[3]));
  MUXF8 \re_sort_location_las_reg_3734_reg[3]_i_23 
       (.I0(\re_sort_location_las_reg_3734_reg[3]_i_40_n_7 ),
        .I1(\re_sort_location_las_reg_3734_reg[3]_i_41_n_7 ),
        .O(phi_ln215_1_i_fu_6777_p18[2]),
        .S(i6_0_i_i_reg_3899_reg[3]));
  MUXF8 \re_sort_location_las_reg_3734_reg[3]_i_24 
       (.I0(\re_sort_location_las_reg_3734_reg[3]_i_42_n_7 ),
        .I1(\re_sort_location_las_reg_3734_reg[3]_i_43_n_7 ),
        .O(phi_ln215_1_i_fu_6777_p18[1]),
        .S(i6_0_i_i_reg_3899_reg[3]));
  MUXF8 \re_sort_location_las_reg_3734_reg[3]_i_25 
       (.I0(\re_sort_location_las_reg_3734_reg[3]_i_44_n_7 ),
        .I1(\re_sort_location_las_reg_3734_reg[3]_i_45_n_7 ),
        .O(phi_ln215_1_i_fu_6777_p18[0]),
        .S(i6_0_i_i_reg_3899_reg[3]));
  MUXF7 \re_sort_location_las_reg_3734_reg[3]_i_38 
       (.I0(\re_sort_location_las_reg_3734[3]_i_46_n_7 ),
        .I1(\re_sort_location_las_reg_3734[3]_i_47_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[3]_i_38_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  MUXF7 \re_sort_location_las_reg_3734_reg[3]_i_39 
       (.I0(\re_sort_location_las_reg_3734[3]_i_48_n_7 ),
        .I1(\re_sort_location_las_reg_3734[3]_i_49_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[3]_i_39_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  MUXF7 \re_sort_location_las_reg_3734_reg[3]_i_40 
       (.I0(\re_sort_location_las_reg_3734[3]_i_50_n_7 ),
        .I1(\re_sort_location_las_reg_3734[3]_i_51_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[3]_i_40_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  MUXF7 \re_sort_location_las_reg_3734_reg[3]_i_41 
       (.I0(\re_sort_location_las_reg_3734[3]_i_52_n_7 ),
        .I1(\re_sort_location_las_reg_3734[3]_i_53_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[3]_i_41_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  MUXF7 \re_sort_location_las_reg_3734_reg[3]_i_42 
       (.I0(\re_sort_location_las_reg_3734[3]_i_54_n_7 ),
        .I1(\re_sort_location_las_reg_3734[3]_i_55_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[3]_i_42_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  MUXF7 \re_sort_location_las_reg_3734_reg[3]_i_43 
       (.I0(\re_sort_location_las_reg_3734[3]_i_56_n_7 ),
        .I1(\re_sort_location_las_reg_3734[3]_i_57_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[3]_i_43_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  MUXF7 \re_sort_location_las_reg_3734_reg[3]_i_44 
       (.I0(\re_sort_location_las_reg_3734[3]_i_58_n_7 ),
        .I1(\re_sort_location_las_reg_3734[3]_i_59_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[3]_i_44_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  MUXF7 \re_sort_location_las_reg_3734_reg[3]_i_45 
       (.I0(\re_sort_location_las_reg_3734[3]_i_60_n_7 ),
        .I1(\re_sort_location_las_reg_3734[3]_i_61_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[3]_i_45_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  FDRE \re_sort_location_las_reg_3734_reg[4] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3734[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3734_reg[7]_i_2_n_14 ),
        .Q(re_sort_location_las_reg_3734[4]),
        .R(1'b0));
  FDRE \re_sort_location_las_reg_3734_reg[5] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3734[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3734_reg[7]_i_2_n_13 ),
        .Q(re_sort_location_las_reg_3734[5]),
        .R(1'b0));
  FDRE \re_sort_location_las_reg_3734_reg[6] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3734[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3734_reg[7]_i_2_n_12 ),
        .Q(re_sort_location_las_reg_3734[6]),
        .R(1'b0));
  FDRE \re_sort_location_las_reg_3734_reg[7] 
       (.C(ap_clk),
        .CE(\re_sort_location_las_reg_3734[7]_i_1_n_7 ),
        .D(\re_sort_location_las_reg_3734_reg[7]_i_2_n_11 ),
        .Q(re_sort_location_las_reg_3734[7]),
        .R(1'b0));
  CARRY4 \re_sort_location_las_reg_3734_reg[7]_i_2 
       (.CI(\re_sort_location_las_reg_3734_reg[3]_i_1_n_7 ),
        .CO({\NLW_re_sort_location_las_reg_3734_reg[7]_i_2_CO_UNCONNECTED [3],\re_sort_location_las_reg_3734_reg[7]_i_2_n_8 ,\re_sort_location_las_reg_3734_reg[7]_i_2_n_9 ,\re_sort_location_las_reg_3734_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\re_sort_location_las_reg_3734[7]_i_4_n_7 ,\re_sort_location_las_reg_3734[7]_i_5_n_7 ,\re_sort_location_las_reg_3734[7]_i_6_n_7 }),
        .O({\re_sort_location_las_reg_3734_reg[7]_i_2_n_11 ,\re_sort_location_las_reg_3734_reg[7]_i_2_n_12 ,\re_sort_location_las_reg_3734_reg[7]_i_2_n_13 ,\re_sort_location_las_reg_3734_reg[7]_i_2_n_14 }),
        .S({\re_sort_location_las_reg_3734[7]_i_7_n_7 ,\re_sort_location_las_reg_3734[7]_i_8_n_7 ,\re_sort_location_las_reg_3734[7]_i_9_n_7 ,\re_sort_location_las_reg_3734[7]_i_10_n_7 }));
  MUXF8 \re_sort_location_las_reg_3734_reg[7]_i_22 
       (.I0(\re_sort_location_las_reg_3734_reg[7]_i_42_n_7 ),
        .I1(\re_sort_location_las_reg_3734_reg[7]_i_43_n_7 ),
        .O(phi_ln215_1_i_fu_6777_p18[7]),
        .S(i6_0_i_i_reg_3899_reg[3]));
  MUXF8 \re_sort_location_las_reg_3734_reg[7]_i_23 
       (.I0(\re_sort_location_las_reg_3734_reg[7]_i_44_n_7 ),
        .I1(\re_sort_location_las_reg_3734_reg[7]_i_45_n_7 ),
        .O(phi_ln215_1_i_fu_6777_p18[6]),
        .S(i6_0_i_i_reg_3899_reg[3]));
  MUXF8 \re_sort_location_las_reg_3734_reg[7]_i_24 
       (.I0(\re_sort_location_las_reg_3734_reg[7]_i_46_n_7 ),
        .I1(\re_sort_location_las_reg_3734_reg[7]_i_47_n_7 ),
        .O(phi_ln215_1_i_fu_6777_p18[5]),
        .S(i6_0_i_i_reg_3899_reg[3]));
  MUXF8 \re_sort_location_las_reg_3734_reg[7]_i_25 
       (.I0(\re_sort_location_las_reg_3734_reg[7]_i_48_n_7 ),
        .I1(\re_sort_location_las_reg_3734_reg[7]_i_49_n_7 ),
        .O(phi_ln215_1_i_fu_6777_p18[4]),
        .S(i6_0_i_i_reg_3899_reg[3]));
  MUXF7 \re_sort_location_las_reg_3734_reg[7]_i_42 
       (.I0(\re_sort_location_las_reg_3734[7]_i_57_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_58_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[7]_i_42_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  MUXF7 \re_sort_location_las_reg_3734_reg[7]_i_43 
       (.I0(\re_sort_location_las_reg_3734[7]_i_59_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_60_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[7]_i_43_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  MUXF7 \re_sort_location_las_reg_3734_reg[7]_i_44 
       (.I0(\re_sort_location_las_reg_3734[7]_i_61_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_62_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[7]_i_44_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  MUXF7 \re_sort_location_las_reg_3734_reg[7]_i_45 
       (.I0(\re_sort_location_las_reg_3734[7]_i_63_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_64_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[7]_i_45_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  MUXF7 \re_sort_location_las_reg_3734_reg[7]_i_46 
       (.I0(\re_sort_location_las_reg_3734[7]_i_65_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_66_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[7]_i_46_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  MUXF7 \re_sort_location_las_reg_3734_reg[7]_i_47 
       (.I0(\re_sort_location_las_reg_3734[7]_i_67_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_68_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[7]_i_47_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  MUXF7 \re_sort_location_las_reg_3734_reg[7]_i_48 
       (.I0(\re_sort_location_las_reg_3734[7]_i_69_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_70_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[7]_i_48_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  MUXF7 \re_sort_location_las_reg_3734_reg[7]_i_49 
       (.I0(\re_sort_location_las_reg_3734[7]_i_71_n_7 ),
        .I1(\re_sort_location_las_reg_3734[7]_i_72_n_7 ),
        .O(\re_sort_location_las_reg_3734_reg[7]_i_49_n_7 ),
        .S(i6_0_i_i_reg_3899_reg[2]));
  design_1_huffman_encoding_0_1_sort_previous_sorcud_26 sorting_frequency_V_U
       (.ADDRARDADDR(sorting_frequency_V_address0),
        .Q({ap_CS_fsm_pp2_stage0,ap_CS_fsm_pp0_stage0}),
        .WEA(sorting_frequency_V_U_n_48),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .icmp_ln23_reg_6936(icmp_ln23_reg_6936),
        .icmp_ln67_reg_7031_pp4_iter1_reg(icmp_ln67_reg_7031_pp4_iter1_reg),
        .\icmp_ln67_reg_7031_pp4_iter1_reg_reg[0] (sorting_frequency_V_U_n_49),
        .ram_reg(sort_U0_out_value_V_ce0),
        .ram_reg_0(\location_curr_V_reg_7056_reg[7]_0 ),
        .ram_reg_1(\j5_0_i_i_reg_1763_reg[8]_0 [7:0]),
        .ram_reg_2(zext_ln25_reg_6945_reg),
        .sorting_frequency_V_ce0(sorting_frequency_V_ce0),
        .sorting_frequency_V_d0(sorting_frequency_V_d0),
        .sorting_frequency_V_q0(sorting_frequency_V_q0));
  design_1_huffman_encoding_0_1_sort_previous_sorbkb_27 sorting_value_V_U
       (.ADDRARDADDR(sorting_frequency_V_address0),
        .DIADI(sorting_value_V_d0),
        .WEA(sorting_frequency_V_U_n_48),
        .ap_clk(ap_clk),
        .ram_reg(sorting_value_V_q0),
        .sorting_frequency_V_ce0(sorting_frequency_V_ce0));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tptr[0]_i_1__3 
       (.I0(\op2_assign_i_reg_684_reg[5]_0 ),
        .I1(Q[1]),
        .I2(filtered_frequency_V_t_empty_n),
        .I3(\tptr_reg[0] ),
        .O(\op2_assign_i_reg_684_reg[5]_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \tptr[0]_i_1__4 
       (.I0(\op2_assign_i_reg_684_reg[5]_0 ),
        .I1(Q[1]),
        .I2(filtered_value_V_t_empty_n),
        .I3(\tptr_reg[0]_0 ),
        .O(\op2_assign_i_reg_684_reg[5]_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln25_reg_6945[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(CO),
        .O(zext_ln25_reg_6945_reg0));
  FDRE \zext_ln25_reg_6945_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6945_reg0),
        .D(sort_U0_in_value_V_address0[0]),
        .Q(zext_ln25_reg_6945_reg[0]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6945_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6945_reg0),
        .D(sort_U0_in_value_V_address0[1]),
        .Q(zext_ln25_reg_6945_reg[1]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6945_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6945_reg0),
        .D(sort_U0_in_value_V_address0[2]),
        .Q(zext_ln25_reg_6945_reg[2]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6945_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6945_reg0),
        .D(sort_U0_in_value_V_address0[3]),
        .Q(zext_ln25_reg_6945_reg[3]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6945_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6945_reg0),
        .D(sort_U0_in_value_V_address0[4]),
        .Q(zext_ln25_reg_6945_reg[4]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6945_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6945_reg0),
        .D(sort_U0_in_value_V_address0[5]),
        .Q(zext_ln25_reg_6945_reg[5]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6945_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6945_reg0),
        .D(sort_U0_in_value_V_address0[6]),
        .Q(zext_ln25_reg_6945_reg[6]),
        .R(1'b0));
  FDRE \zext_ln25_reg_6945_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln25_reg_6945_reg0),
        .D(sort_U0_in_value_V_address0[7]),
        .Q(zext_ln25_reg_6945_reg[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln29_reg_6965[5]_i_1 
       (.I0(Q[1]),
        .I1(\op2_assign_i_reg_684_reg[5]_0 ),
        .O(\zext_ln29_reg_6965[5]_i_1_n_7 ));
  FDRE \zext_ln29_reg_6965_reg[2] 
       (.C(ap_clk),
        .CE(\zext_ln29_reg_6965[5]_i_1_n_7 ),
        .D(op2_assign_i_reg_684_reg[2]),
        .Q(zext_ln29_reg_6965[2]),
        .R(1'b0));
  FDRE \zext_ln29_reg_6965_reg[3] 
       (.C(ap_clk),
        .CE(\zext_ln29_reg_6965[5]_i_1_n_7 ),
        .D(op2_assign_i_reg_684_reg[3]),
        .Q(zext_ln29_reg_6965[3]),
        .R(1'b0));
  FDRE \zext_ln29_reg_6965_reg[4] 
       (.C(ap_clk),
        .CE(\zext_ln29_reg_6965[5]_i_1_n_7 ),
        .D(op2_assign_i_reg_684_reg[4]),
        .Q(zext_ln29_reg_6965[4]),
        .R(1'b0));
  FDRE \zext_ln29_reg_6965_reg[5] 
       (.C(ap_clk),
        .CE(\zext_ln29_reg_6965[5]_i_1_n_7 ),
        .D(\op2_assign_i_reg_684_reg[5]_0 ),
        .Q(zext_ln29_reg_6965[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln43_reg_6990[7]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\icmp_ln40_reg_6981_reg[0]_0 ),
        .O(zext_ln43_reg_6990_reg0));
  FDRE \zext_ln43_reg_6990_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6990_reg[0]),
        .Q(zext_ln43_reg_6990_pp2_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_pp2_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6990_reg[1]),
        .Q(zext_ln43_reg_6990_pp2_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_pp2_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6990_reg[2]),
        .Q(zext_ln43_reg_6990_pp2_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_pp2_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6990_reg[3]),
        .Q(zext_ln43_reg_6990_pp2_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_pp2_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6990_reg[4]),
        .Q(zext_ln43_reg_6990_pp2_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_pp2_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6990_reg[5]),
        .Q(zext_ln43_reg_6990_pp2_iter1_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_pp2_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6990_reg[6]),
        .Q(zext_ln43_reg_6990_pp2_iter1_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_pp2_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(zext_ln43_reg_6990_reg[7]),
        .Q(zext_ln43_reg_6990_pp2_iter1_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6990_reg0),
        .D(\j5_0_i_i_reg_1763_reg[8]_0 [0]),
        .Q(zext_ln43_reg_6990_reg[0]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6990_reg0),
        .D(\j5_0_i_i_reg_1763_reg[8]_0 [1]),
        .Q(zext_ln43_reg_6990_reg[1]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6990_reg0),
        .D(\j5_0_i_i_reg_1763_reg[8]_0 [2]),
        .Q(zext_ln43_reg_6990_reg[2]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6990_reg0),
        .D(\j5_0_i_i_reg_1763_reg[8]_0 [3]),
        .Q(zext_ln43_reg_6990_reg[3]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6990_reg0),
        .D(\j5_0_i_i_reg_1763_reg[8]_0 [4]),
        .Q(zext_ln43_reg_6990_reg[4]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6990_reg0),
        .D(\j5_0_i_i_reg_1763_reg[8]_0 [5]),
        .Q(zext_ln43_reg_6990_reg[5]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6990_reg0),
        .D(\j5_0_i_i_reg_1763_reg[8]_0 [6]),
        .Q(zext_ln43_reg_6990_reg[6]),
        .R(1'b0));
  FDRE \zext_ln43_reg_6990_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln43_reg_6990_reg0),
        .D(\j5_0_i_i_reg_1763_reg[8]_0 [7]),
        .Q(zext_ln43_reg_6990_reg[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln69_reg_7040[7]_i_1 
       (.I0(ap_CS_fsm_pp4_stage0),
        .I1(\zext_ln69_reg_7040_reg[0]_0 ),
        .O(zext_ln69_reg_7040_reg0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln69_reg_7040[7]_i_5 
       (.I0(j7_0_i_i_reg_4725_reg[2]),
        .I1(\zext_ln69_reg_7040_reg[7]_i_2 [2]),
        .I2(j7_0_i_i_reg_4725_reg[0]),
        .I3(\zext_ln69_reg_7040_reg[7]_i_2 [0]),
        .I4(\zext_ln69_reg_7040_reg[7]_i_2 [1]),
        .I5(j7_0_i_i_reg_4725_reg[1]),
        .O(S));
  FDRE \zext_ln69_reg_7040_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7040_reg0),
        .D(j7_0_i_i_reg_4725_reg[0]),
        .Q(zext_ln69_reg_7040_reg[0]),
        .R(1'b0));
  FDRE \zext_ln69_reg_7040_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7040_reg0),
        .D(j7_0_i_i_reg_4725_reg[1]),
        .Q(zext_ln69_reg_7040_reg[1]),
        .R(1'b0));
  FDRE \zext_ln69_reg_7040_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7040_reg0),
        .D(j7_0_i_i_reg_4725_reg[2]),
        .Q(zext_ln69_reg_7040_reg[2]),
        .R(1'b0));
  FDRE \zext_ln69_reg_7040_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7040_reg0),
        .D(\j7_0_i_i_reg_4725_reg[8]_0 [0]),
        .Q(zext_ln69_reg_7040_reg[3]),
        .R(1'b0));
  FDRE \zext_ln69_reg_7040_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7040_reg0),
        .D(\j7_0_i_i_reg_4725_reg[8]_0 [1]),
        .Q(zext_ln69_reg_7040_reg[4]),
        .R(1'b0));
  FDRE \zext_ln69_reg_7040_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7040_reg0),
        .D(\j7_0_i_i_reg_4725_reg[8]_0 [2]),
        .Q(zext_ln69_reg_7040_reg[5]),
        .R(1'b0));
  FDRE \zext_ln69_reg_7040_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7040_reg0),
        .D(\j7_0_i_i_reg_4725_reg[8]_0 [3]),
        .Q(zext_ln69_reg_7040_reg[6]),
        .R(1'b0));
  FDRE \zext_ln69_reg_7040_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln69_reg_7040_reg0),
        .D(\j7_0_i_i_reg_4725_reg[8]_0 [4]),
        .Q(zext_ln69_reg_7040_reg[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sort_current_digifYi" *) 
module design_1_huffman_encoding_0_1_sort_current_digifYi
   (DOADO,
    E,
    D,
    ram_reg,
    ap_clk,
    digit_V_reg_7007,
    Q,
    ram_reg_0,
    ap_enable_reg_pp4_iter0,
    ram_reg_1,
    ap_enable_reg_pp2_iter2,
    ram_reg_2,
    \re_sort_location_las_1_reg_7071_reg[2] ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_0 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_1 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_2 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_3 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_4 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_5 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_6 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_0 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_1 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_2 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_3 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_4 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_5 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_6 ,
    \re_sort_location_las_1_reg_7071_reg[2]_0 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_0 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_1 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_2 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_3 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_4 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_5 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_6 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_0 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_1 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_2 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_3 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_4 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_5 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_6 ,
    \location_curr_V_reg_7056_reg[3] ,
    \location_curr_V_reg_7056_reg[3]_i_3 ,
    \location_curr_V_reg_7056_reg[3]_i_3_0 ,
    \location_curr_V_reg_7056_reg[3]_i_3_1 ,
    \location_curr_V_reg_7056_reg[3]_i_3_2 ,
    \location_curr_V_reg_7056_reg[3]_i_3_3 ,
    \location_curr_V_reg_7056_reg[3]_i_3_4 ,
    \location_curr_V_reg_7056_reg[3]_i_3_5 ,
    \location_curr_V_reg_7056_reg[3]_i_3_6 ,
    \location_curr_V_reg_7056_reg[3]_i_4 ,
    \location_curr_V_reg_7056_reg[3]_i_4_0 ,
    \location_curr_V_reg_7056_reg[3]_i_4_1 ,
    \location_curr_V_reg_7056_reg[3]_i_4_2 ,
    \location_curr_V_reg_7056_reg[3]_i_4_3 ,
    \location_curr_V_reg_7056_reg[3]_i_4_4 ,
    \location_curr_V_reg_7056_reg[3]_i_4_5 ,
    \location_curr_V_reg_7056_reg[3]_i_4_6 ,
    \location_curr_V_reg_7056_reg[4] ,
    \location_curr_V_reg_7056_reg[4]_i_3 ,
    \location_curr_V_reg_7056_reg[4]_i_3_0 ,
    \location_curr_V_reg_7056_reg[4]_i_3_1 ,
    \location_curr_V_reg_7056_reg[4]_i_3_2 ,
    \location_curr_V_reg_7056_reg[4]_i_3_3 ,
    \location_curr_V_reg_7056_reg[4]_i_3_4 ,
    \location_curr_V_reg_7056_reg[4]_i_3_5 ,
    \location_curr_V_reg_7056_reg[4]_i_3_6 ,
    \location_curr_V_reg_7056_reg[4]_i_4 ,
    \location_curr_V_reg_7056_reg[4]_i_4_0 ,
    \location_curr_V_reg_7056_reg[4]_i_4_1 ,
    \location_curr_V_reg_7056_reg[4]_i_4_2 ,
    \location_curr_V_reg_7056_reg[4]_i_4_3 ,
    \location_curr_V_reg_7056_reg[4]_i_4_4 ,
    \location_curr_V_reg_7056_reg[4]_i_4_5 ,
    \location_curr_V_reg_7056_reg[4]_i_4_6 ,
    \location_curr_V_reg_7056_reg[5] ,
    \location_curr_V_reg_7056_reg[5]_i_3 ,
    \location_curr_V_reg_7056_reg[5]_i_3_0 ,
    \location_curr_V_reg_7056_reg[5]_i_3_1 ,
    \location_curr_V_reg_7056_reg[5]_i_3_2 ,
    \location_curr_V_reg_7056_reg[5]_i_3_3 ,
    \location_curr_V_reg_7056_reg[5]_i_3_4 ,
    \location_curr_V_reg_7056_reg[5]_i_3_5 ,
    \location_curr_V_reg_7056_reg[5]_i_3_6 ,
    \location_curr_V_reg_7056_reg[5]_i_4 ,
    \location_curr_V_reg_7056_reg[5]_i_4_0 ,
    \location_curr_V_reg_7056_reg[5]_i_4_1 ,
    \location_curr_V_reg_7056_reg[5]_i_4_2 ,
    \location_curr_V_reg_7056_reg[5]_i_4_3 ,
    \location_curr_V_reg_7056_reg[5]_i_4_4 ,
    \location_curr_V_reg_7056_reg[5]_i_4_5 ,
    \location_curr_V_reg_7056_reg[5]_i_4_6 ,
    \location_curr_V_reg_7056_reg[6] ,
    \location_curr_V_reg_7056_reg[6]_i_4 ,
    \location_curr_V_reg_7056_reg[6]_i_4_0 ,
    \location_curr_V_reg_7056_reg[6]_i_4_1 ,
    \location_curr_V_reg_7056_reg[7]_i_6 ,
    \location_curr_V_reg_7056_reg[6]_i_4_2 ,
    \location_curr_V_reg_7056_reg[6]_i_4_3 ,
    \location_curr_V_reg_7056_reg[6]_i_4_4 ,
    \location_curr_V_reg_7056_reg[6]_i_4_5 ,
    \location_curr_V_reg_7056_reg[6]_i_3 ,
    \location_curr_V_reg_7056_reg[6]_i_3_0 ,
    \location_curr_V_reg_7056_reg[6]_i_3_1 ,
    \location_curr_V_reg_7056_reg[6]_i_3_2 ,
    \location_curr_V_reg_7056_reg[6]_i_3_3 ,
    \location_curr_V_reg_7056_reg[6]_i_3_4 ,
    \location_curr_V_reg_7056_reg[6]_i_3_5 ,
    \location_curr_V_reg_7056_reg[6]_i_3_6 ,
    \location_curr_V_reg_7056_reg[7] ,
    \location_curr_V_reg_7056_reg[7]_i_6_0 ,
    \location_curr_V_reg_7056_reg[7]_i_6_1 ,
    \location_curr_V_reg_7056_reg[7]_i_6_2 ,
    \location_curr_V_reg_7056_reg[7]_i_6_3 ,
    \location_curr_V_reg_7056_reg[7]_i_6_4 ,
    \location_curr_V_reg_7056_reg[7]_i_6_5 ,
    \location_curr_V_reg_7056_reg[7]_i_6_6 ,
    \location_curr_V_reg_7056_reg[7]_i_5 ,
    \location_curr_V_reg_7056_reg[7]_i_5_0 ,
    \location_curr_V_reg_7056_reg[7]_i_5_1 ,
    \location_curr_V_reg_7056_reg[7]_i_5_2 ,
    \location_curr_V_reg_7056_reg[7]_i_5_3 ,
    \location_curr_V_reg_7056_reg[7]_i_5_4 ,
    \location_curr_V_reg_7056_reg[7]_i_5_5 ,
    \location_curr_V_reg_7056_reg[7]_i_5_6 ,
    \re_sort_location_las_1_reg_7071_reg[0] ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_0 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_1 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_2 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_3 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_4 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_5 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_6 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_0 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_1 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_2 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_3 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_4 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_5 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_6 ,
    ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4,
    \re_sort_location_las_1_reg_7071_reg[0]_0 ,
    \re_sort_location_las_1_reg_7071_reg[0]_1 ,
    \re_sort_location_las_1_reg_7071_reg[0]_2 );
  output [3:0]DOADO;
  output [0:0]E;
  output [7:0]D;
  output [7:0]ram_reg;
  input ap_clk;
  input [3:0]digit_V_reg_7007;
  input [7:0]Q;
  input [0:0]ram_reg_0;
  input ap_enable_reg_pp4_iter0;
  input [7:0]ram_reg_1;
  input ap_enable_reg_pp2_iter2;
  input ram_reg_2;
  input \re_sort_location_las_1_reg_7071_reg[2] ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_0 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_1 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_2 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_3 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_4 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_5 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_6 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_0 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_1 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_2 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_3 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_4 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_5 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_6 ;
  input \re_sort_location_las_1_reg_7071_reg[2]_0 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_0 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_1 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_2 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_3 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_4 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_5 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_6 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_0 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_1 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_2 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_3 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_4 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_5 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_6 ;
  input \location_curr_V_reg_7056_reg[3] ;
  input \location_curr_V_reg_7056_reg[3]_i_3 ;
  input \location_curr_V_reg_7056_reg[3]_i_3_0 ;
  input \location_curr_V_reg_7056_reg[3]_i_3_1 ;
  input \location_curr_V_reg_7056_reg[3]_i_3_2 ;
  input \location_curr_V_reg_7056_reg[3]_i_3_3 ;
  input \location_curr_V_reg_7056_reg[3]_i_3_4 ;
  input \location_curr_V_reg_7056_reg[3]_i_3_5 ;
  input \location_curr_V_reg_7056_reg[3]_i_3_6 ;
  input \location_curr_V_reg_7056_reg[3]_i_4 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_0 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_1 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_2 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_3 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_4 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_5 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_6 ;
  input \location_curr_V_reg_7056_reg[4] ;
  input \location_curr_V_reg_7056_reg[4]_i_3 ;
  input \location_curr_V_reg_7056_reg[4]_i_3_0 ;
  input \location_curr_V_reg_7056_reg[4]_i_3_1 ;
  input \location_curr_V_reg_7056_reg[4]_i_3_2 ;
  input \location_curr_V_reg_7056_reg[4]_i_3_3 ;
  input \location_curr_V_reg_7056_reg[4]_i_3_4 ;
  input \location_curr_V_reg_7056_reg[4]_i_3_5 ;
  input \location_curr_V_reg_7056_reg[4]_i_3_6 ;
  input \location_curr_V_reg_7056_reg[4]_i_4 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_0 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_1 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_2 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_3 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_4 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_5 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_6 ;
  input \location_curr_V_reg_7056_reg[5] ;
  input \location_curr_V_reg_7056_reg[5]_i_3 ;
  input \location_curr_V_reg_7056_reg[5]_i_3_0 ;
  input \location_curr_V_reg_7056_reg[5]_i_3_1 ;
  input \location_curr_V_reg_7056_reg[5]_i_3_2 ;
  input \location_curr_V_reg_7056_reg[5]_i_3_3 ;
  input \location_curr_V_reg_7056_reg[5]_i_3_4 ;
  input \location_curr_V_reg_7056_reg[5]_i_3_5 ;
  input \location_curr_V_reg_7056_reg[5]_i_3_6 ;
  input \location_curr_V_reg_7056_reg[5]_i_4 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_0 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_1 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_2 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_3 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_4 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_5 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_6 ;
  input \location_curr_V_reg_7056_reg[6] ;
  input \location_curr_V_reg_7056_reg[6]_i_4 ;
  input \location_curr_V_reg_7056_reg[6]_i_4_0 ;
  input \location_curr_V_reg_7056_reg[6]_i_4_1 ;
  input [1:0]\location_curr_V_reg_7056_reg[7]_i_6 ;
  input \location_curr_V_reg_7056_reg[6]_i_4_2 ;
  input \location_curr_V_reg_7056_reg[6]_i_4_3 ;
  input \location_curr_V_reg_7056_reg[6]_i_4_4 ;
  input \location_curr_V_reg_7056_reg[6]_i_4_5 ;
  input \location_curr_V_reg_7056_reg[6]_i_3 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_0 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_1 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_2 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_3 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_4 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_5 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_6 ;
  input \location_curr_V_reg_7056_reg[7] ;
  input \location_curr_V_reg_7056_reg[7]_i_6_0 ;
  input \location_curr_V_reg_7056_reg[7]_i_6_1 ;
  input \location_curr_V_reg_7056_reg[7]_i_6_2 ;
  input \location_curr_V_reg_7056_reg[7]_i_6_3 ;
  input \location_curr_V_reg_7056_reg[7]_i_6_4 ;
  input \location_curr_V_reg_7056_reg[7]_i_6_5 ;
  input \location_curr_V_reg_7056_reg[7]_i_6_6 ;
  input \location_curr_V_reg_7056_reg[7]_i_5 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_0 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_1 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_2 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_3 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_4 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_5 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_6 ;
  input \re_sort_location_las_1_reg_7071_reg[0] ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_0 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_1 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_2 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_3 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_4 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_5 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_6 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_0 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_1 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_2 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_3 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_4 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_5 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_6 ;
  input [2:0]ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4;
  input [1:0]\re_sort_location_las_1_reg_7071_reg[0]_0 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_1 ;
  input [1:0]\re_sort_location_las_1_reg_7071_reg[0]_2 ;

  wire [7:0]D;
  wire [3:0]DOADO;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp4_iter0;
  wire [2:0]ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4;
  wire [3:0]digit_V_reg_7007;
  wire \location_curr_V_reg_7056_reg[3] ;
  wire \location_curr_V_reg_7056_reg[3]_i_3 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_0 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_1 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_2 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_3 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_4 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_5 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_6 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_0 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_1 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_2 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_3 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_4 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_5 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_6 ;
  wire \location_curr_V_reg_7056_reg[4] ;
  wire \location_curr_V_reg_7056_reg[4]_i_3 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_0 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_1 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_2 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_3 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_4 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_5 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_6 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_0 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_1 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_2 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_3 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_4 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_5 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_6 ;
  wire \location_curr_V_reg_7056_reg[5] ;
  wire \location_curr_V_reg_7056_reg[5]_i_3 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_0 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_1 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_2 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_3 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_4 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_5 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_6 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_0 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_1 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_2 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_3 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_4 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_5 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_6 ;
  wire \location_curr_V_reg_7056_reg[6] ;
  wire \location_curr_V_reg_7056_reg[6]_i_3 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_0 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_1 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_2 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_3 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_4 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_5 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_6 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4_0 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4_1 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4_2 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4_3 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4_4 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4_5 ;
  wire \location_curr_V_reg_7056_reg[7] ;
  wire \location_curr_V_reg_7056_reg[7]_i_5 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_0 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_1 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_2 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_3 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_4 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_5 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_6 ;
  wire [1:0]\location_curr_V_reg_7056_reg[7]_i_6 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_0 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_1 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_2 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_3 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_4 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_5 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_6 ;
  wire [7:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire \re_sort_location_las_1_reg_7071_reg[0] ;
  wire [1:0]\re_sort_location_las_1_reg_7071_reg[0]_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_1 ;
  wire [1:0]\re_sort_location_las_1_reg_7071_reg[0]_2 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_1 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_2 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_3 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_4 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_5 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_6 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_1 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_2 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_3 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_4 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_5 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_6 ;
  wire \re_sort_location_las_1_reg_7071_reg[2] ;
  wire \re_sort_location_las_1_reg_7071_reg[2]_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_1 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_2 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_3 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_4 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_5 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_6 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_1 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_2 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_3 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_4 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_5 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_6 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_1 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_2 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_3 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_4 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_5 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_6 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_1 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_2 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_3 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_4 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_5 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_6 ;

  design_1_huffman_encoding_0_1_sort_current_digifYi_ram sort_current_digifYi_ram_U
       (.D(D),
        .DOADO(DOADO),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_enable_reg_pp4_iter0(ap_enable_reg_pp4_iter0),
        .ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4),
        .digit_V_reg_7007(digit_V_reg_7007),
        .\location_curr_V_reg_7056_reg[3] (\location_curr_V_reg_7056_reg[3] ),
        .\location_curr_V_reg_7056_reg[3]_i_3_0 (\location_curr_V_reg_7056_reg[3]_i_3 ),
        .\location_curr_V_reg_7056_reg[3]_i_3_1 (\location_curr_V_reg_7056_reg[3]_i_3_0 ),
        .\location_curr_V_reg_7056_reg[3]_i_3_2 (\location_curr_V_reg_7056_reg[3]_i_3_1 ),
        .\location_curr_V_reg_7056_reg[3]_i_3_3 (\location_curr_V_reg_7056_reg[3]_i_3_2 ),
        .\location_curr_V_reg_7056_reg[3]_i_3_4 (\location_curr_V_reg_7056_reg[3]_i_3_3 ),
        .\location_curr_V_reg_7056_reg[3]_i_3_5 (\location_curr_V_reg_7056_reg[3]_i_3_4 ),
        .\location_curr_V_reg_7056_reg[3]_i_3_6 (\location_curr_V_reg_7056_reg[3]_i_3_5 ),
        .\location_curr_V_reg_7056_reg[3]_i_3_7 (\location_curr_V_reg_7056_reg[3]_i_3_6 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_0 (\location_curr_V_reg_7056_reg[3]_i_4 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_1 (\location_curr_V_reg_7056_reg[3]_i_4_0 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_2 (\location_curr_V_reg_7056_reg[3]_i_4_1 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_3 (\location_curr_V_reg_7056_reg[3]_i_4_2 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_4 (\location_curr_V_reg_7056_reg[3]_i_4_3 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_5 (\location_curr_V_reg_7056_reg[3]_i_4_4 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_6 (\location_curr_V_reg_7056_reg[3]_i_4_5 ),
        .\location_curr_V_reg_7056_reg[3]_i_4_7 (\location_curr_V_reg_7056_reg[3]_i_4_6 ),
        .\location_curr_V_reg_7056_reg[4] (\location_curr_V_reg_7056_reg[4] ),
        .\location_curr_V_reg_7056_reg[4]_i_3_0 (\location_curr_V_reg_7056_reg[4]_i_3 ),
        .\location_curr_V_reg_7056_reg[4]_i_3_1 (\location_curr_V_reg_7056_reg[4]_i_3_0 ),
        .\location_curr_V_reg_7056_reg[4]_i_3_2 (\location_curr_V_reg_7056_reg[4]_i_3_1 ),
        .\location_curr_V_reg_7056_reg[4]_i_3_3 (\location_curr_V_reg_7056_reg[4]_i_3_2 ),
        .\location_curr_V_reg_7056_reg[4]_i_3_4 (\location_curr_V_reg_7056_reg[4]_i_3_3 ),
        .\location_curr_V_reg_7056_reg[4]_i_3_5 (\location_curr_V_reg_7056_reg[4]_i_3_4 ),
        .\location_curr_V_reg_7056_reg[4]_i_3_6 (\location_curr_V_reg_7056_reg[4]_i_3_5 ),
        .\location_curr_V_reg_7056_reg[4]_i_3_7 (\location_curr_V_reg_7056_reg[4]_i_3_6 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_0 (\location_curr_V_reg_7056_reg[4]_i_4 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_1 (\location_curr_V_reg_7056_reg[4]_i_4_0 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_2 (\location_curr_V_reg_7056_reg[4]_i_4_1 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_3 (\location_curr_V_reg_7056_reg[4]_i_4_2 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_4 (\location_curr_V_reg_7056_reg[4]_i_4_3 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_5 (\location_curr_V_reg_7056_reg[4]_i_4_4 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_6 (\location_curr_V_reg_7056_reg[4]_i_4_5 ),
        .\location_curr_V_reg_7056_reg[4]_i_4_7 (\location_curr_V_reg_7056_reg[4]_i_4_6 ),
        .\location_curr_V_reg_7056_reg[5] (\location_curr_V_reg_7056_reg[5] ),
        .\location_curr_V_reg_7056_reg[5]_i_3_0 (\location_curr_V_reg_7056_reg[5]_i_3 ),
        .\location_curr_V_reg_7056_reg[5]_i_3_1 (\location_curr_V_reg_7056_reg[5]_i_3_0 ),
        .\location_curr_V_reg_7056_reg[5]_i_3_2 (\location_curr_V_reg_7056_reg[5]_i_3_1 ),
        .\location_curr_V_reg_7056_reg[5]_i_3_3 (\location_curr_V_reg_7056_reg[5]_i_3_2 ),
        .\location_curr_V_reg_7056_reg[5]_i_3_4 (\location_curr_V_reg_7056_reg[5]_i_3_3 ),
        .\location_curr_V_reg_7056_reg[5]_i_3_5 (\location_curr_V_reg_7056_reg[5]_i_3_4 ),
        .\location_curr_V_reg_7056_reg[5]_i_3_6 (\location_curr_V_reg_7056_reg[5]_i_3_5 ),
        .\location_curr_V_reg_7056_reg[5]_i_3_7 (\location_curr_V_reg_7056_reg[5]_i_3_6 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_0 (\location_curr_V_reg_7056_reg[5]_i_4 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_1 (\location_curr_V_reg_7056_reg[5]_i_4_0 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_2 (\location_curr_V_reg_7056_reg[5]_i_4_1 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_3 (\location_curr_V_reg_7056_reg[5]_i_4_2 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_4 (\location_curr_V_reg_7056_reg[5]_i_4_3 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_5 (\location_curr_V_reg_7056_reg[5]_i_4_4 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_6 (\location_curr_V_reg_7056_reg[5]_i_4_5 ),
        .\location_curr_V_reg_7056_reg[5]_i_4_7 (\location_curr_V_reg_7056_reg[5]_i_4_6 ),
        .\location_curr_V_reg_7056_reg[6] (\location_curr_V_reg_7056_reg[6] ),
        .\location_curr_V_reg_7056_reg[6]_i_3_0 (\location_curr_V_reg_7056_reg[6]_i_3 ),
        .\location_curr_V_reg_7056_reg[6]_i_3_1 (\location_curr_V_reg_7056_reg[6]_i_3_0 ),
        .\location_curr_V_reg_7056_reg[6]_i_3_2 (\location_curr_V_reg_7056_reg[6]_i_3_1 ),
        .\location_curr_V_reg_7056_reg[6]_i_3_3 (\location_curr_V_reg_7056_reg[6]_i_3_2 ),
        .\location_curr_V_reg_7056_reg[6]_i_3_4 (\location_curr_V_reg_7056_reg[6]_i_3_3 ),
        .\location_curr_V_reg_7056_reg[6]_i_3_5 (\location_curr_V_reg_7056_reg[6]_i_3_4 ),
        .\location_curr_V_reg_7056_reg[6]_i_3_6 (\location_curr_V_reg_7056_reg[6]_i_3_5 ),
        .\location_curr_V_reg_7056_reg[6]_i_3_7 (\location_curr_V_reg_7056_reg[6]_i_3_6 ),
        .\location_curr_V_reg_7056_reg[6]_i_4_0 (\location_curr_V_reg_7056_reg[6]_i_4 ),
        .\location_curr_V_reg_7056_reg[6]_i_4_1 (\location_curr_V_reg_7056_reg[6]_i_4_0 ),
        .\location_curr_V_reg_7056_reg[6]_i_4_2 (\location_curr_V_reg_7056_reg[6]_i_4_1 ),
        .\location_curr_V_reg_7056_reg[6]_i_4_3 (\location_curr_V_reg_7056_reg[6]_i_4_2 ),
        .\location_curr_V_reg_7056_reg[6]_i_4_4 (\location_curr_V_reg_7056_reg[6]_i_4_3 ),
        .\location_curr_V_reg_7056_reg[6]_i_4_5 (\location_curr_V_reg_7056_reg[6]_i_4_4 ),
        .\location_curr_V_reg_7056_reg[6]_i_4_6 (\location_curr_V_reg_7056_reg[6]_i_4_5 ),
        .\location_curr_V_reg_7056_reg[7] (\location_curr_V_reg_7056_reg[7] ),
        .\location_curr_V_reg_7056_reg[7]_i_5_0 (\location_curr_V_reg_7056_reg[7]_i_5 ),
        .\location_curr_V_reg_7056_reg[7]_i_5_1 (\location_curr_V_reg_7056_reg[7]_i_5_0 ),
        .\location_curr_V_reg_7056_reg[7]_i_5_2 (\location_curr_V_reg_7056_reg[7]_i_5_1 ),
        .\location_curr_V_reg_7056_reg[7]_i_5_3 (\location_curr_V_reg_7056_reg[7]_i_5_2 ),
        .\location_curr_V_reg_7056_reg[7]_i_5_4 (\location_curr_V_reg_7056_reg[7]_i_5_3 ),
        .\location_curr_V_reg_7056_reg[7]_i_5_5 (\location_curr_V_reg_7056_reg[7]_i_5_4 ),
        .\location_curr_V_reg_7056_reg[7]_i_5_6 (\location_curr_V_reg_7056_reg[7]_i_5_5 ),
        .\location_curr_V_reg_7056_reg[7]_i_5_7 (\location_curr_V_reg_7056_reg[7]_i_5_6 ),
        .\location_curr_V_reg_7056_reg[7]_i_6_0 (\location_curr_V_reg_7056_reg[7]_i_6 ),
        .\location_curr_V_reg_7056_reg[7]_i_6_1 (\location_curr_V_reg_7056_reg[7]_i_6_0 ),
        .\location_curr_V_reg_7056_reg[7]_i_6_2 (\location_curr_V_reg_7056_reg[7]_i_6_1 ),
        .\location_curr_V_reg_7056_reg[7]_i_6_3 (\location_curr_V_reg_7056_reg[7]_i_6_2 ),
        .\location_curr_V_reg_7056_reg[7]_i_6_4 (\location_curr_V_reg_7056_reg[7]_i_6_3 ),
        .\location_curr_V_reg_7056_reg[7]_i_6_5 (\location_curr_V_reg_7056_reg[7]_i_6_4 ),
        .\location_curr_V_reg_7056_reg[7]_i_6_6 (\location_curr_V_reg_7056_reg[7]_i_6_5 ),
        .\location_curr_V_reg_7056_reg[7]_i_6_7 (\location_curr_V_reg_7056_reg[7]_i_6_6 ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .\re_sort_location_las_1_reg_7071_reg[0] (\re_sort_location_las_1_reg_7071_reg[0] ),
        .\re_sort_location_las_1_reg_7071_reg[0]_0 (\re_sort_location_las_1_reg_7071_reg[0]_0 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_1 (\re_sort_location_las_1_reg_7071_reg[0]_1 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_2 (\re_sort_location_las_1_reg_7071_reg[0]_2 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_0 (\re_sort_location_las_1_reg_7071_reg[0]_i_5 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_1 (\re_sort_location_las_1_reg_7071_reg[0]_i_5_0 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_2 (\re_sort_location_las_1_reg_7071_reg[0]_i_5_1 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_3 (\re_sort_location_las_1_reg_7071_reg[0]_i_5_2 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_4 (\re_sort_location_las_1_reg_7071_reg[0]_i_5_3 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_5 (\re_sort_location_las_1_reg_7071_reg[0]_i_5_4 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_6 (\re_sort_location_las_1_reg_7071_reg[0]_i_5_5 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_5_7 (\re_sort_location_las_1_reg_7071_reg[0]_i_5_6 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_0 (\re_sort_location_las_1_reg_7071_reg[0]_i_6 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_1 (\re_sort_location_las_1_reg_7071_reg[0]_i_6_0 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_2 (\re_sort_location_las_1_reg_7071_reg[0]_i_6_1 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_3 (\re_sort_location_las_1_reg_7071_reg[0]_i_6_2 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_4 (\re_sort_location_las_1_reg_7071_reg[0]_i_6_3 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_5 (\re_sort_location_las_1_reg_7071_reg[0]_i_6_4 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_6 (\re_sort_location_las_1_reg_7071_reg[0]_i_6_5 ),
        .\re_sort_location_las_1_reg_7071_reg[0]_i_6_7 (\re_sort_location_las_1_reg_7071_reg[0]_i_6_6 ),
        .\re_sort_location_las_1_reg_7071_reg[2] (\re_sort_location_las_1_reg_7071_reg[2] ),
        .\re_sort_location_las_1_reg_7071_reg[2]_0 (\re_sort_location_las_1_reg_7071_reg[2]_0 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_0 (\re_sort_location_las_1_reg_7071_reg[5]_i_4 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_1 (\re_sort_location_las_1_reg_7071_reg[5]_i_4_0 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_2 (\re_sort_location_las_1_reg_7071_reg[5]_i_4_1 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_3 (\re_sort_location_las_1_reg_7071_reg[5]_i_4_2 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_4 (\re_sort_location_las_1_reg_7071_reg[5]_i_4_3 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_5 (\re_sort_location_las_1_reg_7071_reg[5]_i_4_4 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_6 (\re_sort_location_las_1_reg_7071_reg[5]_i_4_5 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_4_7 (\re_sort_location_las_1_reg_7071_reg[5]_i_4_6 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_0 (\re_sort_location_las_1_reg_7071_reg[5]_i_5 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_1 (\re_sort_location_las_1_reg_7071_reg[5]_i_5_0 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_2 (\re_sort_location_las_1_reg_7071_reg[5]_i_5_1 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_3 (\re_sort_location_las_1_reg_7071_reg[5]_i_5_2 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_4 (\re_sort_location_las_1_reg_7071_reg[5]_i_5_3 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_5 (\re_sort_location_las_1_reg_7071_reg[5]_i_5_4 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_6 (\re_sort_location_las_1_reg_7071_reg[5]_i_5_5 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_5_7 (\re_sort_location_las_1_reg_7071_reg[5]_i_5_6 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_0 (\re_sort_location_las_1_reg_7071_reg[5]_i_8 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_1 (\re_sort_location_las_1_reg_7071_reg[5]_i_8_0 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_2 (\re_sort_location_las_1_reg_7071_reg[5]_i_8_1 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_3 (\re_sort_location_las_1_reg_7071_reg[5]_i_8_2 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_4 (\re_sort_location_las_1_reg_7071_reg[5]_i_8_3 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_5 (\re_sort_location_las_1_reg_7071_reg[5]_i_8_4 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_6 (\re_sort_location_las_1_reg_7071_reg[5]_i_8_5 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_8_7 (\re_sort_location_las_1_reg_7071_reg[5]_i_8_6 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_0 (\re_sort_location_las_1_reg_7071_reg[5]_i_9 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_1 (\re_sort_location_las_1_reg_7071_reg[5]_i_9_0 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_2 (\re_sort_location_las_1_reg_7071_reg[5]_i_9_1 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_3 (\re_sort_location_las_1_reg_7071_reg[5]_i_9_2 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_4 (\re_sort_location_las_1_reg_7071_reg[5]_i_9_3 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_5 (\re_sort_location_las_1_reg_7071_reg[5]_i_9_4 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_6 (\re_sort_location_las_1_reg_7071_reg[5]_i_9_5 ),
        .\re_sort_location_las_1_reg_7071_reg[5]_i_9_7 (\re_sort_location_las_1_reg_7071_reg[5]_i_9_6 ));
endmodule

(* ORIG_REF_NAME = "sort_current_digifYi_ram" *) 
module design_1_huffman_encoding_0_1_sort_current_digifYi_ram
   (DOADO,
    E,
    D,
    ram_reg_0,
    ap_clk,
    digit_V_reg_7007,
    Q,
    ram_reg_1,
    ap_enable_reg_pp4_iter0,
    ram_reg_2,
    ap_enable_reg_pp2_iter2,
    ram_reg_3,
    \re_sort_location_las_1_reg_7071_reg[2] ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_0 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_1 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_2 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_3 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_4 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_5 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_6 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_7 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_0 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_1 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_2 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_3 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_4 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_5 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_6 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_7 ,
    \re_sort_location_las_1_reg_7071_reg[2]_0 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_0 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_1 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_2 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_3 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_4 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_5 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_6 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_7 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_0 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_1 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_2 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_3 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_4 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_5 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_6 ,
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_7 ,
    \location_curr_V_reg_7056_reg[3] ,
    \location_curr_V_reg_7056_reg[3]_i_3_0 ,
    \location_curr_V_reg_7056_reg[3]_i_3_1 ,
    \location_curr_V_reg_7056_reg[3]_i_3_2 ,
    \location_curr_V_reg_7056_reg[3]_i_3_3 ,
    \location_curr_V_reg_7056_reg[3]_i_3_4 ,
    \location_curr_V_reg_7056_reg[3]_i_3_5 ,
    \location_curr_V_reg_7056_reg[3]_i_3_6 ,
    \location_curr_V_reg_7056_reg[3]_i_3_7 ,
    \location_curr_V_reg_7056_reg[3]_i_4_0 ,
    \location_curr_V_reg_7056_reg[3]_i_4_1 ,
    \location_curr_V_reg_7056_reg[3]_i_4_2 ,
    \location_curr_V_reg_7056_reg[3]_i_4_3 ,
    \location_curr_V_reg_7056_reg[3]_i_4_4 ,
    \location_curr_V_reg_7056_reg[3]_i_4_5 ,
    \location_curr_V_reg_7056_reg[3]_i_4_6 ,
    \location_curr_V_reg_7056_reg[3]_i_4_7 ,
    \location_curr_V_reg_7056_reg[4] ,
    \location_curr_V_reg_7056_reg[4]_i_3_0 ,
    \location_curr_V_reg_7056_reg[4]_i_3_1 ,
    \location_curr_V_reg_7056_reg[4]_i_3_2 ,
    \location_curr_V_reg_7056_reg[4]_i_3_3 ,
    \location_curr_V_reg_7056_reg[4]_i_3_4 ,
    \location_curr_V_reg_7056_reg[4]_i_3_5 ,
    \location_curr_V_reg_7056_reg[4]_i_3_6 ,
    \location_curr_V_reg_7056_reg[4]_i_3_7 ,
    \location_curr_V_reg_7056_reg[4]_i_4_0 ,
    \location_curr_V_reg_7056_reg[4]_i_4_1 ,
    \location_curr_V_reg_7056_reg[4]_i_4_2 ,
    \location_curr_V_reg_7056_reg[4]_i_4_3 ,
    \location_curr_V_reg_7056_reg[4]_i_4_4 ,
    \location_curr_V_reg_7056_reg[4]_i_4_5 ,
    \location_curr_V_reg_7056_reg[4]_i_4_6 ,
    \location_curr_V_reg_7056_reg[4]_i_4_7 ,
    \location_curr_V_reg_7056_reg[5] ,
    \location_curr_V_reg_7056_reg[5]_i_3_0 ,
    \location_curr_V_reg_7056_reg[5]_i_3_1 ,
    \location_curr_V_reg_7056_reg[5]_i_3_2 ,
    \location_curr_V_reg_7056_reg[5]_i_3_3 ,
    \location_curr_V_reg_7056_reg[5]_i_3_4 ,
    \location_curr_V_reg_7056_reg[5]_i_3_5 ,
    \location_curr_V_reg_7056_reg[5]_i_3_6 ,
    \location_curr_V_reg_7056_reg[5]_i_3_7 ,
    \location_curr_V_reg_7056_reg[5]_i_4_0 ,
    \location_curr_V_reg_7056_reg[5]_i_4_1 ,
    \location_curr_V_reg_7056_reg[5]_i_4_2 ,
    \location_curr_V_reg_7056_reg[5]_i_4_3 ,
    \location_curr_V_reg_7056_reg[5]_i_4_4 ,
    \location_curr_V_reg_7056_reg[5]_i_4_5 ,
    \location_curr_V_reg_7056_reg[5]_i_4_6 ,
    \location_curr_V_reg_7056_reg[5]_i_4_7 ,
    \location_curr_V_reg_7056_reg[6] ,
    \location_curr_V_reg_7056_reg[6]_i_4_0 ,
    \location_curr_V_reg_7056_reg[6]_i_4_1 ,
    \location_curr_V_reg_7056_reg[6]_i_4_2 ,
    \location_curr_V_reg_7056_reg[7]_i_6_0 ,
    \location_curr_V_reg_7056_reg[6]_i_4_3 ,
    \location_curr_V_reg_7056_reg[6]_i_4_4 ,
    \location_curr_V_reg_7056_reg[6]_i_4_5 ,
    \location_curr_V_reg_7056_reg[6]_i_4_6 ,
    \location_curr_V_reg_7056_reg[6]_i_3_0 ,
    \location_curr_V_reg_7056_reg[6]_i_3_1 ,
    \location_curr_V_reg_7056_reg[6]_i_3_2 ,
    \location_curr_V_reg_7056_reg[6]_i_3_3 ,
    \location_curr_V_reg_7056_reg[6]_i_3_4 ,
    \location_curr_V_reg_7056_reg[6]_i_3_5 ,
    \location_curr_V_reg_7056_reg[6]_i_3_6 ,
    \location_curr_V_reg_7056_reg[6]_i_3_7 ,
    \location_curr_V_reg_7056_reg[7] ,
    \location_curr_V_reg_7056_reg[7]_i_6_1 ,
    \location_curr_V_reg_7056_reg[7]_i_6_2 ,
    \location_curr_V_reg_7056_reg[7]_i_6_3 ,
    \location_curr_V_reg_7056_reg[7]_i_6_4 ,
    \location_curr_V_reg_7056_reg[7]_i_6_5 ,
    \location_curr_V_reg_7056_reg[7]_i_6_6 ,
    \location_curr_V_reg_7056_reg[7]_i_6_7 ,
    \location_curr_V_reg_7056_reg[7]_i_5_0 ,
    \location_curr_V_reg_7056_reg[7]_i_5_1 ,
    \location_curr_V_reg_7056_reg[7]_i_5_2 ,
    \location_curr_V_reg_7056_reg[7]_i_5_3 ,
    \location_curr_V_reg_7056_reg[7]_i_5_4 ,
    \location_curr_V_reg_7056_reg[7]_i_5_5 ,
    \location_curr_V_reg_7056_reg[7]_i_5_6 ,
    \location_curr_V_reg_7056_reg[7]_i_5_7 ,
    \re_sort_location_las_1_reg_7071_reg[0] ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_0 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_1 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_2 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_3 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_4 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_5 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_6 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_7 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_0 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_1 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_2 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_3 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_4 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_5 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_6 ,
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_7 ,
    ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4,
    \re_sort_location_las_1_reg_7071_reg[0]_0 ,
    \re_sort_location_las_1_reg_7071_reg[0]_1 ,
    \re_sort_location_las_1_reg_7071_reg[0]_2 );
  output [3:0]DOADO;
  output [0:0]E;
  output [7:0]D;
  output [7:0]ram_reg_0;
  input ap_clk;
  input [3:0]digit_V_reg_7007;
  input [7:0]Q;
  input [0:0]ram_reg_1;
  input ap_enable_reg_pp4_iter0;
  input [7:0]ram_reg_2;
  input ap_enable_reg_pp2_iter2;
  input ram_reg_3;
  input \re_sort_location_las_1_reg_7071_reg[2] ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_0 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_1 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_2 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_3 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_4 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_5 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_6 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_9_7 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_0 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_1 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_2 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_3 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_4 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_5 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_6 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_8_7 ;
  input \re_sort_location_las_1_reg_7071_reg[2]_0 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_0 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_1 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_2 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_3 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_4 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_5 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_6 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_5_7 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_0 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_1 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_2 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_3 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_4 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_5 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_6 ;
  input \re_sort_location_las_1_reg_7071_reg[5]_i_4_7 ;
  input \location_curr_V_reg_7056_reg[3] ;
  input \location_curr_V_reg_7056_reg[3]_i_3_0 ;
  input \location_curr_V_reg_7056_reg[3]_i_3_1 ;
  input \location_curr_V_reg_7056_reg[3]_i_3_2 ;
  input \location_curr_V_reg_7056_reg[3]_i_3_3 ;
  input \location_curr_V_reg_7056_reg[3]_i_3_4 ;
  input \location_curr_V_reg_7056_reg[3]_i_3_5 ;
  input \location_curr_V_reg_7056_reg[3]_i_3_6 ;
  input \location_curr_V_reg_7056_reg[3]_i_3_7 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_0 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_1 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_2 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_3 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_4 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_5 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_6 ;
  input \location_curr_V_reg_7056_reg[3]_i_4_7 ;
  input \location_curr_V_reg_7056_reg[4] ;
  input \location_curr_V_reg_7056_reg[4]_i_3_0 ;
  input \location_curr_V_reg_7056_reg[4]_i_3_1 ;
  input \location_curr_V_reg_7056_reg[4]_i_3_2 ;
  input \location_curr_V_reg_7056_reg[4]_i_3_3 ;
  input \location_curr_V_reg_7056_reg[4]_i_3_4 ;
  input \location_curr_V_reg_7056_reg[4]_i_3_5 ;
  input \location_curr_V_reg_7056_reg[4]_i_3_6 ;
  input \location_curr_V_reg_7056_reg[4]_i_3_7 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_0 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_1 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_2 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_3 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_4 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_5 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_6 ;
  input \location_curr_V_reg_7056_reg[4]_i_4_7 ;
  input \location_curr_V_reg_7056_reg[5] ;
  input \location_curr_V_reg_7056_reg[5]_i_3_0 ;
  input \location_curr_V_reg_7056_reg[5]_i_3_1 ;
  input \location_curr_V_reg_7056_reg[5]_i_3_2 ;
  input \location_curr_V_reg_7056_reg[5]_i_3_3 ;
  input \location_curr_V_reg_7056_reg[5]_i_3_4 ;
  input \location_curr_V_reg_7056_reg[5]_i_3_5 ;
  input \location_curr_V_reg_7056_reg[5]_i_3_6 ;
  input \location_curr_V_reg_7056_reg[5]_i_3_7 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_0 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_1 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_2 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_3 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_4 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_5 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_6 ;
  input \location_curr_V_reg_7056_reg[5]_i_4_7 ;
  input \location_curr_V_reg_7056_reg[6] ;
  input \location_curr_V_reg_7056_reg[6]_i_4_0 ;
  input \location_curr_V_reg_7056_reg[6]_i_4_1 ;
  input \location_curr_V_reg_7056_reg[6]_i_4_2 ;
  input [1:0]\location_curr_V_reg_7056_reg[7]_i_6_0 ;
  input \location_curr_V_reg_7056_reg[6]_i_4_3 ;
  input \location_curr_V_reg_7056_reg[6]_i_4_4 ;
  input \location_curr_V_reg_7056_reg[6]_i_4_5 ;
  input \location_curr_V_reg_7056_reg[6]_i_4_6 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_0 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_1 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_2 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_3 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_4 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_5 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_6 ;
  input \location_curr_V_reg_7056_reg[6]_i_3_7 ;
  input \location_curr_V_reg_7056_reg[7] ;
  input \location_curr_V_reg_7056_reg[7]_i_6_1 ;
  input \location_curr_V_reg_7056_reg[7]_i_6_2 ;
  input \location_curr_V_reg_7056_reg[7]_i_6_3 ;
  input \location_curr_V_reg_7056_reg[7]_i_6_4 ;
  input \location_curr_V_reg_7056_reg[7]_i_6_5 ;
  input \location_curr_V_reg_7056_reg[7]_i_6_6 ;
  input \location_curr_V_reg_7056_reg[7]_i_6_7 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_0 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_1 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_2 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_3 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_4 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_5 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_6 ;
  input \location_curr_V_reg_7056_reg[7]_i_5_7 ;
  input \re_sort_location_las_1_reg_7071_reg[0] ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_0 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_1 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_2 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_3 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_4 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_5 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_6 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_6_7 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_0 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_1 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_2 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_3 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_4 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_5 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_6 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_i_5_7 ;
  input [2:0]ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4;
  input [1:0]\re_sort_location_las_1_reg_7071_reg[0]_0 ;
  input \re_sort_location_las_1_reg_7071_reg[0]_1 ;
  input [1:0]\re_sort_location_las_1_reg_7071_reg[0]_2 ;

  wire [7:0]D;
  wire [3:0]DOADO;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp4_iter0;
  wire [2:0]ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4;
  wire [7:0]current_digit_V_address0;
  wire current_digit_V_ce0;
  wire [3:0]digit_V_reg_7007;
  wire \location_curr_V_reg_7056[3]_i_5_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_6_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_7_n_7 ;
  wire \location_curr_V_reg_7056[3]_i_8_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_5_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_6_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_7_n_7 ;
  wire \location_curr_V_reg_7056[4]_i_8_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_5_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_6_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_7_n_7 ;
  wire \location_curr_V_reg_7056[5]_i_8_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_5_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_6_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_7_n_7 ;
  wire \location_curr_V_reg_7056[6]_i_8_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_10_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_4_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_7_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_8_n_7 ;
  wire \location_curr_V_reg_7056[7]_i_9_n_7 ;
  wire \location_curr_V_reg_7056_reg[3] ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_0 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_1 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_2 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_3 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_4 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_5 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_6 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_7 ;
  wire \location_curr_V_reg_7056_reg[3]_i_3_n_7 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_0 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_1 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_2 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_3 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_4 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_5 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_6 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_7 ;
  wire \location_curr_V_reg_7056_reg[3]_i_4_n_7 ;
  wire \location_curr_V_reg_7056_reg[4] ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_0 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_1 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_2 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_3 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_4 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_5 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_6 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_7 ;
  wire \location_curr_V_reg_7056_reg[4]_i_3_n_7 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_0 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_1 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_2 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_3 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_4 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_5 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_6 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_7 ;
  wire \location_curr_V_reg_7056_reg[4]_i_4_n_7 ;
  wire \location_curr_V_reg_7056_reg[5] ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_0 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_1 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_2 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_3 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_4 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_5 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_6 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_7 ;
  wire \location_curr_V_reg_7056_reg[5]_i_3_n_7 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_0 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_1 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_2 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_3 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_4 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_5 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_6 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_7 ;
  wire \location_curr_V_reg_7056_reg[5]_i_4_n_7 ;
  wire \location_curr_V_reg_7056_reg[6] ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_0 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_1 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_2 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_3 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_4 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_5 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_6 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_7 ;
  wire \location_curr_V_reg_7056_reg[6]_i_3_n_7 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4_0 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4_1 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4_2 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4_3 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4_4 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4_5 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4_6 ;
  wire \location_curr_V_reg_7056_reg[6]_i_4_n_7 ;
  wire \location_curr_V_reg_7056_reg[7] ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_0 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_1 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_2 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_3 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_4 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_5 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_6 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_7 ;
  wire \location_curr_V_reg_7056_reg[7]_i_5_n_7 ;
  wire [1:0]\location_curr_V_reg_7056_reg[7]_i_6_0 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_1 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_2 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_3 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_4 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_5 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_6 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_7 ;
  wire \location_curr_V_reg_7056_reg[7]_i_6_n_7 ;
  wire [7:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire \re_sort_location_las_1_reg_7071[0]_i_10_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_3_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_4_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_7_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_8_n_7 ;
  wire \re_sort_location_las_1_reg_7071[0]_i_9_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_10_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_11_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_12_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_13_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_14_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_15_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_16_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_17_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_2_n_7 ;
  wire \re_sort_location_las_1_reg_7071[5]_i_3_n_7 ;
  wire \re_sort_location_las_1_reg_7071[7]_i_2_n_7 ;
  wire \re_sort_location_las_1_reg_7071_reg[0] ;
  wire [1:0]\re_sort_location_las_1_reg_7071_reg[0]_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_1 ;
  wire [1:0]\re_sort_location_las_1_reg_7071_reg[0]_2 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_1 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_2 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_3 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_4 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_5 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_6 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_7 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_5_n_7 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_1 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_2 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_3 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_4 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_5 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_6 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_7 ;
  wire \re_sort_location_las_1_reg_7071_reg[0]_i_6_n_7 ;
  wire \re_sort_location_las_1_reg_7071_reg[2] ;
  wire \re_sort_location_las_1_reg_7071_reg[2]_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_1 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_2 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_3 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_4 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_5 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_6 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_7 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_4_n_7 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_1 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_2 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_3 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_4 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_5 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_6 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_7 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_5_n_7 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_1 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_2 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_3 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_4 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_5 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_6 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_7 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_8_n_7 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_0 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_1 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_2 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_3 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_4 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_5 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_6 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_7 ;
  wire \re_sort_location_las_1_reg_7071_reg[5]_i_9_n_7 ;
  wire [15:4]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \location_curr_V_reg_7056[0]_i_1 
       (.I0(D[0]),
        .O(ram_reg_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \location_curr_V_reg_7056[1]_i_1 
       (.I0(\re_sort_location_las_1_reg_7071[5]_i_3_n_7 ),
        .O(ram_reg_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \location_curr_V_reg_7056[2]_i_1 
       (.I0(\re_sort_location_las_1_reg_7071[5]_i_2_n_7 ),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'h0808FBFB08FB08FB)) 
    \location_curr_V_reg_7056[3]_i_1 
       (.I0(\location_curr_V_reg_7056_reg[3] ),
        .I1(\re_sort_location_las_1_reg_7071[0]_i_3_n_7 ),
        .I2(\re_sort_location_las_1_reg_7071[0]_i_4_n_7 ),
        .I3(\location_curr_V_reg_7056_reg[3]_i_3_n_7 ),
        .I4(\location_curr_V_reg_7056_reg[3]_i_4_n_7 ),
        .I5(DOADO[3]),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[3]_i_5 
       (.I0(\location_curr_V_reg_7056_reg[3]_i_3_0 ),
        .I1(\location_curr_V_reg_7056_reg[3]_i_3_1 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[3]_i_3_2 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[3]_i_3_3 ),
        .O(\location_curr_V_reg_7056[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[3]_i_6 
       (.I0(\location_curr_V_reg_7056_reg[3]_i_3_4 ),
        .I1(\location_curr_V_reg_7056_reg[3]_i_3_5 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[3]_i_3_6 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[3]_i_3_7 ),
        .O(\location_curr_V_reg_7056[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[3]_i_7 
       (.I0(\location_curr_V_reg_7056_reg[3]_i_4_4 ),
        .I1(\location_curr_V_reg_7056_reg[3]_i_4_5 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[3]_i_4_6 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[3]_i_4_7 ),
        .O(\location_curr_V_reg_7056[3]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[3]_i_8 
       (.I0(\location_curr_V_reg_7056_reg[3]_i_4_0 ),
        .I1(\location_curr_V_reg_7056_reg[3]_i_4_1 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[3]_i_4_2 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[3]_i_4_3 ),
        .O(\location_curr_V_reg_7056[3]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h0808FBFB08FB08FB)) 
    \location_curr_V_reg_7056[4]_i_1 
       (.I0(\location_curr_V_reg_7056_reg[4] ),
        .I1(\re_sort_location_las_1_reg_7071[0]_i_3_n_7 ),
        .I2(\re_sort_location_las_1_reg_7071[0]_i_4_n_7 ),
        .I3(\location_curr_V_reg_7056_reg[4]_i_3_n_7 ),
        .I4(\location_curr_V_reg_7056_reg[4]_i_4_n_7 ),
        .I5(DOADO[3]),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[4]_i_5 
       (.I0(\location_curr_V_reg_7056_reg[4]_i_3_0 ),
        .I1(\location_curr_V_reg_7056_reg[4]_i_3_1 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[4]_i_3_2 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[4]_i_3_3 ),
        .O(\location_curr_V_reg_7056[4]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[4]_i_6 
       (.I0(\location_curr_V_reg_7056_reg[4]_i_3_4 ),
        .I1(\location_curr_V_reg_7056_reg[4]_i_3_5 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[4]_i_3_6 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[4]_i_3_7 ),
        .O(\location_curr_V_reg_7056[4]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[4]_i_7 
       (.I0(\location_curr_V_reg_7056_reg[4]_i_4_0 ),
        .I1(\location_curr_V_reg_7056_reg[4]_i_4_1 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[4]_i_4_2 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[4]_i_4_3 ),
        .O(\location_curr_V_reg_7056[4]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[4]_i_8 
       (.I0(\location_curr_V_reg_7056_reg[4]_i_4_4 ),
        .I1(\location_curr_V_reg_7056_reg[4]_i_4_5 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[4]_i_4_6 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[4]_i_4_7 ),
        .O(\location_curr_V_reg_7056[4]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h0808FBFB08FB08FB)) 
    \location_curr_V_reg_7056[5]_i_1 
       (.I0(\location_curr_V_reg_7056_reg[5] ),
        .I1(\re_sort_location_las_1_reg_7071[0]_i_3_n_7 ),
        .I2(\re_sort_location_las_1_reg_7071[0]_i_4_n_7 ),
        .I3(\location_curr_V_reg_7056_reg[5]_i_3_n_7 ),
        .I4(\location_curr_V_reg_7056_reg[5]_i_4_n_7 ),
        .I5(DOADO[3]),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[5]_i_5 
       (.I0(\location_curr_V_reg_7056_reg[5]_i_3_0 ),
        .I1(\location_curr_V_reg_7056_reg[5]_i_3_1 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[5]_i_3_2 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[5]_i_3_3 ),
        .O(\location_curr_V_reg_7056[5]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[5]_i_6 
       (.I0(\location_curr_V_reg_7056_reg[5]_i_3_4 ),
        .I1(\location_curr_V_reg_7056_reg[5]_i_3_5 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[5]_i_3_6 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[5]_i_3_7 ),
        .O(\location_curr_V_reg_7056[5]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[5]_i_7 
       (.I0(\location_curr_V_reg_7056_reg[5]_i_4_4 ),
        .I1(\location_curr_V_reg_7056_reg[5]_i_4_5 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[5]_i_4_6 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[5]_i_4_7 ),
        .O(\location_curr_V_reg_7056[5]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[5]_i_8 
       (.I0(\location_curr_V_reg_7056_reg[5]_i_4_0 ),
        .I1(\location_curr_V_reg_7056_reg[5]_i_4_1 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[5]_i_4_2 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[5]_i_4_3 ),
        .O(\location_curr_V_reg_7056[5]_i_8_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \location_curr_V_reg_7056[6]_i_1 
       (.I0(\location_curr_V_reg_7056_reg[6] ),
        .I1(\location_curr_V_reg_7056[7]_i_4_n_7 ),
        .I2(\location_curr_V_reg_7056_reg[6]_i_3_n_7 ),
        .I3(DOADO[3]),
        .I4(\location_curr_V_reg_7056_reg[6]_i_4_n_7 ),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[6]_i_5 
       (.I0(\location_curr_V_reg_7056_reg[6]_i_3_4 ),
        .I1(\location_curr_V_reg_7056_reg[6]_i_3_5 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[6]_i_3_6 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[6]_i_3_7 ),
        .O(\location_curr_V_reg_7056[6]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[6]_i_6 
       (.I0(\location_curr_V_reg_7056_reg[6]_i_3_0 ),
        .I1(\location_curr_V_reg_7056_reg[6]_i_3_1 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[6]_i_3_2 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[6]_i_3_3 ),
        .O(\location_curr_V_reg_7056[6]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[6]_i_7 
       (.I0(\location_curr_V_reg_7056_reg[6]_i_4_0 ),
        .I1(\location_curr_V_reg_7056_reg[6]_i_4_1 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[6]_i_4_2 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[7]_i_6_0 [0]),
        .O(\location_curr_V_reg_7056[6]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[6]_i_8 
       (.I0(\location_curr_V_reg_7056_reg[6]_i_4_3 ),
        .I1(\location_curr_V_reg_7056_reg[6]_i_4_4 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[6]_i_4_5 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[6]_i_4_6 ),
        .O(\location_curr_V_reg_7056[6]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[7]_i_10 
       (.I0(\location_curr_V_reg_7056_reg[7]_i_6_4 ),
        .I1(\location_curr_V_reg_7056_reg[7]_i_6_5 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[7]_i_6_6 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[7]_i_6_7 ),
        .O(\location_curr_V_reg_7056[7]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \location_curr_V_reg_7056[7]_i_2 
       (.I0(\location_curr_V_reg_7056_reg[7] ),
        .I1(\location_curr_V_reg_7056[7]_i_4_n_7 ),
        .I2(\location_curr_V_reg_7056_reg[7]_i_5_n_7 ),
        .I3(DOADO[3]),
        .I4(\location_curr_V_reg_7056_reg[7]_i_6_n_7 ),
        .O(ram_reg_0[7]));
  LUT5 #(
    .INIT(32'h00009009)) 
    \location_curr_V_reg_7056[7]_i_4 
       (.I0(DOADO[1]),
        .I1(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[1]),
        .I2(DOADO[0]),
        .I3(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[0]),
        .I4(\re_sort_location_las_1_reg_7071[0]_i_4_n_7 ),
        .O(\location_curr_V_reg_7056[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[7]_i_7 
       (.I0(\location_curr_V_reg_7056_reg[7]_i_5_0 ),
        .I1(\location_curr_V_reg_7056_reg[7]_i_5_1 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[7]_i_5_2 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[7]_i_5_3 ),
        .O(\location_curr_V_reg_7056[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[7]_i_8 
       (.I0(\location_curr_V_reg_7056_reg[7]_i_5_4 ),
        .I1(\location_curr_V_reg_7056_reg[7]_i_5_5 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[7]_i_5_6 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[7]_i_5_7 ),
        .O(\location_curr_V_reg_7056[7]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \location_curr_V_reg_7056[7]_i_9 
       (.I0(\location_curr_V_reg_7056_reg[7]_i_6_1 ),
        .I1(\location_curr_V_reg_7056_reg[7]_i_6_2 ),
        .I2(DOADO[1]),
        .I3(\location_curr_V_reg_7056_reg[7]_i_6_3 ),
        .I4(DOADO[0]),
        .I5(\location_curr_V_reg_7056_reg[7]_i_6_0 [1]),
        .O(\location_curr_V_reg_7056[7]_i_9_n_7 ));
  MUXF7 \location_curr_V_reg_7056_reg[3]_i_3 
       (.I0(\location_curr_V_reg_7056[3]_i_5_n_7 ),
        .I1(\location_curr_V_reg_7056[3]_i_6_n_7 ),
        .O(\location_curr_V_reg_7056_reg[3]_i_3_n_7 ),
        .S(DOADO[2]));
  MUXF7 \location_curr_V_reg_7056_reg[3]_i_4 
       (.I0(\location_curr_V_reg_7056[3]_i_7_n_7 ),
        .I1(\location_curr_V_reg_7056[3]_i_8_n_7 ),
        .O(\location_curr_V_reg_7056_reg[3]_i_4_n_7 ),
        .S(DOADO[2]));
  MUXF7 \location_curr_V_reg_7056_reg[4]_i_3 
       (.I0(\location_curr_V_reg_7056[4]_i_5_n_7 ),
        .I1(\location_curr_V_reg_7056[4]_i_6_n_7 ),
        .O(\location_curr_V_reg_7056_reg[4]_i_3_n_7 ),
        .S(DOADO[2]));
  MUXF7 \location_curr_V_reg_7056_reg[4]_i_4 
       (.I0(\location_curr_V_reg_7056[4]_i_7_n_7 ),
        .I1(\location_curr_V_reg_7056[4]_i_8_n_7 ),
        .O(\location_curr_V_reg_7056_reg[4]_i_4_n_7 ),
        .S(DOADO[2]));
  MUXF7 \location_curr_V_reg_7056_reg[5]_i_3 
       (.I0(\location_curr_V_reg_7056[5]_i_5_n_7 ),
        .I1(\location_curr_V_reg_7056[5]_i_6_n_7 ),
        .O(\location_curr_V_reg_7056_reg[5]_i_3_n_7 ),
        .S(DOADO[2]));
  MUXF7 \location_curr_V_reg_7056_reg[5]_i_4 
       (.I0(\location_curr_V_reg_7056[5]_i_7_n_7 ),
        .I1(\location_curr_V_reg_7056[5]_i_8_n_7 ),
        .O(\location_curr_V_reg_7056_reg[5]_i_4_n_7 ),
        .S(DOADO[2]));
  MUXF7 \location_curr_V_reg_7056_reg[6]_i_3 
       (.I0(\location_curr_V_reg_7056[6]_i_5_n_7 ),
        .I1(\location_curr_V_reg_7056[6]_i_6_n_7 ),
        .O(\location_curr_V_reg_7056_reg[6]_i_3_n_7 ),
        .S(DOADO[2]));
  MUXF7 \location_curr_V_reg_7056_reg[6]_i_4 
       (.I0(\location_curr_V_reg_7056[6]_i_7_n_7 ),
        .I1(\location_curr_V_reg_7056[6]_i_8_n_7 ),
        .O(\location_curr_V_reg_7056_reg[6]_i_4_n_7 ),
        .S(DOADO[2]));
  MUXF7 \location_curr_V_reg_7056_reg[7]_i_5 
       (.I0(\location_curr_V_reg_7056[7]_i_7_n_7 ),
        .I1(\location_curr_V_reg_7056[7]_i_8_n_7 ),
        .O(\location_curr_V_reg_7056_reg[7]_i_5_n_7 ),
        .S(DOADO[2]));
  MUXF7 \location_curr_V_reg_7056_reg[7]_i_6 
       (.I0(\location_curr_V_reg_7056[7]_i_9_n_7 ),
        .I1(\location_curr_V_reg_7056[7]_i_10_n_7 ),
        .O(\location_curr_V_reg_7056_reg[7]_i_6_n_7 ),
        .S(DOADO[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "current_digit_V_U/sort_current_digifYi_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,current_digit_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,digit_V_reg_7007}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:4],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(current_digit_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_10__9
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(ram_reg_3),
        .O(E));
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_i_1__5
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(ap_enable_reg_pp4_iter0),
        .I2(ram_reg_1),
        .O(current_digit_V_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__3
       (.I0(Q[7]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[7]),
        .O(current_digit_V_address0[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__8
       (.I0(Q[6]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[6]),
        .O(current_digit_V_address0[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__8
       (.I0(Q[5]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[5]),
        .O(current_digit_V_address0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__8
       (.I0(Q[4]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[4]),
        .O(current_digit_V_address0[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__8
       (.I0(Q[3]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[3]),
        .O(current_digit_V_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__7
       (.I0(Q[2]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[2]),
        .O(current_digit_V_address0[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__7
       (.I0(Q[1]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[1]),
        .O(current_digit_V_address0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__9
       (.I0(Q[0]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[0]),
        .O(current_digit_V_address0[0]));
  LUT6 #(
    .INIT(64'hF704F7F7F7040404)) 
    \re_sort_location_las_1_reg_7071[0]_i_1 
       (.I0(\re_sort_location_las_1_reg_7071_reg[0] ),
        .I1(\re_sort_location_las_1_reg_7071[0]_i_3_n_7 ),
        .I2(\re_sort_location_las_1_reg_7071[0]_i_4_n_7 ),
        .I3(\re_sort_location_las_1_reg_7071_reg[0]_i_5_n_7 ),
        .I4(DOADO[3]),
        .I5(\re_sort_location_las_1_reg_7071_reg[0]_i_6_n_7 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_1_reg_7071[0]_i_10 
       (.I0(\re_sort_location_las_1_reg_7071_reg[0]_i_6_4 ),
        .I1(\re_sort_location_las_1_reg_7071_reg[0]_i_6_5 ),
        .I2(DOADO[1]),
        .I3(\re_sort_location_las_1_reg_7071_reg[0]_i_6_6 ),
        .I4(DOADO[0]),
        .I5(\re_sort_location_las_1_reg_7071_reg[0]_i_6_7 ),
        .O(\re_sort_location_las_1_reg_7071[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \re_sort_location_las_1_reg_7071[0]_i_3 
       (.I0(\re_sort_location_las_1_reg_7071_reg[0]_0 [0]),
        .I1(\re_sort_location_las_1_reg_7071_reg[0]_1 ),
        .I2(\re_sort_location_las_1_reg_7071_reg[0]_2 [0]),
        .I3(DOADO[0]),
        .I4(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[1]),
        .I5(DOADO[1]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h6F666FFFF6FFF666)) 
    \re_sort_location_las_1_reg_7071[0]_i_4 
       (.I0(ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4[2]),
        .I1(DOADO[2]),
        .I2(\re_sort_location_las_1_reg_7071_reg[0]_0 [1]),
        .I3(\re_sort_location_las_1_reg_7071_reg[0]_1 ),
        .I4(\re_sort_location_las_1_reg_7071_reg[0]_2 [1]),
        .I5(DOADO[3]),
        .O(\re_sort_location_las_1_reg_7071[0]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_1_reg_7071[0]_i_7 
       (.I0(\re_sort_location_las_1_reg_7071_reg[0]_i_5_4 ),
        .I1(\re_sort_location_las_1_reg_7071_reg[0]_i_5_5 ),
        .I2(DOADO[1]),
        .I3(\re_sort_location_las_1_reg_7071_reg[0]_i_5_6 ),
        .I4(DOADO[0]),
        .I5(\re_sort_location_las_1_reg_7071_reg[0]_i_5_7 ),
        .O(\re_sort_location_las_1_reg_7071[0]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_1_reg_7071[0]_i_8 
       (.I0(\re_sort_location_las_1_reg_7071_reg[0]_i_5_0 ),
        .I1(\re_sort_location_las_1_reg_7071_reg[0]_i_5_1 ),
        .I2(DOADO[1]),
        .I3(\re_sort_location_las_1_reg_7071_reg[0]_i_5_2 ),
        .I4(DOADO[0]),
        .I5(\re_sort_location_las_1_reg_7071_reg[0]_i_5_3 ),
        .O(\re_sort_location_las_1_reg_7071[0]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_1_reg_7071[0]_i_9 
       (.I0(\re_sort_location_las_1_reg_7071_reg[0]_i_6_0 ),
        .I1(\re_sort_location_las_1_reg_7071_reg[0]_i_6_1 ),
        .I2(DOADO[1]),
        .I3(\re_sort_location_las_1_reg_7071_reg[0]_i_6_2 ),
        .I4(DOADO[0]),
        .I5(\re_sort_location_las_1_reg_7071_reg[0]_i_6_3 ),
        .O(\re_sort_location_las_1_reg_7071[0]_i_9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \re_sort_location_las_1_reg_7071[1]_i_1 
       (.I0(D[0]),
        .I1(\re_sort_location_las_1_reg_7071[5]_i_3_n_7 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \re_sort_location_las_1_reg_7071[2]_i_1 
       (.I0(D[0]),
        .I1(\re_sort_location_las_1_reg_7071[5]_i_3_n_7 ),
        .I2(\re_sort_location_las_1_reg_7071[5]_i_2_n_7 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \re_sort_location_las_1_reg_7071[3]_i_1 
       (.I0(\re_sort_location_las_1_reg_7071[5]_i_2_n_7 ),
        .I1(\re_sort_location_las_1_reg_7071[5]_i_3_n_7 ),
        .I2(D[0]),
        .I3(ram_reg_0[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hFFFD0002)) 
    \re_sort_location_las_1_reg_7071[4]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(D[0]),
        .I2(\re_sort_location_las_1_reg_7071[5]_i_3_n_7 ),
        .I3(\re_sort_location_las_1_reg_7071[5]_i_2_n_7 ),
        .I4(ram_reg_0[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFDFFFF00020000)) 
    \re_sort_location_las_1_reg_7071[5]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(\re_sort_location_las_1_reg_7071[5]_i_2_n_7 ),
        .I2(\re_sort_location_las_1_reg_7071[5]_i_3_n_7 ),
        .I3(D[0]),
        .I4(ram_reg_0[3]),
        .I5(ram_reg_0[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_1_reg_7071[5]_i_10 
       (.I0(\re_sort_location_las_1_reg_7071_reg[5]_i_4_0 ),
        .I1(\re_sort_location_las_1_reg_7071_reg[5]_i_4_1 ),
        .I2(DOADO[1]),
        .I3(\re_sort_location_las_1_reg_7071_reg[5]_i_4_2 ),
        .I4(DOADO[0]),
        .I5(\re_sort_location_las_1_reg_7071_reg[5]_i_4_3 ),
        .O(\re_sort_location_las_1_reg_7071[5]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_1_reg_7071[5]_i_11 
       (.I0(\re_sort_location_las_1_reg_7071_reg[5]_i_4_4 ),
        .I1(\re_sort_location_las_1_reg_7071_reg[5]_i_4_5 ),
        .I2(DOADO[1]),
        .I3(\re_sort_location_las_1_reg_7071_reg[5]_i_4_6 ),
        .I4(DOADO[0]),
        .I5(\re_sort_location_las_1_reg_7071_reg[5]_i_4_7 ),
        .O(\re_sort_location_las_1_reg_7071[5]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_1_reg_7071[5]_i_12 
       (.I0(\re_sort_location_las_1_reg_7071_reg[5]_i_5_0 ),
        .I1(\re_sort_location_las_1_reg_7071_reg[5]_i_5_1 ),
        .I2(DOADO[1]),
        .I3(\re_sort_location_las_1_reg_7071_reg[5]_i_5_2 ),
        .I4(DOADO[0]),
        .I5(\re_sort_location_las_1_reg_7071_reg[5]_i_5_3 ),
        .O(\re_sort_location_las_1_reg_7071[5]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_1_reg_7071[5]_i_13 
       (.I0(\re_sort_location_las_1_reg_7071_reg[5]_i_5_4 ),
        .I1(\re_sort_location_las_1_reg_7071_reg[5]_i_5_5 ),
        .I2(DOADO[1]),
        .I3(\re_sort_location_las_1_reg_7071_reg[5]_i_5_6 ),
        .I4(DOADO[0]),
        .I5(\re_sort_location_las_1_reg_7071_reg[5]_i_5_7 ),
        .O(\re_sort_location_las_1_reg_7071[5]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_1_reg_7071[5]_i_14 
       (.I0(\re_sort_location_las_1_reg_7071_reg[5]_i_8_4 ),
        .I1(\re_sort_location_las_1_reg_7071_reg[5]_i_8_5 ),
        .I2(DOADO[1]),
        .I3(\re_sort_location_las_1_reg_7071_reg[5]_i_8_6 ),
        .I4(DOADO[0]),
        .I5(\re_sort_location_las_1_reg_7071_reg[5]_i_8_7 ),
        .O(\re_sort_location_las_1_reg_7071[5]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_1_reg_7071[5]_i_15 
       (.I0(\re_sort_location_las_1_reg_7071_reg[5]_i_8_0 ),
        .I1(\re_sort_location_las_1_reg_7071_reg[5]_i_8_1 ),
        .I2(DOADO[1]),
        .I3(\re_sort_location_las_1_reg_7071_reg[5]_i_8_2 ),
        .I4(DOADO[0]),
        .I5(\re_sort_location_las_1_reg_7071_reg[5]_i_8_3 ),
        .O(\re_sort_location_las_1_reg_7071[5]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_1_reg_7071[5]_i_16 
       (.I0(\re_sort_location_las_1_reg_7071_reg[5]_i_9_0 ),
        .I1(\re_sort_location_las_1_reg_7071_reg[5]_i_9_1 ),
        .I2(DOADO[1]),
        .I3(\re_sort_location_las_1_reg_7071_reg[5]_i_9_2 ),
        .I4(DOADO[0]),
        .I5(\re_sort_location_las_1_reg_7071_reg[5]_i_9_3 ),
        .O(\re_sort_location_las_1_reg_7071[5]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \re_sort_location_las_1_reg_7071[5]_i_17 
       (.I0(\re_sort_location_las_1_reg_7071_reg[5]_i_9_4 ),
        .I1(\re_sort_location_las_1_reg_7071_reg[5]_i_9_5 ),
        .I2(DOADO[1]),
        .I3(\re_sort_location_las_1_reg_7071_reg[5]_i_9_6 ),
        .I4(DOADO[0]),
        .I5(\re_sort_location_las_1_reg_7071_reg[5]_i_9_7 ),
        .O(\re_sort_location_las_1_reg_7071[5]_i_17_n_7 ));
  LUT6 #(
    .INIT(64'hB8B800B8B8B8FFB8)) 
    \re_sort_location_las_1_reg_7071[5]_i_2 
       (.I0(\re_sort_location_las_1_reg_7071_reg[5]_i_4_n_7 ),
        .I1(DOADO[3]),
        .I2(\re_sort_location_las_1_reg_7071_reg[5]_i_5_n_7 ),
        .I3(\re_sort_location_las_1_reg_7071[0]_i_3_n_7 ),
        .I4(\re_sort_location_las_1_reg_7071[0]_i_4_n_7 ),
        .I5(\re_sort_location_las_1_reg_7071_reg[2]_0 ),
        .O(\re_sort_location_las_1_reg_7071[5]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hF704F7F7F7040404)) 
    \re_sort_location_las_1_reg_7071[5]_i_3 
       (.I0(\re_sort_location_las_1_reg_7071_reg[2] ),
        .I1(\re_sort_location_las_1_reg_7071[0]_i_3_n_7 ),
        .I2(\re_sort_location_las_1_reg_7071[0]_i_4_n_7 ),
        .I3(\re_sort_location_las_1_reg_7071_reg[5]_i_8_n_7 ),
        .I4(DOADO[3]),
        .I5(\re_sort_location_las_1_reg_7071_reg[5]_i_9_n_7 ),
        .O(\re_sort_location_las_1_reg_7071[5]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \re_sort_location_las_1_reg_7071[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(\re_sort_location_las_1_reg_7071[7]_i_2_n_7 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \re_sort_location_las_1_reg_7071[7]_i_1 
       (.I0(ram_reg_0[7]),
        .I1(\re_sort_location_las_1_reg_7071[7]_i_2_n_7 ),
        .I2(ram_reg_0[6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \re_sort_location_las_1_reg_7071[7]_i_2 
       (.I0(ram_reg_0[5]),
        .I1(ram_reg_0[3]),
        .I2(D[0]),
        .I3(\re_sort_location_las_1_reg_7071[5]_i_3_n_7 ),
        .I4(\re_sort_location_las_1_reg_7071[5]_i_2_n_7 ),
        .I5(ram_reg_0[4]),
        .O(\re_sort_location_las_1_reg_7071[7]_i_2_n_7 ));
  MUXF7 \re_sort_location_las_1_reg_7071_reg[0]_i_5 
       (.I0(\re_sort_location_las_1_reg_7071[0]_i_7_n_7 ),
        .I1(\re_sort_location_las_1_reg_7071[0]_i_8_n_7 ),
        .O(\re_sort_location_las_1_reg_7071_reg[0]_i_5_n_7 ),
        .S(DOADO[2]));
  MUXF7 \re_sort_location_las_1_reg_7071_reg[0]_i_6 
       (.I0(\re_sort_location_las_1_reg_7071[0]_i_9_n_7 ),
        .I1(\re_sort_location_las_1_reg_7071[0]_i_10_n_7 ),
        .O(\re_sort_location_las_1_reg_7071_reg[0]_i_6_n_7 ),
        .S(DOADO[2]));
  MUXF7 \re_sort_location_las_1_reg_7071_reg[5]_i_4 
       (.I0(\re_sort_location_las_1_reg_7071[5]_i_10_n_7 ),
        .I1(\re_sort_location_las_1_reg_7071[5]_i_11_n_7 ),
        .O(\re_sort_location_las_1_reg_7071_reg[5]_i_4_n_7 ),
        .S(DOADO[2]));
  MUXF7 \re_sort_location_las_1_reg_7071_reg[5]_i_5 
       (.I0(\re_sort_location_las_1_reg_7071[5]_i_12_n_7 ),
        .I1(\re_sort_location_las_1_reg_7071[5]_i_13_n_7 ),
        .O(\re_sort_location_las_1_reg_7071_reg[5]_i_5_n_7 ),
        .S(DOADO[2]));
  MUXF7 \re_sort_location_las_1_reg_7071_reg[5]_i_8 
       (.I0(\re_sort_location_las_1_reg_7071[5]_i_14_n_7 ),
        .I1(\re_sort_location_las_1_reg_7071[5]_i_15_n_7 ),
        .O(\re_sort_location_las_1_reg_7071_reg[5]_i_8_n_7 ),
        .S(DOADO[2]));
  MUXF7 \re_sort_location_las_1_reg_7071_reg[5]_i_9 
       (.I0(\re_sort_location_las_1_reg_7071[5]_i_16_n_7 ),
        .I1(\re_sort_location_las_1_reg_7071[5]_i_17_n_7 ),
        .O(\re_sort_location_las_1_reg_7071_reg[5]_i_9_n_7 ),
        .S(DOADO[2]));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorbkb" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorbkb
   (DOADO,
    DIADI,
    ap_clk,
    previous_sorting_fre_ce0,
    ADDRARDADDR,
    ram_reg,
    previous_sorting_fre_we0,
    ram_reg_0,
    DOBDO);
  output [8:0]DOADO;
  output [8:0]DIADI;
  input ap_clk;
  input previous_sorting_fre_ce0;
  input [7:0]ADDRARDADDR;
  input [8:0]ram_reg;
  input previous_sorting_fre_we0;
  input ram_reg_0;
  input [8:0]DOBDO;

  wire [7:0]ADDRARDADDR;
  wire [8:0]DIADI;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire ap_clk;
  wire previous_sorting_fre_ce0;
  wire previous_sorting_fre_we0;
  wire [8:0]ram_reg;
  wire ram_reg_0;

  design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram_28 sort_previous_sorbkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .ap_clk(ap_clk),
        .previous_sorting_fre_ce0(previous_sorting_fre_ce0),
        .previous_sorting_fre_we0(previous_sorting_fre_we0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorbkb" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorbkb_27
   (ram_reg,
    ap_clk,
    sorting_frequency_V_ce0,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [8:0]ram_reg;
  input ap_clk;
  input sorting_frequency_V_ce0;
  input [7:0]ADDRARDADDR;
  input [8:0]DIADI;
  input [0:0]WEA;

  wire [7:0]ADDRARDADDR;
  wire [8:0]DIADI;
  wire [0:0]WEA;
  wire ap_clk;
  wire [8:0]ram_reg;
  wire sorting_frequency_V_ce0;

  design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram sort_previous_sorbkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .sorting_frequency_V_ce0(sorting_frequency_V_ce0));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorbkb_ram" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram
   (ram_reg_0,
    ap_clk,
    sorting_frequency_V_ce0,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [8:0]ram_reg_0;
  input ap_clk;
  input sorting_frequency_V_ce0;
  input [7:0]ADDRARDADDR;
  input [8:0]DIADI;
  input [0:0]WEA;

  wire [7:0]ADDRARDADDR;
  wire [8:0]DIADI;
  wire [0:0]WEA;
  wire ap_clk;
  wire [8:0]ram_reg_0;
  wire sorting_frequency_V_ce0;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2304" *) 
  (* RTL_RAM_NAME = "sorting_value_V_U/sort_previous_sorbkb_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sorting_frequency_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorbkb_ram" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram_28
   (DOADO,
    DIADI,
    ap_clk,
    previous_sorting_fre_ce0,
    ADDRARDADDR,
    ram_reg_0,
    previous_sorting_fre_we0,
    ram_reg_1,
    DOBDO);
  output [8:0]DOADO;
  output [8:0]DIADI;
  input ap_clk;
  input previous_sorting_fre_ce0;
  input [7:0]ADDRARDADDR;
  input [8:0]ram_reg_0;
  input previous_sorting_fre_we0;
  input ram_reg_1;
  input [8:0]DOBDO;

  wire [7:0]ADDRARDADDR;
  wire [8:0]DIADI;
  wire [8:0]DOADO;
  wire [8:0]DOBDO;
  wire ap_clk;
  wire previous_sorting_fre_ce0;
  wire previous_sorting_fre_we0;
  wire [8:0]ram_reg_0;
  wire ram_reg_1;
  wire [15:9]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2304" *) 
  (* RTL_RAM_NAME = "previous_sorting_val_U/sort_previous_sorbkb_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:9],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(previous_sorting_fre_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({previous_sorting_fre_we0,previous_sorting_fre_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__12
       (.I0(DOADO[8]),
        .I1(ram_reg_1),
        .I2(DOBDO[8]),
        .O(DIADI[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__2
       (.I0(DOADO[7]),
        .I1(ram_reg_1),
        .I2(DOBDO[7]),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__2
       (.I0(DOADO[6]),
        .I1(ram_reg_1),
        .I2(DOBDO[6]),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__2
       (.I0(DOADO[5]),
        .I1(ram_reg_1),
        .I2(DOBDO[5]),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__2
       (.I0(DOADO[4]),
        .I1(ram_reg_1),
        .I2(DOBDO[4]),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__0
       (.I0(DOADO[3]),
        .I1(ram_reg_1),
        .I2(DOBDO[3]),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__0
       (.I0(DOADO[2]),
        .I1(ram_reg_1),
        .I2(DOBDO[2]),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__0
       (.I0(DOADO[1]),
        .I1(ram_reg_1),
        .I2(DOBDO[1]),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__0
       (.I0(DOADO[0]),
        .I1(ram_reg_1),
        .I2(DOBDO[0]),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorcud" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorcud
   (sort_U0_out_frequency_V_d0,
    previous_sorting_fre_ce0,
    ADDRARDADDR,
    previous_sorting_fre_we0,
    sorting_frequency_V_d0,
    ap_clk,
    sorting_frequency_V_q0,
    ap_enable_reg_pp4_iter1,
    Q,
    ap_enable_reg_pp2_iter1,
    icmp_ln40_reg_6981,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    filtered_frequency_V_t_q0);
  output [31:0]sort_U0_out_frequency_V_d0;
  output previous_sorting_fre_ce0;
  output [7:0]ADDRARDADDR;
  output previous_sorting_fre_we0;
  output [31:0]sorting_frequency_V_d0;
  input ap_clk;
  input [31:0]sorting_frequency_V_q0;
  input ap_enable_reg_pp4_iter1;
  input [1:0]Q;
  input ap_enable_reg_pp2_iter1;
  input icmp_ln40_reg_6981;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input ram_reg_1;
  input [31:0]filtered_frequency_V_t_q0;

  wire [7:0]ADDRARDADDR;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp4_iter1;
  wire [31:0]filtered_frequency_V_t_q0;
  wire icmp_ln40_reg_6981;
  wire previous_sorting_fre_ce0;
  wire previous_sorting_fre_we0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [31:0]sort_U0_out_frequency_V_d0;
  wire [31:0]sorting_frequency_V_d0;
  wire [31:0]sorting_frequency_V_q0;

  design_1_huffman_encoding_0_1_sort_previous_sorcud_ram_29 sort_previous_sorcud_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .Q(Q),
        .WEBWE(previous_sorting_fre_we0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .filtered_frequency_V_t_q0(filtered_frequency_V_t_q0),
        .icmp_ln40_reg_6981(icmp_ln40_reg_6981),
        .previous_sorting_fre_ce0(previous_sorting_fre_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .sort_U0_out_frequency_V_d0(sort_U0_out_frequency_V_d0),
        .sorting_frequency_V_d0(sorting_frequency_V_d0),
        .sorting_frequency_V_q0(sorting_frequency_V_q0));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorcud" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorcud_26
   (sorting_frequency_V_q0,
    sorting_frequency_V_ce0,
    ADDRARDADDR,
    WEA,
    \icmp_ln67_reg_7031_pp4_iter1_reg_reg[0] ,
    ap_clk,
    sorting_frequency_V_d0,
    icmp_ln67_reg_7031_pp4_iter1_reg,
    ram_reg,
    ap_enable_reg_pp2_iter0,
    Q,
    ap_enable_reg_pp0_iter1,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    icmp_ln23_reg_6936);
  output [31:0]sorting_frequency_V_q0;
  output sorting_frequency_V_ce0;
  output [7:0]ADDRARDADDR;
  output [0:0]WEA;
  output \icmp_ln67_reg_7031_pp4_iter1_reg_reg[0] ;
  input ap_clk;
  input [31:0]sorting_frequency_V_d0;
  input icmp_ln67_reg_7031_pp4_iter1_reg;
  input ram_reg;
  input ap_enable_reg_pp2_iter0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input icmp_ln23_reg_6936;

  wire [7:0]ADDRARDADDR;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp2_iter0;
  wire icmp_ln23_reg_6936;
  wire icmp_ln67_reg_7031_pp4_iter1_reg;
  wire \icmp_ln67_reg_7031_pp4_iter1_reg_reg[0] ;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire sorting_frequency_V_ce0;
  wire [31:0]sorting_frequency_V_d0;
  wire [31:0]sorting_frequency_V_q0;

  design_1_huffman_encoding_0_1_sort_previous_sorcud_ram sort_previous_sorcud_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .icmp_ln23_reg_6936(icmp_ln23_reg_6936),
        .icmp_ln67_reg_7031_pp4_iter1_reg(icmp_ln67_reg_7031_pp4_iter1_reg),
        .\icmp_ln67_reg_7031_pp4_iter1_reg_reg[0] (\icmp_ln67_reg_7031_pp4_iter1_reg_reg[0] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .sorting_frequency_V_ce0(sorting_frequency_V_ce0),
        .sorting_frequency_V_d0(sorting_frequency_V_d0),
        .sorting_frequency_V_q0(sorting_frequency_V_q0));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorcud_ram" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorcud_ram
   (sorting_frequency_V_q0,
    sorting_frequency_V_ce0,
    ADDRARDADDR,
    WEA,
    \icmp_ln67_reg_7031_pp4_iter1_reg_reg[0] ,
    ap_clk,
    sorting_frequency_V_d0,
    icmp_ln67_reg_7031_pp4_iter1_reg,
    ram_reg_0,
    ap_enable_reg_pp2_iter0,
    Q,
    ap_enable_reg_pp0_iter1,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    icmp_ln23_reg_6936);
  output [31:0]sorting_frequency_V_q0;
  output sorting_frequency_V_ce0;
  output [7:0]ADDRARDADDR;
  output [0:0]WEA;
  output \icmp_ln67_reg_7031_pp4_iter1_reg_reg[0] ;
  input ap_clk;
  input [31:0]sorting_frequency_V_d0;
  input icmp_ln67_reg_7031_pp4_iter1_reg;
  input ram_reg_0;
  input ap_enable_reg_pp2_iter0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input icmp_ln23_reg_6936;

  wire [7:0]ADDRARDADDR;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp2_iter0;
  wire icmp_ln23_reg_6936;
  wire icmp_ln67_reg_7031_pp4_iter1_reg;
  wire \icmp_ln67_reg_7031_pp4_iter1_reg_reg[0] ;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire sorting_frequency_V_ce0;
  wire [31:0]sorting_frequency_V_d0;
  wire [31:0]sorting_frequency_V_q0;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "sorting_frequency_V_U/sort_previous_sorcud_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "255" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(sorting_frequency_V_d0[15:0]),
        .DIBDI({1'b1,1'b1,sorting_frequency_V_d0[31:18]}),
        .DIPADIP(sorting_frequency_V_d0[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(sorting_frequency_V_q0[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],sorting_frequency_V_q0[31:18]}),
        .DOPADOP(sorting_frequency_V_q0[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sorting_frequency_V_ce0),
        .ENBWREN(sorting_frequency_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT4 #(
    .INIT(16'h40FF)) 
    ram_reg_i_19__4
       (.I0(icmp_ln23_reg_6936),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln67_reg_7031_pp4_iter1_reg_reg[0] ),
        .O(WEA));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ram_reg_i_1__8
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_0),
        .O(sorting_frequency_V_ce0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_20
       (.I0(icmp_ln67_reg_7031_pp4_iter1_reg),
        .I1(ram_reg_0),
        .O(\icmp_ln67_reg_7031_pp4_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_2__6
       (.I0(ram_reg_1[7]),
        .I1(ram_reg_0),
        .I2(ram_reg_2[7]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_3[7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_3__10
       (.I0(ram_reg_1[6]),
        .I1(ram_reg_0),
        .I2(ram_reg_2[6]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_3[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_4__10
       (.I0(ram_reg_1[5]),
        .I1(ram_reg_0),
        .I2(ram_reg_2[5]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_3[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_5__10
       (.I0(ram_reg_1[4]),
        .I1(ram_reg_0),
        .I2(ram_reg_2[4]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_3[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_6__10
       (.I0(ram_reg_1[3]),
        .I1(ram_reg_0),
        .I2(ram_reg_2[3]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_3[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_7__9
       (.I0(ram_reg_1[2]),
        .I1(ram_reg_0),
        .I2(ram_reg_2[2]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_3[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_8__9
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_0),
        .I2(ram_reg_2[1]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_3[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_9__11
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_0),
        .I2(ram_reg_2[0]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_3[0]),
        .O(ADDRARDADDR[0]));
endmodule

(* ORIG_REF_NAME = "sort_previous_sorcud_ram" *) 
module design_1_huffman_encoding_0_1_sort_previous_sorcud_ram_29
   (sort_U0_out_frequency_V_d0,
    previous_sorting_fre_ce0,
    ADDRARDADDR,
    WEBWE,
    sorting_frequency_V_d0,
    ap_clk,
    sorting_frequency_V_q0,
    ap_enable_reg_pp4_iter1,
    Q,
    ap_enable_reg_pp2_iter1,
    icmp_ln40_reg_6981,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    filtered_frequency_V_t_q0);
  output [31:0]sort_U0_out_frequency_V_d0;
  output previous_sorting_fre_ce0;
  output [7:0]ADDRARDADDR;
  output [0:0]WEBWE;
  output [31:0]sorting_frequency_V_d0;
  input ap_clk;
  input [31:0]sorting_frequency_V_q0;
  input ap_enable_reg_pp4_iter1;
  input [1:0]Q;
  input ap_enable_reg_pp2_iter1;
  input icmp_ln40_reg_6981;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ram_reg_2;
  input [31:0]filtered_frequency_V_t_q0;

  wire [7:0]ADDRARDADDR;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp4_iter1;
  wire [31:0]filtered_frequency_V_t_q0;
  wire icmp_ln40_reg_6981;
  wire previous_sorting_fre_ce0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire [31:0]sort_U0_out_frequency_V_d0;
  wire [31:0]sorting_frequency_V_d0;
  wire [31:0]sorting_frequency_V_q0;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "previous_sorting_fre_U/sort_previous_sorcud_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "255" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(sorting_frequency_V_q0[15:0]),
        .DIBDI({1'b1,1'b1,sorting_frequency_V_q0[31:18]}),
        .DIPADIP(sorting_frequency_V_q0[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(sort_U0_out_frequency_V_d0[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],sort_U0_out_frequency_V_d0[31:18]}),
        .DOPADOP(sort_U0_out_frequency_V_d0[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(previous_sorting_fre_ce0),
        .ENBWREN(previous_sorting_fre_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEBWE,WEBWE}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_10__10
       (.I0(ap_enable_reg_pp2_iter1),
        .I1(Q[0]),
        .I2(icmp_ln40_reg_6981),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__11
       (.I0(sort_U0_out_frequency_V_d0[6]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[6]),
        .O(sorting_frequency_V_d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__1
       (.I0(sort_U0_out_frequency_V_d0[5]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[5]),
        .O(sorting_frequency_V_d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__1
       (.I0(sort_U0_out_frequency_V_d0[4]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[4]),
        .O(sorting_frequency_V_d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__1
       (.I0(sort_U0_out_frequency_V_d0[3]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[3]),
        .O(sorting_frequency_V_d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__1
       (.I0(sort_U0_out_frequency_V_d0[2]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[2]),
        .O(sorting_frequency_V_d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15
       (.I0(sort_U0_out_frequency_V_d0[1]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[1]),
        .O(sorting_frequency_V_d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16
       (.I0(sort_U0_out_frequency_V_d0[0]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[0]),
        .O(sorting_frequency_V_d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17
       (.I0(sort_U0_out_frequency_V_d0[31]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[31]),
        .O(sorting_frequency_V_d0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18
       (.I0(sort_U0_out_frequency_V_d0[30]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[30]),
        .O(sorting_frequency_V_d0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19
       (.I0(sort_U0_out_frequency_V_d0[29]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[29]),
        .O(sorting_frequency_V_d0[29]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_1__6
       (.I0(ap_enable_reg_pp4_iter1),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(Q[0]),
        .O(previous_sorting_fre_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__9
       (.I0(sort_U0_out_frequency_V_d0[15]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[15]),
        .O(sorting_frequency_V_d0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20__0
       (.I0(sort_U0_out_frequency_V_d0[28]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[28]),
        .O(sorting_frequency_V_d0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21
       (.I0(sort_U0_out_frequency_V_d0[27]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[27]),
        .O(sorting_frequency_V_d0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22
       (.I0(sort_U0_out_frequency_V_d0[26]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[26]),
        .O(sorting_frequency_V_d0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23
       (.I0(sort_U0_out_frequency_V_d0[25]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[25]),
        .O(sorting_frequency_V_d0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24
       (.I0(sort_U0_out_frequency_V_d0[24]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[24]),
        .O(sorting_frequency_V_d0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25
       (.I0(sort_U0_out_frequency_V_d0[23]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[23]),
        .O(sorting_frequency_V_d0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26
       (.I0(sort_U0_out_frequency_V_d0[22]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[22]),
        .O(sorting_frequency_V_d0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27
       (.I0(sort_U0_out_frequency_V_d0[21]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[21]),
        .O(sorting_frequency_V_d0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28__3
       (.I0(sort_U0_out_frequency_V_d0[20]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[20]),
        .O(sorting_frequency_V_d0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29__1
       (.I0(sort_U0_out_frequency_V_d0[19]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[19]),
        .O(sorting_frequency_V_d0[19]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__5
       (.I0(ram_reg_0[7]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__7
       (.I0(sort_U0_out_frequency_V_d0[14]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[14]),
        .O(sorting_frequency_V_d0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30
       (.I0(sort_U0_out_frequency_V_d0[18]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[18]),
        .O(sorting_frequency_V_d0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31
       (.I0(sort_U0_out_frequency_V_d0[17]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[17]),
        .O(sorting_frequency_V_d0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32
       (.I0(sort_U0_out_frequency_V_d0[16]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[16]),
        .O(sorting_frequency_V_d0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__11
       (.I0(sort_U0_out_frequency_V_d0[13]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[13]),
        .O(sorting_frequency_V_d0[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__9
       (.I0(ram_reg_0[6]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__11
       (.I0(sort_U0_out_frequency_V_d0[12]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[12]),
        .O(sorting_frequency_V_d0[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__9
       (.I0(ram_reg_0[5]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__11
       (.I0(sort_U0_out_frequency_V_d0[11]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[11]),
        .O(sorting_frequency_V_d0[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__9
       (.I0(ram_reg_0[4]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__11
       (.I0(sort_U0_out_frequency_V_d0[10]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[10]),
        .O(sorting_frequency_V_d0[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__9
       (.I0(ram_reg_0[3]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__10
       (.I0(sort_U0_out_frequency_V_d0[9]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[9]),
        .O(sorting_frequency_V_d0[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__8
       (.I0(ram_reg_0[2]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__10
       (.I0(sort_U0_out_frequency_V_d0[8]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[8]),
        .O(sorting_frequency_V_d0[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__8
       (.I0(ram_reg_0[1]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[1]),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__10
       (.I0(ram_reg_0[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp4_iter1),
        .I3(ram_reg_1[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__12
       (.I0(sort_U0_out_frequency_V_d0[7]),
        .I1(ram_reg_2),
        .I2(filtered_frequency_V_t_q0[7]),
        .O(sorting_frequency_V_d0[7]));
endmodule

(* ORIG_REF_NAME = "start_for_Block_hEe0" *) 
module design_1_huffman_encoding_0_1_start_for_Block_hEe0
   (start_for_Block_huffman_encodi_U0_full_n,
    Block_huffman_encodi_U0_ap_start,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    internal_empty_n_reg_2,
    ap_clk,
    start_once_reg,
    filter_U0_ap_start,
    ap_done_reg,
    n_c18_full_n,
    n_c_empty_n,
    ap_rst_n,
    Block_huffman_encodi_U0_ap_continue,
    \mOutPtr_reg[1]_0 ,
    SS);
  output start_for_Block_huffman_encodi_U0_full_n;
  output Block_huffman_encodi_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output internal_empty_n_reg_2;
  input ap_clk;
  input start_once_reg;
  input filter_U0_ap_start;
  input ap_done_reg;
  input n_c18_full_n;
  input n_c_empty_n;
  input ap_rst_n;
  input Block_huffman_encodi_U0_ap_continue;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]SS;

  wire Block_huffman_encodi_U0_ap_continue;
  wire Block_huffman_encodi_U0_ap_start;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire filter_U0_ap_start;
  wire internal_empty_n_i_1__6_n_7;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_i_1__6_n_7;
  wire internal_full_n_i_2__3_n_7;
  wire internal_full_n_i_3__5_n_7;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire n_c18_full_n;
  wire n_c_empty_n;
  wire start_for_Block_huffman_encodi_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'h00000000ECCC0000)) 
    ap_done_reg_i_1__1
       (.I0(Block_huffman_encodi_U0_ap_start),
        .I1(ap_done_reg),
        .I2(n_c18_full_n),
        .I3(n_c_empty_n),
        .I4(ap_rst_n),
        .I5(Block_huffman_encodi_U0_ap_continue),
        .O(internal_empty_n_reg_1));
  LUT3 #(
    .INIT(8'hE0)) 
    int_ap_idle_i_13
       (.I0(start_for_Block_huffman_encodi_U0_full_n),
        .I1(start_once_reg),
        .I2(filter_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(Block_huffman_encodi_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__6_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_7),
        .Q(Block_huffman_encodi_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n_i_2__3_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Block_huffman_encodi_U0_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__5_n_7),
        .O(internal_full_n_i_1__6_n_7));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    internal_full_n_i_2__3
       (.I0(Block_huffman_encodi_U0_ap_start),
        .I1(internal_empty_n_reg_0),
        .I2(start_for_Block_huffman_encodi_U0_full_n),
        .I3(filter_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT5 #(
    .INIT(32'h00008AAA)) 
    internal_full_n_i_3__5
       (.I0(Block_huffman_encodi_U0_ap_start),
        .I1(start_once_reg),
        .I2(filter_U0_ap_start),
        .I3(start_for_Block_huffman_encodi_U0_full_n),
        .I4(internal_empty_n_reg_0),
        .O(internal_full_n_i_3__5_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_7),
        .Q(start_for_Block_huffman_encodi_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDD2DDD2222D222)) 
    \mOutPtr[0]_i_1 
       (.I0(Block_huffman_encodi_U0_ap_start),
        .I1(internal_empty_n_reg_0),
        .I2(start_for_Block_huffman_encodi_U0_full_n),
        .I3(filter_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hDBDD2422)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(internal_empty_n_reg_0),
        .I3(Block_huffman_encodi_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \mOutPtr[1]_i_2 
       (.I0(Block_huffman_encodi_U0_ap_start),
        .I1(ap_done_reg),
        .I2(n_c18_full_n),
        .I3(n_c_empty_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT5 #(
    .INIT(32'h1333FFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(Block_huffman_encodi_U0_ap_start),
        .I1(ap_done_reg),
        .I2(n_c18_full_n),
        .I3(n_c_empty_n),
        .I4(Block_huffman_encodi_U0_ap_continue),
        .O(internal_empty_n_reg_2));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_Block_pGfk" *) 
module design_1_huffman_encoding_0_1_start_for_Block_pGfk
   (start_for_Block_proc_U0_full_n,
    Block_proc_U0_ap_start,
    E,
    ap_clk,
    ap_done_reg,
    extLd_loc_c19_empty_n,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_1 ,
    start_once_reg,
    SS);
  output start_for_Block_proc_U0_full_n;
  output Block_proc_U0_ap_start;
  output [0:0]E;
  input ap_clk;
  input ap_done_reg;
  input extLd_loc_c19_empty_n;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input start_once_reg;
  input [0:0]SS;

  wire Block_proc_U0_ap_start;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire extLd_loc_c19_empty_n;
  wire internal_empty_n_i_1__8_n_7;
  wire internal_full_n_i_1__8_n_7;
  wire internal_full_n_i_2__7_n_7;
  wire internal_full_n_i_3__7_n_7;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Block_proc_U0_full_n;
  wire start_once_reg;

  LUT3 #(
    .INIT(8'h20)) 
    \int_num_nonzero_symbols[8]_i_1 
       (.I0(Block_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(extLd_loc_c19_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(Block_proc_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__8_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_7),
        .Q(Block_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n_i_2__7_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Block_proc_U0_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__7_n_7),
        .O(internal_full_n_i_1__8_n_7));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    internal_full_n_i_2__7
       (.I0(Block_proc_U0_ap_start),
        .I1(extLd_loc_c19_empty_n),
        .I2(ap_done_reg),
        .I3(start_for_Block_proc_U0_full_n),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__7_n_7));
  LUT6 #(
    .INIT(64'h0000BF0000000000)) 
    internal_full_n_i_3__7
       (.I0(start_once_reg),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(start_for_Block_proc_U0_full_n),
        .I3(Block_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(extLd_loc_c19_empty_n),
        .O(internal_full_n_i_3__7_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_7),
        .Q(start_for_Block_proc_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDD2DDD2222D222)) 
    \mOutPtr[0]_i_1 
       (.I0(Block_proc_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_Block_proc_U0_full_n),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_done_reg),
        .I3(extLd_loc_c19_empty_n),
        .I4(Block_proc_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_create_Ffa" *) 
module design_1_huffman_encoding_0_1_start_for_create_Ffa
   (start_for_create_tree_U0_full_n,
    create_tree_U0_ap_start,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    ap_ready,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    SS);
  output start_for_create_tree_U0_full_n;
  output create_tree_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_ready;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n;
  wire create_tree_U0_ap_start;
  wire internal_empty_n_i_1__9_n_7;
  wire internal_full_n_i_1__9_n_7;
  wire internal_full_n_i_2__8_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_create_tree_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(create_tree_U0_ap_start),
        .I3(ap_ready),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__9_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_7),
        .Q(create_tree_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n_i_2__8_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_create_tree_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__9_n_7));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__8
       (.I0(create_tree_U0_ap_start),
        .I1(ap_ready),
        .I2(start_for_create_tree_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__8_n_7));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__3
       (.I0(ap_ready),
        .I1(create_tree_U0_ap_start),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_for_create_tree_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_7),
        .Q(start_for_create_tree_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(create_tree_U0_ap_start),
        .I1(ap_ready),
        .I2(start_for_create_tree_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_ready),
        .I3(create_tree_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_filter_U0" *) 
module design_1_huffman_encoding_0_1_start_for_filter_U0
   (start_for_filter_U0_full_n,
    filter_U0_ap_start,
    ap_clk,
    ap_rst_n,
    n_c_full_n,
    Q,
    Loop_read_stream_pro_U0_ap_start,
    start_once_reg,
    filter_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    SS);
  output start_for_filter_U0_full_n;
  output filter_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input n_c_full_n;
  input [0:0]Q;
  input Loop_read_stream_pro_U0_ap_start;
  input start_once_reg;
  input filter_U0_ap_ready;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]SS;

  wire Loop_read_stream_pro_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire filter_U0_ap_ready;
  wire filter_U0_ap_start;
  wire internal_empty_n_i_1__5_n_7;
  wire internal_full_n_i_1__5_n_7;
  wire internal_full_n_i_2__1_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire n_c_full_n;
  wire start_for_filter_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__5
       (.I0(filter_U0_ap_start),
        .I1(internal_full_n_i_2__1_n_7),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__5_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_7),
        .Q(filter_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n_i_2__1_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_filter_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__5_n_7));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    internal_full_n_i_2__1
       (.I0(filter_U0_ap_start),
        .I1(Q),
        .I2(n_c_full_n),
        .I3(start_for_filter_U0_full_n),
        .I4(start_once_reg),
        .I5(Loop_read_stream_pro_U0_ap_start),
        .O(internal_full_n_i_2__1_n_7));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    internal_full_n_i_3__2
       (.I0(n_c_full_n),
        .I1(Q),
        .I2(filter_U0_ap_start),
        .I3(Loop_read_stream_pro_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_filter_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_7),
        .Q(start_for_filter_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(filter_U0_ap_start),
        .I1(filter_U0_ap_ready),
        .I2(start_for_filter_U0_full_n),
        .I3(start_once_reg),
        .I4(Loop_read_stream_pro_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(n_c_full_n),
        .I3(Q),
        .I4(filter_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "truncate_tree" *) 
module design_1_huffman_encoding_0_1_truncate_tree
   (ADDRBWRADDR,
    truncate_tree_U0_output_length_histogram1_V_address0,
    \ap_CS_fsm_reg[13]_0 ,
    \i_0_reg_155_reg[5]_0 ,
    truncate_tree_U0_ap_ready,
    truncate_tree_U0_ap_done,
    truncate_tree_U0_output_length_histogram1_V_ce0,
    ap_rst_n_0,
    ap_rst_n_1,
    ADDRARDADDR,
    \i2_0_reg_188_reg[5]_0 ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    WEA,
    \ap_CS_fsm_reg[9]_0 ,
    WEBWE,
    \ap_CS_fsm_reg[2]_0 ,
    \zext_ln45_reg_434_reg[5]_0 ,
    ap_done_reg_reg_0,
    ap_clk,
    Q,
    iptr,
    ram_reg,
    grp_fu_199_p2,
    E,
    truncate_tree_U0_ap_start,
    ap_rst_n,
    truncated_length_his_i_full_n,
    ap_sync_reg_channel_write_truncated_length_his,
    truncated_length_his_1_i_full_n,
    ap_sync_reg_channel_write_truncated_length_his_1_reg,
    SS);
  output [2:0]ADDRBWRADDR;
  output [5:0]truncate_tree_U0_output_length_histogram1_V_address0;
  output [5:0]\ap_CS_fsm_reg[13]_0 ;
  output [5:0]\i_0_reg_155_reg[5]_0 ;
  output truncate_tree_U0_ap_ready;
  output truncate_tree_U0_ap_done;
  output truncate_tree_U0_output_length_histogram1_V_ce0;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [5:0]ADDRARDADDR;
  output [5:0]\i2_0_reg_188_reg[5]_0 ;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[8]_1 ;
  output [0:0]WEA;
  output [0:0]\ap_CS_fsm_reg[9]_0 ;
  output [0:0]WEBWE;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [5:0]\zext_ln45_reg_434_reg[5]_0 ;
  input ap_done_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input iptr;
  input [1:0]ram_reg;
  input grp_fu_199_p2;
  input [0:0]E;
  input truncate_tree_U0_ap_start;
  input ap_rst_n;
  input truncated_length_his_i_full_n;
  input ap_sync_reg_channel_write_truncated_length_his;
  input truncated_length_his_1_i_full_n;
  input ap_sync_reg_channel_write_truncated_length_his_1_reg;
  input [0:0]SS;

  wire [5:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[13]_i_1_n_7 ;
  wire \ap_CS_fsm[2]_i_1__6_n_7 ;
  wire \ap_CS_fsm[7]_i_3_n_7 ;
  wire [5:0]\ap_CS_fsm_reg[13]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire [0:0]\ap_CS_fsm_reg[9]_0 ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [12:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm14_out;
  wire ap_NS_fsm15_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_channel_write_truncated_length_his;
  wire ap_sync_reg_channel_write_truncated_length_his_1_reg;
  wire grp_fu_199_p2;
  wire [5:0]i1_0_reg_166;
  wire \i1_0_reg_166[5]_i_3_n_7 ;
  wire [5:0]\i2_0_reg_188_reg[5]_0 ;
  wire \i2_0_reg_188_reg_n_7_[0] ;
  wire \i2_0_reg_188_reg_n_7_[1] ;
  wire \i2_0_reg_188_reg_n_7_[2] ;
  wire \i2_0_reg_188_reg_n_7_[3] ;
  wire \i2_0_reg_188_reg_n_7_[4] ;
  wire \i2_0_reg_188_reg_n_7_[5] ;
  wire \i2_0_reg_188_reg_n_7_[6] ;
  wire i_0_reg_155;
  wire [5:0]\i_0_reg_155_reg[5]_0 ;
  wire \i_0_reg_155_reg_n_7_[6] ;
  wire [0:0]i_1_fu_241_p2;
  wire i_1_reg_3830;
  wire \i_1_reg_383[1]_i_1_n_7 ;
  wire \i_1_reg_383[2]_i_1_n_7 ;
  wire \i_1_reg_383[3]_i_1_n_7 ;
  wire \i_1_reg_383[4]_i_1_n_7 ;
  wire \i_1_reg_383[5]_i_2_n_7 ;
  wire [6:0]i_2_fu_338_p2;
  wire [6:0]i_2_reg_429;
  wire \i_2_reg_429[6]_i_2_n_7 ;
  wire [6:0]i_fu_214_p2;
  wire [6:0]i_reg_352;
  wire \i_reg_352[6]_i_2_n_7 ;
  wire icmp_ln879_fu_252_p2;
  wire icmp_ln879_reg_396;
  wire \icmp_ln879_reg_396[0]_i_1_n_7 ;
  wire iptr;
  wire j_V_2_fu_60;
  wire \j_V_2_fu_60[8]_i_2_n_7 ;
  wire \j_V_2_fu_60[8]_i_4_n_7 ;
  wire [5:0]j_V_2_fu_60_reg;
  wire [8:6]j_V_2_fu_60_reg__0;
  wire [8:0]j_V_reg_400;
  wire \j_V_reg_400[0]_i_1_n_7 ;
  wire \j_V_reg_400[1]_i_1_n_7 ;
  wire \j_V_reg_400[2]_i_1_n_7 ;
  wire \j_V_reg_400[3]_i_1_n_7 ;
  wire \j_V_reg_400[4]_i_1_n_7 ;
  wire \j_V_reg_400[5]_i_1_n_7 ;
  wire \j_V_reg_400[6]_i_1_n_7 ;
  wire \j_V_reg_400[7]_i_1_n_7 ;
  wire \j_V_reg_400[8]_i_1_n_7 ;
  wire \j_V_reg_400[8]_i_2_n_7 ;
  wire [5:0]output_length_histog_1_reg_378;
  wire [5:0]output_length_histog_2_reg_388;
  wire [5:0]output_length_histog_6_reg_414;
  wire [5:0]output_length_histog_8_reg_420;
  wire [8:0]p_0_in;
  wire p_5_in;
  wire [1:0]ram_reg;
  wire ram_reg_i_101__0_n_7;
  wire ram_reg_i_102__0_n_7;
  wire ram_reg_i_103__0_n_7;
  wire ram_reg_i_104__0_n_7;
  wire ram_reg_i_105__0_n_7;
  wire ram_reg_i_36__4_n_7;
  wire ram_reg_i_37__4_n_7;
  wire ram_reg_i_41__4_n_7;
  wire ram_reg_i_61__2_n_7;
  wire ram_reg_i_62__2_n_7;
  wire ram_reg_i_63__2_n_7;
  wire ram_reg_i_64__2_n_7;
  wire ram_reg_i_65__2_n_7;
  wire ram_reg_i_66__2_n_7;
  wire ram_reg_i_67__2_n_7;
  wire ram_reg_i_68__2_n_7;
  wire ram_reg_i_69__2_n_7;
  wire [5:0]ret_V_fu_282_p2;
  wire [8:0]t_V_reg_177;
  wire t_V_reg_1770;
  wire truncate_tree_U0_ap_done;
  wire truncate_tree_U0_ap_ready;
  wire truncate_tree_U0_ap_start;
  wire [5:0]truncate_tree_U0_output_length_histogram1_V_address0;
  wire [3:1]truncate_tree_U0_output_length_histogram1_V_address1;
  wire truncate_tree_U0_output_length_histogram1_V_ce0;
  wire truncated_length_his_1_i_full_n;
  wire truncated_length_his_i_full_n;
  wire [5:0]zext_ln11_reg_357_reg;
  wire zext_ln11_reg_357_reg0;
  wire \zext_ln45_reg_434[5]_i_2_n_7 ;
  wire zext_ln45_reg_434_reg0;
  wire [5:0]\zext_ln45_reg_434_reg[5]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair837" *) 
  LUT5 #(
    .INIT(32'hFFA2A2A2)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(\ap_CS_fsm_reg[13]_0 [0]),
        .I1(truncate_tree_U0_ap_start),
        .I2(ap_done_reg),
        .I3(truncate_tree_U0_ap_ready),
        .I4(ap_CS_fsm_state13),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEEEEEEE)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(\ap_CS_fsm_reg[13]_0 [5]),
        .I1(ap_CS_fsm_state4),
        .I2(i1_0_reg_166[3]),
        .I3(i1_0_reg_166[2]),
        .I4(i1_0_reg_166[4]),
        .I5(i1_0_reg_166[5]),
        .O(ap_NS_fsm[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(truncate_tree_U0_ap_ready),
        .O(\ap_CS_fsm[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair835" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ap_CS_fsm[13]_i_2 
       (.I0(\zext_ln45_reg_434[5]_i_2_n_7 ),
        .I1(\i2_0_reg_188_reg_n_7_[6] ),
        .I2(\i2_0_reg_188_reg_n_7_[0] ),
        .I3(\i2_0_reg_188_reg_n_7_[5] ),
        .I4(ap_CS_fsm_state13),
        .O(truncate_tree_U0_ap_ready));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(truncate_tree_U0_ap_start),
        .I1(ap_done_reg),
        .I2(\ap_CS_fsm_reg[13]_0 [0]),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair846" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(\ap_CS_fsm_reg[13]_0 [1]),
        .I1(ap_NS_fsm15_out),
        .O(\ap_CS_fsm[2]_i_1__6_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair846" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_NS_fsm15_out),
        .I1(\ap_CS_fsm_reg[13]_0 [1]),
        .I2(\ap_CS_fsm_reg[13]_0 [2]),
        .I3(E),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAA0000)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(i1_0_reg_166[5]),
        .I1(i1_0_reg_166[4]),
        .I2(i1_0_reg_166[2]),
        .I3(i1_0_reg_166[3]),
        .I4(ap_CS_fsm_state4),
        .I5(\ap_CS_fsm_reg[13]_0 [4]),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair832" *) 
  LUT5 #(
    .INIT(32'h30880088)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(icmp_ln879_fu_252_p2),
        .I1(\ap_CS_fsm_reg[13]_0 [2]),
        .I2(ap_CS_fsm_state8),
        .I3(grp_fu_199_p2),
        .I4(icmp_ln879_reg_396),
        .O(ap_NS_fsm[6]));
  LUT4 #(
    .INIT(16'h1F10)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(icmp_ln879_fu_252_p2),
        .I1(grp_fu_199_p2),
        .I2(\ap_CS_fsm_reg[13]_0 [2]),
        .I3(ap_CS_fsm_state7),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(j_V_2_fu_60_reg[0]),
        .I1(\ap_CS_fsm[7]_i_3_n_7 ),
        .I2(j_V_2_fu_60_reg__0[8]),
        .I3(j_V_2_fu_60_reg__0[7]),
        .I4(j_V_2_fu_60_reg[5]),
        .I5(j_V_2_fu_60_reg__0[6]),
        .O(icmp_ln879_fu_252_p2));
  (* SOFT_HLUTNM = "soft_lutpair841" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(j_V_2_fu_60_reg[4]),
        .I1(j_V_2_fu_60_reg[2]),
        .I2(j_V_2_fu_60_reg[1]),
        .I3(j_V_2_fu_60_reg[3]),
        .O(\ap_CS_fsm[7]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair832" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[8]_i_1__1 
       (.I0(ap_CS_fsm_state8),
        .I1(grp_fu_199_p2),
        .I2(icmp_ln879_reg_396),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[13]_0 [0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[13]_0 [3]),
        .Q(ap_CS_fsm_state11),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(\ap_CS_fsm_reg[13]_0 [4]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[13]_i_1_n_7 ),
        .Q(\ap_CS_fsm_reg[13]_0 [5]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[13]_0 [1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__6_n_7 ),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(\ap_CS_fsm_reg[13]_0 [2]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(\ap_CS_fsm_reg[13]_0 [3]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair837" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_2__1
       (.I0(truncate_tree_U0_ap_ready),
        .I1(ap_done_reg),
        .O(truncate_tree_U0_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222A222A00080000)) 
    ap_sync_reg_channel_write_truncated_length_his_1_i_1
       (.I0(ap_rst_n),
        .I1(truncate_tree_U0_ap_done),
        .I2(truncated_length_his_i_full_n),
        .I3(ap_sync_reg_channel_write_truncated_length_his),
        .I4(truncated_length_his_1_i_full_n),
        .I5(ap_sync_reg_channel_write_truncated_length_his_1_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h220022002200AA80)) 
    ap_sync_reg_channel_write_truncated_length_his_i_1
       (.I0(ap_rst_n),
        .I1(truncate_tree_U0_ap_done),
        .I2(truncated_length_his_i_full_n),
        .I3(ap_sync_reg_channel_write_truncated_length_his),
        .I4(truncated_length_his_1_i_full_n),
        .I5(ap_sync_reg_channel_write_truncated_length_his_1_reg),
        .O(ap_rst_n_1));
  LUT5 #(
    .INIT(32'h00040000)) 
    \i1_0_reg_166[5]_i_1 
       (.I0(\i1_0_reg_166[5]_i_3_n_7 ),
        .I1(\i_0_reg_155_reg_n_7_[6] ),
        .I2(\i_0_reg_155_reg[5]_0 [0]),
        .I3(\i_0_reg_155_reg[5]_0 [5]),
        .I4(\ap_CS_fsm_reg[13]_0 [1]),
        .O(ap_NS_fsm15_out));
  (* SOFT_HLUTNM = "soft_lutpair843" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i1_0_reg_166[5]_i_3 
       (.I0(\i_0_reg_155_reg[5]_0 [3]),
        .I1(\i_0_reg_155_reg[5]_0 [4]),
        .I2(\i_0_reg_155_reg[5]_0 [1]),
        .I3(\i_0_reg_155_reg[5]_0 [2]),
        .O(\i1_0_reg_166[5]_i_3_n_7 ));
  FDSE \i1_0_reg_166_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(output_length_histog_2_reg_388[0]),
        .Q(i1_0_reg_166[0]),
        .S(ap_NS_fsm15_out));
  FDSE \i1_0_reg_166_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(output_length_histog_2_reg_388[1]),
        .Q(i1_0_reg_166[1]),
        .S(ap_NS_fsm15_out));
  FDSE \i1_0_reg_166_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(output_length_histog_2_reg_388[2]),
        .Q(i1_0_reg_166[2]),
        .S(ap_NS_fsm15_out));
  FDSE \i1_0_reg_166_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(output_length_histog_2_reg_388[3]),
        .Q(i1_0_reg_166[3]),
        .S(ap_NS_fsm15_out));
  FDSE \i1_0_reg_166_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(output_length_histog_2_reg_388[4]),
        .Q(i1_0_reg_166[4]),
        .S(ap_NS_fsm15_out));
  FDSE \i1_0_reg_166_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(output_length_histog_2_reg_388[5]),
        .Q(i1_0_reg_166[5]),
        .S(ap_NS_fsm15_out));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \i2_0_reg_188[6]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(i1_0_reg_166[3]),
        .I2(i1_0_reg_166[2]),
        .I3(i1_0_reg_166[4]),
        .I4(i1_0_reg_166[5]),
        .O(ap_NS_fsm14_out));
  FDRE \i2_0_reg_188_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13]_0 [5]),
        .D(i_2_reg_429[0]),
        .Q(\i2_0_reg_188_reg_n_7_[0] ),
        .R(ap_NS_fsm14_out));
  FDRE \i2_0_reg_188_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13]_0 [5]),
        .D(i_2_reg_429[1]),
        .Q(\i2_0_reg_188_reg_n_7_[1] ),
        .R(ap_NS_fsm14_out));
  FDRE \i2_0_reg_188_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13]_0 [5]),
        .D(i_2_reg_429[2]),
        .Q(\i2_0_reg_188_reg_n_7_[2] ),
        .R(ap_NS_fsm14_out));
  FDRE \i2_0_reg_188_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13]_0 [5]),
        .D(i_2_reg_429[3]),
        .Q(\i2_0_reg_188_reg_n_7_[3] ),
        .R(ap_NS_fsm14_out));
  FDRE \i2_0_reg_188_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13]_0 [5]),
        .D(i_2_reg_429[4]),
        .Q(\i2_0_reg_188_reg_n_7_[4] ),
        .R(ap_NS_fsm14_out));
  FDRE \i2_0_reg_188_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13]_0 [5]),
        .D(i_2_reg_429[5]),
        .Q(\i2_0_reg_188_reg_n_7_[5] ),
        .R(ap_NS_fsm14_out));
  FDRE \i2_0_reg_188_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13]_0 [5]),
        .D(i_2_reg_429[6]),
        .Q(\i2_0_reg_188_reg_n_7_[6] ),
        .R(ap_NS_fsm14_out));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_0_reg_155[6]_i_1 
       (.I0(ap_done_reg),
        .I1(truncate_tree_U0_ap_start),
        .I2(\ap_CS_fsm_reg[13]_0 [0]),
        .I3(ap_CS_fsm_state3),
        .O(i_0_reg_155));
  FDRE \i_0_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_reg_352[0]),
        .Q(\i_0_reg_155_reg[5]_0 [0]),
        .R(i_0_reg_155));
  FDRE \i_0_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_reg_352[1]),
        .Q(\i_0_reg_155_reg[5]_0 [1]),
        .R(i_0_reg_155));
  FDRE \i_0_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_reg_352[2]),
        .Q(\i_0_reg_155_reg[5]_0 [2]),
        .R(i_0_reg_155));
  FDRE \i_0_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_reg_352[3]),
        .Q(\i_0_reg_155_reg[5]_0 [3]),
        .R(i_0_reg_155));
  FDRE \i_0_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_reg_352[4]),
        .Q(\i_0_reg_155_reg[5]_0 [4]),
        .R(i_0_reg_155));
  FDRE \i_0_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_reg_352[5]),
        .Q(\i_0_reg_155_reg[5]_0 [5]),
        .R(i_0_reg_155));
  FDRE \i_0_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_reg_352[6]),
        .Q(\i_0_reg_155_reg_n_7_[6] ),
        .R(i_0_reg_155));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_383[0]_i_1 
       (.I0(i1_0_reg_166[0]),
        .O(i_1_fu_241_p2));
  (* SOFT_HLUTNM = "soft_lutpair850" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_1_reg_383[1]_i_1 
       (.I0(i1_0_reg_166[0]),
        .I1(i1_0_reg_166[1]),
        .O(\i_1_reg_383[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair850" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \i_1_reg_383[2]_i_1 
       (.I0(i1_0_reg_166[1]),
        .I1(i1_0_reg_166[0]),
        .I2(i1_0_reg_166[2]),
        .O(\i_1_reg_383[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair839" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \i_1_reg_383[3]_i_1 
       (.I0(i1_0_reg_166[2]),
        .I1(i1_0_reg_166[0]),
        .I2(i1_0_reg_166[1]),
        .I3(i1_0_reg_166[3]),
        .O(\i_1_reg_383[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair839" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \i_1_reg_383[4]_i_1 
       (.I0(i1_0_reg_166[3]),
        .I1(i1_0_reg_166[1]),
        .I2(i1_0_reg_166[0]),
        .I3(i1_0_reg_166[2]),
        .I4(i1_0_reg_166[4]),
        .O(\i_1_reg_383[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \i_1_reg_383[5]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(i1_0_reg_166[3]),
        .I2(i1_0_reg_166[2]),
        .I3(i1_0_reg_166[4]),
        .I4(i1_0_reg_166[5]),
        .O(i_1_reg_3830));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \i_1_reg_383[5]_i_2 
       (.I0(i1_0_reg_166[4]),
        .I1(i1_0_reg_166[2]),
        .I2(i1_0_reg_166[0]),
        .I3(i1_0_reg_166[1]),
        .I4(i1_0_reg_166[3]),
        .I5(i1_0_reg_166[5]),
        .O(\i_1_reg_383[5]_i_2_n_7 ));
  FDRE \i_1_reg_383_reg[0] 
       (.C(ap_clk),
        .CE(i_1_reg_3830),
        .D(i_1_fu_241_p2),
        .Q(output_length_histog_2_reg_388[0]),
        .R(1'b0));
  FDRE \i_1_reg_383_reg[1] 
       (.C(ap_clk),
        .CE(i_1_reg_3830),
        .D(\i_1_reg_383[1]_i_1_n_7 ),
        .Q(output_length_histog_2_reg_388[1]),
        .R(1'b0));
  FDRE \i_1_reg_383_reg[2] 
       (.C(ap_clk),
        .CE(i_1_reg_3830),
        .D(\i_1_reg_383[2]_i_1_n_7 ),
        .Q(output_length_histog_2_reg_388[2]),
        .R(1'b0));
  FDRE \i_1_reg_383_reg[3] 
       (.C(ap_clk),
        .CE(i_1_reg_3830),
        .D(\i_1_reg_383[3]_i_1_n_7 ),
        .Q(output_length_histog_2_reg_388[3]),
        .R(1'b0));
  FDRE \i_1_reg_383_reg[4] 
       (.C(ap_clk),
        .CE(i_1_reg_3830),
        .D(\i_1_reg_383[4]_i_1_n_7 ),
        .Q(output_length_histog_2_reg_388[4]),
        .R(1'b0));
  FDRE \i_1_reg_383_reg[5] 
       (.C(ap_clk),
        .CE(i_1_reg_3830),
        .D(\i_1_reg_383[5]_i_2_n_7 ),
        .Q(output_length_histog_2_reg_388[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair835" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_429[0]_i_1 
       (.I0(\i2_0_reg_188_reg_n_7_[0] ),
        .O(i_2_fu_338_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair851" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_429[1]_i_1 
       (.I0(\i2_0_reg_188_reg_n_7_[0] ),
        .I1(\i2_0_reg_188_reg_n_7_[1] ),
        .O(i_2_fu_338_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair851" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_429[2]_i_1 
       (.I0(\i2_0_reg_188_reg_n_7_[0] ),
        .I1(\i2_0_reg_188_reg_n_7_[1] ),
        .I2(\i2_0_reg_188_reg_n_7_[2] ),
        .O(i_2_fu_338_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair840" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_429[3]_i_1 
       (.I0(\i2_0_reg_188_reg_n_7_[1] ),
        .I1(\i2_0_reg_188_reg_n_7_[0] ),
        .I2(\i2_0_reg_188_reg_n_7_[2] ),
        .I3(\i2_0_reg_188_reg_n_7_[3] ),
        .O(i_2_fu_338_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair836" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_429[4]_i_1 
       (.I0(\i2_0_reg_188_reg_n_7_[2] ),
        .I1(\i2_0_reg_188_reg_n_7_[0] ),
        .I2(\i2_0_reg_188_reg_n_7_[1] ),
        .I3(\i2_0_reg_188_reg_n_7_[3] ),
        .I4(\i2_0_reg_188_reg_n_7_[4] ),
        .O(i_2_fu_338_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_429[5]_i_1 
       (.I0(\i2_0_reg_188_reg_n_7_[3] ),
        .I1(\i2_0_reg_188_reg_n_7_[1] ),
        .I2(\i2_0_reg_188_reg_n_7_[0] ),
        .I3(\i2_0_reg_188_reg_n_7_[2] ),
        .I4(\i2_0_reg_188_reg_n_7_[4] ),
        .I5(\i2_0_reg_188_reg_n_7_[5] ),
        .O(i_2_fu_338_p2[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_429[6]_i_1 
       (.I0(\i_2_reg_429[6]_i_2_n_7 ),
        .I1(\i2_0_reg_188_reg_n_7_[5] ),
        .I2(\i2_0_reg_188_reg_n_7_[6] ),
        .O(i_2_fu_338_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair836" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_2_reg_429[6]_i_2 
       (.I0(\i2_0_reg_188_reg_n_7_[4] ),
        .I1(\i2_0_reg_188_reg_n_7_[2] ),
        .I2(\i2_0_reg_188_reg_n_7_[0] ),
        .I3(\i2_0_reg_188_reg_n_7_[1] ),
        .I4(\i2_0_reg_188_reg_n_7_[3] ),
        .O(\i_2_reg_429[6]_i_2_n_7 ));
  FDRE \i_2_reg_429_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_fu_338_p2[0]),
        .Q(i_2_reg_429[0]),
        .R(1'b0));
  FDRE \i_2_reg_429_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_fu_338_p2[1]),
        .Q(i_2_reg_429[1]),
        .R(1'b0));
  FDRE \i_2_reg_429_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_fu_338_p2[2]),
        .Q(i_2_reg_429[2]),
        .R(1'b0));
  FDRE \i_2_reg_429_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_fu_338_p2[3]),
        .Q(i_2_reg_429[3]),
        .R(1'b0));
  FDRE \i_2_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_fu_338_p2[4]),
        .Q(i_2_reg_429[4]),
        .R(1'b0));
  FDRE \i_2_reg_429_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_fu_338_p2[5]),
        .Q(i_2_reg_429[5]),
        .R(1'b0));
  FDRE \i_2_reg_429_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_fu_338_p2[6]),
        .Q(i_2_reg_429[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_352[0]_i_1 
       (.I0(\i_0_reg_155_reg[5]_0 [0]),
        .O(i_fu_214_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair849" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_352[1]_i_1 
       (.I0(\i_0_reg_155_reg[5]_0 [0]),
        .I1(\i_0_reg_155_reg[5]_0 [1]),
        .O(i_fu_214_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair849" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_352[2]_i_1 
       (.I0(\i_0_reg_155_reg[5]_0 [0]),
        .I1(\i_0_reg_155_reg[5]_0 [1]),
        .I2(\i_0_reg_155_reg[5]_0 [2]),
        .O(i_fu_214_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair843" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_352[3]_i_1 
       (.I0(\i_0_reg_155_reg[5]_0 [1]),
        .I1(\i_0_reg_155_reg[5]_0 [0]),
        .I2(\i_0_reg_155_reg[5]_0 [2]),
        .I3(\i_0_reg_155_reg[5]_0 [3]),
        .O(i_fu_214_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair838" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_352[4]_i_1 
       (.I0(\i_0_reg_155_reg[5]_0 [2]),
        .I1(\i_0_reg_155_reg[5]_0 [0]),
        .I2(\i_0_reg_155_reg[5]_0 [1]),
        .I3(\i_0_reg_155_reg[5]_0 [3]),
        .I4(\i_0_reg_155_reg[5]_0 [4]),
        .O(i_fu_214_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_352[5]_i_1 
       (.I0(\i_0_reg_155_reg[5]_0 [3]),
        .I1(\i_0_reg_155_reg[5]_0 [1]),
        .I2(\i_0_reg_155_reg[5]_0 [0]),
        .I3(\i_0_reg_155_reg[5]_0 [2]),
        .I4(\i_0_reg_155_reg[5]_0 [4]),
        .I5(\i_0_reg_155_reg[5]_0 [5]),
        .O(i_fu_214_p2[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_352[6]_i_1 
       (.I0(\i_reg_352[6]_i_2_n_7 ),
        .I1(\i_0_reg_155_reg[5]_0 [5]),
        .I2(\i_0_reg_155_reg_n_7_[6] ),
        .O(i_fu_214_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair838" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_reg_352[6]_i_2 
       (.I0(\i_0_reg_155_reg[5]_0 [4]),
        .I1(\i_0_reg_155_reg[5]_0 [2]),
        .I2(\i_0_reg_155_reg[5]_0 [0]),
        .I3(\i_0_reg_155_reg[5]_0 [1]),
        .I4(\i_0_reg_155_reg[5]_0 [3]),
        .O(\i_reg_352[6]_i_2_n_7 ));
  FDRE \i_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13]_0 [1]),
        .D(i_fu_214_p2[0]),
        .Q(i_reg_352[0]),
        .R(1'b0));
  FDRE \i_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13]_0 [1]),
        .D(i_fu_214_p2[1]),
        .Q(i_reg_352[1]),
        .R(1'b0));
  FDRE \i_reg_352_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13]_0 [1]),
        .D(i_fu_214_p2[2]),
        .Q(i_reg_352[2]),
        .R(1'b0));
  FDRE \i_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13]_0 [1]),
        .D(i_fu_214_p2[3]),
        .Q(i_reg_352[3]),
        .R(1'b0));
  FDRE \i_reg_352_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13]_0 [1]),
        .D(i_fu_214_p2[4]),
        .Q(i_reg_352[4]),
        .R(1'b0));
  FDRE \i_reg_352_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13]_0 [1]),
        .D(i_fu_214_p2[5]),
        .Q(i_reg_352[5]),
        .R(1'b0));
  FDRE \i_reg_352_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13]_0 [1]),
        .D(i_fu_214_p2[6]),
        .Q(i_reg_352[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln879_reg_396[0]_i_1 
       (.I0(icmp_ln879_fu_252_p2),
        .I1(\ap_CS_fsm_reg[13]_0 [2]),
        .I2(grp_fu_199_p2),
        .I3(icmp_ln879_reg_396),
        .O(\icmp_ln879_reg_396[0]_i_1_n_7 ));
  FDRE \icmp_ln879_reg_396_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln879_reg_396[0]_i_1_n_7 ),
        .Q(icmp_ln879_reg_396),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair842" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \j_V_2_fu_60[0]_i_1 
       (.I0(j_V_2_fu_60_reg[0]),
        .I1(ap_CS_fsm_state9),
        .I2(j_V_reg_400[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair842" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \j_V_2_fu_60[1]_i_1 
       (.I0(j_V_2_fu_60_reg[0]),
        .I1(j_V_2_fu_60_reg[1]),
        .I2(ap_CS_fsm_state9),
        .I3(j_V_reg_400[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \j_V_2_fu_60[2]_i_1 
       (.I0(j_V_2_fu_60_reg[0]),
        .I1(j_V_2_fu_60_reg[1]),
        .I2(j_V_2_fu_60_reg[2]),
        .I3(ap_CS_fsm_state9),
        .I4(j_V_reg_400[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \j_V_2_fu_60[3]_i_1 
       (.I0(j_V_2_fu_60_reg[1]),
        .I1(j_V_2_fu_60_reg[0]),
        .I2(j_V_2_fu_60_reg[2]),
        .I3(j_V_2_fu_60_reg[3]),
        .I4(ap_CS_fsm_state9),
        .I5(j_V_reg_400[3]),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \j_V_2_fu_60[4]_i_1 
       (.I0(ret_V_fu_282_p2[4]),
        .I1(ap_CS_fsm_state9),
        .I2(j_V_reg_400[4]),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \j_V_2_fu_60[5]_i_1 
       (.I0(ret_V_fu_282_p2[5]),
        .I1(ap_CS_fsm_state9),
        .I2(j_V_reg_400[5]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \j_V_2_fu_60[6]_i_1 
       (.I0(\j_V_2_fu_60[8]_i_4_n_7 ),
        .I1(j_V_2_fu_60_reg__0[6]),
        .I2(ap_CS_fsm_state9),
        .I3(j_V_reg_400[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \j_V_2_fu_60[7]_i_1 
       (.I0(\j_V_2_fu_60[8]_i_4_n_7 ),
        .I1(j_V_2_fu_60_reg__0[6]),
        .I2(j_V_2_fu_60_reg__0[7]),
        .I3(ap_CS_fsm_state9),
        .I4(j_V_reg_400[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'h0000DF00)) 
    \j_V_2_fu_60[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(grp_fu_199_p2),
        .I2(icmp_ln879_reg_396),
        .I3(ap_NS_fsm15_out),
        .I4(ap_CS_fsm_state9),
        .O(j_V_2_fu_60));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \j_V_2_fu_60[8]_i_2 
       (.I0(ap_CS_fsm_state9),
        .I1(icmp_ln879_reg_396),
        .I2(grp_fu_199_p2),
        .I3(ap_CS_fsm_state8),
        .O(\j_V_2_fu_60[8]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \j_V_2_fu_60[8]_i_3 
       (.I0(j_V_2_fu_60_reg__0[6]),
        .I1(\j_V_2_fu_60[8]_i_4_n_7 ),
        .I2(j_V_2_fu_60_reg__0[7]),
        .I3(j_V_2_fu_60_reg__0[8]),
        .I4(ap_CS_fsm_state9),
        .I5(j_V_reg_400[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_V_2_fu_60[8]_i_4 
       (.I0(j_V_2_fu_60_reg[5]),
        .I1(j_V_2_fu_60_reg[3]),
        .I2(j_V_2_fu_60_reg[1]),
        .I3(j_V_2_fu_60_reg[0]),
        .I4(j_V_2_fu_60_reg[2]),
        .I5(j_V_2_fu_60_reg[4]),
        .O(\j_V_2_fu_60[8]_i_4_n_7 ));
  FDSE \j_V_2_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[0]),
        .Q(j_V_2_fu_60_reg[0]),
        .S(j_V_2_fu_60));
  FDSE \j_V_2_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[1]),
        .Q(j_V_2_fu_60_reg[1]),
        .S(j_V_2_fu_60));
  FDRE \j_V_2_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[2]),
        .Q(j_V_2_fu_60_reg[2]),
        .R(j_V_2_fu_60));
  FDSE \j_V_2_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[3]),
        .Q(j_V_2_fu_60_reg[3]),
        .S(j_V_2_fu_60));
  FDSE \j_V_2_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[4]),
        .Q(j_V_2_fu_60_reg[4]),
        .S(j_V_2_fu_60));
  FDRE \j_V_2_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[5]),
        .Q(j_V_2_fu_60_reg[5]),
        .R(j_V_2_fu_60));
  FDRE \j_V_2_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[6]),
        .Q(j_V_2_fu_60_reg__0[6]),
        .R(j_V_2_fu_60));
  FDRE \j_V_2_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[7]),
        .Q(j_V_2_fu_60_reg__0[7]),
        .R(j_V_2_fu_60));
  FDRE \j_V_2_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(\j_V_2_fu_60[8]_i_2_n_7 ),
        .D(p_0_in[8]),
        .Q(j_V_2_fu_60_reg__0[8]),
        .R(j_V_2_fu_60));
  (* SOFT_HLUTNM = "soft_lutpair834" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_V_reg_400[0]_i_1 
       (.I0(t_V_reg_177[0]),
        .O(\j_V_reg_400[0]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \j_V_reg_400[1]_i_1 
       (.I0(t_V_reg_177[1]),
        .I1(t_V_reg_177[0]),
        .O(\j_V_reg_400[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair847" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \j_V_reg_400[2]_i_1 
       (.I0(t_V_reg_177[2]),
        .I1(t_V_reg_177[0]),
        .I2(t_V_reg_177[1]),
        .O(\j_V_reg_400[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair845" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \j_V_reg_400[3]_i_1 
       (.I0(t_V_reg_177[3]),
        .I1(t_V_reg_177[1]),
        .I2(t_V_reg_177[0]),
        .I3(t_V_reg_177[2]),
        .O(\j_V_reg_400[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair830" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \j_V_reg_400[4]_i_1 
       (.I0(t_V_reg_177[4]),
        .I1(t_V_reg_177[2]),
        .I2(t_V_reg_177[0]),
        .I3(t_V_reg_177[1]),
        .I4(t_V_reg_177[3]),
        .O(\j_V_reg_400[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \j_V_reg_400[5]_i_1 
       (.I0(t_V_reg_177[5]),
        .I1(t_V_reg_177[3]),
        .I2(t_V_reg_177[1]),
        .I3(t_V_reg_177[0]),
        .I4(t_V_reg_177[2]),
        .I5(t_V_reg_177[4]),
        .O(\j_V_reg_400[5]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \j_V_reg_400[6]_i_1 
       (.I0(\j_V_reg_400[8]_i_2_n_7 ),
        .I1(t_V_reg_177[6]),
        .O(\j_V_reg_400[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair844" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \j_V_reg_400[7]_i_1 
       (.I0(t_V_reg_177[6]),
        .I1(\j_V_reg_400[8]_i_2_n_7 ),
        .I2(t_V_reg_177[7]),
        .O(\j_V_reg_400[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair844" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \j_V_reg_400[8]_i_1 
       (.I0(t_V_reg_177[7]),
        .I1(\j_V_reg_400[8]_i_2_n_7 ),
        .I2(t_V_reg_177[6]),
        .I3(t_V_reg_177[8]),
        .O(\j_V_reg_400[8]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \j_V_reg_400[8]_i_2 
       (.I0(t_V_reg_177[4]),
        .I1(t_V_reg_177[2]),
        .I2(t_V_reg_177[0]),
        .I3(t_V_reg_177[1]),
        .I4(t_V_reg_177[3]),
        .I5(t_V_reg_177[5]),
        .O(\j_V_reg_400[8]_i_2_n_7 ));
  FDRE \j_V_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\j_V_reg_400[0]_i_1_n_7 ),
        .Q(j_V_reg_400[0]),
        .R(1'b0));
  FDRE \j_V_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\j_V_reg_400[1]_i_1_n_7 ),
        .Q(j_V_reg_400[1]),
        .R(1'b0));
  FDRE \j_V_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\j_V_reg_400[2]_i_1_n_7 ),
        .Q(j_V_reg_400[2]),
        .R(1'b0));
  FDRE \j_V_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\j_V_reg_400[3]_i_1_n_7 ),
        .Q(j_V_reg_400[3]),
        .R(1'b0));
  FDRE \j_V_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\j_V_reg_400[4]_i_1_n_7 ),
        .Q(j_V_reg_400[4]),
        .R(1'b0));
  FDRE \j_V_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\j_V_reg_400[5]_i_1_n_7 ),
        .Q(j_V_reg_400[5]),
        .R(1'b0));
  FDRE \j_V_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\j_V_reg_400[6]_i_1_n_7 ),
        .Q(j_V_reg_400[6]),
        .R(1'b0));
  FDRE \j_V_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\j_V_reg_400[7]_i_1_n_7 ),
        .Q(j_V_reg_400[7]),
        .R(1'b0));
  FDRE \j_V_reg_400_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\j_V_reg_400[8]_i_1_n_7 ),
        .Q(j_V_reg_400[8]),
        .R(1'b0));
  FDRE \output_length_histog_1_reg_378_reg[0] 
       (.C(ap_clk),
        .CE(i_1_reg_3830),
        .D(i1_0_reg_166[0]),
        .Q(output_length_histog_1_reg_378[0]),
        .R(1'b0));
  FDRE \output_length_histog_1_reg_378_reg[1] 
       (.C(ap_clk),
        .CE(i_1_reg_3830),
        .D(i1_0_reg_166[1]),
        .Q(output_length_histog_1_reg_378[1]),
        .R(1'b0));
  FDRE \output_length_histog_1_reg_378_reg[2] 
       (.C(ap_clk),
        .CE(i_1_reg_3830),
        .D(i1_0_reg_166[2]),
        .Q(output_length_histog_1_reg_378[2]),
        .R(1'b0));
  FDRE \output_length_histog_1_reg_378_reg[3] 
       (.C(ap_clk),
        .CE(i_1_reg_3830),
        .D(i1_0_reg_166[3]),
        .Q(output_length_histog_1_reg_378[3]),
        .R(1'b0));
  FDRE \output_length_histog_1_reg_378_reg[4] 
       (.C(ap_clk),
        .CE(i_1_reg_3830),
        .D(i1_0_reg_166[4]),
        .Q(output_length_histog_1_reg_378[4]),
        .R(1'b0));
  FDRE \output_length_histog_1_reg_378_reg[5] 
       (.C(ap_clk),
        .CE(i_1_reg_3830),
        .D(i1_0_reg_166[5]),
        .Q(output_length_histog_1_reg_378[5]),
        .R(1'b0));
  FDRE \output_length_histog_6_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(j_V_2_fu_60_reg[0]),
        .Q(output_length_histog_6_reg_414[0]),
        .R(1'b0));
  FDRE \output_length_histog_6_reg_414_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(j_V_2_fu_60_reg[1]),
        .Q(output_length_histog_6_reg_414[1]),
        .R(1'b0));
  FDRE \output_length_histog_6_reg_414_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(j_V_2_fu_60_reg[2]),
        .Q(output_length_histog_6_reg_414[2]),
        .R(1'b0));
  FDRE \output_length_histog_6_reg_414_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(j_V_2_fu_60_reg[3]),
        .Q(output_length_histog_6_reg_414[3]),
        .R(1'b0));
  FDRE \output_length_histog_6_reg_414_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(j_V_2_fu_60_reg[4]),
        .Q(output_length_histog_6_reg_414[4]),
        .R(1'b0));
  FDRE \output_length_histog_6_reg_414_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(j_V_2_fu_60_reg[5]),
        .Q(output_length_histog_6_reg_414[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair829" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \output_length_histog_8_reg_420[0]_i_1 
       (.I0(j_V_2_fu_60_reg[0]),
        .O(ret_V_fu_282_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair841" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \output_length_histog_8_reg_420[1]_i_1 
       (.I0(j_V_2_fu_60_reg[0]),
        .I1(j_V_2_fu_60_reg[1]),
        .O(ret_V_fu_282_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair833" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \output_length_histog_8_reg_420[2]_i_1 
       (.I0(j_V_2_fu_60_reg[0]),
        .I1(j_V_2_fu_60_reg[1]),
        .I2(j_V_2_fu_60_reg[2]),
        .O(ret_V_fu_282_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair831" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \output_length_histog_8_reg_420[3]_i_1 
       (.I0(j_V_2_fu_60_reg[1]),
        .I1(j_V_2_fu_60_reg[0]),
        .I2(j_V_2_fu_60_reg[2]),
        .I3(j_V_2_fu_60_reg[3]),
        .O(ret_V_fu_282_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair831" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \output_length_histog_8_reg_420[4]_i_1 
       (.I0(j_V_2_fu_60_reg[2]),
        .I1(j_V_2_fu_60_reg[0]),
        .I2(j_V_2_fu_60_reg[1]),
        .I3(j_V_2_fu_60_reg[3]),
        .I4(j_V_2_fu_60_reg[4]),
        .O(ret_V_fu_282_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \output_length_histog_8_reg_420[5]_i_1 
       (.I0(j_V_2_fu_60_reg[3]),
        .I1(j_V_2_fu_60_reg[1]),
        .I2(j_V_2_fu_60_reg[0]),
        .I3(j_V_2_fu_60_reg[2]),
        .I4(j_V_2_fu_60_reg[4]),
        .I5(j_V_2_fu_60_reg[5]),
        .O(ret_V_fu_282_p2[5]));
  FDRE \output_length_histog_8_reg_420_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(ret_V_fu_282_p2[0]),
        .Q(output_length_histog_8_reg_420[0]),
        .R(1'b0));
  FDRE \output_length_histog_8_reg_420_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(ret_V_fu_282_p2[1]),
        .Q(output_length_histog_8_reg_420[1]),
        .R(1'b0));
  FDRE \output_length_histog_8_reg_420_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(ret_V_fu_282_p2[2]),
        .Q(output_length_histog_8_reg_420[2]),
        .R(1'b0));
  FDRE \output_length_histog_8_reg_420_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(ret_V_fu_282_p2[3]),
        .Q(output_length_histog_8_reg_420[3]),
        .R(1'b0));
  FDRE \output_length_histog_8_reg_420_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(ret_V_fu_282_p2[4]),
        .Q(output_length_histog_8_reg_420[4]),
        .R(1'b0));
  FDRE \output_length_histog_8_reg_420_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(ret_V_fu_282_p2[5]),
        .Q(output_length_histog_8_reg_420[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair848" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_101__0
       (.I0(ap_CS_fsm_state11),
        .I1(\ap_CS_fsm_reg[13]_0 [4]),
        .I2(ap_CS_fsm_state5),
        .O(ram_reg_i_101__0_n_7));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    ram_reg_i_102__0
       (.I0(t_V_reg_177[4]),
        .I1(t_V_reg_177[2]),
        .I2(t_V_reg_177[0]),
        .I3(t_V_reg_177[1]),
        .I4(t_V_reg_177[3]),
        .I5(t_V_reg_177[5]),
        .O(ram_reg_i_102__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair830" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    ram_reg_i_103__0
       (.I0(t_V_reg_177[3]),
        .I1(t_V_reg_177[1]),
        .I2(t_V_reg_177[0]),
        .I3(t_V_reg_177[2]),
        .I4(t_V_reg_177[4]),
        .O(ram_reg_i_103__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair845" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    ram_reg_i_104__0
       (.I0(t_V_reg_177[2]),
        .I1(t_V_reg_177[0]),
        .I2(t_V_reg_177[1]),
        .I3(t_V_reg_177[3]),
        .O(ram_reg_i_104__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair847" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_i_105__0
       (.I0(t_V_reg_177[1]),
        .I1(t_V_reg_177[0]),
        .I2(t_V_reg_177[2]),
        .O(ram_reg_i_105__0_n_7));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_10__5
       (.I0(truncate_tree_U0_output_length_histogram1_V_address0[4]),
        .I1(ram_reg[0]),
        .I2(iptr),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hA3)) 
    ram_reg_i_14
       (.I0(truncate_tree_U0_output_length_histogram1_V_address0[0]),
        .I1(Q),
        .I2(iptr),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ram_reg_i_1__16
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state11),
        .I3(\ap_CS_fsm_reg[13]_0 [4]),
        .I4(\ap_CS_fsm_reg[13]_0 [3]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_i_1__17
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state11),
        .I3(\ap_CS_fsm_reg[13]_0 [4]),
        .I4(\ap_CS_fsm_reg[13]_0 [3]),
        .I5(iptr),
        .O(\ap_CS_fsm_reg[8]_1 ));
  LUT3 #(
    .INIT(8'h0E)) 
    ram_reg_i_33__4
       (.I0(\ap_CS_fsm_reg[13]_0 [3]),
        .I1(\ap_CS_fsm_reg[13]_0 [4]),
        .I2(iptr),
        .O(WEA));
  LUT3 #(
    .INIT(8'hE0)) 
    ram_reg_i_33__5
       (.I0(\ap_CS_fsm_reg[13]_0 [3]),
        .I1(\ap_CS_fsm_reg[13]_0 [4]),
        .I2(iptr),
        .O(\ap_CS_fsm_reg[9]_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    ram_reg_i_34__4
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm_reg[13]_0 [4]),
        .I2(\ap_CS_fsm_reg[13]_0 [3]),
        .I3(iptr),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'hFE00)) 
    ram_reg_i_34__5
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm_reg[13]_0 [4]),
        .I2(\ap_CS_fsm_reg[13]_0 [3]),
        .I3(iptr),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_35__4
       (.I0(\ap_CS_fsm_reg[13]_0 [3]),
        .I1(p_5_in),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state9),
        .O(truncate_tree_U0_output_length_histogram1_V_ce0));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_i_36__4
       (.I0(output_length_histog_2_reg_388[5]),
        .I1(\ap_CS_fsm_reg[13]_0 [4]),
        .I2(ap_CS_fsm_state11),
        .I3(output_length_histog_6_reg_414[5]),
        .I4(\ap_CS_fsm_reg[13]_0 [3]),
        .I5(ret_V_fu_282_p2[5]),
        .O(ram_reg_i_36__4_n_7));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_i_37__4
       (.I0(output_length_histog_2_reg_388[4]),
        .I1(\ap_CS_fsm_reg[13]_0 [4]),
        .I2(ap_CS_fsm_state11),
        .I3(output_length_histog_6_reg_414[4]),
        .I4(\ap_CS_fsm_reg[13]_0 [3]),
        .I5(ret_V_fu_282_p2[4]),
        .O(ram_reg_i_37__4_n_7));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    ram_reg_i_38__4
       (.I0(\i2_0_reg_188_reg_n_7_[3] ),
        .I1(ap_CS_fsm_state13),
        .I2(output_length_histog_2_reg_388[3]),
        .I3(\ap_CS_fsm_reg[13]_0 [4]),
        .I4(ap_CS_fsm_state11),
        .I5(ram_reg_i_61__2_n_7),
        .O(truncate_tree_U0_output_length_histogram1_V_address1[3]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    ram_reg_i_39__3
       (.I0(\i2_0_reg_188_reg_n_7_[2] ),
        .I1(ap_CS_fsm_state13),
        .I2(output_length_histog_2_reg_388[2]),
        .I3(\ap_CS_fsm_reg[13]_0 [4]),
        .I4(ap_CS_fsm_state11),
        .I5(ram_reg_i_62__2_n_7),
        .O(truncate_tree_U0_output_length_histogram1_V_address1[2]));
  LUT4 #(
    .INIT(16'hB800)) 
    ram_reg_i_3__18
       (.I0(\i2_0_reg_188_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state13),
        .I2(ram_reg_i_36__4_n_7),
        .I3(iptr),
        .O(\i2_0_reg_188_reg[5]_0 [5]));
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_i_3__19
       (.I0(\i2_0_reg_188_reg_n_7_[5] ),
        .I1(ap_CS_fsm_state13),
        .I2(ram_reg_i_36__4_n_7),
        .I3(iptr),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    ram_reg_i_40__4
       (.I0(\i2_0_reg_188_reg_n_7_[1] ),
        .I1(ap_CS_fsm_state13),
        .I2(output_length_histog_2_reg_388[1]),
        .I3(\ap_CS_fsm_reg[13]_0 [4]),
        .I4(ap_CS_fsm_state11),
        .I5(ram_reg_i_63__2_n_7),
        .O(truncate_tree_U0_output_length_histogram1_V_address1[1]));
  LUT6 #(
    .INIT(64'hABA8A8A8ABA8ABAB)) 
    ram_reg_i_41__4
       (.I0(output_length_histog_2_reg_388[0]),
        .I1(\ap_CS_fsm_reg[13]_0 [4]),
        .I2(ap_CS_fsm_state11),
        .I3(output_length_histog_6_reg_414[0]),
        .I4(\ap_CS_fsm_reg[13]_0 [3]),
        .I5(j_V_2_fu_60_reg[0]),
        .O(ram_reg_i_41__4_n_7));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_42__4
       (.I0(ram_reg_i_64__2_n_7),
        .I1(ap_CS_fsm_state9),
        .I2(\ap_CS_fsm_reg[13]_0 [3]),
        .I3(j_V_2_fu_60_reg[5]),
        .I4(output_length_histog_8_reg_420[5]),
        .O(truncate_tree_U0_output_length_histogram1_V_address0[5]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_43__3
       (.I0(ram_reg_i_65__2_n_7),
        .I1(ap_CS_fsm_state9),
        .I2(\ap_CS_fsm_reg[13]_0 [3]),
        .I3(j_V_2_fu_60_reg[4]),
        .I4(output_length_histog_8_reg_420[4]),
        .O(truncate_tree_U0_output_length_histogram1_V_address0[4]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_44__2
       (.I0(ram_reg_i_66__2_n_7),
        .I1(ap_CS_fsm_state9),
        .I2(\ap_CS_fsm_reg[13]_0 [3]),
        .I3(j_V_2_fu_60_reg[3]),
        .I4(output_length_histog_8_reg_420[3]),
        .O(truncate_tree_U0_output_length_histogram1_V_address0[3]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_45__1
       (.I0(ram_reg_i_67__2_n_7),
        .I1(ap_CS_fsm_state9),
        .I2(\ap_CS_fsm_reg[13]_0 [3]),
        .I3(j_V_2_fu_60_reg[2]),
        .I4(output_length_histog_8_reg_420[2]),
        .O(truncate_tree_U0_output_length_histogram1_V_address0[2]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_46__1
       (.I0(ram_reg_i_68__2_n_7),
        .I1(ap_CS_fsm_state9),
        .I2(\ap_CS_fsm_reg[13]_0 [3]),
        .I3(j_V_2_fu_60_reg[1]),
        .I4(output_length_histog_8_reg_420[1]),
        .O(truncate_tree_U0_output_length_histogram1_V_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair829" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_47__2
       (.I0(ram_reg_i_69__2_n_7),
        .I1(ap_CS_fsm_state9),
        .I2(\ap_CS_fsm_reg[13]_0 [3]),
        .I3(j_V_2_fu_60_reg[0]),
        .I4(output_length_histog_8_reg_420[0]),
        .O(truncate_tree_U0_output_length_histogram1_V_address0[0]));
  LUT4 #(
    .INIT(16'hB800)) 
    ram_reg_i_4__18
       (.I0(\i2_0_reg_188_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state13),
        .I2(ram_reg_i_37__4_n_7),
        .I3(iptr),
        .O(\i2_0_reg_188_reg[5]_0 [4]));
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_i_4__19
       (.I0(\i2_0_reg_188_reg_n_7_[4] ),
        .I1(ap_CS_fsm_state13),
        .I2(ram_reg_i_37__4_n_7),
        .I3(iptr),
        .O(ADDRARDADDR[4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_5__18
       (.I0(truncate_tree_U0_output_length_histogram1_V_address1[3]),
        .I1(iptr),
        .O(ADDRARDADDR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_5__19
       (.I0(truncate_tree_U0_output_length_histogram1_V_address1[3]),
        .I1(iptr),
        .O(\i2_0_reg_188_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair848" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_60__2
       (.I0(\ap_CS_fsm_reg[13]_0 [4]),
        .I1(ap_CS_fsm_state11),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram_reg_i_61__2
       (.I0(output_length_histog_6_reg_414[3]),
        .I1(\ap_CS_fsm_reg[13]_0 [3]),
        .I2(j_V_2_fu_60_reg[1]),
        .I3(j_V_2_fu_60_reg[0]),
        .I4(j_V_2_fu_60_reg[2]),
        .I5(j_V_2_fu_60_reg[3]),
        .O(ram_reg_i_61__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair833" *) 
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram_reg_i_62__2
       (.I0(output_length_histog_6_reg_414[2]),
        .I1(\ap_CS_fsm_reg[13]_0 [3]),
        .I2(j_V_2_fu_60_reg[0]),
        .I3(j_V_2_fu_60_reg[1]),
        .I4(j_V_2_fu_60_reg[2]),
        .O(ram_reg_i_62__2_n_7));
  LUT4 #(
    .INIT(16'h8BB8)) 
    ram_reg_i_63__2
       (.I0(output_length_histog_6_reg_414[1]),
        .I1(\ap_CS_fsm_reg[13]_0 [3]),
        .I2(j_V_2_fu_60_reg[0]),
        .I3(j_V_2_fu_60_reg[1]),
        .O(ram_reg_i_63__2_n_7));
  LUT5 #(
    .INIT(32'h00FFD8D8)) 
    ram_reg_i_64__2
       (.I0(ram_reg_i_101__0_n_7),
        .I1(output_length_histog_1_reg_378[5]),
        .I2(zext_ln11_reg_357_reg[5]),
        .I3(ram_reg_i_102__0_n_7),
        .I4(ap_CS_fsm_state7),
        .O(ram_reg_i_64__2_n_7));
  LUT5 #(
    .INIT(32'h00FFD8D8)) 
    ram_reg_i_65__2
       (.I0(ram_reg_i_101__0_n_7),
        .I1(output_length_histog_1_reg_378[4]),
        .I2(zext_ln11_reg_357_reg[4]),
        .I3(ram_reg_i_103__0_n_7),
        .I4(ap_CS_fsm_state7),
        .O(ram_reg_i_65__2_n_7));
  LUT5 #(
    .INIT(32'h00FFD8D8)) 
    ram_reg_i_66__2
       (.I0(ram_reg_i_101__0_n_7),
        .I1(output_length_histog_1_reg_378[3]),
        .I2(zext_ln11_reg_357_reg[3]),
        .I3(ram_reg_i_104__0_n_7),
        .I4(ap_CS_fsm_state7),
        .O(ram_reg_i_66__2_n_7));
  LUT5 #(
    .INIT(32'h00FFD8D8)) 
    ram_reg_i_67__2
       (.I0(ram_reg_i_101__0_n_7),
        .I1(output_length_histog_1_reg_378[2]),
        .I2(zext_ln11_reg_357_reg[2]),
        .I3(ram_reg_i_105__0_n_7),
        .I4(ap_CS_fsm_state7),
        .O(ram_reg_i_67__2_n_7));
  LUT6 #(
    .INIT(64'hFF0000FFD8D8D8D8)) 
    ram_reg_i_68__2
       (.I0(ram_reg_i_101__0_n_7),
        .I1(output_length_histog_1_reg_378[1]),
        .I2(zext_ln11_reg_357_reg[1]),
        .I3(t_V_reg_177[0]),
        .I4(t_V_reg_177[1]),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_68__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair834" *) 
  LUT5 #(
    .INIT(32'h00FFD8D8)) 
    ram_reg_i_69__2
       (.I0(ram_reg_i_101__0_n_7),
        .I1(output_length_histog_1_reg_378[0]),
        .I2(zext_ln11_reg_357_reg[0]),
        .I3(t_V_reg_177[0]),
        .I4(ap_CS_fsm_state7),
        .O(ram_reg_i_69__2_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_6__18
       (.I0(truncate_tree_U0_output_length_histogram1_V_address1[2]),
        .I1(iptr),
        .O(ADDRARDADDR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_6__19
       (.I0(truncate_tree_U0_output_length_histogram1_V_address1[2]),
        .I1(iptr),
        .O(\i2_0_reg_188_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_7__16
       (.I0(truncate_tree_U0_output_length_histogram1_V_address1[1]),
        .I1(iptr),
        .O(ADDRARDADDR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7__17
       (.I0(truncate_tree_U0_output_length_histogram1_V_address1[1]),
        .I1(iptr),
        .O(\i2_0_reg_188_reg[5]_0 [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_i_8__16
       (.I0(ram_reg_i_41__4_n_7),
        .I1(ap_CS_fsm_state13),
        .I2(\i2_0_reg_188_reg_n_7_[0] ),
        .I3(iptr),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_i_8__17
       (.I0(ram_reg_i_41__4_n_7),
        .I1(ap_CS_fsm_state13),
        .I2(\i2_0_reg_188_reg_n_7_[0] ),
        .I3(iptr),
        .O(\i2_0_reg_188_reg[5]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_9__5
       (.I0(truncate_tree_U0_output_length_histogram1_V_address0[5]),
        .I1(ram_reg[1]),
        .I2(iptr),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \t_V_reg_177[8]_i_1 
       (.I0(grp_fu_199_p2),
        .I1(\ap_CS_fsm_reg[13]_0 [2]),
        .I2(icmp_ln879_fu_252_p2),
        .O(ap_NS_fsm11_out));
  LUT3 #(
    .INIT(8'h80)) 
    \t_V_reg_177[8]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(grp_fu_199_p2),
        .I2(icmp_ln879_reg_396),
        .O(t_V_reg_1770));
  FDSE \t_V_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(t_V_reg_1770),
        .D(j_V_reg_400[0]),
        .Q(t_V_reg_177[0]),
        .S(ap_NS_fsm11_out));
  FDSE \t_V_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(t_V_reg_1770),
        .D(j_V_reg_400[1]),
        .Q(t_V_reg_177[1]),
        .S(ap_NS_fsm11_out));
  FDRE \t_V_reg_177_reg[2] 
       (.C(ap_clk),
        .CE(t_V_reg_1770),
        .D(j_V_reg_400[2]),
        .Q(t_V_reg_177[2]),
        .R(ap_NS_fsm11_out));
  FDSE \t_V_reg_177_reg[3] 
       (.C(ap_clk),
        .CE(t_V_reg_1770),
        .D(j_V_reg_400[3]),
        .Q(t_V_reg_177[3]),
        .S(ap_NS_fsm11_out));
  FDSE \t_V_reg_177_reg[4] 
       (.C(ap_clk),
        .CE(t_V_reg_1770),
        .D(j_V_reg_400[4]),
        .Q(t_V_reg_177[4]),
        .S(ap_NS_fsm11_out));
  FDRE \t_V_reg_177_reg[5] 
       (.C(ap_clk),
        .CE(t_V_reg_1770),
        .D(j_V_reg_400[5]),
        .Q(t_V_reg_177[5]),
        .R(ap_NS_fsm11_out));
  FDRE \t_V_reg_177_reg[6] 
       (.C(ap_clk),
        .CE(t_V_reg_1770),
        .D(j_V_reg_400[6]),
        .Q(t_V_reg_177[6]),
        .R(ap_NS_fsm11_out));
  FDRE \t_V_reg_177_reg[7] 
       (.C(ap_clk),
        .CE(t_V_reg_1770),
        .D(j_V_reg_400[7]),
        .Q(t_V_reg_177[7]),
        .R(ap_NS_fsm11_out));
  FDRE \t_V_reg_177_reg[8] 
       (.C(ap_clk),
        .CE(t_V_reg_1770),
        .D(j_V_reg_400[8]),
        .Q(t_V_reg_177[8]),
        .R(ap_NS_fsm11_out));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \zext_ln11_reg_357[5]_i_1 
       (.I0(\ap_CS_fsm_reg[13]_0 [1]),
        .I1(\i1_0_reg_166[5]_i_3_n_7 ),
        .I2(\i_0_reg_155_reg_n_7_[6] ),
        .I3(\i_0_reg_155_reg[5]_0 [0]),
        .I4(\i_0_reg_155_reg[5]_0 [5]),
        .O(zext_ln11_reg_357_reg0));
  FDRE \zext_ln11_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln11_reg_357_reg0),
        .D(\i_0_reg_155_reg[5]_0 [0]),
        .Q(zext_ln11_reg_357_reg[0]),
        .R(1'b0));
  FDRE \zext_ln11_reg_357_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln11_reg_357_reg0),
        .D(\i_0_reg_155_reg[5]_0 [1]),
        .Q(zext_ln11_reg_357_reg[1]),
        .R(1'b0));
  FDRE \zext_ln11_reg_357_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln11_reg_357_reg0),
        .D(\i_0_reg_155_reg[5]_0 [2]),
        .Q(zext_ln11_reg_357_reg[2]),
        .R(1'b0));
  FDRE \zext_ln11_reg_357_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln11_reg_357_reg0),
        .D(\i_0_reg_155_reg[5]_0 [3]),
        .Q(zext_ln11_reg_357_reg[3]),
        .R(1'b0));
  FDRE \zext_ln11_reg_357_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln11_reg_357_reg0),
        .D(\i_0_reg_155_reg[5]_0 [4]),
        .Q(zext_ln11_reg_357_reg[4]),
        .R(1'b0));
  FDRE \zext_ln11_reg_357_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln11_reg_357_reg0),
        .D(\i_0_reg_155_reg[5]_0 [5]),
        .Q(zext_ln11_reg_357_reg[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \zext_ln45_reg_434[5]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(\zext_ln45_reg_434[5]_i_2_n_7 ),
        .I2(\i2_0_reg_188_reg_n_7_[6] ),
        .I3(\i2_0_reg_188_reg_n_7_[0] ),
        .I4(\i2_0_reg_188_reg_n_7_[5] ),
        .O(zext_ln45_reg_434_reg0));
  (* SOFT_HLUTNM = "soft_lutpair840" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zext_ln45_reg_434[5]_i_2 
       (.I0(\i2_0_reg_188_reg_n_7_[3] ),
        .I1(\i2_0_reg_188_reg_n_7_[4] ),
        .I2(\i2_0_reg_188_reg_n_7_[1] ),
        .I3(\i2_0_reg_188_reg_n_7_[2] ),
        .O(\zext_ln45_reg_434[5]_i_2_n_7 ));
  FDRE \zext_ln45_reg_434_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln45_reg_434_reg0),
        .D(\i2_0_reg_188_reg_n_7_[0] ),
        .Q(\zext_ln45_reg_434_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln45_reg_434_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln45_reg_434_reg0),
        .D(\i2_0_reg_188_reg_n_7_[1] ),
        .Q(\zext_ln45_reg_434_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln45_reg_434_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln45_reg_434_reg0),
        .D(\i2_0_reg_188_reg_n_7_[2] ),
        .Q(\zext_ln45_reg_434_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln45_reg_434_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln45_reg_434_reg0),
        .D(\i2_0_reg_188_reg_n_7_[3] ),
        .Q(\zext_ln45_reg_434_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \zext_ln45_reg_434_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln45_reg_434_reg0),
        .D(\i2_0_reg_188_reg_n_7_[4] ),
        .Q(\zext_ln45_reg_434_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \zext_ln45_reg_434_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln45_reg_434_reg0),
        .D(\i2_0_reg_188_reg_n_7_[5] ),
        .Q(\zext_ln45_reg_434_reg[5]_0 [5]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
