/// Auto-generated register definitions for TIM2
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::tim2 {

// ============================================================================
// TIM2 - General purpose timers
// Base Address: 0x40000000
// ============================================================================

/// TIM2 Register Structure
struct TIM2_Registers {

    /// control register 1
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR1;

    /// control register 2
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR2;

    /// slave mode control register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SMCR;

    /// DMA/Interrupt enable register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DIER;

    /// status register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SR;

    /// event generation register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t EGR;

    /// capture/compare mode register 1 (output mode)
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCMR1_Output;

    /// capture/compare mode register 1 (input mode)
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCMR1_Input;

    /// capture/compare mode register 2 (output mode)
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCMR2_Output;

    /// capture/compare mode register 2 (input mode)
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCMR2_Input;

    /// capture/compare enable register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCER;

    /// counter
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CNT;

    /// prescaler
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PSC;

    /// auto-reload register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ARR;
    uint8_t RESERVED_0030[4]; ///< Reserved

    /// capture/compare register 1
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCR1;

    /// capture/compare register 2
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCR2;

    /// capture/compare register 3
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCR3;

    /// capture/compare register 4
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCR4;
    uint8_t RESERVED_0044[4]; ///< Reserved

    /// DMA control register
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DCR;

    /// DMA address for full transfer
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAR;

    /// TIM5 option register
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OR;
};

static_assert(sizeof(TIM2_Registers) >= 84, "TIM2_Registers size mismatch");

/// TIM2 peripheral instance
inline TIM2_Registers* TIM2() {
    return reinterpret_cast<TIM2_Registers*>(0x40000000);
}

}  // namespace alloy::hal::st::stm32f4::tim2
