#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Apr 25 22:39:37 2017
# Process ID: 11756
# Current directory: C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.runs/impl_1
# Command line: vivado.exe -log master.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source master.tcl -notrace
# Log file: C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.runs/impl_1/master.vdi
# Journal file: C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source master.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 519 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/vga_bd/ip/vga_bd_clk_wiz_0_0/vga_bd_clk_wiz_0_0_board.xdc] for cell 'VGA_Clock/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/vga_bd/ip/vga_bd_clk_wiz_0_0/vga_bd_clk_wiz_0_0_board.xdc] for cell 'VGA_Clock/clk_wiz_0/inst'
Parsing XDC File [c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/vga_bd/ip/vga_bd_clk_wiz_0_0/vga_bd_clk_wiz_0_0.xdc] for cell 'VGA_Clock/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/vga_bd/ip/vga_bd_clk_wiz_0_0/vga_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/vga_bd/ip/vga_bd_clk_wiz_0_0/vga_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1013.641 ; gain = 512.109
Finished Parsing XDC File [c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/vga_bd/ip/vga_bd_clk_wiz_0_0/vga_bd_clk_wiz_0_0.xdc] for cell 'VGA_Clock/clk_wiz_0/inst'
Parsing XDC File [c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/clock_bd/ip/clock_bd_clk_wiz_0_0/clock_bd_clk_wiz_0_0_board.xdc] for cell 'Clock/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/clock_bd/ip/clock_bd_clk_wiz_0_0/clock_bd_clk_wiz_0_0_board.xdc] for cell 'Clock/clk_wiz_0/inst'
Parsing XDC File [c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/clock_bd/ip/clock_bd_clk_wiz_0_0/clock_bd_clk_wiz_0_0.xdc] for cell 'Clock/clk_wiz_0/inst'
WARNING: [Constraints 18-619] A clock with name 'CLK' already exists, overwriting the previous clock with the same name. [c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/clock_bd/ip/clock_bd_clk_wiz_0_0/clock_bd_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/clock_bd/ip/clock_bd_clk_wiz_0_0/clock_bd_clk_wiz_0_0.xdc] for cell 'Clock/clk_wiz_0/inst'
Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_7segment.xdc]
Finished Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_7segment.xdc]
Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_analog.xdc]
Finished Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_analog.xdc]
Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_clock.xdc]
Finished Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_clock.xdc]
Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_flash.xdc]
Finished Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_flash.xdc]
Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_header.xdc]
Finished Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_header.xdc]
Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_signal.xdc]
Finished Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_signal.xdc]
Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_uart.xdc]
Finished Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_uart.xdc]
Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_vga.xdc]
Finished Parsing XDC File [C:/Users/local/Documents/GitHub/source/_vhdl/constraints/basys3_vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1016.648 ; gain = 780.102
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.856 . Memory (MB): peak = 1016.648 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a1b8707d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.534 . Memory (MB): peak = 1021.980 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 205 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10403270d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.645 . Memory (MB): peak = 1021.980 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14f964450

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.798 . Memory (MB): peak = 1021.980 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14f964450

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.927 . Memory (MB): peak = 1021.980 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14f964450

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.934 . Memory (MB): peak = 1021.980 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1021.980 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14f964450

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.955 . Memory (MB): peak = 1021.980 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1dfecf156

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1021.980 ; gain = 0.000
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1021.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.runs/impl_1/master_opt.dcp' has been generated.
Command: report_drc -file master_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.runs/impl_1/master_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1021.980 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 108935a2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1021.980 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1006b26a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a66ea555

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a66ea555

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1021.980 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a66ea555

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16dd7a7ca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16dd7a7ca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 203bdea0b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a833f29f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a833f29f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1effc47b0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2441df939

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 26061fcb7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2c522e1e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2c522e1e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1dc6784a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1021.980 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1dc6784a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 174071b32

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 174071b32

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1021.980 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.932. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14dfebe14

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1021.980 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 14dfebe14

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14dfebe14

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14dfebe14

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1021.980 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 153eb72d3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1021.980 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 153eb72d3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1021.980 ; gain = 0.000
Ending Placer Task | Checksum: 9d210f92

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1021.980 ; gain = 0.000
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1021.980 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.467 . Memory (MB): peak = 1022.152 ; gain = 0.172
INFO: [Common 17-1381] The checkpoint 'C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.runs/impl_1/master_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1022.219 ; gain = 0.066
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1022.219 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1022.219 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7d5913e6 ConstDB: 0 ShapeSum: 1fc7fbac RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ad6e02d6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1147.375 ; gain = 125.035

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ad6e02d6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1147.375 ; gain = 125.035

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ad6e02d6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1147.375 ; gain = 125.035

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ad6e02d6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1147.375 ; gain = 125.035
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 104267fb6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1147.375 ; gain = 125.035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.799 | TNS=-259.593| WHS=-0.219 | THS=-15.202|

Phase 2 Router Initialization | Checksum: 1de5e7d0b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1147.375 ; gain = 125.035

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f25c0303

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1147.375 ; gain = 125.035

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.013 | TNS=-312.076| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 26605d179

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1147.375 ; gain = 125.035

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.608 | TNS=-319.938| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 9d813472

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1147.375 ; gain = 125.035
Phase 4 Rip-up And Reroute | Checksum: 9d813472

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1147.375 ; gain = 125.035

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1064ba30d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1147.375 ; gain = 125.035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.013 | TNS=-308.848| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 13edbec0e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1147.375 ; gain = 125.035

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13edbec0e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1147.375 ; gain = 125.035
Phase 5 Delay and Skew Optimization | Checksum: 13edbec0e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1147.375 ; gain = 125.035

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a51ec181

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1147.375 ; gain = 125.035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.013 | TNS=-304.315| WHS=-0.626 | THS=-14.262|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: e8e32ec0

Time (s): cpu = 00:08:28 ; elapsed = 00:04:33 . Memory (MB): peak = 1519.180 ; gain = 496.840
Phase 6.1 Hold Fix Iter | Checksum: e8e32ec0

Time (s): cpu = 00:08:28 ; elapsed = 00:04:33 . Memory (MB): peak = 1519.180 ; gain = 496.840

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.013 | TNS=-338.452| WHS=-0.557 | THS=-7.047 |

Phase 6.2 Additional Hold Fix | Checksum: 15461e7fe

Time (s): cpu = 00:14:46 ; elapsed = 00:08:07 . Memory (MB): peak = 1519.180 ; gain = 496.840
Phase 6 Post Hold Fix | Checksum: 15461e7fe

Time (s): cpu = 00:14:46 ; elapsed = 00:08:07 . Memory (MB): peak = 1519.180 ; gain = 496.840

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.583672 %
  Global Horizontal Routing Utilization  = 0.696122 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
Phase 7 Route finalize | Checksum: ed70747c

Time (s): cpu = 00:14:46 ; elapsed = 00:08:07 . Memory (MB): peak = 1519.180 ; gain = 496.840

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ed70747c

Time (s): cpu = 00:14:46 ; elapsed = 00:08:07 . Memory (MB): peak = 1519.180 ; gain = 496.840

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f7182a4e

Time (s): cpu = 00:14:47 ; elapsed = 00:08:08 . Memory (MB): peak = 1519.180 ; gain = 496.840

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 11f33c484

Time (s): cpu = 00:14:47 ; elapsed = 00:08:08 . Memory (MB): peak = 1519.180 ; gain = 496.840
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.013 | TNS=-338.452| WHS=-0.557 | THS=-7.047 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 11f33c484

Time (s): cpu = 00:14:47 ; elapsed = 00:08:08 . Memory (MB): peak = 1519.180 ; gain = 496.840
WARNING: [Route 35-456] Router was unable to fix hold violation on 5 pins because of tight setup and hold constraints. Such pins are:
	VGA_Display/VGA800x600/intvgaB[3]_i_1/I2
	VGA_Display/VGA800x600/intvgaR[3]_i_1/I2
	VGA_Display/VGA1280x1024/intvgaR[3]_i_1__1/I2
	VGA_Display/VGA1024x768/intvgaB[1]_i_1__0/I2
	VGA_Display/VGA1280x1024/intvgaG[3]_i_1__1/I2

Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-455] Router was unable to fix hold violation on 9 pins because of high hold requirement. Such pins are:
	VGA_Display/VGA1024x768/intvgaG[3]_i_1__0/I2
	VGA_Display/VGA800x600/intvgaB[1]_i_1/I2
	VGA_Display/VGA1024x768/intvgaR[0]_i_1__0/I2
	VGA_Display/VGA800x600/intvgaG[0]_i_1/I2
	VGA_Display/VGA1024x768/intvgaG[0]_i_1__0/I2
	VGA_Display/VGA1024x768/intvgaB[3]_i_1__0/I2
	VGA_Display/VGA800x600/intvgaG[3]_i_1/I2
	VGA_Display/VGA1280x1024/intvgaR[0]_i_1__1/I2
	VGA_Display/VGA1280x1024/intvgaB[3]_i_1__1/I2

Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-459] Router was unable to fix hold violation on 4 pins. This could be due to a combination of congestion, blockages and run-time limitations. Such pins are:
	VGA_Display/VGA800x600/intvgaR[0]_i_1/I2
	VGA_Display/VGA1024x768/intvgaR[3]_i_1__0/I2
	VGA_Display/VGA1280x1024/intvgaB[1]_i_1__1/I2
	VGA_Display/VGA1280x1024/intvgaG[0]_i_1__1/I2

Resolution: You may try high effort hold fixing by turning on param route.enableGlobalHoldIter.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:14:47 ; elapsed = 00:08:08 . Memory (MB): peak = 1519.180 ; gain = 496.840

Routing Is Done.
60 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:50 ; elapsed = 00:08:09 . Memory (MB): peak = 1519.180 ; gain = 496.961
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.680 . Memory (MB): peak = 1519.180 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.runs/impl_1/master_routed.dcp' has been generated.
Command: report_drc -file master_drc_routed.rpt -pb master_drc_routed.pb -rpx master_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.runs/impl_1/master_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file master_methodology_drc_routed.rpt -rpx master_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.runs/impl_1/master_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file master_power_routed.rpt -pb master_power_summary_routed.pb -rpx master_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 22:49:15 2017...
