// Seed: 3338780933
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output uwire id_2,
    input wire id_3,
    input tri1 id_4,
    input wire id_5,
    input wire id_6,
    output supply1 id_7,
    input wor id_8,
    input wor id_9,
    input tri0 id_10,
    input tri1 id_11,
    output tri id_12,
    input wor id_13,
    input tri1 id_14
);
  assign id_1 = 1 * 1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri1 id_7,
    input supply0 id_8,
    input wire id_9,
    output wire id_10,
    output uwire id_11,
    output supply0 id_12,
    output wand id_13,
    output tri0 id_14,
    input wor id_15,
    output wire id_16,
    input supply0 id_17,
    input wor id_18,
    input tri1 id_19,
    input supply1 id_20,
    input wor id_21,
    input uwire id_22,
    input tri1 id_23
);
  module_0(
      id_2,
      id_12,
      id_13,
      id_5,
      id_19,
      id_8,
      id_18,
      id_14,
      id_22,
      id_9,
      id_22,
      id_9,
      id_6,
      id_19,
      id_1
  );
endmodule
