// Seed: 7619693
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2
);
  assign id_2 = 1;
  type_8 id_3 (
      .id_0(1),
      .sum (1),
      .id_1(id_0)
  );
  type_9(
      1 == id_1, id_1, 1
  );
  logic id_4;
  logic id_5;
  assign id_5 = 1;
endmodule
