<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Master: Lib/uC-CPU/cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Master
   </div>
   <div id="projectbrief">Requests temperature and humidity from Slave1, shows them on LCD and sends them to slave2</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8f3de2ae926fecfe6abd5379fd2b6eb1.html">Lib</a></li><li class="navelem"><a class="el" href="dir_d1ba145f77c2d5d80e2c03bc6c2ec8bb.html">uC-CPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">cpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="cpu__def_8h_source.html">cpu_def.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="cpu__cfg_8h_source.html">cpu_cfg.h</a>&gt;</code><br />
</div>
<p><a href="cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a184fc3063f5d526ce4843c0e87f53093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a184fc3063f5d526ce4843c0e87f53093">CPU_CFG_ADDR_SIZE</a>&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#ab1c095da43dace1cd5133b2b420355a6">CPU_WORD_SIZE_32</a>        /* Defines CPU address word size  (in octets).          */</td></tr>
<tr class="separator:a184fc3063f5d526ce4843c0e87f53093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a992154d8edececa3e4828a0c3068e246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a992154d8edececa3e4828a0c3068e246">CPU_CFG_DATA_SIZE</a>&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#ab1c095da43dace1cd5133b2b420355a6">CPU_WORD_SIZE_32</a>        /* Defines CPU data    word size  (in octets).          */</td></tr>
<tr class="separator:a992154d8edececa3e4828a0c3068e246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70317b86dad714eebe4ff658b6553188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a70317b86dad714eebe4ff658b6553188">CPU_CFG_DATA_SIZE_MAX</a>&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#a63c4beacb30bb928c974c5b998b3ae91">CPU_WORD_SIZE_64</a>        /* Defines CPU maximum word size  (in octets).          */</td></tr>
<tr class="separator:a70317b86dad714eebe4ff658b6553188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e15adcc52aa63b2b6a2d19be69beea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ac2e15adcc52aa63b2b6a2d19be69beea">CPU_CFG_ENDIAN_TYPE</a>&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#a33a2262182131fc1350c207a8e3fd4d0">CPU_ENDIAN_TYPE_LITTLE</a>  /* Defines CPU data    word-memory order (see Note #2). */</td></tr>
<tr class="separator:ac2e15adcc52aa63b2b6a2d19be69beea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5104b8450984da0710c2f0ed9ec3d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ad5104b8450984da0710c2f0ed9ec3d03">CPU_CFG_STK_GROWTH</a>&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#a6d85ac813b3730fc9bde1b0dd14ea093">CPU_STK_GROWTH_HI_TO_LO</a>       /* Defines CPU stack growth order (see Note #1).        */</td></tr>
<tr class="separator:ad5104b8450984da0710c2f0ed9ec3d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76939e4015e3a1604670c3e992ab075b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a76939e4015e3a1604670c3e992ab075b">CPU_CFG_STK_ALIGN_BYTES</a>&#160;&#160;&#160;(8u)                          /* Defines CPU stack alignment in bytes. (see Note #2). */</td></tr>
<tr class="separator:a76939e4015e3a1604670c3e992ab075b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f626d7417e104c6890a48054f5c2e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ab2f626d7417e104c6890a48054f5c2e9">CPU_CFG_CRITICAL_METHOD</a>&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#a04047a4b75546dd528a22e263b2f79d7">CPU_CRITICAL_METHOD_STATUS_LOCAL</a></td></tr>
<tr class="separator:ab2f626d7417e104c6890a48054f5c2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9613b70052445254c261863595b0b6e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a9613b70052445254c261863595b0b6e5">CPU_SR_ALLOC</a>()&#160;&#160;&#160;<a class="el" href="cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>  cpu_sr = (<a class="el" href="cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>)0</td></tr>
<tr class="separator:a9613b70052445254c261863595b0b6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f5cd03d6a72d3ff9570c6e76388ec83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a1f5cd03d6a72d3ff9570c6e76388ec83">CPU_INT_DIS</a>()&#160;&#160;&#160;do { cpu_sr = <a class="el" href="cpu_8h.html#ac8300725b96e77b5dfe94134dee5b609">CPU_SR_Save</a>(<a class="el" href="cpu__cfg_8h.html#ad6149127ba5339c45eca37bb757e5474">CPU_CFG_KA_IPL_BOUNDARY</a> &lt;&lt; (8u - <a class="el" href="cpu__cfg_8h.html#adabfe0b1b697d5927cfb05600f3d4556">CPU_CFG_NVIC_PRIO_BITS</a>));} while (0)</td></tr>
<tr class="separator:a1f5cd03d6a72d3ff9570c6e76388ec83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159531368e96c6a5e76658c4fefc6859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a159531368e96c6a5e76658c4fefc6859">CPU_INT_EN</a>()&#160;&#160;&#160;do { <a class="el" href="cpu_8h.html#a2b83b84c2c57669cc4ada66870d6cf17">CPU_SR_Restore</a>(cpu_sr); } while (0) /* Restore CPU BASEPRI priority level.          */</td></tr>
<tr class="separator:a159531368e96c6a5e76658c4fefc6859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f6a325617b3c9daea0084d5eed2698e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a8f6a325617b3c9daea0084d5eed2698e">CPU_CRITICAL_ENTER</a>()&#160;&#160;&#160;do { <a class="el" href="cpu_8h.html#a1f5cd03d6a72d3ff9570c6e76388ec83">CPU_INT_DIS</a>(); } while (0)          /* Disable   interrupts.                        */</td></tr>
<tr class="separator:a8f6a325617b3c9daea0084d5eed2698e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c1c05de85cf8a230d24ded521b1ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a14c1c05de85cf8a230d24ded521b1ed5">CPU_CRITICAL_EXIT</a>()&#160;&#160;&#160;do { <a class="el" href="cpu_8h.html#a159531368e96c6a5e76658c4fefc6859">CPU_INT_EN</a>();  } while (0)          /* Re-enable interrupts.                        */</td></tr>
<tr class="separator:a14c1c05de85cf8a230d24ded521b1ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8cf7b9a18fd3aeda30d5382e519c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a1b8cf7b9a18fd3aeda30d5382e519c1e">CPU_MB</a>()&#160;&#160;&#160;__asm__ __volatile__ (&quot;dsb&quot; : : : &quot;memory&quot;)</td></tr>
<tr class="separator:a1b8cf7b9a18fd3aeda30d5382e519c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d079eb6d6795a25f320d970ad340b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ae1d079eb6d6795a25f320d970ad340b1">CPU_RMB</a>()&#160;&#160;&#160;__asm__ __volatile__ (&quot;dsb&quot; : : : &quot;memory&quot;)</td></tr>
<tr class="separator:ae1d079eb6d6795a25f320d970ad340b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea13079f53392c0409035988d027440f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aea13079f53392c0409035988d027440f">CPU_WMB</a>()&#160;&#160;&#160;__asm__ __volatile__ (&quot;dsb&quot; : : : &quot;memory&quot;)</td></tr>
<tr class="separator:aea13079f53392c0409035988d027440f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d4ada655bfc2e5dcce78660ffa31383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a3d4ada655bfc2e5dcce78660ffa31383">CPU_CFG_LEAD_ZEROS_ASM_PRESENT</a>&#160;&#160;&#160;/* ... assembly-version (see Note #1a).                 */</td></tr>
<tr class="separator:a3d4ada655bfc2e5dcce78660ffa31383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a7f9bbf7fbb9d0ca71ee16d998226f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a8a7f9bbf7fbb9d0ca71ee16d998226f9">CPU_CFG_TRAIL_ZEROS_ASM_PRESENT</a>&#160;&#160;&#160;/* ... assembly-version (see Note #1b).                 */</td></tr>
<tr class="separator:a8a7f9bbf7fbb9d0ca71ee16d998226f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40428cfd5b4143c5d30b03317ff81e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a40428cfd5b4143c5d30b03317ff81e5b">CPU_INT_STK_PTR</a>&#160;&#160;&#160;0u</td></tr>
<tr class="separator:a40428cfd5b4143c5d30b03317ff81e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7bc25df06417ef903c3126b8f84683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ab7bc25df06417ef903c3126b8f84683d">CPU_INT_RESET</a>&#160;&#160;&#160;1u</td></tr>
<tr class="separator:ab7bc25df06417ef903c3126b8f84683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9831f6b615330a333a162551f8b4aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ad9831f6b615330a333a162551f8b4aff">CPU_INT_NMI</a>&#160;&#160;&#160;2u</td></tr>
<tr class="separator:ad9831f6b615330a333a162551f8b4aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc030711a255d430efab24c588d8b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a6bc030711a255d430efab24c588d8b71">CPU_INT_HFAULT</a>&#160;&#160;&#160;3u</td></tr>
<tr class="separator:a6bc030711a255d430efab24c588d8b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5abe820d583eb3d1e1b0a0589a33e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#afb5abe820d583eb3d1e1b0a0589a33e2">CPU_INT_MEM</a>&#160;&#160;&#160;4u</td></tr>
<tr class="separator:afb5abe820d583eb3d1e1b0a0589a33e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dde2ea5c632e1820c29327a08d5e3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a0dde2ea5c632e1820c29327a08d5e3ce">CPU_INT_BUSFAULT</a>&#160;&#160;&#160;5u</td></tr>
<tr class="separator:a0dde2ea5c632e1820c29327a08d5e3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a878e4b578bab52dcbaaed27481d385d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a878e4b578bab52dcbaaed27481d385d8">CPU_INT_USAGEFAULT</a>&#160;&#160;&#160;6u</td></tr>
<tr class="separator:a878e4b578bab52dcbaaed27481d385d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9167a0b119ca313200a1b04101fa408b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a9167a0b119ca313200a1b04101fa408b">CPU_INT_RSVD_07</a>&#160;&#160;&#160;7u</td></tr>
<tr class="separator:a9167a0b119ca313200a1b04101fa408b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a32af65fcafe2041dca82d6ee51a812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a9a32af65fcafe2041dca82d6ee51a812">CPU_INT_RSVD_08</a>&#160;&#160;&#160;8u</td></tr>
<tr class="separator:a9a32af65fcafe2041dca82d6ee51a812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96466f1ae00baba00ad02d4e238ab31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a96466f1ae00baba00ad02d4e238ab31d">CPU_INT_RSVD_09</a>&#160;&#160;&#160;9u</td></tr>
<tr class="separator:a96466f1ae00baba00ad02d4e238ab31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103c16a3f84f652b791086545a20f2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a103c16a3f84f652b791086545a20f2c3">CPU_INT_RSVD_10</a>&#160;&#160;&#160;10u</td></tr>
<tr class="separator:a103c16a3f84f652b791086545a20f2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc740dc527ffff65c332aa55e050475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#adfc740dc527ffff65c332aa55e050475">CPU_INT_SVCALL</a>&#160;&#160;&#160;11u</td></tr>
<tr class="separator:adfc740dc527ffff65c332aa55e050475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac305745c674c79a61d121dfac42ebaab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ac305745c674c79a61d121dfac42ebaab">CPU_INT_DBGMON</a>&#160;&#160;&#160;12u</td></tr>
<tr class="separator:ac305745c674c79a61d121dfac42ebaab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25c15a9e50a563b73e0be87375de4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ac25c15a9e50a563b73e0be87375de4a1">CPU_INT_RSVD_13</a>&#160;&#160;&#160;13u</td></tr>
<tr class="separator:ac25c15a9e50a563b73e0be87375de4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2132e44568e98011f255119d2affb152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a2132e44568e98011f255119d2affb152">CPU_INT_PENDSV</a>&#160;&#160;&#160;14u</td></tr>
<tr class="separator:a2132e44568e98011f255119d2affb152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6a9655ea85f48dd2bf32fa97ef656b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#abc6a9655ea85f48dd2bf32fa97ef656b">CPU_INT_SYSTICK</a>&#160;&#160;&#160;15u</td></tr>
<tr class="separator:abc6a9655ea85f48dd2bf32fa97ef656b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650e74cbe18367d5cdc852b9c2df236d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a650e74cbe18367d5cdc852b9c2df236d">CPU_INT_EXT0</a>&#160;&#160;&#160;16u</td></tr>
<tr class="separator:a650e74cbe18367d5cdc852b9c2df236d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d172153380087b639316128f2e0437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a68d172153380087b639316128f2e0437">CPU_INT_KA</a>&#160;&#160;&#160;0u   /* Kernel Aware     interrupt request.                  */</td></tr>
<tr class="separator:a68d172153380087b639316128f2e0437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a4b2ef55d3725ac1d1b59d8536d184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a68a4b2ef55d3725ac1d1b59d8536d184">CPU_INT_NKA</a>&#160;&#160;&#160;1u   /* Non-Kernel Aware interrupt request.                  */</td></tr>
<tr class="separator:a68a4b2ef55d3725ac1d1b59d8536d184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d5cdcb4b533af44558f00ff2761b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a34d5cdcb4b533af44558f00ff2761b2d">CPU_REG_SYST_CSR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E010)))             /* SysTick Ctrl &amp; Status Reg.           */</td></tr>
<tr class="separator:a34d5cdcb4b533af44558f00ff2761b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f42bead8d77da30615d7c13413609e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ad2f42bead8d77da30615d7c13413609e">CPU_REG_SYST_RVR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E014)))             /* SysTick Reload      Value Reg.       */</td></tr>
<tr class="separator:ad2f42bead8d77da30615d7c13413609e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c38cae8212fc5698bbec2fdf9402ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a2c38cae8212fc5698bbec2fdf9402ca1">CPU_REG_SYST_CVR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E018)))             /* SysTick Current     Value Reg.       */</td></tr>
<tr class="separator:a2c38cae8212fc5698bbec2fdf9402ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf239f66debc5fa4339549cf4ee60262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#adf239f66debc5fa4339549cf4ee60262">CPU_REG_SYST_CALIB</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E01C)))             /* SysTick Calibration Value Reg.       */</td></tr>
<tr class="separator:adf239f66debc5fa4339549cf4ee60262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c92021c14af1b7c4f3ac95cee164a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ab9c92021c14af1b7c4f3ac95cee164a1">CPU_REG_NVIC_ISER</a>(n)&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E100 + (n) * 4u)))  /* IRQ Set En Reg.                      */</td></tr>
<tr class="separator:ab9c92021c14af1b7c4f3ac95cee164a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118c3b27e90a90da71332afcdac28b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a118c3b27e90a90da71332afcdac28b53">CPU_REG_NVIC_ICER</a>(n)&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E180 + (n) * 4u)))  /* IRQ Clr En Reg.                      */</td></tr>
<tr class="separator:a118c3b27e90a90da71332afcdac28b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1d5849488d18414fb9c9a519b502a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a9a1d5849488d18414fb9c9a519b502a4">CPU_REG_NVIC_ISPR</a>(n)&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E200 + (n) * 4u)))  /* IRQ Set Pending Reg.                 */</td></tr>
<tr class="separator:a9a1d5849488d18414fb9c9a519b502a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4ae137f1068e0058f64fa1691774d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a1d4ae137f1068e0058f64fa1691774d1">CPU_REG_NVIC_ICPR</a>(n)&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E280 + (n) * 4u)))  /* IRQ Clr Pending Reg.                 */</td></tr>
<tr class="separator:a1d4ae137f1068e0058f64fa1691774d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d5c07ccef799c64bf153669681d7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a21d5c07ccef799c64bf153669681d7eb">CPU_REG_NVIC_IABR</a>(n)&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E300 + (n) * 4u)))  /* IRQ Active Reg.                      */</td></tr>
<tr class="separator:a21d5c07ccef799c64bf153669681d7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2fc05181a71ed0168582861879b198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a0c2fc05181a71ed0168582861879b198">CPU_REG_NVIC_IPR</a>(n)&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E400 + (n) * 4u)))  /* IRQ Prio Reg.                        */</td></tr>
<tr class="separator:a0c2fc05181a71ed0168582861879b198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b1d7dd5c41f9b9d97263d80a608d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aa4b1d7dd5c41f9b9d97263d80a608d59">CPU_REG_SCB_CPUID</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED00)))             /* CPUID Base Reg.                      */</td></tr>
<tr class="separator:aa4b1d7dd5c41f9b9d97263d80a608d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab30d8cc3a29b911d0d542874af15a02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ab30d8cc3a29b911d0d542874af15a02c">CPU_REG_SCB_ICSR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED04)))             /* Int Ctrl State  Reg.                 */</td></tr>
<tr class="separator:ab30d8cc3a29b911d0d542874af15a02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc547b55fc7c76b5200b68cc17ac8596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#adc547b55fc7c76b5200b68cc17ac8596">CPU_REG_SCB_VTOR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED08)))             /* Vect Tbl Offset Reg.                 */</td></tr>
<tr class="separator:adc547b55fc7c76b5200b68cc17ac8596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c9855c1232a96444431af061bc0c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a63c9855c1232a96444431af061bc0c71">CPU_REG_SCB_AIRCR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED0C)))             /* App Int/Reset Ctrl Reg.              */</td></tr>
<tr class="separator:a63c9855c1232a96444431af061bc0c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a0d9a732da171d7d98d1d3374b36d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a8a0d9a732da171d7d98d1d3374b36d98">CPU_REG_SCB_SCR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED10)))             /* System Ctrl Reg.                     */</td></tr>
<tr class="separator:a8a0d9a732da171d7d98d1d3374b36d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d3078e7dd69372b0b08e01bb7c7776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a34d3078e7dd69372b0b08e01bb7c7776">CPU_REG_SCB_CCR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED14)))             /* Cfg    Ctrl Reg.                     */</td></tr>
<tr class="separator:a34d3078e7dd69372b0b08e01bb7c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c9671dea94e3a263fbd0a015d0c6e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ae4c9671dea94e3a263fbd0a015d0c6e4">CPU_REG_SCB_SHPRI1</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED18)))             /* System Handlers  4 to  7 Prio.       */</td></tr>
<tr class="separator:ae4c9671dea94e3a263fbd0a015d0c6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb6c83be19623975c4f6763cf55a70a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a4cb6c83be19623975c4f6763cf55a70a">CPU_REG_SCB_SHPRI2</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED1C)))             /* System Handlers  8 to 11 Prio.       */</td></tr>
<tr class="separator:a4cb6c83be19623975c4f6763cf55a70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218e31efed3c530083e7a3ea657ba81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a218e31efed3c530083e7a3ea657ba81e">CPU_REG_SCB_SHPRI3</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED20)))             /* System Handlers 12 to 15 Prio.       */</td></tr>
<tr class="separator:a218e31efed3c530083e7a3ea657ba81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa84e2b7a709eed2681992d18147659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a6aa84e2b7a709eed2681992d18147659">CPU_REG_SCB_SHCSR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED24)))             /* System Handler Ctrl &amp; State Reg.     */</td></tr>
<tr class="separator:a6aa84e2b7a709eed2681992d18147659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe82a43f0ca304a841c234fa11e46dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#adfe82a43f0ca304a841c234fa11e46dc">CPU_REG_SCB_CFSR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED28)))             /* Configurable Fault Status Reg.       */</td></tr>
<tr class="separator:adfe82a43f0ca304a841c234fa11e46dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b61485b2b83e184a4e0f4926ef7ecdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a3b61485b2b83e184a4e0f4926ef7ecdb">CPU_REG_SCB_HFSR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED2C)))             /* Hard  Fault Status Reg.              */</td></tr>
<tr class="separator:a3b61485b2b83e184a4e0f4926ef7ecdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d84d81491850a01b1177886b31555c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a94d84d81491850a01b1177886b31555c">CPU_REG_SCB_DFSR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED30)))             /* Debug Fault Status Reg.              */</td></tr>
<tr class="separator:a94d84d81491850a01b1177886b31555c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a89566c9965270f3fb63dc4e25a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#af4a89566c9965270f3fb63dc4e25a379">CPU_REG_SCB_MMFAR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED34)))             /* Mem Manage Addr Reg.                 */</td></tr>
<tr class="separator:af4a89566c9965270f3fb63dc4e25a379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0169ef1e5cfb6091fd7704438f5c8b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aa0169ef1e5cfb6091fd7704438f5c8b0">CPU_REG_SCB_BFAR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED38)))             /* Bus Fault  Addr Reg.                 */</td></tr>
<tr class="separator:aa0169ef1e5cfb6091fd7704438f5c8b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a300e2060c59109d0dc06523e574a2b95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a300e2060c59109d0dc06523e574a2b95">CPU_REG_SCB_AFSR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED3C)))             /* Aux Fault Status Reg.                */</td></tr>
<tr class="separator:a300e2060c59109d0dc06523e574a2b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c7dc6338a43abef543e4cd49617c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a98c7dc6338a43abef543e4cd49617c12">CPU_REG_SCB_CPACR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED88)))             /* Coprocessor Access Control Reg.      */</td></tr>
<tr class="separator:a98c7dc6338a43abef543e4cd49617c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8373a28589c21662b0567442fc7b824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ad8373a28589c21662b0567442fc7b824">CPU_REG_SCB_FPCCR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EF34)))             /* Floating-Point Context Control Reg.  */</td></tr>
<tr class="separator:ad8373a28589c21662b0567442fc7b824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b36b3dc80b732e8620f63983703f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a37b36b3dc80b732e8620f63983703f3c">CPU_REG_SCB_FPCAR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EF38)))             /* Floating-Point Context Address Reg.  */</td></tr>
<tr class="separator:a37b36b3dc80b732e8620f63983703f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebdc2f9b6ffd149b067cd369c4a44e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aebdc2f9b6ffd149b067cd369c4a44e3a">CPU_REG_SCB_FPDSCR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EF3C)))             /* FP Default Status Control Reg.       */</td></tr>
<tr class="separator:aebdc2f9b6ffd149b067cd369c4a44e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb1ce5177ef6f272b00e6e18862eabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aabb1ce5177ef6f272b00e6e18862eabf">CPU_REG_CPUID_PFR0</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED40)))             /* Processor Feature Reg 0.             */</td></tr>
<tr class="separator:aabb1ce5177ef6f272b00e6e18862eabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19fa59f8052ad90356bfd507ca14ac1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a19fa59f8052ad90356bfd507ca14ac1e">CPU_REG_CPUID_PFR1</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED44)))             /* Processor Feature Reg 1.             */</td></tr>
<tr class="separator:a19fa59f8052ad90356bfd507ca14ac1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b97106ef3709dd02496abbfd3685ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a2b97106ef3709dd02496abbfd3685ba6">CPU_REG_CPUID_DFR0</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED48)))             /* Debug     Feature Reg 0.             */</td></tr>
<tr class="separator:a2b97106ef3709dd02496abbfd3685ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb059880de11c416d551c024c9bb5275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#acb059880de11c416d551c024c9bb5275">CPU_REG_CPUID_AFR0</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED4C)))             /* Aux       Feature Reg 0.             */</td></tr>
<tr class="separator:acb059880de11c416d551c024c9bb5275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34618cb2ecc571b109e211293f31b98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a34618cb2ecc571b109e211293f31b98f">CPU_REG_CPUID_MMFR0</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED50)))             /* Memory Model Feature Reg 0.          */</td></tr>
<tr class="separator:a34618cb2ecc571b109e211293f31b98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6072657d9f61a9021b50ecb67ace79fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a6072657d9f61a9021b50ecb67ace79fd">CPU_REG_CPUID_MMFR1</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED54)))             /* Memory Model Feature Reg 1.          */</td></tr>
<tr class="separator:a6072657d9f61a9021b50ecb67ace79fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a280393f57404b65bde72ecd309520fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a280393f57404b65bde72ecd309520fc8">CPU_REG_CPUID_MMFR2</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED58)))             /* Memory Model Feature Reg 2.          */</td></tr>
<tr class="separator:a280393f57404b65bde72ecd309520fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a243a95a3e565b8638736c7b54043eb81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a243a95a3e565b8638736c7b54043eb81">CPU_REG_CPUID_MMFR3</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED5C)))             /* Memory Model Feature Reg 3.          */</td></tr>
<tr class="separator:a243a95a3e565b8638736c7b54043eb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d5e04f511061ae0a6ddf6efd3945a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a9d5e04f511061ae0a6ddf6efd3945a09">CPU_REG_CPUID_ISAFR0</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED60)))             /* ISA Feature Reg 0.                   */</td></tr>
<tr class="separator:a9d5e04f511061ae0a6ddf6efd3945a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5697222d636770a68885b66a07c80c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a5697222d636770a68885b66a07c80c2e">CPU_REG_CPUID_ISAFR1</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED64)))             /* ISA Feature Reg 1.                   */</td></tr>
<tr class="separator:a5697222d636770a68885b66a07c80c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8116730beba9dc8ff58769094621d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aab8116730beba9dc8ff58769094621d6">CPU_REG_CPUID_ISAFR2</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED68)))             /* ISA Feature Reg 2.                   */</td></tr>
<tr class="separator:aab8116730beba9dc8ff58769094621d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b670a2c4cfcce9801fe24529894455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a75b670a2c4cfcce9801fe24529894455">CPU_REG_CPUID_ISAFR3</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED6C)))             /* ISA Feature Reg 3.                   */</td></tr>
<tr class="separator:a75b670a2c4cfcce9801fe24529894455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7577511ad0f6df4afc5082be638d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a4b7577511ad0f6df4afc5082be638d36">CPU_REG_CPUID_ISAFR4</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED70)))             /* ISA Feature Reg 4.                   */</td></tr>
<tr class="separator:a4b7577511ad0f6df4afc5082be638d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ddcfb01c9f91040e788e74ff26b15a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a4ddcfb01c9f91040e788e74ff26b15a9">CPU_REG_MPU_TYPE</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED90)))             /* MPU Type Reg.                        */</td></tr>
<tr class="separator:a4ddcfb01c9f91040e788e74ff26b15a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75c699dffb872da15d248c0dfcd71ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ab75c699dffb872da15d248c0dfcd71ba">CPU_REG_MPU_CTRL</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED94)))             /* MPU Ctrl Reg.                        */</td></tr>
<tr class="separator:ab75c699dffb872da15d248c0dfcd71ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88798b84d942ff2f1c80e1ec007e69ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a88798b84d942ff2f1c80e1ec007e69ed">CPU_REG_MPU_RNR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED98)))             /* MPU Region Nbr Reg.                  */</td></tr>
<tr class="separator:a88798b84d942ff2f1c80e1ec007e69ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fded74161cfbe3b920708b824c323d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a1fded74161cfbe3b920708b824c323d2">CPU_REG_MPU_RBAR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED9C)))             /* MPU Region Base Addr Reg.            */</td></tr>
<tr class="separator:a1fded74161cfbe3b920708b824c323d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d4c0ec9030f057ebdcb2d6cad3f6c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#af8d4c0ec9030f057ebdcb2d6cad3f6c6">CPU_REG_MPU_RASR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDA0)))             /* MPU Region Attrib &amp; Size Reg.        */</td></tr>
<tr class="separator:af8d4c0ec9030f057ebdcb2d6cad3f6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93105b2e753f7c764ead9ad610846adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a93105b2e753f7c764ead9ad610846adc">CPU_REG_ICTR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E004)))             /* Int Ctrl'er Type Reg.                */</td></tr>
<tr class="separator:a93105b2e753f7c764ead9ad610846adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24e87accff5632fe3e594264b5e4406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#af24e87accff5632fe3e594264b5e4406">CPU_REG_DHCSR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDF0)))             /* Debug Halting Ctrl &amp; Status Reg.     */</td></tr>
<tr class="separator:af24e87accff5632fe3e594264b5e4406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add657098a21868f65fc74ac9817d3a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#add657098a21868f65fc74ac9817d3a9c">CPU_REG_DCRSR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDF4)))             /* Debug Core Reg Selector Reg.         */</td></tr>
<tr class="separator:add657098a21868f65fc74ac9817d3a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775dfde29a0a1dd7b41b7e0526fd4ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a775dfde29a0a1dd7b41b7e0526fd4ba6">CPU_REG_DCRDR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDF8)))             /* Debug Core Reg Data     Reg.         */</td></tr>
<tr class="separator:a775dfde29a0a1dd7b41b7e0526fd4ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b6e0fb54da00b0a1dc0f114a0a95dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a7b6e0fb54da00b0a1dc0f114a0a95dd6">CPU_REG_DEMCR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDFC)))             /* Debug Except &amp; Monitor Ctrl Reg.     */</td></tr>
<tr class="separator:a7b6e0fb54da00b0a1dc0f114a0a95dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3224674aaac705350a81eaa22fccaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a6b3224674aaac705350a81eaa22fccaf">CPU_REG_STIR</a>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EF00)))             /* Software Trigger Int Reg.            */</td></tr>
<tr class="separator:a6b3224674aaac705350a81eaa22fccaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c40f6cd67e354b11aed17e805184eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a55c40f6cd67e354b11aed17e805184eb">CPU_REG_SYST_CSR_COUNTFLAG</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a55c40f6cd67e354b11aed17e805184eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa207f15bf887dda96fff0f1658745827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aa207f15bf887dda96fff0f1658745827">CPU_REG_SYST_CSR_CLKSOURCE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:aa207f15bf887dda96fff0f1658745827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57cfcf2fffdf954cca8cab36ac4f46dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a57cfcf2fffdf954cca8cab36ac4f46dc">CPU_REG_SYST_CSR_TICKINT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a57cfcf2fffdf954cca8cab36ac4f46dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6948ae7d7ae5981efb845180162fcdbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a6948ae7d7ae5981efb845180162fcdbf">CPU_REG_SYST_CSR_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a6948ae7d7ae5981efb845180162fcdbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46136fc40770d575f68ef0884a3c5fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ac46136fc40770d575f68ef0884a3c5fa">CPU_REG_SYST_CALIB_NOREF</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ac46136fc40770d575f68ef0884a3c5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b0896f0534bd79035f3efbb42e6c418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a0b0896f0534bd79035f3efbb42e6c418">CPU_REG_SYST_CALIB_SKEW</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a0b0896f0534bd79035f3efbb42e6c418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7bf3a70bd67fc51b2deef306684d975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ac7bf3a70bd67fc51b2deef306684d975">CPU_REG_SCB_ICSR_NMIPENDSET</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ac7bf3a70bd67fc51b2deef306684d975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4eee0820afd2f8163cdbdebf2c158b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a5c4eee0820afd2f8163cdbdebf2c158b">CPU_REG_SCB_ICSR_PENDSVSET</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a5c4eee0820afd2f8163cdbdebf2c158b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6573d46f836b851fe3d12e0ca12eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a1e6573d46f836b851fe3d12e0ca12eba">CPU_REG_SCB_ICSR_PENDSVCLR</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a1e6573d46f836b851fe3d12e0ca12eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54da3cb91cc129a3a20a898335e79e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a54da3cb91cc129a3a20a898335e79e74">CPU_REG_SCB_ICSR_PENDSTSET</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:a54da3cb91cc129a3a20a898335e79e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac40fa609dd7b8040ebdf04004051825c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ac40fa609dd7b8040ebdf04004051825c">CPU_REG_SCB_ICSR_PENDSTCLR</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:ac40fa609dd7b8040ebdf04004051825c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96330b2689273c2b5e33585d6c240822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a96330b2689273c2b5e33585d6c240822">CPU_REG_SCB_ICSR_ISRPREEMPT</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:a96330b2689273c2b5e33585d6c240822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245de6285bcbed5a3e16c0abdd4a1a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a245de6285bcbed5a3e16c0abdd4a1a83">CPU_REG_SCB_ICSR_ISRPENDING</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:a245de6285bcbed5a3e16c0abdd4a1a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c317c393474e241e22a6dbc44fe158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a79c317c393474e241e22a6dbc44fe158">CPU_REG_SCB_ICSR_RETTOBASE</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:a79c317c393474e241e22a6dbc44fe158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4ec0b3254bd89558d11f4f2a0ec210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aea4ec0b3254bd89558d11f4f2a0ec210">CPU_REG_SCB_VTOR_TBLBASE</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:aea4ec0b3254bd89558d11f4f2a0ec210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c8b38d3de9de3261156046a36f7fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ae1c8b38d3de9de3261156046a36f7fab">CPU_REG_SCB_AIRCR_ENDIANNESS</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:ae1c8b38d3de9de3261156046a36f7fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6abd34b937fae967488fee8b7ea61d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#af6abd34b937fae967488fee8b7ea61d3">CPU_REG_SCB_AIRCR_SYSRESETREQ</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:af6abd34b937fae967488fee8b7ea61d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e973c426677d70dbdbdc3d5a1b0201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a84e973c426677d70dbdbdc3d5a1b0201">CPU_REG_SCB_AIRCR_VECTCLRACTIVE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a84e973c426677d70dbdbdc3d5a1b0201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61fc47c77da997061b0110acb1436e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a61fc47c77da997061b0110acb1436e8a">CPU_REG_SCB_AIRCR_VECTRESET</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a61fc47c77da997061b0110acb1436e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b721bfdff13f99075a00020838705d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a98b721bfdff13f99075a00020838705d">CPU_REG_SCB_SCR_SEVONPEND</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a98b721bfdff13f99075a00020838705d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47c0dee386e91110dc667635a66e3f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ac47c0dee386e91110dc667635a66e3f1">CPU_REG_SCB_SCR_SLEEPDEEP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ac47c0dee386e91110dc667635a66e3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f77c88e3d12a60d2e7901af1245214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ad2f77c88e3d12a60d2e7901af1245214">CPU_REG_SCB_SCR_SLEEPONEXIT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ad2f77c88e3d12a60d2e7901af1245214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2753ae5cab0ab9560db13775e384bf5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a2753ae5cab0ab9560db13775e384bf5f">CPU_REG_SCB_CCR_STKALIGN</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a2753ae5cab0ab9560db13775e384bf5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7210f3b7785fa3e1939607f3e01c4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#af7210f3b7785fa3e1939607f3e01c4e5">CPU_REG_SCB_CCR_BFHFNMIGN</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:af7210f3b7785fa3e1939607f3e01c4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5c274df203167992ca48474ffe7362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a8d5c274df203167992ca48474ffe7362">CPU_REG_SCB_CCR_DIV_0_TRP</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a8d5c274df203167992ca48474ffe7362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1759692f363b0e3017cde172eb68243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aa1759692f363b0e3017cde172eb68243">CPU_REG_SCB_CCR_UNALIGN_TRP</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:aa1759692f363b0e3017cde172eb68243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cacb6546a1c09785fcb5358b1db3069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a8cacb6546a1c09785fcb5358b1db3069">CPU_REG_SCB_CCR_USERSETMPEND</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a8cacb6546a1c09785fcb5358b1db3069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239b54d6db7ee82bded25e003ac7f261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a239b54d6db7ee82bded25e003ac7f261">CPU_REG_SCB_CCR_NONBASETHRDENA</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a239b54d6db7ee82bded25e003ac7f261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de6d36568f031cfadf9aac9368ff2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a3de6d36568f031cfadf9aac9368ff2a6">CPU_REG_SCB_SHCSR_USGFAULTENA</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a3de6d36568f031cfadf9aac9368ff2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef617c022efdb2fce1770ce00be16dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a1ef617c022efdb2fce1770ce00be16dd">CPU_REG_SCB_SHCSR_BUSFAULTENA</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a1ef617c022efdb2fce1770ce00be16dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e8f49b130334dd6ac82616de0c8ac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a90e8f49b130334dd6ac82616de0c8ac1">CPU_REG_SCB_SHCSR_MEMFAULTENA</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a90e8f49b130334dd6ac82616de0c8ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc940f23b2a8823d9ba1985965924ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#acc940f23b2a8823d9ba1985965924ed9">CPU_REG_SCB_SHCSR_SVCALLPENDED</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:acc940f23b2a8823d9ba1985965924ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f35c70f41a554dd709889716072f03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a4f35c70f41a554dd709889716072f03f">CPU_REG_SCB_SHCSR_BUSFAULTPENDED</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:a4f35c70f41a554dd709889716072f03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8894c4c629543ac0b3cae9df9f589a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a8894c4c629543ac0b3cae9df9f589a11">CPU_REG_SCB_SHCSR_MEMFAULTPENDED</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:a8894c4c629543ac0b3cae9df9f589a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815f51053817b33a81139877648f7d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a815f51053817b33a81139877648f7d10">CPU_REG_SCB_SHCSR_USGFAULTPENDED</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:a815f51053817b33a81139877648f7d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb9ee2797a46eae8cd8ee396eb4efc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#abfb9ee2797a46eae8cd8ee396eb4efc5">CPU_REG_SCB_SHCSR_SYSTICKACT</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:abfb9ee2797a46eae8cd8ee396eb4efc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40061cb5b7afe8ebbfc16d9ae2db4467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a40061cb5b7afe8ebbfc16d9ae2db4467">CPU_REG_SCB_SHCSR_PENDSVACT</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a40061cb5b7afe8ebbfc16d9ae2db4467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbab05173040138a60f474dd18c16249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#abbab05173040138a60f474dd18c16249">CPU_REG_SCB_SHCSR_MONITORACT</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:abbab05173040138a60f474dd18c16249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1764e131df2fba6e53b3a8f29dd85a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aa1764e131df2fba6e53b3a8f29dd85a6">CPU_REG_SCB_SHCSR_SVCALLACT</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:aa1764e131df2fba6e53b3a8f29dd85a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969fafd67948a6d63e51f48c45480fd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a969fafd67948a6d63e51f48c45480fd4">CPU_REG_SCB_SHCSR_USGFAULTACT</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a969fafd67948a6d63e51f48c45480fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa11a7cd98fe0409cde8da5ab48a38bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aa11a7cd98fe0409cde8da5ab48a38bfe">CPU_REG_SCB_SHCSR_BUSFAULTACT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:aa11a7cd98fe0409cde8da5ab48a38bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc7f9c5ada411a3818963fff7bc0cb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#afc7f9c5ada411a3818963fff7bc0cb0d">CPU_REG_SCB_SHCSR_MEMFAULTACT</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:afc7f9c5ada411a3818963fff7bc0cb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53b6fb64e779b60565f2218e06c8b566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a53b6fb64e779b60565f2218e06c8b566">CPU_REG_SCB_CFSR_DIVBYZERO</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a53b6fb64e779b60565f2218e06c8b566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa440e0761aa9157f7113c3fab808516c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aa440e0761aa9157f7113c3fab808516c">CPU_REG_SCB_CFSR_UNALIGNED</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:aa440e0761aa9157f7113c3fab808516c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b645c8bb9e0a77d0153b9312e8c0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ac9b645c8bb9e0a77d0153b9312e8c0c4">CPU_REG_SCB_CFSR_NOCP</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:ac9b645c8bb9e0a77d0153b9312e8c0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac06ceebf55ec309174db9b91d6b080a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aac06ceebf55ec309174db9b91d6b080a">CPU_REG_SCB_CFSR_INVPC</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:aac06ceebf55ec309174db9b91d6b080a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e7d94c797706dd9e0bb7517394e992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#af8e7d94c797706dd9e0bb7517394e992">CPU_REG_SCB_CFSR_INVSTATE</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:af8e7d94c797706dd9e0bb7517394e992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d9802853990fb0875e25c8f0a52678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ae6d9802853990fb0875e25c8f0a52678">CPU_REG_SCB_CFSR_UNDEFINSTR</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ae6d9802853990fb0875e25c8f0a52678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e41a80bfbffa4e0ff5bf97450e6010b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a7e41a80bfbffa4e0ff5bf97450e6010b">CPU_REG_SCB_CFSR_BFARVALID</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a7e41a80bfbffa4e0ff5bf97450e6010b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf74c6d8ab84e9f6ab930e5e8e2df79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#abf74c6d8ab84e9f6ab930e5e8e2df79d">CPU_REG_SCB_CFSR_STKERR</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:abf74c6d8ab84e9f6ab930e5e8e2df79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4574b8b0385fbaac55058e963c7e6d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a4574b8b0385fbaac55058e963c7e6d00">CPU_REG_SCB_CFSR_UNSTKERR</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:a4574b8b0385fbaac55058e963c7e6d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1f5f83fcac23bf174b35092283798a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a5d1f5f83fcac23bf174b35092283798a">CPU_REG_SCB_CFSR_IMPRECISERR</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a5d1f5f83fcac23bf174b35092283798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a6ec89cb1c4d1181cff5a1e8c6869b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a09a6ec89cb1c4d1181cff5a1e8c6869b">CPU_REG_SCB_CFSR_PRECISERR</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a09a6ec89cb1c4d1181cff5a1e8c6869b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4882c4e39bdeb6c287a7e320c513308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ac4882c4e39bdeb6c287a7e320c513308">CPU_REG_SCB_CFSR_IBUSERR</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ac4882c4e39bdeb6c287a7e320c513308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57232b4da747368704c3cf1e1e995933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a57232b4da747368704c3cf1e1e995933">CPU_REG_SCB_CFSR_MMARVALID</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a57232b4da747368704c3cf1e1e995933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76888863cb80b4e2c149428ae855cd40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a76888863cb80b4e2c149428ae855cd40">CPU_REG_SCB_CFSR_MSTKERR</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a76888863cb80b4e2c149428ae855cd40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03228fdd39202e2d22d841522f080d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a03228fdd39202e2d22d841522f080d65">CPU_REG_SCB_CFSR_MUNSTKERR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a03228fdd39202e2d22d841522f080d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33c318d64adf088a03a2ee2fe297df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#af33c318d64adf088a03a2ee2fe297df5">CPU_REG_SCB_CFSR_DACCVIOL</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:af33c318d64adf088a03a2ee2fe297df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f17a7ed1ccfdbb89c483cc691ddd6a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a9f17a7ed1ccfdbb89c483cc691ddd6a6">CPU_REG_SCB_CFSR_IACCVIOL</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a9f17a7ed1ccfdbb89c483cc691ddd6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a344556bfa8268dc94a8879ad26397a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a344556bfa8268dc94a8879ad26397a73">CPU_REG_SCB_HFSR_DEBUGEVT</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a344556bfa8268dc94a8879ad26397a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa914cabd9b979556dc1478a439638ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aa914cabd9b979556dc1478a439638ffc">CPU_REG_SCB_HFSR_FORCED</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:aa914cabd9b979556dc1478a439638ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c0f3a9918596a69115f27f99df4f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a73c0f3a9918596a69115f27f99df4f23">CPU_REG_SCB_HFSR_VECTTBL</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a73c0f3a9918596a69115f27f99df4f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216aadef797cd502783f0b8ec29c014a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a216aadef797cd502783f0b8ec29c014a">CPU_REG_SCB_DFSR_EXTERNAL</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a216aadef797cd502783f0b8ec29c014a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e07fbe5672436cd9be2816e124e1b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a8e07fbe5672436cd9be2816e124e1b0d">CPU_REG_SCB_DFSR_VCATCH</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a8e07fbe5672436cd9be2816e124e1b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30449c7589cbb391570ae502259a7332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a30449c7589cbb391570ae502259a7332">CPU_REG_SCB_DFSR_DWTTRAP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a30449c7589cbb391570ae502259a7332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f7c274782fdebcfa3f1ad7fa8e701de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a1f7c274782fdebcfa3f1ad7fa8e701de">CPU_REG_SCB_DFSR_BKPT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a1f7c274782fdebcfa3f1ad7fa8e701de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedee6c48befaf0e4568af0abfb592e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aedee6c48befaf0e4568af0abfb592e19">CPU_REG_SCB_DFSR_HALTED</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:aedee6c48befaf0e4568af0abfb592e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b4e5cc9e12892148506826c97fcb80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a56b4e5cc9e12892148506826c97fcb80">CPU_REG_SCB_CPACR_CP10_FULL_ACCESS</a>&#160;&#160;&#160;0x00300000</td></tr>
<tr class="separator:a56b4e5cc9e12892148506826c97fcb80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eefb0bc246e36f951958b981bd2a496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a5eefb0bc246e36f951958b981bd2a496">CPU_REG_SCB_CPACR_CP11_FULL_ACCESS</a>&#160;&#160;&#160;0x00C00000</td></tr>
<tr class="separator:a5eefb0bc246e36f951958b981bd2a496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0245743f4a67ad86a97bc4c1582e439f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a0245743f4a67ad86a97bc4c1582e439f">CPU_MSK_SCB_ICSR_VECT_ACTIVE</a>&#160;&#160;&#160;0x000001FF</td></tr>
<tr class="separator:a0245743f4a67ad86a97bc4c1582e439f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:aeb68bc4acef796df1ae768e609b53120"><td class="memItemLeft" align="right" valign="top">typedef void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aeb68bc4acef796df1ae768e609b53120">CPU_VOID</a></td></tr>
<tr class="separator:aeb68bc4acef796df1ae768e609b53120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac598a89939440979012768e89b3c66f7"><td class="memItemLeft" align="right" valign="top">typedef char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ac598a89939440979012768e89b3c66f7">CPU_CHAR</a></td></tr>
<tr class="separator:ac598a89939440979012768e89b3c66f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1510d21ebb58398df7fe1c67e9830947"><td class="memItemLeft" align="right" valign="top">typedef unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a1510d21ebb58398df7fe1c67e9830947">CPU_BOOLEAN</a></td></tr>
<tr class="separator:a1510d21ebb58398df7fe1c67e9830947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e60b887bb91871f6e96265216815715"><td class="memItemLeft" align="right" valign="top">typedef unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a></td></tr>
<tr class="separator:a8e60b887bb91871f6e96265216815715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b47b0b8c12e2763ec7c76c6e546ed5"><td class="memItemLeft" align="right" valign="top">typedef signed char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a94b47b0b8c12e2763ec7c76c6e546ed5">CPU_INT08S</a></td></tr>
<tr class="separator:a94b47b0b8c12e2763ec7c76c6e546ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a08c376d1e05e24385d81025ff3538"><td class="memItemLeft" align="right" valign="top">typedef unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a84a08c376d1e05e24385d81025ff3538">CPU_INT16U</a></td></tr>
<tr class="separator:a84a08c376d1e05e24385d81025ff3538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e8df1af46862d3d1e0fe438fd8131e"><td class="memItemLeft" align="right" valign="top">typedef signed short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ac5e8df1af46862d3d1e0fe438fd8131e">CPU_INT16S</a></td></tr>
<tr class="separator:ac5e8df1af46862d3d1e0fe438fd8131e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac049d4711475abaa82ae161753fb18b0"><td class="memItemLeft" align="right" valign="top">typedef unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a></td></tr>
<tr class="separator:ac049d4711475abaa82ae161753fb18b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6f7305992590a70b820f7b08535722"><td class="memItemLeft" align="right" valign="top">typedef signed int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#acd6f7305992590a70b820f7b08535722">CPU_INT32S</a></td></tr>
<tr class="separator:acd6f7305992590a70b820f7b08535722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaafca22c1288e1cf5b4c8c2283966e4f"><td class="memItemLeft" align="right" valign="top">typedef unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aaafca22c1288e1cf5b4c8c2283966e4f">CPU_INT64U</a></td></tr>
<tr class="separator:aaafca22c1288e1cf5b4c8c2283966e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93b418792846a4c7fee43f6d00dad2d"><td class="memItemLeft" align="right" valign="top">typedef signed long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ae93b418792846a4c7fee43f6d00dad2d">CPU_INT64S</a></td></tr>
<tr class="separator:ae93b418792846a4c7fee43f6d00dad2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a315bb14af28c12d0e694e1973de8273e"><td class="memItemLeft" align="right" valign="top">typedef float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a315bb14af28c12d0e694e1973de8273e">CPU_FP32</a></td></tr>
<tr class="separator:a315bb14af28c12d0e694e1973de8273e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73decb82b1d85cb21fbce44286445c20"><td class="memItemLeft" align="right" valign="top">typedef double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a73decb82b1d85cb21fbce44286445c20">CPU_FP64</a></td></tr>
<tr class="separator:a73decb82b1d85cb21fbce44286445c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f932a82afac20d821ed9ce700b9d76"><td class="memItemLeft" align="right" valign="top">typedef volatile <a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a93f932a82afac20d821ed9ce700b9d76">CPU_REG08</a></td></tr>
<tr class="separator:a93f932a82afac20d821ed9ce700b9d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c582d330b6b318996590c55a078229"><td class="memItemLeft" align="right" valign="top">typedef volatile <a class="el" href="cpu_8h.html#a84a08c376d1e05e24385d81025ff3538">CPU_INT16U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a12c582d330b6b318996590c55a078229">CPU_REG16</a></td></tr>
<tr class="separator:a12c582d330b6b318996590c55a078229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba2bf5592c7d296e320f4469a10e96c"><td class="memItemLeft" align="right" valign="top">typedef volatile <a class="el" href="cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a></td></tr>
<tr class="separator:a2ba2bf5592c7d296e320f4469a10e96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06efa4d12c6a2989edb19ac1e0971b48"><td class="memItemLeft" align="right" valign="top">typedef volatile <a class="el" href="cpu_8h.html#aaafca22c1288e1cf5b4c8c2283966e4f">CPU_INT64U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a06efa4d12c6a2989edb19ac1e0971b48">CPU_REG64</a></td></tr>
<tr class="separator:a06efa4d12c6a2989edb19ac1e0971b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b568f13d2ff0c4d95721833be82f95"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a18b568f13d2ff0c4d95721833be82f95">CPU_FNCT_VOID</a>) (void)</td></tr>
<tr class="separator:a18b568f13d2ff0c4d95721833be82f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9c7b175109b18918d779b4b6b6b324"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aba9c7b175109b18918d779b4b6b6b324">CPU_FNCT_PTR</a>) (void *p_obj)</td></tr>
<tr class="separator:aba9c7b175109b18918d779b4b6b6b324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395be150845c50d1a2c2b7003872b946"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a></td></tr>
<tr class="separator:a395be150845c50d1a2c2b7003872b946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a743640810ca584b6c2d95746d9470469"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a></td></tr>
<tr class="separator:a743640810ca584b6c2d95746d9470469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6449103be501bb9f1069dfef131b080"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ad6449103be501bb9f1069dfef131b080">CPU_ALIGN</a></td></tr>
<tr class="separator:ad6449103be501bb9f1069dfef131b080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137467f659b1c836450e8121e78d49b4"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a137467f659b1c836450e8121e78d49b4">CPU_SIZE_T</a></td></tr>
<tr class="separator:a137467f659b1c836450e8121e78d49b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0791e1c16134496a1a80966b5c4de85"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ad0791e1c16134496a1a80966b5c4de85">CPU_STK</a></td></tr>
<tr class="separator:ad0791e1c16134496a1a80966b5c4de85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c8ab0b19c9aedaf0b71a939524cdc5"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#af0c8ab0b19c9aedaf0b71a939524cdc5">CPU_STK_SIZE</a></td></tr>
<tr class="separator:af0c8ab0b19c9aedaf0b71a939524cdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b26b0648f657b88b55ff64bfffc036"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a></td></tr>
<tr class="separator:af8b26b0648f657b88b55ff64bfffc036"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a75fd956028d3ff81ed77bf1b8740267a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a75fd956028d3ff81ed77bf1b8740267a">CPU_IntDis</a> (void)</td></tr>
<tr class="separator:a75fd956028d3ff81ed77bf1b8740267a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d15b99e5ac2fe8d3932040fe19947ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a9d15b99e5ac2fe8d3932040fe19947ec">CPU_IntEn</a> (void)</td></tr>
<tr class="separator:a9d15b99e5ac2fe8d3932040fe19947ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360cb5705b5c832c448eb0233c740147"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a360cb5705b5c832c448eb0233c740147">CPU_IntSrcDis</a> (<a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> pos)</td></tr>
<tr class="separator:a360cb5705b5c832c448eb0233c740147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b5e0d573324f4e9fcdc42f307560ec7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a1b5e0d573324f4e9fcdc42f307560ec7">CPU_IntSrcEn</a> (<a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> pos)</td></tr>
<tr class="separator:a1b5e0d573324f4e9fcdc42f307560ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada82e918d22180d9afc8bb9b57ea6a37"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ada82e918d22180d9afc8bb9b57ea6a37">CPU_IntSrcPendClr</a> (<a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> pos)</td></tr>
<tr class="separator:ada82e918d22180d9afc8bb9b57ea6a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab184c5b7557c40c2865969a941de06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cpu_8h.html#ac5e8df1af46862d3d1e0fe438fd8131e">CPU_INT16S</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a8ab184c5b7557c40c2865969a941de06">CPU_IntSrcPrioGet</a> (<a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> pos)</td></tr>
<tr class="separator:a8ab184c5b7557c40c2865969a941de06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93787e21d6da2773a837b73059423722"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a93787e21d6da2773a837b73059423722">CPU_IntSrcPrioSet</a> (<a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> pos, <a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> prio, <a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> type)</td></tr>
<tr class="separator:a93787e21d6da2773a837b73059423722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8300725b96e77b5dfe94134dee5b609"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ac8300725b96e77b5dfe94134dee5b609">CPU_SR_Save</a> (<a class="el" href="cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a> new_basepri)</td></tr>
<tr class="separator:ac8300725b96e77b5dfe94134dee5b609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b83b84c2c57669cc4ada66870d6cf17"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a2b83b84c2c57669cc4ada66870d6cf17">CPU_SR_Restore</a> (<a class="el" href="cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a> cpu_sr)</td></tr>
<tr class="separator:a2b83b84c2c57669cc4ada66870d6cf17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa88221fe9ecc8e3e738fa2ab4d353c40"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aa88221fe9ecc8e3e738fa2ab4d353c40">CPU_WaitForInt</a> (void)</td></tr>
<tr class="separator:aa88221fe9ecc8e3e738fa2ab4d353c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de4077119bc1ec9477c1ab23ad40ee7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a0de4077119bc1ec9477c1ab23ad40ee7">CPU_WaitForExcept</a> (void)</td></tr>
<tr class="separator:a0de4077119bc1ec9477c1ab23ad40ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af445adb7622a27265d832bcc777aed40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#af445adb7622a27265d832bcc777aed40">CPU_RevBits</a> (<a class="el" href="cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a> val)</td></tr>
<tr class="separator:af445adb7622a27265d832bcc777aed40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d004949fe7ca0ccc6a60d8cdea94f7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ae2d004949fe7ca0ccc6a60d8cdea94f7">CPU_BitBandClr</a> (<a class="el" href="cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a> addr, <a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> bit_nbr)</td></tr>
<tr class="separator:ae2d004949fe7ca0ccc6a60d8cdea94f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a943b673686909b6702db2b16c0a46fb6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a943b673686909b6702db2b16c0a46fb6">CPU_BitBandSet</a> (<a class="el" href="cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a> addr, <a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> bit_nbr)</td></tr>
<tr class="separator:a943b673686909b6702db2b16c0a46fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a184fc3063f5d526ce4843c0e87f53093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a184fc3063f5d526ce4843c0e87f53093">&#9670;&nbsp;</a></span>CPU_CFG_ADDR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_ADDR_SIZE&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#ab1c095da43dace1cd5133b2b420355a6">CPU_WORD_SIZE_32</a>        /* Defines CPU address word size  (in octets).          */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2f626d7417e104c6890a48054f5c2e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f626d7417e104c6890a48054f5c2e9">&#9670;&nbsp;</a></span>CPU_CFG_CRITICAL_METHOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_CRITICAL_METHOD&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#a04047a4b75546dd528a22e263b2f79d7">CPU_CRITICAL_METHOD_STATUS_LOCAL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a992154d8edececa3e4828a0c3068e246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a992154d8edececa3e4828a0c3068e246">&#9670;&nbsp;</a></span>CPU_CFG_DATA_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_DATA_SIZE&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#ab1c095da43dace1cd5133b2b420355a6">CPU_WORD_SIZE_32</a>        /* Defines CPU data    word size  (in octets).          */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70317b86dad714eebe4ff658b6553188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70317b86dad714eebe4ff658b6553188">&#9670;&nbsp;</a></span>CPU_CFG_DATA_SIZE_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_DATA_SIZE_MAX&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#a63c4beacb30bb928c974c5b998b3ae91">CPU_WORD_SIZE_64</a>        /* Defines CPU maximum word size  (in octets).          */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2e15adcc52aa63b2b6a2d19be69beea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e15adcc52aa63b2b6a2d19be69beea">&#9670;&nbsp;</a></span>CPU_CFG_ENDIAN_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_ENDIAN_TYPE&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#a33a2262182131fc1350c207a8e3fd4d0">CPU_ENDIAN_TYPE_LITTLE</a>  /* Defines CPU data    word-memory order (see Note #2). */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d4ada655bfc2e5dcce78660ffa31383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d4ada655bfc2e5dcce78660ffa31383">&#9670;&nbsp;</a></span>CPU_CFG_LEAD_ZEROS_ASM_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_LEAD_ZEROS_ASM_PRESENT&#160;&#160;&#160;/* ... assembly-version (see Note #1a).                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76939e4015e3a1604670c3e992ab075b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76939e4015e3a1604670c3e992ab075b">&#9670;&nbsp;</a></span>CPU_CFG_STK_ALIGN_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_STK_ALIGN_BYTES&#160;&#160;&#160;(8u)                          /* Defines CPU stack alignment in bytes. (see Note #2). */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5104b8450984da0710c2f0ed9ec3d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5104b8450984da0710c2f0ed9ec3d03">&#9670;&nbsp;</a></span>CPU_CFG_STK_GROWTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_STK_GROWTH&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#a6d85ac813b3730fc9bde1b0dd14ea093">CPU_STK_GROWTH_HI_TO_LO</a>       /* Defines CPU stack growth order (see Note #1).        */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a7f9bbf7fbb9d0ca71ee16d998226f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a7f9bbf7fbb9d0ca71ee16d998226f9">&#9670;&nbsp;</a></span>CPU_CFG_TRAIL_ZEROS_ASM_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_TRAIL_ZEROS_ASM_PRESENT&#160;&#160;&#160;/* ... assembly-version (see Note #1b).                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f6a325617b3c9daea0084d5eed2698e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f6a325617b3c9daea0084d5eed2698e">&#9670;&nbsp;</a></span>CPU_CRITICAL_ENTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CRITICAL_ENTER</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;do { <a class="el" href="cpu_8h.html#a1f5cd03d6a72d3ff9570c6e76388ec83">CPU_INT_DIS</a>(); } while (0)          /* Disable   interrupts.                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14c1c05de85cf8a230d24ded521b1ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c1c05de85cf8a230d24ded521b1ed5">&#9670;&nbsp;</a></span>CPU_CRITICAL_EXIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CRITICAL_EXIT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;do { <a class="el" href="cpu_8h.html#a159531368e96c6a5e76658c4fefc6859">CPU_INT_EN</a>();  } while (0)          /* Re-enable interrupts.                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dde2ea5c632e1820c29327a08d5e3ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dde2ea5c632e1820c29327a08d5e3ce">&#9670;&nbsp;</a></span>CPU_INT_BUSFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_BUSFAULT&#160;&#160;&#160;5u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac305745c674c79a61d121dfac42ebaab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac305745c674c79a61d121dfac42ebaab">&#9670;&nbsp;</a></span>CPU_INT_DBGMON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_DBGMON&#160;&#160;&#160;12u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f5cd03d6a72d3ff9570c6e76388ec83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f5cd03d6a72d3ff9570c6e76388ec83">&#9670;&nbsp;</a></span>CPU_INT_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_DIS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;do { cpu_sr = <a class="el" href="cpu_8h.html#ac8300725b96e77b5dfe94134dee5b609">CPU_SR_Save</a>(<a class="el" href="cpu__cfg_8h.html#ad6149127ba5339c45eca37bb757e5474">CPU_CFG_KA_IPL_BOUNDARY</a> &lt;&lt; (8u - <a class="el" href="cpu__cfg_8h.html#adabfe0b1b697d5927cfb05600f3d4556">CPU_CFG_NVIC_PRIO_BITS</a>));} while (0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a159531368e96c6a5e76658c4fefc6859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a159531368e96c6a5e76658c4fefc6859">&#9670;&nbsp;</a></span>CPU_INT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_EN</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;do { <a class="el" href="cpu_8h.html#a2b83b84c2c57669cc4ada66870d6cf17">CPU_SR_Restore</a>(cpu_sr); } while (0) /* Restore CPU BASEPRI priority level.          */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a650e74cbe18367d5cdc852b9c2df236d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650e74cbe18367d5cdc852b9c2df236d">&#9670;&nbsp;</a></span>CPU_INT_EXT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_EXT0&#160;&#160;&#160;16u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bc030711a255d430efab24c588d8b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bc030711a255d430efab24c588d8b71">&#9670;&nbsp;</a></span>CPU_INT_HFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_HFAULT&#160;&#160;&#160;3u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68d172153380087b639316128f2e0437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d172153380087b639316128f2e0437">&#9670;&nbsp;</a></span>CPU_INT_KA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_KA&#160;&#160;&#160;0u   /* Kernel Aware     interrupt request.                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb5abe820d583eb3d1e1b0a0589a33e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb5abe820d583eb3d1e1b0a0589a33e2">&#9670;&nbsp;</a></span>CPU_INT_MEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_MEM&#160;&#160;&#160;4u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68a4b2ef55d3725ac1d1b59d8536d184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68a4b2ef55d3725ac1d1b59d8536d184">&#9670;&nbsp;</a></span>CPU_INT_NKA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_NKA&#160;&#160;&#160;1u   /* Non-Kernel Aware interrupt request.                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9831f6b615330a333a162551f8b4aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9831f6b615330a333a162551f8b4aff">&#9670;&nbsp;</a></span>CPU_INT_NMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_NMI&#160;&#160;&#160;2u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2132e44568e98011f255119d2affb152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2132e44568e98011f255119d2affb152">&#9670;&nbsp;</a></span>CPU_INT_PENDSV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_PENDSV&#160;&#160;&#160;14u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7bc25df06417ef903c3126b8f84683d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7bc25df06417ef903c3126b8f84683d">&#9670;&nbsp;</a></span>CPU_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_RESET&#160;&#160;&#160;1u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9167a0b119ca313200a1b04101fa408b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9167a0b119ca313200a1b04101fa408b">&#9670;&nbsp;</a></span>CPU_INT_RSVD_07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_RSVD_07&#160;&#160;&#160;7u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a32af65fcafe2041dca82d6ee51a812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a32af65fcafe2041dca82d6ee51a812">&#9670;&nbsp;</a></span>CPU_INT_RSVD_08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_RSVD_08&#160;&#160;&#160;8u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96466f1ae00baba00ad02d4e238ab31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96466f1ae00baba00ad02d4e238ab31d">&#9670;&nbsp;</a></span>CPU_INT_RSVD_09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_RSVD_09&#160;&#160;&#160;9u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a103c16a3f84f652b791086545a20f2c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a103c16a3f84f652b791086545a20f2c3">&#9670;&nbsp;</a></span>CPU_INT_RSVD_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_RSVD_10&#160;&#160;&#160;10u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac25c15a9e50a563b73e0be87375de4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac25c15a9e50a563b73e0be87375de4a1">&#9670;&nbsp;</a></span>CPU_INT_RSVD_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_RSVD_13&#160;&#160;&#160;13u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40428cfd5b4143c5d30b03317ff81e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40428cfd5b4143c5d30b03317ff81e5b">&#9670;&nbsp;</a></span>CPU_INT_STK_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_STK_PTR&#160;&#160;&#160;0u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfc740dc527ffff65c332aa55e050475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfc740dc527ffff65c332aa55e050475">&#9670;&nbsp;</a></span>CPU_INT_SVCALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_SVCALL&#160;&#160;&#160;11u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc6a9655ea85f48dd2bf32fa97ef656b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc6a9655ea85f48dd2bf32fa97ef656b">&#9670;&nbsp;</a></span>CPU_INT_SYSTICK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_SYSTICK&#160;&#160;&#160;15u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a878e4b578bab52dcbaaed27481d385d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a878e4b578bab52dcbaaed27481d385d8">&#9670;&nbsp;</a></span>CPU_INT_USAGEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_USAGEFAULT&#160;&#160;&#160;6u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b8cf7b9a18fd3aeda30d5382e519c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b8cf7b9a18fd3aeda30d5382e519c1e">&#9670;&nbsp;</a></span>CPU_MB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_MB</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__ __volatile__ (&quot;dsb&quot; : : : &quot;memory&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0245743f4a67ad86a97bc4c1582e439f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0245743f4a67ad86a97bc4c1582e439f">&#9670;&nbsp;</a></span>CPU_MSK_SCB_ICSR_VECT_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_MSK_SCB_ICSR_VECT_ACTIVE&#160;&#160;&#160;0x000001FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb059880de11c416d551c024c9bb5275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb059880de11c416d551c024c9bb5275">&#9670;&nbsp;</a></span>CPU_REG_CPUID_AFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_CPUID_AFR0&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED4C)))             /* Aux       Feature Reg 0.             */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b97106ef3709dd02496abbfd3685ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b97106ef3709dd02496abbfd3685ba6">&#9670;&nbsp;</a></span>CPU_REG_CPUID_DFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_CPUID_DFR0&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED48)))             /* Debug     Feature Reg 0.             */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d5e04f511061ae0a6ddf6efd3945a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d5e04f511061ae0a6ddf6efd3945a09">&#9670;&nbsp;</a></span>CPU_REG_CPUID_ISAFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_CPUID_ISAFR0&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED60)))             /* ISA Feature Reg 0.                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5697222d636770a68885b66a07c80c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5697222d636770a68885b66a07c80c2e">&#9670;&nbsp;</a></span>CPU_REG_CPUID_ISAFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_CPUID_ISAFR1&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED64)))             /* ISA Feature Reg 1.                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab8116730beba9dc8ff58769094621d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab8116730beba9dc8ff58769094621d6">&#9670;&nbsp;</a></span>CPU_REG_CPUID_ISAFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_CPUID_ISAFR2&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED68)))             /* ISA Feature Reg 2.                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75b670a2c4cfcce9801fe24529894455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75b670a2c4cfcce9801fe24529894455">&#9670;&nbsp;</a></span>CPU_REG_CPUID_ISAFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_CPUID_ISAFR3&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED6C)))             /* ISA Feature Reg 3.                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b7577511ad0f6df4afc5082be638d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7577511ad0f6df4afc5082be638d36">&#9670;&nbsp;</a></span>CPU_REG_CPUID_ISAFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_CPUID_ISAFR4&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED70)))             /* ISA Feature Reg 4.                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34618cb2ecc571b109e211293f31b98f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34618cb2ecc571b109e211293f31b98f">&#9670;&nbsp;</a></span>CPU_REG_CPUID_MMFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_CPUID_MMFR0&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED50)))             /* Memory Model Feature Reg 0.          */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6072657d9f61a9021b50ecb67ace79fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6072657d9f61a9021b50ecb67ace79fd">&#9670;&nbsp;</a></span>CPU_REG_CPUID_MMFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_CPUID_MMFR1&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED54)))             /* Memory Model Feature Reg 1.          */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a280393f57404b65bde72ecd309520fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a280393f57404b65bde72ecd309520fc8">&#9670;&nbsp;</a></span>CPU_REG_CPUID_MMFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_CPUID_MMFR2&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED58)))             /* Memory Model Feature Reg 2.          */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a243a95a3e565b8638736c7b54043eb81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a243a95a3e565b8638736c7b54043eb81">&#9670;&nbsp;</a></span>CPU_REG_CPUID_MMFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_CPUID_MMFR3&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED5C)))             /* Memory Model Feature Reg 3.          */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabb1ce5177ef6f272b00e6e18862eabf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb1ce5177ef6f272b00e6e18862eabf">&#9670;&nbsp;</a></span>CPU_REG_CPUID_PFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_CPUID_PFR0&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED40)))             /* Processor Feature Reg 0.             */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19fa59f8052ad90356bfd507ca14ac1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19fa59f8052ad90356bfd507ca14ac1e">&#9670;&nbsp;</a></span>CPU_REG_CPUID_PFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_CPUID_PFR1&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED44)))             /* Processor Feature Reg 1.             */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a775dfde29a0a1dd7b41b7e0526fd4ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a775dfde29a0a1dd7b41b7e0526fd4ba6">&#9670;&nbsp;</a></span>CPU_REG_DCRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_DCRDR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDF8)))             /* Debug Core Reg Data     Reg.         */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add657098a21868f65fc74ac9817d3a9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add657098a21868f65fc74ac9817d3a9c">&#9670;&nbsp;</a></span>CPU_REG_DCRSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_DCRSR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDF4)))             /* Debug Core Reg Selector Reg.         */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b6e0fb54da00b0a1dc0f114a0a95dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b6e0fb54da00b0a1dc0f114a0a95dd6">&#9670;&nbsp;</a></span>CPU_REG_DEMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_DEMCR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDFC)))             /* Debug Except &amp; Monitor Ctrl Reg.     */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af24e87accff5632fe3e594264b5e4406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24e87accff5632fe3e594264b5e4406">&#9670;&nbsp;</a></span>CPU_REG_DHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_DHCSR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDF0)))             /* Debug Halting Ctrl &amp; Status Reg.     */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93105b2e753f7c764ead9ad610846adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93105b2e753f7c764ead9ad610846adc">&#9670;&nbsp;</a></span>CPU_REG_ICTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_ICTR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E004)))             /* Int Ctrl'er Type Reg.                */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab75c699dffb872da15d248c0dfcd71ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab75c699dffb872da15d248c0dfcd71ba">&#9670;&nbsp;</a></span>CPU_REG_MPU_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_MPU_CTRL&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED94)))             /* MPU Ctrl Reg.                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8d4c0ec9030f057ebdcb2d6cad3f6c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8d4c0ec9030f057ebdcb2d6cad3f6c6">&#9670;&nbsp;</a></span>CPU_REG_MPU_RASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_MPU_RASR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDA0)))             /* MPU Region Attrib &amp; Size Reg.        */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fded74161cfbe3b920708b824c323d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fded74161cfbe3b920708b824c323d2">&#9670;&nbsp;</a></span>CPU_REG_MPU_RBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_MPU_RBAR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED9C)))             /* MPU Region Base Addr Reg.            */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88798b84d942ff2f1c80e1ec007e69ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88798b84d942ff2f1c80e1ec007e69ed">&#9670;&nbsp;</a></span>CPU_REG_MPU_RNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_MPU_RNR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED98)))             /* MPU Region Nbr Reg.                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ddcfb01c9f91040e788e74ff26b15a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ddcfb01c9f91040e788e74ff26b15a9">&#9670;&nbsp;</a></span>CPU_REG_MPU_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_MPU_TYPE&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED90)))             /* MPU Type Reg.                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21d5c07ccef799c64bf153669681d7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d5c07ccef799c64bf153669681d7eb">&#9670;&nbsp;</a></span>CPU_REG_NVIC_IABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_IABR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E300 + (n) * 4u)))  /* IRQ Active Reg.                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a118c3b27e90a90da71332afcdac28b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a118c3b27e90a90da71332afcdac28b53">&#9670;&nbsp;</a></span>CPU_REG_NVIC_ICER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ICER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E180 + (n) * 4u)))  /* IRQ Clr En Reg.                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d4ae137f1068e0058f64fa1691774d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d4ae137f1068e0058f64fa1691774d1">&#9670;&nbsp;</a></span>CPU_REG_NVIC_ICPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ICPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E280 + (n) * 4u)))  /* IRQ Clr Pending Reg.                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c2fc05181a71ed0168582861879b198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c2fc05181a71ed0168582861879b198">&#9670;&nbsp;</a></span>CPU_REG_NVIC_IPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_IPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E400 + (n) * 4u)))  /* IRQ Prio Reg.                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9c92021c14af1b7c4f3ac95cee164a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c92021c14af1b7c4f3ac95cee164a1">&#9670;&nbsp;</a></span>CPU_REG_NVIC_ISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ISER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E100 + (n) * 4u)))  /* IRQ Set En Reg.                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a1d5849488d18414fb9c9a519b502a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a1d5849488d18414fb9c9a519b502a4">&#9670;&nbsp;</a></span>CPU_REG_NVIC_ISPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ISPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E200 + (n) * 4u)))  /* IRQ Set Pending Reg.                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a300e2060c59109d0dc06523e574a2b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a300e2060c59109d0dc06523e574a2b95">&#9670;&nbsp;</a></span>CPU_REG_SCB_AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_AFSR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED3C)))             /* Aux Fault Status Reg.                */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63c9855c1232a96444431af061bc0c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c9855c1232a96444431af061bc0c71">&#9670;&nbsp;</a></span>CPU_REG_SCB_AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_AIRCR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED0C)))             /* App Int/Reset Ctrl Reg.              */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1c8b38d3de9de3261156046a36f7fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c8b38d3de9de3261156046a36f7fab">&#9670;&nbsp;</a></span>CPU_REG_SCB_AIRCR_ENDIANNESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_AIRCR_ENDIANNESS&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6abd34b937fae967488fee8b7ea61d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6abd34b937fae967488fee8b7ea61d3">&#9670;&nbsp;</a></span>CPU_REG_SCB_AIRCR_SYSRESETREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_AIRCR_SYSRESETREQ&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84e973c426677d70dbdbdc3d5a1b0201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84e973c426677d70dbdbdc3d5a1b0201">&#9670;&nbsp;</a></span>CPU_REG_SCB_AIRCR_VECTCLRACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_AIRCR_VECTCLRACTIVE&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61fc47c77da997061b0110acb1436e8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61fc47c77da997061b0110acb1436e8a">&#9670;&nbsp;</a></span>CPU_REG_SCB_AIRCR_VECTRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_AIRCR_VECTRESET&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0169ef1e5cfb6091fd7704438f5c8b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0169ef1e5cfb6091fd7704438f5c8b0">&#9670;&nbsp;</a></span>CPU_REG_SCB_BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_BFAR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED38)))             /* Bus Fault  Addr Reg.                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34d3078e7dd69372b0b08e01bb7c7776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d3078e7dd69372b0b08e01bb7c7776">&#9670;&nbsp;</a></span>CPU_REG_SCB_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CCR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED14)))             /* Cfg    Ctrl Reg.                     */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7210f3b7785fa3e1939607f3e01c4e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7210f3b7785fa3e1939607f3e01c4e5">&#9670;&nbsp;</a></span>CPU_REG_SCB_CCR_BFHFNMIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CCR_BFHFNMIGN&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d5c274df203167992ca48474ffe7362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5c274df203167992ca48474ffe7362">&#9670;&nbsp;</a></span>CPU_REG_SCB_CCR_DIV_0_TRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CCR_DIV_0_TRP&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a239b54d6db7ee82bded25e003ac7f261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a239b54d6db7ee82bded25e003ac7f261">&#9670;&nbsp;</a></span>CPU_REG_SCB_CCR_NONBASETHRDENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CCR_NONBASETHRDENA&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2753ae5cab0ab9560db13775e384bf5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2753ae5cab0ab9560db13775e384bf5f">&#9670;&nbsp;</a></span>CPU_REG_SCB_CCR_STKALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CCR_STKALIGN&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1759692f363b0e3017cde172eb68243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1759692f363b0e3017cde172eb68243">&#9670;&nbsp;</a></span>CPU_REG_SCB_CCR_UNALIGN_TRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CCR_UNALIGN_TRP&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cacb6546a1c09785fcb5358b1db3069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cacb6546a1c09785fcb5358b1db3069">&#9670;&nbsp;</a></span>CPU_REG_SCB_CCR_USERSETMPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CCR_USERSETMPEND&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfe82a43f0ca304a841c234fa11e46dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfe82a43f0ca304a841c234fa11e46dc">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED28)))             /* Configurable Fault Status Reg.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e41a80bfbffa4e0ff5bf97450e6010b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e41a80bfbffa4e0ff5bf97450e6010b">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_BFARVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_BFARVALID&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af33c318d64adf088a03a2ee2fe297df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af33c318d64adf088a03a2ee2fe297df5">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_DACCVIOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_DACCVIOL&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53b6fb64e779b60565f2218e06c8b566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53b6fb64e779b60565f2218e06c8b566">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_DIVBYZERO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_DIVBYZERO&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f17a7ed1ccfdbb89c483cc691ddd6a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f17a7ed1ccfdbb89c483cc691ddd6a6">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_IACCVIOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_IACCVIOL&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4882c4e39bdeb6c287a7e320c513308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4882c4e39bdeb6c287a7e320c513308">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_IBUSERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_IBUSERR&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d1f5f83fcac23bf174b35092283798a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d1f5f83fcac23bf174b35092283798a">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_IMPRECISERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_IMPRECISERR&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac06ceebf55ec309174db9b91d6b080a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac06ceebf55ec309174db9b91d6b080a">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_INVPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_INVPC&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8e7d94c797706dd9e0bb7517394e992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e7d94c797706dd9e0bb7517394e992">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_INVSTATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_INVSTATE&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57232b4da747368704c3cf1e1e995933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57232b4da747368704c3cf1e1e995933">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_MMARVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_MMARVALID&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76888863cb80b4e2c149428ae855cd40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76888863cb80b4e2c149428ae855cd40">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_MSTKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_MSTKERR&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03228fdd39202e2d22d841522f080d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03228fdd39202e2d22d841522f080d65">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_MUNSTKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_MUNSTKERR&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9b645c8bb9e0a77d0153b9312e8c0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b645c8bb9e0a77d0153b9312e8c0c4">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_NOCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_NOCP&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09a6ec89cb1c4d1181cff5a1e8c6869b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a6ec89cb1c4d1181cff5a1e8c6869b">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_PRECISERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_PRECISERR&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf74c6d8ab84e9f6ab930e5e8e2df79d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf74c6d8ab84e9f6ab930e5e8e2df79d">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_STKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_STKERR&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa440e0761aa9157f7113c3fab808516c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa440e0761aa9157f7113c3fab808516c">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_UNALIGNED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_UNALIGNED&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6d9802853990fb0875e25c8f0a52678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d9802853990fb0875e25c8f0a52678">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_UNDEFINSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_UNDEFINSTR&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4574b8b0385fbaac55058e963c7e6d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4574b8b0385fbaac55058e963c7e6d00">&#9670;&nbsp;</a></span>CPU_REG_SCB_CFSR_UNSTKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CFSR_UNSTKERR&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98c7dc6338a43abef543e4cd49617c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98c7dc6338a43abef543e4cd49617c12">&#9670;&nbsp;</a></span>CPU_REG_SCB_CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CPACR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED88)))             /* Coprocessor Access Control Reg.      */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56b4e5cc9e12892148506826c97fcb80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56b4e5cc9e12892148506826c97fcb80">&#9670;&nbsp;</a></span>CPU_REG_SCB_CPACR_CP10_FULL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CPACR_CP10_FULL_ACCESS&#160;&#160;&#160;0x00300000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5eefb0bc246e36f951958b981bd2a496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eefb0bc246e36f951958b981bd2a496">&#9670;&nbsp;</a></span>CPU_REG_SCB_CPACR_CP11_FULL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CPACR_CP11_FULL_ACCESS&#160;&#160;&#160;0x00C00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4b1d7dd5c41f9b9d97263d80a608d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b1d7dd5c41f9b9d97263d80a608d59">&#9670;&nbsp;</a></span>CPU_REG_SCB_CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_CPUID&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED00)))             /* CPUID Base Reg.                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94d84d81491850a01b1177886b31555c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d84d81491850a01b1177886b31555c">&#9670;&nbsp;</a></span>CPU_REG_SCB_DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_DFSR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED30)))             /* Debug Fault Status Reg.              */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f7c274782fdebcfa3f1ad7fa8e701de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f7c274782fdebcfa3f1ad7fa8e701de">&#9670;&nbsp;</a></span>CPU_REG_SCB_DFSR_BKPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_DFSR_BKPT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30449c7589cbb391570ae502259a7332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30449c7589cbb391570ae502259a7332">&#9670;&nbsp;</a></span>CPU_REG_SCB_DFSR_DWTTRAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_DFSR_DWTTRAP&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a216aadef797cd502783f0b8ec29c014a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a216aadef797cd502783f0b8ec29c014a">&#9670;&nbsp;</a></span>CPU_REG_SCB_DFSR_EXTERNAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_DFSR_EXTERNAL&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedee6c48befaf0e4568af0abfb592e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedee6c48befaf0e4568af0abfb592e19">&#9670;&nbsp;</a></span>CPU_REG_SCB_DFSR_HALTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_DFSR_HALTED&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e07fbe5672436cd9be2816e124e1b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e07fbe5672436cd9be2816e124e1b0d">&#9670;&nbsp;</a></span>CPU_REG_SCB_DFSR_VCATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_DFSR_VCATCH&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37b36b3dc80b732e8620f63983703f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37b36b3dc80b732e8620f63983703f3c">&#9670;&nbsp;</a></span>CPU_REG_SCB_FPCAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_FPCAR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EF38)))             /* Floating-Point Context Address Reg.  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8373a28589c21662b0567442fc7b824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8373a28589c21662b0567442fc7b824">&#9670;&nbsp;</a></span>CPU_REG_SCB_FPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_FPCCR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EF34)))             /* Floating-Point Context Control Reg.  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebdc2f9b6ffd149b067cd369c4a44e3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebdc2f9b6ffd149b067cd369c4a44e3a">&#9670;&nbsp;</a></span>CPU_REG_SCB_FPDSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_FPDSCR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EF3C)))             /* FP Default Status Control Reg.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b61485b2b83e184a4e0f4926ef7ecdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b61485b2b83e184a4e0f4926ef7ecdb">&#9670;&nbsp;</a></span>CPU_REG_SCB_HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_HFSR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED2C)))             /* Hard  Fault Status Reg.              */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a344556bfa8268dc94a8879ad26397a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a344556bfa8268dc94a8879ad26397a73">&#9670;&nbsp;</a></span>CPU_REG_SCB_HFSR_DEBUGEVT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_HFSR_DEBUGEVT&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa914cabd9b979556dc1478a439638ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa914cabd9b979556dc1478a439638ffc">&#9670;&nbsp;</a></span>CPU_REG_SCB_HFSR_FORCED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_HFSR_FORCED&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73c0f3a9918596a69115f27f99df4f23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73c0f3a9918596a69115f27f99df4f23">&#9670;&nbsp;</a></span>CPU_REG_SCB_HFSR_VECTTBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_HFSR_VECTTBL&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab30d8cc3a29b911d0d542874af15a02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab30d8cc3a29b911d0d542874af15a02c">&#9670;&nbsp;</a></span>CPU_REG_SCB_ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_ICSR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED04)))             /* Int Ctrl State  Reg.                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a245de6285bcbed5a3e16c0abdd4a1a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a245de6285bcbed5a3e16c0abdd4a1a83">&#9670;&nbsp;</a></span>CPU_REG_SCB_ICSR_ISRPENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_ICSR_ISRPENDING&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96330b2689273c2b5e33585d6c240822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96330b2689273c2b5e33585d6c240822">&#9670;&nbsp;</a></span>CPU_REG_SCB_ICSR_ISRPREEMPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_ICSR_ISRPREEMPT&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7bf3a70bd67fc51b2deef306684d975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7bf3a70bd67fc51b2deef306684d975">&#9670;&nbsp;</a></span>CPU_REG_SCB_ICSR_NMIPENDSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_ICSR_NMIPENDSET&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac40fa609dd7b8040ebdf04004051825c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac40fa609dd7b8040ebdf04004051825c">&#9670;&nbsp;</a></span>CPU_REG_SCB_ICSR_PENDSTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_ICSR_PENDSTCLR&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54da3cb91cc129a3a20a898335e79e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54da3cb91cc129a3a20a898335e79e74">&#9670;&nbsp;</a></span>CPU_REG_SCB_ICSR_PENDSTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_ICSR_PENDSTSET&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e6573d46f836b851fe3d12e0ca12eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6573d46f836b851fe3d12e0ca12eba">&#9670;&nbsp;</a></span>CPU_REG_SCB_ICSR_PENDSVCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_ICSR_PENDSVCLR&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c4eee0820afd2f8163cdbdebf2c158b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c4eee0820afd2f8163cdbdebf2c158b">&#9670;&nbsp;</a></span>CPU_REG_SCB_ICSR_PENDSVSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_ICSR_PENDSVSET&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79c317c393474e241e22a6dbc44fe158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c317c393474e241e22a6dbc44fe158">&#9670;&nbsp;</a></span>CPU_REG_SCB_ICSR_RETTOBASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_ICSR_RETTOBASE&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4a89566c9965270f3fb63dc4e25a379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a89566c9965270f3fb63dc4e25a379">&#9670;&nbsp;</a></span>CPU_REG_SCB_MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_MMFAR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED34)))             /* Mem Manage Addr Reg.                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a0d9a732da171d7d98d1d3374b36d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a0d9a732da171d7d98d1d3374b36d98">&#9670;&nbsp;</a></span>CPU_REG_SCB_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SCR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED10)))             /* System Ctrl Reg.                     */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98b721bfdff13f99075a00020838705d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98b721bfdff13f99075a00020838705d">&#9670;&nbsp;</a></span>CPU_REG_SCB_SCR_SEVONPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SCR_SEVONPEND&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac47c0dee386e91110dc667635a66e3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac47c0dee386e91110dc667635a66e3f1">&#9670;&nbsp;</a></span>CPU_REG_SCB_SCR_SLEEPDEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SCR_SLEEPDEEP&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2f77c88e3d12a60d2e7901af1245214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2f77c88e3d12a60d2e7901af1245214">&#9670;&nbsp;</a></span>CPU_REG_SCB_SCR_SLEEPONEXIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SCR_SLEEPONEXIT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6aa84e2b7a709eed2681992d18147659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aa84e2b7a709eed2681992d18147659">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED24)))             /* System Handler Ctrl &amp; State Reg.     */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa11a7cd98fe0409cde8da5ab48a38bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa11a7cd98fe0409cde8da5ab48a38bfe">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR_BUSFAULTACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR_BUSFAULTACT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ef617c022efdb2fce1770ce00be16dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ef617c022efdb2fce1770ce00be16dd">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR_BUSFAULTENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR_BUSFAULTENA&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f35c70f41a554dd709889716072f03f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f35c70f41a554dd709889716072f03f">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR_BUSFAULTPENDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR_BUSFAULTPENDED&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc7f9c5ada411a3818963fff7bc0cb0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc7f9c5ada411a3818963fff7bc0cb0d">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR_MEMFAULTACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR_MEMFAULTACT&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90e8f49b130334dd6ac82616de0c8ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e8f49b130334dd6ac82616de0c8ac1">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR_MEMFAULTENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR_MEMFAULTENA&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8894c4c629543ac0b3cae9df9f589a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8894c4c629543ac0b3cae9df9f589a11">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR_MEMFAULTPENDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR_MEMFAULTPENDED&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbab05173040138a60f474dd18c16249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbab05173040138a60f474dd18c16249">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR_MONITORACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR_MONITORACT&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40061cb5b7afe8ebbfc16d9ae2db4467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40061cb5b7afe8ebbfc16d9ae2db4467">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR_PENDSVACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR_PENDSVACT&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1764e131df2fba6e53b3a8f29dd85a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1764e131df2fba6e53b3a8f29dd85a6">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR_SVCALLACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR_SVCALLACT&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc940f23b2a8823d9ba1985965924ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc940f23b2a8823d9ba1985965924ed9">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR_SVCALLPENDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR_SVCALLPENDED&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfb9ee2797a46eae8cd8ee396eb4efc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfb9ee2797a46eae8cd8ee396eb4efc5">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR_SYSTICKACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR_SYSTICKACT&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a969fafd67948a6d63e51f48c45480fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969fafd67948a6d63e51f48c45480fd4">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR_USGFAULTACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR_USGFAULTACT&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3de6d36568f031cfadf9aac9368ff2a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3de6d36568f031cfadf9aac9368ff2a6">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR_USGFAULTENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR_USGFAULTENA&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a815f51053817b33a81139877648f7d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815f51053817b33a81139877648f7d10">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHCSR_USGFAULTPENDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHCSR_USGFAULTPENDED&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4c9671dea94e3a263fbd0a015d0c6e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c9671dea94e3a263fbd0a015d0c6e4">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHPRI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHPRI1&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED18)))             /* System Handlers  4 to  7 Prio.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cb6c83be19623975c4f6763cf55a70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb6c83be19623975c4f6763cf55a70a">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHPRI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHPRI2&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED1C)))             /* System Handlers  8 to 11 Prio.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a218e31efed3c530083e7a3ea657ba81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a218e31efed3c530083e7a3ea657ba81e">&#9670;&nbsp;</a></span>CPU_REG_SCB_SHPRI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_SHPRI3&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED20)))             /* System Handlers 12 to 15 Prio.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc547b55fc7c76b5200b68cc17ac8596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc547b55fc7c76b5200b68cc17ac8596">&#9670;&nbsp;</a></span>CPU_REG_SCB_VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_VTOR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED08)))             /* Vect Tbl Offset Reg.                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea4ec0b3254bd89558d11f4f2a0ec210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4ec0b3254bd89558d11f4f2a0ec210">&#9670;&nbsp;</a></span>CPU_REG_SCB_VTOR_TBLBASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SCB_VTOR_TBLBASE&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b3224674aaac705350a81eaa22fccaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b3224674aaac705350a81eaa22fccaf">&#9670;&nbsp;</a></span>CPU_REG_STIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_STIR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EF00)))             /* Software Trigger Int Reg.            */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf239f66debc5fa4339549cf4ee60262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf239f66debc5fa4339549cf4ee60262">&#9670;&nbsp;</a></span>CPU_REG_SYST_CALIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SYST_CALIB&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E01C)))             /* SysTick Calibration Value Reg.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac46136fc40770d575f68ef0884a3c5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac46136fc40770d575f68ef0884a3c5fa">&#9670;&nbsp;</a></span>CPU_REG_SYST_CALIB_NOREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SYST_CALIB_NOREF&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b0896f0534bd79035f3efbb42e6c418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b0896f0534bd79035f3efbb42e6c418">&#9670;&nbsp;</a></span>CPU_REG_SYST_CALIB_SKEW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SYST_CALIB_SKEW&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34d5cdcb4b533af44558f00ff2761b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d5cdcb4b533af44558f00ff2761b2d">&#9670;&nbsp;</a></span>CPU_REG_SYST_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SYST_CSR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E010)))             /* SysTick Ctrl &amp; Status Reg.           */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa207f15bf887dda96fff0f1658745827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa207f15bf887dda96fff0f1658745827">&#9670;&nbsp;</a></span>CPU_REG_SYST_CSR_CLKSOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SYST_CSR_CLKSOURCE&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55c40f6cd67e354b11aed17e805184eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c40f6cd67e354b11aed17e805184eb">&#9670;&nbsp;</a></span>CPU_REG_SYST_CSR_COUNTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SYST_CSR_COUNTFLAG&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6948ae7d7ae5981efb845180162fcdbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6948ae7d7ae5981efb845180162fcdbf">&#9670;&nbsp;</a></span>CPU_REG_SYST_CSR_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SYST_CSR_ENABLE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57cfcf2fffdf954cca8cab36ac4f46dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57cfcf2fffdf954cca8cab36ac4f46dc">&#9670;&nbsp;</a></span>CPU_REG_SYST_CSR_TICKINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SYST_CSR_TICKINT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c38cae8212fc5698bbec2fdf9402ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c38cae8212fc5698bbec2fdf9402ca1">&#9670;&nbsp;</a></span>CPU_REG_SYST_CVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SYST_CVR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E018)))             /* SysTick Current     Value Reg.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2f42bead8d77da30615d7c13413609e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2f42bead8d77da30615d7c13413609e">&#9670;&nbsp;</a></span>CPU_REG_SYST_RVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_SYST_RVR&#160;&#160;&#160;(*((<a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E014)))             /* SysTick Reload      Value Reg.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1d079eb6d6795a25f320d970ad340b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d079eb6d6795a25f320d970ad340b1">&#9670;&nbsp;</a></span>CPU_RMB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_RMB</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__ __volatile__ (&quot;dsb&quot; : : : &quot;memory&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9613b70052445254c261863595b0b6e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9613b70052445254c261863595b0b6e5">&#9670;&nbsp;</a></span>CPU_SR_ALLOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SR_ALLOC</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>  cpu_sr = (<a class="el" href="cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>)0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea13079f53392c0409035988d027440f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea13079f53392c0409035988d027440f">&#9670;&nbsp;</a></span>CPU_WMB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_WMB</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__ __volatile__ (&quot;dsb&quot; : : : &quot;memory&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a395be150845c50d1a2c2b7003872b946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a395be150845c50d1a2c2b7003872b946">&#9670;&nbsp;</a></span>CPU_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a> <a class="el" href="cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6449103be501bb9f1069dfef131b080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6449103be501bb9f1069dfef131b080">&#9670;&nbsp;</a></span>CPU_ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a> <a class="el" href="cpu_8h.html#ad6449103be501bb9f1069dfef131b080">CPU_ALIGN</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1510d21ebb58398df7fe1c67e9830947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1510d21ebb58398df7fe1c67e9830947">&#9670;&nbsp;</a></span>CPU_BOOLEAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned char <a class="el" href="cpu_8h.html#a1510d21ebb58398df7fe1c67e9830947">CPU_BOOLEAN</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac598a89939440979012768e89b3c66f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac598a89939440979012768e89b3c66f7">&#9670;&nbsp;</a></span>CPU_CHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef char <a class="el" href="cpu_8h.html#ac598a89939440979012768e89b3c66f7">CPU_CHAR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a743640810ca584b6c2d95746d9470469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a743640810ca584b6c2d95746d9470469">&#9670;&nbsp;</a></span>CPU_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a> <a class="el" href="cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba9c7b175109b18918d779b4b6b6b324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba9c7b175109b18918d779b4b6b6b324">&#9670;&nbsp;</a></span>CPU_FNCT_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* CPU_FNCT_PTR) (void *p_obj)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18b568f13d2ff0c4d95721833be82f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b568f13d2ff0c4d95721833be82f95">&#9670;&nbsp;</a></span>CPU_FNCT_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* CPU_FNCT_VOID) (void)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a315bb14af28c12d0e694e1973de8273e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a315bb14af28c12d0e694e1973de8273e">&#9670;&nbsp;</a></span>CPU_FP32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef float <a class="el" href="cpu_8h.html#a315bb14af28c12d0e694e1973de8273e">CPU_FP32</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73decb82b1d85cb21fbce44286445c20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73decb82b1d85cb21fbce44286445c20">&#9670;&nbsp;</a></span>CPU_FP64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef double <a class="el" href="cpu_8h.html#a73decb82b1d85cb21fbce44286445c20">CPU_FP64</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94b47b0b8c12e2763ec7c76c6e546ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b47b0b8c12e2763ec7c76c6e546ed5">&#9670;&nbsp;</a></span>CPU_INT08S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef signed char <a class="el" href="cpu_8h.html#a94b47b0b8c12e2763ec7c76c6e546ed5">CPU_INT08S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e60b887bb91871f6e96265216815715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e60b887bb91871f6e96265216815715">&#9670;&nbsp;</a></span>CPU_INT08U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned char <a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5e8df1af46862d3d1e0fe438fd8131e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e8df1af46862d3d1e0fe438fd8131e">&#9670;&nbsp;</a></span>CPU_INT16S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef signed short <a class="el" href="cpu_8h.html#ac5e8df1af46862d3d1e0fe438fd8131e">CPU_INT16S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84a08c376d1e05e24385d81025ff3538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84a08c376d1e05e24385d81025ff3538">&#9670;&nbsp;</a></span>CPU_INT16U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned short <a class="el" href="cpu_8h.html#a84a08c376d1e05e24385d81025ff3538">CPU_INT16U</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd6f7305992590a70b820f7b08535722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6f7305992590a70b820f7b08535722">&#9670;&nbsp;</a></span>CPU_INT32S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef signed int <a class="el" href="cpu_8h.html#acd6f7305992590a70b820f7b08535722">CPU_INT32S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac049d4711475abaa82ae161753fb18b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac049d4711475abaa82ae161753fb18b0">&#9670;&nbsp;</a></span>CPU_INT32U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned int <a class="el" href="cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae93b418792846a4c7fee43f6d00dad2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae93b418792846a4c7fee43f6d00dad2d">&#9670;&nbsp;</a></span>CPU_INT64S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef signed long long <a class="el" href="cpu_8h.html#ae93b418792846a4c7fee43f6d00dad2d">CPU_INT64S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaafca22c1288e1cf5b4c8c2283966e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaafca22c1288e1cf5b4c8c2283966e4f">&#9670;&nbsp;</a></span>CPU_INT64U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned long long <a class="el" href="cpu_8h.html#aaafca22c1288e1cf5b4c8c2283966e4f">CPU_INT64U</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93f932a82afac20d821ed9ce700b9d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f932a82afac20d821ed9ce700b9d76">&#9670;&nbsp;</a></span>CPU_REG08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile <a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> <a class="el" href="cpu_8h.html#a93f932a82afac20d821ed9ce700b9d76">CPU_REG08</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12c582d330b6b318996590c55a078229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12c582d330b6b318996590c55a078229">&#9670;&nbsp;</a></span>CPU_REG16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile <a class="el" href="cpu_8h.html#a84a08c376d1e05e24385d81025ff3538">CPU_INT16U</a> <a class="el" href="cpu_8h.html#a12c582d330b6b318996590c55a078229">CPU_REG16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ba2bf5592c7d296e320f4469a10e96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ba2bf5592c7d296e320f4469a10e96c">&#9670;&nbsp;</a></span>CPU_REG32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile <a class="el" href="cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a> <a class="el" href="cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06efa4d12c6a2989edb19ac1e0971b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06efa4d12c6a2989edb19ac1e0971b48">&#9670;&nbsp;</a></span>CPU_REG64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile <a class="el" href="cpu_8h.html#aaafca22c1288e1cf5b4c8c2283966e4f">CPU_INT64U</a> <a class="el" href="cpu_8h.html#a06efa4d12c6a2989edb19ac1e0971b48">CPU_REG64</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a137467f659b1c836450e8121e78d49b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a137467f659b1c836450e8121e78d49b4">&#9670;&nbsp;</a></span>CPU_SIZE_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a> <a class="el" href="cpu_8h.html#a137467f659b1c836450e8121e78d49b4">CPU_SIZE_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8b26b0648f657b88b55ff64bfffc036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b26b0648f657b88b55ff64bfffc036">&#9670;&nbsp;</a></span>CPU_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a> <a class="el" href="cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0791e1c16134496a1a80966b5c4de85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0791e1c16134496a1a80966b5c4de85">&#9670;&nbsp;</a></span>CPU_STK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a> <a class="el" href="cpu_8h.html#ad0791e1c16134496a1a80966b5c4de85">CPU_STK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0c8ab0b19c9aedaf0b71a939524cdc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c8ab0b19c9aedaf0b71a939524cdc5">&#9670;&nbsp;</a></span>CPU_STK_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a> <a class="el" href="cpu_8h.html#af0c8ab0b19c9aedaf0b71a939524cdc5">CPU_STK_SIZE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb68bc4acef796df1ae768e609b53120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb68bc4acef796df1ae768e609b53120">&#9670;&nbsp;</a></span>CPU_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void <a class="el" href="cpu_8h.html#aeb68bc4acef796df1ae768e609b53120">CPU_VOID</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ae2d004949fe7ca0ccc6a60d8cdea94f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2d004949fe7ca0ccc6a60d8cdea94f7">&#9670;&nbsp;</a></span>CPU_BitBandClr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_BitBandClr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>bit_nbr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a943b673686909b6702db2b16c0a46fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a943b673686909b6702db2b16c0a46fb6">&#9670;&nbsp;</a></span>CPU_BitBandSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_BitBandSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>bit_nbr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75fd956028d3ff81ed77bf1b8740267a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75fd956028d3ff81ed77bf1b8740267a">&#9670;&nbsp;</a></span>CPU_IntDis()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_IntDis </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d15b99e5ac2fe8d3932040fe19947ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d15b99e5ac2fe8d3932040fe19947ec">&#9670;&nbsp;</a></span>CPU_IntEn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_IntEn </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a360cb5705b5c832c448eb0233c740147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a360cb5705b5c832c448eb0233c740147">&#9670;&nbsp;</a></span>CPU_IntSrcDis()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_IntSrcDis </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>pos</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b5e0d573324f4e9fcdc42f307560ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b5e0d573324f4e9fcdc42f307560ec7">&#9670;&nbsp;</a></span>CPU_IntSrcEn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_IntSrcEn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>pos</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada82e918d22180d9afc8bb9b57ea6a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada82e918d22180d9afc8bb9b57ea6a37">&#9670;&nbsp;</a></span>CPU_IntSrcPendClr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_IntSrcPendClr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>pos</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ab184c5b7557c40c2865969a941de06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab184c5b7557c40c2865969a941de06">&#9670;&nbsp;</a></span>CPU_IntSrcPrioGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cpu_8h.html#ac5e8df1af46862d3d1e0fe438fd8131e">CPU_INT16S</a> CPU_IntSrcPrioGet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>pos</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93787e21d6da2773a837b73059423722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93787e21d6da2773a837b73059423722">&#9670;&nbsp;</a></span>CPU_IntSrcPrioSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_IntSrcPrioSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>prio</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>type</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af445adb7622a27265d832bcc777aed40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af445adb7622a27265d832bcc777aed40">&#9670;&nbsp;</a></span>CPU_RevBits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a> CPU_RevBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b83b84c2c57669cc4ada66870d6cf17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b83b84c2c57669cc4ada66870d6cf17">&#9670;&nbsp;</a></span>CPU_SR_Restore()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_SR_Restore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>&#160;</td>
          <td class="paramname"><em>cpu_sr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8300725b96e77b5dfe94134dee5b609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8300725b96e77b5dfe94134dee5b609">&#9670;&nbsp;</a></span>CPU_SR_Save()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a> CPU_SR_Save </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>&#160;</td>
          <td class="paramname"><em>new_basepri</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0de4077119bc1ec9477c1ab23ad40ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0de4077119bc1ec9477c1ab23ad40ee7">&#9670;&nbsp;</a></span>CPU_WaitForExcept()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_WaitForExcept </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa88221fe9ecc8e3e738fa2ab4d353c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa88221fe9ecc8e3e738fa2ab4d353c40">&#9670;&nbsp;</a></span>CPU_WaitForInt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_WaitForInt </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
