Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 407c87ed5e4241769f57db32780692ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Counter0to9_behav xil_defaultlib.tb_Counter0to9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture clock_rtl of entity xil_defaultlib.clock_divider_100MHz_to_1Hz [clock_divider_100mhz_to_1hz_defa...]
Compiling architecture clock_rtl of entity xil_defaultlib.clock_divider_50Hz [clock_divider_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter10_updown [counter10_updown_default]
Compiling architecture behavioral of entity xil_defaultlib.hex2seg [hex2seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter100_updown [counter100_updown_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter0to9
Built simulation snapshot tb_Counter0to9_behav
