open_project testsvr/solution1/impl/verilog/project.xpr
synth_design -top crt -part xczu7ev-ffvc1156-2-e
report_power -file power.txt

