<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>The End of Simplification: Intel Abandons X86S - Hex Index</title>
  <link rel="stylesheet" href="../../styles.css">
</head>
<body class="reading-mode">
  <header class="reading-header">
    <a href="../../index.html" class="back-link">&larr; Back to Library</a>
  </header>
  <main class="reading-content">
    
    <article class="article-page">
      <header class="article-header">
        <h1>The End of Simplification: Intel Abandons X86S</h1>
        <div class="article-meta">
          <span class="author">By Babbage</span>
          <span class="separator">&middot;</span>
          <a href="../../publication/thechipletter/index.html" class="publication">
            The Chip Letter
          </a>
          <span class="separator">&middot;</span><time>Jun 4, 2025</time>
          <span class="separator">&middot;</span>
          <span class="read-time">1 min read</span>
        </div>
      </header>

      

      <div class="article-excerpt">
        <article>
    <h1>The End of Simplification: Intel Abandons X86S</h1>
    <p class="author">By Babbage</p>
    
    <div class="content">
      <p>Almost two years ago I shared what Intel called ‘the next major step in the evolution of Intel Architecture’, APX.</p><div data-component-name="DigestPostEmbed" class="digestPostEmbed-flwiST"><div class="pencraft pc-display-flex pc-flexDirection-column pc-reset"><a href="https://thechipletter.substack.com/p/intel-apx" rel="noopener" target="_blank"><h2 class="pencraft pc-reset color-pub-primary-text-NyXPlw line-height-36-XIK16z font-display-nhmvtD size-30-tZAWf_ weight-bold-DmI9lw reset-IxiVJZ">Intel APX</h2></a><div class="pencraft pc-display-flex pc-gap-4 pc-alignItems-center pc-reset"><div class="pencraft pc-reset color-pub-secondary-text-hGQ02T line-height-20-t4M0El font-meta-MWBumP size-11-NuY2Zx weight-medium-fw81nC transform-uppercase-yKDgcq reset-IxiVJZ meta-EgzBVA"><a href="https://substack.com/profile/102722254-babbage" class="inheritColor-WetTGJ">Babbage</a></div><div class="pencraft pc-reset color-pub-secondary-text-hGQ02T reset-IxiVJZ">·</div><div class="pencraft pc-reset color-pub-secondary-text-hGQ02T line-height-20-t4M0El font-meta-MWBumP size-11-NuY2Zx weight-medium-fw81nC transform-uppercase-yKDgcq reset-IxiVJZ meta-EgzBVA">July 25, 2023</div></div><div class="pencraft pc-paddingTop-24 pc-reset"><a href="https://thechipletter.substack.com/p/intel-apx" rel="noopener" target="_blank"><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!RyFY!,w_424,h_212,c_fill,f_webp,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcae8db32-9f8c-42e2-89dd-b5abce40846f_1920x884.jpeg 424w, https://substackcdn.com/image/fetch/$s_!RyFY!,w_848,h_424,c_fill,f_webp,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcae8db32-9f8c-42e2-89dd-b5abce40846f_1920x884.jpeg 848w, https://substackcdn.com/image/fetch/$s_!RyFY!,w_1272,h_636,c_fill,f_webp,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcae8db32-9f8c-42e2-89dd-b5abce40846f_1920x884.jpeg 1272w, https://substackcdn.com/image/fetch/$s_!RyFY!,w_1300,h_650,c_fill,f_webp,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcae8db32-9f8c-42e2-89dd-b5abce40846f_1920x884.jpeg 1300w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!RyFY!,w_1300,h_650,c_fill,f_auto,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcae8db32-9f8c-42e2-89dd-b5abce40846f_1920x884.jpeg" sizes="100vw" alt="Intel APX" srcset="https://substackcdn.com/image/fetch/$s_!RyFY!,w_424,h_212,c_fill,f_auto,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcae8db32-9f8c-42e2-89dd-b5abce40846f_1920x884.jpeg 424w, https://substackcdn.com/image/fetch/$s_!RyFY!,w_848,h_424,c_fill,f_auto,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcae8db32-9f8c-42e2-89dd-b5abce40846f_1920x884.jpeg 848w, https://substackcdn.com/image/fetch/$s_!RyFY!,w_1272,h_636,c_fill,f_auto,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcae8db32-9f8c-42e2-89dd-b5abce40846f_1920x884.jpeg 1272w, https://substackcdn.com/image/fetch/$s_!RyFY!,w_1300,h_650,c_fill,f_auto,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcae8db32-9f8c-42e2-89dd-b5abce40846f_1920x884.jpeg 1300w" width="1300" height="650" class="img-OACg1c fullWidth-Ta6aEE pencraft pc-reset"></picture></a></div><div class="pencraft pc-display-flex pc-paddingTop-16 pc-reset flex-grow-rzmknG"><p class="caption-QiPycG">Intel has just announced APX, “the next major step in the evolution of Intel® architecture”:</p></div><div class="pencraft pc-display-flex pc-gap-16 pc-paddingTop-0 pc-paddingBottom-0 pc-alignItems-center pc-reset"><a href="https://thechipletter.substack.com/p/intel-apx" class="pencraft pc-reset align-center-y7ZD4w line-height-20-t4M0El font-text-qe4AeH size-13-hZTUKr weight-medium-fw81nC reset-IxiVJZ"><div class="pencraft pc-display-flex pc-gap-8 pc-alignItems-center pc-reset link-HREYZo"><span class="pencraft pc-reset color-accent-BVX_7M line-height-20-t4M0El font-text-qe4AeH size-14-MLPa7j weight-semibold-uqA4FV reset-IxiVJZ">Read full story</span></div></a></div></div></div><p>In that post we saw that the most significant changes proposed were that APX:</p><ul><li><p>Doubles the number of general purpose registers from 16 to 32;</p></li><li><p>New three operand instructions (e.g. adding ability to subtract register1 from register2, and place the result in register3);</p></li><li><p>New instructions to PUSH / POP two general purpose registers at once;</p></li><li><p>New conditional load, store and compare instructions;</p></li><li><p>Adds the option to suppress status flag writes for common instructions;</p></li><li><p>New 64-bit absolute jump instruction.</p></li></ul><p>Along with these additions we noted that Intel was also proposing the removal of some ‘legacy’ features' in a simplification it called X86-S (or X86S):</p>
    </div>
  </article></source>
      </div>

      <div class="read-full-article">
        <a href="https://thechipletter.substack.com/p/the-end-of-simplification-intel-abandons" class="read-button" target="_blank" rel="noopener">
          Read full article on The Chip Letter &rarr;
        </a>
        <p class="copyright-note">
          This excerpt is provided for preview purposes.
          Full article content is available on the original publication.
        </p>
      </div>
    </article>
  
  </main>
</body>
</html>