// Seed: 2226858283
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  id_4 :
  assert property (@(posedge 1) -id_1)
  else $display;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4 = id_3;
  wire id_5;
  assign id_4 = id_4;
  module_0(
      id_4, id_4
  );
  wire id_6 = id_1[1];
  wire id_7;
  timeprecision 1ps;
endmodule
