%Warning-WIDTHEXPAND: gamma.sv:6:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h0' generates 4 bits.
                                   : ... note: In instance 'cordic.gm0'
    6 |     assign gamma =  (iter == 4'h0) ? 16'h8000 :
      |                           ^~
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.017
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: gamma.sv:7:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h1' generates 4 bits.
                                   : ... note: In instance 'cordic.gm0'
    7 |                     (iter == 4'h1) ? 16'h4b90 :
      |                           ^~
%Warning-WIDTHEXPAND: gamma.sv:8:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h2' generates 4 bits.
                                   : ... note: In instance 'cordic.gm0'
    8 |                     (iter == 4'h2) ? 16'h27ed :
      |                           ^~
%Warning-WIDTHEXPAND: gamma.sv:9:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h3' generates 4 bits.
                                   : ... note: In instance 'cordic.gm0'
    9 |                     (iter == 4'h3) ? 16'h1444 :
      |                           ^~
%Warning-WIDTHEXPAND: gamma.sv:10:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h4' generates 4 bits.
                                    : ... note: In instance 'cordic.gm0'
   10 |                     (iter == 4'h4) ? 16'h0a2c :
      |                           ^~
%Warning-WIDTHEXPAND: gamma.sv:11:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h5' generates 4 bits.
                                    : ... note: In instance 'cordic.gm0'
   11 |                     (iter == 4'h5) ? 16'h0517 :
      |                           ^~
%Warning-WIDTHEXPAND: gamma.sv:12:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h6' generates 4 bits.
                                    : ... note: In instance 'cordic.gm0'
   12 |                     (iter == 4'h6) ? 16'h028b :
      |                           ^~
%Warning-WIDTHEXPAND: gamma.sv:13:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h7' generates 4 bits.
                                    : ... note: In instance 'cordic.gm0'
   13 |                     (iter == 4'h7) ? 16'h0145 :
      |                           ^~
%Warning-WIDTHEXPAND: gamma.sv:14:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h8' generates 4 bits.
                                    : ... note: In instance 'cordic.gm0'
   14 |                     (iter == 4'h8) ? 16'h00a2 :
      |                           ^~
%Warning-WIDTHEXPAND: gamma.sv:15:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h9' generates 4 bits.
                                    : ... note: In instance 'cordic.gm0'
   15 |                     (iter == 4'h9) ? 16'h0051 :
      |                           ^~
%Warning-WIDTHEXPAND: gamma.sv:16:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'ha' generates 4 bits.
                                    : ... note: In instance 'cordic.gm0'
   16 |                     (iter == 4'ha) ? 16'h0028 :
      |                           ^~
%Warning-WIDTHEXPAND: gamma.sv:17:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'hb' generates 4 bits.
                                    : ... note: In instance 'cordic.gm0'
   17 |                     (iter == 4'hb) ? 16'h0014 :
      |                           ^~
%Warning-WIDTHEXPAND: gamma.sv:18:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'hc' generates 4 bits.
                                    : ... note: In instance 'cordic.gm0'
   18 |                     (iter == 4'hc) ? 16'h000a :
      |                           ^~
%Warning-WIDTHEXPAND: gamma.sv:19:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'hd' generates 4 bits.
                                    : ... note: In instance 'cordic.gm0'
   19 |                     (iter == 4'hd) ? 16'h0005 :
      |                           ^~
%Warning-WIDTHEXPAND: gamma.sv:20:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'he' generates 4 bits.
                                    : ... note: In instance 'cordic.gm0'
   20 |                     (iter == 4'he) ? 16'h0002 :
      |                           ^~
%Warning-WIDTHEXPAND: gamma.sv:21:27: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'hf' generates 4 bits.
                                    : ... note: In instance 'cordic.gm0'
   21 |                     (iter == 4'hf) ? 16'h0001 : 
      |                           ^~
%Warning-WIDTHTRUNC: cordic.sv:89:33: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's SHIFTR generates 32 or 17 bits.
                                    : ... note: In instance 'cordic'
   89 |                         cos     <= (vec[0] * 39797) >> 16;
      |                                 ^~
%Warning-WIDTHTRUNC: cordic.sv:90:33: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's SHIFTR generates 32 or 17 bits.
                                    : ... note: In instance 'cordic'
   90 |                         sin     <= (vec[1] * 39797) >> 16;
      |                                 ^~
