5
1 WORK 2 Router1x3
2 WORK 2 router_fifo_design
3 WORK 2 router_fsm
4 WORK 2 router_synchronizer
5 WORK 2 router_register
6
./../rtl/Router1x3.v 1 136 1 1 64771 9874267934 0 0 0 0 1 0 0 1 WORK
./../rtl/router_fifo_design.v 2 107 1 1 64771 9872656224 0 0 0 0 1 0 0 1 WORK
./../rtl/router_fsm.v 3 110 1 1 64771 9872656226 0 0 0 0 1 0 0 1 WORK
./../rtl/router_synchronizer.v 4 153 1 1 64771 9872656230 0 0 0 0 1 0 0 1 WORK
./../rtl/router_register.v 5 157 1 1 64771 9872656229 0 0 0 0 1 0 0 1 WORK
/home1/WBRN23/SSArankalle/VLSI_RN/Verilog_labs/Router_Lint/script/vcst_rtdb/spyglass/vc_lint0/Router1x3/VC_GOAL0/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc 6 -1 7 1 64771 6692983081 0 0 0 0 0 0 0 0 N.A.
1 1 136 1
2 1 107 2
3 1 110 3
4 1 153 4
5 1 157 5
