/**
 * @brief ADC Registers
 */

#include "registers/helpers.h"

#pragma once

#define ADC_BASE 0x40012400

#define ADC_ISR_OFFSET     0x00000000
#define ADC_IER_OFFSET     0x00000004
#define ADC_CR_OFFSET      0x00000008
#define ADC_CFGR1_OFFSET   0x0000000C
#define ADC_CFGR1_OFFSET   0x0000000C
#define ADC_SMPR_OFFSET    0x00000014
#define ADC_AWD1TR_OFFSET  0x00000020
#define ADC_AWD2TR_OFFSET  0x00000024
#define ADC_CHSELR_OFFSET  0x00000028
#define ADC_AWD3TR_OFFSET  0x0000002C
#define ADC_DR_OFFSET      0x00000040
#define ADC_AWD2CR_OFFSET  0x000000A0
#define ADC_AWD3CR_OFFSET  0x000000A4
#define ADC_CALFACT_OFFSET 0x000000B4
#define ADC_CCR_OFFSET     0x00000308


#define ADC_ISR     REGISTER(ADC_BASE + ADC_ISR_OFFSET)
#define ADC_IER     REGISTER(ADC_BASE + ADC_IER_OFFSET)
#define ADC_CR      REGISTER(ADC_BASE + ADC_CR_OFFSET)
#define ADC_CFGR1   REGISTER(ADC_BASE + ADC_CFGR1_OFFSET)
#define ADC_CFGR1   REGISTER(ADC_BASE + ADC_CFGR1_OFFSET)
#define ADC_SMPR    REGISTER(ADC_BASE + ADC_SMPR_OFFSET)
#define ADC_AWD1TR  REGISTER(ADC_BASE + ADC_AWD1TR_OFFSET)
#define ADC_AWD2TR  REGISTER(ADC_BASE + ADC_AWD2TR_OFFSET)
#define ADC_CHSELR  REGISTER(ADC_BASE + ADC_CHSELR_OFFSET)
#define ADC_AWD3TR  REGISTER(ADC_BASE + ADC_AWD3TR_OFFSET)
#define ADC_DR      REGISTER(ADC_BASE + ADC_DR_OFFSET)
#define ADC_AWD2CR  REGISTER(ADC_BASE + ADC_AWD2CR_OFFSET)
#define ADC_AWD3CR  REGISTER(ADC_BASE + ADC_AWD3CR_OFFSET)
#define ADC_CALFACT REGISTER(ADC_BASE + ADC_CALFACT_OFFSET)
#define ADC_CCR     REGISTER(ADC_BASE + ADC_CCR_OFFSET)

