$comment
	File created using the following command:
		vcd file MU4.msim.vcd -direction
$end
$date
	Sun Nov 21 17:04:36 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module MU4_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var wire 1 # M [7] $end
$var wire 1 $ M [6] $end
$var wire 1 % M [5] $end
$var wire 1 & M [4] $end
$var wire 1 ' M [3] $end
$var wire 1 ( M [2] $end
$var wire 1 ) M [1] $end
$var wire 1 * M [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 M[7]~output_o $end
$var wire 1 3 M[6]~output_o $end
$var wire 1 4 M[5]~output_o $end
$var wire 1 5 M[4]~output_o $end
$var wire 1 6 M[3]~output_o $end
$var wire 1 7 M[2]~output_o $end
$var wire 1 8 M[1]~output_o $end
$var wire 1 9 M[0]~output_o $end
$var wire 1 : A[3]~input_o $end
$var wire 1 ; B[0]~input_o $end
$var wire 1 < 30|inst~combout $end
$var wire 1 = A[0]~input_o $end
$var wire 1 > B[2]~input_o $end
$var wire 1 ? A[1]~input_o $end
$var wire 1 @ 12|inst~combout $end
$var wire 1 A B[3]~input_o $end
$var wire 1 B B[1]~input_o $end
$var wire 1 C A[2]~input_o $end
$var wire 1 D 21|inst~combout $end
$var wire 1 E inst21|inst1|inst~combout $end
$var wire 1 F inst19|inst1|inst~0_combout $end
$var wire 1 G 02|inst~combout $end
$var wire 1 H inst22|inst2|inst~combout $end
$var wire 1 I inst19|inst4|inst~3_combout $end
$var wire 1 J inst19|inst4|inst~2_combout $end
$var wire 1 K inst24|inst4|inst~0_combout $end
$var wire 1 L inst21|inst4|inst~0_combout $end
$var wire 1 M inst25|inst1|inst~combout $end
$var wire 1 N 31|inst~combout $end
$var wire 1 O 22|inst~combout $end
$var wire 1 P inst33|inst1|inst~combout $end
$var wire 1 Q inst34|inst4|inst~0_combout $end
$var wire 1 R inst33|inst4|inst~0_combout $end
$var wire 1 S inst35|inst3|inst~combout $end
$var wire 1 T inst25|inst3|inst~combout $end
$var wire 1 U 23|inst~combout $end
$var wire 1 V inst36|inst4|inst~0_combout $end
$var wire 1 W inst36|inst1|inst~combout $end
$var wire 1 X inst37|inst2|inst~combout $end
$var wire 1 Y 33|inst~combout $end
$var wire 1 Z inst29|inst~0_combout $end
$var wire 1 [ inst40|inst1|inst~combout $end
$var wire 1 \ inst37|inst|inst~combout $end
$var wire 1 ] inst34|inst1|inst~combout $end
$var wire 1 ^ inst24|inst1|inst~combout $end
$var wire 1 _ inst22|inst|inst~combout $end
$var wire 1 ` inst|inst|inst~combout $end
$var wire 1 a 00|inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
b1100 "
0*
0)
1(
0'
1&
1%
0$
1#
x+
0,
1-
x.
1/
10
11
12
03
14
15
06
17
08
09
1:
0;
0<
1=
1>
1?
1@
1A
0B
1C
0D
0E
0F
1G
0H
1I
0J
0K
1L
1M
0N
1O
0P
0Q
1R
0S
0T
1U
1V
0W
0X
1Y
1Z
0[
1\
1]
0^
1_
0`
0a
$end
#80000
b111 !
b100 "
b110 "
1B
0A
0:
0+
1J
1F
1D
0Y
0U
0R
1P
0L
1E
1`
0\
1Q
1K
1L
0E
0V
0M
18
04
1)
0%
0]
0_
1[
0Z
1W
1T
0K
0Q
05
07
13
02
0&
0(
1$
0#
1^
0[
1]
0T
1M
16
03
15
1'
0$
1&
1\
0W
1Q
14
1%
0]
1W
05
0&
0\
04
0%
1\
14
1%
#160000
b101 !
b10 "
b11 "
b1101 !
b1011 "
b1001 "
1;
0B
0>
1A
0?
1:
1+
0F
1<
0J
0D
0O
0G
0@
1Y
1U
1E
1a
0`
1_
1K
0L
0P
0W
1V
19
08
17
1*
0)
1(
0^
1[
0Q
06
13
0'
1$
1]
0\
0[
1Z
1W
0V
15
04
03
12
1&
0%
0$
1#
1\
1[
0Z
14
13
02
1%
1$
0#
#240000
b1001 !
b1011 !
b1101 "
b1100 "
b11 !
b100 "
0;
1>
0A
1?
0C
0:
0+
0<
1G
1@
0Y
0U
0E
0a
0_
0K
1E
0W
09
07
0*
0(
1_
0[
0M
17
03
1(
0$
1^
0\
16
04
1'
0%
0]
05
0&
#320000
b10 !
b0 !
b0 "
0>
0=
0?
1+
0I
0G
0@
0E
0_
07
0(
0^
06
0'
#1000000
