#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 22 21:12:59 2024
# Process ID: 24876
# Current directory: E:/xilinx/final_project/lab6.runs/impl_1
# Command line: vivado.exe -log mb_usb_hdmi_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace
# Log file: E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top.vdi
# Journal file: E:/xilinx/final_project/lab6.runs/impl_1\vivado.jou
# Running On: yinuo, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16855 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 372.066 ; gain = 59.715
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/frame_buffer_0/frame_buffer_0.dcp' for cell 'FB'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/red_brick_rom/red_brick_rom.dcp' for cell 'BK/RB/red_brick_rom'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/tank3_rom/tank3_rom.dcp' for cell 'TE2/tank2_rom'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.457 . Memory (MB): peak = 905.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 666 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1527.273 ; gain = 482.328
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [F:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [F:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1527.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

37 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1527.273 ; gain = 1093.262
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1527.273 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e2ca6b51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.545 . Memory (MB): peak = 1527.273 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter BK/RB/rom_address1_i_3 into driver instance TE2/rom_address1_i_14, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter BK/RB/rom_address1_i_4 into driver instance BK/RB/red_brick_rom_i_15, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter BK/RB/rom_address1_i_6 into driver instance TE2/rom_address1_i_15, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1afe40e3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.740 . Memory (MB): peak = 1828.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 296 cells and removed 412 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 10b20f0d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.913 . Memory (MB): peak = 1828.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 137 cells and removed 330 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 160bc2ee8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 586 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Clk_IBUF_BUFG_inst to drive 154 load(s) on clock net Clk_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 15f4af15d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1828.305 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15f4af15d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1828.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 143ee2184

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1828.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             296  |             412  |                                              4  |
|  Constant propagation         |             137  |             330  |                                              2  |
|  Sweep                        |               0  |             586  |                                              7  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1828.305 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18343ba02

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1828.305 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 57 BRAM(s) out of a total of 68 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 57 newly gated: 0 Total Ports: 136
Ending PowerOpt Patch Enables Task | Checksum: 17f0d5ef9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.366 . Memory (MB): peak = 2001.824 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17f0d5ef9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2001.824 ; gain = 173.520

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17f0d5ef9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2001.824 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2001.824 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ea95356d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2001.824 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.824 ; gain = 474.551
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2001.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2001.824 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1060469dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2001.824 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b74ba358

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.895 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1232cd8fd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1232cd8fd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2001.824 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1232cd8fd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11fbf96d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 158aeea39

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 158aeea39

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15b776c69

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 394 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 3, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 180 nets or LUTs. Breaked 5 LUTs, combined 175 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2001.824 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |            175  |                   180  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |            175  |                   180  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 120d42c93

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2001.824 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 17713b805

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2001.824 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17713b805

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 210db6cac

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 111b18b36

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 113a5c3b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d9a8316e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1f4ecad2b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 9b2f9ad5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 142ab4837

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 118dfa264

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1603df573

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2001.824 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1603df573

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11f0d038e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.018 | TNS=-3977.748 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bb7c5404

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.377 . Memory (MB): peak = 2001.824 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1cb33c791

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.439 . Memory (MB): peak = 2001.824 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11f0d038e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-12.736. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d33efa0a

Time (s): cpu = 00:00:35 ; elapsed = 00:01:03 . Memory (MB): peak = 2001.824 ; gain = 0.000

Time (s): cpu = 00:00:35 ; elapsed = 00:01:03 . Memory (MB): peak = 2001.824 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d33efa0a

Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d33efa0a

Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d33efa0a

Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2001.824 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1d33efa0a

Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2001.824 ; gain = 0.000

Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2001.824 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1faeea20f

Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2001.824 ; gain = 0.000
Ending Placer Task | Checksum: 16b6a70f9

Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2001.824 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 2001.824 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.879 . Memory (MB): peak = 2001.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2001.824 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2001.824 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2001.824 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 1.34s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2001.824 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.669 | TNS=-3868.877 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f5a5664c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.888 . Memory (MB): peak = 2001.824 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.669 | TNS=-3868.877 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1f5a5664c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.956 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.669 | TNS=-3868.877 |
INFO: [Physopt 32-702] Processed net TE3/tank3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net counter_reg_n_0_[9]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net counter_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.493 | TNS=-3822.765 |
INFO: [Physopt 32-81] Processed net counter_reg_n_0_[9]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net counter_reg_n_0_[9]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.487 | TNS=-3821.193 |
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[9]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/rom_address0__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/rom_address0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/rom_address0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[9].  Re-placed instance TK/tank3_rom_i_1
INFO: [Physopt 32-735] Processed net TK/addra[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.357 | TNS=-3821.063 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net TK/addra[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.323 | TNS=-3820.707 |
INFO: [Physopt 32-702] Processed net TE3/rom_address0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net TK/addra[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.237 | TNS=-3820.541 |
INFO: [Physopt 32-702] Processed net TE3/rom_address0__0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net TK/addra[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.236 | TNS=-3820.161 |
INFO: [Physopt 32-702] Processed net TE3/rom_address0__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net TK/addra[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.167 | TNS=-3819.777 |
INFO: [Physopt 32-702] Processed net TE3/rom_address0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[2].  Re-placed instance TK/tank3_rom_i_8
INFO: [Physopt 32-735] Processed net TK/addra[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.157 | TNS=-3819.700 |
INFO: [Physopt 32-702] Processed net TK/addra[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/rom_address2_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/BallY_reg[7]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net TK/BallY_reg[6]_2[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.093 | TNS=-3819.060 |
INFO: [Physopt 32-702] Processed net TK/BallY_reg[6]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net BK/RB/rom_address1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net BK/RB/rom_address1_i_4_n_0. Critical path length was reduced through logic transformation on cell BK/RB/red_brick_rom_i_15_comp.
INFO: [Physopt 32-735] Processed net BK/RB/counter_reg[18]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.039 | TNS=-3809.566 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net TK/BallY_reg[7]_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.818 | TNS=-3807.196 |
INFO: [Physopt 32-702] Processed net TE2/tank2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address0__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net TK2/BallX_reg[6]_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.802 | TNS=-3806.836 |
INFO: [Physopt 32-710] Processed net BK/RB/rom_address1_i_4_n_0. Critical path length was reduced through logic transformation on cell BK/RB/red_brick_rom_i_15_comp_1.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.748 | TNS=-3803.222 |
INFO: [Physopt 32-702] Processed net TE2/rom_address0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/BallX_reg[2]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[7].  Re-placed instance TK2/tank2_rom_i_3
INFO: [Physopt 32-735] Processed net TK2/addra[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.651 | TNS=-3802.981 |
INFO: [Physopt 32-702] Processed net TE2/rom_address0__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[5].  Re-placed instance TK2/tank2_rom_i_5
INFO: [Physopt 32-735] Processed net TK2/addra[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.636 | TNS=-3802.865 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net TK2/BallX_reg[6]_1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.636 | TNS=-3802.865 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net TK2/addra[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.585 | TNS=-3802.411 |
INFO: [Physopt 32-702] Processed net TE2/rom_address0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[2].  Re-placed instance TK2/tank2_rom_i_8
INFO: [Physopt 32-735] Processed net TK2/addra[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.556 | TNS=-3802.259 |
INFO: [Physopt 32-702] Processed net TE2/rom_address0__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[6].  Re-placed instance TK2/tank2_rom_i_4
INFO: [Physopt 32-735] Processed net TK2/addra[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.535 | TNS=-3802.142 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net TK2/addra[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.528 | TNS=-3801.783 |
INFO: [Physopt 32-702] Processed net TE2/rom_address0__0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net TK2/addra[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.521 | TNS=-3801.285 |
INFO: [Physopt 32-702] Processed net TE2/rom_address0__0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net TK2/addra[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.508 | TNS=-3800.918 |
INFO: [Physopt 32-702] Processed net TE2/rom_address0__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[3].  Re-placed instance TK2/tank2_rom_i_7
INFO: [Physopt 32-735] Processed net TK2/addra[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.507 | TNS=-3800.681 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net TK2/addra[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.491 | TNS=-3800.368 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net TK/BallY_reg[6]_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.439 | TNS=-3799.848 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net TK/BallY_reg[8]_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.439 | TNS=-3799.738 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net TK2/addra[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.433 | TNS=-3799.365 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net TK2/addra[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.428 | TNS=-3798.970 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net TK/BallY_reg[7]_2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.427 | TNS=-3798.960 |
INFO: [Physopt 32-702] Processed net rom_address1_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net rom_address1_i_62_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.427 | TNS=-3798.960 |
INFO: [Physopt 32-702] Processed net rom_address1_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net rom_address1_i_83_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.277 | TNS=-3759.660 |
INFO: [Physopt 32-702] Processed net rom_address1_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_43_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net rom_address1_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.162 | TNS=-3729.529 |
INFO: [Physopt 32-702] Processed net rom_address1_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net rom_address1_i_47_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net rom_address1_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3726.648 |
INFO: [Physopt 32-702] Processed net rom_address1_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/rom_address1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra_15_sn_1 was not replicated.
INFO: [Physopt 32-663] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra_15_sn_1.  Re-placed instance FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3727.028 |
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra_15_sn_1 was not replicated.
INFO: [Physopt 32-710] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ramloop[32].ram.ram_ena. Critical path length was reduced through logic transformation on cell FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__22_comp.
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3727.041 |
INFO: [Physopt 32-571] Net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra_15_sn_1 was not replicated.
INFO: [Physopt 32-710] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ramloop[3].ram.ram_ena. Critical path length was reduced through logic transformation on cell FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__27_comp.
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3727.129 |
INFO: [Physopt 32-571] Net vga/addra[12] was not replicated.
INFO: [Physopt 32-663] Processed net vga/addra[12].  Re-placed instance vga/FB_i_6
INFO: [Physopt 32-735] Processed net vga/addra[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3727.621 |
INFO: [Physopt 32-571] Net vga/addra[13] was not replicated.
INFO: [Physopt 32-663] Processed net vga/addra[13].  Re-placed instance vga/FB_i_5
INFO: [Physopt 32-735] Processed net vga/addra[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3726.333 |
INFO: [Physopt 32-663] Processed net vga/addra[15].  Re-placed instance vga/FB_i_3
INFO: [Physopt 32-735] Processed net vga/addra[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3724.880 |
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra_15_sn_1 was not replicated.
INFO: [Physopt 32-663] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra_15_sn_1.  Re-placed instance FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3724.219 |
INFO: [Physopt 32-571] Net vga/addra[16] was not replicated.
INFO: [Physopt 32-663] Processed net vga/addra[16].  Re-placed instance vga/FB_i_2
INFO: [Physopt 32-735] Processed net vga/addra[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3724.068 |
INFO: [Physopt 32-571] Net vga/addra[12] was not replicated.
INFO: [Physopt 32-702] Processed net vga/addra[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ramloop[3].ram.ram_ena.  Re-placed instance FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__27_comp
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ramloop[3].ram.ram_ena. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3723.984 |
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra_15_sn_1 was not replicated.
INFO: [Physopt 32-663] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra_15_sn_1.  Re-placed instance FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__2
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3723.037 |
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ramloop[21].ram.ram_ena.  Re-placed instance FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__9
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ramloop[21].ram.ram_ena. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3722.731 |
INFO: [Physopt 32-663] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ramloop[32].ram.ram_ena.  Re-placed instance FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__22_comp
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ramloop[32].ram.ram_ena. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3722.679 |
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra_15_sn_1 was not replicated.
INFO: [Physopt 32-663] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra_15_sn_1.  Re-placed instance FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3721.288 |
INFO: [Physopt 32-571] Net vga/addra[13] was not replicated.
INFO: [Physopt 32-663] Processed net vga/addra[13].  Re-placed instance vga/FB_i_5
INFO: [Physopt 32-735] Processed net vga/addra[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3721.080 |
INFO: [Physopt 32-571] Net vga/addra[16] was not replicated.
INFO: [Physopt 32-663] Processed net vga/addra[16].  Re-placed instance vga/FB_i_2
INFO: [Physopt 32-735] Processed net vga/addra[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3721.203 |
INFO: [Physopt 32-571] Net vga/addra[13] was not replicated.
INFO: [Physopt 32-702] Processed net vga/addra[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ramloop[3].ram.ram_ena.  Re-placed instance FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__27_comp
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ramloop[3].ram.ram_ena. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3721.113 |
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ramloop[4].ram.ram_ena.  Re-placed instance FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__14
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ramloop[4].ram.ram_ena. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3720.548 |
INFO: [Physopt 32-571] Net vga/addra[16] was not replicated.
INFO: [Physopt 32-702] Processed net vga/addra[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ramloop[32].ram.ram_ena.  Re-placed instance FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__22_comp
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ramloop[32].ram.ram_ena. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3720.434 |
INFO: [Physopt 32-571] Net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra_15_sn_1 was not replicated.
INFO: [Physopt 32-710] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ramloop[39].ram.ram_ena. Critical path length was reduced through logic transformation on cell FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3_comp.
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3720.558 |
INFO: [Physopt 32-663] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ramloop[39].ram.ram_ena.  Re-placed instance FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3_comp
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ramloop[39].ram.ram_ena. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3720.298 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ramloop[3].ram.ram_ena. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3720.233 |
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra_15_sn_1 was not replicated.
INFO: [Physopt 32-710] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ramloop[1].ram.ram_ena. Critical path length was reduced through logic transformation on cell FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__29_comp.
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3720.044 |
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra_15_sn_1 was not replicated.
INFO: [Physopt 32-710] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ramloop[25].ram.ram_ena. Critical path length was reduced through logic transformation on cell FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__40_comp.
INFO: [Physopt 32-735] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra_15_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3719.893 |
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ramloop[32].ram.ram_ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/Ball_Y_Motion[0]_i_1__0_n_0.  Re-placed instance TK2/Ball_Y_Motion[0]_i_1__0
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[0]_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3689.265 |
INFO: [Physopt 32-663] Processed net TK2/Ball_Y_Motion[0]_i_1__0_n_0.  Re-placed instance TK2/Ball_Y_Motion[0]_i_1__0
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[0]_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3686.277 |
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_16_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_16_comp.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[0]_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3622.782 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net TK2/read_addr0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3609.336 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net TK2/read_addr0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3604.108 |
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_15_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_15_comp.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3520.443 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net TK2/read_addr0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3510.733 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net TK2/read_addr0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3501.777 |
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_11_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_11_comp.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3503.267 |
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_13_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_13_comp.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3495.062 |
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_14_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_14_comp.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3488.347 |
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_15_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_15_comp_1.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3483.126 |
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/Ball_Y_Motion[9]_i_2__0_n_0.  Re-placed instance TK2/Ball_Y_Motion[9]_i_2__0
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3401.065 |
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_16_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_16_comp_1.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[0]_i_1__0_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3395.097 |
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_11_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_11_comp_1.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3386.145 |
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_12_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_12_comp.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3384.653 |
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_12_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_12_comp_1.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3386.145 |
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_13_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_13_comp_1.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3383.161 |
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_14_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_14_comp_1.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3360.036 |
INFO: [Physopt 32-571] Net TK2/Ball_Y_Motion[0]_i_4__0_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net TK2/Ball_Y_Motion[0]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net read_addr0_n_92. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mb_block_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mb_block_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3351.084 |
INFO: [Physopt 32-702] Processed net mb_block_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/tank3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[9]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/rom_address0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/addra[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/BallY_reg[7]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/BallY_reg[6]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net BK/RB/rom_address1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_43_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/addra[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ramloop[32].ram.ram_ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/Ball_Y_Motion[0]_i_4__0_n_0.  Re-placed instance TK2/Ball_Y_Motion[0]_i_4__0
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[0]_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3345.862 |
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/Ball_Y_Motion[9]_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[0]_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3333.926 |
INFO: [Physopt 32-702] Processed net TK2/Ball_Y_Motion[0]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net read_addr0_n_92. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3333.926 |
Phase 3 Critical Path Optimization | Checksum: 189b942e4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2001.824 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3333.926 |
INFO: [Physopt 32-702] Processed net TE3/tank3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[9]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/rom_address0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/rom_address0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/addra[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/rom_address2_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/BallY_reg[7]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/BallY_reg[6]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net BK/RB/rom_address1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_43_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/rom_address1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net vga/addra[13] was not replicated.
INFO: [Physopt 32-702] Processed net vga/addra[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ramloop[32].ram.ram_ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_9_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_9_comp.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3335.418 |
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_10_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_10_comp.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3296.625 |
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net TK2/Ball_Y_Motion[0]_i_4__0_n_0 was not replicated.
INFO: [Physopt 32-663] Processed net TK2/Ball_Y_Motion[0]_i_4__0_n_0.  Re-placed instance TK2/Ball_Y_Motion[0]_i_4__0
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[0]_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3292.149 |
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_9_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_9_comp_1.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3289.166 |
INFO: [Physopt 32-710] Processed net TK2/read_addr0_i_10_n_0. Critical path length was reduced through logic transformation on cell TK2/read_addr0_i_10_comp_1.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3288.420 |
INFO: [Physopt 32-571] Net TK2/Ball_Y_Motion[0]_i_4__0_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net TK2/Ball_Y_Motion[0]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net read_addr0_n_92. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mb_block_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mb_block_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3266.039 |
INFO: [Physopt 32-81] Processed net mb_block_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[6]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mb_block_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3245.898 |
INFO: [Physopt 32-81] Processed net mb_block_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mb_block_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3244.406 |
INFO: [Physopt 32-663] Processed net mb_block_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[5]_repN.  Re-placed instance mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]_replica
INFO: [Physopt 32-735] Processed net mb_block_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3228.739 |
INFO: [Physopt 32-702] Processed net TK2/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/Ball_Y_next_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/Ball_Y_Motion[0]_i_1__0_n_0.  Re-placed instance TK2/Ball_Y_Motion[0]_i_1__0
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[0]_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3220.533 |
INFO: [Physopt 32-702] Processed net TK2/Ball_Y_Motion[0]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net TK2/Ball_Y_Motion[0]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3220.533 |
INFO: [Physopt 32-702] Processed net mb_block_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/tank3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[9]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/rom_address0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/addra[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/BallY_reg[7]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/BallY_reg[6]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net BK/RB/rom_address1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_43_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/addra[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ramloop[32].ram.ram_ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/read_addr0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/Ball_Y_Motion[0]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net read_addr0_n_92. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.151 | TNS=-3220.533 |
Phase 4 Critical Path Optimization | Checksum: 189b942e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.824 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2001.824 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-11.151 | TNS=-3220.533 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.518  |        648.343  |            7  |              0  |                    89  |           0  |           2  |  00:00:15  |
|  Total          |          1.518  |        648.343  |            7  |              0  |                    89  |           0  |           3  |  00:00:15  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2001.824 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1a5c9b722

Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2001.824 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
587 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2001.824 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.894 . Memory (MB): peak = 2001.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9b9cc6fe ConstDB: 0 ShapeSum: b193a147 RouteDB: 0
Post Restoration Checksum: NetGraph: b7495c19 NumContArr: 66ab966 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: bdb4157f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2021.188 ; gain = 19.363

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: bdb4157f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2027.281 ; gain = 25.457

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: bdb4157f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2027.281 ; gain = 25.457
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18be2eb49

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2048.770 ; gain = 46.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.899| TNS=-3012.865| WHS=-0.840 | THS=-112.893|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0723113 %
  Global Horizontal Routing Utilization  = 0.0527069 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6028
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5991
  Number of Partially Routed Nets     = 37
  Number of Node Overlaps             = 17

Phase 2 Router Initialization | Checksum: 1a2f01fa4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2078.379 ; gain = 76.555

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a2f01fa4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2078.379 ; gain = 76.555
Phase 3 Initial Routing | Checksum: 1414d1f96

Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 2178.676 ; gain = 176.852

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 677
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.116| TNS=-2893.289| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1498ba688

Time (s): cpu = 00:00:59 ; elapsed = 00:01:22 . Memory (MB): peak = 2178.676 ; gain = 176.852

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 5
