INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/10_UART-RS232/10_UART-RS232.srcs/sources_1/new/ROM_8_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_8_8'
