-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity xfMat2AXIvideo is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    img_rows_empty_n : IN STD_LOGIC;
    img_rows_read : OUT STD_LOGIC;
    img_cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    img_cols_empty_n : IN STD_LOGIC;
    img_cols_read : OUT STD_LOGIC;
    img_data_V_dout : IN STD_LOGIC_VECTOR (56 downto 0);
    img_data_V_empty_n : IN STD_LOGIC;
    img_data_V_read : OUT STD_LOGIC;
    p_dst_TDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    p_dst_TVALID : OUT STD_LOGIC;
    p_dst_TREADY : IN STD_LOGIC;
    p_dst_TKEEP : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_dst_TSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_dst_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_dst_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_dst_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_dst_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of xfMat2AXIvideo is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv29_1 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000001";
    constant ap_const_lv192_lc_3 : STD_LOGIC_VECTOR (191 downto 0) := "111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal AXI_video_strm_V_data_V_1_data_out : STD_LOGIC_VECTOR (255 downto 0);
    signal AXI_video_strm_V_data_V_1_vld_in : STD_LOGIC;
    signal AXI_video_strm_V_data_V_1_vld_out : STD_LOGIC;
    signal AXI_video_strm_V_data_V_1_ack_in : STD_LOGIC;
    signal AXI_video_strm_V_data_V_1_ack_out : STD_LOGIC;
    signal AXI_video_strm_V_data_V_1_payload_A : STD_LOGIC_VECTOR (255 downto 0);
    signal AXI_video_strm_V_data_V_1_payload_B : STD_LOGIC_VECTOR (255 downto 0);
    signal AXI_video_strm_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal AXI_video_strm_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal AXI_video_strm_V_data_V_1_sel : STD_LOGIC;
    signal AXI_video_strm_V_data_V_1_load_A : STD_LOGIC;
    signal AXI_video_strm_V_data_V_1_load_B : STD_LOGIC;
    signal AXI_video_strm_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal AXI_video_strm_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal AXI_video_strm_V_keep_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal AXI_video_strm_V_keep_V_1_vld_in : STD_LOGIC;
    signal AXI_video_strm_V_keep_V_1_vld_out : STD_LOGIC;
    signal AXI_video_strm_V_keep_V_1_ack_out : STD_LOGIC;
    signal AXI_video_strm_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal AXI_video_strm_V_keep_V_1_sel : STD_LOGIC;
    signal AXI_video_strm_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal AXI_video_strm_V_strb_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal AXI_video_strm_V_strb_V_1_vld_in : STD_LOGIC;
    signal AXI_video_strm_V_strb_V_1_vld_out : STD_LOGIC;
    signal AXI_video_strm_V_strb_V_1_ack_out : STD_LOGIC;
    signal AXI_video_strm_V_strb_V_1_sel_rd : STD_LOGIC := '0';
    signal AXI_video_strm_V_strb_V_1_sel : STD_LOGIC;
    signal AXI_video_strm_V_strb_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal AXI_video_strm_V_user_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal AXI_video_strm_V_user_V_1_vld_in : STD_LOGIC;
    signal AXI_video_strm_V_user_V_1_vld_out : STD_LOGIC;
    signal AXI_video_strm_V_user_V_1_ack_in : STD_LOGIC;
    signal AXI_video_strm_V_user_V_1_ack_out : STD_LOGIC;
    signal AXI_video_strm_V_user_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal AXI_video_strm_V_user_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal AXI_video_strm_V_user_V_1_sel_rd : STD_LOGIC := '0';
    signal AXI_video_strm_V_user_V_1_sel_wr : STD_LOGIC := '0';
    signal AXI_video_strm_V_user_V_1_sel : STD_LOGIC;
    signal AXI_video_strm_V_user_V_1_load_A : STD_LOGIC;
    signal AXI_video_strm_V_user_V_1_load_B : STD_LOGIC;
    signal AXI_video_strm_V_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal AXI_video_strm_V_user_V_1_state_cmp_full : STD_LOGIC;
    signal AXI_video_strm_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal AXI_video_strm_V_last_V_1_vld_in : STD_LOGIC;
    signal AXI_video_strm_V_last_V_1_vld_out : STD_LOGIC;
    signal AXI_video_strm_V_last_V_1_ack_in : STD_LOGIC;
    signal AXI_video_strm_V_last_V_1_ack_out : STD_LOGIC;
    signal AXI_video_strm_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal AXI_video_strm_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal AXI_video_strm_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal AXI_video_strm_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal AXI_video_strm_V_last_V_1_sel : STD_LOGIC;
    signal AXI_video_strm_V_last_V_1_load_A : STD_LOGIC;
    signal AXI_video_strm_V_last_V_1_load_B : STD_LOGIC;
    signal AXI_video_strm_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal AXI_video_strm_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal AXI_video_strm_V_id_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal AXI_video_strm_V_id_V_1_vld_in : STD_LOGIC;
    signal AXI_video_strm_V_id_V_1_vld_out : STD_LOGIC;
    signal AXI_video_strm_V_id_V_1_ack_out : STD_LOGIC;
    signal AXI_video_strm_V_id_V_1_sel_rd : STD_LOGIC := '0';
    signal AXI_video_strm_V_id_V_1_sel : STD_LOGIC;
    signal AXI_video_strm_V_id_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal AXI_video_strm_V_dest_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal AXI_video_strm_V_dest_V_1_vld_in : STD_LOGIC;
    signal AXI_video_strm_V_dest_V_1_vld_out : STD_LOGIC;
    signal AXI_video_strm_V_dest_V_1_ack_out : STD_LOGIC;
    signal AXI_video_strm_V_dest_V_1_sel_rd : STD_LOGIC := '0';
    signal AXI_video_strm_V_dest_V_1_sel : STD_LOGIC;
    signal AXI_video_strm_V_dest_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal img_rows_blk_n : STD_LOGIC;
    signal img_cols_blk_n : STD_LOGIC;
    signal img_data_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln187_reg_357 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal j_0_i_reg_161 : STD_LOGIC_VECTOR (28 downto 0);
    signal rows_reg_302 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal cols_reg_307 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_reg_313 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_318 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_reg_323 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fu_214_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal sub_ln187_1_reg_333 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal select_ln187_fu_228_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln187_reg_338 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fu_220_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln197_reg_343 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln186_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_reg_348 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fu_243_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal i_reg_352 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_block_state8 : BOOLEAN;
    signal icmp_ln187_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state9_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal axi_last_V_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_last_V_reg_361 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_262_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal j_reg_366 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_block_state10_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state10_io : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal p_Result_s_fu_281_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state10 : STD_LOGIC;
    signal i_0_i_reg_149 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_phi_mux_j_0_i_phi_fu_165_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_user_V_fu_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_196_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_214_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln187_3_fu_225_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln186_fu_234_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln187_1_fu_253_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln187_fu_249_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln621_fu_277_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_243_ce : STD_LOGIC;
    signal grp_fu_262_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component ip_accel_app_sub_ceu IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ip_accel_app_sub_cfu IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (29 downto 0);
        din1 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component ip_accel_app_add_Aem IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ip_accel_app_add_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component ip_accel_app_add_cgu IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (28 downto 0);
        din1 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;



begin
    ip_accel_app_sub_ceu_U598 : component ip_accel_app_sub_ceu
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => cols_reg_307,
        ce => ap_const_logic_1,
        dout => grp_fu_196_p2);

    ip_accel_app_sub_cfu_U599 : component ip_accel_app_sub_cfu
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv30_0,
        din1 => grp_fu_214_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_214_p2);

    ip_accel_app_add_Aem_U600 : component ip_accel_app_add_Aem
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => cols_reg_307,
        din1 => ap_const_lv32_FFFFFFFF,
        ce => ap_const_logic_1,
        dout => grp_fu_220_p2);

    ip_accel_app_add_bkb_U601 : component ip_accel_app_add_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_0_i_reg_149,
        din1 => ap_const_lv31_1,
        ce => grp_fu_243_ce,
        dout => grp_fu_243_p2);

    ip_accel_app_add_cgu_U602 : component ip_accel_app_add_cgu
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_phi_mux_j_0_i_phi_fu_165_p4,
        din1 => ap_const_lv29_1,
        ce => grp_fu_262_ce,
        dout => grp_fu_262_p2);





    AXI_video_strm_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = AXI_video_strm_V_data_V_1_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_data_V_1_vld_out))) then 
                                        AXI_video_strm_V_data_V_1_sel_rd <= not(AXI_video_strm_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = AXI_video_strm_V_data_V_1_ack_in) and (ap_const_logic_1 = AXI_video_strm_V_data_V_1_vld_in))) then 
                                        AXI_video_strm_V_data_V_1_sel_wr <= not(AXI_video_strm_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_lv2_2 = AXI_video_strm_V_data_V_1_state) and (ap_const_logic_0 = AXI_video_strm_V_data_V_1_vld_in)) or ((ap_const_lv2_3 = AXI_video_strm_V_data_V_1_state) and (ap_const_logic_0 = AXI_video_strm_V_data_V_1_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_data_V_1_ack_out)))) then 
                    AXI_video_strm_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_lv2_1 = AXI_video_strm_V_data_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_data_V_1_state) and (p_dst_TREADY = ap_const_logic_0) and (ap_const_logic_1 = AXI_video_strm_V_data_V_1_vld_in)))) then 
                    AXI_video_strm_V_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = AXI_video_strm_V_data_V_1_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_data_V_1_ack_out))) and not(((p_dst_TREADY = ap_const_logic_0) and (ap_const_logic_1 = AXI_video_strm_V_data_V_1_vld_in))) and (ap_const_lv2_3 = AXI_video_strm_V_data_V_1_state)) or ((ap_const_lv2_1 = AXI_video_strm_V_data_V_1_state) and (ap_const_logic_1 = AXI_video_strm_V_data_V_1_ack_out)) or ((ap_const_lv2_2 = AXI_video_strm_V_data_V_1_state) and (ap_const_logic_1 = AXI_video_strm_V_data_V_1_vld_in)))) then 
                    AXI_video_strm_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    AXI_video_strm_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_dest_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_dest_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = AXI_video_strm_V_dest_V_1_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_dest_V_1_vld_out))) then 
                                        AXI_video_strm_V_dest_V_1_sel_rd <= not(AXI_video_strm_V_dest_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_dest_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_dest_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_lv2_2 = AXI_video_strm_V_dest_V_1_state) and (ap_const_logic_0 = AXI_video_strm_V_dest_V_1_vld_in)) or ((ap_const_lv2_3 = AXI_video_strm_V_dest_V_1_state) and (ap_const_logic_0 = AXI_video_strm_V_dest_V_1_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_dest_V_1_ack_out)))) then 
                    AXI_video_strm_V_dest_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_lv2_1 = AXI_video_strm_V_dest_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_dest_V_1_state) and (p_dst_TREADY = ap_const_logic_0) and (ap_const_logic_1 = AXI_video_strm_V_dest_V_1_vld_in)))) then 
                    AXI_video_strm_V_dest_V_1_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = AXI_video_strm_V_dest_V_1_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_dest_V_1_ack_out))) and not(((p_dst_TREADY = ap_const_logic_0) and (ap_const_logic_1 = AXI_video_strm_V_dest_V_1_vld_in))) and (ap_const_lv2_3 = AXI_video_strm_V_dest_V_1_state)) or ((ap_const_lv2_1 = AXI_video_strm_V_dest_V_1_state) and (ap_const_logic_1 = AXI_video_strm_V_dest_V_1_ack_out)) or ((ap_const_lv2_2 = AXI_video_strm_V_dest_V_1_state) and (ap_const_logic_1 = AXI_video_strm_V_dest_V_1_vld_in)))) then 
                    AXI_video_strm_V_dest_V_1_state <= ap_const_lv2_3;
                else 
                    AXI_video_strm_V_dest_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_id_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_id_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = AXI_video_strm_V_id_V_1_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_id_V_1_vld_out))) then 
                                        AXI_video_strm_V_id_V_1_sel_rd <= not(AXI_video_strm_V_id_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_id_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_id_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_lv2_2 = AXI_video_strm_V_id_V_1_state) and (ap_const_logic_0 = AXI_video_strm_V_id_V_1_vld_in)) or ((ap_const_lv2_3 = AXI_video_strm_V_id_V_1_state) and (ap_const_logic_0 = AXI_video_strm_V_id_V_1_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_id_V_1_ack_out)))) then 
                    AXI_video_strm_V_id_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_lv2_1 = AXI_video_strm_V_id_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_id_V_1_state) and (p_dst_TREADY = ap_const_logic_0) and (ap_const_logic_1 = AXI_video_strm_V_id_V_1_vld_in)))) then 
                    AXI_video_strm_V_id_V_1_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = AXI_video_strm_V_id_V_1_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_id_V_1_ack_out))) and not(((p_dst_TREADY = ap_const_logic_0) and (ap_const_logic_1 = AXI_video_strm_V_id_V_1_vld_in))) and (ap_const_lv2_3 = AXI_video_strm_V_id_V_1_state)) or ((ap_const_lv2_1 = AXI_video_strm_V_id_V_1_state) and (ap_const_logic_1 = AXI_video_strm_V_id_V_1_ack_out)) or ((ap_const_lv2_2 = AXI_video_strm_V_id_V_1_state) and (ap_const_logic_1 = AXI_video_strm_V_id_V_1_vld_in)))) then 
                    AXI_video_strm_V_id_V_1_state <= ap_const_lv2_3;
                else 
                    AXI_video_strm_V_id_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = AXI_video_strm_V_keep_V_1_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_keep_V_1_vld_out))) then 
                                        AXI_video_strm_V_keep_V_1_sel_rd <= not(AXI_video_strm_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_lv2_2 = AXI_video_strm_V_keep_V_1_state) and (ap_const_logic_0 = AXI_video_strm_V_keep_V_1_vld_in)) or ((ap_const_lv2_3 = AXI_video_strm_V_keep_V_1_state) and (ap_const_logic_0 = AXI_video_strm_V_keep_V_1_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_keep_V_1_ack_out)))) then 
                    AXI_video_strm_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_lv2_1 = AXI_video_strm_V_keep_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_keep_V_1_state) and (p_dst_TREADY = ap_const_logic_0) and (ap_const_logic_1 = AXI_video_strm_V_keep_V_1_vld_in)))) then 
                    AXI_video_strm_V_keep_V_1_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = AXI_video_strm_V_keep_V_1_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_keep_V_1_ack_out))) and not(((p_dst_TREADY = ap_const_logic_0) and (ap_const_logic_1 = AXI_video_strm_V_keep_V_1_vld_in))) and (ap_const_lv2_3 = AXI_video_strm_V_keep_V_1_state)) or ((ap_const_lv2_1 = AXI_video_strm_V_keep_V_1_state) and (ap_const_logic_1 = AXI_video_strm_V_keep_V_1_ack_out)) or ((ap_const_lv2_2 = AXI_video_strm_V_keep_V_1_state) and (ap_const_logic_1 = AXI_video_strm_V_keep_V_1_vld_in)))) then 
                    AXI_video_strm_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    AXI_video_strm_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = AXI_video_strm_V_last_V_1_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_last_V_1_vld_out))) then 
                                        AXI_video_strm_V_last_V_1_sel_rd <= not(AXI_video_strm_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = AXI_video_strm_V_last_V_1_ack_in) and (ap_const_logic_1 = AXI_video_strm_V_last_V_1_vld_in))) then 
                                        AXI_video_strm_V_last_V_1_sel_wr <= not(AXI_video_strm_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_lv2_2 = AXI_video_strm_V_last_V_1_state) and (ap_const_logic_0 = AXI_video_strm_V_last_V_1_vld_in)) or ((ap_const_lv2_3 = AXI_video_strm_V_last_V_1_state) and (ap_const_logic_0 = AXI_video_strm_V_last_V_1_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_last_V_1_ack_out)))) then 
                    AXI_video_strm_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_lv2_1 = AXI_video_strm_V_last_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_last_V_1_state) and (p_dst_TREADY = ap_const_logic_0) and (ap_const_logic_1 = AXI_video_strm_V_last_V_1_vld_in)))) then 
                    AXI_video_strm_V_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = AXI_video_strm_V_last_V_1_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_last_V_1_ack_out))) and not(((p_dst_TREADY = ap_const_logic_0) and (ap_const_logic_1 = AXI_video_strm_V_last_V_1_vld_in))) and (ap_const_lv2_3 = AXI_video_strm_V_last_V_1_state)) or ((ap_const_lv2_1 = AXI_video_strm_V_last_V_1_state) and (ap_const_logic_1 = AXI_video_strm_V_last_V_1_ack_out)) or ((ap_const_lv2_2 = AXI_video_strm_V_last_V_1_state) and (ap_const_logic_1 = AXI_video_strm_V_last_V_1_vld_in)))) then 
                    AXI_video_strm_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    AXI_video_strm_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_strb_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_strb_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = AXI_video_strm_V_strb_V_1_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_strb_V_1_vld_out))) then 
                                        AXI_video_strm_V_strb_V_1_sel_rd <= not(AXI_video_strm_V_strb_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_strb_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_strb_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_lv2_2 = AXI_video_strm_V_strb_V_1_state) and (ap_const_logic_0 = AXI_video_strm_V_strb_V_1_vld_in)) or ((ap_const_lv2_3 = AXI_video_strm_V_strb_V_1_state) and (ap_const_logic_0 = AXI_video_strm_V_strb_V_1_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_strb_V_1_ack_out)))) then 
                    AXI_video_strm_V_strb_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_lv2_1 = AXI_video_strm_V_strb_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_strb_V_1_state) and (p_dst_TREADY = ap_const_logic_0) and (ap_const_logic_1 = AXI_video_strm_V_strb_V_1_vld_in)))) then 
                    AXI_video_strm_V_strb_V_1_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = AXI_video_strm_V_strb_V_1_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_strb_V_1_ack_out))) and not(((p_dst_TREADY = ap_const_logic_0) and (ap_const_logic_1 = AXI_video_strm_V_strb_V_1_vld_in))) and (ap_const_lv2_3 = AXI_video_strm_V_strb_V_1_state)) or ((ap_const_lv2_1 = AXI_video_strm_V_strb_V_1_state) and (ap_const_logic_1 = AXI_video_strm_V_strb_V_1_ack_out)) or ((ap_const_lv2_2 = AXI_video_strm_V_strb_V_1_state) and (ap_const_logic_1 = AXI_video_strm_V_strb_V_1_vld_in)))) then 
                    AXI_video_strm_V_strb_V_1_state <= ap_const_lv2_3;
                else 
                    AXI_video_strm_V_strb_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = AXI_video_strm_V_user_V_1_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_user_V_1_vld_out))) then 
                                        AXI_video_strm_V_user_V_1_sel_rd <= not(AXI_video_strm_V_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_user_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_user_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = AXI_video_strm_V_user_V_1_ack_in) and (ap_const_logic_1 = AXI_video_strm_V_user_V_1_vld_in))) then 
                                        AXI_video_strm_V_user_V_1_sel_wr <= not(AXI_video_strm_V_user_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    AXI_video_strm_V_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_lv2_2 = AXI_video_strm_V_user_V_1_state) and (ap_const_logic_0 = AXI_video_strm_V_user_V_1_vld_in)) or ((ap_const_lv2_3 = AXI_video_strm_V_user_V_1_state) and (ap_const_logic_0 = AXI_video_strm_V_user_V_1_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_user_V_1_ack_out)))) then 
                    AXI_video_strm_V_user_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_lv2_1 = AXI_video_strm_V_user_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_user_V_1_state) and (p_dst_TREADY = ap_const_logic_0) and (ap_const_logic_1 = AXI_video_strm_V_user_V_1_vld_in)))) then 
                    AXI_video_strm_V_user_V_1_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = AXI_video_strm_V_user_V_1_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_user_V_1_ack_out))) and not(((p_dst_TREADY = ap_const_logic_0) and (ap_const_logic_1 = AXI_video_strm_V_user_V_1_vld_in))) and (ap_const_lv2_3 = AXI_video_strm_V_user_V_1_state)) or ((ap_const_lv2_1 = AXI_video_strm_V_user_V_1_state) and (ap_const_logic_1 = AXI_video_strm_V_user_V_1_ack_out)) or ((ap_const_lv2_2 = AXI_video_strm_V_user_V_1_state) and (ap_const_logic_1 = AXI_video_strm_V_user_V_1_vld_in)))) then 
                    AXI_video_strm_V_user_V_1_state <= ap_const_lv2_3;
                else 
                    AXI_video_strm_V_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_const_lv2_1 = AXI_video_strm_V_dest_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_id_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_last_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_user_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_strb_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_keep_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_data_V_1_state) or ((ap_const_lv2_3 = AXI_video_strm_V_data_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_dest_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_id_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_last_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_user_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_strb_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_keep_V_1_state) and (p_dst_TREADY = ap_const_logic_0)))) and (icmp_ln186_reg_348 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((ap_const_lv2_1 = AXI_video_strm_V_dest_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_id_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_last_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_user_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_strb_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_keep_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_data_V_1_state) or ((ap_const_lv2_3 = AXI_video_strm_V_data_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_dest_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_id_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_last_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_user_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_strb_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_keep_V_1_state) and (p_dst_TREADY = ap_const_logic_0)))) and (icmp_ln186_reg_348 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state10);
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((ap_const_lv2_1 = AXI_video_strm_V_dest_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_id_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_last_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_user_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_strb_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_keep_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_data_V_1_state) or ((ap_const_lv2_3 = AXI_video_strm_V_data_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_dest_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_id_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_last_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_user_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_strb_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_keep_V_1_state) and (p_dst_TREADY = ap_const_logic_0)))) and (icmp_ln186_reg_348 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_i_reg_149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                i_0_i_reg_149 <= i_reg_352;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                i_0_i_reg_149 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    j_0_i_reg_161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_0_i_reg_161 <= j_reg_366;
            elsif ((not(((ap_const_lv2_1 = AXI_video_strm_V_dest_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_id_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_last_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_user_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_strb_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_keep_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_data_V_1_state) or ((ap_const_lv2_3 = AXI_video_strm_V_data_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_dest_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_id_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_last_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_user_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_strb_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_keep_V_1_state) and (p_dst_TREADY = ap_const_logic_0)))) and (icmp_ln186_reg_348 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                j_0_i_reg_161 <= ap_const_lv29_0;
            end if; 
        end if;
    end process;

    tmp_user_V_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_user_V_fu_98 <= ap_const_lv1_0;
            elsif ((not(((img_cols_empty_n = ap_const_logic_0) or (img_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                tmp_user_V_fu_98 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = AXI_video_strm_V_data_V_1_load_A)) then
                AXI_video_strm_V_data_V_1_payload_A <= p_Result_s_fu_281_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = AXI_video_strm_V_data_V_1_load_B)) then
                AXI_video_strm_V_data_V_1_payload_B <= p_Result_s_fu_281_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = AXI_video_strm_V_last_V_1_load_A)) then
                AXI_video_strm_V_last_V_1_payload_A <= axi_last_V_reg_361;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = AXI_video_strm_V_last_V_1_load_B)) then
                AXI_video_strm_V_last_V_1_payload_B <= axi_last_V_reg_361;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = AXI_video_strm_V_user_V_1_load_A)) then
                AXI_video_strm_V_user_V_1_payload_A <= tmp_user_V_fu_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = AXI_video_strm_V_user_V_1_load_B)) then
                AXI_video_strm_V_user_V_1_payload_B <= tmp_user_V_fu_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln197_reg_343 <= grp_fu_220_p2;
                select_ln187_reg_338 <= select_ln187_fu_228_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln187_fu_257_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                axi_last_V_reg_361 <= axi_last_V_fu_268_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((img_cols_empty_n = ap_const_logic_0) or (img_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                cols_reg_307 <= img_cols_dout;
                rows_reg_302 <= img_rows_dout;
                tmp_1_reg_318 <= img_cols_dout(31 downto 3);
                tmp_2_reg_313 <= img_cols_dout(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_lv2_1 = AXI_video_strm_V_dest_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_id_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_last_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_user_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_strb_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_keep_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_data_V_1_state) or ((ap_const_lv2_3 = AXI_video_strm_V_data_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_dest_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_id_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_last_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_user_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_strb_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_keep_V_1_state) and (p_dst_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                i_reg_352 <= grp_fu_243_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln186_reg_348 <= icmp_ln186_fu_238_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln187_reg_357 <= icmp_ln187_fu_257_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                j_reg_366 <= grp_fu_262_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_2_reg_313 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                sub_ln187_1_reg_333 <= grp_fu_214_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_2_reg_313 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_reg_323 <= grp_fu_196_p2(31 downto 3);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, img_rows_empty_n, img_cols_empty_n, p_dst_TREADY, AXI_video_strm_V_data_V_1_state, AXI_video_strm_V_keep_V_1_state, AXI_video_strm_V_strb_V_1_state, AXI_video_strm_V_user_V_1_state, AXI_video_strm_V_last_V_1_state, AXI_video_strm_V_id_V_1_state, AXI_video_strm_V_dest_V_1_state, ap_enable_reg_pp0_iter0, icmp_ln187_reg_357, icmp_ln186_reg_348, ap_CS_fsm_state8, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((img_cols_empty_n = ap_const_logic_0) or (img_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if ((not(((ap_const_lv2_1 = AXI_video_strm_V_dest_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_id_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_last_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_user_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_strb_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_keep_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_data_V_1_state) or ((ap_const_lv2_3 = AXI_video_strm_V_data_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_dest_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_id_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_last_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_user_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_strb_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_keep_V_1_state) and (p_dst_TREADY = ap_const_logic_0)))) and (icmp_ln186_reg_348 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((ap_const_lv2_1 = AXI_video_strm_V_dest_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_id_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_last_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_user_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_strb_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_keep_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_data_V_1_state) or ((ap_const_lv2_3 = AXI_video_strm_V_data_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_dest_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_id_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_last_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_user_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_strb_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_keep_V_1_state) and (p_dst_TREADY = ap_const_logic_0)))) and (icmp_ln186_reg_348 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((not(((icmp_ln187_reg_357 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln187_reg_357 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    AXI_video_strm_V_data_V_1_ack_in <= AXI_video_strm_V_data_V_1_state(1);
    AXI_video_strm_V_data_V_1_ack_out <= p_dst_TREADY;

    AXI_video_strm_V_data_V_1_data_out_assign_proc : process(AXI_video_strm_V_data_V_1_payload_A, AXI_video_strm_V_data_V_1_payload_B, AXI_video_strm_V_data_V_1_sel)
    begin
        if ((ap_const_logic_1 = AXI_video_strm_V_data_V_1_sel)) then 
            AXI_video_strm_V_data_V_1_data_out <= AXI_video_strm_V_data_V_1_payload_B;
        else 
            AXI_video_strm_V_data_V_1_data_out <= AXI_video_strm_V_data_V_1_payload_A;
        end if; 
    end process;

    AXI_video_strm_V_data_V_1_load_A <= (not(AXI_video_strm_V_data_V_1_sel_wr) and AXI_video_strm_V_data_V_1_state_cmp_full);
    AXI_video_strm_V_data_V_1_load_B <= (AXI_video_strm_V_data_V_1_state_cmp_full and AXI_video_strm_V_data_V_1_sel_wr);
    AXI_video_strm_V_data_V_1_sel <= AXI_video_strm_V_data_V_1_sel_rd;
    AXI_video_strm_V_data_V_1_state_cmp_full <= '0' when (AXI_video_strm_V_data_V_1_state = ap_const_lv2_1) else '1';

    AXI_video_strm_V_data_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln187_reg_357, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            AXI_video_strm_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            AXI_video_strm_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    AXI_video_strm_V_data_V_1_vld_out <= AXI_video_strm_V_data_V_1_state(0);
    AXI_video_strm_V_dest_V_1_ack_out <= p_dst_TREADY;
    AXI_video_strm_V_dest_V_1_data_out <= ap_const_lv1_0;
    AXI_video_strm_V_dest_V_1_sel <= AXI_video_strm_V_dest_V_1_sel_rd;

    AXI_video_strm_V_dest_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln187_reg_357, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            AXI_video_strm_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            AXI_video_strm_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    AXI_video_strm_V_dest_V_1_vld_out <= AXI_video_strm_V_dest_V_1_state(0);
    AXI_video_strm_V_id_V_1_ack_out <= p_dst_TREADY;
    AXI_video_strm_V_id_V_1_data_out <= ap_const_lv1_0;
    AXI_video_strm_V_id_V_1_sel <= AXI_video_strm_V_id_V_1_sel_rd;

    AXI_video_strm_V_id_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln187_reg_357, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            AXI_video_strm_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            AXI_video_strm_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    AXI_video_strm_V_id_V_1_vld_out <= AXI_video_strm_V_id_V_1_state(0);
    AXI_video_strm_V_keep_V_1_ack_out <= p_dst_TREADY;
    AXI_video_strm_V_keep_V_1_data_out <= ap_const_lv32_FFFFFFFF;
    AXI_video_strm_V_keep_V_1_sel <= AXI_video_strm_V_keep_V_1_sel_rd;

    AXI_video_strm_V_keep_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln187_reg_357, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            AXI_video_strm_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            AXI_video_strm_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    AXI_video_strm_V_keep_V_1_vld_out <= AXI_video_strm_V_keep_V_1_state(0);
    AXI_video_strm_V_last_V_1_ack_in <= AXI_video_strm_V_last_V_1_state(1);
    AXI_video_strm_V_last_V_1_ack_out <= p_dst_TREADY;

    AXI_video_strm_V_last_V_1_data_out_assign_proc : process(AXI_video_strm_V_last_V_1_payload_A, AXI_video_strm_V_last_V_1_payload_B, AXI_video_strm_V_last_V_1_sel)
    begin
        if ((ap_const_logic_1 = AXI_video_strm_V_last_V_1_sel)) then 
            AXI_video_strm_V_last_V_1_data_out <= AXI_video_strm_V_last_V_1_payload_B;
        else 
            AXI_video_strm_V_last_V_1_data_out <= AXI_video_strm_V_last_V_1_payload_A;
        end if; 
    end process;

    AXI_video_strm_V_last_V_1_load_A <= (not(AXI_video_strm_V_last_V_1_sel_wr) and AXI_video_strm_V_last_V_1_state_cmp_full);
    AXI_video_strm_V_last_V_1_load_B <= (AXI_video_strm_V_last_V_1_state_cmp_full and AXI_video_strm_V_last_V_1_sel_wr);
    AXI_video_strm_V_last_V_1_sel <= AXI_video_strm_V_last_V_1_sel_rd;
    AXI_video_strm_V_last_V_1_state_cmp_full <= '0' when (AXI_video_strm_V_last_V_1_state = ap_const_lv2_1) else '1';

    AXI_video_strm_V_last_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln187_reg_357, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            AXI_video_strm_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            AXI_video_strm_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    AXI_video_strm_V_last_V_1_vld_out <= AXI_video_strm_V_last_V_1_state(0);
    AXI_video_strm_V_strb_V_1_ack_out <= p_dst_TREADY;
    AXI_video_strm_V_strb_V_1_data_out <= ap_const_lv32_0;
    AXI_video_strm_V_strb_V_1_sel <= AXI_video_strm_V_strb_V_1_sel_rd;

    AXI_video_strm_V_strb_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln187_reg_357, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            AXI_video_strm_V_strb_V_1_vld_in <= ap_const_logic_1;
        else 
            AXI_video_strm_V_strb_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    AXI_video_strm_V_strb_V_1_vld_out <= AXI_video_strm_V_strb_V_1_state(0);
    AXI_video_strm_V_user_V_1_ack_in <= AXI_video_strm_V_user_V_1_state(1);
    AXI_video_strm_V_user_V_1_ack_out <= p_dst_TREADY;

    AXI_video_strm_V_user_V_1_data_out_assign_proc : process(AXI_video_strm_V_user_V_1_payload_A, AXI_video_strm_V_user_V_1_payload_B, AXI_video_strm_V_user_V_1_sel)
    begin
        if ((ap_const_logic_1 = AXI_video_strm_V_user_V_1_sel)) then 
            AXI_video_strm_V_user_V_1_data_out <= AXI_video_strm_V_user_V_1_payload_B;
        else 
            AXI_video_strm_V_user_V_1_data_out <= AXI_video_strm_V_user_V_1_payload_A;
        end if; 
    end process;

    AXI_video_strm_V_user_V_1_load_A <= (not(AXI_video_strm_V_user_V_1_sel_wr) and AXI_video_strm_V_user_V_1_state_cmp_full);
    AXI_video_strm_V_user_V_1_load_B <= (AXI_video_strm_V_user_V_1_state_cmp_full and AXI_video_strm_V_user_V_1_sel_wr);
    AXI_video_strm_V_user_V_1_sel <= AXI_video_strm_V_user_V_1_sel_rd;
    AXI_video_strm_V_user_V_1_state_cmp_full <= '0' when (AXI_video_strm_V_user_V_1_state = ap_const_lv2_1) else '1';

    AXI_video_strm_V_user_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln187_reg_357, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            AXI_video_strm_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            AXI_video_strm_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    AXI_video_strm_V_user_V_1_vld_out <= AXI_video_strm_V_user_V_1_state(0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(9);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state11_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state11_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state11_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state11_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(img_data_V_empty_n, ap_enable_reg_pp0_iter0, icmp_ln187_reg_357)
    begin
                ap_block_pp0_stage1_01001 <= ((icmp_ln187_reg_357 = ap_const_lv1_1) and (img_data_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(img_data_V_empty_n, ap_enable_reg_pp0_iter0, icmp_ln187_reg_357, ap_block_state10_io)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or ((icmp_ln187_reg_357 = ap_const_lv1_1) and (img_data_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(img_data_V_empty_n, ap_enable_reg_pp0_iter0, icmp_ln187_reg_357, ap_block_state10_io)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or ((icmp_ln187_reg_357 = ap_const_lv1_1) and (img_data_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, img_rows_empty_n, img_cols_empty_n)
    begin
                ap_block_state1 <= ((img_cols_empty_n = ap_const_logic_0) or (img_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state10_io_assign_proc : process(AXI_video_strm_V_data_V_1_ack_in, icmp_ln187_reg_357)
    begin
                ap_block_state10_io <= ((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_logic_0 = AXI_video_strm_V_data_V_1_ack_in));
    end process;


    ap_block_state10_pp0_stage1_iter0_assign_proc : process(img_data_V_empty_n, icmp_ln187_reg_357)
    begin
                ap_block_state10_pp0_stage1_iter0 <= ((icmp_ln187_reg_357 = ap_const_lv1_1) and (img_data_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state11_io_assign_proc : process(AXI_video_strm_V_data_V_1_ack_in, icmp_ln187_reg_357)
    begin
                ap_block_state11_io <= ((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_logic_0 = AXI_video_strm_V_data_V_1_ack_in));
    end process;

        ap_block_state11_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_assign_proc : process(p_dst_TREADY, AXI_video_strm_V_data_V_1_state, AXI_video_strm_V_keep_V_1_state, AXI_video_strm_V_strb_V_1_state, AXI_video_strm_V_user_V_1_state, AXI_video_strm_V_last_V_1_state, AXI_video_strm_V_id_V_1_state, AXI_video_strm_V_dest_V_1_state)
    begin
                ap_block_state8 <= ((ap_const_lv2_1 = AXI_video_strm_V_dest_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_id_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_last_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_user_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_strb_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_keep_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_data_V_1_state) or ((ap_const_lv2_3 = AXI_video_strm_V_data_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_dest_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_id_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_last_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_user_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_strb_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_keep_V_1_state) and (p_dst_TREADY = ap_const_logic_0)));
    end process;

        ap_block_state9_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state10_assign_proc : process(icmp_ln187_reg_357)
    begin
        if ((icmp_ln187_reg_357 = ap_const_lv1_0)) then 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, p_dst_TREADY, AXI_video_strm_V_data_V_1_state, AXI_video_strm_V_keep_V_1_state, AXI_video_strm_V_strb_V_1_state, AXI_video_strm_V_user_V_1_state, AXI_video_strm_V_last_V_1_state, AXI_video_strm_V_id_V_1_state, AXI_video_strm_V_dest_V_1_state, icmp_ln186_reg_348, ap_CS_fsm_state8)
    begin
        if ((not(((ap_const_lv2_1 = AXI_video_strm_V_dest_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_id_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_last_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_user_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_strb_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_keep_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_data_V_1_state) or ((ap_const_lv2_3 = AXI_video_strm_V_data_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_dest_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_id_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_last_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_user_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_strb_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_keep_V_1_state) and (p_dst_TREADY = ap_const_logic_0)))) and (icmp_ln186_reg_348 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_j_0_i_phi_fu_165_p4_assign_proc : process(icmp_ln187_reg_357, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, j_0_i_reg_161, j_reg_366)
    begin
        if (((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_j_0_i_phi_fu_165_p4 <= j_reg_366;
        else 
            ap_phi_mux_j_0_i_phi_fu_165_p4 <= j_0_i_reg_161;
        end if; 
    end process;


    ap_ready_assign_proc : process(p_dst_TREADY, AXI_video_strm_V_data_V_1_state, AXI_video_strm_V_keep_V_1_state, AXI_video_strm_V_strb_V_1_state, AXI_video_strm_V_user_V_1_state, AXI_video_strm_V_last_V_1_state, AXI_video_strm_V_id_V_1_state, AXI_video_strm_V_dest_V_1_state, icmp_ln186_reg_348, ap_CS_fsm_state8)
    begin
        if ((not(((ap_const_lv2_1 = AXI_video_strm_V_dest_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_id_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_last_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_user_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_strb_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_keep_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_data_V_1_state) or ((ap_const_lv2_3 = AXI_video_strm_V_data_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_dest_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_id_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_last_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_user_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_strb_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_keep_V_1_state) and (p_dst_TREADY = ap_const_logic_0)))) and (icmp_ln186_reg_348 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    axi_last_V_fu_268_p2 <= "1" when (zext_ln187_fu_249_p1 = add_ln197_reg_343) else "0";
    grp_fu_214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_323),30));

    grp_fu_243_ce_assign_proc : process(p_dst_TREADY, AXI_video_strm_V_data_V_1_state, AXI_video_strm_V_keep_V_1_state, AXI_video_strm_V_strb_V_1_state, AXI_video_strm_V_user_V_1_state, AXI_video_strm_V_last_V_1_state, AXI_video_strm_V_id_V_1_state, AXI_video_strm_V_dest_V_1_state, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (not(((ap_const_lv2_1 = AXI_video_strm_V_dest_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_id_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_last_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_user_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_strb_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_keep_V_1_state) or (ap_const_lv2_1 = AXI_video_strm_V_data_V_1_state) or ((ap_const_lv2_3 = AXI_video_strm_V_data_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_dest_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_id_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_last_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_user_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_strb_V_1_state) and (p_dst_TREADY = ap_const_logic_0)) or ((ap_const_lv2_3 = AXI_video_strm_V_keep_V_1_state) and (p_dst_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            grp_fu_243_ce <= ap_const_logic_1;
        else 
            grp_fu_243_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_262_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_262_ce <= ap_const_logic_1;
        else 
            grp_fu_262_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln186_fu_238_p2 <= "1" when (signed(zext_ln186_fu_234_p1) < signed(rows_reg_302)) else "0";
    icmp_ln187_fu_257_p2 <= "1" when (signed(zext_ln187_1_fu_253_p1) < signed(select_ln187_reg_338)) else "0";

    img_cols_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, img_cols_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_cols_blk_n <= img_cols_empty_n;
        else 
            img_cols_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_cols_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, img_rows_empty_n, img_cols_empty_n)
    begin
        if ((not(((img_cols_empty_n = ap_const_logic_0) or (img_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_cols_read <= ap_const_logic_1;
        else 
            img_cols_read <= ap_const_logic_0;
        end if; 
    end process;


    img_data_V_blk_n_assign_proc : process(img_data_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln187_reg_357)
    begin
        if (((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            img_data_V_blk_n <= img_data_V_empty_n;
        else 
            img_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_data_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln187_reg_357, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            img_data_V_read <= ap_const_logic_1;
        else 
            img_data_V_read <= ap_const_logic_0;
        end if; 
    end process;


    img_rows_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, img_rows_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_rows_blk_n <= img_rows_empty_n;
        else 
            img_rows_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_rows_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, img_rows_empty_n, img_cols_empty_n)
    begin
        if ((not(((img_cols_empty_n = ap_const_logic_0) or (img_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_rows_read <= ap_const_logic_1;
        else 
            img_rows_read <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_s_fu_281_p3 <= (ap_const_lv192_lc_3 & sext_ln621_fu_277_p1);
    p_dst_TDATA <= AXI_video_strm_V_data_V_1_data_out;

    p_dst_TDATA_blk_n_assign_proc : process(AXI_video_strm_V_data_V_1_state, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln187_reg_357, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if ((((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln187_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            p_dst_TDATA_blk_n <= AXI_video_strm_V_data_V_1_state(1);
        else 
            p_dst_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_TDEST <= AXI_video_strm_V_dest_V_1_data_out;
    p_dst_TID <= AXI_video_strm_V_id_V_1_data_out;
    p_dst_TKEEP <= AXI_video_strm_V_keep_V_1_data_out;
    p_dst_TLAST <= AXI_video_strm_V_last_V_1_data_out;
    p_dst_TSTRB <= AXI_video_strm_V_strb_V_1_data_out;
    p_dst_TUSER <= AXI_video_strm_V_user_V_1_data_out;
    p_dst_TVALID <= AXI_video_strm_V_dest_V_1_state(0);
    select_ln187_fu_228_p3 <= 
        sub_ln187_1_reg_333 when (tmp_2_reg_313(0) = '1') else 
        zext_ln187_3_fu_225_p1;
        sext_ln621_fu_277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(img_data_V_dout),64));

    zext_ln186_fu_234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_reg_149),32));
    zext_ln187_1_fu_253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_j_0_i_phi_fu_165_p4),30));
    zext_ln187_3_fu_225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_318),30));
    zext_ln187_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_j_0_i_phi_fu_165_p4),32));
end behav;
