# Compile of gene_net.v was successful.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v was successful.
# Compile of counter.v was successful.
# Compile of init_val_gen.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_top
add wave -position end  sim:/tb_top/x
add wave -position 0  sim:/tb_top/init_val
add wave -position 0  sim:/tb_top/clk
add wave -position 1  sim:/tb_top/count
add wave -position end  sim:/tb_top/fixed_chk
add wave -position end  sim:/tb_top/cycle_chk
add wave -position end  sim:/tb_top/init_mod
add wave -position end  sim:/tb_top/GEN/clk
add wave -position end  sim:/tb_top/GEN/current_val
add wave -position end  sim:/tb_top/GEN/fixed
add wave -position end  sim:/tb_top/GEN/cycle
add wave -position end  sim:/tb_top/GEN/init_val_out
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
step
step
step
# Next activity is in 1 ns.
step
step
step
step
# Break key hit
quit -sim
# Compile of gene_net.v was successful.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v was successful.
# Compile of counter.v was successful.
# Compile of init_val_gen.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_top
add wave -position end  sim:/tb_top/clk
add wave -position end  sim:/tb_top/reset
add wave -position end  sim:/tb_top/init_val
add wave -position end  sim:/tb_top/init_mod
add wave -position end  sim:/tb_top/count
add wave -position end  sim:/tb_top/x
add wave -position end  sim:/tb_top/fixed_chk
add wave -position end  sim:/tb_top/cycle_chk
add wave -position end  sim:/tb_top/GEN/clk
add wave -position end  sim:/tb_top/GEN/current_val
add wave -position end  sim:/tb_top/GEN/fixed
add wave -position end  sim:/tb_top/GEN/cycle
add wave -position end  sim:/tb_top/GEN/init_val_out
step
step
step
step
step
run -step
run -continue
run -step
run -step
run -step
run -step
run -step
# Next activity is in 1 ns.
step
run -step
step -current
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
# Next activity is in 1 ns.
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
# Next activity is in 1 ns.
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -all
quit -sim
# Compile of gene_net.v was successful.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v was successful.
# Compile of counter.v was successful.
# Compile of init_val_gen.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_top
add wave -position end  sim:/tb_top/clk
add wave -position end  sim:/tb_top/init_val
add wave -position end  sim:/tb_top/init_mod
add wave -position end  sim:/tb_top/count
add wave -position end  sim:/tb_top/x
add wave -position end  sim:/tb_top/fixed_chk
add wave -position end  sim:/tb_top/cycle_chk
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
step
step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
run -step
# Next activity is in 1 ns.
run -step
run -step
run -step
run -step
run -step
# Next activity is in 1 ns.
run -step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
step
step
step
# Next activity is in 1 ns.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
step
step
# Next activity is in 1 ns.
step
quit -sim
# Compile of gene_net.v was successful.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v was successful.
# Compile of counter.v was successful.
# Compile of init_val_gen.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_top
add wave -position end  sim:/tb_top/clk
add wave -position end  sim:/tb_top/reset
add wave -position end  sim:/tb_top/init_val
add wave -position end  sim:/tb_top/init_mod
add wave -position end  sim:/tb_top/count
add wave -position end  sim:/tb_top/x
add wave -position end  sim:/tb_top/fixed_chk
add wave -position end  sim:/tb_top/cycle_chk
run
step
step
step
# Next activity is in 1 ns.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
step
step
step
step
# Next activity is in 1 ns.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run -all
quit -sim
# Compile of gene_net.v was successful.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v was successful.
# Compile of counter.v was successful.
# Compile of init_val_gen.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_top
add wave -position end  sim:/tb_top/clk
add wave -position end  sim:/tb_top/reset
add wave -position end  sim:/tb_top/init_val
add wave -position end  sim:/tb_top/init_mod
add wave -position end  sim:/tb_top/count
add wave -position end  sim:/tb_top/x
add wave -position end  sim:/tb_top/fixed_chk
add wave -position end  sim:/tb_top/cycle_chk
run -all
# 1
# Break in Module tb_top at C:/Verilog/Gene_Network/testbench.v line 29
