<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\impl\gwsynthesis\tangnano20k_vdp_cartridge.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\src\tangnano20k_vdp_cartridge.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug 18 18:36:01 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>10735</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6106</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk14m</td>
<td>Base</td>
<td>69.842</td>
<td>14.318
<td>0.000</td>
<td>34.921</td>
<td></td>
<td></td>
<td>clk14m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>9.312</td>
<td>107.385
<td>0.000</td>
<td>4.656</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>13.968</td>
<td>71.590
<td>0.000</td>
<td>6.984</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>0.000</td>
<td>5.820</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>5.820</td>
<td>0.000</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.921</td>
<td>28.636
<td>0.000</td>
<td>17.461</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>85.908(MHz)</td>
<td>86.326(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>42.954(MHz)</td>
<td>132.252(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk14m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk14m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.056</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>11.549</td>
</tr>
<tr>
<td>2</td>
<td>0.221</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>11.385</td>
</tr>
<tr>
<td>3</td>
<td>0.305</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>11.301</td>
</tr>
<tr>
<td>4</td>
<td>0.485</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>11.120</td>
</tr>
<tr>
<td>5</td>
<td>0.686</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.920</td>
</tr>
<tr>
<td>6</td>
<td>0.736</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.869</td>
</tr>
<tr>
<td>7</td>
<td>0.775</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.831</td>
</tr>
<tr>
<td>8</td>
<td>0.795</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.810</td>
</tr>
<tr>
<td>9</td>
<td>0.838</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.767</td>
</tr>
<tr>
<td>10</td>
<td>1.087</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.518</td>
</tr>
<tr>
<td>11</td>
<td>1.087</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_5_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.518</td>
</tr>
<tr>
<td>12</td>
<td>1.087</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_7_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.518</td>
</tr>
<tr>
<td>13</td>
<td>1.087</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_8_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.518</td>
</tr>
<tr>
<td>14</td>
<td>1.087</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.518</td>
</tr>
<tr>
<td>15</td>
<td>1.087</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_5_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.518</td>
</tr>
<tr>
<td>16</td>
<td>1.090</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.515</td>
</tr>
<tr>
<td>17</td>
<td>1.090</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.515</td>
</tr>
<tr>
<td>18</td>
<td>1.090</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.515</td>
</tr>
<tr>
<td>19</td>
<td>1.090</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.515</td>
</tr>
<tr>
<td>20</td>
<td>1.090</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.515</td>
</tr>
<tr>
<td>21</td>
<td>1.090</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.515</td>
</tr>
<tr>
<td>22</td>
<td>1.114</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_6_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.491</td>
</tr>
<tr>
<td>23</td>
<td>1.114</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.491</td>
</tr>
<tr>
<td>24</td>
<td>1.114</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_6_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.491</td>
</tr>
<tr>
<td>25</td>
<td>1.114</td>
<td>u_msx_slot/ff_address_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_7_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.491</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.229</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.478</td>
</tr>
<tr>
<td>2</td>
<td>0.230</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[7]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>3</td>
<td>0.230</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[4]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>4</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_0_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>5</td>
<td>0.315</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_1_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s/DI[1]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>6</td>
<td>0.345</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>7</td>
<td>0.345</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>8</td>
<td>0.345</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>9</td>
<td>0.347</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_3_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[7]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>10</td>
<td>0.347</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[11]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>11</td>
<td>0.349</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[8]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>12</td>
<td>0.351</td>
<td>u_v9958/u_color_palette/ff_vdp_g_6_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[14]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>13</td>
<td>0.351</td>
<td>u_v9958/u_color_palette/ff_vdp_g_6_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[11]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>14</td>
<td>0.352</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[13]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>15</td>
<td>0.352</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[10]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>16</td>
<td>0.355</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[6]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.604</td>
</tr>
<tr>
<td>17</td>
<td>0.359</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/ADA[11]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>18</td>
<td>0.359</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/ADA[10]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>19</td>
<td>0.364</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>20</td>
<td>0.366</td>
<td>u_v9958/u_color_palette/ff_vdp_r_5_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[5]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.615</td>
</tr>
<tr>
<td>21</td>
<td>0.377</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_3_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.626</td>
</tr>
<tr>
<td>22</td>
<td>0.378</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_1_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[1]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>u_sdram/ff_main_timer_3_s5/Q</td>
<td>u_sdram/ff_main_timer_3_s5/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>u_sdram/ff_main_timer_14_s6/Q</td>
<td>u_sdram/ff_main_timer_14_s6/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>u_sdram/ff_sdr_address_9_s3/Q</td>
<td>u_sdram/ff_sdr_address_9_s3/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_31_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_30_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_29_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_28_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_27_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_19_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
</tr>
<tr>
<td>7.705</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n324_s1/I1</td>
</tr>
<tr>
<td>8.076</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n324_s1/COUT</td>
</tr>
<tr>
<td>8.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/n323_s1/CIN</td>
</tr>
<tr>
<td>8.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n323_s1/COUT</td>
</tr>
<tr>
<td>8.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[1][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n322_s/CIN</td>
</tr>
<tr>
<td>8.581</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n322_s/SUM</td>
</tr>
<tr>
<td>8.978</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/I0</td>
</tr>
<tr>
<td>9.527</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/COUT</td>
</tr>
<tr>
<td>9.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/CIN</td>
</tr>
<tr>
<td>9.997</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/SUM</td>
</tr>
<tr>
<td>10.897</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C20[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n315_s/I0</td>
</tr>
<tr>
<td>11.467</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n315_s/COUT</td>
</tr>
<tr>
<td>11.467</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C20[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n314_s/CIN</td>
</tr>
<tr>
<td>11.502</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n314_s/COUT</td>
</tr>
<tr>
<td>11.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C20[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n313_s/CIN</td>
</tr>
<tr>
<td>11.972</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n313_s/SUM</td>
</tr>
<tr>
<td>12.369</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/I1</td>
</tr>
<tr>
<td>12.740</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/CIN</td>
</tr>
<tr>
<td>12.775</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/COUT</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/CIN</td>
</tr>
<tr>
<td>13.245</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/SUM</td>
</tr>
<tr>
<td>13.647</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C19[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/I1</td>
</tr>
<tr>
<td>14.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/COUT</td>
</tr>
<tr>
<td>14.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C19[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/CIN</td>
</tr>
<tr>
<td>14.053</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/COUT</td>
</tr>
<tr>
<td>14.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C19[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s/CIN</td>
</tr>
<tr>
<td>14.088</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s/COUT</td>
</tr>
<tr>
<td>14.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C19[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s/CIN</td>
</tr>
<tr>
<td>14.558</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s/SUM</td>
</tr>
<tr>
<td>14.562</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n692_s8/I2</td>
</tr>
<tr>
<td>15.111</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n692_s8/F</td>
</tr>
<tr>
<td>15.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n692_s7/I3</td>
</tr>
<tr>
<td>15.746</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n692_s7/F</td>
</tr>
<tr>
<td>15.918</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n692_s5/I3</td>
</tr>
<tr>
<td>16.467</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n692_s5/F</td>
</tr>
<tr>
<td>16.640</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n692_s3/I2</td>
</tr>
<tr>
<td>17.189</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n692_s3/F</td>
</tr>
<tr>
<td>17.190</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n692_s1/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n692_s1/F</td>
</tr>
<tr>
<td>17.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C18[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.329, 63.461%; route: 3.988, 34.530%; tC2Q: 0.232, 2.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
</tr>
<tr>
<td>7.705</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n324_s1/I1</td>
</tr>
<tr>
<td>8.076</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n324_s1/COUT</td>
</tr>
<tr>
<td>8.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/n323_s1/CIN</td>
</tr>
<tr>
<td>8.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n323_s1/COUT</td>
</tr>
<tr>
<td>8.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[1][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n322_s/CIN</td>
</tr>
<tr>
<td>8.581</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n322_s/SUM</td>
</tr>
<tr>
<td>8.978</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/I0</td>
</tr>
<tr>
<td>9.527</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/COUT</td>
</tr>
<tr>
<td>9.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/CIN</td>
</tr>
<tr>
<td>9.997</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/SUM</td>
</tr>
<tr>
<td>10.897</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C20[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n315_s/I0</td>
</tr>
<tr>
<td>11.467</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n315_s/COUT</td>
</tr>
<tr>
<td>11.467</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C20[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n314_s/CIN</td>
</tr>
<tr>
<td>11.502</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n314_s/COUT</td>
</tr>
<tr>
<td>11.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C20[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n313_s/CIN</td>
</tr>
<tr>
<td>11.972</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n313_s/SUM</td>
</tr>
<tr>
<td>12.369</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/I1</td>
</tr>
<tr>
<td>12.740</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/CIN</td>
</tr>
<tr>
<td>12.775</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/COUT</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/CIN</td>
</tr>
<tr>
<td>13.245</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/SUM</td>
</tr>
<tr>
<td>13.647</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C19[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/I1</td>
</tr>
<tr>
<td>14.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/COUT</td>
</tr>
<tr>
<td>14.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C19[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/CIN</td>
</tr>
<tr>
<td>14.053</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/COUT</td>
</tr>
<tr>
<td>14.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C19[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s/CIN</td>
</tr>
<tr>
<td>14.088</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s/COUT</td>
</tr>
<tr>
<td>14.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C19[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s/CIN</td>
</tr>
<tr>
<td>14.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s/COUT</td>
</tr>
<tr>
<td>14.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C20[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s/CIN</td>
</tr>
<tr>
<td>14.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s/SUM</td>
</tr>
<tr>
<td>14.840</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n691_s8/I2</td>
</tr>
<tr>
<td>15.211</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n691_s8/F</td>
</tr>
<tr>
<td>15.382</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n691_s7/I3</td>
</tr>
<tr>
<td>15.931</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C20[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n691_s7/F</td>
</tr>
<tr>
<td>15.932</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n691_s5/I3</td>
</tr>
<tr>
<td>16.481</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n691_s5/F</td>
</tr>
<tr>
<td>16.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n691_s3/I2</td>
</tr>
<tr>
<td>16.944</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n691_s3/F</td>
</tr>
<tr>
<td>17.117</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n691_s1/I1</td>
</tr>
<tr>
<td>17.488</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n691_s1/F</td>
</tr>
<tr>
<td>17.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.095, 62.323%; route: 4.057, 35.639%; tC2Q: 0.232, 2.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>17.404</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_3_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 23.264%; route: 8.440, 74.683%; tC2Q: 0.232, 2.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
</tr>
<tr>
<td>7.705</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n324_s1/I1</td>
</tr>
<tr>
<td>8.076</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n324_s1/COUT</td>
</tr>
<tr>
<td>8.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/n323_s1/CIN</td>
</tr>
<tr>
<td>8.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n323_s1/COUT</td>
</tr>
<tr>
<td>8.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[1][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n322_s/CIN</td>
</tr>
<tr>
<td>8.581</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n322_s/SUM</td>
</tr>
<tr>
<td>8.978</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/I0</td>
</tr>
<tr>
<td>9.527</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/COUT</td>
</tr>
<tr>
<td>9.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/CIN</td>
</tr>
<tr>
<td>9.997</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/SUM</td>
</tr>
<tr>
<td>10.897</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C20[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n315_s/I0</td>
</tr>
<tr>
<td>11.467</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n315_s/COUT</td>
</tr>
<tr>
<td>11.467</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C20[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n314_s/CIN</td>
</tr>
<tr>
<td>11.502</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n314_s/COUT</td>
</tr>
<tr>
<td>11.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C20[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n313_s/CIN</td>
</tr>
<tr>
<td>11.972</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n313_s/SUM</td>
</tr>
<tr>
<td>12.369</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/I1</td>
</tr>
<tr>
<td>12.740</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/CIN</td>
</tr>
<tr>
<td>12.775</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/COUT</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/CIN</td>
</tr>
<tr>
<td>13.245</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/SUM</td>
</tr>
<tr>
<td>13.647</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C19[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/I1</td>
</tr>
<tr>
<td>14.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/COUT</td>
</tr>
<tr>
<td>14.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C19[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/CIN</td>
</tr>
<tr>
<td>14.488</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/SUM</td>
</tr>
<tr>
<td>14.901</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n694_s11/I2</td>
</tr>
<tr>
<td>15.418</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n694_s11/F</td>
</tr>
<tr>
<td>15.665</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n694_s9/I2</td>
</tr>
<tr>
<td>16.036</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n694_s9/F</td>
</tr>
<tr>
<td>16.040</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n694_s4/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C21[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n694_s4/F</td>
</tr>
<tr>
<td>16.675</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n694_s1/I2</td>
</tr>
<tr>
<td>17.224</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n694_s1/F</td>
</tr>
<tr>
<td>17.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.587, 59.230%; route: 4.302, 38.684%; tC2Q: 0.232, 2.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
</tr>
<tr>
<td>7.705</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n324_s1/I1</td>
</tr>
<tr>
<td>8.076</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n324_s1/COUT</td>
</tr>
<tr>
<td>8.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/n323_s1/CIN</td>
</tr>
<tr>
<td>8.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n323_s1/COUT</td>
</tr>
<tr>
<td>8.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[1][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n322_s/CIN</td>
</tr>
<tr>
<td>8.581</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n322_s/SUM</td>
</tr>
<tr>
<td>8.978</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/I0</td>
</tr>
<tr>
<td>9.527</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/COUT</td>
</tr>
<tr>
<td>9.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/CIN</td>
</tr>
<tr>
<td>9.997</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/SUM</td>
</tr>
<tr>
<td>10.897</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C20[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n315_s/I0</td>
</tr>
<tr>
<td>11.467</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n315_s/COUT</td>
</tr>
<tr>
<td>11.467</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C20[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n314_s/CIN</td>
</tr>
<tr>
<td>11.502</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n314_s/COUT</td>
</tr>
<tr>
<td>11.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C20[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n313_s/CIN</td>
</tr>
<tr>
<td>11.972</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n313_s/SUM</td>
</tr>
<tr>
<td>12.369</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/I1</td>
</tr>
<tr>
<td>12.740</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/CIN</td>
</tr>
<tr>
<td>12.775</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/COUT</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/CIN</td>
</tr>
<tr>
<td>13.245</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/SUM</td>
</tr>
<tr>
<td>13.647</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C19[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/I1</td>
</tr>
<tr>
<td>14.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/COUT</td>
</tr>
<tr>
<td>14.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C19[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/CIN</td>
</tr>
<tr>
<td>14.053</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/COUT</td>
</tr>
<tr>
<td>14.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C19[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s/CIN</td>
</tr>
<tr>
<td>14.088</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s/COUT</td>
</tr>
<tr>
<td>14.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C19[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s/CIN</td>
</tr>
<tr>
<td>14.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s/COUT</td>
</tr>
<tr>
<td>14.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C20[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s/CIN</td>
</tr>
<tr>
<td>14.158</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s/COUT</td>
</tr>
<tr>
<td>15.268</td>
<td>1.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n690_s5/I2</td>
</tr>
<tr>
<td>15.730</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C20[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n690_s5/F</td>
</tr>
<tr>
<td>15.731</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n690_s3/I2</td>
</tr>
<tr>
<td>16.280</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n690_s3/F</td>
</tr>
<tr>
<td>16.453</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n690_s1/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n690_s1/F</td>
</tr>
<tr>
<td>17.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C19[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.939, 54.392%; route: 4.748, 43.483%; tC2Q: 0.232, 2.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
</tr>
<tr>
<td>7.705</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n324_s1/I1</td>
</tr>
<tr>
<td>8.076</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n324_s1/COUT</td>
</tr>
<tr>
<td>8.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/n323_s1/CIN</td>
</tr>
<tr>
<td>8.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n323_s1/COUT</td>
</tr>
<tr>
<td>8.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[1][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n322_s/CIN</td>
</tr>
<tr>
<td>8.581</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n322_s/SUM</td>
</tr>
<tr>
<td>8.978</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/I0</td>
</tr>
<tr>
<td>9.527</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/COUT</td>
</tr>
<tr>
<td>9.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/CIN</td>
</tr>
<tr>
<td>9.997</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/SUM</td>
</tr>
<tr>
<td>10.897</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C20[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n315_s/I0</td>
</tr>
<tr>
<td>11.467</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n315_s/COUT</td>
</tr>
<tr>
<td>11.467</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C20[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n314_s/CIN</td>
</tr>
<tr>
<td>11.502</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n314_s/COUT</td>
</tr>
<tr>
<td>11.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C20[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n313_s/CIN</td>
</tr>
<tr>
<td>11.972</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n313_s/SUM</td>
</tr>
<tr>
<td>12.369</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/I1</td>
</tr>
<tr>
<td>12.740</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/CIN</td>
</tr>
<tr>
<td>12.775</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/COUT</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/CIN</td>
</tr>
<tr>
<td>13.245</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/SUM</td>
</tr>
<tr>
<td>13.889</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s/I1</td>
</tr>
<tr>
<td>14.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s/COUT</td>
</tr>
<tr>
<td>14.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C21[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s/CIN</td>
</tr>
<tr>
<td>14.730</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s/SUM</td>
</tr>
<tr>
<td>14.735</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n693_s12/I2</td>
</tr>
<tr>
<td>15.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C21[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n693_s12/F</td>
</tr>
<tr>
<td>15.585</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n693_s8/I2</td>
</tr>
<tr>
<td>15.956</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n693_s8/F</td>
</tr>
<tr>
<td>15.960</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n693_s3/I0</td>
</tr>
<tr>
<td>16.422</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n693_s3/F</td>
</tr>
<tr>
<td>16.423</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n693_s1/I1</td>
</tr>
<tr>
<td>16.972</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n693_s1/F</td>
</tr>
<tr>
<td>16.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C21[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.523, 60.011%; route: 4.114, 37.855%; tC2Q: 0.232, 2.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
</tr>
<tr>
<td>7.705</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n324_s1/I1</td>
</tr>
<tr>
<td>8.076</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n324_s1/COUT</td>
</tr>
<tr>
<td>8.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/n323_s1/CIN</td>
</tr>
<tr>
<td>8.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n323_s1/COUT</td>
</tr>
<tr>
<td>8.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[1][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n322_s/CIN</td>
</tr>
<tr>
<td>8.581</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n322_s/SUM</td>
</tr>
<tr>
<td>8.978</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/I0</td>
</tr>
<tr>
<td>9.527</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/COUT</td>
</tr>
<tr>
<td>9.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s/CIN</td>
</tr>
<tr>
<td>10.032</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s/SUM</td>
</tr>
<tr>
<td>10.932</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C20[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n316_s/I1</td>
</tr>
<tr>
<td>11.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n316_s/COUT</td>
</tr>
<tr>
<td>11.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C20[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n315_s/CIN</td>
</tr>
<tr>
<td>11.773</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n315_s/SUM</td>
</tr>
<tr>
<td>12.170</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s/I1</td>
</tr>
<tr>
<td>12.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s/COUT</td>
</tr>
<tr>
<td>12.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s/SUM</td>
</tr>
<tr>
<td>13.700</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C21[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_8_s/I1</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_8_s/COUT</td>
</tr>
<tr>
<td>14.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C21[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s/CIN</td>
</tr>
<tr>
<td>14.541</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s/SUM</td>
</tr>
<tr>
<td>14.711</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n696_s5/I2</td>
</tr>
<tr>
<td>15.266</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n696_s5/F</td>
</tr>
<tr>
<td>15.922</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n696_s2/I3</td>
</tr>
<tr>
<td>16.384</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n696_s2/F</td>
</tr>
<tr>
<td>16.385</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n696_s1/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n696_s1/F</td>
</tr>
<tr>
<td>16.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.019, 55.577%; route: 4.579, 42.281%; tC2Q: 0.232, 2.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
</tr>
<tr>
<td>7.705</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n324_s1/I1</td>
</tr>
<tr>
<td>8.076</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n324_s1/COUT</td>
</tr>
<tr>
<td>8.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/n323_s1/CIN</td>
</tr>
<tr>
<td>8.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n323_s1/COUT</td>
</tr>
<tr>
<td>8.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[1][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n322_s/CIN</td>
</tr>
<tr>
<td>8.581</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n322_s/SUM</td>
</tr>
<tr>
<td>8.978</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/I0</td>
</tr>
<tr>
<td>9.527</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/COUT</td>
</tr>
<tr>
<td>9.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/CIN</td>
</tr>
<tr>
<td>9.997</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/SUM</td>
</tr>
<tr>
<td>10.658</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C30[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_4_s/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_4_s/COUT</td>
</tr>
<tr>
<td>11.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C30[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_5_s/CIN</td>
</tr>
<tr>
<td>11.264</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_5_s/COUT</td>
</tr>
<tr>
<td>11.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C31[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_6_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_6_s/SUM</td>
</tr>
<tr>
<td>12.681</td>
<td>0.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/I0</td>
</tr>
<tr>
<td>13.230</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/COUT</td>
</tr>
<tr>
<td>13.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C26[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_7_s/CIN</td>
</tr>
<tr>
<td>13.700</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_7_s/SUM</td>
</tr>
<tr>
<td>13.704</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s8/I2</td>
</tr>
<tr>
<td>14.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s8/F</td>
</tr>
<tr>
<td>14.927</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s7/I2</td>
</tr>
<tr>
<td>15.476</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s7/F</td>
</tr>
<tr>
<td>15.478</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s4/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s4/F</td>
</tr>
<tr>
<td>16.199</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s3/I0</td>
</tr>
<tr>
<td>16.769</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s3/F</td>
</tr>
<tr>
<td>16.913</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C21[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.212, 57.469%; route: 4.366, 40.385%; tC2Q: 0.232, 2.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_212lines_mode_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_212lines_mode_s0/Q</td>
</tr>
<tr>
<td>7.705</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n324_s1/I1</td>
</tr>
<tr>
<td>8.076</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n324_s1/COUT</td>
</tr>
<tr>
<td>8.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/n323_s1/CIN</td>
</tr>
<tr>
<td>8.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n323_s1/COUT</td>
</tr>
<tr>
<td>8.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C28[1][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n322_s/CIN</td>
</tr>
<tr>
<td>8.581</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n322_s/SUM</td>
</tr>
<tr>
<td>8.978</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/I0</td>
</tr>
<tr>
<td>9.527</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1/COUT</td>
</tr>
<tr>
<td>9.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s/CIN</td>
</tr>
<tr>
<td>10.032</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s/SUM</td>
</tr>
<tr>
<td>10.932</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C20[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n316_s/I1</td>
</tr>
<tr>
<td>11.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n316_s/COUT</td>
</tr>
<tr>
<td>11.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C20[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n315_s/CIN</td>
</tr>
<tr>
<td>11.773</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n315_s/SUM</td>
</tr>
<tr>
<td>12.170</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s/I1</td>
</tr>
<tr>
<td>12.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s/COUT</td>
</tr>
<tr>
<td>12.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s/SUM</td>
</tr>
<tr>
<td>13.700</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C21[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_8_s/I1</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_8_s/COUT</td>
</tr>
<tr>
<td>14.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C21[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s/CIN</td>
</tr>
<tr>
<td>14.106</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s/COUT</td>
</tr>
<tr>
<td>14.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C21[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s/CIN</td>
</tr>
<tr>
<td>14.576</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s/SUM</td>
</tr>
<tr>
<td>15.381</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n695_s7/I0</td>
</tr>
<tr>
<td>15.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n695_s7/F</td>
</tr>
<tr>
<td>15.757</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n695_s2/I2</td>
</tr>
<tr>
<td>16.327</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n695_s2/F</td>
</tr>
<tr>
<td>16.499</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n695_s1/I0</td>
</tr>
<tr>
<td>16.870</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n695_s1/F</td>
</tr>
<tr>
<td>16.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.801, 53.874%; route: 4.734, 43.971%; tC2Q: 0.232, 2.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.621</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_4_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C23[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 24.995%; route: 7.657, 72.799%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.621</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_5_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 24.995%; route: 7.657, 72.799%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.621</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_7_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C23[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 24.995%; route: 7.657, 72.799%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.621</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_8_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C23[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 24.995%; route: 7.657, 72.799%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.621</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_3_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C23[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 24.995%; route: 7.657, 72.799%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.621</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_5_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C23[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 24.995%; route: 7.657, 72.799%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.618</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_0_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C23[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 25.003%; route: 7.654, 72.791%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.618</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_1_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C23[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 25.003%; route: 7.654, 72.791%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.618</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_2_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C23[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 25.003%; route: 7.654, 72.791%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.618</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_0_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C23[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 25.003%; route: 7.654, 72.791%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.618</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_1_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C23[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 25.003%; route: 7.654, 72.791%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.618</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_2_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C23[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 25.003%; route: 7.654, 72.791%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.594</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_6_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C22[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 25.059%; route: 7.630, 72.729%; tC2Q: 0.232, 2.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.594</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_4_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 25.059%; route: 7.630, 72.729%; tC2Q: 0.232, 2.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.594</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_6_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 25.059%; route: 7.630, 72.729%; tC2Q: 0.232, 2.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_msx_slot/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>8.672</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.386</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_msx_slot/ff_valid_s4/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s4/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>u_v9958/u_cpu_interface/n943_s2/I3</td>
</tr>
<tr>
<td>13.010</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n943_s2/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>14.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>16.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>16.594</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_7_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C22[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 25.059%; route: 7.630, 72.729%; tC2Q: 0.232, 2.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_6_s0/Q</td>
</tr>
<tr>
<td>5.821</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 57.736%; tC2Q: 0.202, 42.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C43[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_7_s0/Q</td>
</tr>
<tr>
<td>5.822</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.802%; tC2Q: 0.202, 42.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C43[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_7_s0/Q</td>
</tr>
<tr>
<td>5.822</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.802%; tC2Q: 0.202, 42.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_0_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C18[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_0_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C18</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C18</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_1_s0/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C18</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R15C43[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
</tr>
<tr>
<td>5.700</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 43.336%; tC2Q: 0.202, 56.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R15C43[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
</tr>
<tr>
<td>5.700</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 43.336%; tC2Q: 0.202, 56.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R15C43[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
</tr>
<tr>
<td>5.700</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 43.336%; tC2Q: 0.202, 56.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_3_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C41[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_3_s0/Q</td>
</tr>
<tr>
<td>5.808</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[0][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C40[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/Q</td>
</tr>
<tr>
<td>5.808</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C41[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0/Q</td>
</tr>
<tr>
<td>5.810</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.709%; tC2Q: 0.202, 43.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_6_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C43[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_6_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.331%; tC2Q: 0.202, 33.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_6_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C43[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_6_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.331%; tC2Q: 0.202, 33.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C43[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_5_s0/Q</td>
</tr>
<tr>
<td>5.944</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.388%; tC2Q: 0.202, 33.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C43[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_5_s0/Q</td>
</tr>
<tr>
<td>5.944</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.388%; tC2Q: 0.202, 33.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_6_s0/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.402, 66.552%; tC2Q: 0.202, 33.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[0][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C40[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/Q</td>
</tr>
<tr>
<td>5.820</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.645%; tC2Q: 0.202, 42.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[0][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C40[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0/Q</td>
</tr>
<tr>
<td>5.820</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.645%; tC2Q: 0.202, 42.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C43[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_0_s0/Q</td>
</tr>
<tr>
<td>5.956</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.040%; tC2Q: 0.202, 32.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_5_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C43[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_5_s0/Q</td>
</tr>
<tr>
<td>5.958</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.413, 67.161%; tC2Q: 0.202, 32.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[0][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_3_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R40C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_d_3_s0/Q</td>
</tr>
<tr>
<td>5.969</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.424, 67.741%; tC2Q: 0.202, 32.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_d_1_s0/Q</td>
</tr>
<tr>
<td>5.971</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 67.794%; tC2Q: 0.202, 32.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_timer_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>u_sdram/ff_main_timer_3_s5/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_3_s5/Q</td>
</tr>
<tr>
<td>5.548</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>u_sdram/n352_s4/I3</td>
</tr>
<tr>
<td>5.780</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n352_s4/F</td>
</tr>
<tr>
<td>5.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_3_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>u_sdram/ff_main_timer_3_s5/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>u_sdram/ff_main_timer_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_14_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_timer_14_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>u_sdram/ff_main_timer_14_s6/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_14_s6/Q</td>
</tr>
<tr>
<td>5.548</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>u_sdram/n341_s4/I3</td>
</tr>
<tr>
<td>5.780</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n341_s4/F</td>
</tr>
<tr>
<td>5.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_14_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>u_sdram/ff_main_timer_14_s6/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>u_sdram/ff_main_timer_14_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_address_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>u_sdram/ff_sdr_address_9_s3/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_9_s3/Q</td>
</tr>
<tr>
<td>5.548</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>u_sdram/n527_s9/I1</td>
</tr>
<tr>
<td>5.780</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n527_s9/F</td>
</tr>
<tr>
<td>5.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1957</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>u_sdram/ff_sdr_address_9_s3/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>u_sdram/ff_sdr_address_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_31_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_30_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_29_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_28_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_27_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_19_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1957</td>
<td>clk85m</td>
<td>0.056</td>
<td>2.274</td>
</tr>
<tr>
<td>121</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane[0]</td>
<td>2.212</td>
<td>1.904</td>
</tr>
<tr>
<td>118</td>
<td>u_v9958/u_command/ff_flush_state[0]</td>
<td>2.343</td>
<td>2.359</td>
</tr>
<tr>
<td>116</td>
<td>u_v9958/u_command/ff_cache_vram_address[0]</td>
<td>4.821</td>
<td>1.959</td>
</tr>
<tr>
<td>112</td>
<td>u_v9958/u_command/u_cache/ff_priority[0]</td>
<td>6.411</td>
<td>2.115</td>
</tr>
<tr>
<td>106</td>
<td>u_v9958/w_h_count[0]</td>
<td>5.791</td>
<td>1.735</td>
</tr>
<tr>
<td>88</td>
<td>u_v9958/w_vram_address1_3_6</td>
<td>4.076</td>
<td>3.561</td>
</tr>
<tr>
<td>80</td>
<td>u_v9958/ff_next_vram3_3_12</td>
<td>4.196</td>
<td>2.044</td>
</tr>
<tr>
<td>77</td>
<td>clk42m</td>
<td>15.719</td>
<td>2.274</td>
</tr>
<tr>
<td>74</td>
<td>u_v9958/w_command_vram_valid</td>
<td>4.473</td>
<td>2.216</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C40</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C49</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R20C50</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
