abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 258327695
maxLevel = 2
n850 is replaced by n755 with estimated error 0
error = 0
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_1_0_2730_69.4.blif
time = 20669213 us
--------------- round 2 ---------------
seed = 1931135034
maxLevel = 2
n755 is replaced by n474 with estimated error 3e-05
error = 3e-05
area = 2728
delay = 69.4
#gates = 1116
output circuit appNtk/c7552_2_3e-05_2728_69.4.blif
time = 37214696 us
--------------- round 3 ---------------
seed = 638329901
maxLevel = 2
n770 is replaced by zero with estimated error 6e-05
error = 6e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_3_6e-05_2710_69.4.blif
time = 53802137 us
--------------- round 4 ---------------
seed = 574068587
maxLevel = 2
n695 is replaced by zero with estimated error 6e-05
error = 0.0001
area = 2703
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_4_0.0001_2703_69.4.blif
time = 69673352 us
--------------- round 5 ---------------
seed = 3318424219
maxLevel = 2
n852 is replaced by n416 with estimated error 3e-05
error = 3e-05
area = 2701
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_5_3e-05_2701_69.4.blif
time = 85383837 us
--------------- round 6 ---------------
seed = 4201730328
maxLevel = 2
n688 is replaced by zero with estimated error 0.00011
error = 0.00011
area = 2699
delay = 69.4
#gates = 1103
output circuit appNtk/c7552_6_0.00011_2699_69.4.blif
time = 101135465 us
--------------- round 7 ---------------
seed = 2011237705
maxLevel = 2
n854 is replaced by n687 with estimated error 0.00014
error = 0.00014
area = 2694
delay = 69.4
#gates = 1101
output circuit appNtk/c7552_7_0.00014_2694_69.4.blif
time = 116845380 us
--------------- round 8 ---------------
seed = 3842210346
maxLevel = 2
n851 is replaced by n538 with estimated error 0.00014
error = 0.00014
area = 2691
delay = 69.4
#gates = 1099
output circuit appNtk/c7552_8_0.00014_2691_69.4.blif
time = 132596786 us
--------------- round 9 ---------------
seed = 2311166971
maxLevel = 2
n855 is replaced by n681 with estimated error 0.00031
error = 0.00031
area = 2687
delay = 69.4
#gates = 1098
output circuit appNtk/c7552_9_0.00031_2687_69.4.blif
time = 148598216 us
--------------- round 10 ---------------
seed = 3085890733
maxLevel = 2
n1169 is replaced by one with estimated error 0.00036
error = 0.00036
area = 2678
delay = 69.4
#gates = 1095
output circuit appNtk/c7552_10_0.00036_2678_69.4.blif
time = 164637090 us
--------------- round 11 ---------------
seed = 3377983653
maxLevel = 2
n825 is replaced by n544 with estimated error 0.0002
error = 0.0002
area = 2672
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_11_0.0002_2672_69.4.blif
time = 180080811 us
--------------- round 12 ---------------
seed = 3904300922
maxLevel = 2
n827 is replaced by n778 with estimated error 0.00026
error = 0.00026
area = 2667
delay = 69.4
#gates = 1091
output circuit appNtk/c7552_12_0.00026_2667_69.4.blif
time = 195881940 us
--------------- round 13 ---------------
seed = 3744780527
maxLevel = 2
n822 is replaced by one with estimated error 0.0003
error = 0.0003
area = 2657
delay = 69.4
#gates = 1087
output circuit appNtk/c7552_13_0.0003_2657_69.4.blif
time = 210837530 us
--------------- round 14 ---------------
seed = 2292638902
maxLevel = 2
n772 is replaced by one with estimated error 0.00046
error = 0.00046
area = 2652
delay = 69.4
#gates = 1085
output circuit appNtk/c7552_14_0.00046_2652_69.4.blif
time = 226334272 us
--------------- round 15 ---------------
seed = 833717418
maxLevel = 2
n1391 is replaced by n494 with estimated error 0.00025
error = 0.00025
area = 2649
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_15_0.00025_2649_69.4.blif
time = 247874316 us
--------------- round 16 ---------------
seed = 1880465583
maxLevel = 2
n819 is replaced by n774 with estimated error 0.00032
error = 0.00032
area = 2645
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_16_0.00032_2645_69.4.blif
time = 269877184 us
--------------- round 17 ---------------
seed = 2821837876
maxLevel = 2
n868 is replaced by n871 with estimated error 0.00039
error = 0.00039
area = 2643
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_17_0.00039_2643_69.4.blif
time = 292112108 us
--------------- round 18 ---------------
seed = 2785870926
maxLevel = 2
n820 is replaced by one with estimated error 0.00034
error = 0.00034
area = 2640
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_18_0.00034_2640_69.4.blif
time = 314529911 us
--------------- round 19 ---------------
seed = 2259888465
maxLevel = 2
n1335 is replaced by n1230 with estimated error 0.00042
error = 0.00042
area = 2637
delay = 69.4
#gates = 1078
output circuit appNtk/c7552_19_0.00042_2637_69.4.blif
time = 336811808 us
--------------- round 20 ---------------
seed = 1210338079
maxLevel = 2
n808 is replaced by n376 with estimated error 0.00065
error = 0.00065
area = 2634
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_20_0.00065_2634_69.4.blif
time = 359335183 us
--------------- round 21 ---------------
seed = 1433025419
maxLevel = 2
n809 is replaced by n572 with estimated error 0.0006
error = 0.0006
area = 2631
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_21_0.0006_2631_69.4.blif
time = 382454899 us
--------------- round 22 ---------------
seed = 2214548090
maxLevel = 2
n871 is replaced by zero with estimated error 0.00047
error = 0.00052
area = 2627
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_22_0.00052_2627_69.4.blif
time = 405479343 us
--------------- round 23 ---------------
seed = 337991086
maxLevel = 2
n828 is replaced by n386 with estimated error 0.00059
error = 0.00059
area = 2624
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_23_0.00059_2624_69.4.blif
time = 427715101 us
--------------- round 24 ---------------
seed = 3192815732
maxLevel = 2
n1136 is replaced by n1144 with estimated error 0.00057
error = 0.00057
area = 2621
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_24_0.00057_2621_69.4.blif
time = 449972914 us
--------------- round 25 ---------------
seed = 420448584
maxLevel = 2
n872 is replaced by one with estimated error 0.00051
error = 0.00051
area = 2618
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_25_0.00051_2618_69.4.blif
time = 472854639 us
--------------- round 26 ---------------
seed = 2545408491
maxLevel = 2
n1187 is replaced by n593 with estimated error 0.00077
error = 0.00077
area = 2616
delay = 69.4
#gates = 1070
output circuit appNtk/c7552_26_0.00077_2616_69.4.blif
time = 495082782 us
--------------- round 27 ---------------
seed = 1891653475
maxLevel = 2
n1188 is replaced by n1173 with estimated error 0.00055
error = 0.00055
area = 2614
delay = 69.4
#gates = 1069
output circuit appNtk/c7552_27_0.00055_2614_69.4.blif
time = 517582877 us
--------------- round 28 ---------------
seed = 4105260098
maxLevel = 2
n1020 is replaced by n376 with estimated error 0.00055
error = 0.00055
area = 2612
delay = 69.4
#gates = 1068
output circuit appNtk/c7552_28_0.00055_2612_69.4.blif
time = 539860805 us
--------------- round 29 ---------------
seed = 3219878231
maxLevel = 2
n673 is replaced by zero with estimated error 0.00067
error = 0.00067
area = 2610
delay = 69.4
#gates = 1067
output circuit appNtk/c7552_29_0.00067_2610_69.4.blif
time = 562403374 us
--------------- round 30 ---------------
seed = 3067571597
maxLevel = 2
n823 is replaced by zero with estimated error 0.00065
error = 0.00065
area = 2608
delay = 69.4
#gates = 1066
output circuit appNtk/c7552_30_0.00065_2608_69.4.blif
time = 584404855 us
--------------- round 31 ---------------
seed = 2208407187
maxLevel = 2
n1341 is replaced by n1330 with estimated error 0.00049
error = 0.00049
area = 2607
delay = 69.4
#gates = 1065
output circuit appNtk/c7552_31_0.00049_2607_69.4.blif
time = 604324523 us
--------------- round 32 ---------------
seed = 2195773217
maxLevel = 2
n588 is replaced by n418 with estimated error 0.00067
error = 0.00067
area = 2606
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_32_0.00067_2606_65.9.blif
time = 621972628 us
--------------- round 33 ---------------
seed = 3602553308
maxLevel = 2
n1183 is replaced by n593 with estimated error 0.00049
error = 0.00049
area = 2605
delay = 65.9
#gates = 1063
output circuit appNtk/c7552_33_0.00049_2605_65.9.blif
time = 639585496 us
--------------- round 34 ---------------
seed = 2723660140
maxLevel = 2
n829 is replaced by n1105 with estimated error 0.00062
error = 0.00062
area = 2601
delay = 65.9
#gates = 1062
output circuit appNtk/c7552_34_0.00062_2601_65.9.blif
time = 656820774 us
--------------- round 35 ---------------
seed = 1320660868
maxLevel = 2
n876 is replaced by n791 with estimated error 0.00137
error = 0.00137
area = 2569
delay = 65.9
#gates = 1051
output circuit appNtk/c7552_35_0.00137_2569_65.9.blif
time = 674352781 us
--------------- round 36 ---------------
seed = 3080320832
maxLevel = 2
n858 is replaced by n677 with estimated error 0.00188
error = 0.00188
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_36_0.00188_2559_65.9.blif
time = 691394400 us
--------------- round 37 ---------------
seed = 2153549716
maxLevel = 2
n877 is replaced by n789 with estimated error 0.00237
error = 0.00237
area = 2542
delay = 65.9
#gates = 1041
output circuit appNtk/c7552_37_0.00237_2542_65.9.blif
time = 708596759 us
--------------- round 38 ---------------
seed = 3855695823
maxLevel = 2
n745 is replaced by one with estimated error 0.00342
error = 0.00342
area = 2532
delay = 65.9
#gates = 1037
output circuit appNtk/c7552_38_0.00342_2532_65.9.blif
time = 725472018 us
--------------- round 39 ---------------
seed = 3941980689
maxLevel = 2
n833 is replaced by n701 with estimated error 0.00359
error = 0.00359
area = 2528
delay = 65.9
#gates = 1035
output circuit appNtk/c7552_39_0.00359_2528_65.9.blif
time = 741929326 us
--------------- round 40 ---------------
seed = 1750845405
maxLevel = 2
n834 is replaced by n698 with estimated error 0.00444
error = 0.00444
area = 2524
delay = 65.9
#gates = 1034
output circuit appNtk/c7552_40_0.00444_2524_65.9.blif
time = 758031150 us
--------------- round 41 ---------------
seed = 1688557413
maxLevel = 2
n656 is replaced by n652 with estimated error 0.00975
error = 0.00975
area = 2518
delay = 65.9
#gates = 1032
output circuit appNtk/c7552_41_0.00975_2518_65.9.blif
time = 773933068 us
--------------- round 42 ---------------
seed = 1631870260
maxLevel = 2
exceed error bound
