Classic Timing Analyzer report for Lab4
Wed Oct 14 14:31:17 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Setup: 'start'
  8. Clock Hold: 'CLK'
  9. Clock Hold: 'start'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                   ; To                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.418 ns                                       ; start                                                                                  ; inst18                                                      ; --         ; start    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.837 ns                                      ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                         ; regs_out[5]                                                 ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 6.612 ns                                       ; CLK                                                                                    ; control[0]                                                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.179 ns                                      ; start                                                                                  ; inst18                                                      ; --         ; start    ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 67.81 MHz ( period = 14.748 ns )               ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                         ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'start'         ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ROM:inst25|inst2                                                                       ; ROM:inst25|inst2                                            ; start      ; start    ; 0            ;
; Clock Hold: 'start'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst18                                                                                 ; ROM:inst25|inst2                                            ; start      ; start    ; 2            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1] ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]              ; CLK        ; CLK      ; 179          ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                        ;                                                             ;            ;          ; 181          ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; start           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                           ; To                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 67.81 MHz ( period = 14.748 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 67.81 MHz ( period = 14.748 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 67.81 MHz ( period = 14.748 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 67.81 MHz ( period = 14.748 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 67.81 MHz ( period = 14.748 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 68.55 MHz ( period = 14.588 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.469 ns                ;
; N/A                                     ; 68.55 MHz ( period = 14.588 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.469 ns                ;
; N/A                                     ; 68.64 MHz ( period = 14.568 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.461 ns                ;
; N/A                                     ; 68.64 MHz ( period = 14.568 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.461 ns                ;
; N/A                                     ; 68.64 MHz ( period = 14.568 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.461 ns                ;
; N/A                                     ; 68.64 MHz ( period = 14.568 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.461 ns                ;
; N/A                                     ; 68.64 MHz ( period = 14.568 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.461 ns                ;
; N/A                                     ; 68.66 MHz ( period = 14.564 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; 68.66 MHz ( period = 14.564 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; 68.66 MHz ( period = 14.564 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; 68.66 MHz ( period = 14.564 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; 68.66 MHz ( period = 14.564 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; 68.75 MHz ( period = 14.546 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 68.75 MHz ( period = 14.546 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.446 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.446 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.446 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.446 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.446 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.446 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.453 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.446 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.453 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.446 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.446 ns                ;
; N/A                                     ; 68.81 MHz ( period = 14.532 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.450 ns                ;
; N/A                                     ; 68.81 MHz ( period = 14.532 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.450 ns                ;
; N/A                                     ; 68.81 MHz ( period = 14.532 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.450 ns                ;
; N/A                                     ; 68.81 MHz ( period = 14.532 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.450 ns                ;
; N/A                                     ; 68.81 MHz ( period = 14.532 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.450 ns                ;
; N/A                                     ; 68.97 MHz ( period = 14.500 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.436 ns                ;
; N/A                                     ; 68.97 MHz ( period = 14.500 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.436 ns                ;
; N/A                                     ; 68.98 MHz ( period = 14.498 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.428 ns                ;
; N/A                                     ; 68.98 MHz ( period = 14.498 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.428 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.421 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.421 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.421 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.421 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.478 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.421 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; 69.12 MHz ( period = 14.468 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.409 ns                ;
; N/A                                     ; 69.12 MHz ( period = 14.468 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.409 ns                ;
; N/A                                     ; 69.12 MHz ( period = 14.468 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.409 ns                ;
; N/A                                     ; 69.12 MHz ( period = 14.468 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.409 ns                ;
; N/A                                     ; 69.12 MHz ( period = 14.468 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.409 ns                ;
; N/A                                     ; 69.28 MHz ( period = 14.434 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; 69.28 MHz ( period = 14.434 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; 69.30 MHz ( period = 14.430 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.399 ns                ;
; N/A                                     ; 69.30 MHz ( period = 14.430 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.399 ns                ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; 69.39 MHz ( period = 14.412 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.391 ns                ;
; N/A                                     ; 69.39 MHz ( period = 14.412 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.391 ns                ;
; N/A                                     ; 69.39 MHz ( period = 14.412 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.391 ns                ;
; N/A                                     ; 69.39 MHz ( period = 14.412 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.391 ns                ;
; N/A                                     ; 69.39 MHz ( period = 14.412 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.391 ns                ;
; N/A                                     ; 69.48 MHz ( period = 14.392 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.382 ns                ;
; N/A                                     ; 69.48 MHz ( period = 14.392 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.382 ns                ;
; N/A                                     ; 69.49 MHz ( period = 14.390 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 69.49 MHz ( period = 14.390 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 69.49 MHz ( period = 14.390 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 69.50 MHz ( period = 14.388 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; 69.50 MHz ( period = 14.388 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; 69.50 MHz ( period = 14.388 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; 69.53 MHz ( period = 14.382 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 69.53 MHz ( period = 14.382 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 69.54 MHz ( period = 14.380 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; 69.54 MHz ( period = 14.380 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; 69.54 MHz ( period = 14.380 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; 69.54 MHz ( period = 14.380 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; 69.54 MHz ( period = 14.380 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 69.74 MHz ( period = 14.340 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.357 ns                ;
; N/A                                     ; 69.74 MHz ( period = 14.340 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.357 ns                ;
; N/A                                     ; 69.76 MHz ( period = 14.334 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; 69.76 MHz ( period = 14.334 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; 69.76 MHz ( period = 14.334 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; 69.76 MHz ( period = 14.334 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; 69.76 MHz ( period = 14.334 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; 69.80 MHz ( period = 14.326 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; 69.80 MHz ( period = 14.326 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; 69.80 MHz ( period = 14.326 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; 69.80 MHz ( period = 14.326 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; 69.82 MHz ( period = 14.322 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; 69.82 MHz ( period = 14.322 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; 70.07 MHz ( period = 14.272 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.320 ns                ;
; N/A                                     ; 70.07 MHz ( period = 14.272 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.320 ns                ;
; N/A                                     ; 70.07 MHz ( period = 14.272 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.320 ns                ;
; N/A                                     ; 70.29 MHz ( period = 14.226 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; 70.29 MHz ( period = 14.226 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; 70.29 MHz ( period = 14.226 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; 70.29 MHz ( period = 14.226 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; 70.29 MHz ( period = 14.226 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; 70.39 MHz ( period = 14.206 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.287 ns                ;
; N/A                                     ; 70.39 MHz ( period = 14.206 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.287 ns                ;
; N/A                                     ; 70.39 MHz ( period = 14.206 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.287 ns                ;
; N/A                                     ; 70.39 MHz ( period = 14.206 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.287 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 70.81 MHz ( period = 14.122 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.242 ns                ;
; N/A                                     ; 70.81 MHz ( period = 14.122 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.242 ns                ;
; N/A                                     ; 70.81 MHz ( period = 14.122 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.242 ns                ;
; N/A                                     ; 70.81 MHz ( period = 14.122 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.242 ns                ;
; N/A                                     ; 70.91 MHz ( period = 14.102 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.227 ns                ;
; N/A                                     ; 70.91 MHz ( period = 14.102 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.227 ns                ;
; N/A                                     ; 70.91 MHz ( period = 14.102 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.227 ns                ;
; N/A                                     ; 70.96 MHz ( period = 14.092 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; 70.96 MHz ( period = 14.092 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; 70.96 MHz ( period = 14.092 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; 71.05 MHz ( period = 14.074 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; 71.05 MHz ( period = 14.074 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; 71.05 MHz ( period = 14.074 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; 71.05 MHz ( period = 14.074 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; 71.06 MHz ( period = 14.072 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.205 ns                ;
; N/A                                     ; 71.06 MHz ( period = 14.072 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.205 ns                ;
; N/A                                     ; 71.06 MHz ( period = 14.072 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.205 ns                ;
; N/A                                     ; 71.06 MHz ( period = 14.072 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.205 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; 71.30 MHz ( period = 14.026 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; 71.30 MHz ( period = 14.026 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; 71.30 MHz ( period = 14.026 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; 71.30 MHz ( period = 14.026 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; 71.30 MHz ( period = 14.026 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; 71.30 MHz ( period = 14.026 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; 71.30 MHz ( period = 14.026 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; 71.30 MHz ( period = 14.026 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; 71.30 MHz ( period = 14.026 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; 71.30 MHz ( period = 14.026 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; 71.35 MHz ( period = 14.016 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.181 ns                ;
; N/A                                     ; 71.46 MHz ( period = 13.994 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 71.46 MHz ( period = 13.994 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 71.46 MHz ( period = 13.994 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 71.46 MHz ( period = 13.994 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 71.46 MHz ( period = 13.994 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 71.46 MHz ( period = 13.994 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 71.46 MHz ( period = 13.994 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 71.52 MHz ( period = 13.982 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.168 ns                ;
; N/A                                     ; 71.52 MHz ( period = 13.982 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.168 ns                ;
; N/A                                     ; 71.52 MHz ( period = 13.982 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.168 ns                ;
; N/A                                     ; 71.65 MHz ( period = 13.956 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 71.65 MHz ( period = 13.956 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 71.65 MHz ( period = 13.956 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 71.65 MHz ( period = 13.956 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 71.73 MHz ( period = 13.942 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.144 ns                ;
; N/A                                     ; 71.73 MHz ( period = 13.942 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 71.73 MHz ( period = 13.942 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.144 ns                ;
; N/A                                     ; 71.73 MHz ( period = 13.942 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 71.73 MHz ( period = 13.942 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.144 ns                ;
; N/A                                     ; 71.73 MHz ( period = 13.942 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 71.73 MHz ( period = 13.942 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 71.73 MHz ( period = 13.942 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.144 ns                ;
; N/A                                     ; 71.73 MHz ( period = 13.942 ns )                    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.148 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                ;                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'start'                                                                                                                                                                                     ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst18           ; inst18           ; start      ; start    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst57           ; inst57           ; start      ; start    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ROM:inst25|inst2 ; ROM:inst25|inst2 ; start      ; start    ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                       ; To                                             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg4    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg5    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg6    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg7    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg4    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg5    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg6    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg7    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg4    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg5    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg6    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg7    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                                             ; inst57                                         ; CLK        ; CLK      ; None                       ; None                       ; 0.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg4    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg5    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg6    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg7    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 2.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 2.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg4    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg5    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg6    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg7    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg4    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg5    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg6    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg7    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg4    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg5    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg6    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg7    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg4    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg5    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg6    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg7    ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                                     ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.416 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'start'                                                                                                                                                               ;
+------------------------------------------+--------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst18 ; ROM:inst25|inst2 ; start      ; start    ; None                       ; None                       ; 0.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst18 ; inst57           ; start      ; start    ; None                       ; None                       ; 1.039 ns                 ;
+------------------------------------------+--------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+-------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To     ; To Clock ;
+-------+--------------+------------+-------+--------+----------+
; N/A   ; None         ; 2.418 ns   ; start ; inst18 ; start    ;
+-------+--------------+------------+-------+--------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                       ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 14.837 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.770 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.686 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.588 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.553 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.480 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.432 ns  ; inst57                                                                                                                     ; regs_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.414 ns  ; inst57                                                                                                                     ; regs_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.397 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.365 ns  ; inst57                                                                                                                     ; regs_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.136 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.115 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.075 ns  ; inst57                                                                                                                     ; regs_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.060 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.040 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.036 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.034 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.019 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[8] ; CLK        ;
; N/A                                     ; None                                                ; 14.002 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.956 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[8] ; CLK        ;
; N/A                                     ; None                                                ; 13.900 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.884 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.788 ns  ; inst57                                                                                                                     ; regs_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.781 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.765 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.747 ns  ; inst57                                                                                                                     ; regs_out[8] ; CLK        ;
; N/A                                     ; None                                                ; 13.731 ns  ; inst57                                                                                                                     ; regs_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.714 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.640 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.612 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.570 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.542 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.540 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.497 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.495 ns  ; inst57                                                                                                                     ; regs_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.479 ns  ; inst57                                                                                                                     ; regs_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.424 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.351 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.341 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.329 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.207 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.171 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.126 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.124 ns  ; inst57                                                                                                                     ; regs_out[5] ; start      ;
; N/A                                     ; None                                                ; 13.110 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.106 ns  ; inst57                                                                                                                     ; regs_out[1] ; start      ;
; N/A                                     ; None                                                ; 13.094 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.080 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.063 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[8] ; CLK        ;
; N/A                                     ; None                                                ; 13.057 ns  ; inst57                                                                                                                     ; regs_out[4] ; start      ;
; N/A                                     ; None                                                ; 13.014 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 12.994 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 12.980 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 12.973 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[8] ; CLK        ;
; N/A                                     ; None                                                ; 12.900 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[8] ; CLK        ;
; N/A                                     ; None                                                ; 12.844 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 12.828 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regs_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 12.767 ns  ; inst57                                                                                                                     ; regs_out[2] ; start      ;
; N/A                                     ; None                                                ; 12.719 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 12.632 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 12.566 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 12.524 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regs_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 12.480 ns  ; inst57                                                                                                                     ; regs_out[3] ; start      ;
; N/A                                     ; None                                                ; 12.439 ns  ; inst57                                                                                                                     ; regs_out[8] ; start      ;
; N/A                                     ; None                                                ; 12.433 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 12.423 ns  ; inst57                                                                                                                     ; regs_out[6] ; start      ;
; N/A                                     ; None                                                ; 12.421 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 12.263 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 12.202 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 12.187 ns  ; inst57                                                                                                                     ; regs_out[0] ; start      ;
; N/A                                     ; None                                                ; 12.171 ns  ; inst57                                                                                                                     ; regs_out[7] ; start      ;
; N/A                                     ; None                                                ; 12.155 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regs_out[8] ; CLK        ;
; N/A                                     ; None                                                ; 11.917 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; address[1]  ; CLK        ;
; N/A                                     ; None                                                ; 11.775 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                                             ; address[4]  ; CLK        ;
; N/A                                     ; None                                                ; 11.755 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                                             ; address[6]  ; CLK        ;
; N/A                                     ; None                                                ; 11.745 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                                             ; address[7]  ; CLK        ;
; N/A                                     ; None                                                ; 11.695 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                                             ; address[5]  ; CLK        ;
; N/A                                     ; None                                                ; 11.674 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; address[0]  ; CLK        ;
; N/A                                     ; None                                                ; 11.667 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; reg1[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.664 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; address[2]  ; CLK        ;
; N/A                                     ; None                                                ; 11.645 ns  ; inst57                                                                                                                     ; address[1]  ; CLK        ;
; N/A                                     ; None                                                ; 11.568 ns  ; inst57                                                                                                                     ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.545 ns  ; inst57                                                                                                                     ; address[7]  ; CLK        ;
; N/A                                     ; None                                                ; 11.468 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                                             ; address[4]  ; CLK        ;
; N/A                                     ; None                                                ; 11.453 ns  ; inst57                                                                                                                     ; data[8]     ; CLK        ;
; N/A                                     ; None                                                ; 11.447 ns  ; inst57                                                                                                                     ; address[5]  ; CLK        ;
; N/A                                     ; None                                                ; 11.416 ns  ; ROM:inst25|inst2                                                                                                           ; data[4]     ; start      ;
; N/A                                     ; None                                                ; 11.333 ns  ; inst57                                                                                                                     ; address[2]  ; CLK        ;
; N/A                                     ; None                                                ; 11.278 ns  ; inst57                                                                                                                     ; data[3]     ; CLK        ;
; N/A                                     ; None                                                ; 11.271 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; reg1[2]     ; CLK        ;
; N/A                                     ; None                                                ; 11.269 ns  ; inst57                                                                                                                     ; address[0]  ; CLK        ;
; N/A                                     ; None                                                ; 11.237 ns  ; ROM:inst25|inst2                                                                                                           ; data[3]     ; start      ;
; N/A                                     ; None                                                ; 11.226 ns  ; inst57                                                                                                                     ; address[4]  ; CLK        ;
; N/A                                     ; None                                                ; 11.221 ns  ; inst57                                                                                                                     ; data[0]     ; CLK        ;
; N/A                                     ; None                                                ; 11.188 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                             ; address[3]  ; CLK        ;
; N/A                                     ; None                                                ; 11.180 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                                             ; reg1[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.180 ns  ; inst57                                                                                                                     ; data[2]     ; CLK        ;
; N/A                                     ; None                                                ; 11.119 ns  ; inst57                                                                                                                     ; address[6]  ; CLK        ;
; N/A                                     ; None                                                ; 11.105 ns  ; ROM:inst25|inst2                                                                                                           ; data[2]     ; start      ;
; N/A                                     ; None                                                ; 11.102 ns  ; ROM:inst25|inst2                                                                                                           ; data[8]     ; start      ;
; N/A                                     ; None                                                ; 11.073 ns  ; inst57                                                                                                                     ; data[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.007 ns  ; inst57                                                                                                                     ; data[6]     ; CLK        ;
; N/A                                     ; None                                                ; 10.997 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                                             ; reg1[5]     ; CLK        ;
; N/A                                     ; None                                                ; 10.940 ns  ; ROM:inst25|inst2                                                                                                           ; data[1]     ; start      ;
; N/A                                     ; None                                                ; 10.939 ns  ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; regs_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 10.872 ns  ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; regs_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 10.871 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; address[1]  ; CLK        ;
; N/A                                     ; None                                                ; 10.867 ns  ; inst57                                                                                                                     ; address[3]  ; CLK        ;
; N/A                                     ; None                                                ; 10.854 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                                             ; address[5]  ; CLK        ;
; N/A                                     ; None                                                ; 10.850 ns  ; ROM:inst25|inst2                                                                                                           ; data[6]     ; start      ;
; N/A                                     ; None                                                ; 10.769 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                                             ; address[6]  ; CLK        ;
; N/A                                     ; None                                                ; 10.760 ns  ; inst57                                                                                                                     ; data[5]     ; CLK        ;
; N/A                                     ; None                                                ; 10.757 ns  ; inst57                                                                                                                     ; data[1]     ; CLK        ;
; N/A                                     ; None                                                ; 10.756 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; address[2]  ; CLK        ;
; N/A                                     ; None                                                ; 10.734 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                             ; address[3]  ; CLK        ;
; N/A                                     ; None                                                ; 10.709 ns  ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; regs_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 10.675 ns  ; ROM:inst25|inst2                                                                                                           ; data[7]     ; start      ;
; N/A                                     ; None                                                ; 10.618 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; address[0]  ; CLK        ;
; N/A                                     ; None                                                ; 10.582 ns  ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; regs_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 10.576 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; reg1[0]     ; CLK        ;
; N/A                                     ; None                                                ; 10.523 ns  ; ROM:inst25|inst2                                                                                                           ; data[0]     ; start      ;
; N/A                                     ; None                                                ; 10.486 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                                             ; reg1[6]     ; CLK        ;
; N/A                                     ; None                                                ; 10.481 ns  ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                                    ; regs_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 10.468 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                                             ; address[7]  ; CLK        ;
; N/A                                     ; None                                                ; 10.414 ns  ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                                    ; regs_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 10.380 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                                             ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 10.379 ns  ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                             ; reg1[3]     ; CLK        ;
; N/A                                     ; None                                                ; 10.349 ns  ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                                    ; regs_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 10.337 ns  ; inst57                                                                                                                     ; address[1]  ; start      ;
; N/A                                     ; None                                                ; 10.260 ns  ; inst57                                                                                                                     ; data[4]     ; start      ;
; N/A                                     ; None                                                ; 10.251 ns  ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                                    ; regs_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 10.238 ns  ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; regs_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 10.237 ns  ; inst57                                                                                                                     ; address[7]  ; start      ;
; N/A                                     ; None                                                ; 10.197 ns  ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                                    ; regs_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 10.145 ns  ; inst57                                                                                                                     ; data[8]     ; start      ;
; N/A                                     ; None                                                ; 10.139 ns  ; inst57                                                                                                                     ; address[5]  ; start      ;
; N/A                                     ; None                                                ; 10.138 ns  ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; regs_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 10.124 ns  ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                                    ; regs_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 10.121 ns  ; ROM:inst25|inst2                                                                                                           ; data[5]     ; start      ;
; N/A                                     ; None                                                ; 10.081 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8]                                                                             ; data[8]     ; CLK        ;
; N/A                                     ; None                                                ; 10.060 ns  ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                                    ; regs_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 10.058 ns  ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; regs_out[8] ; CLK        ;
; N/A                                     ; None                                                ; 10.042 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                             ; reg2[3]     ; CLK        ;
; N/A                                     ; None                                                ; 10.025 ns  ; inst57                                                                                                                     ; address[2]  ; start      ;
; N/A                                     ; None                                                ; 10.015 ns  ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                             ; data[3]     ; CLK        ;
; N/A                                     ; None                                                ; 10.002 ns  ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; regs_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 9.993 ns   ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; data[2]     ; CLK        ;
; N/A                                     ; None                                                ; 9.986 ns   ; lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                                     ; regs_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 9.970 ns   ; inst57                                                                                                                     ; data[3]     ; start      ;
; N/A                                     ; None                                                ; 9.961 ns   ; inst57                                                                                                                     ; address[0]  ; start      ;
; N/A                                     ; None                                                ; 9.918 ns   ; inst57                                                                                                                     ; address[4]  ; start      ;
; N/A                                     ; None                                                ; 9.913 ns   ; inst57                                                                                                                     ; data[0]     ; start      ;
; N/A                                     ; None                                                ; 9.908 ns   ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; data[0]     ; CLK        ;
; N/A                                     ; None                                                ; 9.872 ns   ; inst57                                                                                                                     ; data[2]     ; start      ;
; N/A                                     ; None                                                ; 9.816 ns   ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                                             ; data[6]     ; CLK        ;
; N/A                                     ; None                                                ; 9.811 ns   ; inst57                                                                                                                     ; address[6]  ; start      ;
; N/A                                     ; None                                                ; 9.785 ns   ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; data[1]     ; CLK        ;
; N/A                                     ; None                                                ; 9.780 ns   ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                                    ; regs_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 9.765 ns   ; inst57                                                                                                                     ; data[7]     ; start      ;
; N/A                                     ; None                                                ; 9.760 ns   ; lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                                             ; reg1[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.723 ns   ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                                    ; regs_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 9.703 ns   ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                                    ; regs_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 9.699 ns   ; inst57                                                                                                                     ; data[6]     ; start      ;
; N/A                                     ; None                                                ; 9.682 ns   ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                                    ; regs_out[8] ; CLK        ;
; N/A                                     ; None                                                ; 9.680 ns   ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                                    ; regs_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 9.644 ns   ; lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                                             ; data[7]     ; CLK        ;
; N/A                                     ; None                                                ; 9.600 ns   ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                                    ; regs_out[8] ; CLK        ;
; N/A                                     ; None                                                ; 9.570 ns   ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                                    ; regs_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 9.559 ns   ; inst57                                                                                                                     ; address[3]  ; start      ;
; N/A                                     ; None                                                ; 9.544 ns   ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                                    ; regs_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 9.528 ns   ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                                    ; regs_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 9.489 ns   ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                                    ; regs_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 9.457 ns   ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                                    ; regs_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 9.452 ns   ; inst57                                                                                                                     ; data[5]     ; start      ;
; N/A                                     ; None                                                ; 9.451 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg0    ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.451 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg1    ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.451 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg2    ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.451 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg3    ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.451 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg4    ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.451 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg5    ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.451 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg6    ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.451 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg7    ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.449 ns   ; inst57                                                                                                                     ; data[1]     ; start      ;
; N/A                                     ; None                                                ; 9.428 ns   ; lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                                    ; regs_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 9.394 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg0    ; data[3]     ; CLK        ;
; N/A                                     ; None                                                ; 9.394 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg1    ; data[3]     ; CLK        ;
; N/A                                     ; None                                                ; 9.394 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg2    ; data[3]     ; CLK        ;
; N/A                                     ; None                                                ; 9.394 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg3    ; data[3]     ; CLK        ;
; N/A                                     ; None                                                ; 9.394 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg4    ; data[3]     ; CLK        ;
; N/A                                     ; None                                                ; 9.394 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg5    ; data[3]     ; CLK        ;
; N/A                                     ; None                                                ; 9.394 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg6    ; data[3]     ; CLK        ;
; N/A                                     ; None                                                ; 9.394 ns   ; ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0~porta_address_reg7    ; data[3]     ; CLK        ;
; N/A                                     ; None                                                ; 9.332 ns   ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg0 ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.332 ns   ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg1 ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.332 ns   ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg2 ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.332 ns   ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg3 ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.332 ns   ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg4 ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.332 ns   ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg5 ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.332 ns   ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg6 ; data[4]     ; CLK        ;
; N/A                                     ; None                                                ; 9.332 ns   ; RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0~porta_address_reg7 ; data[4]     ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                            ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To         ;
+-------+-------------------+-----------------+------+------------+
; N/A   ; None              ; 6.612 ns        ; CLK  ; control[0] ;
+-------+-------------------+-----------------+------+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+-------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To     ; To Clock ;
+---------------+-------------+-----------+-------+--------+----------+
; N/A           ; None        ; -2.179 ns ; start ; inst18 ; start    ;
+---------------+-------------+-----------+-------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Oct 14 14:31:16 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only
Info: Timing Analysis is analyzing one or more registers as latches
    Info: Register lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8] is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "start" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst10" as buffer
    Info: Detected ripple clock "lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]" as buffer
    Info: Detected gated clock "inst59" as buffer
    Info: Detected ripple clock "lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "inst18" as buffer
    Info: Detected ripple clock "lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]" as buffer
Info: Clock "CLK" has Internal fmax of 67.81 MHz between source register "lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]" and destination register "REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5]" (period= 14.748 ns)
    Info: + Longest register to register delay is 2.559 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 4; REG Node = 'lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.602 ns) + CELL(0.053 ns) = 0.655 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 46; COMB Node = 'lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 3: + IC(0.346 ns) + CELL(0.272 ns) = 1.273 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 9; COMB Node = 'REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0'
        Info: 4: + IC(0.540 ns) + CELL(0.746 ns) = 2.559 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 1.071 ns ( 41.85 % )
        Info: Total interconnect delay = 1.488 ns ( 58.15 % )
    Info: - Smallest clock skew is -4.631 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.474 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 123; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5]'
            Info: Total cell delay = 1.472 ns ( 59.50 % )
            Info: Total interconnect delay = 1.002 ns ( 40.50 % )
        Info: - Longest clock path from clock "CLK" to source register is 7.105 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(1.185 ns) + CELL(0.712 ns) = 2.751 ns; Loc. = LCFF_X17_Y7_N1; Fanout = 6; REG Node = 'lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]'
            Info: 3: + IC(0.713 ns) + CELL(0.225 ns) = 3.689 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'inst10'
            Info: 4: + IC(1.834 ns) + CELL(0.000 ns) = 5.523 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst10~clkctrl'
            Info: 5: + IC(0.915 ns) + CELL(0.667 ns) = 7.105 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 4; REG Node = 'lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.458 ns ( 34.60 % )
            Info: Total interconnect delay = 4.647 ns ( 65.40 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "start" Internal fmax is restricted to 500.0 MHz between source register "inst18" and destination register "inst18"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X22_Y7_N30; Fanout = 1; COMB Node = 'inst18~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "start" to destination register is 3.494 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'
                Info: 2: + IC(2.012 ns) + CELL(0.618 ns) = 3.494 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'
                Info: Total cell delay = 1.482 ns ( 42.42 % )
                Info: Total interconnect delay = 2.012 ns ( 57.58 % )
            Info: - Longest clock path from clock "start" to source register is 3.494 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'
                Info: 2: + IC(2.012 ns) + CELL(0.618 ns) = 3.494 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'
                Info: Total cell delay = 1.482 ns ( 42.42 % )
                Info: Total interconnect delay = 2.012 ns ( 57.58 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 179 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]" and destination pin or register "lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]" for clock "CLK" (Hold time is 1.491 ns)
    Info: + Largest clock skew is 4.441 ns
        Info: + Longest clock path from clock "CLK" to destination register is 7.098 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(1.185 ns) + CELL(0.712 ns) = 2.751 ns; Loc. = LCFF_X17_Y7_N1; Fanout = 6; REG Node = 'lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]'
            Info: 3: + IC(0.713 ns) + CELL(0.225 ns) = 3.689 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'inst10'
            Info: 4: + IC(1.834 ns) + CELL(0.000 ns) = 5.523 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst10~clkctrl'
            Info: 5: + IC(0.908 ns) + CELL(0.667 ns) = 7.098 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 4; REG Node = 'lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]'
            Info: Total cell delay = 2.458 ns ( 34.63 % )
            Info: Total interconnect delay = 4.640 ns ( 65.37 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.657 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(1.185 ns) + CELL(0.618 ns) = 2.657 ns; Loc. = LCFF_X17_Y7_N15; Fanout = 18; REG Node = 'lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.472 ns ( 55.40 % )
            Info: Total interconnect delay = 1.185 ns ( 44.60 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 3.005 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N15; Fanout = 18; REG Node = 'lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]'
        Info: 2: + IC(0.822 ns) + CELL(0.053 ns) = 0.875 ns; Loc. = LCCOMB_X22_Y7_N26; Fanout = 10; COMB Node = 'inst9'
        Info: 3: + IC(0.640 ns) + CELL(0.357 ns) = 1.872 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 12; COMB Node = 'inst65[5]~11'
        Info: 4: + IC(0.587 ns) + CELL(0.546 ns) = 3.005 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 4; REG Node = 'lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 0.956 ns ( 31.81 % )
        Info: Total interconnect delay = 2.049 ns ( 68.19 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "start" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst18" and destination pin or register "ROM:inst25|inst2" for clock "start" (Hold time is 2.244 ns)
    Info: + Largest clock skew is 2.616 ns
        Info: + Longest clock path from clock "start" to destination register is 6.110 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'
            Info: 2: + IC(2.012 ns) + CELL(0.712 ns) = 3.588 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'
            Info: 3: + IC(1.256 ns) + CELL(0.000 ns) = 4.844 ns; Loc. = CLKCTRL_G4; Fanout = 12; COMB Node = 'inst18~clkctrl'
            Info: 4: + IC(0.648 ns) + CELL(0.618 ns) = 6.110 ns; Loc. = LCFF_X22_Y7_N15; Fanout = 12; REG Node = 'ROM:inst25|inst2'
            Info: Total cell delay = 2.194 ns ( 35.91 % )
            Info: Total interconnect delay = 3.916 ns ( 64.09 % )
        Info: - Shortest clock path from clock "start" to source register is 3.494 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'
            Info: 2: + IC(2.012 ns) + CELL(0.618 ns) = 3.494 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'
            Info: Total cell delay = 1.482 ns ( 42.42 % )
            Info: Total interconnect delay = 2.012 ns ( 57.58 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.427 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'
        Info: 2: + IC(0.219 ns) + CELL(0.053 ns) = 0.272 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 1; COMB Node = 'ROM:inst25|inst2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.427 ns; Loc. = LCFF_X22_Y7_N15; Fanout = 12; REG Node = 'ROM:inst25|inst2'
        Info: Total cell delay = 0.208 ns ( 48.71 % )
        Info: Total interconnect delay = 0.219 ns ( 51.29 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "inst18" (data pin = "start", clock pin = "start") is 2.418 ns
    Info: + Longest pin to register delay is 5.822 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'
        Info: 2: + IC(4.750 ns) + CELL(0.053 ns) = 5.667 ns; Loc. = LCCOMB_X22_Y7_N30; Fanout = 1; COMB Node = 'inst18~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.822 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'
        Info: Total cell delay = 1.072 ns ( 18.41 % )
        Info: Total interconnect delay = 4.750 ns ( 81.59 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "start" to destination register is 3.494 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'
        Info: 2: + IC(2.012 ns) + CELL(0.618 ns) = 3.494 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'
        Info: Total cell delay = 1.482 ns ( 42.42 % )
        Info: Total interconnect delay = 2.012 ns ( 57.58 % )
Info: tco from clock "CLK" to destination pin "regs_out[5]" through register "lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]" is 14.837 ns
    Info: + Longest clock path from clock "CLK" to source register is 7.105 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(1.185 ns) + CELL(0.712 ns) = 2.751 ns; Loc. = LCFF_X17_Y7_N1; Fanout = 6; REG Node = 'lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]'
        Info: 3: + IC(0.713 ns) + CELL(0.225 ns) = 3.689 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'inst10'
        Info: 4: + IC(1.834 ns) + CELL(0.000 ns) = 5.523 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst10~clkctrl'
        Info: 5: + IC(0.915 ns) + CELL(0.667 ns) = 7.105 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 4; REG Node = 'lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 2.458 ns ( 34.60 % )
        Info: Total interconnect delay = 4.647 ns ( 65.40 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 7.638 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 4; REG Node = 'lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.602 ns) + CELL(0.053 ns) = 0.655 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 46; COMB Node = 'lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 3: + IC(1.896 ns) + CELL(0.357 ns) = 2.908 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 1; COMB Node = 'REGS:inst61|inst31[5]~26'
        Info: 4: + IC(0.555 ns) + CELL(0.228 ns) = 3.691 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 1; COMB Node = 'REGS:inst61|inst31[5]~28'
        Info: 5: + IC(1.793 ns) + CELL(2.154 ns) = 7.638 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'regs_out[5]'
        Info: Total cell delay = 2.792 ns ( 36.55 % )
        Info: Total interconnect delay = 4.846 ns ( 63.45 % )
Info: Longest tpd from source pin "CLK" to destination pin "control[0]" is 6.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'
    Info: 2: + IC(3.614 ns) + CELL(2.144 ns) = 6.612 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'control[0]'
    Info: Total cell delay = 2.998 ns ( 45.34 % )
    Info: Total interconnect delay = 3.614 ns ( 54.66 % )
Info: th for register "inst18" (data pin = "start", clock pin = "start") is -2.179 ns
    Info: + Longest clock path from clock "start" to destination register is 3.494 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'
        Info: 2: + IC(2.012 ns) + CELL(0.618 ns) = 3.494 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'
        Info: Total cell delay = 1.482 ns ( 42.42 % )
        Info: Total interconnect delay = 2.012 ns ( 57.58 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.822 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'
        Info: 2: + IC(4.750 ns) + CELL(0.053 ns) = 5.667 ns; Loc. = LCCOMB_X22_Y7_N30; Fanout = 1; COMB Node = 'inst18~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.822 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'
        Info: Total cell delay = 1.072 ns ( 18.41 % )
        Info: Total interconnect delay = 4.750 ns ( 81.59 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Wed Oct 14 14:31:17 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


