Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Thu May 07 14:07:02 2015
| Host              : KASPER-PC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file matrixmul_timing_summary_routed.rpt -rpx matrixmul_timing_summary_routed.rpx
| Design            : matrixmul
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.403        0.000                      0                  106        0.180        0.000                      0                  106        3.475        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.403        0.000                      0                  106        0.180        0.000                      0                  106        3.475        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 b_load_reg_333_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_load_reg_97_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 3.715ns (48.891%)  route 3.884ns (51.109%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           1.680     1.680    ap_clk
    SLICE_X15Y48                                                      r  b_load_reg_333_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  b_load_reg_333_reg[3]/Q
                         net (fo=25, routed)          1.097     3.233    b_load_reg_333[3]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.357 r  res_load_reg_97[11]_i_43/O
                         net (fo=1, routed)           0.718     4.075    n_2_res_load_reg_97[11]_i_43
    SLICE_X16Y45         LUT6 (Prop_lut6_I2_O)        0.124     4.199 r  res_load_reg_97[11]_i_31/O
                         net (fo=1, routed)           0.000     4.199    n_2_res_load_reg_97[11]_i_31
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.777 r  res_load_reg_97_reg[11]_i_16/O[2]
                         net (fo=2, routed)           0.804     5.580    n_7_res_load_reg_97_reg[11]_i_16
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.326     5.906 r  res_load_reg_97[11]_i_10/O
                         net (fo=2, routed)           0.645     6.552    n_2_res_load_reg_97[11]_i_10
    SLICE_X15Y47         LUT4 (Prop_lut4_I3_O)        0.332     6.884 r  res_load_reg_97[11]_i_14/O
                         net (fo=1, routed)           0.000     6.884    n_2_res_load_reg_97[11]_i_14
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.416 r  res_load_reg_97_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.416    n_2_res_load_reg_97_reg[11]_i_2
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.750 r  res_load_reg_97_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.620     8.370    tmp_7_fu_266_p2[12]
    SLICE_X14Y48         LUT2 (Prop_lut2_I0_O)        0.303     8.673 r  res_load_reg_97[15]_i_7/O
                         net (fo=1, routed)           0.000     8.673    n_2_res_load_reg_97[15]_i_7
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.279 r  res_load_reg_97_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.279    n_6_res_load_reg_97_reg[15]_i_2
    SLICE_X14Y48         FDRE                                         r  res_load_reg_97_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=59, unset)           1.505     9.505    ap_clk
    SLICE_X14Y48                                                      r  res_load_reg_97_reg[15]/C
                         clock pessimism              0.150     9.655    
                         clock uncertainty           -0.035     9.620    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)        0.062     9.682    res_load_reg_97_reg[15]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 b_load_reg_333_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_load_reg_97_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 3.656ns (48.491%)  route 3.884ns (51.509%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           1.680     1.680    ap_clk
    SLICE_X15Y48                                                      r  b_load_reg_333_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  b_load_reg_333_reg[3]/Q
                         net (fo=25, routed)          1.097     3.233    b_load_reg_333[3]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.357 r  res_load_reg_97[11]_i_43/O
                         net (fo=1, routed)           0.718     4.075    n_2_res_load_reg_97[11]_i_43
    SLICE_X16Y45         LUT6 (Prop_lut6_I2_O)        0.124     4.199 r  res_load_reg_97[11]_i_31/O
                         net (fo=1, routed)           0.000     4.199    n_2_res_load_reg_97[11]_i_31
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.777 r  res_load_reg_97_reg[11]_i_16/O[2]
                         net (fo=2, routed)           0.804     5.580    n_7_res_load_reg_97_reg[11]_i_16
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.326     5.906 r  res_load_reg_97[11]_i_10/O
                         net (fo=2, routed)           0.645     6.552    n_2_res_load_reg_97[11]_i_10
    SLICE_X15Y47         LUT4 (Prop_lut4_I3_O)        0.332     6.884 r  res_load_reg_97[11]_i_14/O
                         net (fo=1, routed)           0.000     6.884    n_2_res_load_reg_97[11]_i_14
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.416 r  res_load_reg_97_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.416    n_2_res_load_reg_97_reg[11]_i_2
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.750 r  res_load_reg_97_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.620     8.370    tmp_7_fu_266_p2[12]
    SLICE_X14Y48         LUT2 (Prop_lut2_I0_O)        0.303     8.673 r  res_load_reg_97[15]_i_7/O
                         net (fo=1, routed)           0.000     8.673    n_2_res_load_reg_97[15]_i_7
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.220 r  res_load_reg_97_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     9.220    n_7_res_load_reg_97_reg[15]_i_2
    SLICE_X14Y48         FDRE                                         r  res_load_reg_97_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=59, unset)           1.505     9.505    ap_clk
    SLICE_X14Y48                                                      r  res_load_reg_97_reg[14]/C
                         clock pessimism              0.150     9.655    
                         clock uncertainty           -0.035     9.620    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)        0.062     9.682    res_load_reg_97_reg[14]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 b_load_reg_333_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_load_reg_97_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.728ns (50.133%)  route 3.708ns (49.867%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           1.680     1.680    ap_clk
    SLICE_X15Y48                                                      r  b_load_reg_333_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  b_load_reg_333_reg[3]/Q
                         net (fo=25, routed)          1.097     3.233    b_load_reg_333[3]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.357 r  res_load_reg_97[11]_i_43/O
                         net (fo=1, routed)           0.718     4.075    n_2_res_load_reg_97[11]_i_43
    SLICE_X16Y45         LUT6 (Prop_lut6_I2_O)        0.124     4.199 r  res_load_reg_97[11]_i_31/O
                         net (fo=1, routed)           0.000     4.199    n_2_res_load_reg_97[11]_i_31
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.777 r  res_load_reg_97_reg[11]_i_16/O[2]
                         net (fo=2, routed)           0.804     5.580    n_7_res_load_reg_97_reg[11]_i_16
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.326     5.906 r  res_load_reg_97[11]_i_10/O
                         net (fo=2, routed)           0.645     6.552    n_2_res_load_reg_97[11]_i_10
    SLICE_X15Y47         LUT4 (Prop_lut4_I3_O)        0.332     6.884 r  res_load_reg_97[11]_i_14/O
                         net (fo=1, routed)           0.000     6.884    n_2_res_load_reg_97[11]_i_14
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.416 r  res_load_reg_97_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.416    n_2_res_load_reg_97_reg[11]_i_2
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.638 r  res_load_reg_97_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.445     8.082    tmp_7_fu_266_p2[11]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.299     8.381 r  res_load_reg_97[11]_i_3/O
                         net (fo=1, routed)           0.000     8.381    n_2_res_load_reg_97[11]_i_3
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.782 r  res_load_reg_97_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.782    n_2_res_load_reg_97_reg[11]_i_1
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.116 r  res_load_reg_97_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.116    n_8_res_load_reg_97_reg[15]_i_2
    SLICE_X14Y48         FDRE                                         r  res_load_reg_97_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=59, unset)           1.505     9.505    ap_clk
    SLICE_X14Y48                                                      r  res_load_reg_97_reg[13]/C
                         clock pessimism              0.150     9.655    
                         clock uncertainty           -0.035     9.620    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)        0.062     9.682    res_load_reg_97_reg[13]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 b_load_reg_333_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_load_reg_97_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 3.617ns (49.377%)  route 3.708ns (50.623%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           1.680     1.680    ap_clk
    SLICE_X15Y48                                                      r  b_load_reg_333_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  b_load_reg_333_reg[3]/Q
                         net (fo=25, routed)          1.097     3.233    b_load_reg_333[3]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.357 r  res_load_reg_97[11]_i_43/O
                         net (fo=1, routed)           0.718     4.075    n_2_res_load_reg_97[11]_i_43
    SLICE_X16Y45         LUT6 (Prop_lut6_I2_O)        0.124     4.199 r  res_load_reg_97[11]_i_31/O
                         net (fo=1, routed)           0.000     4.199    n_2_res_load_reg_97[11]_i_31
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.777 r  res_load_reg_97_reg[11]_i_16/O[2]
                         net (fo=2, routed)           0.804     5.580    n_7_res_load_reg_97_reg[11]_i_16
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.326     5.906 r  res_load_reg_97[11]_i_10/O
                         net (fo=2, routed)           0.645     6.552    n_2_res_load_reg_97[11]_i_10
    SLICE_X15Y47         LUT4 (Prop_lut4_I3_O)        0.332     6.884 r  res_load_reg_97[11]_i_14/O
                         net (fo=1, routed)           0.000     6.884    n_2_res_load_reg_97[11]_i_14
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.416 r  res_load_reg_97_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.416    n_2_res_load_reg_97_reg[11]_i_2
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.638 r  res_load_reg_97_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.445     8.082    tmp_7_fu_266_p2[11]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.299     8.381 r  res_load_reg_97[11]_i_3/O
                         net (fo=1, routed)           0.000     8.381    n_2_res_load_reg_97[11]_i_3
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.782 r  res_load_reg_97_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.782    n_2_res_load_reg_97_reg[11]_i_1
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.005 r  res_load_reg_97_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.005    n_9_res_load_reg_97_reg[15]_i_2
    SLICE_X14Y48         FDRE                                         r  res_load_reg_97_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=59, unset)           1.505     9.505    ap_clk
    SLICE_X14Y48                                                      r  res_load_reg_97_reg[12]/C
                         clock pessimism              0.150     9.655    
                         clock uncertainty           -0.035     9.620    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)        0.062     9.682    res_load_reg_97_reg[12]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 b_load_reg_333_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_load_reg_97_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.148ns  (logic 3.261ns (45.622%)  route 3.887ns (54.378%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           1.680     1.680    ap_clk
    SLICE_X15Y48                                                      r  b_load_reg_333_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  b_load_reg_333_reg[3]/Q
                         net (fo=25, routed)          1.097     3.233    b_load_reg_333[3]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.357 r  res_load_reg_97[11]_i_43/O
                         net (fo=1, routed)           0.718     4.075    n_2_res_load_reg_97[11]_i_43
    SLICE_X16Y45         LUT6 (Prop_lut6_I2_O)        0.124     4.199 r  res_load_reg_97[11]_i_31/O
                         net (fo=1, routed)           0.000     4.199    n_2_res_load_reg_97[11]_i_31
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.777 r  res_load_reg_97_reg[11]_i_16/O[2]
                         net (fo=2, routed)           0.804     5.580    n_7_res_load_reg_97_reg[11]_i_16
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.326     5.906 r  res_load_reg_97[11]_i_10/O
                         net (fo=2, routed)           0.645     6.552    n_2_res_load_reg_97[11]_i_10
    SLICE_X15Y47         LUT4 (Prop_lut4_I3_O)        0.332     6.884 r  res_load_reg_97[11]_i_14/O
                         net (fo=1, routed)           0.000     6.884    n_2_res_load_reg_97[11]_i_14
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.431 r  res_load_reg_97_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.623     8.054    tmp_7_fu_266_p2[9]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774     8.828 r  res_load_reg_97_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.828    n_6_res_load_reg_97_reg[11]_i_1
    SLICE_X14Y47         FDRE                                         r  res_load_reg_97_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=59, unset)           1.505     9.505    ap_clk
    SLICE_X14Y47                                                      r  res_load_reg_97_reg[11]/C
                         clock pessimism              0.150     9.655    
                         clock uncertainty           -0.035     9.620    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.062     9.682    res_load_reg_97_reg[11]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 b_load_reg_333_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_load_reg_97_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 3.200ns (45.154%)  route 3.887ns (54.846%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           1.680     1.680    ap_clk
    SLICE_X15Y48                                                      r  b_load_reg_333_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  b_load_reg_333_reg[3]/Q
                         net (fo=25, routed)          1.097     3.233    b_load_reg_333[3]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.357 r  res_load_reg_97[11]_i_43/O
                         net (fo=1, routed)           0.718     4.075    n_2_res_load_reg_97[11]_i_43
    SLICE_X16Y45         LUT6 (Prop_lut6_I2_O)        0.124     4.199 r  res_load_reg_97[11]_i_31/O
                         net (fo=1, routed)           0.000     4.199    n_2_res_load_reg_97[11]_i_31
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.777 r  res_load_reg_97_reg[11]_i_16/O[2]
                         net (fo=2, routed)           0.804     5.580    n_7_res_load_reg_97_reg[11]_i_16
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.326     5.906 r  res_load_reg_97[11]_i_10/O
                         net (fo=2, routed)           0.645     6.552    n_2_res_load_reg_97[11]_i_10
    SLICE_X15Y47         LUT4 (Prop_lut4_I3_O)        0.332     6.884 r  res_load_reg_97[11]_i_14/O
                         net (fo=1, routed)           0.000     6.884    n_2_res_load_reg_97[11]_i_14
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.431 r  res_load_reg_97_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.623     8.054    tmp_7_fu_266_p2[9]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.713     8.767 r  res_load_reg_97_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.767    n_7_res_load_reg_97_reg[11]_i_1
    SLICE_X14Y47         FDRE                                         r  res_load_reg_97_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=59, unset)           1.505     9.505    ap_clk
    SLICE_X14Y47                                                      r  res_load_reg_97_reg[10]/C
                         clock pessimism              0.150     9.655    
                         clock uncertainty           -0.035     9.620    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.062     9.682    res_load_reg_97_reg[10]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 b_load_reg_333_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_load_reg_97_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 3.081ns (44.795%)  route 3.797ns (55.205%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           1.680     1.680    ap_clk
    SLICE_X15Y48                                                      r  b_load_reg_333_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  b_load_reg_333_reg[3]/Q
                         net (fo=25, routed)          1.097     3.233    b_load_reg_333[3]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.357 r  res_load_reg_97[11]_i_43/O
                         net (fo=1, routed)           0.718     4.075    n_2_res_load_reg_97[11]_i_43
    SLICE_X16Y45         LUT6 (Prop_lut6_I2_O)        0.124     4.199 r  res_load_reg_97[11]_i_31/O
                         net (fo=1, routed)           0.000     4.199    n_2_res_load_reg_97[11]_i_31
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.777 r  res_load_reg_97_reg[11]_i_16/O[2]
                         net (fo=2, routed)           0.804     5.580    n_7_res_load_reg_97_reg[11]_i_16
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.326     5.906 r  res_load_reg_97[11]_i_10/O
                         net (fo=2, routed)           0.645     6.552    n_2_res_load_reg_97[11]_i_10
    SLICE_X15Y47         LUT4 (Prop_lut4_I3_O)        0.332     6.884 r  res_load_reg_97[11]_i_14/O
                         net (fo=1, routed)           0.000     6.884    n_2_res_load_reg_97[11]_i_14
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.131 r  res_load_reg_97_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.533     7.664    tmp_7_fu_266_p2[7]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     8.224 r  res_load_reg_97_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.224    n_2_res_load_reg_97_reg[7]_i_1
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.558 r  res_load_reg_97_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.558    n_8_res_load_reg_97_reg[11]_i_1
    SLICE_X14Y47         FDRE                                         r  res_load_reg_97_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=59, unset)           1.505     9.505    ap_clk
    SLICE_X14Y47                                                      r  res_load_reg_97_reg[9]/C
                         clock pessimism              0.150     9.655    
                         clock uncertainty           -0.035     9.620    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.062     9.682    res_load_reg_97_reg[9]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 b_load_reg_333_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_load_reg_97_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 2.970ns (43.890%)  route 3.797ns (56.110%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           1.680     1.680    ap_clk
    SLICE_X15Y48                                                      r  b_load_reg_333_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  b_load_reg_333_reg[3]/Q
                         net (fo=25, routed)          1.097     3.233    b_load_reg_333[3]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.357 r  res_load_reg_97[11]_i_43/O
                         net (fo=1, routed)           0.718     4.075    n_2_res_load_reg_97[11]_i_43
    SLICE_X16Y45         LUT6 (Prop_lut6_I2_O)        0.124     4.199 r  res_load_reg_97[11]_i_31/O
                         net (fo=1, routed)           0.000     4.199    n_2_res_load_reg_97[11]_i_31
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.777 r  res_load_reg_97_reg[11]_i_16/O[2]
                         net (fo=2, routed)           0.804     5.580    n_7_res_load_reg_97_reg[11]_i_16
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.326     5.906 r  res_load_reg_97[11]_i_10/O
                         net (fo=2, routed)           0.645     6.552    n_2_res_load_reg_97[11]_i_10
    SLICE_X15Y47         LUT4 (Prop_lut4_I3_O)        0.332     6.884 r  res_load_reg_97[11]_i_14/O
                         net (fo=1, routed)           0.000     6.884    n_2_res_load_reg_97[11]_i_14
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.131 r  res_load_reg_97_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.533     7.664    tmp_7_fu_266_p2[7]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     8.224 r  res_load_reg_97_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.224    n_2_res_load_reg_97_reg[7]_i_1
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.447 r  res_load_reg_97_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.447    n_9_res_load_reg_97_reg[11]_i_1
    SLICE_X14Y47         FDRE                                         r  res_load_reg_97_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=59, unset)           1.505     9.505    ap_clk
    SLICE_X14Y47                                                      r  res_load_reg_97_reg[8]/C
                         clock pessimism              0.150     9.655    
                         clock uncertainty           -0.035     9.620    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.062     9.682    res_load_reg_97_reg[8]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 b_load_reg_333_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_load_reg_97_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.734ns (43.327%)  route 3.576ns (56.673%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 9.504 - 8.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           1.680     1.680    ap_clk
    SLICE_X15Y48                                                      r  b_load_reg_333_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  b_load_reg_333_reg[3]/Q
                         net (fo=25, routed)          1.097     3.233    b_load_reg_333[3]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.357 r  res_load_reg_97[11]_i_43/O
                         net (fo=1, routed)           0.718     4.075    n_2_res_load_reg_97[11]_i_43
    SLICE_X16Y45         LUT6 (Prop_lut6_I2_O)        0.124     4.199 r  res_load_reg_97[11]_i_31/O
                         net (fo=1, routed)           0.000     4.199    n_2_res_load_reg_97[11]_i_31
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.777 r  res_load_reg_97_reg[11]_i_16/O[2]
                         net (fo=2, routed)           0.804     5.580    n_7_res_load_reg_97_reg[11]_i_16
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.326     5.906 r  res_load_reg_97[11]_i_10/O
                         net (fo=2, routed)           0.645     6.552    n_2_res_load_reg_97[11]_i_10
    SLICE_X15Y47         LUT4 (Prop_lut4_I3_O)        0.332     6.884 r  res_load_reg_97[11]_i_14/O
                         net (fo=1, routed)           0.000     6.884    n_2_res_load_reg_97[11]_i_14
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.131 r  res_load_reg_97_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.312     7.443    tmp_7_fu_266_p2[7]
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.299     7.742 r  res_load_reg_97[7]_i_3/O
                         net (fo=1, routed)           0.000     7.742    n_2_res_load_reg_97[7]_i_3
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.990 r  res_load_reg_97_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.990    n_6_res_load_reg_97_reg[7]_i_1
    SLICE_X14Y46         FDRE                                         r  res_load_reg_97_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=59, unset)           1.504     9.504    ap_clk
    SLICE_X14Y46                                                      r  res_load_reg_97_reg[7]/C
                         clock pessimism              0.150     9.654    
                         clock uncertainty           -0.035     9.619    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.062     9.681    res_load_reg_97_reg[7]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 b_load_reg_333_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_load_reg_97_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 2.770ns (47.169%)  route 3.103ns (52.831%))
  Logic Levels:           7  (CARRY4=3 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 9.504 - 8.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           1.680     1.680    ap_clk
    SLICE_X15Y48                                                      r  b_load_reg_333_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  b_load_reg_333_reg[3]/Q
                         net (fo=25, routed)          1.046     3.182    b_load_reg_333[3]
    SLICE_X14Y44         LUT2 (Prop_lut2_I0_O)        0.152     3.334 r  res_load_reg_97[3]_i_14/O
                         net (fo=1, routed)           0.437     3.771    n_2_res_load_reg_97[3]_i_14
    SLICE_X16Y44         LUT6 (Prop_lut6_I1_O)        0.326     4.097 r  res_load_reg_97[3]_i_10/O
                         net (fo=1, routed)           0.000     4.097    n_2_res_load_reg_97[3]_i_10
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.352 r  res_load_reg_97_reg[3]_i_2/O[3]
                         net (fo=3, routed)           0.809     5.161    n_6_res_load_reg_97_reg[3]_i_2
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.307     5.468 r  res_load_reg_97[7]_i_13/O
                         net (fo=1, routed)           0.000     5.468    n_2_res_load_reg_97[7]_i_13
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.892 r  res_load_reg_97_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.811     6.703    tmp_7_fu_266_p2[4]
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.303     7.006 r  res_load_reg_97[7]_i_6/O
                         net (fo=1, routed)           0.000     7.006    n_2_res_load_reg_97[7]_i_6
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.553 r  res_load_reg_97_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.553    n_7_res_load_reg_97_reg[7]_i_1
    SLICE_X14Y46         FDRE                                         r  res_load_reg_97_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=59, unset)           1.504     9.504    ap_clk
    SLICE_X14Y46                                                      r  res_load_reg_97_reg[6]/C
                         clock pessimism              0.150     9.654    
                         clock uncertainty           -0.035     9.619    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.062     9.681    res_load_reg_97_reg[6]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  2.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_1_reg_281_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_reg_75_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.561     0.561    ap_clk
    SLICE_X12Y54                                                      r  i_1_reg_281_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  i_1_reg_281_reg[1]/Q
                         net (fo=2, routed)           0.071     0.780    i_1_reg_281[1]
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.098     0.878 r  i_reg_75[1]_i_1/O
                         net (fo=1, routed)           0.000     0.878    n_2_i_reg_75[1]_i_1
    SLICE_X12Y54         FDRE                                         r  i_reg_75_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.830     0.830    ap_clk
    SLICE_X12Y54                                                      r  i_reg_75_reg[1]/C
                         clock pessimism             -0.253     0.577    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.121     0.698    i_reg_75_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 j_1_reg_295_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            j_reg_86_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.561     0.561    ap_clk
    SLICE_X13Y53                                                      r  j_1_reg_295_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  j_1_reg_295_reg[1]/Q
                         net (fo=2, routed)           0.069     0.758    j_1_reg_295[1]
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.099     0.857 r  j_reg_86[1]_i_1/O
                         net (fo=1, routed)           0.000     0.857    n_2_j_reg_86[1]_i_1
    SLICE_X13Y53         FDRE                                         r  j_reg_86_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.830     0.830    ap_clk
    SLICE_X13Y53                                                      r  j_reg_86_reg[1]/C
                         clock pessimism             -0.253     0.577    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.092     0.669    j_reg_86_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            j_1_reg_295_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.561     0.561    ap_clk
    SLICE_X12Y53                                                      r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ap_CS_fsm_reg[2]/Q
                         net (fo=7, routed)           0.105     0.830    ap_sig_bdd_70
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.048     0.878 r  j_1_reg_295[1]_i_1/O
                         net (fo=1, routed)           0.000     0.878    n_2_j_1_reg_295[1]_i_1
    SLICE_X13Y53         FDRE                                         r  j_1_reg_295_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.830     0.830    ap_clk
    SLICE_X13Y53                                                      r  j_1_reg_295_reg[1]/C
                         clock pessimism             -0.253     0.577    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.107     0.684    j_1_reg_295_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.106%)  route 0.090ns (26.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.561     0.561    ap_clk
    SLICE_X12Y53                                                      r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  ap_CS_fsm_reg[1]/Q
                         net (fo=6, routed)           0.090     0.799    ap_sig_bdd_55
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.098     0.897 r  ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     0.897    ap_NS_fsm[2]
    SLICE_X12Y53         FDRE                                         r  ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.830     0.830    ap_clk
    SLICE_X12Y53                                                      r  ap_CS_fsm_reg[2]/C
                         clock pessimism             -0.253     0.577    
    SLICE_X12Y53         FDRE (Hold_fdre_C_D)         0.120     0.697    ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 j_reg_86_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp_2_trn6_cast_reg_300_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.354%)  route 0.145ns (50.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.561     0.561    ap_clk
    SLICE_X13Y53                                                      r  j_reg_86_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  j_reg_86_reg[1]/Q
                         net (fo=11, routed)          0.145     0.847    n_2_j_reg_86_reg[1]
    SLICE_X11Y52         FDRE                                         r  tmp_2_trn6_cast_reg_300_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.831     0.831    ap_clk
    SLICE_X11Y52                                                      r  tmp_2_trn6_cast_reg_300_reg[1]/C
                         clock pessimism             -0.253     0.578    
    SLICE_X11Y52         FDRE (Hold_fdre_C_D)         0.066     0.644    tmp_2_trn6_cast_reg_300_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            j_1_reg_295_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.561     0.561    ap_clk
    SLICE_X12Y53                                                      r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ap_CS_fsm_reg[2]/Q
                         net (fo=7, routed)           0.105     0.830    ap_sig_bdd_70
    SLICE_X13Y53         LUT3 (Prop_lut3_I1_O)        0.045     0.875 r  j_1_reg_295[0]_i_1/O
                         net (fo=1, routed)           0.000     0.875    n_2_j_1_reg_295[0]_i_1
    SLICE_X13Y53         FDRE                                         r  j_1_reg_295_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.830     0.830    ap_clk
    SLICE_X13Y53                                                      r  j_1_reg_295_reg[0]/C
                         clock pessimism             -0.253     0.577    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.091     0.668    j_1_reg_295_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_load_reg_333_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.615%)  route 0.305ns (68.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.559     0.559    ap_clk
    SLICE_X15Y51                                                      r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ap_CS_fsm_reg[4]/Q
                         net (fo=17, routed)          0.305     1.005    CEB2
    SLICE_X15Y48         FDRE                                         r  b_load_reg_333_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.833     0.833    ap_clk
    SLICE_X15Y48                                                      r  b_load_reg_333_reg[3]/C
                         clock pessimism              0.000     0.833    
    SLICE_X15Y48         FDRE (Hold_fdre_C_CE)       -0.039     0.794    b_load_reg_333_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_load_reg_333_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.615%)  route 0.305ns (68.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.559     0.559    ap_clk
    SLICE_X15Y51                                                      r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ap_CS_fsm_reg[4]/Q
                         net (fo=17, routed)          0.305     1.005    CEB2
    SLICE_X15Y48         FDRE                                         r  b_load_reg_333_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.833     0.833    ap_clk
    SLICE_X15Y48                                                      r  b_load_reg_333_reg[6]/C
                         clock pessimism              0.000     0.833    
    SLICE_X15Y48         FDRE (Hold_fdre_C_CE)       -0.039     0.794    b_load_reg_333_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_load_reg_333_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.615%)  route 0.305ns (68.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.559     0.559    ap_clk
    SLICE_X15Y51                                                      r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ap_CS_fsm_reg[4]/Q
                         net (fo=17, routed)          0.305     1.005    CEB2
    SLICE_X15Y48         FDRE                                         r  b_load_reg_333_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.833     0.833    ap_clk
    SLICE_X15Y48                                                      r  b_load_reg_333_reg[7]/C
                         clock pessimism              0.000     0.833    
    SLICE_X15Y48         FDRE (Hold_fdre_C_CE)       -0.039     0.794    b_load_reg_333_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_CS_fsm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.815%)  route 0.405ns (74.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.559     0.559    ap_clk
    SLICE_X15Y51                                                      r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ap_CS_fsm_reg[4]/Q
                         net (fo=17, routed)          0.405     1.105    CEB2
    SLICE_X15Y49         FDRE                                         r  ap_CS_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.833     0.833    ap_clk
    SLICE_X15Y49                                                      r  ap_CS_fsm_reg[5]/C
                         clock pessimism              0.000     0.833    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.061     0.894    ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location      Pin                      
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X17Y46  a_load_reg_328_reg[0]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X17Y46  a_load_reg_328_reg[1]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X16Y46  a_load_reg_328_reg[2]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X15Y45  a_load_reg_328_reg[3]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X15Y45  a_load_reg_328_reg[4]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X17Y45  a_load_reg_328_reg[5]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X17Y47  a_load_reg_328_reg[6]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X17Y47  a_load_reg_328_reg[7]/C  
Min Period        n/a     FDSE/C   n/a            1.000     8.000   7.000  SLICE_X10Y53  ap_CS_fsm_reg[0]/C       
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X12Y53  ap_CS_fsm_reg[1]/C       
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X17Y46  a_load_reg_328_reg[0]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X17Y46  a_load_reg_328_reg[1]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X16Y46  a_load_reg_328_reg[2]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X15Y45  a_load_reg_328_reg[3]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X15Y45  a_load_reg_328_reg[4]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X17Y45  a_load_reg_328_reg[5]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X17Y47  a_load_reg_328_reg[6]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X17Y47  a_load_reg_328_reg[7]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X15Y49  ap_CS_fsm_reg[5]/C       
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X15Y45  b_load_reg_333_reg[0]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X17Y46  a_load_reg_328_reg[0]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X17Y46  a_load_reg_328_reg[1]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X16Y46  a_load_reg_328_reg[2]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X15Y45  a_load_reg_328_reg[3]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X15Y45  a_load_reg_328_reg[4]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X17Y45  a_load_reg_328_reg[5]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X17Y47  a_load_reg_328_reg[6]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X17Y47  a_load_reg_328_reg[7]/C  
High Pulse Width  Slow    FDSE/C   n/a            0.500     3.975   3.475  SLICE_X10Y53  ap_CS_fsm_reg[0]/C       
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X12Y53  ap_CS_fsm_reg[1]/C       



