<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <title>RISC-V CPU — Samuel Ryoo</title>
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
  <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600;700&display=swap" rel="stylesheet">
  <link rel="stylesheet" href="../../assets/style.css" />
</head>
<body>
<header class="site-header">
  <a class="brand" href="../../index.html">Samuel Ryoo</a>
  <button class="nav__toggle" aria-expanded="false" aria-controls="nav-list">Menu</button>
  <nav class="nav" aria-label="Primary">
    <ul id="nav-list" class="nav__list">
      <li><a href="../../index.html">Home</a></li>
      <li><a href="../../projects.html" aria-current="page">Projects</a></li>
      <li><a href="../../resume.html">Resume</a></li>
      <li><a href="../../contact.html">Contact</a></li>
    </ul>
  </nav>
</header>

<main class="container">
  <!-- title + subtitle + badges -->
  <section class="hero-stack">
    <h1 class="project-title">RISC-V CPU (RV32I)</h1>
    <p class="project-sub">Built and tested a fully functional RISC-V CPU in Verilog, using Vivado and implementing test cases.</p>
    <div class="project-meta">
      <span class="badge">Verilog</span>
      <span class="badge">ALU</span>
      <span class="badge">Testbench</span> 
      <span class="badge">RV32I</span>
    </div>
  </section>

  <figure class="hero-image" style="margin-top:16px;">
    <img
      src="../../images/riscv.jpg"
      alt="RISC-V CPU datapath overview"
      width="1600" height="900"
      loading="lazy" decoding="async"
    />
  </figure>
  
  <section class="project-body">
    <div class="prose">
      <p>
        Designed and implemented a modular RV32I single-cycle CPU with a clean separation between datapath and control.
        Focus areas: ALU flags/conditions, instruction decode and immediate formats, and a disciplined testbench workflow
        using waveforms to drive debugging.
      </p>
      <p>
        Contributions included architecting datapath/control, implementing core operations, and writing unit/integration
        testbenches to validate edge cases. Hardest issues: signed overflow/borrow propagation and precise flag timing
        while keeping module interfaces stable.
      </p>
      <p>
        Result: a tidy, extensible baseline that passes all tests and lends itself to future upgrades (pipelining,
        peripherals) without breaking existing contracts.
      </p>
    </div>
  
    <aside class="side-gallery">
      <figure class="side-photo">
        <img src="../../images/riscv-1.jpg" alt="RISC-V datapath diagram" width="900" height="1200" loading="lazy" decoding="async" />
      </figure>
      <figure class="side-photo">
        <img src="../../images/riscv-2.jpg" alt="Simulation waveforms" width="900" height="1200" loading="lazy" decoding="async" />
      </figure>
    </aside>
  </section>
</main>

<footer class="site-footer">© <span id="year"></span> Samuel Ryoo</footer>
<script src="../../assets/main.js"></script>
</body>
</html>
