// Seed: 1431100571
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3
);
  integer id_5, id_6, id_7;
endmodule
module module_1 #(
    parameter id_0  = 32'd43,
    parameter id_13 = 32'd63
) (
    input supply0 _id_0,
    input wand id_1,
    output supply1 id_2,
    output tri0 id_3,
    output wand id_4,
    output uwire id_5,
    output tri1 id_6,
    input wire id_7,
    output wor id_8,
    output wire id_9
);
  logic [7:0][1 : 1] id_11;
  logic [1 : 1] id_12;
  ;
  wire _id_13;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_7,
      id_7
  );
  logic id_14;
  ;
  final $unsigned(72);
  ;
  assign id_5 = -1;
  xor primCall (id_9, id_7, id_11, id_1, id_12);
endmodule
