read_verilog ../top.v
synth
splice -no_port q_b
dump
